<stg><name>sort</name>


<trans_list>

<trans id="383" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="12" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="16" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="17" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
entry:0  %previous_sorting_val = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="previous_sorting_val"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:1  %previous_sorting_fre = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="previous_sorting_fre"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:2  %sorting_value_V = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="sorting_value_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:3  %sorting_frequency_V = alloca [256 x i32], align 4

]]></Node>
<StgValue><ssdm name="sorting_frequency_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="64">
<![CDATA[
entry:4  %current_digit_V = alloca [256 x i4], align 1

]]></Node>
<StgValue><ssdm name="current_digit_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %n, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6  %n_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  %empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %n_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:8  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %n_out, i32 %n_read)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0">
<![CDATA[
entry:9  br label %._crit_edge175.i.i

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge175.i.i:0  %j_0_i_i = phi i32 [ %j, %copy_in_to_sorting ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="j_0_i_i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175.i.i:1  %icmp_ln18 = icmp eq i32 %j_0_i_i, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge175.i.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge175.i.i:3  %j = add nsw i32 %j_0_i_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge175.i.i:4  br i1 %icmp_ln18, label %.preheader174.i.i.preheader, label %copy_in_to_sorting

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="32">
<![CDATA[
copy_in_to_sorting:3  %zext_ln19 = zext i32 %j_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_in_to_sorting:4  %in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="in_value_V_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="8">
<![CDATA[
copy_in_to_sorting:5  %in_value_V_load = load i32* %in_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_in_to_sorting:8  %in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="in_frequency_V_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
copy_in_to_sorting:9  %in_frequency_V_load = load i32* %in_frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_frequency_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
copy_in_to_sorting:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str522) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln18"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
copy_in_to_sorting:1  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str522)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
copy_in_to_sorting:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str118) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="8">
<![CDATA[
copy_in_to_sorting:5  %in_value_V_load = load i32* %in_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_value_V_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_in_to_sorting:6  %sorting_value_V_addr = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sorting_value_V_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
copy_in_to_sorting:7  store i32 %in_value_V_load, i32* %sorting_value_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
copy_in_to_sorting:9  %in_frequency_V_load = load i32* %in_frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="in_frequency_V_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
copy_in_to_sorting:10  %sorting_frequency_V_s = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="sorting_frequency_V_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
copy_in_to_sorting:11  store i32 %in_frequency_V_load, i32* %sorting_frequency_V_s, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
copy_in_to_sorting:12  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str522, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
copy_in_to_sorting:13  br label %._crit_edge175.i.i

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader174.i.i.preheader:0  br label %.preheader174.i.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:0  %digit_location_15_V = phi i32 [ %digit_location_15_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_15_V"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:1  %digit_location_14_V = phi i32 [ %digit_location_14_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_14_V"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:2  %digit_location_13_V = phi i32 [ %digit_location_13_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_13_V"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:3  %digit_location_12_V = phi i32 [ %digit_location_12_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_12_V"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:4  %digit_location_11_V = phi i32 [ %digit_location_11_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_11_V"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:5  %digit_location_10_V = phi i32 [ %digit_location_10_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_10_V"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:6  %digit_location_9_V_s = phi i32 [ %digit_location_9_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_9_V_s"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:7  %digit_location_8_V_s = phi i32 [ %digit_location_8_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_8_V_s"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:8  %digit_location_7_V_s = phi i32 [ %digit_location_7_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_7_V_s"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:9  %digit_location_6_V_s = phi i32 [ %digit_location_6_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_6_V_s"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:10  %digit_location_5_V_s = phi i32 [ %digit_location_5_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_5_V_s"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:11  %digit_location_4_V_s = phi i32 [ %digit_location_4_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_4_V_s"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:12  %digit_location_3_V_s = phi i32 [ %digit_location_3_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_3_V_s"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:13  %digit_location_2_V_s = phi i32 [ %digit_location_2_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_2_V_s"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:14  %digit_location_1_V_s = phi i32 [ %digit_location_1_V_32, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_1_V_s"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:15  %digit_histogram_15_s = phi i32 [ %digit_histogram_15_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_15_s"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:16  %digit_histogram_14_s = phi i32 [ %digit_histogram_14_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_14_s"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:17  %digit_histogram_13_s = phi i32 [ %digit_histogram_13_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_13_s"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:18  %digit_histogram_12_s = phi i32 [ %digit_histogram_12_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_12_s"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:19  %digit_histogram_11_s = phi i32 [ %digit_histogram_11_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_11_s"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:20  %digit_histogram_10_s = phi i32 [ %digit_histogram_10_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_10_s"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:21  %digit_histogram_9_V = phi i32 [ %digit_histogram_9_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_9_V"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:22  %digit_histogram_8_V = phi i32 [ %digit_histogram_8_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_8_V"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:23  %digit_histogram_7_V = phi i32 [ %digit_histogram_7_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_7_V"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:24  %digit_histogram_6_V = phi i32 [ %digit_histogram_6_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_6_V"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:25  %digit_histogram_5_V = phi i32 [ %digit_histogram_5_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_5_V"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:26  %digit_histogram_4_V = phi i32 [ %digit_histogram_4_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_4_V"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:27  %digit_histogram_3_V = phi i32 [ %digit_histogram_3_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_3_V"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:28  %digit_histogram_2_V = phi i32 [ %digit_histogram_2_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_2_V"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:29  %digit_histogram_1_V = phi i32 [ %digit_histogram_1_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_1_V"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader174.i.i:30  %digit_histogram_0_V_2 = phi i32 [ %digit_histogram_0_V_3, %radix_sort_end ], [ undef, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_0_V_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader174.i.i:31  %op2_assign = phi i6 [ %shift, %radix_sort_end ], [ 0, %.preheader174.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="op2_assign"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
.preheader174.i.i:32  %tmp = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %op2_assign, i32 5)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader174.i.i:33  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader174.i.i:34  br i1 %tmp, label %.exit, label %radix_sort_begin

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
radix_sort_begin:0  %zext_ln23 = zext i6 %op2_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
radix_sort_begin:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str623) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
radix_sort_begin:2  %tmp_3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str623)

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
radix_sort_begin:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %digit_histogram_15_1 = phi i32 [ %digit_histogram_15_s, %radix_sort_begin ], [ %digit_histogram_15_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_15_1"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %digit_histogram_14_1 = phi i32 [ %digit_histogram_14_s, %radix_sort_begin ], [ %digit_histogram_14_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_14_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %digit_histogram_13_1 = phi i32 [ %digit_histogram_13_s, %radix_sort_begin ], [ %digit_histogram_13_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_13_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %digit_histogram_12_1 = phi i32 [ %digit_histogram_12_s, %radix_sort_begin ], [ %digit_histogram_12_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_12_1"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %digit_histogram_11_1 = phi i32 [ %digit_histogram_11_s, %radix_sort_begin ], [ %digit_histogram_11_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_11_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  %digit_histogram_10_1 = phi i32 [ %digit_histogram_10_s, %radix_sort_begin ], [ %digit_histogram_10_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_10_1"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  %digit_histogram_9_V_1 = phi i32 [ %digit_histogram_9_V, %radix_sort_begin ], [ %digit_histogram_9_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_9_V_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %digit_histogram_8_V_1 = phi i32 [ %digit_histogram_8_V, %radix_sort_begin ], [ %digit_histogram_8_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_8_V_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  %digit_histogram_7_V_1 = phi i32 [ %digit_histogram_7_V, %radix_sort_begin ], [ %digit_histogram_7_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_7_V_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  %digit_histogram_6_V_1 = phi i32 [ %digit_histogram_6_V, %radix_sort_begin ], [ %digit_histogram_6_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_6_V_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10  %digit_histogram_5_V_1 = phi i32 [ %digit_histogram_5_V, %radix_sort_begin ], [ %digit_histogram_5_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_5_V_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:11  %digit_histogram_4_V_1 = phi i32 [ %digit_histogram_4_V, %radix_sort_begin ], [ %digit_histogram_4_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_4_V_1"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:12  %digit_histogram_3_V_1 = phi i32 [ %digit_histogram_3_V, %radix_sort_begin ], [ %digit_histogram_3_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_3_V_1"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:13  %digit_histogram_2_V_1 = phi i32 [ %digit_histogram_2_V, %radix_sort_begin ], [ %digit_histogram_2_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_2_V_1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:14  %digit_histogram_1_V_1 = phi i32 [ %digit_histogram_1_V, %radix_sort_begin ], [ %digit_histogram_1_V_2, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_1_V_1"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:15  %digit_histogram_0_V_1 = phi i32 [ %digit_histogram_0_V_2, %radix_sort_begin ], [ %digit_histogram_0_V_21, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="digit_histogram_0_V_1"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:16  %i_0_i_i = phi i5 [ 0, %radix_sort_begin ], [ %i, %init_histogram_end ]

]]></Node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:17  %icmp_ln25 = icmp eq i5 %i_0_i_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:19  %i = add i5 %i_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20  br i1 %icmp_ln25, label %.preheader173.i.i.preheader, label %init_histogram_begin

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
init_histogram_begin:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str724) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
init_histogram_begin:1  %tmp_4_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str724)

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
init_histogram_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str118) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="5">
<![CDATA[
init_histogram_begin:3  %trunc_ln321 = trunc i5 %i_0_i_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
init_histogram_begin:4  switch i4 %trunc_ln321, label %branch47.i.i [
    i4 0, label %init_histogram_end
    i4 1, label %branch33.i.i
    i4 2, label %branch34.i.i
    i4 3, label %branch35.i.i
    i4 4, label %branch36.i.i
    i4 5, label %branch37.i.i
    i4 6, label %branch38.i.i
    i4 7, label %branch39.i.i
    i4 -8, label %branch40.i.i
    i4 -7, label %branch41.i.i
    i4 -6, label %branch42.i.i
    i4 -5, label %branch43.i.i
    i4 -4, label %branch44.i.i
    i4 -3, label %branch45.i.i
    i4 -2, label %branch46.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln26"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch46.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch45.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch44.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch43.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
branch42.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch41.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch40.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch39.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
branch38.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
branch37.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch36.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch35.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch34.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch33.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="trunc_ln321" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch47.i.i:0  br label %init_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:0  %digit_histogram_15_2 = phi i32 [ 0, %branch47.i.i ], [ %digit_histogram_15_1, %branch46.i.i ], [ %digit_histogram_15_1, %branch45.i.i ], [ %digit_histogram_15_1, %branch44.i.i ], [ %digit_histogram_15_1, %branch43.i.i ], [ %digit_histogram_15_1, %branch42.i.i ], [ %digit_histogram_15_1, %branch41.i.i ], [ %digit_histogram_15_1, %branch40.i.i ], [ %digit_histogram_15_1, %branch39.i.i ], [ %digit_histogram_15_1, %branch38.i.i ], [ %digit_histogram_15_1, %branch37.i.i ], [ %digit_histogram_15_1, %branch36.i.i ], [ %digit_histogram_15_1, %branch35.i.i ], [ %digit_histogram_15_1, %branch34.i.i ], [ %digit_histogram_15_1, %branch33.i.i ], [ %digit_histogram_15_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_15_2"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:1  %digit_histogram_14_2 = phi i32 [ %digit_histogram_14_1, %branch47.i.i ], [ 0, %branch46.i.i ], [ %digit_histogram_14_1, %branch45.i.i ], [ %digit_histogram_14_1, %branch44.i.i ], [ %digit_histogram_14_1, %branch43.i.i ], [ %digit_histogram_14_1, %branch42.i.i ], [ %digit_histogram_14_1, %branch41.i.i ], [ %digit_histogram_14_1, %branch40.i.i ], [ %digit_histogram_14_1, %branch39.i.i ], [ %digit_histogram_14_1, %branch38.i.i ], [ %digit_histogram_14_1, %branch37.i.i ], [ %digit_histogram_14_1, %branch36.i.i ], [ %digit_histogram_14_1, %branch35.i.i ], [ %digit_histogram_14_1, %branch34.i.i ], [ %digit_histogram_14_1, %branch33.i.i ], [ %digit_histogram_14_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_14_2"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:2  %digit_histogram_13_2 = phi i32 [ %digit_histogram_13_1, %branch47.i.i ], [ %digit_histogram_13_1, %branch46.i.i ], [ 0, %branch45.i.i ], [ %digit_histogram_13_1, %branch44.i.i ], [ %digit_histogram_13_1, %branch43.i.i ], [ %digit_histogram_13_1, %branch42.i.i ], [ %digit_histogram_13_1, %branch41.i.i ], [ %digit_histogram_13_1, %branch40.i.i ], [ %digit_histogram_13_1, %branch39.i.i ], [ %digit_histogram_13_1, %branch38.i.i ], [ %digit_histogram_13_1, %branch37.i.i ], [ %digit_histogram_13_1, %branch36.i.i ], [ %digit_histogram_13_1, %branch35.i.i ], [ %digit_histogram_13_1, %branch34.i.i ], [ %digit_histogram_13_1, %branch33.i.i ], [ %digit_histogram_13_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_13_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:3  %digit_histogram_12_2 = phi i32 [ %digit_histogram_12_1, %branch47.i.i ], [ %digit_histogram_12_1, %branch46.i.i ], [ %digit_histogram_12_1, %branch45.i.i ], [ 0, %branch44.i.i ], [ %digit_histogram_12_1, %branch43.i.i ], [ %digit_histogram_12_1, %branch42.i.i ], [ %digit_histogram_12_1, %branch41.i.i ], [ %digit_histogram_12_1, %branch40.i.i ], [ %digit_histogram_12_1, %branch39.i.i ], [ %digit_histogram_12_1, %branch38.i.i ], [ %digit_histogram_12_1, %branch37.i.i ], [ %digit_histogram_12_1, %branch36.i.i ], [ %digit_histogram_12_1, %branch35.i.i ], [ %digit_histogram_12_1, %branch34.i.i ], [ %digit_histogram_12_1, %branch33.i.i ], [ %digit_histogram_12_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_12_2"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:4  %digit_histogram_11_2 = phi i32 [ %digit_histogram_11_1, %branch47.i.i ], [ %digit_histogram_11_1, %branch46.i.i ], [ %digit_histogram_11_1, %branch45.i.i ], [ %digit_histogram_11_1, %branch44.i.i ], [ 0, %branch43.i.i ], [ %digit_histogram_11_1, %branch42.i.i ], [ %digit_histogram_11_1, %branch41.i.i ], [ %digit_histogram_11_1, %branch40.i.i ], [ %digit_histogram_11_1, %branch39.i.i ], [ %digit_histogram_11_1, %branch38.i.i ], [ %digit_histogram_11_1, %branch37.i.i ], [ %digit_histogram_11_1, %branch36.i.i ], [ %digit_histogram_11_1, %branch35.i.i ], [ %digit_histogram_11_1, %branch34.i.i ], [ %digit_histogram_11_1, %branch33.i.i ], [ %digit_histogram_11_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_11_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:5  %digit_histogram_10_2 = phi i32 [ %digit_histogram_10_1, %branch47.i.i ], [ %digit_histogram_10_1, %branch46.i.i ], [ %digit_histogram_10_1, %branch45.i.i ], [ %digit_histogram_10_1, %branch44.i.i ], [ %digit_histogram_10_1, %branch43.i.i ], [ 0, %branch42.i.i ], [ %digit_histogram_10_1, %branch41.i.i ], [ %digit_histogram_10_1, %branch40.i.i ], [ %digit_histogram_10_1, %branch39.i.i ], [ %digit_histogram_10_1, %branch38.i.i ], [ %digit_histogram_10_1, %branch37.i.i ], [ %digit_histogram_10_1, %branch36.i.i ], [ %digit_histogram_10_1, %branch35.i.i ], [ %digit_histogram_10_1, %branch34.i.i ], [ %digit_histogram_10_1, %branch33.i.i ], [ %digit_histogram_10_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_10_2"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:6  %digit_histogram_9_V_2 = phi i32 [ %digit_histogram_9_V_1, %branch47.i.i ], [ %digit_histogram_9_V_1, %branch46.i.i ], [ %digit_histogram_9_V_1, %branch45.i.i ], [ %digit_histogram_9_V_1, %branch44.i.i ], [ %digit_histogram_9_V_1, %branch43.i.i ], [ %digit_histogram_9_V_1, %branch42.i.i ], [ 0, %branch41.i.i ], [ %digit_histogram_9_V_1, %branch40.i.i ], [ %digit_histogram_9_V_1, %branch39.i.i ], [ %digit_histogram_9_V_1, %branch38.i.i ], [ %digit_histogram_9_V_1, %branch37.i.i ], [ %digit_histogram_9_V_1, %branch36.i.i ], [ %digit_histogram_9_V_1, %branch35.i.i ], [ %digit_histogram_9_V_1, %branch34.i.i ], [ %digit_histogram_9_V_1, %branch33.i.i ], [ %digit_histogram_9_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_9_V_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:7  %digit_histogram_8_V_2 = phi i32 [ %digit_histogram_8_V_1, %branch47.i.i ], [ %digit_histogram_8_V_1, %branch46.i.i ], [ %digit_histogram_8_V_1, %branch45.i.i ], [ %digit_histogram_8_V_1, %branch44.i.i ], [ %digit_histogram_8_V_1, %branch43.i.i ], [ %digit_histogram_8_V_1, %branch42.i.i ], [ %digit_histogram_8_V_1, %branch41.i.i ], [ 0, %branch40.i.i ], [ %digit_histogram_8_V_1, %branch39.i.i ], [ %digit_histogram_8_V_1, %branch38.i.i ], [ %digit_histogram_8_V_1, %branch37.i.i ], [ %digit_histogram_8_V_1, %branch36.i.i ], [ %digit_histogram_8_V_1, %branch35.i.i ], [ %digit_histogram_8_V_1, %branch34.i.i ], [ %digit_histogram_8_V_1, %branch33.i.i ], [ %digit_histogram_8_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_8_V_2"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:8  %digit_histogram_7_V_2 = phi i32 [ %digit_histogram_7_V_1, %branch47.i.i ], [ %digit_histogram_7_V_1, %branch46.i.i ], [ %digit_histogram_7_V_1, %branch45.i.i ], [ %digit_histogram_7_V_1, %branch44.i.i ], [ %digit_histogram_7_V_1, %branch43.i.i ], [ %digit_histogram_7_V_1, %branch42.i.i ], [ %digit_histogram_7_V_1, %branch41.i.i ], [ %digit_histogram_7_V_1, %branch40.i.i ], [ 0, %branch39.i.i ], [ %digit_histogram_7_V_1, %branch38.i.i ], [ %digit_histogram_7_V_1, %branch37.i.i ], [ %digit_histogram_7_V_1, %branch36.i.i ], [ %digit_histogram_7_V_1, %branch35.i.i ], [ %digit_histogram_7_V_1, %branch34.i.i ], [ %digit_histogram_7_V_1, %branch33.i.i ], [ %digit_histogram_7_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_7_V_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:9  %digit_histogram_6_V_2 = phi i32 [ %digit_histogram_6_V_1, %branch47.i.i ], [ %digit_histogram_6_V_1, %branch46.i.i ], [ %digit_histogram_6_V_1, %branch45.i.i ], [ %digit_histogram_6_V_1, %branch44.i.i ], [ %digit_histogram_6_V_1, %branch43.i.i ], [ %digit_histogram_6_V_1, %branch42.i.i ], [ %digit_histogram_6_V_1, %branch41.i.i ], [ %digit_histogram_6_V_1, %branch40.i.i ], [ %digit_histogram_6_V_1, %branch39.i.i ], [ 0, %branch38.i.i ], [ %digit_histogram_6_V_1, %branch37.i.i ], [ %digit_histogram_6_V_1, %branch36.i.i ], [ %digit_histogram_6_V_1, %branch35.i.i ], [ %digit_histogram_6_V_1, %branch34.i.i ], [ %digit_histogram_6_V_1, %branch33.i.i ], [ %digit_histogram_6_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_6_V_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:10  %digit_histogram_5_V_2 = phi i32 [ %digit_histogram_5_V_1, %branch47.i.i ], [ %digit_histogram_5_V_1, %branch46.i.i ], [ %digit_histogram_5_V_1, %branch45.i.i ], [ %digit_histogram_5_V_1, %branch44.i.i ], [ %digit_histogram_5_V_1, %branch43.i.i ], [ %digit_histogram_5_V_1, %branch42.i.i ], [ %digit_histogram_5_V_1, %branch41.i.i ], [ %digit_histogram_5_V_1, %branch40.i.i ], [ %digit_histogram_5_V_1, %branch39.i.i ], [ %digit_histogram_5_V_1, %branch38.i.i ], [ 0, %branch37.i.i ], [ %digit_histogram_5_V_1, %branch36.i.i ], [ %digit_histogram_5_V_1, %branch35.i.i ], [ %digit_histogram_5_V_1, %branch34.i.i ], [ %digit_histogram_5_V_1, %branch33.i.i ], [ %digit_histogram_5_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_5_V_2"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:11  %digit_histogram_4_V_2 = phi i32 [ %digit_histogram_4_V_1, %branch47.i.i ], [ %digit_histogram_4_V_1, %branch46.i.i ], [ %digit_histogram_4_V_1, %branch45.i.i ], [ %digit_histogram_4_V_1, %branch44.i.i ], [ %digit_histogram_4_V_1, %branch43.i.i ], [ %digit_histogram_4_V_1, %branch42.i.i ], [ %digit_histogram_4_V_1, %branch41.i.i ], [ %digit_histogram_4_V_1, %branch40.i.i ], [ %digit_histogram_4_V_1, %branch39.i.i ], [ %digit_histogram_4_V_1, %branch38.i.i ], [ %digit_histogram_4_V_1, %branch37.i.i ], [ 0, %branch36.i.i ], [ %digit_histogram_4_V_1, %branch35.i.i ], [ %digit_histogram_4_V_1, %branch34.i.i ], [ %digit_histogram_4_V_1, %branch33.i.i ], [ %digit_histogram_4_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_4_V_2"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:12  %digit_histogram_3_V_2 = phi i32 [ %digit_histogram_3_V_1, %branch47.i.i ], [ %digit_histogram_3_V_1, %branch46.i.i ], [ %digit_histogram_3_V_1, %branch45.i.i ], [ %digit_histogram_3_V_1, %branch44.i.i ], [ %digit_histogram_3_V_1, %branch43.i.i ], [ %digit_histogram_3_V_1, %branch42.i.i ], [ %digit_histogram_3_V_1, %branch41.i.i ], [ %digit_histogram_3_V_1, %branch40.i.i ], [ %digit_histogram_3_V_1, %branch39.i.i ], [ %digit_histogram_3_V_1, %branch38.i.i ], [ %digit_histogram_3_V_1, %branch37.i.i ], [ %digit_histogram_3_V_1, %branch36.i.i ], [ 0, %branch35.i.i ], [ %digit_histogram_3_V_1, %branch34.i.i ], [ %digit_histogram_3_V_1, %branch33.i.i ], [ %digit_histogram_3_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_3_V_2"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:13  %digit_histogram_2_V_2 = phi i32 [ %digit_histogram_2_V_1, %branch47.i.i ], [ %digit_histogram_2_V_1, %branch46.i.i ], [ %digit_histogram_2_V_1, %branch45.i.i ], [ %digit_histogram_2_V_1, %branch44.i.i ], [ %digit_histogram_2_V_1, %branch43.i.i ], [ %digit_histogram_2_V_1, %branch42.i.i ], [ %digit_histogram_2_V_1, %branch41.i.i ], [ %digit_histogram_2_V_1, %branch40.i.i ], [ %digit_histogram_2_V_1, %branch39.i.i ], [ %digit_histogram_2_V_1, %branch38.i.i ], [ %digit_histogram_2_V_1, %branch37.i.i ], [ %digit_histogram_2_V_1, %branch36.i.i ], [ %digit_histogram_2_V_1, %branch35.i.i ], [ 0, %branch34.i.i ], [ %digit_histogram_2_V_1, %branch33.i.i ], [ %digit_histogram_2_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_2_V_2"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:14  %digit_histogram_1_V_2 = phi i32 [ %digit_histogram_1_V_1, %branch47.i.i ], [ %digit_histogram_1_V_1, %branch46.i.i ], [ %digit_histogram_1_V_1, %branch45.i.i ], [ %digit_histogram_1_V_1, %branch44.i.i ], [ %digit_histogram_1_V_1, %branch43.i.i ], [ %digit_histogram_1_V_1, %branch42.i.i ], [ %digit_histogram_1_V_1, %branch41.i.i ], [ %digit_histogram_1_V_1, %branch40.i.i ], [ %digit_histogram_1_V_1, %branch39.i.i ], [ %digit_histogram_1_V_1, %branch38.i.i ], [ %digit_histogram_1_V_1, %branch37.i.i ], [ %digit_histogram_1_V_1, %branch36.i.i ], [ %digit_histogram_1_V_1, %branch35.i.i ], [ %digit_histogram_1_V_1, %branch34.i.i ], [ 0, %branch33.i.i ], [ %digit_histogram_1_V_1, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_1_V_2"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
init_histogram_end:15  %digit_histogram_0_V_21 = phi i32 [ %digit_histogram_0_V_1, %branch47.i.i ], [ %digit_histogram_0_V_1, %branch46.i.i ], [ %digit_histogram_0_V_1, %branch45.i.i ], [ %digit_histogram_0_V_1, %branch44.i.i ], [ %digit_histogram_0_V_1, %branch43.i.i ], [ %digit_histogram_0_V_1, %branch42.i.i ], [ %digit_histogram_0_V_1, %branch41.i.i ], [ %digit_histogram_0_V_1, %branch40.i.i ], [ %digit_histogram_0_V_1, %branch39.i.i ], [ %digit_histogram_0_V_1, %branch38.i.i ], [ %digit_histogram_0_V_1, %branch37.i.i ], [ %digit_histogram_0_V_1, %branch36.i.i ], [ %digit_histogram_0_V_1, %branch35.i.i ], [ %digit_histogram_0_V_1, %branch34.i.i ], [ %digit_histogram_0_V_1, %branch33.i.i ], [ 0, %init_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_0_V_21"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
init_histogram_end:16  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str724, i32 %tmp_4_i_i)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
init_histogram_end:17  br label %0

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.preheader173.i.i.preheader:0  br label %.preheader173.i.i

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:16  %j5_0_i_i = phi i32 [ %j_1, %compute_histogram_end ], [ 0, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="j5_0_i_i"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader173.i.i:17  %icmp_ln30 = icmp eq i32 %j5_0_i_i, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader173.i.i:19  %j_1 = add nsw i32 %j5_0_i_i, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="32">
<![CDATA[
compute_histogram_begin:3  %zext_ln31 = zext i32 %j5_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
compute_histogram_begin:4  %sorting_frequency_V_1 = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="sorting_frequency_V_1"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="8">
<![CDATA[
compute_histogram_begin:5  %sorting_frequency_V_2 = load i32* %sorting_frequency_V_1, align 4

]]></Node>
<StgValue><ssdm name="sorting_frequency_V_2"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
compute_histogram_end:16  %sorting_value_V_addr_1 = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="sorting_value_V_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
compute_histogram_end:17  %sorting_value_V_load = load i32* %sorting_value_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sorting_value_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="158" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="8">
<![CDATA[
compute_histogram_begin:5  %sorting_frequency_V_2 = load i32* %sorting_frequency_V_1, align 4

]]></Node>
<StgValue><ssdm name="sorting_frequency_V_2"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
compute_histogram_begin:6  %lshr_ln1503 = lshr i32 %sorting_frequency_V_2, %zext_ln23

]]></Node>
<StgValue><ssdm name="lshr_ln1503"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="4" op_0_bw="32">
<![CDATA[
compute_histogram_begin:7  %digit_V = trunc i32 %lshr_ln1503 to i4

]]></Node>
<StgValue><ssdm name="digit_V"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="8">
<![CDATA[
compute_histogram_end:17  %sorting_value_V_load = load i32* %sorting_value_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="sorting_value_V_load"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
compute_histogram_end:18  %previous_sorting_val_1 = getelementptr [256 x i32]* %previous_sorting_val, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="previous_sorting_val_1"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
compute_histogram_end:19  store i32 %sorting_value_V_load, i32* %previous_sorting_val_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
compute_histogram_end:20  %previous_sorting_fre_1 = getelementptr [256 x i32]* %previous_sorting_fre, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="previous_sorting_fre_1"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
compute_histogram_end:21  store i32 %sorting_frequency_V_2, i32* %previous_sorting_fre_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:0  %digit_histogram_15_3 = phi i32 [ %digit_histogram_15_4, %compute_histogram_end ], [ %digit_histogram_15_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_15_3"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:1  %digit_histogram_14_3 = phi i32 [ %digit_histogram_14_4, %compute_histogram_end ], [ %digit_histogram_14_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_14_3"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:2  %digit_histogram_13_3 = phi i32 [ %digit_histogram_13_4, %compute_histogram_end ], [ %digit_histogram_13_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_13_3"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:3  %digit_histogram_12_3 = phi i32 [ %digit_histogram_12_4, %compute_histogram_end ], [ %digit_histogram_12_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_12_3"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:4  %digit_histogram_11_3 = phi i32 [ %digit_histogram_11_4, %compute_histogram_end ], [ %digit_histogram_11_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_11_3"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:5  %digit_histogram_10_3 = phi i32 [ %digit_histogram_10_4, %compute_histogram_end ], [ %digit_histogram_10_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_10_3"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:6  %digit_histogram_9_V_3 = phi i32 [ %digit_histogram_9_V_4, %compute_histogram_end ], [ %digit_histogram_9_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_9_V_3"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:7  %digit_histogram_8_V_3 = phi i32 [ %digit_histogram_8_V_4, %compute_histogram_end ], [ %digit_histogram_8_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_8_V_3"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:8  %digit_histogram_7_V_3 = phi i32 [ %digit_histogram_7_V_4, %compute_histogram_end ], [ %digit_histogram_7_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_7_V_3"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:9  %digit_histogram_6_V_3 = phi i32 [ %digit_histogram_6_V_4, %compute_histogram_end ], [ %digit_histogram_6_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_6_V_3"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:10  %digit_histogram_5_V_3 = phi i32 [ %digit_histogram_5_V_4, %compute_histogram_end ], [ %digit_histogram_5_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_5_V_3"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:11  %digit_histogram_4_V_3 = phi i32 [ %digit_histogram_4_V_4, %compute_histogram_end ], [ %digit_histogram_4_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_4_V_3"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:12  %digit_histogram_3_V_3 = phi i32 [ %digit_histogram_3_V_4, %compute_histogram_end ], [ %digit_histogram_3_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_3_V_3"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:13  %digit_histogram_2_V_3 = phi i32 [ %digit_histogram_2_V_4, %compute_histogram_end ], [ %digit_histogram_2_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_2_V_3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:14  %digit_histogram_1_V_3 = phi i32 [ %digit_histogram_1_V_4, %compute_histogram_end ], [ %digit_histogram_1_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_1_V_3"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader173.i.i:15  %digit_histogram_0_V_3 = phi i32 [ %digit_histogram_0_V_4, %compute_histogram_end ], [ %digit_histogram_0_V_1, %.preheader173.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_histogram_0_V_3"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader173.i.i:18  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader173.i.i:20  br i1 %icmp_ln30, label %.preheader.preheader, label %compute_histogram_begin

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
compute_histogram_begin:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str825) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
compute_histogram_begin:1  %tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str825)

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
compute_histogram_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str118) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln31"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
compute_histogram_begin:8  %current_digit_V_addr = getelementptr [256 x i4]* %current_digit_V, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="current_digit_V_addr"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="4" op_1_bw="8">
<![CDATA[
compute_histogram_begin:9  store i4 %digit_V, i4* %current_digit_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
compute_histogram_begin:10  %t_V = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %digit_histogram_0_V_3, i32 %digit_histogram_1_V_3, i32 %digit_histogram_2_V_3, i32 %digit_histogram_3_V_3, i32 %digit_histogram_4_V_3, i32 %digit_histogram_5_V_3, i32 %digit_histogram_6_V_3, i32 %digit_histogram_7_V_3, i32 %digit_histogram_8_V_3, i32 %digit_histogram_9_V_3, i32 %digit_histogram_10_3, i32 %digit_histogram_11_3, i32 %digit_histogram_12_3, i32 %digit_histogram_13_3, i32 %digit_histogram_14_3, i32 %digit_histogram_15_3, i4 %digit_V)

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
compute_histogram_begin:11  %digit_histogram_0_V = add i32 1, %t_V

]]></Node>
<StgValue><ssdm name="digit_histogram_0_V"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
compute_histogram_begin:12  switch i4 %digit_V, label %branch31.i.i [
    i4 0, label %compute_histogram_end
    i4 1, label %branch17.i.i
    i4 2, label %branch18.i.i
    i4 3, label %branch19.i.i
    i4 4, label %branch20.i.i
    i4 5, label %branch21.i.i
    i4 6, label %branch22.i.i
    i4 7, label %branch23.i.i
    i4 -8, label %branch24.i.i
    i4 -7, label %branch25.i.i
    i4 -6, label %branch26.i.i
    i4 -5, label %branch27.i.i
    i4 -4, label %branch28.i.i
    i4 -3, label %branch29.i.i
    i4 -2, label %branch30.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln33"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch30.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch29.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch28.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch27.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch26.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch25.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
branch24.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch23.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch22.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
branch21.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch20.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch19.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch18.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch17.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
<literal name="digit_V" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch31.i.i:0  br label %compute_histogram_end

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:0  %digit_histogram_15_4 = phi i32 [ %digit_histogram_0_V, %branch31.i.i ], [ %digit_histogram_15_3, %branch30.i.i ], [ %digit_histogram_15_3, %branch29.i.i ], [ %digit_histogram_15_3, %branch28.i.i ], [ %digit_histogram_15_3, %branch27.i.i ], [ %digit_histogram_15_3, %branch26.i.i ], [ %digit_histogram_15_3, %branch25.i.i ], [ %digit_histogram_15_3, %branch24.i.i ], [ %digit_histogram_15_3, %branch23.i.i ], [ %digit_histogram_15_3, %branch22.i.i ], [ %digit_histogram_15_3, %branch21.i.i ], [ %digit_histogram_15_3, %branch20.i.i ], [ %digit_histogram_15_3, %branch19.i.i ], [ %digit_histogram_15_3, %branch18.i.i ], [ %digit_histogram_15_3, %branch17.i.i ], [ %digit_histogram_15_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_15_4"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:1  %digit_histogram_14_4 = phi i32 [ %digit_histogram_14_3, %branch31.i.i ], [ %digit_histogram_0_V, %branch30.i.i ], [ %digit_histogram_14_3, %branch29.i.i ], [ %digit_histogram_14_3, %branch28.i.i ], [ %digit_histogram_14_3, %branch27.i.i ], [ %digit_histogram_14_3, %branch26.i.i ], [ %digit_histogram_14_3, %branch25.i.i ], [ %digit_histogram_14_3, %branch24.i.i ], [ %digit_histogram_14_3, %branch23.i.i ], [ %digit_histogram_14_3, %branch22.i.i ], [ %digit_histogram_14_3, %branch21.i.i ], [ %digit_histogram_14_3, %branch20.i.i ], [ %digit_histogram_14_3, %branch19.i.i ], [ %digit_histogram_14_3, %branch18.i.i ], [ %digit_histogram_14_3, %branch17.i.i ], [ %digit_histogram_14_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_14_4"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:2  %digit_histogram_13_4 = phi i32 [ %digit_histogram_13_3, %branch31.i.i ], [ %digit_histogram_13_3, %branch30.i.i ], [ %digit_histogram_0_V, %branch29.i.i ], [ %digit_histogram_13_3, %branch28.i.i ], [ %digit_histogram_13_3, %branch27.i.i ], [ %digit_histogram_13_3, %branch26.i.i ], [ %digit_histogram_13_3, %branch25.i.i ], [ %digit_histogram_13_3, %branch24.i.i ], [ %digit_histogram_13_3, %branch23.i.i ], [ %digit_histogram_13_3, %branch22.i.i ], [ %digit_histogram_13_3, %branch21.i.i ], [ %digit_histogram_13_3, %branch20.i.i ], [ %digit_histogram_13_3, %branch19.i.i ], [ %digit_histogram_13_3, %branch18.i.i ], [ %digit_histogram_13_3, %branch17.i.i ], [ %digit_histogram_13_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_13_4"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:3  %digit_histogram_12_4 = phi i32 [ %digit_histogram_12_3, %branch31.i.i ], [ %digit_histogram_12_3, %branch30.i.i ], [ %digit_histogram_12_3, %branch29.i.i ], [ %digit_histogram_0_V, %branch28.i.i ], [ %digit_histogram_12_3, %branch27.i.i ], [ %digit_histogram_12_3, %branch26.i.i ], [ %digit_histogram_12_3, %branch25.i.i ], [ %digit_histogram_12_3, %branch24.i.i ], [ %digit_histogram_12_3, %branch23.i.i ], [ %digit_histogram_12_3, %branch22.i.i ], [ %digit_histogram_12_3, %branch21.i.i ], [ %digit_histogram_12_3, %branch20.i.i ], [ %digit_histogram_12_3, %branch19.i.i ], [ %digit_histogram_12_3, %branch18.i.i ], [ %digit_histogram_12_3, %branch17.i.i ], [ %digit_histogram_12_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_12_4"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:4  %digit_histogram_11_4 = phi i32 [ %digit_histogram_11_3, %branch31.i.i ], [ %digit_histogram_11_3, %branch30.i.i ], [ %digit_histogram_11_3, %branch29.i.i ], [ %digit_histogram_11_3, %branch28.i.i ], [ %digit_histogram_0_V, %branch27.i.i ], [ %digit_histogram_11_3, %branch26.i.i ], [ %digit_histogram_11_3, %branch25.i.i ], [ %digit_histogram_11_3, %branch24.i.i ], [ %digit_histogram_11_3, %branch23.i.i ], [ %digit_histogram_11_3, %branch22.i.i ], [ %digit_histogram_11_3, %branch21.i.i ], [ %digit_histogram_11_3, %branch20.i.i ], [ %digit_histogram_11_3, %branch19.i.i ], [ %digit_histogram_11_3, %branch18.i.i ], [ %digit_histogram_11_3, %branch17.i.i ], [ %digit_histogram_11_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_11_4"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:5  %digit_histogram_10_4 = phi i32 [ %digit_histogram_10_3, %branch31.i.i ], [ %digit_histogram_10_3, %branch30.i.i ], [ %digit_histogram_10_3, %branch29.i.i ], [ %digit_histogram_10_3, %branch28.i.i ], [ %digit_histogram_10_3, %branch27.i.i ], [ %digit_histogram_0_V, %branch26.i.i ], [ %digit_histogram_10_3, %branch25.i.i ], [ %digit_histogram_10_3, %branch24.i.i ], [ %digit_histogram_10_3, %branch23.i.i ], [ %digit_histogram_10_3, %branch22.i.i ], [ %digit_histogram_10_3, %branch21.i.i ], [ %digit_histogram_10_3, %branch20.i.i ], [ %digit_histogram_10_3, %branch19.i.i ], [ %digit_histogram_10_3, %branch18.i.i ], [ %digit_histogram_10_3, %branch17.i.i ], [ %digit_histogram_10_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_10_4"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:6  %digit_histogram_9_V_4 = phi i32 [ %digit_histogram_9_V_3, %branch31.i.i ], [ %digit_histogram_9_V_3, %branch30.i.i ], [ %digit_histogram_9_V_3, %branch29.i.i ], [ %digit_histogram_9_V_3, %branch28.i.i ], [ %digit_histogram_9_V_3, %branch27.i.i ], [ %digit_histogram_9_V_3, %branch26.i.i ], [ %digit_histogram_0_V, %branch25.i.i ], [ %digit_histogram_9_V_3, %branch24.i.i ], [ %digit_histogram_9_V_3, %branch23.i.i ], [ %digit_histogram_9_V_3, %branch22.i.i ], [ %digit_histogram_9_V_3, %branch21.i.i ], [ %digit_histogram_9_V_3, %branch20.i.i ], [ %digit_histogram_9_V_3, %branch19.i.i ], [ %digit_histogram_9_V_3, %branch18.i.i ], [ %digit_histogram_9_V_3, %branch17.i.i ], [ %digit_histogram_9_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_9_V_4"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:7  %digit_histogram_8_V_4 = phi i32 [ %digit_histogram_8_V_3, %branch31.i.i ], [ %digit_histogram_8_V_3, %branch30.i.i ], [ %digit_histogram_8_V_3, %branch29.i.i ], [ %digit_histogram_8_V_3, %branch28.i.i ], [ %digit_histogram_8_V_3, %branch27.i.i ], [ %digit_histogram_8_V_3, %branch26.i.i ], [ %digit_histogram_8_V_3, %branch25.i.i ], [ %digit_histogram_0_V, %branch24.i.i ], [ %digit_histogram_8_V_3, %branch23.i.i ], [ %digit_histogram_8_V_3, %branch22.i.i ], [ %digit_histogram_8_V_3, %branch21.i.i ], [ %digit_histogram_8_V_3, %branch20.i.i ], [ %digit_histogram_8_V_3, %branch19.i.i ], [ %digit_histogram_8_V_3, %branch18.i.i ], [ %digit_histogram_8_V_3, %branch17.i.i ], [ %digit_histogram_8_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_8_V_4"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:8  %digit_histogram_7_V_4 = phi i32 [ %digit_histogram_7_V_3, %branch31.i.i ], [ %digit_histogram_7_V_3, %branch30.i.i ], [ %digit_histogram_7_V_3, %branch29.i.i ], [ %digit_histogram_7_V_3, %branch28.i.i ], [ %digit_histogram_7_V_3, %branch27.i.i ], [ %digit_histogram_7_V_3, %branch26.i.i ], [ %digit_histogram_7_V_3, %branch25.i.i ], [ %digit_histogram_7_V_3, %branch24.i.i ], [ %digit_histogram_0_V, %branch23.i.i ], [ %digit_histogram_7_V_3, %branch22.i.i ], [ %digit_histogram_7_V_3, %branch21.i.i ], [ %digit_histogram_7_V_3, %branch20.i.i ], [ %digit_histogram_7_V_3, %branch19.i.i ], [ %digit_histogram_7_V_3, %branch18.i.i ], [ %digit_histogram_7_V_3, %branch17.i.i ], [ %digit_histogram_7_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_7_V_4"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:9  %digit_histogram_6_V_4 = phi i32 [ %digit_histogram_6_V_3, %branch31.i.i ], [ %digit_histogram_6_V_3, %branch30.i.i ], [ %digit_histogram_6_V_3, %branch29.i.i ], [ %digit_histogram_6_V_3, %branch28.i.i ], [ %digit_histogram_6_V_3, %branch27.i.i ], [ %digit_histogram_6_V_3, %branch26.i.i ], [ %digit_histogram_6_V_3, %branch25.i.i ], [ %digit_histogram_6_V_3, %branch24.i.i ], [ %digit_histogram_6_V_3, %branch23.i.i ], [ %digit_histogram_0_V, %branch22.i.i ], [ %digit_histogram_6_V_3, %branch21.i.i ], [ %digit_histogram_6_V_3, %branch20.i.i ], [ %digit_histogram_6_V_3, %branch19.i.i ], [ %digit_histogram_6_V_3, %branch18.i.i ], [ %digit_histogram_6_V_3, %branch17.i.i ], [ %digit_histogram_6_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_6_V_4"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:10  %digit_histogram_5_V_4 = phi i32 [ %digit_histogram_5_V_3, %branch31.i.i ], [ %digit_histogram_5_V_3, %branch30.i.i ], [ %digit_histogram_5_V_3, %branch29.i.i ], [ %digit_histogram_5_V_3, %branch28.i.i ], [ %digit_histogram_5_V_3, %branch27.i.i ], [ %digit_histogram_5_V_3, %branch26.i.i ], [ %digit_histogram_5_V_3, %branch25.i.i ], [ %digit_histogram_5_V_3, %branch24.i.i ], [ %digit_histogram_5_V_3, %branch23.i.i ], [ %digit_histogram_5_V_3, %branch22.i.i ], [ %digit_histogram_0_V, %branch21.i.i ], [ %digit_histogram_5_V_3, %branch20.i.i ], [ %digit_histogram_5_V_3, %branch19.i.i ], [ %digit_histogram_5_V_3, %branch18.i.i ], [ %digit_histogram_5_V_3, %branch17.i.i ], [ %digit_histogram_5_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_5_V_4"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:11  %digit_histogram_4_V_4 = phi i32 [ %digit_histogram_4_V_3, %branch31.i.i ], [ %digit_histogram_4_V_3, %branch30.i.i ], [ %digit_histogram_4_V_3, %branch29.i.i ], [ %digit_histogram_4_V_3, %branch28.i.i ], [ %digit_histogram_4_V_3, %branch27.i.i ], [ %digit_histogram_4_V_3, %branch26.i.i ], [ %digit_histogram_4_V_3, %branch25.i.i ], [ %digit_histogram_4_V_3, %branch24.i.i ], [ %digit_histogram_4_V_3, %branch23.i.i ], [ %digit_histogram_4_V_3, %branch22.i.i ], [ %digit_histogram_4_V_3, %branch21.i.i ], [ %digit_histogram_0_V, %branch20.i.i ], [ %digit_histogram_4_V_3, %branch19.i.i ], [ %digit_histogram_4_V_3, %branch18.i.i ], [ %digit_histogram_4_V_3, %branch17.i.i ], [ %digit_histogram_4_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_4_V_4"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:12  %digit_histogram_3_V_4 = phi i32 [ %digit_histogram_3_V_3, %branch31.i.i ], [ %digit_histogram_3_V_3, %branch30.i.i ], [ %digit_histogram_3_V_3, %branch29.i.i ], [ %digit_histogram_3_V_3, %branch28.i.i ], [ %digit_histogram_3_V_3, %branch27.i.i ], [ %digit_histogram_3_V_3, %branch26.i.i ], [ %digit_histogram_3_V_3, %branch25.i.i ], [ %digit_histogram_3_V_3, %branch24.i.i ], [ %digit_histogram_3_V_3, %branch23.i.i ], [ %digit_histogram_3_V_3, %branch22.i.i ], [ %digit_histogram_3_V_3, %branch21.i.i ], [ %digit_histogram_3_V_3, %branch20.i.i ], [ %digit_histogram_0_V, %branch19.i.i ], [ %digit_histogram_3_V_3, %branch18.i.i ], [ %digit_histogram_3_V_3, %branch17.i.i ], [ %digit_histogram_3_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_3_V_4"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:13  %digit_histogram_2_V_4 = phi i32 [ %digit_histogram_2_V_3, %branch31.i.i ], [ %digit_histogram_2_V_3, %branch30.i.i ], [ %digit_histogram_2_V_3, %branch29.i.i ], [ %digit_histogram_2_V_3, %branch28.i.i ], [ %digit_histogram_2_V_3, %branch27.i.i ], [ %digit_histogram_2_V_3, %branch26.i.i ], [ %digit_histogram_2_V_3, %branch25.i.i ], [ %digit_histogram_2_V_3, %branch24.i.i ], [ %digit_histogram_2_V_3, %branch23.i.i ], [ %digit_histogram_2_V_3, %branch22.i.i ], [ %digit_histogram_2_V_3, %branch21.i.i ], [ %digit_histogram_2_V_3, %branch20.i.i ], [ %digit_histogram_2_V_3, %branch19.i.i ], [ %digit_histogram_0_V, %branch18.i.i ], [ %digit_histogram_2_V_3, %branch17.i.i ], [ %digit_histogram_2_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_2_V_4"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:14  %digit_histogram_1_V_4 = phi i32 [ %digit_histogram_1_V_3, %branch31.i.i ], [ %digit_histogram_1_V_3, %branch30.i.i ], [ %digit_histogram_1_V_3, %branch29.i.i ], [ %digit_histogram_1_V_3, %branch28.i.i ], [ %digit_histogram_1_V_3, %branch27.i.i ], [ %digit_histogram_1_V_3, %branch26.i.i ], [ %digit_histogram_1_V_3, %branch25.i.i ], [ %digit_histogram_1_V_3, %branch24.i.i ], [ %digit_histogram_1_V_3, %branch23.i.i ], [ %digit_histogram_1_V_3, %branch22.i.i ], [ %digit_histogram_1_V_3, %branch21.i.i ], [ %digit_histogram_1_V_3, %branch20.i.i ], [ %digit_histogram_1_V_3, %branch19.i.i ], [ %digit_histogram_1_V_3, %branch18.i.i ], [ %digit_histogram_0_V, %branch17.i.i ], [ %digit_histogram_1_V_3, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_1_V_4"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
compute_histogram_end:15  %digit_histogram_0_V_4 = phi i32 [ %digit_histogram_0_V_3, %branch31.i.i ], [ %digit_histogram_0_V_3, %branch30.i.i ], [ %digit_histogram_0_V_3, %branch29.i.i ], [ %digit_histogram_0_V_3, %branch28.i.i ], [ %digit_histogram_0_V_3, %branch27.i.i ], [ %digit_histogram_0_V_3, %branch26.i.i ], [ %digit_histogram_0_V_3, %branch25.i.i ], [ %digit_histogram_0_V_3, %branch24.i.i ], [ %digit_histogram_0_V_3, %branch23.i.i ], [ %digit_histogram_0_V_3, %branch22.i.i ], [ %digit_histogram_0_V_3, %branch21.i.i ], [ %digit_histogram_0_V_3, %branch20.i.i ], [ %digit_histogram_0_V_3, %branch19.i.i ], [ %digit_histogram_0_V_3, %branch18.i.i ], [ %digit_histogram_0_V_3, %branch17.i.i ], [ %digit_histogram_0_V, %compute_histogram_begin ]

]]></Node>
<StgValue><ssdm name="digit_histogram_0_V_4"/></StgValue>
</operation>

<operation id="223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
compute_histogram_end:22  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str825, i32 %tmp_5_i_i)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="224" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
compute_histogram_end:23  br label %.preheader173.i.i

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:0  %digit_location_15_V_1 = phi i32 [ %digit_location_15_V_2, %find_digit_location_end ], [ %digit_location_15_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_15_V_1"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %digit_location_14_V_1 = phi i32 [ %digit_location_14_V_2, %find_digit_location_end ], [ %digit_location_14_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_14_V_1"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:2  %digit_location_13_V_1 = phi i32 [ %digit_location_13_V_2, %find_digit_location_end ], [ %digit_location_13_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_13_V_1"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:3  %digit_location_12_V_1 = phi i32 [ %digit_location_12_V_2, %find_digit_location_end ], [ %digit_location_12_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_12_V_1"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:4  %digit_location_11_V_1 = phi i32 [ %digit_location_11_V_2, %find_digit_location_end ], [ %digit_location_11_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_11_V_1"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:5  %digit_location_10_V_1 = phi i32 [ %digit_location_10_V_2, %find_digit_location_end ], [ %digit_location_10_V, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_10_V_1"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:6  %digit_location_9_V_1 = phi i32 [ %digit_location_9_V_2, %find_digit_location_end ], [ %digit_location_9_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_9_V_1"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:7  %digit_location_8_V_1 = phi i32 [ %digit_location_8_V_2, %find_digit_location_end ], [ %digit_location_8_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_8_V_1"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:8  %digit_location_7_V_1 = phi i32 [ %digit_location_7_V_2, %find_digit_location_end ], [ %digit_location_7_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_7_V_1"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:9  %digit_location_6_V_1 = phi i32 [ %digit_location_6_V_2, %find_digit_location_end ], [ %digit_location_6_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_6_V_1"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:10  %digit_location_5_V_1 = phi i32 [ %digit_location_5_V_2, %find_digit_location_end ], [ %digit_location_5_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_5_V_1"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:11  %digit_location_4_V_1 = phi i32 [ %digit_location_4_V_2, %find_digit_location_end ], [ %digit_location_4_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_4_V_1"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:12  %digit_location_3_V_1 = phi i32 [ %digit_location_3_V_2, %find_digit_location_end ], [ %digit_location_3_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_3_V_1"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:13  %digit_location_2_V_1 = phi i32 [ %digit_location_2_V_2, %find_digit_location_end ], [ %digit_location_2_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_2_V_1"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:14  %digit_location_1_V_1 = phi i32 [ %digit_location_1_V_2, %find_digit_location_end ], [ %digit_location_1_V_s, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_1_V_1"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:15  %i6_0_i_i = phi i5 [ %i_1, %find_digit_location_end ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i6_0_i_i"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:16  %icmp_ln39 = icmp eq i5 %i6_0_i_i, -16

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:17  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:18  br i1 %icmp_ln39, label %.preheader.i.i.preheader, label %find_digit_location_begin

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
find_digit_location_begin:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str926) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
find_digit_location_begin:1  %tmp_7_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str926)

]]></Node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
find_digit_location_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str118) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="5">
<![CDATA[
find_digit_location_begin:3  %trunc_ln40 = trunc i5 %i6_0_i_i to i4

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
find_digit_location_begin:4  switch i4 %trunc_ln40, label %branch94.i.i [
    i4 1, label %branch80.i.i
    i4 2, label %branch81.i.i
    i4 3, label %branch82.i.i
    i4 4, label %branch83.i.i
    i4 5, label %branch84.i.i
    i4 6, label %branch85.i.i
    i4 7, label %branch86.i.i
    i4 -8, label %branch87.i.i
    i4 -7, label %branch88.i.i
    i4 -6, label %branch89.i.i
    i4 -5, label %branch90.i.i
    i4 -4, label %branch91.i.i
    i4 -3, label %branch92.i.i
    i4 -2, label %branch93.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
branch93.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch92.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
branch91.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch90.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch89.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
branch88.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
branch87.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch86.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch85.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
branch84.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch83.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch82.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
branch81.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch94.i.i:0  br label %branch80.i.i

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
branch80.i.i:0  %phi_ln215 = phi i32 [ %digit_location_1_V_1, %branch81.i.i ], [ %digit_location_2_V_1, %branch82.i.i ], [ %digit_location_3_V_1, %branch83.i.i ], [ %digit_location_4_V_1, %branch84.i.i ], [ %digit_location_5_V_1, %branch85.i.i ], [ %digit_location_6_V_1, %branch86.i.i ], [ %digit_location_7_V_1, %branch87.i.i ], [ %digit_location_8_V_1, %branch88.i.i ], [ %digit_location_9_V_1, %branch89.i.i ], [ %digit_location_10_V_1, %branch90.i.i ], [ %digit_location_11_V_1, %branch91.i.i ], [ %digit_location_12_V_1, %branch92.i.i ], [ %digit_location_13_V_1, %branch93.i.i ], [ %digit_location_14_V_1, %branch94.i.i ], [ 0, %find_digit_location_begin ]

]]></Node>
<StgValue><ssdm name="phi_ln215"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
branch80.i.i:1  %phi_ln215_1 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %digit_histogram_14_3, i32 %digit_histogram_0_V_3, i32 %digit_histogram_1_V_3, i32 %digit_histogram_2_V_3, i32 %digit_histogram_3_V_3, i32 %digit_histogram_4_V_3, i32 %digit_histogram_5_V_3, i32 %digit_histogram_6_V_3, i32 %digit_histogram_7_V_3, i32 %digit_histogram_8_V_3, i32 %digit_histogram_9_V_3, i32 %digit_histogram_10_3, i32 %digit_histogram_11_3, i32 %digit_histogram_12_3, i32 %digit_histogram_13_3, i32 %digit_histogram_14_3, i4 %trunc_ln40)

]]></Node>
<StgValue><ssdm name="phi_ln215_1"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch80.i.i:2  %digit_location_1_V = add i32 %phi_ln215_1, %phi_ln215

]]></Node>
<StgValue><ssdm name="digit_location_1_V"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
branch80.i.i:3  switch i4 %trunc_ln40, label %branch79.i.i [
    i4 1, label %find_digit_location_end
    i4 2, label %branch66.i.i
    i4 3, label %branch67.i.i
    i4 4, label %branch68.i.i
    i4 5, label %branch69.i.i
    i4 6, label %branch70.i.i
    i4 7, label %branch71.i.i
    i4 -8, label %branch72.i.i
    i4 -7, label %branch73.i.i
    i4 -6, label %branch74.i.i
    i4 -5, label %branch75.i.i
    i4 -4, label %branch76.i.i
    i4 -3, label %branch77.i.i
    i4 -2, label %branch78.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
branch78.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch77.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch76.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
branch75.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
branch74.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch73.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
branch72.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch71.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch70.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
branch69.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch68.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch67.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch66.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="trunc_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
branch79.i.i:0  br label %find_digit_location_end

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:0  %digit_location_15_V_2 = phi i32 [ %digit_location_1_V, %branch79.i.i ], [ %digit_location_15_V_1, %branch78.i.i ], [ %digit_location_15_V_1, %branch77.i.i ], [ %digit_location_15_V_1, %branch76.i.i ], [ %digit_location_15_V_1, %branch75.i.i ], [ %digit_location_15_V_1, %branch74.i.i ], [ %digit_location_15_V_1, %branch73.i.i ], [ %digit_location_15_V_1, %branch72.i.i ], [ %digit_location_15_V_1, %branch71.i.i ], [ %digit_location_15_V_1, %branch70.i.i ], [ %digit_location_15_V_1, %branch69.i.i ], [ %digit_location_15_V_1, %branch68.i.i ], [ %digit_location_15_V_1, %branch67.i.i ], [ %digit_location_15_V_1, %branch66.i.i ], [ %digit_location_15_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_15_V_2"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:1  %digit_location_14_V_2 = phi i32 [ %digit_location_14_V_1, %branch79.i.i ], [ %digit_location_1_V, %branch78.i.i ], [ %digit_location_14_V_1, %branch77.i.i ], [ %digit_location_14_V_1, %branch76.i.i ], [ %digit_location_14_V_1, %branch75.i.i ], [ %digit_location_14_V_1, %branch74.i.i ], [ %digit_location_14_V_1, %branch73.i.i ], [ %digit_location_14_V_1, %branch72.i.i ], [ %digit_location_14_V_1, %branch71.i.i ], [ %digit_location_14_V_1, %branch70.i.i ], [ %digit_location_14_V_1, %branch69.i.i ], [ %digit_location_14_V_1, %branch68.i.i ], [ %digit_location_14_V_1, %branch67.i.i ], [ %digit_location_14_V_1, %branch66.i.i ], [ %digit_location_14_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_14_V_2"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:2  %digit_location_13_V_2 = phi i32 [ %digit_location_13_V_1, %branch79.i.i ], [ %digit_location_13_V_1, %branch78.i.i ], [ %digit_location_1_V, %branch77.i.i ], [ %digit_location_13_V_1, %branch76.i.i ], [ %digit_location_13_V_1, %branch75.i.i ], [ %digit_location_13_V_1, %branch74.i.i ], [ %digit_location_13_V_1, %branch73.i.i ], [ %digit_location_13_V_1, %branch72.i.i ], [ %digit_location_13_V_1, %branch71.i.i ], [ %digit_location_13_V_1, %branch70.i.i ], [ %digit_location_13_V_1, %branch69.i.i ], [ %digit_location_13_V_1, %branch68.i.i ], [ %digit_location_13_V_1, %branch67.i.i ], [ %digit_location_13_V_1, %branch66.i.i ], [ %digit_location_13_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_13_V_2"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:3  %digit_location_12_V_2 = phi i32 [ %digit_location_12_V_1, %branch79.i.i ], [ %digit_location_12_V_1, %branch78.i.i ], [ %digit_location_12_V_1, %branch77.i.i ], [ %digit_location_1_V, %branch76.i.i ], [ %digit_location_12_V_1, %branch75.i.i ], [ %digit_location_12_V_1, %branch74.i.i ], [ %digit_location_12_V_1, %branch73.i.i ], [ %digit_location_12_V_1, %branch72.i.i ], [ %digit_location_12_V_1, %branch71.i.i ], [ %digit_location_12_V_1, %branch70.i.i ], [ %digit_location_12_V_1, %branch69.i.i ], [ %digit_location_12_V_1, %branch68.i.i ], [ %digit_location_12_V_1, %branch67.i.i ], [ %digit_location_12_V_1, %branch66.i.i ], [ %digit_location_12_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_12_V_2"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:4  %digit_location_11_V_2 = phi i32 [ %digit_location_11_V_1, %branch79.i.i ], [ %digit_location_11_V_1, %branch78.i.i ], [ %digit_location_11_V_1, %branch77.i.i ], [ %digit_location_11_V_1, %branch76.i.i ], [ %digit_location_1_V, %branch75.i.i ], [ %digit_location_11_V_1, %branch74.i.i ], [ %digit_location_11_V_1, %branch73.i.i ], [ %digit_location_11_V_1, %branch72.i.i ], [ %digit_location_11_V_1, %branch71.i.i ], [ %digit_location_11_V_1, %branch70.i.i ], [ %digit_location_11_V_1, %branch69.i.i ], [ %digit_location_11_V_1, %branch68.i.i ], [ %digit_location_11_V_1, %branch67.i.i ], [ %digit_location_11_V_1, %branch66.i.i ], [ %digit_location_11_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_11_V_2"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:5  %digit_location_10_V_2 = phi i32 [ %digit_location_10_V_1, %branch79.i.i ], [ %digit_location_10_V_1, %branch78.i.i ], [ %digit_location_10_V_1, %branch77.i.i ], [ %digit_location_10_V_1, %branch76.i.i ], [ %digit_location_10_V_1, %branch75.i.i ], [ %digit_location_1_V, %branch74.i.i ], [ %digit_location_10_V_1, %branch73.i.i ], [ %digit_location_10_V_1, %branch72.i.i ], [ %digit_location_10_V_1, %branch71.i.i ], [ %digit_location_10_V_1, %branch70.i.i ], [ %digit_location_10_V_1, %branch69.i.i ], [ %digit_location_10_V_1, %branch68.i.i ], [ %digit_location_10_V_1, %branch67.i.i ], [ %digit_location_10_V_1, %branch66.i.i ], [ %digit_location_10_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_10_V_2"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:6  %digit_location_9_V_2 = phi i32 [ %digit_location_9_V_1, %branch79.i.i ], [ %digit_location_9_V_1, %branch78.i.i ], [ %digit_location_9_V_1, %branch77.i.i ], [ %digit_location_9_V_1, %branch76.i.i ], [ %digit_location_9_V_1, %branch75.i.i ], [ %digit_location_9_V_1, %branch74.i.i ], [ %digit_location_1_V, %branch73.i.i ], [ %digit_location_9_V_1, %branch72.i.i ], [ %digit_location_9_V_1, %branch71.i.i ], [ %digit_location_9_V_1, %branch70.i.i ], [ %digit_location_9_V_1, %branch69.i.i ], [ %digit_location_9_V_1, %branch68.i.i ], [ %digit_location_9_V_1, %branch67.i.i ], [ %digit_location_9_V_1, %branch66.i.i ], [ %digit_location_9_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_9_V_2"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:7  %digit_location_8_V_2 = phi i32 [ %digit_location_8_V_1, %branch79.i.i ], [ %digit_location_8_V_1, %branch78.i.i ], [ %digit_location_8_V_1, %branch77.i.i ], [ %digit_location_8_V_1, %branch76.i.i ], [ %digit_location_8_V_1, %branch75.i.i ], [ %digit_location_8_V_1, %branch74.i.i ], [ %digit_location_8_V_1, %branch73.i.i ], [ %digit_location_1_V, %branch72.i.i ], [ %digit_location_8_V_1, %branch71.i.i ], [ %digit_location_8_V_1, %branch70.i.i ], [ %digit_location_8_V_1, %branch69.i.i ], [ %digit_location_8_V_1, %branch68.i.i ], [ %digit_location_8_V_1, %branch67.i.i ], [ %digit_location_8_V_1, %branch66.i.i ], [ %digit_location_8_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_8_V_2"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:8  %digit_location_7_V_2 = phi i32 [ %digit_location_7_V_1, %branch79.i.i ], [ %digit_location_7_V_1, %branch78.i.i ], [ %digit_location_7_V_1, %branch77.i.i ], [ %digit_location_7_V_1, %branch76.i.i ], [ %digit_location_7_V_1, %branch75.i.i ], [ %digit_location_7_V_1, %branch74.i.i ], [ %digit_location_7_V_1, %branch73.i.i ], [ %digit_location_7_V_1, %branch72.i.i ], [ %digit_location_1_V, %branch71.i.i ], [ %digit_location_7_V_1, %branch70.i.i ], [ %digit_location_7_V_1, %branch69.i.i ], [ %digit_location_7_V_1, %branch68.i.i ], [ %digit_location_7_V_1, %branch67.i.i ], [ %digit_location_7_V_1, %branch66.i.i ], [ %digit_location_7_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_7_V_2"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:9  %digit_location_6_V_2 = phi i32 [ %digit_location_6_V_1, %branch79.i.i ], [ %digit_location_6_V_1, %branch78.i.i ], [ %digit_location_6_V_1, %branch77.i.i ], [ %digit_location_6_V_1, %branch76.i.i ], [ %digit_location_6_V_1, %branch75.i.i ], [ %digit_location_6_V_1, %branch74.i.i ], [ %digit_location_6_V_1, %branch73.i.i ], [ %digit_location_6_V_1, %branch72.i.i ], [ %digit_location_6_V_1, %branch71.i.i ], [ %digit_location_1_V, %branch70.i.i ], [ %digit_location_6_V_1, %branch69.i.i ], [ %digit_location_6_V_1, %branch68.i.i ], [ %digit_location_6_V_1, %branch67.i.i ], [ %digit_location_6_V_1, %branch66.i.i ], [ %digit_location_6_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_6_V_2"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:10  %digit_location_5_V_2 = phi i32 [ %digit_location_5_V_1, %branch79.i.i ], [ %digit_location_5_V_1, %branch78.i.i ], [ %digit_location_5_V_1, %branch77.i.i ], [ %digit_location_5_V_1, %branch76.i.i ], [ %digit_location_5_V_1, %branch75.i.i ], [ %digit_location_5_V_1, %branch74.i.i ], [ %digit_location_5_V_1, %branch73.i.i ], [ %digit_location_5_V_1, %branch72.i.i ], [ %digit_location_5_V_1, %branch71.i.i ], [ %digit_location_5_V_1, %branch70.i.i ], [ %digit_location_1_V, %branch69.i.i ], [ %digit_location_5_V_1, %branch68.i.i ], [ %digit_location_5_V_1, %branch67.i.i ], [ %digit_location_5_V_1, %branch66.i.i ], [ %digit_location_5_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_5_V_2"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:11  %digit_location_4_V_2 = phi i32 [ %digit_location_4_V_1, %branch79.i.i ], [ %digit_location_4_V_1, %branch78.i.i ], [ %digit_location_4_V_1, %branch77.i.i ], [ %digit_location_4_V_1, %branch76.i.i ], [ %digit_location_4_V_1, %branch75.i.i ], [ %digit_location_4_V_1, %branch74.i.i ], [ %digit_location_4_V_1, %branch73.i.i ], [ %digit_location_4_V_1, %branch72.i.i ], [ %digit_location_4_V_1, %branch71.i.i ], [ %digit_location_4_V_1, %branch70.i.i ], [ %digit_location_4_V_1, %branch69.i.i ], [ %digit_location_1_V, %branch68.i.i ], [ %digit_location_4_V_1, %branch67.i.i ], [ %digit_location_4_V_1, %branch66.i.i ], [ %digit_location_4_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_4_V_2"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:12  %digit_location_3_V_2 = phi i32 [ %digit_location_3_V_1, %branch79.i.i ], [ %digit_location_3_V_1, %branch78.i.i ], [ %digit_location_3_V_1, %branch77.i.i ], [ %digit_location_3_V_1, %branch76.i.i ], [ %digit_location_3_V_1, %branch75.i.i ], [ %digit_location_3_V_1, %branch74.i.i ], [ %digit_location_3_V_1, %branch73.i.i ], [ %digit_location_3_V_1, %branch72.i.i ], [ %digit_location_3_V_1, %branch71.i.i ], [ %digit_location_3_V_1, %branch70.i.i ], [ %digit_location_3_V_1, %branch69.i.i ], [ %digit_location_3_V_1, %branch68.i.i ], [ %digit_location_1_V, %branch67.i.i ], [ %digit_location_3_V_1, %branch66.i.i ], [ %digit_location_3_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_3_V_2"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:13  %digit_location_2_V_2 = phi i32 [ %digit_location_2_V_1, %branch79.i.i ], [ %digit_location_2_V_1, %branch78.i.i ], [ %digit_location_2_V_1, %branch77.i.i ], [ %digit_location_2_V_1, %branch76.i.i ], [ %digit_location_2_V_1, %branch75.i.i ], [ %digit_location_2_V_1, %branch74.i.i ], [ %digit_location_2_V_1, %branch73.i.i ], [ %digit_location_2_V_1, %branch72.i.i ], [ %digit_location_2_V_1, %branch71.i.i ], [ %digit_location_2_V_1, %branch70.i.i ], [ %digit_location_2_V_1, %branch69.i.i ], [ %digit_location_2_V_1, %branch68.i.i ], [ %digit_location_2_V_1, %branch67.i.i ], [ %digit_location_1_V, %branch66.i.i ], [ %digit_location_2_V_1, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_2_V_2"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0">
<![CDATA[
find_digit_location_end:14  %digit_location_1_V_2 = phi i32 [ %digit_location_1_V_1, %branch79.i.i ], [ %digit_location_1_V_1, %branch78.i.i ], [ %digit_location_1_V_1, %branch77.i.i ], [ %digit_location_1_V_1, %branch76.i.i ], [ %digit_location_1_V_1, %branch75.i.i ], [ %digit_location_1_V_1, %branch74.i.i ], [ %digit_location_1_V_1, %branch73.i.i ], [ %digit_location_1_V_1, %branch72.i.i ], [ %digit_location_1_V_1, %branch71.i.i ], [ %digit_location_1_V_1, %branch70.i.i ], [ %digit_location_1_V_1, %branch69.i.i ], [ %digit_location_1_V_1, %branch68.i.i ], [ %digit_location_1_V_1, %branch67.i.i ], [ %digit_location_1_V_1, %branch66.i.i ], [ %digit_location_1_V, %branch80.i.i ]

]]></Node>
<StgValue><ssdm name="digit_location_1_V_2"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
find_digit_location_end:15  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str926, i32 %tmp_7_i_i)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
find_digit_location_end:16  %i_1 = add i5 %i6_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
find_digit_location_end:17  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.i.preheader:0  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="301" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:16  %j7_0_i_i = phi i32 [ %j_2, %re_sort_end ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="j7_0_i_i"/></StgValue>
</operation>

<operation id="302" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:17  %icmp_ln43 = icmp eq i32 %j7_0_i_i, %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="303" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:19  %j_2 = add nsw i32 %j7_0_i_i, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="304" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="32">
<![CDATA[
re_sort_begin:3  %zext_ln44 = zext i32 %j7_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="305" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
re_sort_begin:4  %current_digit_V_addr_1 = getelementptr [256 x i4]* %current_digit_V, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="current_digit_V_addr_1"/></StgValue>
</operation>

<operation id="306" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="8">
<![CDATA[
re_sort_begin:5  %digit_V_1 = load i4* %current_digit_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="digit_V_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="307" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="8">
<![CDATA[
re_sort_begin:5  %digit_V_1 = load i4* %current_digit_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="digit_V_1"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
re_sort_begin:8  %previous_sorting_val_2 = getelementptr [256 x i32]* %previous_sorting_val, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="previous_sorting_val_2"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="8">
<![CDATA[
re_sort_begin:9  %previous_sorting_val_3 = load i32* %previous_sorting_val_2, align 8

]]></Node>
<StgValue><ssdm name="previous_sorting_val_3"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
re_sort_begin:12  %previous_sorting_fre_2 = getelementptr [256 x i32]* %previous_sorting_fre, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="previous_sorting_fre_2"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="8">
<![CDATA[
re_sort_begin:13  %previous_sorting_fre_3 = load i32* %previous_sorting_fre_2, align 4

]]></Node>
<StgValue><ssdm name="previous_sorting_fre_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="312" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %digit_location_15_V_3 = phi i32 [ %digit_location_15_V_4, %re_sort_end ], [ %digit_location_15_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_15_V_3"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:1  %digit_location_14_V_3 = phi i32 [ %digit_location_14_V_4, %re_sort_end ], [ %digit_location_14_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_14_V_3"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:2  %digit_location_13_V_3 = phi i32 [ %digit_location_13_V_4, %re_sort_end ], [ %digit_location_13_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_13_V_3"/></StgValue>
</operation>

<operation id="315" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:3  %digit_location_12_V_3 = phi i32 [ %digit_location_12_V_4, %re_sort_end ], [ %digit_location_12_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_12_V_3"/></StgValue>
</operation>

<operation id="316" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:4  %digit_location_11_V_3 = phi i32 [ %digit_location_11_V_4, %re_sort_end ], [ %digit_location_11_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_11_V_3"/></StgValue>
</operation>

<operation id="317" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:5  %digit_location_10_V_3 = phi i32 [ %digit_location_10_V_4, %re_sort_end ], [ %digit_location_10_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_10_V_3"/></StgValue>
</operation>

<operation id="318" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:6  %digit_location_9_V_3 = phi i32 [ %digit_location_9_V_4, %re_sort_end ], [ %digit_location_9_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_9_V_3"/></StgValue>
</operation>

<operation id="319" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:7  %digit_location_8_V_3 = phi i32 [ %digit_location_8_V_4, %re_sort_end ], [ %digit_location_8_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_8_V_3"/></StgValue>
</operation>

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:8  %digit_location_7_V_3 = phi i32 [ %digit_location_7_V_4, %re_sort_end ], [ %digit_location_7_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_7_V_3"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:9  %digit_location_6_V_3 = phi i32 [ %digit_location_6_V_4, %re_sort_end ], [ %digit_location_6_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_6_V_3"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:10  %digit_location_5_V_3 = phi i32 [ %digit_location_5_V_4, %re_sort_end ], [ %digit_location_5_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_5_V_3"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:11  %digit_location_4_V_3 = phi i32 [ %digit_location_4_V_4, %re_sort_end ], [ %digit_location_4_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_4_V_3"/></StgValue>
</operation>

<operation id="324" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:12  %digit_location_3_V_3 = phi i32 [ %digit_location_3_V_4, %re_sort_end ], [ %digit_location_3_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_3_V_3"/></StgValue>
</operation>

<operation id="325" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:13  %digit_location_2_V_3 = phi i32 [ %digit_location_2_V_4, %re_sort_end ], [ %digit_location_2_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_2_V_3"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:14  %digit_location_1_V_32 = phi i32 [ %digit_location_1_V_4, %re_sort_end ], [ %digit_location_1_V_1, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_1_V_32"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:15  %digit_location_0_V_s = phi i32 [ %digit_location_0_V_1, %re_sort_end ], [ 0, %.preheader.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="digit_location_0_V_s"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i:18  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:20  br i1 %icmp_ln43, label %radix_sort_end, label %re_sort_begin

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
re_sort_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln43"/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
re_sort_begin:1  %tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
re_sort_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str118) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
re_sort_begin:6  %t_V_2 = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %digit_location_0_V_s, i32 %digit_location_1_V_32, i32 %digit_location_2_V_3, i32 %digit_location_3_V_3, i32 %digit_location_4_V_3, i32 %digit_location_5_V_3, i32 %digit_location_6_V_3, i32 %digit_location_7_V_3, i32 %digit_location_8_V_3, i32 %digit_location_9_V_3, i32 %digit_location_10_V_3, i32 %digit_location_11_V_3, i32 %digit_location_12_V_3, i32 %digit_location_13_V_3, i32 %digit_location_14_V_3, i32 %digit_location_15_V_3, i4 %digit_V_1)

]]></Node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="32">
<![CDATA[
re_sort_begin:7  %zext_ln544 = zext i32 %t_V_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="8">
<![CDATA[
re_sort_begin:9  %previous_sorting_val_3 = load i32* %previous_sorting_val_2, align 8

]]></Node>
<StgValue><ssdm name="previous_sorting_val_3"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
re_sort_begin:10  %sorting_value_V_addr_2 = getelementptr [256 x i32]* %sorting_value_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="sorting_value_V_addr_2"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
re_sort_begin:11  store i32 %previous_sorting_val_3, i32* %sorting_value_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="8">
<![CDATA[
re_sort_begin:13  %previous_sorting_fre_3 = load i32* %previous_sorting_fre_2, align 4

]]></Node>
<StgValue><ssdm name="previous_sorting_fre_3"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
re_sort_begin:14  %sorting_frequency_V_3 = getelementptr [256 x i32]* %sorting_frequency_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="sorting_frequency_V_3"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
re_sort_begin:15  store i32 %previous_sorting_fre_3, i32* %sorting_frequency_V_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
re_sort_begin:16  %out_value_V_addr = getelementptr [256 x i32]* %out_value_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="out_value_V_addr"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
re_sort_begin:17  store i32 %previous_sorting_val_3, i32* %out_value_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
re_sort_begin:18  %out_frequency_V_addr = getelementptr [256 x i32]* %out_frequency_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="out_frequency_V_addr"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
re_sort_begin:19  store i32 %previous_sorting_fre_3, i32* %out_frequency_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
re_sort_begin:20  %digit_location_0_V = add i32 %t_V_2, 1

]]></Node>
<StgValue><ssdm name="digit_location_0_V"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
re_sort_begin:21  switch i4 %digit_V_1, label %branch63.i.i [
    i4 0, label %re_sort_end
    i4 1, label %branch49.i.i
    i4 2, label %branch50.i.i
    i4 3, label %branch51.i.i
    i4 4, label %branch52.i.i
    i4 5, label %branch53.i.i
    i4 6, label %branch54.i.i
    i4 7, label %branch55.i.i
    i4 -8, label %branch56.i.i
    i4 -7, label %branch57.i.i
    i4 -6, label %branch58.i.i
    i4 -5, label %branch59.i.i
    i4 -4, label %branch60.i.i
    i4 -3, label %branch61.i.i
    i4 -2, label %branch62.i.i
  ]

]]></Node>
<StgValue><ssdm name="switch_ln47"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch62.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
branch61.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch60.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch59.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
branch58.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0">
<![CDATA[
branch57.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch56.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
branch55.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch54.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch53.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
branch52.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
branch51.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
branch50.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0">
<![CDATA[
branch49.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="digit_V_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
branch63.i.i:0  br label %re_sort_end

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:0  %digit_location_15_V_4 = phi i32 [ %digit_location_0_V, %branch63.i.i ], [ %digit_location_15_V_3, %branch62.i.i ], [ %digit_location_15_V_3, %branch61.i.i ], [ %digit_location_15_V_3, %branch60.i.i ], [ %digit_location_15_V_3, %branch59.i.i ], [ %digit_location_15_V_3, %branch58.i.i ], [ %digit_location_15_V_3, %branch57.i.i ], [ %digit_location_15_V_3, %branch56.i.i ], [ %digit_location_15_V_3, %branch55.i.i ], [ %digit_location_15_V_3, %branch54.i.i ], [ %digit_location_15_V_3, %branch53.i.i ], [ %digit_location_15_V_3, %branch52.i.i ], [ %digit_location_15_V_3, %branch51.i.i ], [ %digit_location_15_V_3, %branch50.i.i ], [ %digit_location_15_V_3, %branch49.i.i ], [ %digit_location_15_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_15_V_4"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:1  %digit_location_14_V_4 = phi i32 [ %digit_location_14_V_3, %branch63.i.i ], [ %digit_location_0_V, %branch62.i.i ], [ %digit_location_14_V_3, %branch61.i.i ], [ %digit_location_14_V_3, %branch60.i.i ], [ %digit_location_14_V_3, %branch59.i.i ], [ %digit_location_14_V_3, %branch58.i.i ], [ %digit_location_14_V_3, %branch57.i.i ], [ %digit_location_14_V_3, %branch56.i.i ], [ %digit_location_14_V_3, %branch55.i.i ], [ %digit_location_14_V_3, %branch54.i.i ], [ %digit_location_14_V_3, %branch53.i.i ], [ %digit_location_14_V_3, %branch52.i.i ], [ %digit_location_14_V_3, %branch51.i.i ], [ %digit_location_14_V_3, %branch50.i.i ], [ %digit_location_14_V_3, %branch49.i.i ], [ %digit_location_14_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_14_V_4"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:2  %digit_location_13_V_4 = phi i32 [ %digit_location_13_V_3, %branch63.i.i ], [ %digit_location_13_V_3, %branch62.i.i ], [ %digit_location_0_V, %branch61.i.i ], [ %digit_location_13_V_3, %branch60.i.i ], [ %digit_location_13_V_3, %branch59.i.i ], [ %digit_location_13_V_3, %branch58.i.i ], [ %digit_location_13_V_3, %branch57.i.i ], [ %digit_location_13_V_3, %branch56.i.i ], [ %digit_location_13_V_3, %branch55.i.i ], [ %digit_location_13_V_3, %branch54.i.i ], [ %digit_location_13_V_3, %branch53.i.i ], [ %digit_location_13_V_3, %branch52.i.i ], [ %digit_location_13_V_3, %branch51.i.i ], [ %digit_location_13_V_3, %branch50.i.i ], [ %digit_location_13_V_3, %branch49.i.i ], [ %digit_location_13_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_13_V_4"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:3  %digit_location_12_V_4 = phi i32 [ %digit_location_12_V_3, %branch63.i.i ], [ %digit_location_12_V_3, %branch62.i.i ], [ %digit_location_12_V_3, %branch61.i.i ], [ %digit_location_0_V, %branch60.i.i ], [ %digit_location_12_V_3, %branch59.i.i ], [ %digit_location_12_V_3, %branch58.i.i ], [ %digit_location_12_V_3, %branch57.i.i ], [ %digit_location_12_V_3, %branch56.i.i ], [ %digit_location_12_V_3, %branch55.i.i ], [ %digit_location_12_V_3, %branch54.i.i ], [ %digit_location_12_V_3, %branch53.i.i ], [ %digit_location_12_V_3, %branch52.i.i ], [ %digit_location_12_V_3, %branch51.i.i ], [ %digit_location_12_V_3, %branch50.i.i ], [ %digit_location_12_V_3, %branch49.i.i ], [ %digit_location_12_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_12_V_4"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:4  %digit_location_11_V_4 = phi i32 [ %digit_location_11_V_3, %branch63.i.i ], [ %digit_location_11_V_3, %branch62.i.i ], [ %digit_location_11_V_3, %branch61.i.i ], [ %digit_location_11_V_3, %branch60.i.i ], [ %digit_location_0_V, %branch59.i.i ], [ %digit_location_11_V_3, %branch58.i.i ], [ %digit_location_11_V_3, %branch57.i.i ], [ %digit_location_11_V_3, %branch56.i.i ], [ %digit_location_11_V_3, %branch55.i.i ], [ %digit_location_11_V_3, %branch54.i.i ], [ %digit_location_11_V_3, %branch53.i.i ], [ %digit_location_11_V_3, %branch52.i.i ], [ %digit_location_11_V_3, %branch51.i.i ], [ %digit_location_11_V_3, %branch50.i.i ], [ %digit_location_11_V_3, %branch49.i.i ], [ %digit_location_11_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_11_V_4"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:5  %digit_location_10_V_4 = phi i32 [ %digit_location_10_V_3, %branch63.i.i ], [ %digit_location_10_V_3, %branch62.i.i ], [ %digit_location_10_V_3, %branch61.i.i ], [ %digit_location_10_V_3, %branch60.i.i ], [ %digit_location_10_V_3, %branch59.i.i ], [ %digit_location_0_V, %branch58.i.i ], [ %digit_location_10_V_3, %branch57.i.i ], [ %digit_location_10_V_3, %branch56.i.i ], [ %digit_location_10_V_3, %branch55.i.i ], [ %digit_location_10_V_3, %branch54.i.i ], [ %digit_location_10_V_3, %branch53.i.i ], [ %digit_location_10_V_3, %branch52.i.i ], [ %digit_location_10_V_3, %branch51.i.i ], [ %digit_location_10_V_3, %branch50.i.i ], [ %digit_location_10_V_3, %branch49.i.i ], [ %digit_location_10_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_10_V_4"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:6  %digit_location_9_V_4 = phi i32 [ %digit_location_9_V_3, %branch63.i.i ], [ %digit_location_9_V_3, %branch62.i.i ], [ %digit_location_9_V_3, %branch61.i.i ], [ %digit_location_9_V_3, %branch60.i.i ], [ %digit_location_9_V_3, %branch59.i.i ], [ %digit_location_9_V_3, %branch58.i.i ], [ %digit_location_0_V, %branch57.i.i ], [ %digit_location_9_V_3, %branch56.i.i ], [ %digit_location_9_V_3, %branch55.i.i ], [ %digit_location_9_V_3, %branch54.i.i ], [ %digit_location_9_V_3, %branch53.i.i ], [ %digit_location_9_V_3, %branch52.i.i ], [ %digit_location_9_V_3, %branch51.i.i ], [ %digit_location_9_V_3, %branch50.i.i ], [ %digit_location_9_V_3, %branch49.i.i ], [ %digit_location_9_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_9_V_4"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:7  %digit_location_8_V_4 = phi i32 [ %digit_location_8_V_3, %branch63.i.i ], [ %digit_location_8_V_3, %branch62.i.i ], [ %digit_location_8_V_3, %branch61.i.i ], [ %digit_location_8_V_3, %branch60.i.i ], [ %digit_location_8_V_3, %branch59.i.i ], [ %digit_location_8_V_3, %branch58.i.i ], [ %digit_location_8_V_3, %branch57.i.i ], [ %digit_location_0_V, %branch56.i.i ], [ %digit_location_8_V_3, %branch55.i.i ], [ %digit_location_8_V_3, %branch54.i.i ], [ %digit_location_8_V_3, %branch53.i.i ], [ %digit_location_8_V_3, %branch52.i.i ], [ %digit_location_8_V_3, %branch51.i.i ], [ %digit_location_8_V_3, %branch50.i.i ], [ %digit_location_8_V_3, %branch49.i.i ], [ %digit_location_8_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_8_V_4"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:8  %digit_location_7_V_4 = phi i32 [ %digit_location_7_V_3, %branch63.i.i ], [ %digit_location_7_V_3, %branch62.i.i ], [ %digit_location_7_V_3, %branch61.i.i ], [ %digit_location_7_V_3, %branch60.i.i ], [ %digit_location_7_V_3, %branch59.i.i ], [ %digit_location_7_V_3, %branch58.i.i ], [ %digit_location_7_V_3, %branch57.i.i ], [ %digit_location_7_V_3, %branch56.i.i ], [ %digit_location_0_V, %branch55.i.i ], [ %digit_location_7_V_3, %branch54.i.i ], [ %digit_location_7_V_3, %branch53.i.i ], [ %digit_location_7_V_3, %branch52.i.i ], [ %digit_location_7_V_3, %branch51.i.i ], [ %digit_location_7_V_3, %branch50.i.i ], [ %digit_location_7_V_3, %branch49.i.i ], [ %digit_location_7_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_7_V_4"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:9  %digit_location_6_V_4 = phi i32 [ %digit_location_6_V_3, %branch63.i.i ], [ %digit_location_6_V_3, %branch62.i.i ], [ %digit_location_6_V_3, %branch61.i.i ], [ %digit_location_6_V_3, %branch60.i.i ], [ %digit_location_6_V_3, %branch59.i.i ], [ %digit_location_6_V_3, %branch58.i.i ], [ %digit_location_6_V_3, %branch57.i.i ], [ %digit_location_6_V_3, %branch56.i.i ], [ %digit_location_6_V_3, %branch55.i.i ], [ %digit_location_0_V, %branch54.i.i ], [ %digit_location_6_V_3, %branch53.i.i ], [ %digit_location_6_V_3, %branch52.i.i ], [ %digit_location_6_V_3, %branch51.i.i ], [ %digit_location_6_V_3, %branch50.i.i ], [ %digit_location_6_V_3, %branch49.i.i ], [ %digit_location_6_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_6_V_4"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:10  %digit_location_5_V_4 = phi i32 [ %digit_location_5_V_3, %branch63.i.i ], [ %digit_location_5_V_3, %branch62.i.i ], [ %digit_location_5_V_3, %branch61.i.i ], [ %digit_location_5_V_3, %branch60.i.i ], [ %digit_location_5_V_3, %branch59.i.i ], [ %digit_location_5_V_3, %branch58.i.i ], [ %digit_location_5_V_3, %branch57.i.i ], [ %digit_location_5_V_3, %branch56.i.i ], [ %digit_location_5_V_3, %branch55.i.i ], [ %digit_location_5_V_3, %branch54.i.i ], [ %digit_location_0_V, %branch53.i.i ], [ %digit_location_5_V_3, %branch52.i.i ], [ %digit_location_5_V_3, %branch51.i.i ], [ %digit_location_5_V_3, %branch50.i.i ], [ %digit_location_5_V_3, %branch49.i.i ], [ %digit_location_5_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_5_V_4"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:11  %digit_location_4_V_4 = phi i32 [ %digit_location_4_V_3, %branch63.i.i ], [ %digit_location_4_V_3, %branch62.i.i ], [ %digit_location_4_V_3, %branch61.i.i ], [ %digit_location_4_V_3, %branch60.i.i ], [ %digit_location_4_V_3, %branch59.i.i ], [ %digit_location_4_V_3, %branch58.i.i ], [ %digit_location_4_V_3, %branch57.i.i ], [ %digit_location_4_V_3, %branch56.i.i ], [ %digit_location_4_V_3, %branch55.i.i ], [ %digit_location_4_V_3, %branch54.i.i ], [ %digit_location_4_V_3, %branch53.i.i ], [ %digit_location_0_V, %branch52.i.i ], [ %digit_location_4_V_3, %branch51.i.i ], [ %digit_location_4_V_3, %branch50.i.i ], [ %digit_location_4_V_3, %branch49.i.i ], [ %digit_location_4_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_4_V_4"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:12  %digit_location_3_V_4 = phi i32 [ %digit_location_3_V_3, %branch63.i.i ], [ %digit_location_3_V_3, %branch62.i.i ], [ %digit_location_3_V_3, %branch61.i.i ], [ %digit_location_3_V_3, %branch60.i.i ], [ %digit_location_3_V_3, %branch59.i.i ], [ %digit_location_3_V_3, %branch58.i.i ], [ %digit_location_3_V_3, %branch57.i.i ], [ %digit_location_3_V_3, %branch56.i.i ], [ %digit_location_3_V_3, %branch55.i.i ], [ %digit_location_3_V_3, %branch54.i.i ], [ %digit_location_3_V_3, %branch53.i.i ], [ %digit_location_3_V_3, %branch52.i.i ], [ %digit_location_0_V, %branch51.i.i ], [ %digit_location_3_V_3, %branch50.i.i ], [ %digit_location_3_V_3, %branch49.i.i ], [ %digit_location_3_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_3_V_4"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:13  %digit_location_2_V_4 = phi i32 [ %digit_location_2_V_3, %branch63.i.i ], [ %digit_location_2_V_3, %branch62.i.i ], [ %digit_location_2_V_3, %branch61.i.i ], [ %digit_location_2_V_3, %branch60.i.i ], [ %digit_location_2_V_3, %branch59.i.i ], [ %digit_location_2_V_3, %branch58.i.i ], [ %digit_location_2_V_3, %branch57.i.i ], [ %digit_location_2_V_3, %branch56.i.i ], [ %digit_location_2_V_3, %branch55.i.i ], [ %digit_location_2_V_3, %branch54.i.i ], [ %digit_location_2_V_3, %branch53.i.i ], [ %digit_location_2_V_3, %branch52.i.i ], [ %digit_location_2_V_3, %branch51.i.i ], [ %digit_location_0_V, %branch50.i.i ], [ %digit_location_2_V_3, %branch49.i.i ], [ %digit_location_2_V_3, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_2_V_4"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:14  %digit_location_1_V_4 = phi i32 [ %digit_location_1_V_32, %branch63.i.i ], [ %digit_location_1_V_32, %branch62.i.i ], [ %digit_location_1_V_32, %branch61.i.i ], [ %digit_location_1_V_32, %branch60.i.i ], [ %digit_location_1_V_32, %branch59.i.i ], [ %digit_location_1_V_32, %branch58.i.i ], [ %digit_location_1_V_32, %branch57.i.i ], [ %digit_location_1_V_32, %branch56.i.i ], [ %digit_location_1_V_32, %branch55.i.i ], [ %digit_location_1_V_32, %branch54.i.i ], [ %digit_location_1_V_32, %branch53.i.i ], [ %digit_location_1_V_32, %branch52.i.i ], [ %digit_location_1_V_32, %branch51.i.i ], [ %digit_location_1_V_32, %branch50.i.i ], [ %digit_location_0_V, %branch49.i.i ], [ %digit_location_1_V_32, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_1_V_4"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0">
<![CDATA[
re_sort_end:15  %digit_location_0_V_1 = phi i32 [ %digit_location_0_V_s, %branch63.i.i ], [ %digit_location_0_V_s, %branch62.i.i ], [ %digit_location_0_V_s, %branch61.i.i ], [ %digit_location_0_V_s, %branch60.i.i ], [ %digit_location_0_V_s, %branch59.i.i ], [ %digit_location_0_V_s, %branch58.i.i ], [ %digit_location_0_V_s, %branch57.i.i ], [ %digit_location_0_V_s, %branch56.i.i ], [ %digit_location_0_V_s, %branch55.i.i ], [ %digit_location_0_V_s, %branch54.i.i ], [ %digit_location_0_V_s, %branch53.i.i ], [ %digit_location_0_V_s, %branch52.i.i ], [ %digit_location_0_V_s, %branch51.i.i ], [ %digit_location_0_V_s, %branch50.i.i ], [ %digit_location_0_V_s, %branch49.i.i ], [ %digit_location_0_V, %re_sort_begin ]

]]></Node>
<StgValue><ssdm name="digit_location_0_V_1"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
re_sort_end:16  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str10, i32 %tmp_8_i_i)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
re_sort_end:17  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="380" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
radix_sort_end:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str623, i32 %tmp_3_i_i)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
radix_sort_end:1  %shift = add i6 %op2_assign, 4

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
radix_sort_end:2  br label %.preheader174.i.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
