<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro ssi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2ssi_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro ssi.h</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
Este grafo mostra quais são os ficheiros que incluem directamente ou indirectamente este ficheiro:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="hardware__regs_2include_2hardware_2regs_2ssi_8h__dep__incl.svg" width="63" height="110"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="hardware__regs_2include_2hardware_2regs_2ssi_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a0f7b0606c75b61d5c152e1fb73243d84" id="r_a0f7b0606c75b61d5c152e1fb73243d84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0f7b0606c75b61d5c152e1fb73243d84">SSI_BAUDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a0f7b0606c75b61d5c152e1fb73243d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55e7e301dc498d69e1affed2b2cd769" id="r_ac55e7e301dc498d69e1affed2b2cd769"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac55e7e301dc498d69e1affed2b2cd769">SSI_BAUDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:ac55e7e301dc498d69e1affed2b2cd769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9fa9fcb41c4ba7727f20771de66bbf0" id="r_ac9fa9fcb41c4ba7727f20771de66bbf0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac9fa9fcb41c4ba7727f20771de66bbf0">SSI_BAUDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ac9fa9fcb41c4ba7727f20771de66bbf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ede319e15c84fd636b5dd9adf216843" id="r_a7ede319e15c84fd636b5dd9adf216843"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7ede319e15c84fd636b5dd9adf216843">SSI_BAUDR_SCKDV_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7ede319e15c84fd636b5dd9adf216843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4aaec9f839a0a70116f583bb21c9ed" id="r_aae4aaec9f839a0a70116f583bb21c9ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aae4aaec9f839a0a70116f583bb21c9ed">SSI_BAUDR_SCKDV_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:aae4aaec9f839a0a70116f583bb21c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618b53056394970eee5ef21e31ff2ee8" id="r_a618b53056394970eee5ef21e31ff2ee8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a618b53056394970eee5ef21e31ff2ee8">SSI_BAUDR_SCKDV_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a618b53056394970eee5ef21e31ff2ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198097fd94fddcaab1d34d07ad80b18e" id="r_a198097fd94fddcaab1d34d07ad80b18e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a198097fd94fddcaab1d34d07ad80b18e">SSI_BAUDR_SCKDV_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a198097fd94fddcaab1d34d07ad80b18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fbf5cbbc757144cac086fd8c7fbd140" id="r_a1fbf5cbbc757144cac086fd8c7fbd140"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1fbf5cbbc757144cac086fd8c7fbd140">SSI_BAUDR_SCKDV_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:a1fbf5cbbc757144cac086fd8c7fbd140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2d3a6c03efa35c9d73fe04573298526" id="r_ac2d3a6c03efa35c9d73fe04573298526"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac2d3a6c03efa35c9d73fe04573298526">SSI_CTRLR0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x017fffff)</td></tr>
<tr class="separator:ac2d3a6c03efa35c9d73fe04573298526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae51b81f5fe67bc613c9072d9967d5d" id="r_abae51b81f5fe67bc613c9072d9967d5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abae51b81f5fe67bc613c9072d9967d5d">SSI_CTRLR0_CFS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abae51b81f5fe67bc613c9072d9967d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02c9e75b2c3de4ade8f3e2b1dd439b7f" id="r_a02c9e75b2c3de4ade8f3e2b1dd439b7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a02c9e75b2c3de4ade8f3e2b1dd439b7f">SSI_CTRLR0_CFS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000f000)</td></tr>
<tr class="separator:a02c9e75b2c3de4ade8f3e2b1dd439b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1409ba31452b1bd5326bb1303f05d16a" id="r_a1409ba31452b1bd5326bb1303f05d16a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1409ba31452b1bd5326bb1303f05d16a">SSI_CTRLR0_CFS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a1409ba31452b1bd5326bb1303f05d16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be14e54b8ff093302f7600c98084350" id="r_a7be14e54b8ff093302f7600c98084350"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7be14e54b8ff093302f7600c98084350">SSI_CTRLR0_CFS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a7be14e54b8ff093302f7600c98084350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217a5645851a0f98a7674ca05b023af0" id="r_a217a5645851a0f98a7674ca05b023af0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a217a5645851a0f98a7674ca05b023af0">SSI_CTRLR0_CFS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a217a5645851a0f98a7674ca05b023af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ef46a6274ba218bc61cdcd750fa0810" id="r_a4ef46a6274ba218bc61cdcd750fa0810"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4ef46a6274ba218bc61cdcd750fa0810">SSI_CTRLR0_DFS_32_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4ef46a6274ba218bc61cdcd750fa0810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732dc9fae038bf8d3c61b96682de975d" id="r_a732dc9fae038bf8d3c61b96682de975d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a732dc9fae038bf8d3c61b96682de975d">SSI_CTRLR0_DFS_32_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f0000)</td></tr>
<tr class="separator:a732dc9fae038bf8d3c61b96682de975d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0f487f5bd488d367497e43117f3daf" id="r_a8c0f487f5bd488d367497e43117f3daf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c0f487f5bd488d367497e43117f3daf">SSI_CTRLR0_DFS_32_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a8c0f487f5bd488d367497e43117f3daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba7c1f04ed5b0bca859b9602d47ef62" id="r_a8ba7c1f04ed5b0bca859b9602d47ef62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8ba7c1f04ed5b0bca859b9602d47ef62">SSI_CTRLR0_DFS_32_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a8ba7c1f04ed5b0bca859b9602d47ef62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb338386f5e0c5531e88ec2481a9edc0" id="r_abb338386f5e0c5531e88ec2481a9edc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abb338386f5e0c5531e88ec2481a9edc0">SSI_CTRLR0_DFS_32_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:abb338386f5e0c5531e88ec2481a9edc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00562984eb037cb919dda6a4495a4d1e" id="r_a00562984eb037cb919dda6a4495a4d1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a00562984eb037cb919dda6a4495a4d1e">SSI_CTRLR0_DFS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a00562984eb037cb919dda6a4495a4d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6d31d872f4febd74c22160102b316a" id="r_a6d6d31d872f4febd74c22160102b316a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6d6d31d872f4febd74c22160102b316a">SSI_CTRLR0_DFS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td></tr>
<tr class="separator:a6d6d31d872f4febd74c22160102b316a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad54d84c25dea8d1e4f79f23962bdf35" id="r_aad54d84c25dea8d1e4f79f23962bdf35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aad54d84c25dea8d1e4f79f23962bdf35">SSI_CTRLR0_DFS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aad54d84c25dea8d1e4f79f23962bdf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee4cc9559c8396f1dfc96e0776dc698" id="r_aeee4cc9559c8396f1dfc96e0776dc698"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aeee4cc9559c8396f1dfc96e0776dc698">SSI_CTRLR0_DFS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aeee4cc9559c8396f1dfc96e0776dc698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e55a9d19fc7093916b8e62fbaa5322" id="r_aa6e55a9d19fc7093916b8e62fbaa5322"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa6e55a9d19fc7093916b8e62fbaa5322">SSI_CTRLR0_DFS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa6e55a9d19fc7093916b8e62fbaa5322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1968d60969d57ca1a78f069851070bf6" id="r_a1968d60969d57ca1a78f069851070bf6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1968d60969d57ca1a78f069851070bf6">SSI_CTRLR0_FRF_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1968d60969d57ca1a78f069851070bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81eb98c6d9899fef22c71d4b95a51cf2" id="r_a81eb98c6d9899fef22c71d4b95a51cf2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a81eb98c6d9899fef22c71d4b95a51cf2">SSI_CTRLR0_FRF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a81eb98c6d9899fef22c71d4b95a51cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69300db516d2210abcf4445504eb050b" id="r_a69300db516d2210abcf4445504eb050b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a69300db516d2210abcf4445504eb050b">SSI_CTRLR0_FRF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a69300db516d2210abcf4445504eb050b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc5acd3a2b3c9c98d4a8034e1bb5df14" id="r_adc5acd3a2b3c9c98d4a8034e1bb5df14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adc5acd3a2b3c9c98d4a8034e1bb5df14">SSI_CTRLR0_FRF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:adc5acd3a2b3c9c98d4a8034e1bb5df14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed81c7dac5c1d229fd358a89046f6f7" id="r_a8ed81c7dac5c1d229fd358a89046f6f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8ed81c7dac5c1d229fd358a89046f6f7">SSI_CTRLR0_FRF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8ed81c7dac5c1d229fd358a89046f6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7bb570b5100e291459742dbce26f02" id="r_a8c7bb570b5100e291459742dbce26f02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c7bb570b5100e291459742dbce26f02">SSI_CTRLR0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:a8c7bb570b5100e291459742dbce26f02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:a8c7bb570b5100e291459742dbce26f02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae23fab6dbd13d4c392cd123e74ff1a41" id="r_ae23fab6dbd13d4c392cd123e74ff1a41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae23fab6dbd13d4c392cd123e74ff1a41">SSI_CTRLR0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ae23fab6dbd13d4c392cd123e74ff1a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083a6369c15788ce48354ac9b3901da8" id="r_a083a6369c15788ce48354ac9b3901da8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a083a6369c15788ce48354ac9b3901da8">SSI_CTRLR0_SCPH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a083a6369c15788ce48354ac9b3901da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dff5097506a8c935788dd5caa926d51" id="r_a7dff5097506a8c935788dd5caa926d51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7dff5097506a8c935788dd5caa926d51">SSI_CTRLR0_SCPH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a7dff5097506a8c935788dd5caa926d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c42d4bc353c560b230c3e8975df8ba8" id="r_a8c42d4bc353c560b230c3e8975df8ba8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c42d4bc353c560b230c3e8975df8ba8">SSI_CTRLR0_SCPH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8c42d4bc353c560b230c3e8975df8ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7c6ba69490672497b83380e2698fbf" id="r_acf7c6ba69490672497b83380e2698fbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#acf7c6ba69490672497b83380e2698fbf">SSI_CTRLR0_SCPH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:acf7c6ba69490672497b83380e2698fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29931ebb8733878037c2d09e38e7131" id="r_ae29931ebb8733878037c2d09e38e7131"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae29931ebb8733878037c2d09e38e7131">SSI_CTRLR0_SCPH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae29931ebb8733878037c2d09e38e7131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af484845a8fdac6c673323a45455eb26f" id="r_af484845a8fdac6c673323a45455eb26f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af484845a8fdac6c673323a45455eb26f">SSI_CTRLR0_SCPOL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af484845a8fdac6c673323a45455eb26f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f68fa9b7cc729404dfab314ae9cc086" id="r_a4f68fa9b7cc729404dfab314ae9cc086"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4f68fa9b7cc729404dfab314ae9cc086">SSI_CTRLR0_SCPOL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a4f68fa9b7cc729404dfab314ae9cc086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22953587de72731ced9d4605d67007cc" id="r_a22953587de72731ced9d4605d67007cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a22953587de72731ced9d4605d67007cc">SSI_CTRLR0_SCPOL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a22953587de72731ced9d4605d67007cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b60979e1b6c25c24d7561e8024bd2b4" id="r_a3b60979e1b6c25c24d7561e8024bd2b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3b60979e1b6c25c24d7561e8024bd2b4">SSI_CTRLR0_SCPOL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3b60979e1b6c25c24d7561e8024bd2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bce0b4b1f13129f9c4275df2bc54ad2" id="r_a1bce0b4b1f13129f9c4275df2bc54ad2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1bce0b4b1f13129f9c4275df2bc54ad2">SSI_CTRLR0_SCPOL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1bce0b4b1f13129f9c4275df2bc54ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172962e46e049d68f29650847fa0c7f8" id="r_a172962e46e049d68f29650847fa0c7f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a172962e46e049d68f29650847fa0c7f8">SSI_CTRLR0_SLV_OE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a172962e46e049d68f29650847fa0c7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19de27c48266837385f850a9397178a2" id="r_a19de27c48266837385f850a9397178a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a19de27c48266837385f850a9397178a2">SSI_CTRLR0_SLV_OE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a19de27c48266837385f850a9397178a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2160d6c34780743323e5c8b33b1b53a3" id="r_a2160d6c34780743323e5c8b33b1b53a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2160d6c34780743323e5c8b33b1b53a3">SSI_CTRLR0_SLV_OE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a2160d6c34780743323e5c8b33b1b53a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d7f09f1ea2172796aa398b659dd20c" id="r_aa2d7f09f1ea2172796aa398b659dd20c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa2d7f09f1ea2172796aa398b659dd20c">SSI_CTRLR0_SLV_OE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa2d7f09f1ea2172796aa398b659dd20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0692270e28a6f443ea2ca8f7ad800e" id="r_a7d0692270e28a6f443ea2ca8f7ad800e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7d0692270e28a6f443ea2ca8f7ad800e">SSI_CTRLR0_SLV_OE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7d0692270e28a6f443ea2ca8f7ad800e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203ec3fd2834a77a0128524ef9d52ff9" id="r_a203ec3fd2834a77a0128524ef9d52ff9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a203ec3fd2834a77a0128524ef9d52ff9">SSI_CTRLR0_SPI_FRF_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a203ec3fd2834a77a0128524ef9d52ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730ec3675e449244a19e6de2a3cdb860" id="r_a730ec3675e449244a19e6de2a3cdb860"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a730ec3675e449244a19e6de2a3cdb860">SSI_CTRLR0_SPI_FRF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00600000)</td></tr>
<tr class="separator:a730ec3675e449244a19e6de2a3cdb860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d459588ecc2414e2e568847322ee0b7" id="r_a7d459588ecc2414e2e568847322ee0b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7d459588ecc2414e2e568847322ee0b7">SSI_CTRLR0_SPI_FRF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a7d459588ecc2414e2e568847322ee0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2933e849ca69cde2e9a63754b8b412b" id="r_ad2933e849ca69cde2e9a63754b8b412b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad2933e849ca69cde2e9a63754b8b412b">SSI_CTRLR0_SPI_FRF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ad2933e849ca69cde2e9a63754b8b412b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af595a55b17f6a58a7ac10571226927b5" id="r_af595a55b17f6a58a7ac10571226927b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af595a55b17f6a58a7ac10571226927b5">SSI_CTRLR0_SPI_FRF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af595a55b17f6a58a7ac10571226927b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9390f78f914182d7c9b60c3db58e4c" id="r_a3a9390f78f914182d7c9b60c3db58e4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a9390f78f914182d7c9b60c3db58e4c">SSI_CTRLR0_SPI_FRF_VALUE_DUAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3a9390f78f914182d7c9b60c3db58e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc7ca834ffb6d3b57df140009cf4ad2c" id="r_abc7ca834ffb6d3b57df140009cf4ad2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abc7ca834ffb6d3b57df140009cf4ad2c">SSI_CTRLR0_SPI_FRF_VALUE_QUAD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:abc7ca834ffb6d3b57df140009cf4ad2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6dbbae21fb2f0bc4932a66c14812568" id="r_ae6dbbae21fb2f0bc4932a66c14812568"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae6dbbae21fb2f0bc4932a66c14812568">SSI_CTRLR0_SPI_FRF_VALUE_STD</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae6dbbae21fb2f0bc4932a66c14812568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a340ceedab40b7d8b4b46b3b82b656546" id="r_a340ceedab40b7d8b4b46b3b82b656546"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a340ceedab40b7d8b4b46b3b82b656546">SSI_CTRLR0_SRL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a340ceedab40b7d8b4b46b3b82b656546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a69be5d1a14bcc95c1f053f8a65265d" id="r_a5a69be5d1a14bcc95c1f053f8a65265d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5a69be5d1a14bcc95c1f053f8a65265d">SSI_CTRLR0_SRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a5a69be5d1a14bcc95c1f053f8a65265d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa46f0f31e18ceb9475d35c3a5a772fc9" id="r_aa46f0f31e18ceb9475d35c3a5a772fc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa46f0f31e18ceb9475d35c3a5a772fc9">SSI_CTRLR0_SRL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aa46f0f31e18ceb9475d35c3a5a772fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af368b4eb3dda7b7074428cc373e54cf1" id="r_af368b4eb3dda7b7074428cc373e54cf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af368b4eb3dda7b7074428cc373e54cf1">SSI_CTRLR0_SRL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:af368b4eb3dda7b7074428cc373e54cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9acf38d7b6acaa3e2cba69202823d453" id="r_a9acf38d7b6acaa3e2cba69202823d453"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9acf38d7b6acaa3e2cba69202823d453">SSI_CTRLR0_SRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9acf38d7b6acaa3e2cba69202823d453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cb32694d17c8646b2428b1dc40c226" id="r_a97cb32694d17c8646b2428b1dc40c226"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a97cb32694d17c8646b2428b1dc40c226">SSI_CTRLR0_SSTE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a97cb32694d17c8646b2428b1dc40c226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422db6109c2fb63ec0d6fc4ab58cf739" id="r_a422db6109c2fb63ec0d6fc4ab58cf739"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a422db6109c2fb63ec0d6fc4ab58cf739">SSI_CTRLR0_SSTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a422db6109c2fb63ec0d6fc4ab58cf739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29daf9591a6a2babe3ccc5cca3ab4571" id="r_a29daf9591a6a2babe3ccc5cca3ab4571"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a29daf9591a6a2babe3ccc5cca3ab4571">SSI_CTRLR0_SSTE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a29daf9591a6a2babe3ccc5cca3ab4571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffd03f708e3d28d7327dfab40992e23" id="r_afffd03f708e3d28d7327dfab40992e23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afffd03f708e3d28d7327dfab40992e23">SSI_CTRLR0_SSTE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:afffd03f708e3d28d7327dfab40992e23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac465ad2543a90123e8bcd870fb616e15" id="r_ac465ad2543a90123e8bcd870fb616e15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac465ad2543a90123e8bcd870fb616e15">SSI_CTRLR0_SSTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac465ad2543a90123e8bcd870fb616e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec70f2beed0646b9a659c925b99d34cd" id="r_aec70f2beed0646b9a659c925b99d34cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aec70f2beed0646b9a659c925b99d34cd">SSI_CTRLR0_TMOD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aec70f2beed0646b9a659c925b99d34cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d5b7641eb17b4c2138e3e6d9bba477" id="r_aa4d5b7641eb17b4c2138e3e6d9bba477"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa4d5b7641eb17b4c2138e3e6d9bba477">SSI_CTRLR0_TMOD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000300)</td></tr>
<tr class="separator:aa4d5b7641eb17b4c2138e3e6d9bba477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba375f8a0a56b835ae932a77dc2c87d" id="r_a8ba375f8a0a56b835ae932a77dc2c87d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8ba375f8a0a56b835ae932a77dc2c87d">SSI_CTRLR0_TMOD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a8ba375f8a0a56b835ae932a77dc2c87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2f6d2480a8757e2c27823942c42612" id="r_a1a2f6d2480a8757e2c27823942c42612"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1a2f6d2480a8757e2c27823942c42612">SSI_CTRLR0_TMOD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a1a2f6d2480a8757e2c27823942c42612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d30655fbdd54b6913cdee88cecdf22" id="r_a42d30655fbdd54b6913cdee88cecdf22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a42d30655fbdd54b6913cdee88cecdf22">SSI_CTRLR0_TMOD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a42d30655fbdd54b6913cdee88cecdf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d36a961376d043970f14827931b752" id="r_a84d36a961376d043970f14827931b752"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a84d36a961376d043970f14827931b752">SSI_CTRLR0_TMOD_VALUE_EEPROM_READ</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a84d36a961376d043970f14827931b752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e231f25ce25525f0caab7167cf2ab9" id="r_ad0e231f25ce25525f0caab7167cf2ab9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad0e231f25ce25525f0caab7167cf2ab9">SSI_CTRLR0_TMOD_VALUE_RX_ONLY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ad0e231f25ce25525f0caab7167cf2ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0de3d6a86980bf70ea167b60e24f92" id="r_a7d0de3d6a86980bf70ea167b60e24f92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7d0de3d6a86980bf70ea167b60e24f92">SSI_CTRLR0_TMOD_VALUE_TX_AND_RX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7d0de3d6a86980bf70ea167b60e24f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0a7ba60455dace36c0f648f7d2de6d0" id="r_aa0a7ba60455dace36c0f648f7d2de6d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa0a7ba60455dace36c0f648f7d2de6d0">SSI_CTRLR0_TMOD_VALUE_TX_ONLY</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa0a7ba60455dace36c0f648f7d2de6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43fd200ff504e130c997b4c6dc33a6c8" id="r_a43fd200ff504e130c997b4c6dc33a6c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a43fd200ff504e130c997b4c6dc33a6c8">SSI_CTRLR1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a43fd200ff504e130c997b4c6dc33a6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab06035e43c0cac2875ce8e8b3ebfed4a" id="r_ab06035e43c0cac2875ce8e8b3ebfed4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab06035e43c0cac2875ce8e8b3ebfed4a">SSI_CTRLR1_NDF_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab06035e43c0cac2875ce8e8b3ebfed4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2780eca50798a741f9ab32e35553c7" id="r_a0c2780eca50798a741f9ab32e35553c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0c2780eca50798a741f9ab32e35553c7">SSI_CTRLR1_NDF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td></tr>
<tr class="separator:a0c2780eca50798a741f9ab32e35553c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9073dd2d8f4ba6dead07557f762db89b" id="r_a9073dd2d8f4ba6dead07557f762db89b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9073dd2d8f4ba6dead07557f762db89b">SSI_CTRLR1_NDF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9073dd2d8f4ba6dead07557f762db89b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60bcfd6b6bba2b64e26f9efe3e89fc25" id="r_a60bcfd6b6bba2b64e26f9efe3e89fc25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a60bcfd6b6bba2b64e26f9efe3e89fc25">SSI_CTRLR1_NDF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a60bcfd6b6bba2b64e26f9efe3e89fc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ce64cf427630c456b6fd30afd13abb" id="r_ad0ce64cf427630c456b6fd30afd13abb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad0ce64cf427630c456b6fd30afd13abb">SSI_CTRLR1_NDF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td></tr>
<tr class="separator:ad0ce64cf427630c456b6fd30afd13abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694545d5d1c85372ad8f6faa7c15eccc" id="r_a694545d5d1c85372ad8f6faa7c15eccc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a694545d5d1c85372ad8f6faa7c15eccc">SSI_CTRLR1_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a694545d5d1c85372ad8f6faa7c15eccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b7a5f3ded1d33e00a3768f70b9f6b3" id="r_ad4b7a5f3ded1d33e00a3768f70b9f6b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad4b7a5f3ded1d33e00a3768f70b9f6b3">SSI_CTRLR1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad4b7a5f3ded1d33e00a3768f70b9f6b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa450db917f7fe42758c28f959b3bd40f" id="r_aa450db917f7fe42758c28f959b3bd40f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa450db917f7fe42758c28f959b3bd40f">SSI_DMACR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:aa450db917f7fe42758c28f959b3bd40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80aac42d68d79a2c0228c4c199341eb6" id="r_a80aac42d68d79a2c0228c4c199341eb6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a80aac42d68d79a2c0228c4c199341eb6">SSI_DMACR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td></tr>
<tr class="separator:a80aac42d68d79a2c0228c4c199341eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f19fce5ca36c55c9ed52c07d02a51ac" id="r_a8f19fce5ca36c55c9ed52c07d02a51ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8f19fce5ca36c55c9ed52c07d02a51ac">SSI_DMACR_RDMAE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8f19fce5ca36c55c9ed52c07d02a51ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce133580fbddf42b19f6fcf210ee539" id="r_a0ce133580fbddf42b19f6fcf210ee539"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0ce133580fbddf42b19f6fcf210ee539">SSI_DMACR_RDMAE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a0ce133580fbddf42b19f6fcf210ee539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d9f02faecf217e5850780a5609091f" id="r_a45d9f02faecf217e5850780a5609091f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a45d9f02faecf217e5850780a5609091f">SSI_DMACR_RDMAE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a45d9f02faecf217e5850780a5609091f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5190517167ead46d16a9fccf1cf61813" id="r_a5190517167ead46d16a9fccf1cf61813"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5190517167ead46d16a9fccf1cf61813">SSI_DMACR_RDMAE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5190517167ead46d16a9fccf1cf61813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6dece357aee21101bd98d9b3b60c6d2" id="r_aa6dece357aee21101bd98d9b3b60c6d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa6dece357aee21101bd98d9b3b60c6d2">SSI_DMACR_RDMAE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa6dece357aee21101bd98d9b3b60c6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352645a1f93c49987892a3da24455d21" id="r_a352645a1f93c49987892a3da24455d21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a352645a1f93c49987892a3da24455d21">SSI_DMACR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a352645a1f93c49987892a3da24455d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1524711ab4c7235049ecf1e46c444947" id="r_a1524711ab4c7235049ecf1e46c444947"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1524711ab4c7235049ecf1e46c444947">SSI_DMACR_TDMAE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1524711ab4c7235049ecf1e46c444947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e08e281b1aa33439417cfaed6e132aa" id="r_a6e08e281b1aa33439417cfaed6e132aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6e08e281b1aa33439417cfaed6e132aa">SSI_DMACR_TDMAE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a6e08e281b1aa33439417cfaed6e132aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb2eaa6d8c95eccee9ad710e16fc873" id="r_a0fb2eaa6d8c95eccee9ad710e16fc873"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0fb2eaa6d8c95eccee9ad710e16fc873">SSI_DMACR_TDMAE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a0fb2eaa6d8c95eccee9ad710e16fc873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a92374c74ec8689d6568ee4dd425370" id="r_a2a92374c74ec8689d6568ee4dd425370"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2a92374c74ec8689d6568ee4dd425370">SSI_DMACR_TDMAE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a2a92374c74ec8689d6568ee4dd425370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3709039f1f77ff2fb6271ff3cf63afd" id="r_ab3709039f1f77ff2fb6271ff3cf63afd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab3709039f1f77ff2fb6271ff3cf63afd">SSI_DMACR_TDMAE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab3709039f1f77ff2fb6271ff3cf63afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ae4a06769117e6b503e60bdddcf2338" id="r_a9ae4a06769117e6b503e60bdddcf2338"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9ae4a06769117e6b503e60bdddcf2338">SSI_DMARDLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a9ae4a06769117e6b503e60bdddcf2338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9336b6d80503f575ef4930d70736f94f" id="r_a9336b6d80503f575ef4930d70736f94f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9336b6d80503f575ef4930d70736f94f">SSI_DMARDLR_DMARDL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9336b6d80503f575ef4930d70736f94f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4baef9bfdae84d50295f8952ca0028fe" id="r_a4baef9bfdae84d50295f8952ca0028fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4baef9bfdae84d50295f8952ca0028fe">SSI_DMARDLR_DMARDL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a4baef9bfdae84d50295f8952ca0028fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb44e5af69555a3fd926f7ca407faa73" id="r_abb44e5af69555a3fd926f7ca407faa73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abb44e5af69555a3fd926f7ca407faa73">SSI_DMARDLR_DMARDL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:abb44e5af69555a3fd926f7ca407faa73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6acd4dc02e68eed7aa63eff6d14d1bc" id="r_ad6acd4dc02e68eed7aa63eff6d14d1bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad6acd4dc02e68eed7aa63eff6d14d1bc">SSI_DMARDLR_DMARDL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ad6acd4dc02e68eed7aa63eff6d14d1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15feca52ca56398d2605690060acc8fa" id="r_a15feca52ca56398d2605690060acc8fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a15feca52ca56398d2605690060acc8fa">SSI_DMARDLR_DMARDL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a15feca52ca56398d2605690060acc8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb65890589faba640b0e7cab60eed649" id="r_adb65890589faba640b0e7cab60eed649"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adb65890589faba640b0e7cab60eed649">SSI_DMARDLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td></tr>
<tr class="separator:adb65890589faba640b0e7cab60eed649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e3fc02fc7f3b848b022e5a9275249b" id="r_ab3e3fc02fc7f3b848b022e5a9275249b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab3e3fc02fc7f3b848b022e5a9275249b">SSI_DMARDLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab3e3fc02fc7f3b848b022e5a9275249b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cfa09033c987d1fdc649b090126ed4" id="r_a55cfa09033c987d1fdc649b090126ed4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a55cfa09033c987d1fdc649b090126ed4">SSI_DMATDLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a55cfa09033c987d1fdc649b090126ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44e0d552936b425e36b4f5f60362b0d" id="r_aa44e0d552936b425e36b4f5f60362b0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa44e0d552936b425e36b4f5f60362b0d">SSI_DMATDLR_DMATDL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa44e0d552936b425e36b4f5f60362b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98a849a024a7623f400742a6ad1699e" id="r_ad98a849a024a7623f400742a6ad1699e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad98a849a024a7623f400742a6ad1699e">SSI_DMATDLR_DMATDL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ad98a849a024a7623f400742a6ad1699e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d5bd1678fd7cc9bd28b0546f50836e" id="r_a61d5bd1678fd7cc9bd28b0546f50836e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a61d5bd1678fd7cc9bd28b0546f50836e">SSI_DMATDLR_DMATDL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a61d5bd1678fd7cc9bd28b0546f50836e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaac5867be1beb406dc91a958a1eb089" id="r_aaaac5867be1beb406dc91a958a1eb089"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaaac5867be1beb406dc91a958a1eb089">SSI_DMATDLR_DMATDL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aaaac5867be1beb406dc91a958a1eb089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b49788a2b5d97fbc17131327ff49b87" id="r_a5b49788a2b5d97fbc17131327ff49b87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5b49788a2b5d97fbc17131327ff49b87">SSI_DMATDLR_DMATDL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a5b49788a2b5d97fbc17131327ff49b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5db44039e443347a212cc7d1fa6d4a" id="r_a0b5db44039e443347a212cc7d1fa6d4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0b5db44039e443347a212cc7d1fa6d4a">SSI_DMATDLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td></tr>
<tr class="separator:a0b5db44039e443347a212cc7d1fa6d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef09c793a1d76c0d6df9ebef955f817f" id="r_aef09c793a1d76c0d6df9ebef955f817f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aef09c793a1d76c0d6df9ebef955f817f">SSI_DMATDLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aef09c793a1d76c0d6df9ebef955f817f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace083a7048defa938e99e49eab70d469" id="r_ace083a7048defa938e99e49eab70d469"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ace083a7048defa938e99e49eab70d469">SSI_DR0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ace083a7048defa938e99e49eab70d469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9a2ddbabe643362bd3d411487dce7c" id="r_a0d9a2ddbabe643362bd3d411487dce7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0d9a2ddbabe643362bd3d411487dce7c">SSI_DR0_DR_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0d9a2ddbabe643362bd3d411487dce7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a05f7009b4b3a298e7a55dd72b389d" id="r_aa6a05f7009b4b3a298e7a55dd72b389d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa6a05f7009b4b3a298e7a55dd72b389d">SSI_DR0_DR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa6a05f7009b4b3a298e7a55dd72b389d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f4745efded0b4ba8466bd0f8297e2f7" id="r_a1f4745efded0b4ba8466bd0f8297e2f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1f4745efded0b4ba8466bd0f8297e2f7">SSI_DR0_DR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1f4745efded0b4ba8466bd0f8297e2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafbc7edfedee8628c62be7656cde087f" id="r_aafbc7edfedee8628c62be7656cde087f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aafbc7edfedee8628c62be7656cde087f">SSI_DR0_DR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aafbc7edfedee8628c62be7656cde087f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd7dc37b36e044f2c8134a957fa480d" id="r_a9cd7dc37b36e044f2c8134a957fa480d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9cd7dc37b36e044f2c8134a957fa480d">SSI_DR0_DR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9cd7dc37b36e044f2c8134a957fa480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb23f17709ff57b1d15c307cd91c5b22" id="r_afb23f17709ff57b1d15c307cd91c5b22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afb23f17709ff57b1d15c307cd91c5b22">SSI_DR0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td></tr>
<tr class="separator:afb23f17709ff57b1d15c307cd91c5b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dfbc57660a9f8823c06b47794285eae" id="r_a5dfbc57660a9f8823c06b47794285eae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5dfbc57660a9f8823c06b47794285eae">SSI_DR0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a5dfbc57660a9f8823c06b47794285eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c9d508233f0832f182523dd1e0c9248" id="r_a9c9d508233f0832f182523dd1e0c9248"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9c9d508233f0832f182523dd1e0c9248">SSI_ICR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9c9d508233f0832f182523dd1e0c9248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc1a6183d28388e165bcc4113c5cae31" id="r_afc1a6183d28388e165bcc4113c5cae31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afc1a6183d28388e165bcc4113c5cae31">SSI_ICR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:afc1a6183d28388e165bcc4113c5cae31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732c3234661c1457741a860688c1fc3e" id="r_a732c3234661c1457741a860688c1fc3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a732c3234661c1457741a860688c1fc3e">SSI_ICR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a732c3234661c1457741a860688c1fc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6d15523f7c0012a5190148094bfe2d" id="r_a9c6d15523f7c0012a5190148094bfe2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9c6d15523f7c0012a5190148094bfe2d">SSI_ICR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9c6d15523f7c0012a5190148094bfe2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1e1dffd90253dad323d8aec88046c5a" id="r_ae1e1dffd90253dad323d8aec88046c5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae1e1dffd90253dad323d8aec88046c5a">SSI_ICR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td></tr>
<tr class="separator:ae1e1dffd90253dad323d8aec88046c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a5fded6412990a05590c259dc6e9e8" id="r_a49a5fded6412990a05590c259dc6e9e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a49a5fded6412990a05590c259dc6e9e8">SSI_ICR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a49a5fded6412990a05590c259dc6e9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00226decaee5c2a53067bbd0d11e895b" id="r_a00226decaee5c2a53067bbd0d11e895b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a00226decaee5c2a53067bbd0d11e895b">SSI_IDR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a00226decaee5c2a53067bbd0d11e895b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202f60b67f22726fcac47593de29f10d" id="r_a202f60b67f22726fcac47593de29f10d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a202f60b67f22726fcac47593de29f10d">SSI_IDR_IDCODE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a202f60b67f22726fcac47593de29f10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86ac7f8b1dee0b478273747523d28df" id="r_ae86ac7f8b1dee0b478273747523d28df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae86ac7f8b1dee0b478273747523d28df">SSI_IDR_IDCODE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ae86ac7f8b1dee0b478273747523d28df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84448d335e65a8f3f8c88dd27d6d8757" id="r_a84448d335e65a8f3f8c88dd27d6d8757"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a84448d335e65a8f3f8c88dd27d6d8757">SSI_IDR_IDCODE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a84448d335e65a8f3f8c88dd27d6d8757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94078c621dcd530715695e940b23967c" id="r_a94078c621dcd530715695e940b23967c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a94078c621dcd530715695e940b23967c">SSI_IDR_IDCODE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a94078c621dcd530715695e940b23967c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186f1f41144c73178b7c3536c0577c9d" id="r_a186f1f41144c73178b7c3536c0577c9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a186f1f41144c73178b7c3536c0577c9d">SSI_IDR_IDCODE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x51535049)</td></tr>
<tr class="separator:a186f1f41144c73178b7c3536c0577c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affec38268b4526c49e8d09b2052466f0" id="r_affec38268b4526c49e8d09b2052466f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#affec38268b4526c49e8d09b2052466f0">SSI_IDR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td></tr>
<tr class="separator:affec38268b4526c49e8d09b2052466f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff6f15581c70ebf90146a204c52c13a" id="r_a2ff6f15581c70ebf90146a204c52c13a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2ff6f15581c70ebf90146a204c52c13a">SSI_IDR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x51535049)</td></tr>
<tr class="separator:a2ff6f15581c70ebf90146a204c52c13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025c9d481b389fbe6803b29c7a05c55f" id="r_a025c9d481b389fbe6803b29c7a05c55f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a025c9d481b389fbe6803b29c7a05c55f">SSI_IMR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a025c9d481b389fbe6803b29c7a05c55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549d762cc700d0b4a6b318a62c6b9787" id="r_a549d762cc700d0b4a6b318a62c6b9787"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a549d762cc700d0b4a6b318a62c6b9787">SSI_IMR_MSTIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a549d762cc700d0b4a6b318a62c6b9787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f4d2bcdac1a88e49c2394c52e78fd9" id="r_a41f4d2bcdac1a88e49c2394c52e78fd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a41f4d2bcdac1a88e49c2394c52e78fd9">SSI_IMR_MSTIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a41f4d2bcdac1a88e49c2394c52e78fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43940301ae32053b6ff686a4aa3ca44e" id="r_a43940301ae32053b6ff686a4aa3ca44e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a43940301ae32053b6ff686a4aa3ca44e">SSI_IMR_MSTIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a43940301ae32053b6ff686a4aa3ca44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3456069f07e59711509fb930df8042d9" id="r_a3456069f07e59711509fb930df8042d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3456069f07e59711509fb930df8042d9">SSI_IMR_MSTIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a3456069f07e59711509fb930df8042d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24374abf61f55e1110b6096222bd3585" id="r_a24374abf61f55e1110b6096222bd3585"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a24374abf61f55e1110b6096222bd3585">SSI_IMR_MSTIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a24374abf61f55e1110b6096222bd3585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c53bbff52da52ba19e8374e6254959" id="r_a25c53bbff52da52ba19e8374e6254959"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a25c53bbff52da52ba19e8374e6254959">SSI_IMR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:a25c53bbff52da52ba19e8374e6254959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ea9bd750681a41c4417e6fa06ef868" id="r_a63ea9bd750681a41c4417e6fa06ef868"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a63ea9bd750681a41c4417e6fa06ef868">SSI_IMR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a63ea9bd750681a41c4417e6fa06ef868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca29f49ddc4367087c7b1b4d2cb2960f" id="r_aca29f49ddc4367087c7b1b4d2cb2960f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aca29f49ddc4367087c7b1b4d2cb2960f">SSI_IMR_RXFIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aca29f49ddc4367087c7b1b4d2cb2960f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5767bc268fcd53a6f81923a9fae7413a" id="r_a5767bc268fcd53a6f81923a9fae7413a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5767bc268fcd53a6f81923a9fae7413a">SSI_IMR_RXFIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a5767bc268fcd53a6f81923a9fae7413a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6f0db6c2fa334273957a7dbd46dfd7e" id="r_ad6f0db6c2fa334273957a7dbd46dfd7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad6f0db6c2fa334273957a7dbd46dfd7e">SSI_IMR_RXFIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad6f0db6c2fa334273957a7dbd46dfd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e71ff940f082ef8247925ff4c61e65b" id="r_a4e71ff940f082ef8247925ff4c61e65b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4e71ff940f082ef8247925ff4c61e65b">SSI_IMR_RXFIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a4e71ff940f082ef8247925ff4c61e65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaa0e26140a79fa5177d804cf4189717" id="r_abaa0e26140a79fa5177d804cf4189717"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abaa0e26140a79fa5177d804cf4189717">SSI_IMR_RXFIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abaa0e26140a79fa5177d804cf4189717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ca95a04406d0b36ca09e6924e44ff6" id="r_aa4ca95a04406d0b36ca09e6924e44ff6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa4ca95a04406d0b36ca09e6924e44ff6">SSI_IMR_RXOIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4ca95a04406d0b36ca09e6924e44ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1dffd7ece387e2491dfd48d136e192" id="r_a7d1dffd7ece387e2491dfd48d136e192"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7d1dffd7ece387e2491dfd48d136e192">SSI_IMR_RXOIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a7d1dffd7ece387e2491dfd48d136e192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499b64c01a64e91c210de0bbb5326998" id="r_a499b64c01a64e91c210de0bbb5326998"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a499b64c01a64e91c210de0bbb5326998">SSI_IMR_RXOIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a499b64c01a64e91c210de0bbb5326998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab40560074e3c915755f0b2bb52af5b48" id="r_ab40560074e3c915755f0b2bb52af5b48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab40560074e3c915755f0b2bb52af5b48">SSI_IMR_RXOIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab40560074e3c915755f0b2bb52af5b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1971fb1e0fff33d804851e5b6464204c" id="r_a1971fb1e0fff33d804851e5b6464204c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1971fb1e0fff33d804851e5b6464204c">SSI_IMR_RXOIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1971fb1e0fff33d804851e5b6464204c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7069dfde626c5aca3fd5215d070ee05" id="r_aa7069dfde626c5aca3fd5215d070ee05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa7069dfde626c5aca3fd5215d070ee05">SSI_IMR_RXUIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa7069dfde626c5aca3fd5215d070ee05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d6a7e6d3ceac35917af7fb4b6896112" id="r_a0d6a7e6d3ceac35917af7fb4b6896112"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0d6a7e6d3ceac35917af7fb4b6896112">SSI_IMR_RXUIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a0d6a7e6d3ceac35917af7fb4b6896112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e105467a7ef5ddea8baacec7aca637f" id="r_a9e105467a7ef5ddea8baacec7aca637f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9e105467a7ef5ddea8baacec7aca637f">SSI_IMR_RXUIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a9e105467a7ef5ddea8baacec7aca637f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2420bc744de5f19624bec4944db17913" id="r_a2420bc744de5f19624bec4944db17913"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2420bc744de5f19624bec4944db17913">SSI_IMR_RXUIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a2420bc744de5f19624bec4944db17913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5dd08b30531b4619eb0407a4e66f95" id="r_abc5dd08b30531b4619eb0407a4e66f95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abc5dd08b30531b4619eb0407a4e66f95">SSI_IMR_RXUIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abc5dd08b30531b4619eb0407a4e66f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5793e08d9cbaa7cd5518056e75a94b87" id="r_a5793e08d9cbaa7cd5518056e75a94b87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5793e08d9cbaa7cd5518056e75a94b87">SSI_IMR_TXEIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5793e08d9cbaa7cd5518056e75a94b87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413dc48ba3833a0dae2ba55d2cc7e163" id="r_a413dc48ba3833a0dae2ba55d2cc7e163"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a413dc48ba3833a0dae2ba55d2cc7e163">SSI_IMR_TXEIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a413dc48ba3833a0dae2ba55d2cc7e163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63ad1038472f9aa73de9c01653e05686" id="r_a63ad1038472f9aa73de9c01653e05686"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a63ad1038472f9aa73de9c01653e05686">SSI_IMR_TXEIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a63ad1038472f9aa73de9c01653e05686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f3ee68c2c295b95244f89f47d80ba2" id="r_ab5f3ee68c2c295b95244f89f47d80ba2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab5f3ee68c2c295b95244f89f47d80ba2">SSI_IMR_TXEIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab5f3ee68c2c295b95244f89f47d80ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b04821a9a0a21126986882c4660dbe8" id="r_a3b04821a9a0a21126986882c4660dbe8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3b04821a9a0a21126986882c4660dbe8">SSI_IMR_TXEIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3b04821a9a0a21126986882c4660dbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affdacd10384416fe5386696799df4b25" id="r_affdacd10384416fe5386696799df4b25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#affdacd10384416fe5386696799df4b25">SSI_IMR_TXOIM_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:affdacd10384416fe5386696799df4b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5ab2b7e274a24f69c332f1ee71ab3cd" id="r_ab5ab2b7e274a24f69c332f1ee71ab3cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab5ab2b7e274a24f69c332f1ee71ab3cd">SSI_IMR_TXOIM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ab5ab2b7e274a24f69c332f1ee71ab3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d9928b3115555c62f7a525f307fffd5" id="r_a1d9928b3115555c62f7a525f307fffd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1d9928b3115555c62f7a525f307fffd5">SSI_IMR_TXOIM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1d9928b3115555c62f7a525f307fffd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9aa747ca46ddc875639835f6ad791d8" id="r_ac9aa747ca46ddc875639835f6ad791d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac9aa747ca46ddc875639835f6ad791d8">SSI_IMR_TXOIM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac9aa747ca46ddc875639835f6ad791d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657dd64b5fe10140434ecc103fd366d1" id="r_a657dd64b5fe10140434ecc103fd366d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a657dd64b5fe10140434ecc103fd366d1">SSI_IMR_TXOIM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a657dd64b5fe10140434ecc103fd366d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78407a1000d5e3469b8e60bca67d28bf" id="r_a78407a1000d5e3469b8e60bca67d28bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a78407a1000d5e3469b8e60bca67d28bf">SSI_ISR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a78407a1000d5e3469b8e60bca67d28bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3f0f4ef8cdf0329f96a1a148d9f135" id="r_a3c3f0f4ef8cdf0329f96a1a148d9f135"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3c3f0f4ef8cdf0329f96a1a148d9f135">SSI_ISR_MSTIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3c3f0f4ef8cdf0329f96a1a148d9f135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8afb9d4856aaacee9107b24ecdcbe900" id="r_a8afb9d4856aaacee9107b24ecdcbe900"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8afb9d4856aaacee9107b24ecdcbe900">SSI_ISR_MSTIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a8afb9d4856aaacee9107b24ecdcbe900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a058d1cab5d561b4f3d3dce71db9d5aa6" id="r_a058d1cab5d561b4f3d3dce71db9d5aa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a058d1cab5d561b4f3d3dce71db9d5aa6">SSI_ISR_MSTIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a058d1cab5d561b4f3d3dce71db9d5aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6dc38aa1e86828e86205cd8854be7c3" id="r_aa6dc38aa1e86828e86205cd8854be7c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa6dc38aa1e86828e86205cd8854be7c3">SSI_ISR_MSTIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aa6dc38aa1e86828e86205cd8854be7c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a8519bfba3f0a58f69486c9742916b" id="r_a20a8519bfba3f0a58f69486c9742916b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a20a8519bfba3f0a58f69486c9742916b">SSI_ISR_MSTIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a20a8519bfba3f0a58f69486c9742916b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a2b0cadb34529e0018372549419f2b" id="r_ab4a2b0cadb34529e0018372549419f2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab4a2b0cadb34529e0018372549419f2b">SSI_ISR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:ab4a2b0cadb34529e0018372549419f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297b06e8504af36aa18f4330fb7cde66" id="r_a297b06e8504af36aa18f4330fb7cde66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a297b06e8504af36aa18f4330fb7cde66">SSI_ISR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a297b06e8504af36aa18f4330fb7cde66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4cce9e9f270e56ea8803248cf62f9e" id="r_a9e4cce9e9f270e56ea8803248cf62f9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9e4cce9e9f270e56ea8803248cf62f9e">SSI_ISR_RXFIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9e4cce9e9f270e56ea8803248cf62f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326dc91b3ae707fd8a230500eab2a1dc" id="r_a326dc91b3ae707fd8a230500eab2a1dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a326dc91b3ae707fd8a230500eab2a1dc">SSI_ISR_RXFIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a326dc91b3ae707fd8a230500eab2a1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c2e14a93a7ae06782ea846bc331ff3" id="r_a09c2e14a93a7ae06782ea846bc331ff3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a09c2e14a93a7ae06782ea846bc331ff3">SSI_ISR_RXFIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a09c2e14a93a7ae06782ea846bc331ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad83d1eabefdf8687a8b1e4f8be48aa37" id="r_ad83d1eabefdf8687a8b1e4f8be48aa37"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad83d1eabefdf8687a8b1e4f8be48aa37">SSI_ISR_RXFIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad83d1eabefdf8687a8b1e4f8be48aa37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82eab7292403613dd0133ccae38afdcd" id="r_a82eab7292403613dd0133ccae38afdcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a82eab7292403613dd0133ccae38afdcd">SSI_ISR_RXFIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a82eab7292403613dd0133ccae38afdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67dcf0512f9660ad8566005f7bd61f0a" id="r_a67dcf0512f9660ad8566005f7bd61f0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a67dcf0512f9660ad8566005f7bd61f0a">SSI_ISR_RXOIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a67dcf0512f9660ad8566005f7bd61f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3193bba35a260f62cd6dd1fe083c6070" id="r_a3193bba35a260f62cd6dd1fe083c6070"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3193bba35a260f62cd6dd1fe083c6070">SSI_ISR_RXOIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a3193bba35a260f62cd6dd1fe083c6070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dff1da56e80d82182813ba503b59b0e" id="r_a9dff1da56e80d82182813ba503b59b0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9dff1da56e80d82182813ba503b59b0e">SSI_ISR_RXOIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9dff1da56e80d82182813ba503b59b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89d7631aea828e94276ec75bef48606b" id="r_a89d7631aea828e94276ec75bef48606b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a89d7631aea828e94276ec75bef48606b">SSI_ISR_RXOIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a89d7631aea828e94276ec75bef48606b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5216f5b0bc82786fbb90aedf5c237282" id="r_a5216f5b0bc82786fbb90aedf5c237282"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5216f5b0bc82786fbb90aedf5c237282">SSI_ISR_RXOIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5216f5b0bc82786fbb90aedf5c237282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0888b67cd2d30aae6c9c1cec4597c740" id="r_a0888b67cd2d30aae6c9c1cec4597c740"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0888b67cd2d30aae6c9c1cec4597c740">SSI_ISR_RXUIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0888b67cd2d30aae6c9c1cec4597c740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0261ca3c916f170ec4c810d8b26c09a4" id="r_a0261ca3c916f170ec4c810d8b26c09a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0261ca3c916f170ec4c810d8b26c09a4">SSI_ISR_RXUIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a0261ca3c916f170ec4c810d8b26c09a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc69bf9de0fd4194b27d6d4d38b9266" id="r_a5bc69bf9de0fd4194b27d6d4d38b9266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5bc69bf9de0fd4194b27d6d4d38b9266">SSI_ISR_RXUIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5bc69bf9de0fd4194b27d6d4d38b9266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35aa0fdc9b41dde3e36d02c3a04c1f5f" id="r_a35aa0fdc9b41dde3e36d02c3a04c1f5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a35aa0fdc9b41dde3e36d02c3a04c1f5f">SSI_ISR_RXUIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a35aa0fdc9b41dde3e36d02c3a04c1f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a146f6eba6a5992df463e67567a1ceb" id="r_a7a146f6eba6a5992df463e67567a1ceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7a146f6eba6a5992df463e67567a1ceb">SSI_ISR_RXUIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7a146f6eba6a5992df463e67567a1ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f7f66e0f1d3c0f3659cfa60baf0e6e" id="r_a50f7f66e0f1d3c0f3659cfa60baf0e6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a50f7f66e0f1d3c0f3659cfa60baf0e6e">SSI_ISR_TXEIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a50f7f66e0f1d3c0f3659cfa60baf0e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9494507431384c2acd7ef0f483b80634" id="r_a9494507431384c2acd7ef0f483b80634"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9494507431384c2acd7ef0f483b80634">SSI_ISR_TXEIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a9494507431384c2acd7ef0f483b80634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4015e2f99d844c68f84edba4444cb7" id="r_a5e4015e2f99d844c68f84edba4444cb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5e4015e2f99d844c68f84edba4444cb7">SSI_ISR_TXEIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5e4015e2f99d844c68f84edba4444cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b77ac7ee661195fe7231bc9f659d3eb" id="r_a9b77ac7ee661195fe7231bc9f659d3eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9b77ac7ee661195fe7231bc9f659d3eb">SSI_ISR_TXEIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9b77ac7ee661195fe7231bc9f659d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a927d0e5526a7c497029a244435bc9471" id="r_a927d0e5526a7c497029a244435bc9471"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a927d0e5526a7c497029a244435bc9471">SSI_ISR_TXEIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a927d0e5526a7c497029a244435bc9471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23cb2014c8250c909ea9216f404a7c39" id="r_a23cb2014c8250c909ea9216f404a7c39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a23cb2014c8250c909ea9216f404a7c39">SSI_ISR_TXOIS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a23cb2014c8250c909ea9216f404a7c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3240a615f59f1b909a59cf31ec0a21" id="r_adb3240a615f59f1b909a59cf31ec0a21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adb3240a615f59f1b909a59cf31ec0a21">SSI_ISR_TXOIS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:adb3240a615f59f1b909a59cf31ec0a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db6c04fb34418baff5bf347c5067522" id="r_a1db6c04fb34418baff5bf347c5067522"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1db6c04fb34418baff5bf347c5067522">SSI_ISR_TXOIS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a1db6c04fb34418baff5bf347c5067522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acadcc5a1a2cd98fcc8b88eda465cf6cc" id="r_acadcc5a1a2cd98fcc8b88eda465cf6cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#acadcc5a1a2cd98fcc8b88eda465cf6cc">SSI_ISR_TXOIS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:acadcc5a1a2cd98fcc8b88eda465cf6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7ae4069a3c1279cedb85628f9fc550" id="r_ada7ae4069a3c1279cedb85628f9fc550"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ada7ae4069a3c1279cedb85628f9fc550">SSI_ISR_TXOIS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ada7ae4069a3c1279cedb85628f9fc550"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95a24c7e954bacaef3f2f7cb32c1771c" id="r_a95a24c7e954bacaef3f2f7cb32c1771c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a95a24c7e954bacaef3f2f7cb32c1771c">SSI_MSTICR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a95a24c7e954bacaef3f2f7cb32c1771c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ef7e4ae73569fdee805ae973fab101" id="r_a49ef7e4ae73569fdee805ae973fab101"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a49ef7e4ae73569fdee805ae973fab101">SSI_MSTICR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a49ef7e4ae73569fdee805ae973fab101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf41b8c04f4af88e72b73ffa44a8dbf5" id="r_adf41b8c04f4af88e72b73ffa44a8dbf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adf41b8c04f4af88e72b73ffa44a8dbf5">SSI_MSTICR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:adf41b8c04f4af88e72b73ffa44a8dbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21a42100fc17109c5b0ed36418453d9e" id="r_a21a42100fc17109c5b0ed36418453d9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a21a42100fc17109c5b0ed36418453d9e">SSI_MSTICR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a21a42100fc17109c5b0ed36418453d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebfa22ce0329c42c3501a4d170c0a111" id="r_aebfa22ce0329c42c3501a4d170c0a111"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aebfa22ce0329c42c3501a4d170c0a111">SSI_MSTICR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td></tr>
<tr class="separator:aebfa22ce0329c42c3501a4d170c0a111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ae674a746af048c366e2e801b648074" id="r_a4ae674a746af048c366e2e801b648074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4ae674a746af048c366e2e801b648074">SSI_MSTICR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4ae674a746af048c366e2e801b648074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0deb68e8a7ebc07a8cd93a609b9a7a" id="r_a1e0deb68e8a7ebc07a8cd93a609b9a7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1e0deb68e8a7ebc07a8cd93a609b9a7a">SSI_MWCR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td></tr>
<tr class="separator:a1e0deb68e8a7ebc07a8cd93a609b9a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2177b88199f0aa1d194dd4ed41f865b" id="r_ad2177b88199f0aa1d194dd4ed41f865b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad2177b88199f0aa1d194dd4ed41f865b">SSI_MWCR_MDD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad2177b88199f0aa1d194dd4ed41f865b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef566e3dc20abce1aaf804c32599fc30" id="r_aef566e3dc20abce1aaf804c32599fc30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aef566e3dc20abce1aaf804c32599fc30">SSI_MWCR_MDD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aef566e3dc20abce1aaf804c32599fc30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cbc5d7b8db5dc58362433256c55ed72" id="r_a3cbc5d7b8db5dc58362433256c55ed72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3cbc5d7b8db5dc58362433256c55ed72">SSI_MWCR_MDD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a3cbc5d7b8db5dc58362433256c55ed72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac12dbd7242e73f690e5285103b3ad8fa" id="r_ac12dbd7242e73f690e5285103b3ad8fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac12dbd7242e73f690e5285103b3ad8fa">SSI_MWCR_MDD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac12dbd7242e73f690e5285103b3ad8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f44074c088bc4f377f6d102ad454ed6" id="r_a5f44074c088bc4f377f6d102ad454ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5f44074c088bc4f377f6d102ad454ed6">SSI_MWCR_MDD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5f44074c088bc4f377f6d102ad454ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a078dc3fa44057422fabb5d164746817b" id="r_a078dc3fa44057422fabb5d164746817b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a078dc3fa44057422fabb5d164746817b">SSI_MWCR_MHS_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a078dc3fa44057422fabb5d164746817b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6216248e6d39bf4e9bd7008b7113dc" id="r_afd6216248e6d39bf4e9bd7008b7113dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afd6216248e6d39bf4e9bd7008b7113dc">SSI_MWCR_MHS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:afd6216248e6d39bf4e9bd7008b7113dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3099a862a32e4145c9d03e907afed254" id="r_a3099a862a32e4145c9d03e907afed254"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3099a862a32e4145c9d03e907afed254">SSI_MWCR_MHS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a3099a862a32e4145c9d03e907afed254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae28f403a288ebf161cee6639fa306137" id="r_ae28f403a288ebf161cee6639fa306137"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae28f403a288ebf161cee6639fa306137">SSI_MWCR_MHS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae28f403a288ebf161cee6639fa306137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca94873d3dd31027b29c385c42901587" id="r_aca94873d3dd31027b29c385c42901587"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aca94873d3dd31027b29c385c42901587">SSI_MWCR_MHS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aca94873d3dd31027b29c385c42901587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9822ce9caba8fb65128eb78e22bb20c2" id="r_a9822ce9caba8fb65128eb78e22bb20c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9822ce9caba8fb65128eb78e22bb20c2">SSI_MWCR_MWMOD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9822ce9caba8fb65128eb78e22bb20c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc12a5350ad0c20a677345d92c608d0e" id="r_acc12a5350ad0c20a677345d92c608d0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#acc12a5350ad0c20a677345d92c608d0e">SSI_MWCR_MWMOD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:acc12a5350ad0c20a677345d92c608d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a970a76d60eb6b9c91e97ac7abfd600cb" id="r_a970a76d60eb6b9c91e97ac7abfd600cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a970a76d60eb6b9c91e97ac7abfd600cb">SSI_MWCR_MWMOD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a970a76d60eb6b9c91e97ac7abfd600cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6157ed0c97d9ac61151760795bdb67e" id="r_ab6157ed0c97d9ac61151760795bdb67e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab6157ed0c97d9ac61151760795bdb67e">SSI_MWCR_MWMOD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab6157ed0c97d9ac61151760795bdb67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6717695ac193dbb0b3cdab5448c00b51" id="r_a6717695ac193dbb0b3cdab5448c00b51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6717695ac193dbb0b3cdab5448c00b51">SSI_MWCR_MWMOD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6717695ac193dbb0b3cdab5448c00b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa448696af153a965df3ba51e5bea49bd" id="r_aa448696af153a965df3ba51e5bea49bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa448696af153a965df3ba51e5bea49bd">SSI_MWCR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:aa448696af153a965df3ba51e5bea49bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adab6cf96d03e99ae9f3e57814c82b0" id="r_a2adab6cf96d03e99ae9f3e57814c82b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2adab6cf96d03e99ae9f3e57814c82b0">SSI_MWCR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a2adab6cf96d03e99ae9f3e57814c82b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f6558a492d5519e85a3e02221bc6ea" id="r_a15f6558a492d5519e85a3e02221bc6ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a15f6558a492d5519e85a3e02221bc6ea">SSI_RISR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td></tr>
<tr class="separator:a15f6558a492d5519e85a3e02221bc6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde127527779da366e4efa4311ae85e7" id="r_adde127527779da366e4efa4311ae85e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adde127527779da366e4efa4311ae85e7">SSI_RISR_MSTIR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adde127527779da366e4efa4311ae85e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660cc7066ed059999f6d001f146a6c3b" id="r_a660cc7066ed059999f6d001f146a6c3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a660cc7066ed059999f6d001f146a6c3b">SSI_RISR_MSTIR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a660cc7066ed059999f6d001f146a6c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7263df738a7aec47621d299e28489a90" id="r_a7263df738a7aec47621d299e28489a90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7263df738a7aec47621d299e28489a90">SSI_RISR_MSTIR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7263df738a7aec47621d299e28489a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850eb2f91b6293e97fd31b821f795bba" id="r_a850eb2f91b6293e97fd31b821f795bba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a850eb2f91b6293e97fd31b821f795bba">SSI_RISR_MSTIR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a850eb2f91b6293e97fd31b821f795bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a549aac0d489a8a38727b7d785843df3f" id="r_a549aac0d489a8a38727b7d785843df3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a549aac0d489a8a38727b7d785843df3f">SSI_RISR_MSTIR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a549aac0d489a8a38727b7d785843df3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c79f8789f5f3c3e245c94eb0845ebe7" id="r_a7c79f8789f5f3c3e245c94eb0845ebe7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7c79f8789f5f3c3e245c94eb0845ebe7">SSI_RISR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:a7c79f8789f5f3c3e245c94eb0845ebe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810009b11ebf6c8042d5b03314e496a6" id="r_a810009b11ebf6c8042d5b03314e496a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a810009b11ebf6c8042d5b03314e496a6">SSI_RISR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a810009b11ebf6c8042d5b03314e496a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9f2b40ace21120fd6ff8afd243d1cb" id="r_a4c9f2b40ace21120fd6ff8afd243d1cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4c9f2b40ace21120fd6ff8afd243d1cb">SSI_RISR_RXFIR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4c9f2b40ace21120fd6ff8afd243d1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a995326fa1808d98f57a503d02c43093b" id="r_a995326fa1808d98f57a503d02c43093b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a995326fa1808d98f57a503d02c43093b">SSI_RISR_RXFIR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a995326fa1808d98f57a503d02c43093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac777c767ad30e5d6a82fdd3d6d6cec5" id="r_aac777c767ad30e5d6a82fdd3d6d6cec5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aac777c767ad30e5d6a82fdd3d6d6cec5">SSI_RISR_RXFIR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aac777c767ad30e5d6a82fdd3d6d6cec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0546a62839e02e5c2ad03b9d6320b2" id="r_a5f0546a62839e02e5c2ad03b9d6320b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5f0546a62839e02e5c2ad03b9d6320b2">SSI_RISR_RXFIR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a5f0546a62839e02e5c2ad03b9d6320b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59f690a6dbb3aa6e7111fceccb74c90" id="r_aa59f690a6dbb3aa6e7111fceccb74c90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa59f690a6dbb3aa6e7111fceccb74c90">SSI_RISR_RXFIR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa59f690a6dbb3aa6e7111fceccb74c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741447d4f14c57286c011eb41deea375" id="r_a741447d4f14c57286c011eb41deea375"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a741447d4f14c57286c011eb41deea375">SSI_RISR_RXOIR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a741447d4f14c57286c011eb41deea375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f20b5917cd17700335cf7c639c9cd2" id="r_aa3f20b5917cd17700335cf7c639c9cd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa3f20b5917cd17700335cf7c639c9cd2">SSI_RISR_RXOIR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa3f20b5917cd17700335cf7c639c9cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa7529b271267ae7990835e0eeaa983" id="r_a1aa7529b271267ae7990835e0eeaa983"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1aa7529b271267ae7990835e0eeaa983">SSI_RISR_RXOIR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1aa7529b271267ae7990835e0eeaa983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbce8c46dbf03a2f17769857fd7ea471" id="r_abbce8c46dbf03a2f17769857fd7ea471"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abbce8c46dbf03a2f17769857fd7ea471">SSI_RISR_RXOIR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abbce8c46dbf03a2f17769857fd7ea471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399c1c59a8377139257ab35faca41fe5" id="r_a399c1c59a8377139257ab35faca41fe5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a399c1c59a8377139257ab35faca41fe5">SSI_RISR_RXOIR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a399c1c59a8377139257ab35faca41fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7bd691364361078ae8dcde2272c3bc3" id="r_ad7bd691364361078ae8dcde2272c3bc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad7bd691364361078ae8dcde2272c3bc3">SSI_RISR_RXUIR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad7bd691364361078ae8dcde2272c3bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5d7d0ba3dd2f681d21a924f58108bf5" id="r_ae5d7d0ba3dd2f681d21a924f58108bf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae5d7d0ba3dd2f681d21a924f58108bf5">SSI_RISR_RXUIR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ae5d7d0ba3dd2f681d21a924f58108bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaea1c8802f421809aa46bc75564cdc4a" id="r_aaea1c8802f421809aa46bc75564cdc4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaea1c8802f421809aa46bc75564cdc4a">SSI_RISR_RXUIR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aaea1c8802f421809aa46bc75564cdc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffc2aff5e8643ac9f6c9f433332a249" id="r_a5ffc2aff5e8643ac9f6c9f433332a249"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5ffc2aff5e8643ac9f6c9f433332a249">SSI_RISR_RXUIR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5ffc2aff5e8643ac9f6c9f433332a249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c37e08c070f76e402c6942fd508d51" id="r_a14c37e08c070f76e402c6942fd508d51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a14c37e08c070f76e402c6942fd508d51">SSI_RISR_RXUIR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a14c37e08c070f76e402c6942fd508d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e4e283c78c552798827ec05a5a11727" id="r_a4e4e283c78c552798827ec05a5a11727"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4e4e283c78c552798827ec05a5a11727">SSI_RISR_TXEIR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4e4e283c78c552798827ec05a5a11727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b687b8210bcd3a166a4cf29470ab0d6" id="r_a8b687b8210bcd3a166a4cf29470ab0d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8b687b8210bcd3a166a4cf29470ab0d6">SSI_RISR_TXEIR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a8b687b8210bcd3a166a4cf29470ab0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd2d32101b5231b3c7493081338ed4f" id="r_a1cd2d32101b5231b3c7493081338ed4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1cd2d32101b5231b3c7493081338ed4f">SSI_RISR_TXEIR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1cd2d32101b5231b3c7493081338ed4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af64c46f191696259b4bae043660df387" id="r_af64c46f191696259b4bae043660df387"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af64c46f191696259b4bae043660df387">SSI_RISR_TXEIR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af64c46f191696259b4bae043660df387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a1ec11f8f228c306e538d13ab360896" id="r_a0a1ec11f8f228c306e538d13ab360896"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0a1ec11f8f228c306e538d13ab360896">SSI_RISR_TXEIR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0a1ec11f8f228c306e538d13ab360896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1bc39c464caa439da4e7efba6ba6319" id="r_ad1bc39c464caa439da4e7efba6ba6319"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad1bc39c464caa439da4e7efba6ba6319">SSI_RISR_TXOIR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad1bc39c464caa439da4e7efba6ba6319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9269da5fdb242383521031f7395382" id="r_a8d9269da5fdb242383521031f7395382"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8d9269da5fdb242383521031f7395382">SSI_RISR_TXOIR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8d9269da5fdb242383521031f7395382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02469619815e7e0b9bd649a00d3ba1a1" id="r_a02469619815e7e0b9bd649a00d3ba1a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a02469619815e7e0b9bd649a00d3ba1a1">SSI_RISR_TXOIR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a02469619815e7e0b9bd649a00d3ba1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5dacdb5cedf2324f14ea4d1583922cc" id="r_ad5dacdb5cedf2324f14ea4d1583922cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad5dacdb5cedf2324f14ea4d1583922cc">SSI_RISR_TXOIR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ad5dacdb5cedf2324f14ea4d1583922cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c0fada45848bff50b61dbd21c077fe" id="r_ab8c0fada45848bff50b61dbd21c077fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab8c0fada45848bff50b61dbd21c077fe">SSI_RISR_TXOIR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab8c0fada45848bff50b61dbd21c077fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac701713b05140b7185b415b8e5cd2633" id="r_ac701713b05140b7185b415b8e5cd2633"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac701713b05140b7185b415b8e5cd2633">SSI_RX_SAMPLE_DLY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ac701713b05140b7185b415b8e5cd2633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa65aed328ec56d487ba5cc9e120dc181" id="r_aa65aed328ec56d487ba5cc9e120dc181"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa65aed328ec56d487ba5cc9e120dc181">SSI_RX_SAMPLE_DLY_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td></tr>
<tr class="separator:aa65aed328ec56d487ba5cc9e120dc181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a827af3137c035c0b0cf43cdb96aa46" id="r_a3a827af3137c035c0b0cf43cdb96aa46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a827af3137c035c0b0cf43cdb96aa46">SSI_RX_SAMPLE_DLY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a3a827af3137c035c0b0cf43cdb96aa46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e3aaa8bbc9d5e125699a4f03cb8e24" id="r_a02e3aaa8bbc9d5e125699a4f03cb8e24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a02e3aaa8bbc9d5e125699a4f03cb8e24">SSI_RX_SAMPLE_DLY_RSD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a02e3aaa8bbc9d5e125699a4f03cb8e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa039711ebd44be424a369affed3d325a" id="r_aa039711ebd44be424a369affed3d325a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa039711ebd44be424a369affed3d325a">SSI_RX_SAMPLE_DLY_RSD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aa039711ebd44be424a369affed3d325a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5320d65c796660a01af21733187bd43e" id="r_a5320d65c796660a01af21733187bd43e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5320d65c796660a01af21733187bd43e">SSI_RX_SAMPLE_DLY_RSD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a5320d65c796660a01af21733187bd43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24412e1b3fb4ef4d292962dfdbab2746" id="r_a24412e1b3fb4ef4d292962dfdbab2746"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a24412e1b3fb4ef4d292962dfdbab2746">SSI_RX_SAMPLE_DLY_RSD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a24412e1b3fb4ef4d292962dfdbab2746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715e6032ff64c1bedefb67494cba8fe7" id="r_a715e6032ff64c1bedefb67494cba8fe7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a715e6032ff64c1bedefb67494cba8fe7">SSI_RX_SAMPLE_DLY_RSD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a715e6032ff64c1bedefb67494cba8fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d225f428e0eb3e5bf30e3d6887a87eb" id="r_a9d225f428e0eb3e5bf30e3d6887a87eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9d225f428e0eb3e5bf30e3d6887a87eb">SSI_RXFLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a9d225f428e0eb3e5bf30e3d6887a87eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af489facc2f0c42186fb4c56ee69a2198" id="r_af489facc2f0c42186fb4c56ee69a2198"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af489facc2f0c42186fb4c56ee69a2198">SSI_RXFLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:af489facc2f0c42186fb4c56ee69a2198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf76431eab3d971c965126330229a137" id="r_acf76431eab3d971c965126330229a137"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#acf76431eab3d971c965126330229a137">SSI_RXFLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:acf76431eab3d971c965126330229a137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb1eb095d52bba446cf91b7b62a5981" id="r_abbb1eb095d52bba446cf91b7b62a5981"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abbb1eb095d52bba446cf91b7b62a5981">SSI_RXFLR_RXTFL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abbb1eb095d52bba446cf91b7b62a5981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a776c0502023f273a942b172da3a151" id="r_a2a776c0502023f273a942b172da3a151"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2a776c0502023f273a942b172da3a151">SSI_RXFLR_RXTFL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a2a776c0502023f273a942b172da3a151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad6cc07c3723fc74e38342899422f68" id="r_a0ad6cc07c3723fc74e38342899422f68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0ad6cc07c3723fc74e38342899422f68">SSI_RXFLR_RXTFL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0ad6cc07c3723fc74e38342899422f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088429b3b9ec6f21fa6bee245932a3d9" id="r_a088429b3b9ec6f21fa6bee245932a3d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a088429b3b9ec6f21fa6bee245932a3d9">SSI_RXFLR_RXTFL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a088429b3b9ec6f21fa6bee245932a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4fa3684b75b3433fd2d39654f7378a" id="r_abf4fa3684b75b3433fd2d39654f7378a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abf4fa3684b75b3433fd2d39654f7378a">SSI_RXFLR_RXTFL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:abf4fa3684b75b3433fd2d39654f7378a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047fa00666a93f505bcbe6c19873c74e" id="r_a047fa00666a93f505bcbe6c19873c74e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a047fa00666a93f505bcbe6c19873c74e">SSI_RXFTLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a047fa00666a93f505bcbe6c19873c74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee60c82cb55c871ede71a0bcacf38c4" id="r_aaee60c82cb55c871ede71a0bcacf38c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaee60c82cb55c871ede71a0bcacf38c4">SSI_RXFTLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:aaee60c82cb55c871ede71a0bcacf38c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be896d436a75479ca1eec008d321be2" id="r_a9be896d436a75479ca1eec008d321be2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9be896d436a75479ca1eec008d321be2">SSI_RXFTLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a9be896d436a75479ca1eec008d321be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eee44eb705ac0bfc9694e664d7fb9fe" id="r_a0eee44eb705ac0bfc9694e664d7fb9fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0eee44eb705ac0bfc9694e664d7fb9fe">SSI_RXFTLR_RFT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0eee44eb705ac0bfc9694e664d7fb9fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5659ee70e307f644571c5ac6e4279e3" id="r_af5659ee70e307f644571c5ac6e4279e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af5659ee70e307f644571c5ac6e4279e3">SSI_RXFTLR_RFT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:af5659ee70e307f644571c5ac6e4279e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cc6fbe32d0813bb1c853d4647e8a44" id="r_a38cc6fbe32d0813bb1c853d4647e8a44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a38cc6fbe32d0813bb1c853d4647e8a44">SSI_RXFTLR_RFT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a38cc6fbe32d0813bb1c853d4647e8a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518ae56b75b9cfbb0b6f4f9196d76807" id="r_a518ae56b75b9cfbb0b6f4f9196d76807"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a518ae56b75b9cfbb0b6f4f9196d76807">SSI_RXFTLR_RFT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a518ae56b75b9cfbb0b6f4f9196d76807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a913085d9172daef011926bf91e0a85bf" id="r_a913085d9172daef011926bf91e0a85bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a913085d9172daef011926bf91e0a85bf">SSI_RXFTLR_RFT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a913085d9172daef011926bf91e0a85bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b23bc3eacf96b7b3b208fbae93d3e88" id="r_a8b23bc3eacf96b7b3b208fbae93d3e88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8b23bc3eacf96b7b3b208fbae93d3e88">SSI_RXOICR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8b23bc3eacf96b7b3b208fbae93d3e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ff2ed33505576c294a971031a3de" id="r_a7c30ff2ed33505576c294a971031a3de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7c30ff2ed33505576c294a971031a3de">SSI_RXOICR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7c30ff2ed33505576c294a971031a3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96af5eeaa28fdf20e133296021ed7055" id="r_a96af5eeaa28fdf20e133296021ed7055"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a96af5eeaa28fdf20e133296021ed7055">SSI_RXOICR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a96af5eeaa28fdf20e133296021ed7055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7ad20be88e0db78a13fd835f2e98c9" id="r_aae7ad20be88e0db78a13fd835f2e98c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aae7ad20be88e0db78a13fd835f2e98c9">SSI_RXOICR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aae7ad20be88e0db78a13fd835f2e98c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee0784c35739379ae3374208f86230e2" id="r_aee0784c35739379ae3374208f86230e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aee0784c35739379ae3374208f86230e2">SSI_RXOICR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:aee0784c35739379ae3374208f86230e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad927d28cac640107bda2bfb38dd7ff87" id="r_ad927d28cac640107bda2bfb38dd7ff87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad927d28cac640107bda2bfb38dd7ff87">SSI_RXOICR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad927d28cac640107bda2bfb38dd7ff87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee72e5df6dea11c9bb4ca67b83ac2091" id="r_aee72e5df6dea11c9bb4ca67b83ac2091"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aee72e5df6dea11c9bb4ca67b83ac2091">SSI_RXUICR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aee72e5df6dea11c9bb4ca67b83ac2091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5971923b42287118cf7eeae1c1e185b5" id="r_a5971923b42287118cf7eeae1c1e185b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5971923b42287118cf7eeae1c1e185b5">SSI_RXUICR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a5971923b42287118cf7eeae1c1e185b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc11f372affa154105718ddbdccf6ea" id="r_a9bc11f372affa154105718ddbdccf6ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9bc11f372affa154105718ddbdccf6ea">SSI_RXUICR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a9bc11f372affa154105718ddbdccf6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3adc80a65babce88f576539108cf97ed" id="r_a3adc80a65babce88f576539108cf97ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3adc80a65babce88f576539108cf97ed">SSI_RXUICR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3adc80a65babce88f576539108cf97ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a206b8bc7b3f83a37141fa83b45fca7" id="r_a3a206b8bc7b3f83a37141fa83b45fca7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a206b8bc7b3f83a37141fa83b45fca7">SSI_RXUICR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a3a206b8bc7b3f83a37141fa83b45fca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ba853aa80aef125913c80e4c311ce0" id="r_aa0ba853aa80aef125913c80e4c311ce0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa0ba853aa80aef125913c80e4c311ce0">SSI_RXUICR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa0ba853aa80aef125913c80e4c311ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c173f092eeff1c5e206584e8a411f3" id="r_a49c173f092eeff1c5e206584e8a411f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a49c173f092eeff1c5e206584e8a411f3">SSI_SER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a49c173f092eeff1c5e206584e8a411f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf4deebfd66c931a7d8892d29c5538dc" id="r_abf4deebfd66c931a7d8892d29c5538dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abf4deebfd66c931a7d8892d29c5538dc">SSI_SER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:abf4deebfd66c931a7d8892d29c5538dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0a63dc94e8eef4f712c9af8876f6f6" id="r_aab0a63dc94e8eef4f712c9af8876f6f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aab0a63dc94e8eef4f712c9af8876f6f6">SSI_SER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aab0a63dc94e8eef4f712c9af8876f6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c721ed1ccd18b0030c571f73b57c23c" id="r_a2c721ed1ccd18b0030c571f73b57c23c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2c721ed1ccd18b0030c571f73b57c23c">SSI_SER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2c721ed1ccd18b0030c571f73b57c23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60549e80001b8fa1ff65d03916728113" id="r_a60549e80001b8fa1ff65d03916728113"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a60549e80001b8fa1ff65d03916728113">SSI_SER_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a60549e80001b8fa1ff65d03916728113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff71c71b90c89494e3617014572bd024" id="r_aff71c71b90c89494e3617014572bd024"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aff71c71b90c89494e3617014572bd024">SSI_SER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aff71c71b90c89494e3617014572bd024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a46c763cc19dc160971cbf96bf8025" id="r_a57a46c763cc19dc160971cbf96bf8025"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a57a46c763cc19dc160971cbf96bf8025">SSI_SPI_CTRLR0_ADDR_L_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a57a46c763cc19dc160971cbf96bf8025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d1511d2ec8fc1bba79c92dbbfd5b63" id="r_a61d1511d2ec8fc1bba79c92dbbfd5b63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a61d1511d2ec8fc1bba79c92dbbfd5b63">SSI_SPI_CTRLR0_ADDR_L_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:a61d1511d2ec8fc1bba79c92dbbfd5b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6afaaed6c20c4a82144125f9ab35868a" id="r_a6afaaed6c20c4a82144125f9ab35868a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6afaaed6c20c4a82144125f9ab35868a">SSI_SPI_CTRLR0_ADDR_L_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a6afaaed6c20c4a82144125f9ab35868a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b98283063444ffed90b6df58464aa49" id="r_a7b98283063444ffed90b6df58464aa49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7b98283063444ffed90b6df58464aa49">SSI_SPI_CTRLR0_ADDR_L_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7b98283063444ffed90b6df58464aa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaef645534b840a6fc90fbf9a3e58fe64" id="r_aaef645534b840a6fc90fbf9a3e58fe64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaef645534b840a6fc90fbf9a3e58fe64">SSI_SPI_CTRLR0_ADDR_L_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaef645534b840a6fc90fbf9a3e58fe64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ae993abd0b77802da40aaba72ba1868" id="r_a1ae993abd0b77802da40aaba72ba1868"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1ae993abd0b77802da40aaba72ba1868">SSI_SPI_CTRLR0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff07fb3f)</td></tr>
<tr class="separator:a1ae993abd0b77802da40aaba72ba1868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a554f83fcbba5e8e6107ec125da2c7dd9" id="r_a554f83fcbba5e8e6107ec125da2c7dd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a554f83fcbba5e8e6107ec125da2c7dd9">SSI_SPI_CTRLR0_INST_DDR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a554f83fcbba5e8e6107ec125da2c7dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81baa223e1f7139d1684a83959d0000" id="r_ab81baa223e1f7139d1684a83959d0000"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab81baa223e1f7139d1684a83959d0000">SSI_SPI_CTRLR0_INST_DDR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:ab81baa223e1f7139d1684a83959d0000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeefcf1cfa69d5239ed545b4812b5fbd0" id="r_aeefcf1cfa69d5239ed545b4812b5fbd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aeefcf1cfa69d5239ed545b4812b5fbd0">SSI_SPI_CTRLR0_INST_DDR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:aeefcf1cfa69d5239ed545b4812b5fbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e2de3a442dff3d41ecefbdb9568695b" id="r_a5e2de3a442dff3d41ecefbdb9568695b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5e2de3a442dff3d41ecefbdb9568695b">SSI_SPI_CTRLR0_INST_DDR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a5e2de3a442dff3d41ecefbdb9568695b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217317c27fcb878cb31d320fcd2c32b5" id="r_a217317c27fcb878cb31d320fcd2c32b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a217317c27fcb878cb31d320fcd2c32b5">SSI_SPI_CTRLR0_INST_DDR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a217317c27fcb878cb31d320fcd2c32b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a18ad04a2adc0098e5ce0943ade12b7" id="r_a3a18ad04a2adc0098e5ce0943ade12b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3a18ad04a2adc0098e5ce0943ade12b7">SSI_SPI_CTRLR0_INST_L_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3a18ad04a2adc0098e5ce0943ade12b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b0d1577284116f913c607b59d209298" id="r_a4b0d1577284116f913c607b59d209298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4b0d1577284116f913c607b59d209298">SSI_SPI_CTRLR0_INST_L_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000300)</td></tr>
<tr class="separator:a4b0d1577284116f913c607b59d209298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4af51253dab8ee07fe1ffefa40f2a3" id="r_a0a4af51253dab8ee07fe1ffefa40f2a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0a4af51253dab8ee07fe1ffefa40f2a3">SSI_SPI_CTRLR0_INST_L_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a0a4af51253dab8ee07fe1ffefa40f2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95cb55d5532cc3694e1d9bc404dc0aeb" id="r_a95cb55d5532cc3694e1d9bc404dc0aeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a95cb55d5532cc3694e1d9bc404dc0aeb">SSI_SPI_CTRLR0_INST_L_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a95cb55d5532cc3694e1d9bc404dc0aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0b0cff89b9e399e1513b34364b15ed" id="r_a2a0b0cff89b9e399e1513b34364b15ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2a0b0cff89b9e399e1513b34364b15ed">SSI_SPI_CTRLR0_INST_L_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2a0b0cff89b9e399e1513b34364b15ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81881ab35c10814a7def334b86759278" id="r_a81881ab35c10814a7def334b86759278"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a81881ab35c10814a7def334b86759278">SSI_SPI_CTRLR0_INST_L_VALUE_16B</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a81881ab35c10814a7def334b86759278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c39f4902567f153ddeb7a192be3ee3" id="r_a72c39f4902567f153ddeb7a192be3ee3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a72c39f4902567f153ddeb7a192be3ee3">SSI_SPI_CTRLR0_INST_L_VALUE_4B</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a72c39f4902567f153ddeb7a192be3ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae69fd81fc2621d93aa6bdeb7b03d613f" id="r_ae69fd81fc2621d93aa6bdeb7b03d613f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae69fd81fc2621d93aa6bdeb7b03d613f">SSI_SPI_CTRLR0_INST_L_VALUE_8B</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ae69fd81fc2621d93aa6bdeb7b03d613f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e7cacbf2f82dd6d308d6fa8e7ee3f8" id="r_a67e7cacbf2f82dd6d308d6fa8e7ee3f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a67e7cacbf2f82dd6d308d6fa8e7ee3f8">SSI_SPI_CTRLR0_INST_L_VALUE_NONE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a67e7cacbf2f82dd6d308d6fa8e7ee3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112b70049cf15163cb0d568de9804f16" id="r_a112b70049cf15163cb0d568de9804f16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a112b70049cf15163cb0d568de9804f16">SSI_SPI_CTRLR0_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f4)</td></tr>
<tr class="separator:a112b70049cf15163cb0d568de9804f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e20855265d0947c29b881aa15bd16c3" id="r_a2e20855265d0947c29b881aa15bd16c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2e20855265d0947c29b881aa15bd16c3">SSI_SPI_CTRLR0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03000000)</td></tr>
<tr class="separator:a2e20855265d0947c29b881aa15bd16c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad651fc15b69ca1f66011e8e712deb24c" id="r_ad651fc15b69ca1f66011e8e712deb24c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad651fc15b69ca1f66011e8e712deb24c">SSI_SPI_CTRLR0_SPI_DDR_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad651fc15b69ca1f66011e8e712deb24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af004414b5e6db31cbd741ca5fe8fe48d" id="r_af004414b5e6db31cbd741ca5fe8fe48d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af004414b5e6db31cbd741ca5fe8fe48d">SSI_SPI_CTRLR0_SPI_DDR_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:af004414b5e6db31cbd741ca5fe8fe48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7799a7b28eb5d7ce8d5a1c22dea4ec6c" id="r_a7799a7b28eb5d7ce8d5a1c22dea4ec6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7799a7b28eb5d7ce8d5a1c22dea4ec6c">SSI_SPI_CTRLR0_SPI_DDR_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a7799a7b28eb5d7ce8d5a1c22dea4ec6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09717907ffaa185e4b43d983bcea701b" id="r_a09717907ffaa185e4b43d983bcea701b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a09717907ffaa185e4b43d983bcea701b">SSI_SPI_CTRLR0_SPI_DDR_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a09717907ffaa185e4b43d983bcea701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15552fa73785263c2136879f32e764c3" id="r_a15552fa73785263c2136879f32e764c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a15552fa73785263c2136879f32e764c3">SSI_SPI_CTRLR0_SPI_DDR_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15552fa73785263c2136879f32e764c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e9f0e355eb3d62871a5c8eb81784ac" id="r_ad3e9f0e355eb3d62871a5c8eb81784ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad3e9f0e355eb3d62871a5c8eb81784ac">SSI_SPI_CTRLR0_SPI_RXDS_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad3e9f0e355eb3d62871a5c8eb81784ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9024ce035ac6fa16096547acc1a34f2f" id="r_a9024ce035ac6fa16096547acc1a34f2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9024ce035ac6fa16096547acc1a34f2f">SSI_SPI_CTRLR0_SPI_RXDS_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a9024ce035ac6fa16096547acc1a34f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79d158a24acb72c64d915d3593f7723" id="r_ab79d158a24acb72c64d915d3593f7723"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab79d158a24acb72c64d915d3593f7723">SSI_SPI_CTRLR0_SPI_RXDS_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:ab79d158a24acb72c64d915d3593f7723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e40b366451311274c146968308c4210" id="r_a0e40b366451311274c146968308c4210"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0e40b366451311274c146968308c4210">SSI_SPI_CTRLR0_SPI_RXDS_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a0e40b366451311274c146968308c4210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5bbe9658c0e1b05a346f6c2f0d98115" id="r_ad5bbe9658c0e1b05a346f6c2f0d98115"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad5bbe9658c0e1b05a346f6c2f0d98115">SSI_SPI_CTRLR0_SPI_RXDS_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad5bbe9658c0e1b05a346f6c2f0d98115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb0dd89f49e29d14813e82dc1677335" id="r_a1eb0dd89f49e29d14813e82dc1677335"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1eb0dd89f49e29d14813e82dc1677335">SSI_SPI_CTRLR0_TRANS_TYPE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1eb0dd89f49e29d14813e82dc1677335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b45233bf54c8e00ea801f0564df966" id="r_a87b45233bf54c8e00ea801f0564df966"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a87b45233bf54c8e00ea801f0564df966">SSI_SPI_CTRLR0_TRANS_TYPE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td></tr>
<tr class="separator:a87b45233bf54c8e00ea801f0564df966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e844f51578fd5ec12a9dc9fccff31f7" id="r_a0e844f51578fd5ec12a9dc9fccff31f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0e844f51578fd5ec12a9dc9fccff31f7">SSI_SPI_CTRLR0_TRANS_TYPE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0e844f51578fd5ec12a9dc9fccff31f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6835b11383fcb7c23e37994d5652c8bc" id="r_a6835b11383fcb7c23e37994d5652c8bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6835b11383fcb7c23e37994d5652c8bc">SSI_SPI_CTRLR0_TRANS_TYPE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6835b11383fcb7c23e37994d5652c8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69ba2454e21fcaea01bf1937b5290fe0" id="r_a69ba2454e21fcaea01bf1937b5290fe0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a69ba2454e21fcaea01bf1937b5290fe0">SSI_SPI_CTRLR0_TRANS_TYPE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a69ba2454e21fcaea01bf1937b5290fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d45eb2d192b65b83a45374268dcd974" id="r_a9d45eb2d192b65b83a45374268dcd974"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9d45eb2d192b65b83a45374268dcd974">SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_1C1A</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9d45eb2d192b65b83a45374268dcd974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a34d1e2c69bfc1a950700e06da709fb" id="r_a9a34d1e2c69bfc1a950700e06da709fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9a34d1e2c69bfc1a950700e06da709fb">SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_1C2A</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a9a34d1e2c69bfc1a950700e06da709fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e2698872a461b982903012e07d3e49" id="r_a16e2698872a461b982903012e07d3e49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a16e2698872a461b982903012e07d3e49">SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_2C2A</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a16e2698872a461b982903012e07d3e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a128f9563d8e584c6003d23040d0fc897" id="r_a128f9563d8e584c6003d23040d0fc897"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a128f9563d8e584c6003d23040d0fc897">SSI_SPI_CTRLR0_WAIT_CYCLES_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a128f9563d8e584c6003d23040d0fc897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e27de0dcff979f87010c72e1c2358f" id="r_a10e27de0dcff979f87010c72e1c2358f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a10e27de0dcff979f87010c72e1c2358f">SSI_SPI_CTRLR0_WAIT_CYCLES_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000f800)</td></tr>
<tr class="separator:a10e27de0dcff979f87010c72e1c2358f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab641e71686e650cf84588ed72917c3c6" id="r_ab641e71686e650cf84588ed72917c3c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab641e71686e650cf84588ed72917c3c6">SSI_SPI_CTRLR0_WAIT_CYCLES_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab641e71686e650cf84588ed72917c3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dcba4b95bf3a60f0150d9f4b59e31f" id="r_a20dcba4b95bf3a60f0150d9f4b59e31f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a20dcba4b95bf3a60f0150d9f4b59e31f">SSI_SPI_CTRLR0_WAIT_CYCLES_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a20dcba4b95bf3a60f0150d9f4b59e31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c650f96e05b8c877886348b2b40c14" id="r_a82c650f96e05b8c877886348b2b40c14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a82c650f96e05b8c877886348b2b40c14">SSI_SPI_CTRLR0_WAIT_CYCLES_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a82c650f96e05b8c877886348b2b40c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accbb0d73b3bba22ad7ffce42e5d859de" id="r_accbb0d73b3bba22ad7ffce42e5d859de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#accbb0d73b3bba22ad7ffce42e5d859de">SSI_SPI_CTRLR0_XIP_CMD_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:accbb0d73b3bba22ad7ffce42e5d859de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb0814f32003942e0e7cae0d192f0a8" id="r_a1cb0814f32003942e0e7cae0d192f0a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a1cb0814f32003942e0e7cae0d192f0a8">SSI_SPI_CTRLR0_XIP_CMD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff000000)</td></tr>
<tr class="separator:a1cb0814f32003942e0e7cae0d192f0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8e233922fe81e0b40c384907c964a15" id="r_af8e233922fe81e0b40c384907c964a15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af8e233922fe81e0b40c384907c964a15">SSI_SPI_CTRLR0_XIP_CMD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:af8e233922fe81e0b40c384907c964a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5b2cd3cb1c2ae03f5dc8cfe1465b99" id="r_a9d5b2cd3cb1c2ae03f5dc8cfe1465b99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9d5b2cd3cb1c2ae03f5dc8cfe1465b99">SSI_SPI_CTRLR0_XIP_CMD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a9d5b2cd3cb1c2ae03f5dc8cfe1465b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdd4c80f773eaca2c11d3eb064b31df6" id="r_abdd4c80f773eaca2c11d3eb064b31df6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abdd4c80f773eaca2c11d3eb064b31df6">SSI_SPI_CTRLR0_XIP_CMD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:abdd4c80f773eaca2c11d3eb064b31df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f3e37587cc8a926439913921836fe1" id="r_aa4f3e37587cc8a926439913921836fe1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa4f3e37587cc8a926439913921836fe1">SSI_SR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007f)</td></tr>
<tr class="separator:aa4f3e37587cc8a926439913921836fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8701bb3ec9817daacee4fbaf615057" id="r_a4d8701bb3ec9817daacee4fbaf615057"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4d8701bb3ec9817daacee4fbaf615057">SSI_SR_BUSY_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4d8701bb3ec9817daacee4fbaf615057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643e2453b8f3bc6a845a9cf116a22ad3" id="r_a643e2453b8f3bc6a845a9cf116a22ad3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a643e2453b8f3bc6a845a9cf116a22ad3">SSI_SR_BUSY_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a643e2453b8f3bc6a845a9cf116a22ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965372685c443a5f399e00f75190d429" id="r_a965372685c443a5f399e00f75190d429"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a965372685c443a5f399e00f75190d429">SSI_SR_BUSY_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a965372685c443a5f399e00f75190d429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203a8d530095358d99c450124e5b4884" id="r_a203a8d530095358d99c450124e5b4884"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a203a8d530095358d99c450124e5b4884">SSI_SR_BUSY_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a203a8d530095358d99c450124e5b4884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b24c553cee9932139faa33ed3351637" id="r_a6b24c553cee9932139faa33ed3351637"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6b24c553cee9932139faa33ed3351637">SSI_SR_BUSY_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b24c553cee9932139faa33ed3351637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01da67552d7b1d22d708c3a8f8c6f4e4" id="r_a01da67552d7b1d22d708c3a8f8c6f4e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a01da67552d7b1d22d708c3a8f8c6f4e4">SSI_SR_DCOL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a01da67552d7b1d22d708c3a8f8c6f4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bc2c863f622830e48299f577b662557" id="r_a4bc2c863f622830e48299f577b662557"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4bc2c863f622830e48299f577b662557">SSI_SR_DCOL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a4bc2c863f622830e48299f577b662557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c1cf65dd86c1fb4a97966127ca9f5e" id="r_a93c1cf65dd86c1fb4a97966127ca9f5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a93c1cf65dd86c1fb4a97966127ca9f5e">SSI_SR_DCOL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a93c1cf65dd86c1fb4a97966127ca9f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab054d7bc3053ea05f774516df3e2698e" id="r_ab054d7bc3053ea05f774516df3e2698e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab054d7bc3053ea05f774516df3e2698e">SSI_SR_DCOL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab054d7bc3053ea05f774516df3e2698e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a0a232c7438096772f2ba6c21e82728" id="r_a6a0a232c7438096772f2ba6c21e82728"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6a0a232c7438096772f2ba6c21e82728">SSI_SR_DCOL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6a0a232c7438096772f2ba6c21e82728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9310f8fafd1dac74effb81fe1e196e80" id="r_a9310f8fafd1dac74effb81fe1e196e80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9310f8fafd1dac74effb81fe1e196e80">SSI_SR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:a9310f8fafd1dac74effb81fe1e196e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75db3348f263606b1c640175f25c883c" id="r_a75db3348f263606b1c640175f25c883c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a75db3348f263606b1c640175f25c883c">SSI_SR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a75db3348f263606b1c640175f25c883c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b9a86bfbb52aaea3d635b19df49252" id="r_ab1b9a86bfbb52aaea3d635b19df49252"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab1b9a86bfbb52aaea3d635b19df49252">SSI_SR_RFF_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab1b9a86bfbb52aaea3d635b19df49252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add2b0f56159ad56e66ef3c4de1314edf" id="r_add2b0f56159ad56e66ef3c4de1314edf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#add2b0f56159ad56e66ef3c4de1314edf">SSI_SR_RFF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:add2b0f56159ad56e66ef3c4de1314edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad965172dda2c6cfa34e0127712c4c8fb" id="r_ad965172dda2c6cfa34e0127712c4c8fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad965172dda2c6cfa34e0127712c4c8fb">SSI_SR_RFF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad965172dda2c6cfa34e0127712c4c8fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4ef6b4ceb4ff607ecd31b7e41708595" id="r_ae4ef6b4ceb4ff607ecd31b7e41708595"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae4ef6b4ceb4ff607ecd31b7e41708595">SSI_SR_RFF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ae4ef6b4ceb4ff607ecd31b7e41708595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37444ebe7dd20a16064f0472c9a13e9b" id="r_a37444ebe7dd20a16064f0472c9a13e9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a37444ebe7dd20a16064f0472c9a13e9b">SSI_SR_RFF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a37444ebe7dd20a16064f0472c9a13e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf1896ba0e3e93cd32ad6a7bd00685d2" id="r_aaf1896ba0e3e93cd32ad6a7bd00685d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaf1896ba0e3e93cd32ad6a7bd00685d2">SSI_SR_RFNE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aaf1896ba0e3e93cd32ad6a7bd00685d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083493a85b3192a2bd7067fdd2fb6ee2" id="r_a083493a85b3192a2bd7067fdd2fb6ee2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a083493a85b3192a2bd7067fdd2fb6ee2">SSI_SR_RFNE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a083493a85b3192a2bd7067fdd2fb6ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ba04443c18cc232685ce53e4e02cb4" id="r_a59ba04443c18cc232685ce53e4e02cb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a59ba04443c18cc232685ce53e4e02cb4">SSI_SR_RFNE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a59ba04443c18cc232685ce53e4e02cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59caa980d42e37091fd13ed33fea48ac" id="r_a59caa980d42e37091fd13ed33fea48ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a59caa980d42e37091fd13ed33fea48ac">SSI_SR_RFNE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a59caa980d42e37091fd13ed33fea48ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5206292a58f873099f3fe76d1fefb9b" id="r_ad5206292a58f873099f3fe76d1fefb9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad5206292a58f873099f3fe76d1fefb9b">SSI_SR_RFNE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad5206292a58f873099f3fe76d1fefb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae040d247b0467ea3a19e4c93240f701e" id="r_ae040d247b0467ea3a19e4c93240f701e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae040d247b0467ea3a19e4c93240f701e">SSI_SR_TFE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae040d247b0467ea3a19e4c93240f701e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0ebd3f33e83a9fcb56b85b9b4ebeab" id="r_aac0ebd3f33e83a9fcb56b85b9b4ebeab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aac0ebd3f33e83a9fcb56b85b9b4ebeab">SSI_SR_TFE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aac0ebd3f33e83a9fcb56b85b9b4ebeab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47f013bf4a19005526d8bad77181746" id="r_ae47f013bf4a19005526d8bad77181746"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ae47f013bf4a19005526d8bad77181746">SSI_SR_TFE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae47f013bf4a19005526d8bad77181746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d29415d9976074c71d3450747afd128" id="r_a5d29415d9976074c71d3450747afd128"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5d29415d9976074c71d3450747afd128">SSI_SR_TFE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a5d29415d9976074c71d3450747afd128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e2ee24e26600d8af17bfa802461208" id="r_a03e2ee24e26600d8af17bfa802461208"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a03e2ee24e26600d8af17bfa802461208">SSI_SR_TFE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a03e2ee24e26600d8af17bfa802461208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d03ccead4428d96d29d4d665ce953e9" id="r_a5d03ccead4428d96d29d4d665ce953e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5d03ccead4428d96d29d4d665ce953e9">SSI_SR_TFNF_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5d03ccead4428d96d29d4d665ce953e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc6f8169f8a60767b03acc779746a7a" id="r_abcc6f8169f8a60767b03acc779746a7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abcc6f8169f8a60767b03acc779746a7a">SSI_SR_TFNF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:abcc6f8169f8a60767b03acc779746a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372b6463daa2c28179852042ddd90cd1" id="r_a372b6463daa2c28179852042ddd90cd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a372b6463daa2c28179852042ddd90cd1">SSI_SR_TFNF_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a372b6463daa2c28179852042ddd90cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b9dfc30815829feacd556e57d81d7e" id="r_a72b9dfc30815829feacd556e57d81d7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a72b9dfc30815829feacd556e57d81d7e">SSI_SR_TFNF_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a72b9dfc30815829feacd556e57d81d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15b8c29b0a650c827394423cbe12fde3" id="r_a15b8c29b0a650c827394423cbe12fde3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a15b8c29b0a650c827394423cbe12fde3">SSI_SR_TFNF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15b8c29b0a650c827394423cbe12fde3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8316fafa9c36f35c585af76994284871" id="r_a8316fafa9c36f35c585af76994284871"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8316fafa9c36f35c585af76994284871">SSI_SR_TXE_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8316fafa9c36f35c585af76994284871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60985d68cc71f00d07ded228f7795f35" id="r_a60985d68cc71f00d07ded228f7795f35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a60985d68cc71f00d07ded228f7795f35">SSI_SR_TXE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a60985d68cc71f00d07ded228f7795f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6e7a085746400ecbfa3b3c679c14a2" id="r_a8c6e7a085746400ecbfa3b3c679c14a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8c6e7a085746400ecbfa3b3c679c14a2">SSI_SR_TXE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8c6e7a085746400ecbfa3b3c679c14a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7534454b26f4a5f26e597fd43e7538" id="r_a0e7534454b26f4a5f26e597fd43e7538"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0e7534454b26f4a5f26e597fd43e7538">SSI_SR_TXE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0e7534454b26f4a5f26e597fd43e7538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c7bee8b7732253ba3fe983c8b53d809" id="r_a0c7bee8b7732253ba3fe983c8b53d809"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a0c7bee8b7732253ba3fe983c8b53d809">SSI_SR_TXE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0c7bee8b7732253ba3fe983c8b53d809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6126ef786bb2136f11007c7c92e634d" id="r_ad6126ef786bb2136f11007c7c92e634d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad6126ef786bb2136f11007c7c92e634d">SSI_SSI_VERSION_ID_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad6126ef786bb2136f11007c7c92e634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7574d8cc800ff855780a296dc34daf47" id="r_a7574d8cc800ff855780a296dc34daf47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7574d8cc800ff855780a296dc34daf47">SSI_SSI_VERSION_ID_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td></tr>
<tr class="separator:a7574d8cc800ff855780a296dc34daf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4e5a9d96af7d36d8ff47c7f74b8902" id="r_adf4e5a9d96af7d36d8ff47c7f74b8902"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#adf4e5a9d96af7d36d8ff47c7f74b8902">SSI_SSI_VERSION_ID_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3430312a)</td></tr>
<tr class="separator:adf4e5a9d96af7d36d8ff47c7f74b8902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d59d70bcff6fefcb0ab01c6a15f044" id="r_aa8d59d70bcff6fefcb0ab01c6a15f044"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa8d59d70bcff6fefcb0ab01c6a15f044">SSI_SSI_VERSION_ID_SSI_COMP_VERSION_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa8d59d70bcff6fefcb0ab01c6a15f044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9ef9e4466f95fea7259320b31b4abb" id="r_a9a9ef9e4466f95fea7259320b31b4abb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a9a9ef9e4466f95fea7259320b31b4abb">SSI_SSI_VERSION_ID_SSI_COMP_VERSION_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a9a9ef9e4466f95fea7259320b31b4abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b88594d0de9c730c2e3df3483ebf3a" id="r_a68b88594d0de9c730c2e3df3483ebf3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a68b88594d0de9c730c2e3df3483ebf3a">SSI_SSI_VERSION_ID_SSI_COMP_VERSION_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a68b88594d0de9c730c2e3df3483ebf3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34da0d338c5b2e96c84d755d9963a4b4" id="r_a34da0d338c5b2e96c84d755d9963a4b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a34da0d338c5b2e96c84d755d9963a4b4">SSI_SSI_VERSION_ID_SSI_COMP_VERSION_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a34da0d338c5b2e96c84d755d9963a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04f22346157450358a6f1fa09113681" id="r_ac04f22346157450358a6f1fa09113681"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac04f22346157450358a6f1fa09113681">SSI_SSI_VERSION_ID_SSI_COMP_VERSION_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3430312a)</td></tr>
<tr class="separator:ac04f22346157450358a6f1fa09113681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70780cc09a96422297336f0643c8febc" id="r_a70780cc09a96422297336f0643c8febc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a70780cc09a96422297336f0643c8febc">SSI_SSIENR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a70780cc09a96422297336f0643c8febc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefdf51bf893adafbe79caa5e01fcdd2a" id="r_aefdf51bf893adafbe79caa5e01fcdd2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aefdf51bf893adafbe79caa5e01fcdd2a">SSI_SSIENR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aefdf51bf893adafbe79caa5e01fcdd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10924bac8caec9d013e4752358cd8aa7" id="r_a10924bac8caec9d013e4752358cd8aa7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a10924bac8caec9d013e4752358cd8aa7">SSI_SSIENR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a10924bac8caec9d013e4752358cd8aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb98a83ef9be226fc6bf602aefa7d8ec" id="r_afb98a83ef9be226fc6bf602aefa7d8ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afb98a83ef9be226fc6bf602aefa7d8ec">SSI_SSIENR_SSI_EN_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:afb98a83ef9be226fc6bf602aefa7d8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05d47e8a49b26789ac05b791f02d9be" id="r_ad05d47e8a49b26789ac05b791f02d9be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ad05d47e8a49b26789ac05b791f02d9be">SSI_SSIENR_SSI_EN_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ad05d47e8a49b26789ac05b791f02d9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2b92a45009fb1446ebff634059a6de" id="r_aba2b92a45009fb1446ebff634059a6de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aba2b92a45009fb1446ebff634059a6de">SSI_SSIENR_SSI_EN_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aba2b92a45009fb1446ebff634059a6de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cac5e26a300ea07c92dbbbd26423cdc" id="r_a2cac5e26a300ea07c92dbbbd26423cdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2cac5e26a300ea07c92dbbbd26423cdc">SSI_SSIENR_SSI_EN_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2cac5e26a300ea07c92dbbbd26423cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c0dab211a55ad82eb13b4009573c1d" id="r_ac2c0dab211a55ad82eb13b4009573c1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ac2c0dab211a55ad82eb13b4009573c1d">SSI_SSIENR_SSI_EN_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac2c0dab211a55ad82eb13b4009573c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669f48170b9ee922a4aca5bf5bc67b1d" id="r_a669f48170b9ee922a4aca5bf5bc67b1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a669f48170b9ee922a4aca5bf5bc67b1d">SSI_TXD_DRIVE_EDGE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a669f48170b9ee922a4aca5bf5bc67b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e23695211b3f2e1dc6c7c14b1dffa26" id="r_a3e23695211b3f2e1dc6c7c14b1dffa26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3e23695211b3f2e1dc6c7c14b1dffa26">SSI_TXD_DRIVE_EDGE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f8)</td></tr>
<tr class="separator:a3e23695211b3f2e1dc6c7c14b1dffa26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8569c74daef97e6b342af9d3362a243" id="r_ab8569c74daef97e6b342af9d3362a243"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#ab8569c74daef97e6b342af9d3362a243">SSI_TXD_DRIVE_EDGE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ab8569c74daef97e6b342af9d3362a243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a2c05321169b2e79aad1fc2470dd3c" id="r_aa9a2c05321169b2e79aad1fc2470dd3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa9a2c05321169b2e79aad1fc2470dd3c">SSI_TXD_DRIVE_EDGE_TDE_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa9a2c05321169b2e79aad1fc2470dd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc78cc3f259125c370c35fd6f5834c0" id="r_abfc78cc3f259125c370c35fd6f5834c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abfc78cc3f259125c370c35fd6f5834c0">SSI_TXD_DRIVE_EDGE_TDE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:abfc78cc3f259125c370c35fd6f5834c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70dc25181f605e7c9d37dd44047d98a6" id="r_a70dc25181f605e7c9d37dd44047d98a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a70dc25181f605e7c9d37dd44047d98a6">SSI_TXD_DRIVE_EDGE_TDE_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a70dc25181f605e7c9d37dd44047d98a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628fd4a7dd24b749070e2ccb3ac54298" id="r_a628fd4a7dd24b749070e2ccb3ac54298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a628fd4a7dd24b749070e2ccb3ac54298">SSI_TXD_DRIVE_EDGE_TDE_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a628fd4a7dd24b749070e2ccb3ac54298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf9824b6fc2b36ed0a374c49fe0480f" id="r_a8bf9824b6fc2b36ed0a374c49fe0480f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a8bf9824b6fc2b36ed0a374c49fe0480f">SSI_TXD_DRIVE_EDGE_TDE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a8bf9824b6fc2b36ed0a374c49fe0480f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3261177085f5034876ccb3bf1a6e82a4" id="r_a3261177085f5034876ccb3bf1a6e82a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3261177085f5034876ccb3bf1a6e82a4">SSI_TXFLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a3261177085f5034876ccb3bf1a6e82a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b426f09968ae02e4ec1191cd21d8b45" id="r_a6b426f09968ae02e4ec1191cd21d8b45"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a6b426f09968ae02e4ec1191cd21d8b45">SSI_TXFLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a6b426f09968ae02e4ec1191cd21d8b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa8752d60aefcaaa4b94dcf2a36e110b" id="r_aaa8752d60aefcaaa4b94dcf2a36e110b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aaa8752d60aefcaaa4b94dcf2a36e110b">SSI_TXFLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aaa8752d60aefcaaa4b94dcf2a36e110b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc0546324273bd144f9df8242ed664e" id="r_a3cc0546324273bd144f9df8242ed664e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3cc0546324273bd144f9df8242ed664e">SSI_TXFLR_TFTFL_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3cc0546324273bd144f9df8242ed664e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8762a59d9ba826186bc5d541943df5" id="r_aca8762a59d9ba826186bc5d541943df5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aca8762a59d9ba826186bc5d541943df5">SSI_TXFLR_TFTFL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aca8762a59d9ba826186bc5d541943df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadfb7ee0897589205fb5075aa31ec400" id="r_aadfb7ee0897589205fb5075aa31ec400"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aadfb7ee0897589205fb5075aa31ec400">SSI_TXFLR_TFTFL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aadfb7ee0897589205fb5075aa31ec400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1b821ca3283d441eb766acb7ab7ba9" id="r_a4f1b821ca3283d441eb766acb7ab7ba9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a4f1b821ca3283d441eb766acb7ab7ba9">SSI_TXFLR_TFTFL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a4f1b821ca3283d441eb766acb7ab7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df37ba53725b31ab59fabbd5d5d80f3" id="r_a3df37ba53725b31ab59fabbd5d5d80f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3df37ba53725b31ab59fabbd5d5d80f3">SSI_TXFLR_TFTFL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a3df37ba53725b31ab59fabbd5d5d80f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ac90afd990f268e72438881e2e85e7" id="r_af0ac90afd990f268e72438881e2e85e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af0ac90afd990f268e72438881e2e85e7">SSI_TXFTLR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:af0ac90afd990f268e72438881e2e85e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fa7211b74510622f7ca1be31a5792c" id="r_a35fa7211b74510622f7ca1be31a5792c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a35fa7211b74510622f7ca1be31a5792c">SSI_TXFTLR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a35fa7211b74510622f7ca1be31a5792c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb224983c62faa1c8dfff245db0f1aaf" id="r_abb224983c62faa1c8dfff245db0f1aaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#abb224983c62faa1c8dfff245db0f1aaf">SSI_TXFTLR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:abb224983c62faa1c8dfff245db0f1aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7d17a3b3a12897b55908ccd35b31aa" id="r_a3e7d17a3b3a12897b55908ccd35b31aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a3e7d17a3b3a12897b55908ccd35b31aa">SSI_TXFTLR_TFT_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3e7d17a3b3a12897b55908ccd35b31aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0822b0c0a8841ebc37fd8cbedf2008" id="r_afd0822b0c0a8841ebc37fd8cbedf2008"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#afd0822b0c0a8841ebc37fd8cbedf2008">SSI_TXFTLR_TFT_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:afd0822b0c0a8841ebc37fd8cbedf2008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff7b34ab7893e7ae760e87ab1a43bca" id="r_a7ff7b34ab7893e7ae760e87ab1a43bca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a7ff7b34ab7893e7ae760e87ab1a43bca">SSI_TXFTLR_TFT_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a7ff7b34ab7893e7ae760e87ab1a43bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e52abe76f2ef3e28d20b34c8db059b" id="r_a44e52abe76f2ef3e28d20b34c8db059b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a44e52abe76f2ef3e28d20b34c8db059b">SSI_TXFTLR_TFT_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a44e52abe76f2ef3e28d20b34c8db059b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5823882f1bbaffd3625f98bf6a3b2ecc" id="r_a5823882f1bbaffd3625f98bf6a3b2ecc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a5823882f1bbaffd3625f98bf6a3b2ecc">SSI_TXFTLR_TFT_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a5823882f1bbaffd3625f98bf6a3b2ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149a0b9dc4ab7ea6404e3d9fe406ea11" id="r_a149a0b9dc4ab7ea6404e3d9fe406ea11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a149a0b9dc4ab7ea6404e3d9fe406ea11">SSI_TXOICR_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a149a0b9dc4ab7ea6404e3d9fe406ea11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af30601c3fed6442ca117fe93625d17f8" id="r_af30601c3fed6442ca117fe93625d17f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#af30601c3fed6442ca117fe93625d17f8">SSI_TXOICR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af30601c3fed6442ca117fe93625d17f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626da2ff3af19229e170c7ae545f119c" id="r_a626da2ff3af19229e170c7ae545f119c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a626da2ff3af19229e170c7ae545f119c">SSI_TXOICR_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a626da2ff3af19229e170c7ae545f119c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d23bfde2adceccf7f1627d67c4c4706" id="r_a2d23bfde2adceccf7f1627d67c4c4706"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2d23bfde2adceccf7f1627d67c4c4706">SSI_TXOICR_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2d23bfde2adceccf7f1627d67c4c4706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffe385f3dd3700643d8ab9327b3f760" id="r_a2ffe385f3dd3700643d8ab9327b3f760"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#a2ffe385f3dd3700643d8ab9327b3f760">SSI_TXOICR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a2ffe385f3dd3700643d8ab9327b3f760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82763011b5c4b13dcf0ec8d918a480a" id="r_aa82763011b5c4b13dcf0ec8d918a480a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html#aa82763011b5c4b13dcf0ec8d918a480a">SSI_TXOICR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa82763011b5c4b13dcf0ec8d918a480a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a0f7b0606c75b61d5c152e1fb73243d84" name="a0f7b0606c75b61d5c152e1fb73243d84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f7b0606c75b61d5c152e1fb73243d84">&#9670;&#160;</a></span>SSI_BAUDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_BAUDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac55e7e301dc498d69e1affed2b2cd769" name="ac55e7e301dc498d69e1affed2b2cd769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55e7e301dc498d69e1affed2b2cd769">&#9670;&#160;</a></span>SSI_BAUDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_BAUDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9fa9fcb41c4ba7727f20771de66bbf0" name="ac9fa9fcb41c4ba7727f20771de66bbf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9fa9fcb41c4ba7727f20771de66bbf0">&#9670;&#160;</a></span>SSI_BAUDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_BAUDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ede319e15c84fd636b5dd9adf216843" name="a7ede319e15c84fd636b5dd9adf216843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ede319e15c84fd636b5dd9adf216843">&#9670;&#160;</a></span>SSI_BAUDR_SCKDV_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_BAUDR_SCKDV_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae4aaec9f839a0a70116f583bb21c9ed" name="aae4aaec9f839a0a70116f583bb21c9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4aaec9f839a0a70116f583bb21c9ed">&#9670;&#160;</a></span>SSI_BAUDR_SCKDV_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_BAUDR_SCKDV_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a618b53056394970eee5ef21e31ff2ee8" name="a618b53056394970eee5ef21e31ff2ee8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a618b53056394970eee5ef21e31ff2ee8">&#9670;&#160;</a></span>SSI_BAUDR_SCKDV_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_BAUDR_SCKDV_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a198097fd94fddcaab1d34d07ad80b18e" name="a198097fd94fddcaab1d34d07ad80b18e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198097fd94fddcaab1d34d07ad80b18e">&#9670;&#160;</a></span>SSI_BAUDR_SCKDV_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_BAUDR_SCKDV_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fbf5cbbc757144cac086fd8c7fbd140" name="a1fbf5cbbc757144cac086fd8c7fbd140"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fbf5cbbc757144cac086fd8c7fbd140">&#9670;&#160;</a></span>SSI_BAUDR_SCKDV_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_BAUDR_SCKDV_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2d3a6c03efa35c9d73fe04573298526" name="ac2d3a6c03efa35c9d73fe04573298526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2d3a6c03efa35c9d73fe04573298526">&#9670;&#160;</a></span>SSI_CTRLR0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x017fffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae51b81f5fe67bc613c9072d9967d5d" name="abae51b81f5fe67bc613c9072d9967d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae51b81f5fe67bc613c9072d9967d5d">&#9670;&#160;</a></span>SSI_CTRLR0_CFS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_CFS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02c9e75b2c3de4ade8f3e2b1dd439b7f" name="a02c9e75b2c3de4ade8f3e2b1dd439b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02c9e75b2c3de4ade8f3e2b1dd439b7f">&#9670;&#160;</a></span>SSI_CTRLR0_CFS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_CFS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000f000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1409ba31452b1bd5326bb1303f05d16a" name="a1409ba31452b1bd5326bb1303f05d16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1409ba31452b1bd5326bb1303f05d16a">&#9670;&#160;</a></span>SSI_CTRLR0_CFS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_CFS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7be14e54b8ff093302f7600c98084350" name="a7be14e54b8ff093302f7600c98084350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be14e54b8ff093302f7600c98084350">&#9670;&#160;</a></span>SSI_CTRLR0_CFS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_CFS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a217a5645851a0f98a7674ca05b023af0" name="a217a5645851a0f98a7674ca05b023af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217a5645851a0f98a7674ca05b023af0">&#9670;&#160;</a></span>SSI_CTRLR0_CFS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_CFS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ef46a6274ba218bc61cdcd750fa0810" name="a4ef46a6274ba218bc61cdcd750fa0810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ef46a6274ba218bc61cdcd750fa0810">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_32_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_32_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a732dc9fae038bf8d3c61b96682de975d" name="a732dc9fae038bf8d3c61b96682de975d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732dc9fae038bf8d3c61b96682de975d">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_32_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_32_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x001f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c0f487f5bd488d367497e43117f3daf" name="a8c0f487f5bd488d367497e43117f3daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0f487f5bd488d367497e43117f3daf">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_32_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_32_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba7c1f04ed5b0bca859b9602d47ef62" name="a8ba7c1f04ed5b0bca859b9602d47ef62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba7c1f04ed5b0bca859b9602d47ef62">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_32_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_32_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb338386f5e0c5531e88ec2481a9edc0" name="abb338386f5e0c5531e88ec2481a9edc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb338386f5e0c5531e88ec2481a9edc0">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_32_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_32_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00562984eb037cb919dda6a4495a4d1e" name="a00562984eb037cb919dda6a4495a4d1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00562984eb037cb919dda6a4495a4d1e">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d6d31d872f4febd74c22160102b316a" name="a6d6d31d872f4febd74c22160102b316a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6d31d872f4febd74c22160102b316a">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad54d84c25dea8d1e4f79f23962bdf35" name="aad54d84c25dea8d1e4f79f23962bdf35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad54d84c25dea8d1e4f79f23962bdf35">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeee4cc9559c8396f1dfc96e0776dc698" name="aeee4cc9559c8396f1dfc96e0776dc698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee4cc9559c8396f1dfc96e0776dc698">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6e55a9d19fc7093916b8e62fbaa5322" name="aa6e55a9d19fc7093916b8e62fbaa5322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e55a9d19fc7093916b8e62fbaa5322">&#9670;&#160;</a></span>SSI_CTRLR0_DFS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_DFS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1968d60969d57ca1a78f069851070bf6" name="a1968d60969d57ca1a78f069851070bf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1968d60969d57ca1a78f069851070bf6">&#9670;&#160;</a></span>SSI_CTRLR0_FRF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_FRF_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81eb98c6d9899fef22c71d4b95a51cf2" name="a81eb98c6d9899fef22c71d4b95a51cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81eb98c6d9899fef22c71d4b95a51cf2">&#9670;&#160;</a></span>SSI_CTRLR0_FRF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_FRF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69300db516d2210abcf4445504eb050b" name="a69300db516d2210abcf4445504eb050b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69300db516d2210abcf4445504eb050b">&#9670;&#160;</a></span>SSI_CTRLR0_FRF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_FRF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc5acd3a2b3c9c98d4a8034e1bb5df14" name="adc5acd3a2b3c9c98d4a8034e1bb5df14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc5acd3a2b3c9c98d4a8034e1bb5df14">&#9670;&#160;</a></span>SSI_CTRLR0_FRF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_FRF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ed81c7dac5c1d229fd358a89046f6f7" name="a8ed81c7dac5c1d229fd358a89046f6f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed81c7dac5c1d229fd358a89046f6f7">&#9670;&#160;</a></span>SSI_CTRLR0_FRF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_FRF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c7bb570b5100e291459742dbce26f02" name="a8c7bb570b5100e291459742dbce26f02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c7bb570b5100e291459742dbce26f02">&#9670;&#160;</a></span>SSI_CTRLR0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="ae23fab6dbd13d4c392cd123e74ff1a41" name="ae23fab6dbd13d4c392cd123e74ff1a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae23fab6dbd13d4c392cd123e74ff1a41">&#9670;&#160;</a></span>SSI_CTRLR0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a083a6369c15788ce48354ac9b3901da8" name="a083a6369c15788ce48354ac9b3901da8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a083a6369c15788ce48354ac9b3901da8">&#9670;&#160;</a></span>SSI_CTRLR0_SCPH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dff5097506a8c935788dd5caa926d51" name="a7dff5097506a8c935788dd5caa926d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dff5097506a8c935788dd5caa926d51">&#9670;&#160;</a></span>SSI_CTRLR0_SCPH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c42d4bc353c560b230c3e8975df8ba8" name="a8c42d4bc353c560b230c3e8975df8ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c42d4bc353c560b230c3e8975df8ba8">&#9670;&#160;</a></span>SSI_CTRLR0_SCPH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf7c6ba69490672497b83380e2698fbf" name="acf7c6ba69490672497b83380e2698fbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf7c6ba69490672497b83380e2698fbf">&#9670;&#160;</a></span>SSI_CTRLR0_SCPH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae29931ebb8733878037c2d09e38e7131" name="ae29931ebb8733878037c2d09e38e7131"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29931ebb8733878037c2d09e38e7131">&#9670;&#160;</a></span>SSI_CTRLR0_SCPH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af484845a8fdac6c673323a45455eb26f" name="af484845a8fdac6c673323a45455eb26f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af484845a8fdac6c673323a45455eb26f">&#9670;&#160;</a></span>SSI_CTRLR0_SCPOL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPOL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f68fa9b7cc729404dfab314ae9cc086" name="a4f68fa9b7cc729404dfab314ae9cc086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f68fa9b7cc729404dfab314ae9cc086">&#9670;&#160;</a></span>SSI_CTRLR0_SCPOL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPOL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22953587de72731ced9d4605d67007cc" name="a22953587de72731ced9d4605d67007cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22953587de72731ced9d4605d67007cc">&#9670;&#160;</a></span>SSI_CTRLR0_SCPOL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPOL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b60979e1b6c25c24d7561e8024bd2b4" name="a3b60979e1b6c25c24d7561e8024bd2b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b60979e1b6c25c24d7561e8024bd2b4">&#9670;&#160;</a></span>SSI_CTRLR0_SCPOL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPOL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bce0b4b1f13129f9c4275df2bc54ad2" name="a1bce0b4b1f13129f9c4275df2bc54ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bce0b4b1f13129f9c4275df2bc54ad2">&#9670;&#160;</a></span>SSI_CTRLR0_SCPOL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SCPOL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a172962e46e049d68f29650847fa0c7f8" name="a172962e46e049d68f29650847fa0c7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a172962e46e049d68f29650847fa0c7f8">&#9670;&#160;</a></span>SSI_CTRLR0_SLV_OE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SLV_OE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19de27c48266837385f850a9397178a2" name="a19de27c48266837385f850a9397178a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19de27c48266837385f850a9397178a2">&#9670;&#160;</a></span>SSI_CTRLR0_SLV_OE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SLV_OE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2160d6c34780743323e5c8b33b1b53a3" name="a2160d6c34780743323e5c8b33b1b53a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2160d6c34780743323e5c8b33b1b53a3">&#9670;&#160;</a></span>SSI_CTRLR0_SLV_OE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SLV_OE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2d7f09f1ea2172796aa398b659dd20c" name="aa2d7f09f1ea2172796aa398b659dd20c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d7f09f1ea2172796aa398b659dd20c">&#9670;&#160;</a></span>SSI_CTRLR0_SLV_OE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SLV_OE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d0692270e28a6f443ea2ca8f7ad800e" name="a7d0692270e28a6f443ea2ca8f7ad800e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0692270e28a6f443ea2ca8f7ad800e">&#9670;&#160;</a></span>SSI_CTRLR0_SLV_OE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SLV_OE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a203ec3fd2834a77a0128524ef9d52ff9" name="a203ec3fd2834a77a0128524ef9d52ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203ec3fd2834a77a0128524ef9d52ff9">&#9670;&#160;</a></span>SSI_CTRLR0_SPI_FRF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SPI_FRF_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a730ec3675e449244a19e6de2a3cdb860" name="a730ec3675e449244a19e6de2a3cdb860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730ec3675e449244a19e6de2a3cdb860">&#9670;&#160;</a></span>SSI_CTRLR0_SPI_FRF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SPI_FRF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00600000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d459588ecc2414e2e568847322ee0b7" name="a7d459588ecc2414e2e568847322ee0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d459588ecc2414e2e568847322ee0b7">&#9670;&#160;</a></span>SSI_CTRLR0_SPI_FRF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SPI_FRF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2933e849ca69cde2e9a63754b8b412b" name="ad2933e849ca69cde2e9a63754b8b412b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2933e849ca69cde2e9a63754b8b412b">&#9670;&#160;</a></span>SSI_CTRLR0_SPI_FRF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SPI_FRF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af595a55b17f6a58a7ac10571226927b5" name="af595a55b17f6a58a7ac10571226927b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af595a55b17f6a58a7ac10571226927b5">&#9670;&#160;</a></span>SSI_CTRLR0_SPI_FRF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SPI_FRF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a9390f78f914182d7c9b60c3db58e4c" name="a3a9390f78f914182d7c9b60c3db58e4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9390f78f914182d7c9b60c3db58e4c">&#9670;&#160;</a></span>SSI_CTRLR0_SPI_FRF_VALUE_DUAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SPI_FRF_VALUE_DUAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc7ca834ffb6d3b57df140009cf4ad2c" name="abc7ca834ffb6d3b57df140009cf4ad2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7ca834ffb6d3b57df140009cf4ad2c">&#9670;&#160;</a></span>SSI_CTRLR0_SPI_FRF_VALUE_QUAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SPI_FRF_VALUE_QUAD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6dbbae21fb2f0bc4932a66c14812568" name="ae6dbbae21fb2f0bc4932a66c14812568"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6dbbae21fb2f0bc4932a66c14812568">&#9670;&#160;</a></span>SSI_CTRLR0_SPI_FRF_VALUE_STD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SPI_FRF_VALUE_STD&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a340ceedab40b7d8b4b46b3b82b656546" name="a340ceedab40b7d8b4b46b3b82b656546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a340ceedab40b7d8b4b46b3b82b656546">&#9670;&#160;</a></span>SSI_CTRLR0_SRL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SRL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a69be5d1a14bcc95c1f053f8a65265d" name="a5a69be5d1a14bcc95c1f053f8a65265d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a69be5d1a14bcc95c1f053f8a65265d">&#9670;&#160;</a></span>SSI_CTRLR0_SRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa46f0f31e18ceb9475d35c3a5a772fc9" name="aa46f0f31e18ceb9475d35c3a5a772fc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa46f0f31e18ceb9475d35c3a5a772fc9">&#9670;&#160;</a></span>SSI_CTRLR0_SRL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SRL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af368b4eb3dda7b7074428cc373e54cf1" name="af368b4eb3dda7b7074428cc373e54cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af368b4eb3dda7b7074428cc373e54cf1">&#9670;&#160;</a></span>SSI_CTRLR0_SRL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SRL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9acf38d7b6acaa3e2cba69202823d453" name="a9acf38d7b6acaa3e2cba69202823d453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9acf38d7b6acaa3e2cba69202823d453">&#9670;&#160;</a></span>SSI_CTRLR0_SRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97cb32694d17c8646b2428b1dc40c226" name="a97cb32694d17c8646b2428b1dc40c226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97cb32694d17c8646b2428b1dc40c226">&#9670;&#160;</a></span>SSI_CTRLR0_SSTE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SSTE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a422db6109c2fb63ec0d6fc4ab58cf739" name="a422db6109c2fb63ec0d6fc4ab58cf739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422db6109c2fb63ec0d6fc4ab58cf739">&#9670;&#160;</a></span>SSI_CTRLR0_SSTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SSTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29daf9591a6a2babe3ccc5cca3ab4571" name="a29daf9591a6a2babe3ccc5cca3ab4571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29daf9591a6a2babe3ccc5cca3ab4571">&#9670;&#160;</a></span>SSI_CTRLR0_SSTE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SSTE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afffd03f708e3d28d7327dfab40992e23" name="afffd03f708e3d28d7327dfab40992e23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afffd03f708e3d28d7327dfab40992e23">&#9670;&#160;</a></span>SSI_CTRLR0_SSTE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SSTE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac465ad2543a90123e8bcd870fb616e15" name="ac465ad2543a90123e8bcd870fb616e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac465ad2543a90123e8bcd870fb616e15">&#9670;&#160;</a></span>SSI_CTRLR0_SSTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_SSTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec70f2beed0646b9a659c925b99d34cd" name="aec70f2beed0646b9a659c925b99d34cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec70f2beed0646b9a659c925b99d34cd">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4d5b7641eb17b4c2138e3e6d9bba477" name="aa4d5b7641eb17b4c2138e3e6d9bba477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4d5b7641eb17b4c2138e3e6d9bba477">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba375f8a0a56b835ae932a77dc2c87d" name="a8ba375f8a0a56b835ae932a77dc2c87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba375f8a0a56b835ae932a77dc2c87d">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a2f6d2480a8757e2c27823942c42612" name="a1a2f6d2480a8757e2c27823942c42612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2f6d2480a8757e2c27823942c42612">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42d30655fbdd54b6913cdee88cecdf22" name="a42d30655fbdd54b6913cdee88cecdf22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d30655fbdd54b6913cdee88cecdf22">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84d36a961376d043970f14827931b752" name="a84d36a961376d043970f14827931b752"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d36a961376d043970f14827931b752">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_VALUE_EEPROM_READ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_VALUE_EEPROM_READ&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e231f25ce25525f0caab7167cf2ab9" name="ad0e231f25ce25525f0caab7167cf2ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e231f25ce25525f0caab7167cf2ab9">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_VALUE_RX_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_VALUE_RX_ONLY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d0de3d6a86980bf70ea167b60e24f92" name="a7d0de3d6a86980bf70ea167b60e24f92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0de3d6a86980bf70ea167b60e24f92">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_VALUE_TX_AND_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_VALUE_TX_AND_RX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0a7ba60455dace36c0f648f7d2de6d0" name="aa0a7ba60455dace36c0f648f7d2de6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0a7ba60455dace36c0f648f7d2de6d0">&#9670;&#160;</a></span>SSI_CTRLR0_TMOD_VALUE_TX_ONLY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR0_TMOD_VALUE_TX_ONLY&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43fd200ff504e130c997b4c6dc33a6c8" name="a43fd200ff504e130c997b4c6dc33a6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43fd200ff504e130c997b4c6dc33a6c8">&#9670;&#160;</a></span>SSI_CTRLR1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab06035e43c0cac2875ce8e8b3ebfed4a" name="ab06035e43c0cac2875ce8e8b3ebfed4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab06035e43c0cac2875ce8e8b3ebfed4a">&#9670;&#160;</a></span>SSI_CTRLR1_NDF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR1_NDF_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c2780eca50798a741f9ab32e35553c7" name="a0c2780eca50798a741f9ab32e35553c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2780eca50798a741f9ab32e35553c7">&#9670;&#160;</a></span>SSI_CTRLR1_NDF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR1_NDF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000ffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9073dd2d8f4ba6dead07557f762db89b" name="a9073dd2d8f4ba6dead07557f762db89b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9073dd2d8f4ba6dead07557f762db89b">&#9670;&#160;</a></span>SSI_CTRLR1_NDF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR1_NDF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60bcfd6b6bba2b64e26f9efe3e89fc25" name="a60bcfd6b6bba2b64e26f9efe3e89fc25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60bcfd6b6bba2b64e26f9efe3e89fc25">&#9670;&#160;</a></span>SSI_CTRLR1_NDF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR1_NDF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0ce64cf427630c456b6fd30afd13abb" name="ad0ce64cf427630c456b6fd30afd13abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ce64cf427630c456b6fd30afd13abb">&#9670;&#160;</a></span>SSI_CTRLR1_NDF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR1_NDF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a694545d5d1c85372ad8f6faa7c15eccc" name="a694545d5d1c85372ad8f6faa7c15eccc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a694545d5d1c85372ad8f6faa7c15eccc">&#9670;&#160;</a></span>SSI_CTRLR1_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR1_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4b7a5f3ded1d33e00a3768f70b9f6b3" name="ad4b7a5f3ded1d33e00a3768f70b9f6b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4b7a5f3ded1d33e00a3768f70b9f6b3">&#9670;&#160;</a></span>SSI_CTRLR1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_CTRLR1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa450db917f7fe42758c28f959b3bd40f" name="aa450db917f7fe42758c28f959b3bd40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa450db917f7fe42758c28f959b3bd40f">&#9670;&#160;</a></span>SSI_DMACR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80aac42d68d79a2c0228c4c199341eb6" name="a80aac42d68d79a2c0228c4c199341eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80aac42d68d79a2c0228c4c199341eb6">&#9670;&#160;</a></span>SSI_DMACR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000004c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f19fce5ca36c55c9ed52c07d02a51ac" name="a8f19fce5ca36c55c9ed52c07d02a51ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f19fce5ca36c55c9ed52c07d02a51ac">&#9670;&#160;</a></span>SSI_DMACR_RDMAE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_RDMAE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ce133580fbddf42b19f6fcf210ee539" name="a0ce133580fbddf42b19f6fcf210ee539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce133580fbddf42b19f6fcf210ee539">&#9670;&#160;</a></span>SSI_DMACR_RDMAE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_RDMAE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45d9f02faecf217e5850780a5609091f" name="a45d9f02faecf217e5850780a5609091f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d9f02faecf217e5850780a5609091f">&#9670;&#160;</a></span>SSI_DMACR_RDMAE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_RDMAE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5190517167ead46d16a9fccf1cf61813" name="a5190517167ead46d16a9fccf1cf61813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5190517167ead46d16a9fccf1cf61813">&#9670;&#160;</a></span>SSI_DMACR_RDMAE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_RDMAE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6dece357aee21101bd98d9b3b60c6d2" name="aa6dece357aee21101bd98d9b3b60c6d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6dece357aee21101bd98d9b3b60c6d2">&#9670;&#160;</a></span>SSI_DMACR_RDMAE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_RDMAE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a352645a1f93c49987892a3da24455d21" name="a352645a1f93c49987892a3da24455d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a352645a1f93c49987892a3da24455d21">&#9670;&#160;</a></span>SSI_DMACR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1524711ab4c7235049ecf1e46c444947" name="a1524711ab4c7235049ecf1e46c444947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1524711ab4c7235049ecf1e46c444947">&#9670;&#160;</a></span>SSI_DMACR_TDMAE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_TDMAE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e08e281b1aa33439417cfaed6e132aa" name="a6e08e281b1aa33439417cfaed6e132aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e08e281b1aa33439417cfaed6e132aa">&#9670;&#160;</a></span>SSI_DMACR_TDMAE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_TDMAE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fb2eaa6d8c95eccee9ad710e16fc873" name="a0fb2eaa6d8c95eccee9ad710e16fc873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fb2eaa6d8c95eccee9ad710e16fc873">&#9670;&#160;</a></span>SSI_DMACR_TDMAE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_TDMAE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a92374c74ec8689d6568ee4dd425370" name="a2a92374c74ec8689d6568ee4dd425370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a92374c74ec8689d6568ee4dd425370">&#9670;&#160;</a></span>SSI_DMACR_TDMAE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_TDMAE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3709039f1f77ff2fb6271ff3cf63afd" name="ab3709039f1f77ff2fb6271ff3cf63afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3709039f1f77ff2fb6271ff3cf63afd">&#9670;&#160;</a></span>SSI_DMACR_TDMAE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMACR_TDMAE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ae4a06769117e6b503e60bdddcf2338" name="a9ae4a06769117e6b503e60bdddcf2338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ae4a06769117e6b503e60bdddcf2338">&#9670;&#160;</a></span>SSI_DMARDLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMARDLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9336b6d80503f575ef4930d70736f94f" name="a9336b6d80503f575ef4930d70736f94f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9336b6d80503f575ef4930d70736f94f">&#9670;&#160;</a></span>SSI_DMARDLR_DMARDL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMARDLR_DMARDL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4baef9bfdae84d50295f8952ca0028fe" name="a4baef9bfdae84d50295f8952ca0028fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4baef9bfdae84d50295f8952ca0028fe">&#9670;&#160;</a></span>SSI_DMARDLR_DMARDL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMARDLR_DMARDL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb44e5af69555a3fd926f7ca407faa73" name="abb44e5af69555a3fd926f7ca407faa73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb44e5af69555a3fd926f7ca407faa73">&#9670;&#160;</a></span>SSI_DMARDLR_DMARDL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMARDLR_DMARDL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6acd4dc02e68eed7aa63eff6d14d1bc" name="ad6acd4dc02e68eed7aa63eff6d14d1bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6acd4dc02e68eed7aa63eff6d14d1bc">&#9670;&#160;</a></span>SSI_DMARDLR_DMARDL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMARDLR_DMARDL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15feca52ca56398d2605690060acc8fa" name="a15feca52ca56398d2605690060acc8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15feca52ca56398d2605690060acc8fa">&#9670;&#160;</a></span>SSI_DMARDLR_DMARDL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMARDLR_DMARDL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb65890589faba640b0e7cab60eed649" name="adb65890589faba640b0e7cab60eed649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb65890589faba640b0e7cab60eed649">&#9670;&#160;</a></span>SSI_DMARDLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMARDLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000054)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3e3fc02fc7f3b848b022e5a9275249b" name="ab3e3fc02fc7f3b848b022e5a9275249b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e3fc02fc7f3b848b022e5a9275249b">&#9670;&#160;</a></span>SSI_DMARDLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMARDLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55cfa09033c987d1fdc649b090126ed4" name="a55cfa09033c987d1fdc649b090126ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55cfa09033c987d1fdc649b090126ed4">&#9670;&#160;</a></span>SSI_DMATDLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMATDLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa44e0d552936b425e36b4f5f60362b0d" name="aa44e0d552936b425e36b4f5f60362b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44e0d552936b425e36b4f5f60362b0d">&#9670;&#160;</a></span>SSI_DMATDLR_DMATDL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMATDLR_DMATDL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad98a849a024a7623f400742a6ad1699e" name="ad98a849a024a7623f400742a6ad1699e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98a849a024a7623f400742a6ad1699e">&#9670;&#160;</a></span>SSI_DMATDLR_DMATDL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMATDLR_DMATDL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d5bd1678fd7cc9bd28b0546f50836e" name="a61d5bd1678fd7cc9bd28b0546f50836e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d5bd1678fd7cc9bd28b0546f50836e">&#9670;&#160;</a></span>SSI_DMATDLR_DMATDL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMATDLR_DMATDL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaac5867be1beb406dc91a958a1eb089" name="aaaac5867be1beb406dc91a958a1eb089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaac5867be1beb406dc91a958a1eb089">&#9670;&#160;</a></span>SSI_DMATDLR_DMATDL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMATDLR_DMATDL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b49788a2b5d97fbc17131327ff49b87" name="a5b49788a2b5d97fbc17131327ff49b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b49788a2b5d97fbc17131327ff49b87">&#9670;&#160;</a></span>SSI_DMATDLR_DMATDL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMATDLR_DMATDL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b5db44039e443347a212cc7d1fa6d4a" name="a0b5db44039e443347a212cc7d1fa6d4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5db44039e443347a212cc7d1fa6d4a">&#9670;&#160;</a></span>SSI_DMATDLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMATDLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000050)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef09c793a1d76c0d6df9ebef955f817f" name="aef09c793a1d76c0d6df9ebef955f817f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef09c793a1d76c0d6df9ebef955f817f">&#9670;&#160;</a></span>SSI_DMATDLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DMATDLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace083a7048defa938e99e49eab70d469" name="ace083a7048defa938e99e49eab70d469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace083a7048defa938e99e49eab70d469">&#9670;&#160;</a></span>SSI_DR0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DR0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d9a2ddbabe643362bd3d411487dce7c" name="a0d9a2ddbabe643362bd3d411487dce7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9a2ddbabe643362bd3d411487dce7c">&#9670;&#160;</a></span>SSI_DR0_DR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DR0_DR_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6a05f7009b4b3a298e7a55dd72b389d" name="aa6a05f7009b4b3a298e7a55dd72b389d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a05f7009b4b3a298e7a55dd72b389d">&#9670;&#160;</a></span>SSI_DR0_DR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DR0_DR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f4745efded0b4ba8466bd0f8297e2f7" name="a1f4745efded0b4ba8466bd0f8297e2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f4745efded0b4ba8466bd0f8297e2f7">&#9670;&#160;</a></span>SSI_DR0_DR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DR0_DR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafbc7edfedee8628c62be7656cde087f" name="aafbc7edfedee8628c62be7656cde087f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafbc7edfedee8628c62be7656cde087f">&#9670;&#160;</a></span>SSI_DR0_DR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DR0_DR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cd7dc37b36e044f2c8134a957fa480d" name="a9cd7dc37b36e044f2c8134a957fa480d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd7dc37b36e044f2c8134a957fa480d">&#9670;&#160;</a></span>SSI_DR0_DR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DR0_DR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb23f17709ff57b1d15c307cd91c5b22" name="afb23f17709ff57b1d15c307cd91c5b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb23f17709ff57b1d15c307cd91c5b22">&#9670;&#160;</a></span>SSI_DR0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DR0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000060)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dfbc57660a9f8823c06b47794285eae" name="a5dfbc57660a9f8823c06b47794285eae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dfbc57660a9f8823c06b47794285eae">&#9670;&#160;</a></span>SSI_DR0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_DR0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c9d508233f0832f182523dd1e0c9248" name="a9c9d508233f0832f182523dd1e0c9248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c9d508233f0832f182523dd1e0c9248">&#9670;&#160;</a></span>SSI_ICR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ICR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc1a6183d28388e165bcc4113c5cae31" name="afc1a6183d28388e165bcc4113c5cae31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc1a6183d28388e165bcc4113c5cae31">&#9670;&#160;</a></span>SSI_ICR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ICR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a732c3234661c1457741a860688c1fc3e" name="a732c3234661c1457741a860688c1fc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732c3234661c1457741a860688c1fc3e">&#9670;&#160;</a></span>SSI_ICR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ICR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c6d15523f7c0012a5190148094bfe2d" name="a9c6d15523f7c0012a5190148094bfe2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c6d15523f7c0012a5190148094bfe2d">&#9670;&#160;</a></span>SSI_ICR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ICR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1e1dffd90253dad323d8aec88046c5a" name="ae1e1dffd90253dad323d8aec88046c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1e1dffd90253dad323d8aec88046c5a">&#9670;&#160;</a></span>SSI_ICR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ICR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000048)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49a5fded6412990a05590c259dc6e9e8" name="a49a5fded6412990a05590c259dc6e9e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a5fded6412990a05590c259dc6e9e8">&#9670;&#160;</a></span>SSI_ICR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ICR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00226decaee5c2a53067bbd0d11e895b" name="a00226decaee5c2a53067bbd0d11e895b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00226decaee5c2a53067bbd0d11e895b">&#9670;&#160;</a></span>SSI_IDR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IDR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a202f60b67f22726fcac47593de29f10d" name="a202f60b67f22726fcac47593de29f10d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202f60b67f22726fcac47593de29f10d">&#9670;&#160;</a></span>SSI_IDR_IDCODE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IDR_IDCODE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae86ac7f8b1dee0b478273747523d28df" name="ae86ac7f8b1dee0b478273747523d28df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86ac7f8b1dee0b478273747523d28df">&#9670;&#160;</a></span>SSI_IDR_IDCODE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IDR_IDCODE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84448d335e65a8f3f8c88dd27d6d8757" name="a84448d335e65a8f3f8c88dd27d6d8757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84448d335e65a8f3f8c88dd27d6d8757">&#9670;&#160;</a></span>SSI_IDR_IDCODE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IDR_IDCODE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94078c621dcd530715695e940b23967c" name="a94078c621dcd530715695e940b23967c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94078c621dcd530715695e940b23967c">&#9670;&#160;</a></span>SSI_IDR_IDCODE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IDR_IDCODE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a186f1f41144c73178b7c3536c0577c9d" name="a186f1f41144c73178b7c3536c0577c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186f1f41144c73178b7c3536c0577c9d">&#9670;&#160;</a></span>SSI_IDR_IDCODE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IDR_IDCODE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x51535049)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affec38268b4526c49e8d09b2052466f0" name="affec38268b4526c49e8d09b2052466f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affec38268b4526c49e8d09b2052466f0">&#9670;&#160;</a></span>SSI_IDR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IDR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000058)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ff6f15581c70ebf90146a204c52c13a" name="a2ff6f15581c70ebf90146a204c52c13a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff6f15581c70ebf90146a204c52c13a">&#9670;&#160;</a></span>SSI_IDR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IDR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x51535049)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a025c9d481b389fbe6803b29c7a05c55f" name="a025c9d481b389fbe6803b29c7a05c55f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a025c9d481b389fbe6803b29c7a05c55f">&#9670;&#160;</a></span>SSI_IMR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a549d762cc700d0b4a6b318a62c6b9787" name="a549d762cc700d0b4a6b318a62c6b9787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549d762cc700d0b4a6b318a62c6b9787">&#9670;&#160;</a></span>SSI_IMR_MSTIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_MSTIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41f4d2bcdac1a88e49c2394c52e78fd9" name="a41f4d2bcdac1a88e49c2394c52e78fd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f4d2bcdac1a88e49c2394c52e78fd9">&#9670;&#160;</a></span>SSI_IMR_MSTIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_MSTIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43940301ae32053b6ff686a4aa3ca44e" name="a43940301ae32053b6ff686a4aa3ca44e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43940301ae32053b6ff686a4aa3ca44e">&#9670;&#160;</a></span>SSI_IMR_MSTIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_MSTIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3456069f07e59711509fb930df8042d9" name="a3456069f07e59711509fb930df8042d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3456069f07e59711509fb930df8042d9">&#9670;&#160;</a></span>SSI_IMR_MSTIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_MSTIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24374abf61f55e1110b6096222bd3585" name="a24374abf61f55e1110b6096222bd3585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24374abf61f55e1110b6096222bd3585">&#9670;&#160;</a></span>SSI_IMR_MSTIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_MSTIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25c53bbff52da52ba19e8374e6254959" name="a25c53bbff52da52ba19e8374e6254959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c53bbff52da52ba19e8374e6254959">&#9670;&#160;</a></span>SSI_IMR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63ea9bd750681a41c4417e6fa06ef868" name="a63ea9bd750681a41c4417e6fa06ef868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ea9bd750681a41c4417e6fa06ef868">&#9670;&#160;</a></span>SSI_IMR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca29f49ddc4367087c7b1b4d2cb2960f" name="aca29f49ddc4367087c7b1b4d2cb2960f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca29f49ddc4367087c7b1b4d2cb2960f">&#9670;&#160;</a></span>SSI_IMR_RXFIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXFIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5767bc268fcd53a6f81923a9fae7413a" name="a5767bc268fcd53a6f81923a9fae7413a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5767bc268fcd53a6f81923a9fae7413a">&#9670;&#160;</a></span>SSI_IMR_RXFIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXFIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6f0db6c2fa334273957a7dbd46dfd7e" name="ad6f0db6c2fa334273957a7dbd46dfd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6f0db6c2fa334273957a7dbd46dfd7e">&#9670;&#160;</a></span>SSI_IMR_RXFIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXFIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e71ff940f082ef8247925ff4c61e65b" name="a4e71ff940f082ef8247925ff4c61e65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e71ff940f082ef8247925ff4c61e65b">&#9670;&#160;</a></span>SSI_IMR_RXFIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXFIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaa0e26140a79fa5177d804cf4189717" name="abaa0e26140a79fa5177d804cf4189717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaa0e26140a79fa5177d804cf4189717">&#9670;&#160;</a></span>SSI_IMR_RXFIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXFIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4ca95a04406d0b36ca09e6924e44ff6" name="aa4ca95a04406d0b36ca09e6924e44ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ca95a04406d0b36ca09e6924e44ff6">&#9670;&#160;</a></span>SSI_IMR_RXOIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXOIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d1dffd7ece387e2491dfd48d136e192" name="a7d1dffd7ece387e2491dfd48d136e192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1dffd7ece387e2491dfd48d136e192">&#9670;&#160;</a></span>SSI_IMR_RXOIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXOIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a499b64c01a64e91c210de0bbb5326998" name="a499b64c01a64e91c210de0bbb5326998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499b64c01a64e91c210de0bbb5326998">&#9670;&#160;</a></span>SSI_IMR_RXOIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXOIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab40560074e3c915755f0b2bb52af5b48" name="ab40560074e3c915755f0b2bb52af5b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab40560074e3c915755f0b2bb52af5b48">&#9670;&#160;</a></span>SSI_IMR_RXOIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXOIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1971fb1e0fff33d804851e5b6464204c" name="a1971fb1e0fff33d804851e5b6464204c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1971fb1e0fff33d804851e5b6464204c">&#9670;&#160;</a></span>SSI_IMR_RXOIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXOIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7069dfde626c5aca3fd5215d070ee05" name="aa7069dfde626c5aca3fd5215d070ee05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7069dfde626c5aca3fd5215d070ee05">&#9670;&#160;</a></span>SSI_IMR_RXUIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXUIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d6a7e6d3ceac35917af7fb4b6896112" name="a0d6a7e6d3ceac35917af7fb4b6896112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d6a7e6d3ceac35917af7fb4b6896112">&#9670;&#160;</a></span>SSI_IMR_RXUIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXUIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e105467a7ef5ddea8baacec7aca637f" name="a9e105467a7ef5ddea8baacec7aca637f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e105467a7ef5ddea8baacec7aca637f">&#9670;&#160;</a></span>SSI_IMR_RXUIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXUIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2420bc744de5f19624bec4944db17913" name="a2420bc744de5f19624bec4944db17913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2420bc744de5f19624bec4944db17913">&#9670;&#160;</a></span>SSI_IMR_RXUIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXUIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc5dd08b30531b4619eb0407a4e66f95" name="abc5dd08b30531b4619eb0407a4e66f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5dd08b30531b4619eb0407a4e66f95">&#9670;&#160;</a></span>SSI_IMR_RXUIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_RXUIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5793e08d9cbaa7cd5518056e75a94b87" name="a5793e08d9cbaa7cd5518056e75a94b87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5793e08d9cbaa7cd5518056e75a94b87">&#9670;&#160;</a></span>SSI_IMR_TXEIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXEIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a413dc48ba3833a0dae2ba55d2cc7e163" name="a413dc48ba3833a0dae2ba55d2cc7e163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413dc48ba3833a0dae2ba55d2cc7e163">&#9670;&#160;</a></span>SSI_IMR_TXEIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXEIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63ad1038472f9aa73de9c01653e05686" name="a63ad1038472f9aa73de9c01653e05686"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63ad1038472f9aa73de9c01653e05686">&#9670;&#160;</a></span>SSI_IMR_TXEIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXEIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5f3ee68c2c295b95244f89f47d80ba2" name="ab5f3ee68c2c295b95244f89f47d80ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5f3ee68c2c295b95244f89f47d80ba2">&#9670;&#160;</a></span>SSI_IMR_TXEIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXEIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b04821a9a0a21126986882c4660dbe8" name="a3b04821a9a0a21126986882c4660dbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b04821a9a0a21126986882c4660dbe8">&#9670;&#160;</a></span>SSI_IMR_TXEIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXEIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affdacd10384416fe5386696799df4b25" name="affdacd10384416fe5386696799df4b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affdacd10384416fe5386696799df4b25">&#9670;&#160;</a></span>SSI_IMR_TXOIM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXOIM_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5ab2b7e274a24f69c332f1ee71ab3cd" name="ab5ab2b7e274a24f69c332f1ee71ab3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5ab2b7e274a24f69c332f1ee71ab3cd">&#9670;&#160;</a></span>SSI_IMR_TXOIM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXOIM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d9928b3115555c62f7a525f307fffd5" name="a1d9928b3115555c62f7a525f307fffd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d9928b3115555c62f7a525f307fffd5">&#9670;&#160;</a></span>SSI_IMR_TXOIM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXOIM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9aa747ca46ddc875639835f6ad791d8" name="ac9aa747ca46ddc875639835f6ad791d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9aa747ca46ddc875639835f6ad791d8">&#9670;&#160;</a></span>SSI_IMR_TXOIM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXOIM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a657dd64b5fe10140434ecc103fd366d1" name="a657dd64b5fe10140434ecc103fd366d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657dd64b5fe10140434ecc103fd366d1">&#9670;&#160;</a></span>SSI_IMR_TXOIM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_IMR_TXOIM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78407a1000d5e3469b8e60bca67d28bf" name="a78407a1000d5e3469b8e60bca67d28bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78407a1000d5e3469b8e60bca67d28bf">&#9670;&#160;</a></span>SSI_ISR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c3f0f4ef8cdf0329f96a1a148d9f135" name="a3c3f0f4ef8cdf0329f96a1a148d9f135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3f0f4ef8cdf0329f96a1a148d9f135">&#9670;&#160;</a></span>SSI_ISR_MSTIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_MSTIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8afb9d4856aaacee9107b24ecdcbe900" name="a8afb9d4856aaacee9107b24ecdcbe900"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8afb9d4856aaacee9107b24ecdcbe900">&#9670;&#160;</a></span>SSI_ISR_MSTIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_MSTIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a058d1cab5d561b4f3d3dce71db9d5aa6" name="a058d1cab5d561b4f3d3dce71db9d5aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a058d1cab5d561b4f3d3dce71db9d5aa6">&#9670;&#160;</a></span>SSI_ISR_MSTIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_MSTIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6dc38aa1e86828e86205cd8854be7c3" name="aa6dc38aa1e86828e86205cd8854be7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6dc38aa1e86828e86205cd8854be7c3">&#9670;&#160;</a></span>SSI_ISR_MSTIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_MSTIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20a8519bfba3f0a58f69486c9742916b" name="a20a8519bfba3f0a58f69486c9742916b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a8519bfba3f0a58f69486c9742916b">&#9670;&#160;</a></span>SSI_ISR_MSTIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_MSTIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4a2b0cadb34529e0018372549419f2b" name="ab4a2b0cadb34529e0018372549419f2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a2b0cadb34529e0018372549419f2b">&#9670;&#160;</a></span>SSI_ISR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a297b06e8504af36aa18f4330fb7cde66" name="a297b06e8504af36aa18f4330fb7cde66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a297b06e8504af36aa18f4330fb7cde66">&#9670;&#160;</a></span>SSI_ISR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e4cce9e9f270e56ea8803248cf62f9e" name="a9e4cce9e9f270e56ea8803248cf62f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4cce9e9f270e56ea8803248cf62f9e">&#9670;&#160;</a></span>SSI_ISR_RXFIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXFIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a326dc91b3ae707fd8a230500eab2a1dc" name="a326dc91b3ae707fd8a230500eab2a1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326dc91b3ae707fd8a230500eab2a1dc">&#9670;&#160;</a></span>SSI_ISR_RXFIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXFIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09c2e14a93a7ae06782ea846bc331ff3" name="a09c2e14a93a7ae06782ea846bc331ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c2e14a93a7ae06782ea846bc331ff3">&#9670;&#160;</a></span>SSI_ISR_RXFIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXFIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad83d1eabefdf8687a8b1e4f8be48aa37" name="ad83d1eabefdf8687a8b1e4f8be48aa37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad83d1eabefdf8687a8b1e4f8be48aa37">&#9670;&#160;</a></span>SSI_ISR_RXFIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXFIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82eab7292403613dd0133ccae38afdcd" name="a82eab7292403613dd0133ccae38afdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82eab7292403613dd0133ccae38afdcd">&#9670;&#160;</a></span>SSI_ISR_RXFIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXFIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67dcf0512f9660ad8566005f7bd61f0a" name="a67dcf0512f9660ad8566005f7bd61f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67dcf0512f9660ad8566005f7bd61f0a">&#9670;&#160;</a></span>SSI_ISR_RXOIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXOIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3193bba35a260f62cd6dd1fe083c6070" name="a3193bba35a260f62cd6dd1fe083c6070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3193bba35a260f62cd6dd1fe083c6070">&#9670;&#160;</a></span>SSI_ISR_RXOIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXOIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dff1da56e80d82182813ba503b59b0e" name="a9dff1da56e80d82182813ba503b59b0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dff1da56e80d82182813ba503b59b0e">&#9670;&#160;</a></span>SSI_ISR_RXOIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXOIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89d7631aea828e94276ec75bef48606b" name="a89d7631aea828e94276ec75bef48606b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89d7631aea828e94276ec75bef48606b">&#9670;&#160;</a></span>SSI_ISR_RXOIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXOIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5216f5b0bc82786fbb90aedf5c237282" name="a5216f5b0bc82786fbb90aedf5c237282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5216f5b0bc82786fbb90aedf5c237282">&#9670;&#160;</a></span>SSI_ISR_RXOIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXOIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0888b67cd2d30aae6c9c1cec4597c740" name="a0888b67cd2d30aae6c9c1cec4597c740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0888b67cd2d30aae6c9c1cec4597c740">&#9670;&#160;</a></span>SSI_ISR_RXUIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXUIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0261ca3c916f170ec4c810d8b26c09a4" name="a0261ca3c916f170ec4c810d8b26c09a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0261ca3c916f170ec4c810d8b26c09a4">&#9670;&#160;</a></span>SSI_ISR_RXUIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXUIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc69bf9de0fd4194b27d6d4d38b9266" name="a5bc69bf9de0fd4194b27d6d4d38b9266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc69bf9de0fd4194b27d6d4d38b9266">&#9670;&#160;</a></span>SSI_ISR_RXUIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXUIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35aa0fdc9b41dde3e36d02c3a04c1f5f" name="a35aa0fdc9b41dde3e36d02c3a04c1f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35aa0fdc9b41dde3e36d02c3a04c1f5f">&#9670;&#160;</a></span>SSI_ISR_RXUIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXUIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a146f6eba6a5992df463e67567a1ceb" name="a7a146f6eba6a5992df463e67567a1ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a146f6eba6a5992df463e67567a1ceb">&#9670;&#160;</a></span>SSI_ISR_RXUIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_RXUIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50f7f66e0f1d3c0f3659cfa60baf0e6e" name="a50f7f66e0f1d3c0f3659cfa60baf0e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50f7f66e0f1d3c0f3659cfa60baf0e6e">&#9670;&#160;</a></span>SSI_ISR_TXEIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXEIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9494507431384c2acd7ef0f483b80634" name="a9494507431384c2acd7ef0f483b80634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9494507431384c2acd7ef0f483b80634">&#9670;&#160;</a></span>SSI_ISR_TXEIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXEIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e4015e2f99d844c68f84edba4444cb7" name="a5e4015e2f99d844c68f84edba4444cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e4015e2f99d844c68f84edba4444cb7">&#9670;&#160;</a></span>SSI_ISR_TXEIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXEIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b77ac7ee661195fe7231bc9f659d3eb" name="a9b77ac7ee661195fe7231bc9f659d3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b77ac7ee661195fe7231bc9f659d3eb">&#9670;&#160;</a></span>SSI_ISR_TXEIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXEIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a927d0e5526a7c497029a244435bc9471" name="a927d0e5526a7c497029a244435bc9471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a927d0e5526a7c497029a244435bc9471">&#9670;&#160;</a></span>SSI_ISR_TXEIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXEIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23cb2014c8250c909ea9216f404a7c39" name="a23cb2014c8250c909ea9216f404a7c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23cb2014c8250c909ea9216f404a7c39">&#9670;&#160;</a></span>SSI_ISR_TXOIS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXOIS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb3240a615f59f1b909a59cf31ec0a21" name="adb3240a615f59f1b909a59cf31ec0a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3240a615f59f1b909a59cf31ec0a21">&#9670;&#160;</a></span>SSI_ISR_TXOIS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXOIS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1db6c04fb34418baff5bf347c5067522" name="a1db6c04fb34418baff5bf347c5067522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db6c04fb34418baff5bf347c5067522">&#9670;&#160;</a></span>SSI_ISR_TXOIS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXOIS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acadcc5a1a2cd98fcc8b88eda465cf6cc" name="acadcc5a1a2cd98fcc8b88eda465cf6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acadcc5a1a2cd98fcc8b88eda465cf6cc">&#9670;&#160;</a></span>SSI_ISR_TXOIS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXOIS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada7ae4069a3c1279cedb85628f9fc550" name="ada7ae4069a3c1279cedb85628f9fc550"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7ae4069a3c1279cedb85628f9fc550">&#9670;&#160;</a></span>SSI_ISR_TXOIS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_ISR_TXOIS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95a24c7e954bacaef3f2f7cb32c1771c" name="a95a24c7e954bacaef3f2f7cb32c1771c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a24c7e954bacaef3f2f7cb32c1771c">&#9670;&#160;</a></span>SSI_MSTICR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MSTICR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ef7e4ae73569fdee805ae973fab101" name="a49ef7e4ae73569fdee805ae973fab101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ef7e4ae73569fdee805ae973fab101">&#9670;&#160;</a></span>SSI_MSTICR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MSTICR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf41b8c04f4af88e72b73ffa44a8dbf5" name="adf41b8c04f4af88e72b73ffa44a8dbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf41b8c04f4af88e72b73ffa44a8dbf5">&#9670;&#160;</a></span>SSI_MSTICR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MSTICR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21a42100fc17109c5b0ed36418453d9e" name="a21a42100fc17109c5b0ed36418453d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21a42100fc17109c5b0ed36418453d9e">&#9670;&#160;</a></span>SSI_MSTICR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MSTICR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebfa22ce0329c42c3501a4d170c0a111" name="aebfa22ce0329c42c3501a4d170c0a111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebfa22ce0329c42c3501a4d170c0a111">&#9670;&#160;</a></span>SSI_MSTICR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MSTICR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000044)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ae674a746af048c366e2e801b648074" name="a4ae674a746af048c366e2e801b648074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ae674a746af048c366e2e801b648074">&#9670;&#160;</a></span>SSI_MSTICR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MSTICR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e0deb68e8a7ebc07a8cd93a609b9a7a" name="a1e0deb68e8a7ebc07a8cd93a609b9a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0deb68e8a7ebc07a8cd93a609b9a7a">&#9670;&#160;</a></span>SSI_MWCR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000007)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2177b88199f0aa1d194dd4ed41f865b" name="ad2177b88199f0aa1d194dd4ed41f865b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2177b88199f0aa1d194dd4ed41f865b">&#9670;&#160;</a></span>SSI_MWCR_MDD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MDD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef566e3dc20abce1aaf804c32599fc30" name="aef566e3dc20abce1aaf804c32599fc30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef566e3dc20abce1aaf804c32599fc30">&#9670;&#160;</a></span>SSI_MWCR_MDD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MDD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cbc5d7b8db5dc58362433256c55ed72" name="a3cbc5d7b8db5dc58362433256c55ed72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cbc5d7b8db5dc58362433256c55ed72">&#9670;&#160;</a></span>SSI_MWCR_MDD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MDD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac12dbd7242e73f690e5285103b3ad8fa" name="ac12dbd7242e73f690e5285103b3ad8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac12dbd7242e73f690e5285103b3ad8fa">&#9670;&#160;</a></span>SSI_MWCR_MDD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MDD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f44074c088bc4f377f6d102ad454ed6" name="a5f44074c088bc4f377f6d102ad454ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f44074c088bc4f377f6d102ad454ed6">&#9670;&#160;</a></span>SSI_MWCR_MDD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MDD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a078dc3fa44057422fabb5d164746817b" name="a078dc3fa44057422fabb5d164746817b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a078dc3fa44057422fabb5d164746817b">&#9670;&#160;</a></span>SSI_MWCR_MHS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MHS_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd6216248e6d39bf4e9bd7008b7113dc" name="afd6216248e6d39bf4e9bd7008b7113dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6216248e6d39bf4e9bd7008b7113dc">&#9670;&#160;</a></span>SSI_MWCR_MHS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MHS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3099a862a32e4145c9d03e907afed254" name="a3099a862a32e4145c9d03e907afed254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3099a862a32e4145c9d03e907afed254">&#9670;&#160;</a></span>SSI_MWCR_MHS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MHS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae28f403a288ebf161cee6639fa306137" name="ae28f403a288ebf161cee6639fa306137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28f403a288ebf161cee6639fa306137">&#9670;&#160;</a></span>SSI_MWCR_MHS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MHS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca94873d3dd31027b29c385c42901587" name="aca94873d3dd31027b29c385c42901587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca94873d3dd31027b29c385c42901587">&#9670;&#160;</a></span>SSI_MWCR_MHS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MHS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9822ce9caba8fb65128eb78e22bb20c2" name="a9822ce9caba8fb65128eb78e22bb20c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9822ce9caba8fb65128eb78e22bb20c2">&#9670;&#160;</a></span>SSI_MWCR_MWMOD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MWMOD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc12a5350ad0c20a677345d92c608d0e" name="acc12a5350ad0c20a677345d92c608d0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc12a5350ad0c20a677345d92c608d0e">&#9670;&#160;</a></span>SSI_MWCR_MWMOD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MWMOD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a970a76d60eb6b9c91e97ac7abfd600cb" name="a970a76d60eb6b9c91e97ac7abfd600cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a970a76d60eb6b9c91e97ac7abfd600cb">&#9670;&#160;</a></span>SSI_MWCR_MWMOD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MWMOD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6157ed0c97d9ac61151760795bdb67e" name="ab6157ed0c97d9ac61151760795bdb67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6157ed0c97d9ac61151760795bdb67e">&#9670;&#160;</a></span>SSI_MWCR_MWMOD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MWMOD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6717695ac193dbb0b3cdab5448c00b51" name="a6717695ac193dbb0b3cdab5448c00b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6717695ac193dbb0b3cdab5448c00b51">&#9670;&#160;</a></span>SSI_MWCR_MWMOD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_MWMOD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa448696af153a965df3ba51e5bea49bd" name="aa448696af153a965df3ba51e5bea49bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa448696af153a965df3ba51e5bea49bd">&#9670;&#160;</a></span>SSI_MWCR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2adab6cf96d03e99ae9f3e57814c82b0" name="a2adab6cf96d03e99ae9f3e57814c82b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2adab6cf96d03e99ae9f3e57814c82b0">&#9670;&#160;</a></span>SSI_MWCR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_MWCR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15f6558a492d5519e85a3e02221bc6ea" name="a15f6558a492d5519e85a3e02221bc6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f6558a492d5519e85a3e02221bc6ea">&#9670;&#160;</a></span>SSI_RISR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adde127527779da366e4efa4311ae85e7" name="adde127527779da366e4efa4311ae85e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde127527779da366e4efa4311ae85e7">&#9670;&#160;</a></span>SSI_RISR_MSTIR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_MSTIR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a660cc7066ed059999f6d001f146a6c3b" name="a660cc7066ed059999f6d001f146a6c3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a660cc7066ed059999f6d001f146a6c3b">&#9670;&#160;</a></span>SSI_RISR_MSTIR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_MSTIR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7263df738a7aec47621d299e28489a90" name="a7263df738a7aec47621d299e28489a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7263df738a7aec47621d299e28489a90">&#9670;&#160;</a></span>SSI_RISR_MSTIR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_MSTIR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a850eb2f91b6293e97fd31b821f795bba" name="a850eb2f91b6293e97fd31b821f795bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850eb2f91b6293e97fd31b821f795bba">&#9670;&#160;</a></span>SSI_RISR_MSTIR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_MSTIR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a549aac0d489a8a38727b7d785843df3f" name="a549aac0d489a8a38727b7d785843df3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a549aac0d489a8a38727b7d785843df3f">&#9670;&#160;</a></span>SSI_RISR_MSTIR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_MSTIR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c79f8789f5f3c3e245c94eb0845ebe7" name="a7c79f8789f5f3c3e245c94eb0845ebe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c79f8789f5f3c3e245c94eb0845ebe7">&#9670;&#160;</a></span>SSI_RISR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a810009b11ebf6c8042d5b03314e496a6" name="a810009b11ebf6c8042d5b03314e496a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a810009b11ebf6c8042d5b03314e496a6">&#9670;&#160;</a></span>SSI_RISR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c9f2b40ace21120fd6ff8afd243d1cb" name="a4c9f2b40ace21120fd6ff8afd243d1cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c9f2b40ace21120fd6ff8afd243d1cb">&#9670;&#160;</a></span>SSI_RISR_RXFIR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXFIR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a995326fa1808d98f57a503d02c43093b" name="a995326fa1808d98f57a503d02c43093b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a995326fa1808d98f57a503d02c43093b">&#9670;&#160;</a></span>SSI_RISR_RXFIR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXFIR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac777c767ad30e5d6a82fdd3d6d6cec5" name="aac777c767ad30e5d6a82fdd3d6d6cec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac777c767ad30e5d6a82fdd3d6d6cec5">&#9670;&#160;</a></span>SSI_RISR_RXFIR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXFIR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f0546a62839e02e5c2ad03b9d6320b2" name="a5f0546a62839e02e5c2ad03b9d6320b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0546a62839e02e5c2ad03b9d6320b2">&#9670;&#160;</a></span>SSI_RISR_RXFIR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXFIR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa59f690a6dbb3aa6e7111fceccb74c90" name="aa59f690a6dbb3aa6e7111fceccb74c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59f690a6dbb3aa6e7111fceccb74c90">&#9670;&#160;</a></span>SSI_RISR_RXFIR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXFIR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a741447d4f14c57286c011eb41deea375" name="a741447d4f14c57286c011eb41deea375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741447d4f14c57286c011eb41deea375">&#9670;&#160;</a></span>SSI_RISR_RXOIR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXOIR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3f20b5917cd17700335cf7c639c9cd2" name="aa3f20b5917cd17700335cf7c639c9cd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f20b5917cd17700335cf7c639c9cd2">&#9670;&#160;</a></span>SSI_RISR_RXOIR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXOIR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1aa7529b271267ae7990835e0eeaa983" name="a1aa7529b271267ae7990835e0eeaa983"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1aa7529b271267ae7990835e0eeaa983">&#9670;&#160;</a></span>SSI_RISR_RXOIR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXOIR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbce8c46dbf03a2f17769857fd7ea471" name="abbce8c46dbf03a2f17769857fd7ea471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbce8c46dbf03a2f17769857fd7ea471">&#9670;&#160;</a></span>SSI_RISR_RXOIR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXOIR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a399c1c59a8377139257ab35faca41fe5" name="a399c1c59a8377139257ab35faca41fe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399c1c59a8377139257ab35faca41fe5">&#9670;&#160;</a></span>SSI_RISR_RXOIR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXOIR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7bd691364361078ae8dcde2272c3bc3" name="ad7bd691364361078ae8dcde2272c3bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7bd691364361078ae8dcde2272c3bc3">&#9670;&#160;</a></span>SSI_RISR_RXUIR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXUIR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5d7d0ba3dd2f681d21a924f58108bf5" name="ae5d7d0ba3dd2f681d21a924f58108bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5d7d0ba3dd2f681d21a924f58108bf5">&#9670;&#160;</a></span>SSI_RISR_RXUIR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXUIR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaea1c8802f421809aa46bc75564cdc4a" name="aaea1c8802f421809aa46bc75564cdc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaea1c8802f421809aa46bc75564cdc4a">&#9670;&#160;</a></span>SSI_RISR_RXUIR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXUIR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ffc2aff5e8643ac9f6c9f433332a249" name="a5ffc2aff5e8643ac9f6c9f433332a249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffc2aff5e8643ac9f6c9f433332a249">&#9670;&#160;</a></span>SSI_RISR_RXUIR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXUIR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14c37e08c070f76e402c6942fd508d51" name="a14c37e08c070f76e402c6942fd508d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c37e08c070f76e402c6942fd508d51">&#9670;&#160;</a></span>SSI_RISR_RXUIR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_RXUIR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e4e283c78c552798827ec05a5a11727" name="a4e4e283c78c552798827ec05a5a11727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e4e283c78c552798827ec05a5a11727">&#9670;&#160;</a></span>SSI_RISR_TXEIR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXEIR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b687b8210bcd3a166a4cf29470ab0d6" name="a8b687b8210bcd3a166a4cf29470ab0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b687b8210bcd3a166a4cf29470ab0d6">&#9670;&#160;</a></span>SSI_RISR_TXEIR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXEIR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cd2d32101b5231b3c7493081338ed4f" name="a1cd2d32101b5231b3c7493081338ed4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd2d32101b5231b3c7493081338ed4f">&#9670;&#160;</a></span>SSI_RISR_TXEIR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXEIR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af64c46f191696259b4bae043660df387" name="af64c46f191696259b4bae043660df387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af64c46f191696259b4bae043660df387">&#9670;&#160;</a></span>SSI_RISR_TXEIR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXEIR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a1ec11f8f228c306e538d13ab360896" name="a0a1ec11f8f228c306e538d13ab360896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a1ec11f8f228c306e538d13ab360896">&#9670;&#160;</a></span>SSI_RISR_TXEIR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXEIR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1bc39c464caa439da4e7efba6ba6319" name="ad1bc39c464caa439da4e7efba6ba6319"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1bc39c464caa439da4e7efba6ba6319">&#9670;&#160;</a></span>SSI_RISR_TXOIR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXOIR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d9269da5fdb242383521031f7395382" name="a8d9269da5fdb242383521031f7395382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d9269da5fdb242383521031f7395382">&#9670;&#160;</a></span>SSI_RISR_TXOIR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXOIR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02469619815e7e0b9bd649a00d3ba1a1" name="a02469619815e7e0b9bd649a00d3ba1a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02469619815e7e0b9bd649a00d3ba1a1">&#9670;&#160;</a></span>SSI_RISR_TXOIR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXOIR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5dacdb5cedf2324f14ea4d1583922cc" name="ad5dacdb5cedf2324f14ea4d1583922cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5dacdb5cedf2324f14ea4d1583922cc">&#9670;&#160;</a></span>SSI_RISR_TXOIR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXOIR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8c0fada45848bff50b61dbd21c077fe" name="ab8c0fada45848bff50b61dbd21c077fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c0fada45848bff50b61dbd21c077fe">&#9670;&#160;</a></span>SSI_RISR_TXOIR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RISR_TXOIR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac701713b05140b7185b415b8e5cd2633" name="ac701713b05140b7185b415b8e5cd2633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac701713b05140b7185b415b8e5cd2633">&#9670;&#160;</a></span>SSI_RX_SAMPLE_DLY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RX_SAMPLE_DLY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa65aed328ec56d487ba5cc9e120dc181" name="aa65aed328ec56d487ba5cc9e120dc181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa65aed328ec56d487ba5cc9e120dc181">&#9670;&#160;</a></span>SSI_RX_SAMPLE_DLY_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RX_SAMPLE_DLY_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a827af3137c035c0b0cf43cdb96aa46" name="a3a827af3137c035c0b0cf43cdb96aa46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a827af3137c035c0b0cf43cdb96aa46">&#9670;&#160;</a></span>SSI_RX_SAMPLE_DLY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RX_SAMPLE_DLY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02e3aaa8bbc9d5e125699a4f03cb8e24" name="a02e3aaa8bbc9d5e125699a4f03cb8e24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e3aaa8bbc9d5e125699a4f03cb8e24">&#9670;&#160;</a></span>SSI_RX_SAMPLE_DLY_RSD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RX_SAMPLE_DLY_RSD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa039711ebd44be424a369affed3d325a" name="aa039711ebd44be424a369affed3d325a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa039711ebd44be424a369affed3d325a">&#9670;&#160;</a></span>SSI_RX_SAMPLE_DLY_RSD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RX_SAMPLE_DLY_RSD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5320d65c796660a01af21733187bd43e" name="a5320d65c796660a01af21733187bd43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5320d65c796660a01af21733187bd43e">&#9670;&#160;</a></span>SSI_RX_SAMPLE_DLY_RSD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RX_SAMPLE_DLY_RSD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24412e1b3fb4ef4d292962dfdbab2746" name="a24412e1b3fb4ef4d292962dfdbab2746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24412e1b3fb4ef4d292962dfdbab2746">&#9670;&#160;</a></span>SSI_RX_SAMPLE_DLY_RSD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RX_SAMPLE_DLY_RSD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a715e6032ff64c1bedefb67494cba8fe7" name="a715e6032ff64c1bedefb67494cba8fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a715e6032ff64c1bedefb67494cba8fe7">&#9670;&#160;</a></span>SSI_RX_SAMPLE_DLY_RSD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RX_SAMPLE_DLY_RSD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d225f428e0eb3e5bf30e3d6887a87eb" name="a9d225f428e0eb3e5bf30e3d6887a87eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d225f428e0eb3e5bf30e3d6887a87eb">&#9670;&#160;</a></span>SSI_RXFLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af489facc2f0c42186fb4c56ee69a2198" name="af489facc2f0c42186fb4c56ee69a2198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af489facc2f0c42186fb4c56ee69a2198">&#9670;&#160;</a></span>SSI_RXFLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf76431eab3d971c965126330229a137" name="acf76431eab3d971c965126330229a137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf76431eab3d971c965126330229a137">&#9670;&#160;</a></span>SSI_RXFLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbb1eb095d52bba446cf91b7b62a5981" name="abbb1eb095d52bba446cf91b7b62a5981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbb1eb095d52bba446cf91b7b62a5981">&#9670;&#160;</a></span>SSI_RXFLR_RXTFL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFLR_RXTFL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a776c0502023f273a942b172da3a151" name="a2a776c0502023f273a942b172da3a151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a776c0502023f273a942b172da3a151">&#9670;&#160;</a></span>SSI_RXFLR_RXTFL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFLR_RXTFL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ad6cc07c3723fc74e38342899422f68" name="a0ad6cc07c3723fc74e38342899422f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ad6cc07c3723fc74e38342899422f68">&#9670;&#160;</a></span>SSI_RXFLR_RXTFL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFLR_RXTFL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a088429b3b9ec6f21fa6bee245932a3d9" name="a088429b3b9ec6f21fa6bee245932a3d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a088429b3b9ec6f21fa6bee245932a3d9">&#9670;&#160;</a></span>SSI_RXFLR_RXTFL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFLR_RXTFL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf4fa3684b75b3433fd2d39654f7378a" name="abf4fa3684b75b3433fd2d39654f7378a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf4fa3684b75b3433fd2d39654f7378a">&#9670;&#160;</a></span>SSI_RXFLR_RXTFL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFLR_RXTFL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a047fa00666a93f505bcbe6c19873c74e" name="a047fa00666a93f505bcbe6c19873c74e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047fa00666a93f505bcbe6c19873c74e">&#9670;&#160;</a></span>SSI_RXFTLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFTLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaee60c82cb55c871ede71a0bcacf38c4" name="aaee60c82cb55c871ede71a0bcacf38c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee60c82cb55c871ede71a0bcacf38c4">&#9670;&#160;</a></span>SSI_RXFTLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFTLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9be896d436a75479ca1eec008d321be2" name="a9be896d436a75479ca1eec008d321be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be896d436a75479ca1eec008d321be2">&#9670;&#160;</a></span>SSI_RXFTLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFTLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eee44eb705ac0bfc9694e664d7fb9fe" name="a0eee44eb705ac0bfc9694e664d7fb9fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eee44eb705ac0bfc9694e664d7fb9fe">&#9670;&#160;</a></span>SSI_RXFTLR_RFT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFTLR_RFT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5659ee70e307f644571c5ac6e4279e3" name="af5659ee70e307f644571c5ac6e4279e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5659ee70e307f644571c5ac6e4279e3">&#9670;&#160;</a></span>SSI_RXFTLR_RFT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFTLR_RFT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38cc6fbe32d0813bb1c853d4647e8a44" name="a38cc6fbe32d0813bb1c853d4647e8a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cc6fbe32d0813bb1c853d4647e8a44">&#9670;&#160;</a></span>SSI_RXFTLR_RFT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFTLR_RFT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a518ae56b75b9cfbb0b6f4f9196d76807" name="a518ae56b75b9cfbb0b6f4f9196d76807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a518ae56b75b9cfbb0b6f4f9196d76807">&#9670;&#160;</a></span>SSI_RXFTLR_RFT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFTLR_RFT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a913085d9172daef011926bf91e0a85bf" name="a913085d9172daef011926bf91e0a85bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a913085d9172daef011926bf91e0a85bf">&#9670;&#160;</a></span>SSI_RXFTLR_RFT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXFTLR_RFT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b23bc3eacf96b7b3b208fbae93d3e88" name="a8b23bc3eacf96b7b3b208fbae93d3e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b23bc3eacf96b7b3b208fbae93d3e88">&#9670;&#160;</a></span>SSI_RXOICR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXOICR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c30ff2ed33505576c294a971031a3de" name="a7c30ff2ed33505576c294a971031a3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c30ff2ed33505576c294a971031a3de">&#9670;&#160;</a></span>SSI_RXOICR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXOICR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96af5eeaa28fdf20e133296021ed7055" name="a96af5eeaa28fdf20e133296021ed7055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96af5eeaa28fdf20e133296021ed7055">&#9670;&#160;</a></span>SSI_RXOICR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXOICR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae7ad20be88e0db78a13fd835f2e98c9" name="aae7ad20be88e0db78a13fd835f2e98c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7ad20be88e0db78a13fd835f2e98c9">&#9670;&#160;</a></span>SSI_RXOICR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXOICR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee0784c35739379ae3374208f86230e2" name="aee0784c35739379ae3374208f86230e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee0784c35739379ae3374208f86230e2">&#9670;&#160;</a></span>SSI_RXOICR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXOICR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad927d28cac640107bda2bfb38dd7ff87" name="ad927d28cac640107bda2bfb38dd7ff87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad927d28cac640107bda2bfb38dd7ff87">&#9670;&#160;</a></span>SSI_RXOICR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXOICR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee72e5df6dea11c9bb4ca67b83ac2091" name="aee72e5df6dea11c9bb4ca67b83ac2091"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee72e5df6dea11c9bb4ca67b83ac2091">&#9670;&#160;</a></span>SSI_RXUICR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXUICR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5971923b42287118cf7eeae1c1e185b5" name="a5971923b42287118cf7eeae1c1e185b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5971923b42287118cf7eeae1c1e185b5">&#9670;&#160;</a></span>SSI_RXUICR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXUICR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bc11f372affa154105718ddbdccf6ea" name="a9bc11f372affa154105718ddbdccf6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc11f372affa154105718ddbdccf6ea">&#9670;&#160;</a></span>SSI_RXUICR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXUICR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3adc80a65babce88f576539108cf97ed" name="a3adc80a65babce88f576539108cf97ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3adc80a65babce88f576539108cf97ed">&#9670;&#160;</a></span>SSI_RXUICR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXUICR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a206b8bc7b3f83a37141fa83b45fca7" name="a3a206b8bc7b3f83a37141fa83b45fca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a206b8bc7b3f83a37141fa83b45fca7">&#9670;&#160;</a></span>SSI_RXUICR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXUICR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0ba853aa80aef125913c80e4c311ce0" name="aa0ba853aa80aef125913c80e4c311ce0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ba853aa80aef125913c80e4c311ce0">&#9670;&#160;</a></span>SSI_RXUICR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_RXUICR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49c173f092eeff1c5e206584e8a411f3" name="a49c173f092eeff1c5e206584e8a411f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c173f092eeff1c5e206584e8a411f3">&#9670;&#160;</a></span>SSI_SER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf4deebfd66c931a7d8892d29c5538dc" name="abf4deebfd66c931a7d8892d29c5538dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf4deebfd66c931a7d8892d29c5538dc">&#9670;&#160;</a></span>SSI_SER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab0a63dc94e8eef4f712c9af8876f6f6" name="aab0a63dc94e8eef4f712c9af8876f6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab0a63dc94e8eef4f712c9af8876f6f6">&#9670;&#160;</a></span>SSI_SER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c721ed1ccd18b0030c571f73b57c23c" name="a2c721ed1ccd18b0030c571f73b57c23c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c721ed1ccd18b0030c571f73b57c23c">&#9670;&#160;</a></span>SSI_SER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60549e80001b8fa1ff65d03916728113" name="a60549e80001b8fa1ff65d03916728113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60549e80001b8fa1ff65d03916728113">&#9670;&#160;</a></span>SSI_SER_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SER_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff71c71b90c89494e3617014572bd024" name="aff71c71b90c89494e3617014572bd024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff71c71b90c89494e3617014572bd024">&#9670;&#160;</a></span>SSI_SER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57a46c763cc19dc160971cbf96bf8025" name="a57a46c763cc19dc160971cbf96bf8025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a46c763cc19dc160971cbf96bf8025">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_ADDR_L_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_ADDR_L_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d1511d2ec8fc1bba79c92dbbfd5b63" name="a61d1511d2ec8fc1bba79c92dbbfd5b63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d1511d2ec8fc1bba79c92dbbfd5b63">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_ADDR_L_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_ADDR_L_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6afaaed6c20c4a82144125f9ab35868a" name="a6afaaed6c20c4a82144125f9ab35868a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6afaaed6c20c4a82144125f9ab35868a">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_ADDR_L_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_ADDR_L_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b98283063444ffed90b6df58464aa49" name="a7b98283063444ffed90b6df58464aa49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b98283063444ffed90b6df58464aa49">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_ADDR_L_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_ADDR_L_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaef645534b840a6fc90fbf9a3e58fe64" name="aaef645534b840a6fc90fbf9a3e58fe64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaef645534b840a6fc90fbf9a3e58fe64">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_ADDR_L_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_ADDR_L_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ae993abd0b77802da40aaba72ba1868" name="a1ae993abd0b77802da40aaba72ba1868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ae993abd0b77802da40aaba72ba1868">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff07fb3f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a554f83fcbba5e8e6107ec125da2c7dd9" name="a554f83fcbba5e8e6107ec125da2c7dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a554f83fcbba5e8e6107ec125da2c7dd9">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_DDR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_DDR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab81baa223e1f7139d1684a83959d0000" name="ab81baa223e1f7139d1684a83959d0000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81baa223e1f7139d1684a83959d0000">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_DDR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_DDR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeefcf1cfa69d5239ed545b4812b5fbd0" name="aeefcf1cfa69d5239ed545b4812b5fbd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefcf1cfa69d5239ed545b4812b5fbd0">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_DDR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_DDR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e2de3a442dff3d41ecefbdb9568695b" name="a5e2de3a442dff3d41ecefbdb9568695b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e2de3a442dff3d41ecefbdb9568695b">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_DDR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_DDR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a217317c27fcb878cb31d320fcd2c32b5" name="a217317c27fcb878cb31d320fcd2c32b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a217317c27fcb878cb31d320fcd2c32b5">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_DDR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_DDR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a18ad04a2adc0098e5ce0943ade12b7" name="a3a18ad04a2adc0098e5ce0943ade12b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a18ad04a2adc0098e5ce0943ade12b7">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b0d1577284116f913c607b59d209298" name="a4b0d1577284116f913c607b59d209298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0d1577284116f913c607b59d209298">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000300)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a4af51253dab8ee07fe1ffefa40f2a3" name="a0a4af51253dab8ee07fe1ffefa40f2a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a4af51253dab8ee07fe1ffefa40f2a3">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95cb55d5532cc3694e1d9bc404dc0aeb" name="a95cb55d5532cc3694e1d9bc404dc0aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95cb55d5532cc3694e1d9bc404dc0aeb">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a0b0cff89b9e399e1513b34364b15ed" name="a2a0b0cff89b9e399e1513b34364b15ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0b0cff89b9e399e1513b34364b15ed">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81881ab35c10814a7def334b86759278" name="a81881ab35c10814a7def334b86759278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81881ab35c10814a7def334b86759278">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_VALUE_16B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_VALUE_16B&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72c39f4902567f153ddeb7a192be3ee3" name="a72c39f4902567f153ddeb7a192be3ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c39f4902567f153ddeb7a192be3ee3">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_VALUE_4B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_VALUE_4B&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae69fd81fc2621d93aa6bdeb7b03d613f" name="ae69fd81fc2621d93aa6bdeb7b03d613f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae69fd81fc2621d93aa6bdeb7b03d613f">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_VALUE_8B</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_VALUE_8B&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67e7cacbf2f82dd6d308d6fa8e7ee3f8" name="a67e7cacbf2f82dd6d308d6fa8e7ee3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e7cacbf2f82dd6d308d6fa8e7ee3f8">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_INST_L_VALUE_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_INST_L_VALUE_NONE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a112b70049cf15163cb0d568de9804f16" name="a112b70049cf15163cb0d568de9804f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112b70049cf15163cb0d568de9804f16">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e20855265d0947c29b881aa15bd16c3" name="a2e20855265d0947c29b881aa15bd16c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e20855265d0947c29b881aa15bd16c3">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad651fc15b69ca1f66011e8e712deb24c" name="ad651fc15b69ca1f66011e8e712deb24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad651fc15b69ca1f66011e8e712deb24c">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_DDR_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_DDR_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af004414b5e6db31cbd741ca5fe8fe48d" name="af004414b5e6db31cbd741ca5fe8fe48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af004414b5e6db31cbd741ca5fe8fe48d">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_DDR_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_DDR_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7799a7b28eb5d7ce8d5a1c22dea4ec6c" name="a7799a7b28eb5d7ce8d5a1c22dea4ec6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7799a7b28eb5d7ce8d5a1c22dea4ec6c">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_DDR_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_DDR_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09717907ffaa185e4b43d983bcea701b" name="a09717907ffaa185e4b43d983bcea701b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09717907ffaa185e4b43d983bcea701b">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_DDR_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_DDR_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15552fa73785263c2136879f32e764c3" name="a15552fa73785263c2136879f32e764c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15552fa73785263c2136879f32e764c3">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_DDR_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_DDR_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3e9f0e355eb3d62871a5c8eb81784ac" name="ad3e9f0e355eb3d62871a5c8eb81784ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3e9f0e355eb3d62871a5c8eb81784ac">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_RXDS_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_RXDS_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9024ce035ac6fa16096547acc1a34f2f" name="a9024ce035ac6fa16096547acc1a34f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9024ce035ac6fa16096547acc1a34f2f">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_RXDS_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_RXDS_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab79d158a24acb72c64d915d3593f7723" name="ab79d158a24acb72c64d915d3593f7723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab79d158a24acb72c64d915d3593f7723">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_RXDS_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_RXDS_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e40b366451311274c146968308c4210" name="a0e40b366451311274c146968308c4210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e40b366451311274c146968308c4210">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_RXDS_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_RXDS_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5bbe9658c0e1b05a346f6c2f0d98115" name="ad5bbe9658c0e1b05a346f6c2f0d98115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5bbe9658c0e1b05a346f6c2f0d98115">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_SPI_RXDS_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_SPI_RXDS_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1eb0dd89f49e29d14813e82dc1677335" name="a1eb0dd89f49e29d14813e82dc1677335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb0dd89f49e29d14813e82dc1677335">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_TRANS_TYPE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_TRANS_TYPE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87b45233bf54c8e00ea801f0564df966" name="a87b45233bf54c8e00ea801f0564df966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b45233bf54c8e00ea801f0564df966">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_TRANS_TYPE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_TRANS_TYPE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000003)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e844f51578fd5ec12a9dc9fccff31f7" name="a0e844f51578fd5ec12a9dc9fccff31f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e844f51578fd5ec12a9dc9fccff31f7">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_TRANS_TYPE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_TRANS_TYPE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6835b11383fcb7c23e37994d5652c8bc" name="a6835b11383fcb7c23e37994d5652c8bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6835b11383fcb7c23e37994d5652c8bc">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_TRANS_TYPE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_TRANS_TYPE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69ba2454e21fcaea01bf1937b5290fe0" name="a69ba2454e21fcaea01bf1937b5290fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69ba2454e21fcaea01bf1937b5290fe0">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_TRANS_TYPE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_TRANS_TYPE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d45eb2d192b65b83a45374268dcd974" name="a9d45eb2d192b65b83a45374268dcd974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d45eb2d192b65b83a45374268dcd974">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_1C1A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_1C1A&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a34d1e2c69bfc1a950700e06da709fb" name="a9a34d1e2c69bfc1a950700e06da709fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a34d1e2c69bfc1a950700e06da709fb">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_1C2A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_1C2A&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16e2698872a461b982903012e07d3e49" name="a16e2698872a461b982903012e07d3e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e2698872a461b982903012e07d3e49">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_2C2A</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_TRANS_TYPE_VALUE_2C2A&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a128f9563d8e584c6003d23040d0fc897" name="a128f9563d8e584c6003d23040d0fc897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a128f9563d8e584c6003d23040d0fc897">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_WAIT_CYCLES_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_WAIT_CYCLES_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10e27de0dcff979f87010c72e1c2358f" name="a10e27de0dcff979f87010c72e1c2358f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e27de0dcff979f87010c72e1c2358f">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_WAIT_CYCLES_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_WAIT_CYCLES_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000f800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab641e71686e650cf84588ed72917c3c6" name="ab641e71686e650cf84588ed72917c3c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab641e71686e650cf84588ed72917c3c6">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_WAIT_CYCLES_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_WAIT_CYCLES_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20dcba4b95bf3a60f0150d9f4b59e31f" name="a20dcba4b95bf3a60f0150d9f4b59e31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20dcba4b95bf3a60f0150d9f4b59e31f">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_WAIT_CYCLES_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_WAIT_CYCLES_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c650f96e05b8c877886348b2b40c14" name="a82c650f96e05b8c877886348b2b40c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c650f96e05b8c877886348b2b40c14">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_WAIT_CYCLES_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_WAIT_CYCLES_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accbb0d73b3bba22ad7ffce42e5d859de" name="accbb0d73b3bba22ad7ffce42e5d859de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accbb0d73b3bba22ad7ffce42e5d859de">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_XIP_CMD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_XIP_CMD_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cb0814f32003942e0e7cae0d192f0a8" name="a1cb0814f32003942e0e7cae0d192f0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cb0814f32003942e0e7cae0d192f0a8">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_XIP_CMD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_XIP_CMD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xff000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8e233922fe81e0b40c384907c964a15" name="af8e233922fe81e0b40c384907c964a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8e233922fe81e0b40c384907c964a15">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_XIP_CMD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_XIP_CMD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d5b2cd3cb1c2ae03f5dc8cfe1465b99" name="a9d5b2cd3cb1c2ae03f5dc8cfe1465b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d5b2cd3cb1c2ae03f5dc8cfe1465b99">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_XIP_CMD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_XIP_CMD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdd4c80f773eaca2c11d3eb064b31df6" name="abdd4c80f773eaca2c11d3eb064b31df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdd4c80f773eaca2c11d3eb064b31df6">&#9670;&#160;</a></span>SSI_SPI_CTRLR0_XIP_CMD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SPI_CTRLR0_XIP_CMD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4f3e37587cc8a926439913921836fe1" name="aa4f3e37587cc8a926439913921836fe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f3e37587cc8a926439913921836fe1">&#9670;&#160;</a></span>SSI_SR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d8701bb3ec9817daacee4fbaf615057" name="a4d8701bb3ec9817daacee4fbaf615057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8701bb3ec9817daacee4fbaf615057">&#9670;&#160;</a></span>SSI_SR_BUSY_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_BUSY_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a643e2453b8f3bc6a845a9cf116a22ad3" name="a643e2453b8f3bc6a845a9cf116a22ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643e2453b8f3bc6a845a9cf116a22ad3">&#9670;&#160;</a></span>SSI_SR_BUSY_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_BUSY_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a965372685c443a5f399e00f75190d429" name="a965372685c443a5f399e00f75190d429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965372685c443a5f399e00f75190d429">&#9670;&#160;</a></span>SSI_SR_BUSY_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_BUSY_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a203a8d530095358d99c450124e5b4884" name="a203a8d530095358d99c450124e5b4884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a203a8d530095358d99c450124e5b4884">&#9670;&#160;</a></span>SSI_SR_BUSY_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_BUSY_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b24c553cee9932139faa33ed3351637" name="a6b24c553cee9932139faa33ed3351637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b24c553cee9932139faa33ed3351637">&#9670;&#160;</a></span>SSI_SR_BUSY_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_BUSY_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01da67552d7b1d22d708c3a8f8c6f4e4" name="a01da67552d7b1d22d708c3a8f8c6f4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01da67552d7b1d22d708c3a8f8c6f4e4">&#9670;&#160;</a></span>SSI_SR_DCOL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_DCOL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bc2c863f622830e48299f577b662557" name="a4bc2c863f622830e48299f577b662557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bc2c863f622830e48299f577b662557">&#9670;&#160;</a></span>SSI_SR_DCOL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_DCOL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93c1cf65dd86c1fb4a97966127ca9f5e" name="a93c1cf65dd86c1fb4a97966127ca9f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c1cf65dd86c1fb4a97966127ca9f5e">&#9670;&#160;</a></span>SSI_SR_DCOL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_DCOL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab054d7bc3053ea05f774516df3e2698e" name="ab054d7bc3053ea05f774516df3e2698e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab054d7bc3053ea05f774516df3e2698e">&#9670;&#160;</a></span>SSI_SR_DCOL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_DCOL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a0a232c7438096772f2ba6c21e82728" name="a6a0a232c7438096772f2ba6c21e82728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a0a232c7438096772f2ba6c21e82728">&#9670;&#160;</a></span>SSI_SR_DCOL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_DCOL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9310f8fafd1dac74effb81fe1e196e80" name="a9310f8fafd1dac74effb81fe1e196e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9310f8fafd1dac74effb81fe1e196e80">&#9670;&#160;</a></span>SSI_SR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75db3348f263606b1c640175f25c883c" name="a75db3348f263606b1c640175f25c883c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75db3348f263606b1c640175f25c883c">&#9670;&#160;</a></span>SSI_SR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1b9a86bfbb52aaea3d635b19df49252" name="ab1b9a86bfbb52aaea3d635b19df49252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b9a86bfbb52aaea3d635b19df49252">&#9670;&#160;</a></span>SSI_SR_RFF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFF_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add2b0f56159ad56e66ef3c4de1314edf" name="add2b0f56159ad56e66ef3c4de1314edf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add2b0f56159ad56e66ef3c4de1314edf">&#9670;&#160;</a></span>SSI_SR_RFF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad965172dda2c6cfa34e0127712c4c8fb" name="ad965172dda2c6cfa34e0127712c4c8fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad965172dda2c6cfa34e0127712c4c8fb">&#9670;&#160;</a></span>SSI_SR_RFF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4ef6b4ceb4ff607ecd31b7e41708595" name="ae4ef6b4ceb4ff607ecd31b7e41708595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4ef6b4ceb4ff607ecd31b7e41708595">&#9670;&#160;</a></span>SSI_SR_RFF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37444ebe7dd20a16064f0472c9a13e9b" name="a37444ebe7dd20a16064f0472c9a13e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37444ebe7dd20a16064f0472c9a13e9b">&#9670;&#160;</a></span>SSI_SR_RFF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf1896ba0e3e93cd32ad6a7bd00685d2" name="aaf1896ba0e3e93cd32ad6a7bd00685d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf1896ba0e3e93cd32ad6a7bd00685d2">&#9670;&#160;</a></span>SSI_SR_RFNE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFNE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a083493a85b3192a2bd7067fdd2fb6ee2" name="a083493a85b3192a2bd7067fdd2fb6ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a083493a85b3192a2bd7067fdd2fb6ee2">&#9670;&#160;</a></span>SSI_SR_RFNE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFNE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59ba04443c18cc232685ce53e4e02cb4" name="a59ba04443c18cc232685ce53e4e02cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ba04443c18cc232685ce53e4e02cb4">&#9670;&#160;</a></span>SSI_SR_RFNE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFNE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59caa980d42e37091fd13ed33fea48ac" name="a59caa980d42e37091fd13ed33fea48ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59caa980d42e37091fd13ed33fea48ac">&#9670;&#160;</a></span>SSI_SR_RFNE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFNE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5206292a58f873099f3fe76d1fefb9b" name="ad5206292a58f873099f3fe76d1fefb9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5206292a58f873099f3fe76d1fefb9b">&#9670;&#160;</a></span>SSI_SR_RFNE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_RFNE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae040d247b0467ea3a19e4c93240f701e" name="ae040d247b0467ea3a19e4c93240f701e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae040d247b0467ea3a19e4c93240f701e">&#9670;&#160;</a></span>SSI_SR_TFE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac0ebd3f33e83a9fcb56b85b9b4ebeab" name="aac0ebd3f33e83a9fcb56b85b9b4ebeab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0ebd3f33e83a9fcb56b85b9b4ebeab">&#9670;&#160;</a></span>SSI_SR_TFE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae47f013bf4a19005526d8bad77181746" name="ae47f013bf4a19005526d8bad77181746"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47f013bf4a19005526d8bad77181746">&#9670;&#160;</a></span>SSI_SR_TFE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d29415d9976074c71d3450747afd128" name="a5d29415d9976074c71d3450747afd128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d29415d9976074c71d3450747afd128">&#9670;&#160;</a></span>SSI_SR_TFE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e2ee24e26600d8af17bfa802461208" name="a03e2ee24e26600d8af17bfa802461208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e2ee24e26600d8af17bfa802461208">&#9670;&#160;</a></span>SSI_SR_TFE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d03ccead4428d96d29d4d665ce953e9" name="a5d03ccead4428d96d29d4d665ce953e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d03ccead4428d96d29d4d665ce953e9">&#9670;&#160;</a></span>SSI_SR_TFNF_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFNF_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc6f8169f8a60767b03acc779746a7a" name="abcc6f8169f8a60767b03acc779746a7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc6f8169f8a60767b03acc779746a7a">&#9670;&#160;</a></span>SSI_SR_TFNF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFNF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a372b6463daa2c28179852042ddd90cd1" name="a372b6463daa2c28179852042ddd90cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372b6463daa2c28179852042ddd90cd1">&#9670;&#160;</a></span>SSI_SR_TFNF_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFNF_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72b9dfc30815829feacd556e57d81d7e" name="a72b9dfc30815829feacd556e57d81d7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72b9dfc30815829feacd556e57d81d7e">&#9670;&#160;</a></span>SSI_SR_TFNF_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFNF_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15b8c29b0a650c827394423cbe12fde3" name="a15b8c29b0a650c827394423cbe12fde3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15b8c29b0a650c827394423cbe12fde3">&#9670;&#160;</a></span>SSI_SR_TFNF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TFNF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8316fafa9c36f35c585af76994284871" name="a8316fafa9c36f35c585af76994284871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8316fafa9c36f35c585af76994284871">&#9670;&#160;</a></span>SSI_SR_TXE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TXE_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60985d68cc71f00d07ded228f7795f35" name="a60985d68cc71f00d07ded228f7795f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60985d68cc71f00d07ded228f7795f35">&#9670;&#160;</a></span>SSI_SR_TXE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TXE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c6e7a085746400ecbfa3b3c679c14a2" name="a8c6e7a085746400ecbfa3b3c679c14a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6e7a085746400ecbfa3b3c679c14a2">&#9670;&#160;</a></span>SSI_SR_TXE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TXE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e7534454b26f4a5f26e597fd43e7538" name="a0e7534454b26f4a5f26e597fd43e7538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7534454b26f4a5f26e597fd43e7538">&#9670;&#160;</a></span>SSI_SR_TXE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TXE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c7bee8b7732253ba3fe983c8b53d809" name="a0c7bee8b7732253ba3fe983c8b53d809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c7bee8b7732253ba3fe983c8b53d809">&#9670;&#160;</a></span>SSI_SR_TXE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SR_TXE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6126ef786bb2136f11007c7c92e634d" name="ad6126ef786bb2136f11007c7c92e634d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6126ef786bb2136f11007c7c92e634d">&#9670;&#160;</a></span>SSI_SSI_VERSION_ID_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSI_VERSION_ID_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7574d8cc800ff855780a296dc34daf47" name="a7574d8cc800ff855780a296dc34daf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7574d8cc800ff855780a296dc34daf47">&#9670;&#160;</a></span>SSI_SSI_VERSION_ID_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSI_VERSION_ID_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000005c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf4e5a9d96af7d36d8ff47c7f74b8902" name="adf4e5a9d96af7d36d8ff47c7f74b8902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4e5a9d96af7d36d8ff47c7f74b8902">&#9670;&#160;</a></span>SSI_SSI_VERSION_ID_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSI_VERSION_ID_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3430312a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8d59d70bcff6fefcb0ab01c6a15f044" name="aa8d59d70bcff6fefcb0ab01c6a15f044"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8d59d70bcff6fefcb0ab01c6a15f044">&#9670;&#160;</a></span>SSI_SSI_VERSION_ID_SSI_COMP_VERSION_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSI_VERSION_ID_SSI_COMP_VERSION_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a9ef9e4466f95fea7259320b31b4abb" name="a9a9ef9e4466f95fea7259320b31b4abb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9ef9e4466f95fea7259320b31b4abb">&#9670;&#160;</a></span>SSI_SSI_VERSION_ID_SSI_COMP_VERSION_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSI_VERSION_ID_SSI_COMP_VERSION_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68b88594d0de9c730c2e3df3483ebf3a" name="a68b88594d0de9c730c2e3df3483ebf3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b88594d0de9c730c2e3df3483ebf3a">&#9670;&#160;</a></span>SSI_SSI_VERSION_ID_SSI_COMP_VERSION_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSI_VERSION_ID_SSI_COMP_VERSION_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34da0d338c5b2e96c84d755d9963a4b4" name="a34da0d338c5b2e96c84d755d9963a4b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34da0d338c5b2e96c84d755d9963a4b4">&#9670;&#160;</a></span>SSI_SSI_VERSION_ID_SSI_COMP_VERSION_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSI_VERSION_ID_SSI_COMP_VERSION_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac04f22346157450358a6f1fa09113681" name="ac04f22346157450358a6f1fa09113681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04f22346157450358a6f1fa09113681">&#9670;&#160;</a></span>SSI_SSI_VERSION_ID_SSI_COMP_VERSION_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSI_VERSION_ID_SSI_COMP_VERSION_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3430312a)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70780cc09a96422297336f0643c8febc" name="a70780cc09a96422297336f0643c8febc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70780cc09a96422297336f0643c8febc">&#9670;&#160;</a></span>SSI_SSIENR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSIENR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefdf51bf893adafbe79caa5e01fcdd2a" name="aefdf51bf893adafbe79caa5e01fcdd2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefdf51bf893adafbe79caa5e01fcdd2a">&#9670;&#160;</a></span>SSI_SSIENR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSIENR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10924bac8caec9d013e4752358cd8aa7" name="a10924bac8caec9d013e4752358cd8aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10924bac8caec9d013e4752358cd8aa7">&#9670;&#160;</a></span>SSI_SSIENR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSIENR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb98a83ef9be226fc6bf602aefa7d8ec" name="afb98a83ef9be226fc6bf602aefa7d8ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb98a83ef9be226fc6bf602aefa7d8ec">&#9670;&#160;</a></span>SSI_SSIENR_SSI_EN_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSIENR_SSI_EN_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad05d47e8a49b26789ac05b791f02d9be" name="ad05d47e8a49b26789ac05b791f02d9be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad05d47e8a49b26789ac05b791f02d9be">&#9670;&#160;</a></span>SSI_SSIENR_SSI_EN_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSIENR_SSI_EN_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba2b92a45009fb1446ebff634059a6de" name="aba2b92a45009fb1446ebff634059a6de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2b92a45009fb1446ebff634059a6de">&#9670;&#160;</a></span>SSI_SSIENR_SSI_EN_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSIENR_SSI_EN_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cac5e26a300ea07c92dbbbd26423cdc" name="a2cac5e26a300ea07c92dbbbd26423cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cac5e26a300ea07c92dbbbd26423cdc">&#9670;&#160;</a></span>SSI_SSIENR_SSI_EN_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSIENR_SSI_EN_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c0dab211a55ad82eb13b4009573c1d" name="ac2c0dab211a55ad82eb13b4009573c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c0dab211a55ad82eb13b4009573c1d">&#9670;&#160;</a></span>SSI_SSIENR_SSI_EN_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_SSIENR_SSI_EN_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669f48170b9ee922a4aca5bf5bc67b1d" name="a669f48170b9ee922a4aca5bf5bc67b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669f48170b9ee922a4aca5bf5bc67b1d">&#9670;&#160;</a></span>SSI_TXD_DRIVE_EDGE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXD_DRIVE_EDGE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e23695211b3f2e1dc6c7c14b1dffa26" name="a3e23695211b3f2e1dc6c7c14b1dffa26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e23695211b3f2e1dc6c7c14b1dffa26">&#9670;&#160;</a></span>SSI_TXD_DRIVE_EDGE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXD_DRIVE_EDGE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000f8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8569c74daef97e6b342af9d3362a243" name="ab8569c74daef97e6b342af9d3362a243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8569c74daef97e6b342af9d3362a243">&#9670;&#160;</a></span>SSI_TXD_DRIVE_EDGE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXD_DRIVE_EDGE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9a2c05321169b2e79aad1fc2470dd3c" name="aa9a2c05321169b2e79aad1fc2470dd3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a2c05321169b2e79aad1fc2470dd3c">&#9670;&#160;</a></span>SSI_TXD_DRIVE_EDGE_TDE_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXD_DRIVE_EDGE_TDE_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfc78cc3f259125c370c35fd6f5834c0" name="abfc78cc3f259125c370c35fd6f5834c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc78cc3f259125c370c35fd6f5834c0">&#9670;&#160;</a></span>SSI_TXD_DRIVE_EDGE_TDE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXD_DRIVE_EDGE_TDE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70dc25181f605e7c9d37dd44047d98a6" name="a70dc25181f605e7c9d37dd44047d98a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70dc25181f605e7c9d37dd44047d98a6">&#9670;&#160;</a></span>SSI_TXD_DRIVE_EDGE_TDE_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXD_DRIVE_EDGE_TDE_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a628fd4a7dd24b749070e2ccb3ac54298" name="a628fd4a7dd24b749070e2ccb3ac54298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628fd4a7dd24b749070e2ccb3ac54298">&#9670;&#160;</a></span>SSI_TXD_DRIVE_EDGE_TDE_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXD_DRIVE_EDGE_TDE_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf9824b6fc2b36ed0a374c49fe0480f" name="a8bf9824b6fc2b36ed0a374c49fe0480f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf9824b6fc2b36ed0a374c49fe0480f">&#9670;&#160;</a></span>SSI_TXD_DRIVE_EDGE_TDE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXD_DRIVE_EDGE_TDE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3261177085f5034876ccb3bf1a6e82a4" name="a3261177085f5034876ccb3bf1a6e82a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3261177085f5034876ccb3bf1a6e82a4">&#9670;&#160;</a></span>SSI_TXFLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b426f09968ae02e4ec1191cd21d8b45" name="a6b426f09968ae02e4ec1191cd21d8b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b426f09968ae02e4ec1191cd21d8b45">&#9670;&#160;</a></span>SSI_TXFLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa8752d60aefcaaa4b94dcf2a36e110b" name="aaa8752d60aefcaaa4b94dcf2a36e110b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa8752d60aefcaaa4b94dcf2a36e110b">&#9670;&#160;</a></span>SSI_TXFLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cc0546324273bd144f9df8242ed664e" name="a3cc0546324273bd144f9df8242ed664e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc0546324273bd144f9df8242ed664e">&#9670;&#160;</a></span>SSI_TXFLR_TFTFL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFLR_TFTFL_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca8762a59d9ba826186bc5d541943df5" name="aca8762a59d9ba826186bc5d541943df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8762a59d9ba826186bc5d541943df5">&#9670;&#160;</a></span>SSI_TXFLR_TFTFL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFLR_TFTFL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadfb7ee0897589205fb5075aa31ec400" name="aadfb7ee0897589205fb5075aa31ec400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadfb7ee0897589205fb5075aa31ec400">&#9670;&#160;</a></span>SSI_TXFLR_TFTFL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFLR_TFTFL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f1b821ca3283d441eb766acb7ab7ba9" name="a4f1b821ca3283d441eb766acb7ab7ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1b821ca3283d441eb766acb7ab7ba9">&#9670;&#160;</a></span>SSI_TXFLR_TFTFL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFLR_TFTFL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3df37ba53725b31ab59fabbd5d5d80f3" name="a3df37ba53725b31ab59fabbd5d5d80f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df37ba53725b31ab59fabbd5d5d80f3">&#9670;&#160;</a></span>SSI_TXFLR_TFTFL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFLR_TFTFL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0ac90afd990f268e72438881e2e85e7" name="af0ac90afd990f268e72438881e2e85e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0ac90afd990f268e72438881e2e85e7">&#9670;&#160;</a></span>SSI_TXFTLR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFTLR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35fa7211b74510622f7ca1be31a5792c" name="a35fa7211b74510622f7ca1be31a5792c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35fa7211b74510622f7ca1be31a5792c">&#9670;&#160;</a></span>SSI_TXFTLR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFTLR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb224983c62faa1c8dfff245db0f1aaf" name="abb224983c62faa1c8dfff245db0f1aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb224983c62faa1c8dfff245db0f1aaf">&#9670;&#160;</a></span>SSI_TXFTLR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFTLR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e7d17a3b3a12897b55908ccd35b31aa" name="a3e7d17a3b3a12897b55908ccd35b31aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7d17a3b3a12897b55908ccd35b31aa">&#9670;&#160;</a></span>SSI_TXFTLR_TFT_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFTLR_TFT_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd0822b0c0a8841ebc37fd8cbedf2008" name="afd0822b0c0a8841ebc37fd8cbedf2008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0822b0c0a8841ebc37fd8cbedf2008">&#9670;&#160;</a></span>SSI_TXFTLR_TFT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFTLR_TFT_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ff7b34ab7893e7ae760e87ab1a43bca" name="a7ff7b34ab7893e7ae760e87ab1a43bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff7b34ab7893e7ae760e87ab1a43bca">&#9670;&#160;</a></span>SSI_TXFTLR_TFT_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFTLR_TFT_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44e52abe76f2ef3e28d20b34c8db059b" name="a44e52abe76f2ef3e28d20b34c8db059b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e52abe76f2ef3e28d20b34c8db059b">&#9670;&#160;</a></span>SSI_TXFTLR_TFT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFTLR_TFT_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5823882f1bbaffd3625f98bf6a3b2ecc" name="a5823882f1bbaffd3625f98bf6a3b2ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5823882f1bbaffd3625f98bf6a3b2ecc">&#9670;&#160;</a></span>SSI_TXFTLR_TFT_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXFTLR_TFT_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a149a0b9dc4ab7ea6404e3d9fe406ea11" name="a149a0b9dc4ab7ea6404e3d9fe406ea11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149a0b9dc4ab7ea6404e3d9fe406ea11">&#9670;&#160;</a></span>SSI_TXOICR_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXOICR_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af30601c3fed6442ca117fe93625d17f8" name="af30601c3fed6442ca117fe93625d17f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af30601c3fed6442ca117fe93625d17f8">&#9670;&#160;</a></span>SSI_TXOICR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXOICR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a626da2ff3af19229e170c7ae545f119c" name="a626da2ff3af19229e170c7ae545f119c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626da2ff3af19229e170c7ae545f119c">&#9670;&#160;</a></span>SSI_TXOICR_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXOICR_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d23bfde2adceccf7f1627d67c4c4706" name="a2d23bfde2adceccf7f1627d67c4c4706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d23bfde2adceccf7f1627d67c4c4706">&#9670;&#160;</a></span>SSI_TXOICR_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXOICR_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ffe385f3dd3700643d8ab9327b3f760" name="a2ffe385f3dd3700643d8ab9327b3f760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffe385f3dd3700643d8ab9327b3f760">&#9670;&#160;</a></span>SSI_TXOICR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXOICR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa82763011b5c4b13dcf0ec8d918a480a" name="aa82763011b5c4b13dcf0ec8d918a480a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82763011b5c4b13dcf0ec8d918a480a">&#9670;&#160;</a></span>SSI_TXOICR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> SSI_TXOICR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2ssi_8h.html">ssi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
