// Seed: 1533486297
module module_0 (
    output supply0 id_0,
    output wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    output wand id_9,
    output uwire id_10,
    output wor id_11
);
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri1 id_3
);
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_0, id_3, id_2, id_1, id_3, id_1, id_3, id_3, id_3, id_3
  );
endmodule
