

================================================================
== Vivado HLS Report for 'Conv1DMac_new415'
================================================================
* Date:           Wed Apr 26 21:03:26 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.369|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262148|  262148|  262148|  262148|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  262146|  262146|         4|          1|          1|  262144|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     568|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     260|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     336|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     336|    1071|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------------+---------+-------+---+----+
    |             Instance            |           Module           | BRAM_18K| DSP48E| FF| LUT|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |computeS1_mux_164DeQ_x_x_x_U107  |computeS1_mux_164DeQ_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_U108  |computeS1_mux_164DeQ_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_U109  |computeS1_mux_164DeQ_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_U110  |computeS1_mux_164DeQ_x_x_x  |        0|      0|  0|  65|
    +---------------------------------+----------------------------+---------+-------+---+----+
    |Total                            |                            |        0|      0|  0| 260|
    +---------------------------------+----------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights4_m_weights_V_U    |Conv1DMac_new415_QgW  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights4_m_weights_V_1_U  |Conv1DMac_new415_Rg6  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights4_m_weights_V_2_U  |Conv1DMac_new415_Shg  |        1|  0|   0|  1024|    8|     1|         8192|
    |weights4_m_weights_V_3_U  |Conv1DMac_new415_Thq  |        1|  0|   0|  1024|    8|     1|         8192|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0|  4096|   32|     4|        32768|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_599_p2                |     *    |      0|  0|  41|           8|           8|
    |p_Val2_2_fu_675_p2                |     *    |      0|  0|  41|           8|           8|
    |p_Val2_3_fu_751_p2                |     *    |      0|  0|  41|           8|           8|
    |p_Val2_s_fu_523_p2                |     *    |      0|  0|  41|           8|           8|
    |indvar_flatten_next3_fu_363_p2    |     +    |      0|  0|  26|           1|          19|
    |indvar_flatten_op_fu_495_p2       |     +    |      0|  0|  19|          12|           1|
    |macRegisters_0_V_fu_844_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_858_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_872_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_886_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_417_p2                    |     +    |      0|  0|  15|           1|           5|
    |p_Val2_22_1_fu_991_p2             |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_2_fu_1034_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_22_3_fu_1077_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_4_fu_948_p2                |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_489_p2                    |     +    |      0|  0|  15|           7|           1|
    |tmp1_fu_838_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_852_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_866_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_880_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_42_fu_477_p2                  |     +    |      0|  0|  17|          10|          10|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_1_fu_665_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_2_fu_741_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_3_fu_817_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_2_fu_589_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_91_mid_fu_411_p2              |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten3_fu_357_p2       |   icmp   |      0|  0|  18|          19|          20|
    |exitcond_flatten_fu_369_p2        |   icmp   |      0|  0|  13|          12|          11|
    |tmp_227_1_fu_659_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_2_fu_735_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_227_3_fu_811_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_353_fu_405_p2                 |   icmp   |      0|  0|  11|           7|           8|
    |tmp_48_fu_583_p2                  |   icmp   |      0|  0|  11|           6|           1|
    |tmp_62_fu_483_p2                  |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_354_fu_423_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_45_fu_559_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_51_fu_635_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_55_fu_711_p2                  |    or    |      0|  0|   2|           1|           1|
    |tmp_59_fu_787_p2                  |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_501_p3     |  select  |      0|  0|  12|           1|           1|
    |nm_mid2_fu_465_p3                 |  select  |      0|  0|   5|           1|           5|
    |nm_mid_fu_375_p3                  |  select  |      0|  0|   5|           1|           1|
    |nm_t_mid2_fu_457_p3               |  select  |      0|  0|   4|           1|           4|
    |nm_t_mid_fu_391_p3                |  select  |      0|  0|   4|           1|           1|
    |sf_mid2_fu_429_p3                 |  select  |      0|  0|   7|           1|           1|
    |tmp_90_mid2_fu_449_p3             |  select  |      0|  0|  10|           1|          10|
    |tmp_90_mid_fu_383_p3              |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_399_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 568|         254|         256|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten3_reg_281    |   9|          2|   19|         38|
    |indvar_flatten_reg_292     |   9|          2|   12|         24|
    |macRegisters_0_V_1_fu_200  |   9|          2|    8|         16|
    |macRegisters_1_V_1_fu_204  |   9|          2|    8|         16|
    |macRegisters_2_V_1_fu_208  |   9|          2|    8|         16|
    |macRegisters_3_V_1_fu_212  |   9|          2|    8|         16|
    |nm_reg_303                 |   9|          2|    5|         10|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_314                 |   9|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   82|        166|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |exitcond_flatten3_reg_1124  |   1|   0|    1|          0|
    |indvar_flatten3_reg_281     |  19|   0|   19|          0|
    |indvar_flatten_reg_292      |  12|   0|   12|          0|
    |macRegisters_0_V_1_fu_200   |   8|   0|    8|          0|
    |macRegisters_1_V_1_fu_204   |   8|   0|    8|          0|
    |macRegisters_2_V_1_fu_208   |   8|   0|    8|          0|
    |macRegisters_3_V_1_fu_212   |   8|   0|    8|          0|
    |nm_reg_303                  |   5|   0|    5|          0|
    |nm_t_mid2_reg_1133          |   4|   0|    4|          0|
    |p_Val2_81_1_reg_1200        |   8|   0|    8|          0|
    |p_Val2_81_2_reg_1210        |   8|   0|    8|          0|
    |p_Val2_81_3_reg_1220        |   8|   0|    8|          0|
    |p_Val2_s_139_reg_1190       |   8|   0|    8|          0|
    |qb_assign_2_1_reg_1205      |   1|   0|    1|          0|
    |qb_assign_2_2_reg_1215      |   1|   0|    1|          0|
    |qb_assign_2_3_reg_1225      |   1|   0|    1|          0|
    |qb_assign_2_reg_1195        |   1|   0|    1|          0|
    |sf_reg_314                  |   7|   0|    7|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp_42_reg_1146             |  10|   0|   10|          0|
    |tmp_62_reg_1151             |   1|   0|    1|          0|
    |tmp_V_reg_1165              |   8|   0|    8|          0|
    |exitcond_flatten3_reg_1124  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1133          |  64|  32|    4|          0|
    |tmp_62_reg_1151             |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 336|  96|  150|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new415 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

