#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x131804220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1318043a0 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x13181b600_0 .net "active", 0 0, v0x1318194d0_0;  1 drivers
v0x13181b690_0 .var "clk", 0 0;
v0x13181b7a0_0 .var "clk_enable", 0 0;
v0x13181b830_0 .net "data_address", 31 0, L_0x13181fab0;  1 drivers
v0x13181b8c0_0 .net "data_read", 0 0, v0x131819a40_0;  1 drivers
v0x13181b990_0 .net "data_readdata", 31 0, L_0x13181c260;  1 drivers
v0x13181ba60_0 .net "data_write", 0 0, v0x131819b90_0;  1 drivers
v0x13181baf0_0 .net "data_writedata", 31 0, v0x131819c30_0;  1 drivers
v0x13181bba0_0 .var "init_instr", 31 0;
v0x13181bcd0_0 .var "init_mem", 0 0;
v0x13181bd60_0 .var "init_mem_addr", 31 0;
v0x13181bdf0_0 .var "instr_active", 0 0;
v0x13181bea0_0 .net "instr_address", 31 0, L_0x131820410;  1 drivers
v0x13181bf50_0 .var "instr_readdata", 31 0;
v0x13181c000_0 .net "register_v0", 31 0, v0x13181a9b0_0;  1 drivers
v0x13181c0b0_0 .var "reset", 0 0;
S_0x131804520 .scope module, "dut" "mips_cpu_harvard" 3 68, 4 1 0, S_0x1318043a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x13181cf40 .functor OR 1, L_0x13181cb90, L_0x13181ce20, C4<0>, C4<0>;
L_0x13181eef0 .functor BUFZ 1, L_0x13181dbf0, C4<0>, C4<0>, C4<0>;
L_0x13181ed50 .functor BUFZ 32, L_0x13181f120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13181fab0 .functor BUFZ 32, v0x131814df0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x131820410 .functor BUFZ 32, v0x1318157e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x131816b00_0 .net *"_ivl_10", 0 0, L_0x13181c680;  1 drivers
v0x131816b90_0 .net *"_ivl_102", 31 0, L_0x13181e430;  1 drivers
L_0x1280406d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131816c20_0 .net *"_ivl_105", 25 0, L_0x1280406d0;  1 drivers
L_0x128040718 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x131816cb0_0 .net/2u *"_ivl_106", 31 0, L_0x128040718;  1 drivers
v0x131816d40_0 .net *"_ivl_117", 4 0, L_0x13181eac0;  1 drivers
v0x131816df0_0 .net *"_ivl_119", 4 0, L_0x13181e750;  1 drivers
L_0x1280400a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x131816ea0_0 .net/2s *"_ivl_12", 1 0, L_0x1280400a0;  1 drivers
L_0x1280407f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131816f50_0 .net/2u *"_ivl_132", 15 0, L_0x1280407f0;  1 drivers
v0x131817000_0 .net *"_ivl_135", 15 0, L_0x13181f730;  1 drivers
L_0x1280400e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x131817110_0 .net/2s *"_ivl_14", 1 0, L_0x1280400e8;  1 drivers
L_0x128040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1318171c0_0 .net *"_ivl_145", 0 0, L_0x128040880;  1 drivers
L_0x1280408c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x131817270_0 .net/2u *"_ivl_147", 31 0, L_0x1280408c8;  1 drivers
v0x131817320_0 .net *"_ivl_149", 31 0, L_0x13181f9b0;  1 drivers
v0x1318173d0_0 .net *"_ivl_151", 31 0, L_0x13181ff30;  1 drivers
v0x131817480_0 .net *"_ivl_153", 31 0, L_0x13181d9b0;  1 drivers
v0x131817530_0 .net *"_ivl_155", 29 0, L_0x13181fda0;  1 drivers
L_0x128040910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1318175e0_0 .net *"_ivl_157", 1 0, L_0x128040910;  1 drivers
L_0x128040958 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x131817770_0 .net/2u *"_ivl_159", 31 0, L_0x128040958;  1 drivers
v0x131817800_0 .net *"_ivl_16", 1 0, L_0x13181c7c0;  1 drivers
v0x1318178b0_0 .net *"_ivl_161", 31 0, L_0x131820030;  1 drivers
v0x131817960_0 .net *"_ivl_20", 31 0, L_0x13181ca30;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131817a10_0 .net *"_ivl_23", 25 0, L_0x128040130;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x131817ac0_0 .net/2u *"_ivl_24", 31 0, L_0x128040178;  1 drivers
v0x131817b70_0 .net *"_ivl_26", 0 0, L_0x13181cb90;  1 drivers
v0x131817c10_0 .net *"_ivl_28", 31 0, L_0x13181ccb0;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131817cc0_0 .net *"_ivl_31", 25 0, L_0x1280401c0;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00000000000000000000000000100001>, C4<0>, C4<0>, C4<0>;
v0x131817d70_0 .net/2u *"_ivl_32", 31 0, L_0x128040208;  1 drivers
v0x131817e20_0 .net *"_ivl_34", 0 0, L_0x13181ce20;  1 drivers
v0x131817ec0_0 .net *"_ivl_37", 0 0, L_0x13181cf40;  1 drivers
L_0x128040250 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x131817f60_0 .net/2s *"_ivl_38", 1 0, L_0x128040250;  1 drivers
v0x131818010_0 .net *"_ivl_4", 31 0, L_0x13181c4d0;  1 drivers
L_0x128040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1318180c0_0 .net/2s *"_ivl_40", 1 0, L_0x128040298;  1 drivers
v0x131818170_0 .net *"_ivl_42", 1 0, L_0x13181d0b0;  1 drivers
v0x131817690_0 .net *"_ivl_46", 31 0, L_0x13181d2d0;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131818400_0 .net *"_ivl_49", 25 0, L_0x1280402e0;  1 drivers
L_0x128040328 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0x131818490_0 .net/2u *"_ivl_50", 31 0, L_0x128040328;  1 drivers
v0x131818530_0 .net *"_ivl_52", 0 0, L_0x13181d420;  1 drivers
L_0x128040370 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1318185d0_0 .net/2s *"_ivl_54", 1 0, L_0x128040370;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x131818680_0 .net/2s *"_ivl_56", 1 0, L_0x1280403b8;  1 drivers
v0x131818730_0 .net *"_ivl_58", 1 0, L_0x13181d500;  1 drivers
v0x1318187e0_0 .net *"_ivl_62", 31 0, L_0x13181d7a0;  1 drivers
L_0x128040400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131818890_0 .net *"_ivl_65", 25 0, L_0x128040400;  1 drivers
L_0x128040448 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x131818940_0 .net/2u *"_ivl_66", 31 0, L_0x128040448;  1 drivers
v0x1318189f0_0 .net *"_ivl_68", 0 0, L_0x13181d910;  1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131818a90_0 .net *"_ivl_7", 25 0, L_0x128040010;  1 drivers
L_0x128040490 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x131818b40_0 .net/2s *"_ivl_70", 1 0, L_0x128040490;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x131818bf0_0 .net/2s *"_ivl_72", 1 0, L_0x1280404d8;  1 drivers
v0x131818ca0_0 .net *"_ivl_74", 1 0, L_0x13181dab0;  1 drivers
v0x131818d50_0 .net *"_ivl_78", 31 0, L_0x13181dcd0;  1 drivers
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x131818e00_0 .net/2u *"_ivl_8", 31 0, L_0x128040058;  1 drivers
L_0x128040520 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131818eb0_0 .net *"_ivl_81", 25 0, L_0x128040520;  1 drivers
L_0x128040568 .functor BUFT 1, C4<00000000000000000000000000101011>, C4<0>, C4<0>, C4<0>;
v0x131818f60_0 .net/2u *"_ivl_82", 31 0, L_0x128040568;  1 drivers
v0x131819010_0 .net *"_ivl_86", 31 0, L_0x13181dee0;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1318190c0_0 .net *"_ivl_89", 25 0, L_0x1280405b0;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<00000000000000000000000000100010>, C4<0>, C4<0>, C4<0>;
v0x131819170_0 .net/2u *"_ivl_90", 31 0, L_0x1280405f8;  1 drivers
v0x131819220_0 .net *"_ivl_92", 0 0, L_0x13181dd70;  1 drivers
L_0x128040640 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1318192c0_0 .net/2s *"_ivl_94", 1 0, L_0x128040640;  1 drivers
L_0x128040688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x131819370_0 .net/2s *"_ivl_96", 1 0, L_0x128040688;  1 drivers
v0x131819420_0 .net *"_ivl_98", 1 0, L_0x13181e1e0;  1 drivers
v0x1318194d0_0 .var "active", 0 0;
v0x131819570_0 .net "alu_control_out", 2 0, L_0x13181f560;  1 drivers
v0x131819620_0 .net "alu_op1", 31 0, L_0x13181ed50;  1 drivers
v0x1318196e0_0 .net "alu_op2", 31 0, L_0x13181f600;  1 drivers
v0x131819770_0 .net "alu_out", 31 0, v0x131814df0_0;  1 drivers
v0x131819800_0 .net "alu_src", 0 0, L_0x13181c950;  1 drivers
v0x131818200_0 .net "alu_z_flag", 0 0, L_0x13181fb60;  1 drivers
v0x131818290_0 .net "branch", 0 0, L_0x13181e280;  1 drivers
v0x131818320_0 .net "clk", 0 0, v0x13181b690_0;  1 drivers
v0x131819890_0 .net "clk_enable", 0 0, v0x13181b7a0_0;  1 drivers
v0x131819920_0 .net "curr_addr", 31 0, v0x1318157e0_0;  1 drivers
v0x1318199b0_0 .net "data_address", 31 0, L_0x13181fab0;  alias, 1 drivers
v0x131819a40_0 .var "data_read", 0 0;
v0x131819ae0_0 .net "data_readdata", 31 0, L_0x13181c260;  alias, 1 drivers
v0x131819b90_0 .var "data_write", 0 0;
v0x131819c30_0 .var "data_writedata", 31 0;
v0x131819ce0_0 .net "f_code", 5 0, L_0x13181e670;  1 drivers
v0x131819da0_0 .net "instr_address", 31 0, L_0x131820410;  alias, 1 drivers
v0x131819e40_0 .net "instr_opcode", 5 0, L_0x13181c3f0;  1 drivers
v0x131819ef0_0 .net "instr_readdata", 31 0, v0x13181bf50_0;  1 drivers
v0x131819fa0_0 .net "instr_w_reset", 31 0, L_0x13181c310;  1 drivers
v0x13181a050_0 .net "mem_read", 0 0, L_0x13181e350;  1 drivers
v0x13181a0f0_0 .net "mem_to_reg", 0 0, L_0x13181d6c0;  1 drivers
v0x13181a190_0 .net "mem_write", 0 0, L_0x13181db50;  1 drivers
v0x13181a230_0 .net "next_instr_addr", 31 0, L_0x131820500;  1 drivers
v0x13181a2f0_0 .net "offset", 31 0, L_0x13181f8d0;  1 drivers
v0x13181a390_0 .net "reg_a_read_data", 31 0, L_0x13181f120;  1 drivers
v0x13181a450_0 .net "reg_a_read_index", 4 0, L_0x13181e840;  1 drivers
v0x13181a500_0 .net "reg_b_read_data", 31 0, L_0x13181f3d0;  1 drivers
v0x13181a5b0_0 .net "reg_b_read_index", 4 0, L_0x13181e920;  1 drivers
v0x13181a660_0 .net "reg_dst", 0 0, L_0x13181d1f0;  1 drivers
v0x13181a6f0_0 .net "reg_write", 0 0, L_0x13181dbf0;  1 drivers
v0x13181a790_0 .net "reg_write_data", 31 0, L_0x13181ecb0;  1 drivers
v0x13181a850_0 .net "reg_write_enable", 0 0, L_0x13181eef0;  1 drivers
v0x13181a900_0 .net "reg_write_index", 4 0, L_0x13181e9c0;  1 drivers
v0x13181a9b0_0 .var "register_v0", 31 0;
v0x13181aa40_0 .net "reset", 0 0, v0x13181c0b0_0;  1 drivers
v0x13181aaf0_0 .var "reset_instr", 31 0;
L_0x13181c310 .functor MUXZ 32, v0x13181bf50_0, v0x13181aaf0_0, v0x13181c0b0_0, C4<>;
L_0x13181c3f0 .part L_0x13181c310, 26, 6;
L_0x13181c4d0 .concat [ 6 26 0 0], L_0x13181c3f0, L_0x128040010;
L_0x13181c680 .cmp/ge 32, L_0x13181c4d0, L_0x128040058;
L_0x13181c7c0 .functor MUXZ 2, L_0x1280400e8, L_0x1280400a0, L_0x13181c680, C4<>;
L_0x13181c950 .part L_0x13181c7c0, 0, 1;
L_0x13181ca30 .concat [ 6 26 0 0], L_0x13181c3f0, L_0x128040130;
L_0x13181cb90 .cmp/eq 32, L_0x13181ca30, L_0x128040178;
L_0x13181ccb0 .concat [ 6 26 0 0], L_0x13181c3f0, L_0x1280401c0;
L_0x13181ce20 .cmp/eq 32, L_0x13181ccb0, L_0x128040208;
L_0x13181d0b0 .functor MUXZ 2, L_0x128040298, L_0x128040250, L_0x13181cf40, C4<>;
L_0x13181d1f0 .part L_0x13181d0b0, 0, 1;
L_0x13181d2d0 .concat [ 6 26 0 0], L_0x13181c3f0, L_0x1280402e0;
L_0x13181d420 .cmp/eq 32, L_0x13181d2d0, L_0x128040328;
L_0x13181d500 .functor MUXZ 2, L_0x1280403b8, L_0x128040370, L_0x13181d420, C4<>;
L_0x13181d6c0 .part L_0x13181d500, 0, 1;
L_0x13181d7a0 .concat [ 6 26 0 0], L_0x13181c3f0, L_0x128040400;
L_0x13181d910 .cmp/ne 32, L_0x13181d7a0, L_0x128040448;
L_0x13181dab0 .functor MUXZ 2, L_0x1280404d8, L_0x128040490, L_0x13181d910, C4<>;
L_0x13181dbf0 .part L_0x13181dab0, 0, 1;
L_0x13181dcd0 .concat [ 6 26 0 0], L_0x13181c3f0, L_0x128040520;
L_0x13181db50 .cmp/eq 32, L_0x13181dcd0, L_0x128040568;
L_0x13181dee0 .concat [ 6 26 0 0], L_0x13181c3f0, L_0x1280405b0;
L_0x13181dd70 .cmp/eq 32, L_0x13181dee0, L_0x1280405f8;
L_0x13181e1e0 .functor MUXZ 2, L_0x128040688, L_0x128040640, L_0x13181dd70, C4<>;
L_0x13181e350 .part L_0x13181e1e0, 0, 1;
L_0x13181e430 .concat [ 6 26 0 0], L_0x13181c3f0, L_0x1280406d0;
L_0x13181e280 .cmp/eq 32, L_0x13181e430, L_0x128040718;
L_0x13181e670 .part L_0x13181c310, 0, 6;
L_0x13181e840 .part L_0x13181c310, 21, 5;
L_0x13181e920 .part L_0x13181c310, 16, 5;
L_0x13181eac0 .part L_0x13181c310, 11, 5;
L_0x13181e750 .part L_0x13181c310, 16, 5;
L_0x13181e9c0 .functor MUXZ 5, L_0x13181e750, L_0x13181eac0, L_0x13181d1f0, C4<>;
L_0x13181ecb0 .functor MUXZ 32, v0x131814df0_0, L_0x13181c260, L_0x13181d6c0, C4<>;
L_0x13181f4c0 .part L_0x13181c3f0, 0, 2;
L_0x13181f560 .part v0x131815240_0, 0, 3;
L_0x13181f730 .part L_0x13181c310, 0, 16;
L_0x13181f8d0 .concat [ 16 16 0 0], L_0x13181f730, L_0x1280407f0;
L_0x13181f600 .functor MUXZ 32, L_0x13181f3d0, L_0x13181f8d0, L_0x13181c950, C4<>;
L_0x13181fcc0 .concat [ 3 1 0 0], L_0x13181f560, L_0x128040880;
L_0x13181f9b0 .arith/sum 32, v0x1318157e0_0, L_0x1280408c8;
L_0x13181ff30 .arith/sum 32, L_0x13181f9b0, L_0x13181f8d0;
L_0x13181fda0 .part L_0x13181ff30, 0, 30;
L_0x13181d9b0 .concat [ 2 30 0 0], L_0x128040910, L_0x13181fda0;
L_0x131820030 .arith/sum 32, v0x1318157e0_0, L_0x128040958;
L_0x131820500 .functor MUXZ 32, L_0x131820030, L_0x13181d9b0, L_0x13181e280, C4<>;
S_0x131804860 .scope module, "cpu_alu" "alu" 4 121, 5 1 0, S_0x131804520;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x128040838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x131804b10_0 .net/2u *"_ivl_0", 31 0, L_0x128040838;  1 drivers
v0x131814bd0_0 .net "control", 3 0, L_0x13181fcc0;  1 drivers
v0x131814c80_0 .net "op1", 31 0, L_0x13181ed50;  alias, 1 drivers
v0x131814d40_0 .net "op2", 31 0, L_0x13181f600;  alias, 1 drivers
v0x131814df0_0 .var "result", 31 0;
v0x131814ee0_0 .net "z_flag", 0 0, L_0x13181fb60;  alias, 1 drivers
E_0x131804ad0 .event edge, v0x131814d40_0, v0x131814c80_0, v0x131814bd0_0;
L_0x13181fb60 .cmp/eq 32, v0x131814df0_0, L_0x128040838;
S_0x131815000 .scope module, "cpu_alu_control" "alu_control" 4 106, 6 1 0, S_0x131804520;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x131815240_0 .var "alu_control_out", 3 0;
v0x1318152f0_0 .net "alu_fcode", 5 0, L_0x13181e670;  alias, 1 drivers
v0x1318153a0_0 .net "alu_opcode", 1 0, L_0x13181f4c0;  1 drivers
E_0x131815210 .event edge, v0x1318153a0_0, v0x1318152f0_0;
S_0x1318154b0 .scope module, "cpu_pc" "pc" 4 133, 7 1 0, S_0x131804520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x131815730_0 .net "clk", 0 0, v0x13181b690_0;  alias, 1 drivers
v0x1318157e0_0 .var "curr_addr", 31 0;
v0x131815890_0 .net "next_addr", 31 0, L_0x131820500;  alias, 1 drivers
o0x1280083d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x131815950_0 .net "reset", 0 0, o0x1280083d0;  0 drivers
E_0x1318156f0 .event posedge, v0x131815730_0;
S_0x131815a50 .scope module, "register" "regfile" 4 83, 8 1 0, S_0x131804520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
L_0x13181f120 .functor BUFZ 32, L_0x13181ef60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13181f3d0 .functor BUFZ 32, L_0x13181f210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x131815d50_0 .net *"_ivl_0", 31 0, L_0x13181ef60;  1 drivers
v0x131815e10_0 .net *"_ivl_10", 6 0, L_0x13181f2b0;  1 drivers
L_0x1280407a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x131815eb0_0 .net *"_ivl_13", 1 0, L_0x1280407a8;  1 drivers
v0x131815f60_0 .net *"_ivl_2", 6 0, L_0x13181f000;  1 drivers
L_0x128040760 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x131816010_0 .net *"_ivl_5", 1 0, L_0x128040760;  1 drivers
v0x131816100_0 .net *"_ivl_8", 31 0, L_0x13181f210;  1 drivers
v0x1318161b0_0 .net "r_clk", 0 0, v0x13181b690_0;  alias, 1 drivers
v0x131816240_0 .net "r_clk_enable", 0 0, v0x13181b7a0_0;  alias, 1 drivers
v0x1318162d0_0 .net "read_data1", 31 0, L_0x13181f120;  alias, 1 drivers
v0x131816400_0 .net "read_data2", 31 0, L_0x13181f3d0;  alias, 1 drivers
v0x1318164b0_0 .net "read_reg1", 4 0, L_0x13181e840;  alias, 1 drivers
v0x131816560_0 .net "read_reg2", 4 0, L_0x13181e920;  alias, 1 drivers
v0x131816610 .array "registers", 31 0, 31 0;
v0x1318166b0_0 .net "reset", 0 0, v0x13181c0b0_0;  alias, 1 drivers
v0x131816750_0 .net "write_control", 0 0, L_0x13181eef0;  alias, 1 drivers
v0x1318167f0_0 .net "write_data", 31 0, L_0x13181ecb0;  alias, 1 drivers
v0x1318168a0_0 .net "write_reg", 4 0, L_0x13181e9c0;  alias, 1 drivers
L_0x13181ef60 .array/port v0x131816610, L_0x13181f000;
L_0x13181f000 .concat [ 5 2 0 0], L_0x13181e840, L_0x128040760;
L_0x13181f210 .array/port v0x131816610, L_0x13181f2b0;
L_0x13181f2b0 .concat [ 5 2 0 0], L_0x13181e920, L_0x1280407a8;
S_0x13181acb0 .scope module, "instr" "data_ram" 3 59, 9 3 0, S_0x1318043a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x13181c260 .functor BUFZ 32, L_0x13181c180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13181af10_0 .net *"_ivl_0", 31 0, L_0x13181c180;  1 drivers
v0x13181afa0_0 .net "clk", 0 0, v0x13181b690_0;  alias, 1 drivers
v0x13181b030_0 .net "data_address", 31 0, v0x13181bd60_0;  1 drivers
v0x13181b0e0_0 .net "data_read", 0 0, v0x13181bdf0_0;  1 drivers
v0x13181b180_0 .net "data_readdata", 31 0, L_0x13181c260;  alias, 1 drivers
v0x13181b260_0 .net "data_write", 0 0, v0x13181bcd0_0;  1 drivers
v0x13181b2f0_0 .net "data_writedata", 31 0, v0x13181bba0_0;  1 drivers
v0x13181b3a0_0 .var/i "i", 31 0;
v0x13181b450 .array "ram", 0 65535, 31 0;
L_0x13181c180 .array/port v0x13181b450, v0x13181bd60_0;
    .scope S_0x13181acb0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13181b3a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13181b3a0_0;
    %cmpi/s 65535, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13181b3a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13181b450, 0, 4;
    %load/vec4 v0x13181b3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13181b3a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x13181acb0;
T_1 ;
    %wait E_0x1318156f0;
    %load/vec4 v0x13181b260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13181b2f0_0;
    %ix/getv 3, v0x13181b030_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13181b450, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x131815a50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x131816610, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x131815a50;
T_3 ;
    %wait E_0x1318156f0;
    %load/vec4 v0x1318166b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x131816240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x131816750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x1318167f0_0;
    %load/vec4 v0x1318168a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x131816610, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x131815000;
T_4 ;
    %wait E_0x131815210;
    %load/vec4 v0x1318153a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x131815240_0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1318153a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x131815240_0, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x1318153a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x1318152f0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x131815240_0, 0, 4;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x131815240_0, 0, 4;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x131815240_0, 0, 4;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x131815240_0, 0, 4;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x131815240_0, 0, 4;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x131804860;
T_5 ;
    %wait E_0x131804ad0;
    %load/vec4 v0x131814bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x131814df0_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x131814c80_0;
    %load/vec4 v0x131814d40_0;
    %and;
    %assign/vec4 v0x131814df0_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x131814c80_0;
    %load/vec4 v0x131814d40_0;
    %or;
    %assign/vec4 v0x131814df0_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x131814c80_0;
    %load/vec4 v0x131814d40_0;
    %add;
    %assign/vec4 v0x131814df0_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x131814c80_0;
    %load/vec4 v0x131814d40_0;
    %sub;
    %assign/vec4 v0x131814df0_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x131814c80_0;
    %load/vec4 v0x131814d40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x131814df0_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x131814c80_0;
    %load/vec4 v0x131814d40_0;
    %or;
    %inv;
    %assign/vec4 v0x131814df0_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1318154b0;
T_6 ;
    %wait E_0x1318156f0;
    %load/vec4 v0x131815890_0;
    %assign/vec4 v0x1318157e0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x131804520;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13181aaf0_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x1318043a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13181b690_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_8.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_8.1, 5;
    %jmp/1 T_8.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13181b690_0;
    %inv;
    %store/vec4 v0x13181b690_0, 0, 1;
    %delay 1, 0;
    %jmp T_8.0;
T_8.1 ;
    %pop/vec4 1;
    %end;
    .thread T_8;
    .scope S_0x1318043a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13181c0b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13181c0b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13181c0b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13181bcd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13181bd60_0, 0, 32;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "test/jr_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
