// Seed: 2936932537
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_7;
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input tri0 id_3,
    input tri id_4,
    output wand id_5,
    output tri0 id_6,
    output uwire id_7,
    output wire id_8
);
endmodule
module module_3 #(
    parameter id_6 = 32'd65,
    parameter id_8 = 32'd86
) (
    input supply1 id_0,
    output tri1 id_1,
    input wand id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input uwire _id_6,
    input tri1 id_7,
    input wire _id_8,
    input tri0 id_9,
    output uwire id_10
);
  always @(posedge id_7 or posedge 1 ^ -1'b0) {id_6 << -1'b0, 1} = id_4;
  module_2 modCall_1 (
      id_2,
      id_9,
      id_3,
      id_9,
      id_4,
      id_1,
      id_10,
      id_1,
      id_10
  );
  struct packed {
    struct packed {id_12 id_13;} [id_8 : {  id_6  ,  id_6  }] id_14;
    id_15 id_16;
  }
      id_17, id_18;
endmodule
