### Appled Logic Circuit Design
#### Coding Component & Data Type
수업일 : 2019.03.15 09:00 ~ 12:00

목차
1. 기본적인 VHDL 단위
2. 라이브러리 선언
3. Entity
4. Architecture
5. 기정의된 데이터 타입

#### 1. 기본적인 VHDL 단위
- 수업 내에서 VHDL을 세가지 파트로 구분 가능.
   - Library 선언 : 설계에 사용되는 모든 라이브러리 목록을 포함
   ```vhdl
   LIBRARY library_name;
   USE library_name.package_name.package_part;
   ```
   - Entity 선언 : 회로의 입출력 핀을 명시
     ![entity](data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAATQAAACkCAMAAAAuTiJaAAAA9lBMVEX///9Y9z7e6f/r8v/1+P/v9f8AAAD5+fny8PIsSSmhoKBAwStb/kFZ9z9V9zuxsbFBQUFcXFyWlpbk5OTq6upVVVXJyMnd3d1hYWGJiYl8fHxQ9zVpaWn5//jx/u9K9i3l/uFg90dt+FZKSkri/t6f+pKH+XX1//O+vr6s+6DW/dBl903R/coUFBS7/LHc/dZ4+WTr/uh++WqO+X22/KuW+oYpKSnK/MLD/Lqt+6A0NDS5/K6l+5cjIyNy+Fy4uLiAgIAYOBNo1lZflFe8xbslQyEtwBPf6N1QgErSydOG9HWz162HnYM9SzuWx5A2TDJ4xm291LmjgMbHAAAMAklEQVR4nO2dC3eiSBaAodONrruUxhhNLBVBISo+EEQ0UZOZne7d7d3Zx///M1uFxphEobgolnP45szpbhsjfl2vW3WrEK6+pERFuPpy9e0qhZ1vV1+Eb1++CSlR+JpKi863VFp0UmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAUmkAEpKW/du42RwTGg/1+sk/7dQkIy37299/1Va24biLyazXpupO/ZGnJI60Uof1ymzu+w9FwQjJJnXnLp685gVriyEtU2xlGS/N5v7057+IIiJgjBVF1gz9gr3FkFZaTvOMl26kbUCI/C+qlj4bNR9AH31mYkjLS1Itw3bpe2m+N4SRatr67BK1waVlp8vaI2Or9knaWhzGquU8jSGfflbg0vLSS1l6YStqe6X54jDWFrNL0waXNp2WSrePZaZrD0qjxU3UFr0G5A7OBlhaXqoJQlm6376QCaB0UJrfvMlWt3m0b5QAYGlLqSIIN63Wa1Hr1O4Ocn1/f1gaAYum0z/mtzoxUGllWtCIKim3eaFzd32YEGmkaUPG7HKqKFRaSyq0CAXpurJ+IXsTQCWgem60Kdr8YvoDoLSytIVlgHu4I9jRpi4upawBpd1Jm7as8li7Cb+cSRrW5hdiDSatMnjc/C5blJ7Dr2eRRqyZk8uwBpNWfTPVGdyHh+1M0mSEV7OLiOFB0irT5fb3peogfIDLJI2gGO2It3IWQNKqu63/sxRe1NikyTJG7iVUUIi0TLG686ebYrEU9g7WkiYq6uwCZj0Smu5mlYZlY3Tqm4kPZ9JI/D489c3EhzNpJDJw+A8MuJOGtdmp7yY2vEkj1vRT301suJMmK8ap7yY2HEqzmqe+nbhwKG3FfVTAoTSrPR71e73eiNCm2R+nvrvI8Cit79lYlk3Nsu2frt6d9duchfE8Suu1DQVjRGJRWVVVUyP2HH3ijbgJSzmUtmrXu0jcZn5ghYBVzTIcfT7kYrGPQ2nWWPBWNN9j8wKF6KPuFNXWh73m+MzVlUNp9oPQM96kvZNHg1PV7o7OmxkIleavATNfHU2aIIx1hPf+rV9hZXNlL7wzegNKK+UI+ZuI+WlMKK4g1Ifyp5K2tSrSqkrr6ehcgxH4Et5yKUksK1GUKLGnOSFv6Guf6+eON9LIYcV0hu3zdAtgadfP+VyNNUEtytSQPws5Mg4XtdcrRVm1J2fRBpZGM18y1SnD+p0QTVqXtlVNV8Vy2KUYi6Y9P8PIN5Y08ksu7Eof9plbceVnwoy7Zqg0kVZSbLrDZuTbj0k8ac9HliZjdZ3R0RiaSqi0tWakLXoJ9wixpN3ET+r7aMBu+m+o9zVmaUi2hskmioOl3ZU7udo0d9SOgEQD3ubbt639A7V92jDS3ETXsMDSBo9TSSrESVT+pIwM9reJQ2ODWRrVpjpe5O8AByytVSze3w5abDsJGBNgVH1bYBquGDbm2AWLdoJJgWBpL5lsttQpFJgaNbZUK9UdbZumhq5GkUasacPE2rV4vafQkYqvL2UrAZmQIemj66/t7DRMjYUZSRp5/+opvg42YkqrtF4jqUyudTjn9vbxl2BpMlJkt7dTVB4mWkRpCFtJJWodUdrvtwdphUijezD0d+spD8NVhJ5g/UPQtu89McernkFk8iHVE2lP79vx+szCEYsasZZQ9ky82DMvHaMjQApyeh/KSN2zI0sTkdxNpKjFmRoaSNJj/IAdK7Lx9Gmps94zANLwKpEuFCqtQGlV2aKowA1lqr3YV6lGAGnkxyWSf3rONQK63KSaByKgtqNEl0bGHcM4wft2M1fwZeeShnxIKesfSEcbg6Qh2YlT1DrFNSFxznmk+RuLTWMxPKSMSHMh0kSs+UFofTyCzOlWpeWUsKwFX5asNLRZAEbmyna7/aCa1ABKU+cNoT6aLVx97kXOqaxK+c4zIaSpTk4adUXn9VVTWxn6pDcOPpsDKI3Uz1G975h07UWbR51mq0pM62vJSZNFlSZluIuh12s3G2Ffp6HDpImW1zdIaaYF2tQjNnCcSfv937PZzOv3R+0xW/cGlCaK2kKX/QiMzs9FTBXnTFqLcUS3BSxNtazt8h/Wx0G7xN/YfGhVYpqJTkzaPyK+BSyNtJrb1QXl5z/zLDxX1rKq0j1PQ47kShpNk3mT9q8CC638ulpWNxt/W8H3lpS0//xX17vzydDrt9kSpaDSZNV8K2nY+R9TSctvS1q54hN8b4n1nj8UrJqmRo+0ms+8Uag5cEkzbft1eQHhRT1im3bijuD55e6uVgz5N9ngD279gS35jx5fYixm7eBRB3icZk+65jrWR2gVcY3qxNKK03XtH1yzaHsXRiF/jGuunGFQoAMdp5HBbdshwzRZRIr4xNXgtiZJ1x26g70gDQB72P1YSiWBwax56C3QMEqeN+o9fYUVRTQC/1X2cVJp19Lg9afnJCl8xXjP1JAs0ixazRkeyPqJFbA3PBp7Rp/7PqW0nPT49oc8w3lg++fTyNgAY8X29gah0KmhWMsEJ5R2U5BCN2C/J+hUK9E09i0iNSHSENZinVJxQmm5wT17jrJP8BoBWunep4AUNt2NYs1BCsXCyaRVJcZU2y2ZAGmyjBRkDz/OffUgq1EcL6zU9tbOUiWAYti6p7l43yHU+xBp4iKRvdwgaYM90jK5QuvwCvs0JC2BZr+8m8ite6DF4l4sGawcraRlOi/3B3m5DZFGrMnG7pEc9eEqqjQ6/8hvWsKLtC8KyJYOE1o91+Vk5ztDEmBWkQezQEC9J2N68htMSX2krPW31h66kVKtZP8ksaTylSHSSq3pTlHLMvTSjJmQ4ltKR9SkPiSbT4mlQgIjguvtQC2Trx3tVCsk669fvOGGblnZQcbJ1U0BKC1zJ72ayuamxzsKTFa013mJRqREZQUZSZ68BgvYS3dS4SVfqZRztcE0Hx4eMO8jwKtN2m0zQko8Qqb7MVXrpACnhrK5gbR8fHyUpGqZIaRi37Ei603/HT3WzRd0pU5LsGpSwJtkS+X7Wq2av2GKQiOcamX6k60Pnha+N0pcTzCRYXHCW/HiPMSBfW9xlF14C1rRGk8MG8poIcOqMWmCbj8GvO1hR9im2/DGXTW8TaPT5tqmOicKb9Jo3qyw3u8Z7lfRumc554Q7aaLikDeM7JBhGt3GbkzOdEoHd9JkxSLRkGcG7GH3V2UsZ5LoMGMXDqWtRkJ9Lh+onXTxVFZN2z3nKaUcStM8Yex+OpcDbaDb/RdeeH7bKeFR2kzoWR9r5zrvVDRtfTLrnfuoTS6l1ScqTcfYlC16SBOiBzT95OXJZhxKW3lNR/EzdP0UXdVcWbahz2f98KyZhOBQmtXrG6JJXNm27bj6YkJzdLl65iCP0prjntfv0xMOeyOqix9bGziUZnMn6SPcSRPTc243RIk9xcWp7yY2vEmjO9FPfTex4U6a4p576BoO8Gk+ZQpbvi0lwswt+sM+j6C2HBCWj7c5tgMO2Z98obrcH0INliZVCa2BdJSN/zsoap/7AQdc2vrXUk2aspzRxPw0H3lxAc5iSqMHc7CUNdYVduzwcGByKHGlCXmJ4Qw1NmkI2X/gJ5TtSqvcFsJ7UbasIWRdwkOjhCNIyxSl4+RyIJTYAUtxiS2N1M9NVxCwX4tBGhKtp8soZ8eUVumUD9IJOz8NITnJo/ZicjRpgYnK163vwUeBoQ95ynwTX1puI61cDKAWJA2RLqA7upD2jBJbWqn6etYtsE2jJ646n/ZecE1saZ1lNXyj1OFTrWhGnj1sXkxz5hNXWuV6yRBHHZDmP8jCempfTmu2Jmbsmb+VitBMSIQVbBoL77JKGQUqzd+IUrteSvcsuxj37ixGpuXM+xytzDED3Vm8ZlotM02ofZDmPxLKtCcjnhYzIwDM7l6f+VsqMT5kZSNtnWOgKIq8cif9C2v9d0hqjeD7D+KKjGG1le2482H/TE9HOQ7JSMv89tdfLct29cXTrN+8tM7yE8lI+4ORSgOQSgOQSgOQSgOQSgOQSgOQSgOQSgOQSgOQSgOQSgOQSgOQSgOQSgOQSgOwlvY1JQpXVFpKVISvVykR+fJ/iymOj32EN1MAAAAASUVORK5CYII=)

       - A,B, C, D가 input, F가 output
   - Architecture 구성 : 회로가 어떻게 동작하는지 기술한 VHDL 코드 부분
       ```vhdl
       x<=A and B;
       ```
- VHDL에는 몇몇 문자를 제외하곤 대소문자의 구분이 없다.

#### 2. 라이브러리 선언
- 헤더파일 선언 ver.VHDL
- 라이브러리 내의 패키지, 패키지 내의 함수, 프로시저 등의 구조
![library](https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcT7CH3Tw-CItNgRLq1nXe6YiQltw6_nqpGlAIcTVzHUILOZkx-L)
- 기본 형태
   ```vhdl
   LIBRARY library_name;
   USE library_name.package_name.package_part;
   ```
- 예시
    ```vhdl
    library IEEE;
    USE iee.std_logic_1164.all;
    USE iee.std_logic_unsigned.all;
    USE iee.std_logic_arith.all;
    ```
    - 요 세개의 package는 가장 자주 쓰이는 애들이니 기억해두도록 하자.
- 만약 package 선언 없이 바로 all을 치는 경우엔 library에 package가 따로 정의되어있지 않은 상태

#### 3. Entitiy
- 회로의 모든 입력 및 출력 핀을 미리 선언해두는 방식
- 구조
  ```vhdl
  entity entity_name IS
    PORT(
        port_nameA : signal_mode signal_type;
        port_nameB : signal_mode signal_type;
        port_nameC : signal_mode signal_type);
    end entity_name;
  ```
    - entity_name : 이름
    - port_name : 포트 이름
    - signal_mode : IN, OUT, INOUT, BUFFER
      - IN : INPUT
      - OUT : OUTPUT
      - INOUT : 메모리의 load 및 store 하는 port와 같은 입출력 포트. 
      - BUFFER : 출력을 다시 입력으로 들어갈 수 있게 해주는 모드
    - signal_type : BIT, STD_LOGIC, INTEGER
      - 한마디로 크기를 정해준다 보면 됨.
    - 마지막 포트의 경우 괄호 바깥에 세미콜론(; ) 넣는걸 주의하자
- BUFFER 예시
    ```vhdl
    x<=a+b;
    y<=x+a;
    ```
    - 해당 알고리즘 실행시 오류 -> vhdl은 쓰레드 진행방식이 아니기 때문에 실행 순서가 없다. 따라서 x가 초기화되기전 쓰레기 값이 들어갈수도 있음.

#### 4. Architecture
- 회로가 동작하는 알고리즘을 짜는 구역
  ```vhdl
    ARCHITECTURE architecture_name OF entity_name is
        [declarations]
    BEGIN
        (code)
    END architecture_name;
  ```
  - architecture_name : 하나의 architecture에 여러 code가 존재할 수 있어서 따로 이름을 지정.
  - declarations : signal, constant, comonent등 선언
  - code : 알고리즘 구현. 알고리즘이 쓰레드 형식으로 구현되는게 아니라서 순서가 바껴도 회로 상의 차이는 없다.

#### 5. 기정의된 데이터 타입
- 