vendor_name = ModelSim
source_file = 1, C:/Users/GD/Desktop/Projects/learn/university/circuit-design/lab1/scheme1/lab1_scheme1.bdf
source_file = 1, C:/Users/GD/Desktop/Projects/learn/university/circuit-design/lab1/scheme1/Waveform.vwf
source_file = 1, c:/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155la1.bdf
source_file = 1, c:/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155la3.bdf
source_file = 1, c:/users/gd/desktop/projects/learn/university/circuit-design/series_k155/k155ln1.bdf
design_name = lab1_scheme1
instance = comp, \f1~output , f1~output, lab1_scheme1, 1
instance = comp, \x3~input , x3~input, lab1_scheme1, 1
instance = comp, \x4~input , x4~input, lab1_scheme1, 1
instance = comp, \x1~input , x1~input, lab1_scheme1, 1
instance = comp, \x2~input , x2~input, lab1_scheme1, 1
instance = comp, \inst3|inst~0 , inst3|inst~0, lab1_scheme1, 1
design_name = hard_block
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
instance = comp, \~ALTERA_ASDO~~ibuf , ~ALTERA_ASDO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_NCSO~~ibuf , ~ALTERA_NCSO~~ibuf, hard_block, 1
