TimeQuest Timing Analyzer report for top
Thu Aug 10 16:02:52 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 25. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 26. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 35. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 36. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 37. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; top                                                     ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Thu Aug 10 16:02:50 2017 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 47.43 MHz ; 47.43 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -0.271 ; -0.271          ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.215 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 16.778 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 2.050 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+-------+--------------------------------+
; Clock    ; Slack ; End Point TNS                  ;
+----------+-------+--------------------------------+
; CLOCK_50 ; 4.072 ; 0.000                          ;
+----------+-------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.271 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.584     ; 6.899      ;
; 1.924  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 5.059      ;
; 2.044  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.939      ;
; 2.234  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.749      ;
; 2.242  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.741      ;
; 2.288  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.695      ;
; 2.297  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.686      ;
; 2.366  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.233     ; 4.613      ;
; 2.372  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.611      ;
; 2.456  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.527      ;
; 2.505  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.232     ; 4.475      ;
; 2.618  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.365      ;
; 2.848  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.229     ; 4.135      ;
; 4.057  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.006      ; 0.967      ;
; 10.470 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 9.442      ;
; 10.802 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 9.110      ;
; 10.804 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 9.108      ;
; 10.806 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 9.106      ;
; 11.142 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.975      ; 6.851      ;
; 11.327 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 8.609      ;
; 11.474 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.975      ; 6.519      ;
; 11.476 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.975      ; 6.517      ;
; 11.478 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.975      ; 6.515      ;
; 11.659 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 8.277      ;
; 11.661 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 8.275      ;
; 11.663 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 8.273      ;
; 11.853 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 8.053      ;
; 12.185 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.721      ;
; 12.187 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.719      ;
; 12.189 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 7.717      ;
; 13.655 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 6.247      ;
; 13.787 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 6.115      ;
; 13.795 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 6.107      ;
; 13.833 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 6.069      ;
; 13.956 ; ram_top:ram_top1|uart_counter[1]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.946      ;
; 14.005 ; ram_top:ram_top1|uart_counter[10]                                                                                                                                                    ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.897      ;
; 14.025 ; ram_top:ram_top1|uart_counter[7]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.877      ;
; 14.117 ; ram_top:ram_top1|uart_counter[0]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.785      ;
; 14.140 ; ram_top:ram_top1|uart_counter[9]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.762      ;
; 14.275 ; ram_top:ram_top1|uart_counter[8]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.627      ;
; 14.367 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.535      ;
; 14.414 ; ram_top:ram_top1|uart_counter[4]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.488      ;
; 14.499 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.403      ;
; 14.504 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.448     ; 5.066      ;
; 14.507 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.395      ;
; 14.545 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.357      ;
; 14.596 ; ram_top:ram_top1|counter[0]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.345      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.600 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.193      ;
; 14.604 ; ram_top:ram_top1|counter[2]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.337      ;
; 14.616 ; ram_top:ram_top1|uart_counter[12]                                                                                                                                                    ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.286      ;
; 14.668 ; ram_top:ram_top1|uart_counter[1]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.234      ;
; 14.678 ; ram_top:ram_top1|counter[8]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.263      ;
; 14.686 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.253      ;
; 14.692 ; ram_top:ram_top1|counter[1]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.249      ;
; 14.717 ; ram_top:ram_top1|uart_counter[10]                                                                                                                                                    ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.185      ;
; 14.729 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.210      ;
; 14.737 ; ram_top:ram_top1|uart_counter[7]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.165      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.767 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.225     ; 2.026      ;
; 14.801 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.227     ; 1.990      ;
; 14.806 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.227     ; 1.985      ;
; 14.807 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.227     ; 1.984      ;
; 14.817 ; ram_top:ram_top1|counter[9]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.124      ;
; 14.818 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.121      ;
; 14.826 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.113      ;
; 14.829 ; ram_top:ram_top1|uart_counter[0]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.073      ;
; 14.852 ; ram_top:ram_top1|uart_counter[9]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 5.050      ;
; 14.854 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[4]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 5.086      ;
; 14.854 ; ram_top:ram_top1|counter[3]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.087      ;
; 14.861 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.078      ;
; 14.864 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.075      ;
; 14.869 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.070      ;
; 14.882 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.227     ; 1.909      ;
; 14.884 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.227     ; 1.907      ;
; 14.885 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.227     ; 1.906      ;
; 14.892 ; ram_top:ram_top1|state_a[2]                                                                                                                                                          ; ram_top:ram_top1|UART_data[3]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.038      ;
; 14.900 ; ram_top:ram_top1|counter[10]                                                                                                                                                         ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 5.041      ;
; 14.907 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 5.032      ;
; 14.911 ; ram_top:ram_top1|state_a[2]                                                                                                                                                          ; ram_top:ram_top1|UART_data[1]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.019      ;
; 14.925 ; ram_top:ram_top1|state_a[3]                                                                                                                                                          ; ram_top:ram_top1|UART_data[1]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 5.005      ;
; 14.966 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -3.227     ; 1.825      ;
; 14.971 ; ram_top:ram_top1|state_a[3]                                                                                                                                                          ; ram_top:ram_top1|UART_data[2]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 4.959      ;
; 14.978 ; ram_top:ram_top1|uart_counter[11]                                                                                                                                                    ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.924      ;
; 14.986 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[4]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 4.954      ;
; 14.987 ; ram_top:ram_top1|uart_counter[8]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.915      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[4]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 0.998      ;
; 0.220 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 1.003      ;
; 0.220 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 1.003      ;
; 0.222 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[3]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 1.005      ;
; 0.228 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[7]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 1.011      ;
; 0.247 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[1]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 1.030      ;
; 0.250 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 1.033      ;
; 0.282 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[5]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 1.065      ;
; 0.285 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[8]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.561      ; 1.068      ;
; 0.286 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[9]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.557      ; 1.065      ;
; 0.324 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[8]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.705      ;
; 0.337 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.717      ;
; 0.338 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[6]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[6]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.718      ;
; 0.338 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[7]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.718      ;
; 0.338 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[0]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[0]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.718      ;
; 0.339 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[2]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[2]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.719      ;
; 0.339 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[1]~reg0                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.719      ;
; 0.340 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[5]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[5]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.720      ;
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[4]                                                                                                                                                                                                    ; pll:pll1|M[4]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[2]                                                                                                                                                                                                    ; pll:pll1|M[2]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|M[0]                                                                                                                                                                                                    ; pll:pll1|M[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; pll:pll1|state[4]                                                                                                                                                                                                ; pll:pll1|state[4]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                      ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:ram_top1|state_b[1]                                                                                                                                                                                      ; ram_top:ram_top1|state_b[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                      ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_address_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.064      ;
; 0.404 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~portb_address_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.065      ;
; 0.406 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb      ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.408 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.429 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[0]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_two[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[3]                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_two[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_address_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.438      ; 1.090      ;
; 0.430 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~portb_address_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.091      ;
; 0.430 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_two[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_one[1]                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_one[1]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.436 ; ram_top:ram_top1|counter[20]                                                                                                                                                                                     ; ram_top:ram_top1|counter[20]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.702      ;
; 0.438 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.703      ;
; 0.438 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[1]                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.704      ;
; 0.446 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.827      ;
; 0.448 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[5]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.829      ;
; 0.451 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[3]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.716      ;
; 0.453 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[0]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[2]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[9]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[6]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.719      ;
; 0.459 ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                      ; ram_top:ram_top1|freq_written                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.726      ;
; 0.461 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]~reg0                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 0.841      ;
; 0.496 ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                      ; ram_top:ram_top1|state_b[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.763      ;
; 0.501 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[7]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.882      ;
; 0.504 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[4]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.885      ;
; 0.529 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[2]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.195      ; 0.910      ;
; 0.551 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.819      ;
; 0.552 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.820      ;
; 0.552 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.820      ;
; 0.552 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.820      ;
; 0.553 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[4]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.573      ; 1.348      ;
; 0.553 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_one[3]                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.819      ;
; 0.554 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[0]                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_two[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.820      ;
; 0.554 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_one[2]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.820      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                    ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.778 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.132      ;
; 16.778 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.108     ; 3.132      ;
; 16.904 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.039      ;
; 16.904 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.039      ;
; 16.904 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.039      ;
; 16.904 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.039      ;
; 16.904 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.039      ;
; 16.904 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.039      ;
; 16.904 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 3.039      ;
; 17.077 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 2.834      ;
; 17.077 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 2.834      ;
; 17.077 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 2.834      ;
; 17.140 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.772      ;
; 17.140 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.772      ;
; 17.140 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.772      ;
; 17.140 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.772      ;
; 17.140 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 2.772      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.410 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.534      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.447 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.498      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
; 17.461 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.483      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                    ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.050 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.324      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.054 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 2.330      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.084 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.359      ;
; 2.310 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.601      ;
; 2.310 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.601      ;
; 2.310 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.601      ;
; 2.310 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.601      ;
; 2.310 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 2.601      ;
; 2.370 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 2.660      ;
; 2.370 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 2.660      ;
; 2.370 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 2.660      ;
; 2.603 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.877      ;
; 2.603 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.877      ;
; 2.603 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.877      ;
; 2.603 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.877      ;
; 2.603 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.877      ;
; 2.603 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.877      ;
; 2.603 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.877      ;
; 2.662 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 2.950      ;
; 2.662 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 2.950      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.19 MHz ; 52.19 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.210 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.239 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 17.061 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.892 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 4.054 ; 0.000                         ;
+----------+-------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.210  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.544     ; 6.293      ;
; 2.233  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.226     ; 4.588      ;
; 2.345  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.226     ; 4.476      ;
; 2.530  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.226     ; 4.291      ;
; 2.537  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.226     ; 4.284      ;
; 2.602  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.227     ; 4.218      ;
; 2.610  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.227     ; 4.210      ;
; 2.639  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 4.178      ;
; 2.656  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.227     ; 4.164      ;
; 2.751  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.227     ; 4.069      ;
; 2.794  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.230     ; 4.023      ;
; 2.891  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.227     ; 3.929      ;
; 3.104  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.227     ; 3.716      ;
; 4.126  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state ; CLOCK_50     ; CLOCK_50    ; 5.000        ; -0.010     ; 0.883      ;
; 11.287 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 8.638      ;
; 11.428 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.704      ; 6.295      ;
; 11.587 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 8.338      ;
; 11.589 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 8.336      ;
; 11.602 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 8.323      ;
; 11.730 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.704      ; 5.993      ;
; 11.738 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.704      ; 5.985      ;
; 11.740 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 2.704      ; 5.983      ;
; 12.062 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.885      ;
; 12.362 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.585      ;
; 12.364 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.583      ;
; 12.368 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 7.579      ;
; 12.536 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 7.383      ;
; 12.838 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 7.081      ;
; 12.846 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 7.073      ;
; 12.848 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 7.071      ;
; 14.272 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.642      ;
; 14.384 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.530      ;
; 14.390 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.524      ;
; 14.428 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.486      ;
; 14.532 ; ram_top:ram_top1|uart_counter[1]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.382      ;
; 14.584 ; ram_top:ram_top1|uart_counter[10]                                                                                                                                                    ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.330      ;
; 14.600 ; ram_top:ram_top1|uart_counter[7]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.314      ;
; 14.680 ; ram_top:ram_top1|uart_counter[0]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.234      ;
; 14.697 ; ram_top:ram_top1|uart_counter[9]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.217      ;
; 14.823 ; ram_top:ram_top1|uart_counter[8]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 5.091      ;
; 14.948 ; ram_top:ram_top1|uart_counter[4]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.966      ;
; 14.958 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.956      ;
; 14.987 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.398     ; 4.634      ;
; 15.070 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.844      ;
; 15.076 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.838      ;
; 15.090 ; ram_top:ram_top1|counter[8]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.861      ;
; 15.107 ; ram_top:ram_top1|uart_counter[12]                                                                                                                                                    ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.807      ;
; 15.114 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.800      ;
; 15.123 ; ram_top:ram_top1|counter[0]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.828      ;
; 15.125 ; ram_top:ram_top1|counter[2]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.826      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.205 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.996      ;
; 15.218 ; ram_top:ram_top1|uart_counter[1]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.696      ;
; 15.224 ; ram_top:ram_top1|counter[1]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.727      ;
; 15.242 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.706      ;
; 15.245 ; ram_top:ram_top1|counter[9]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.706      ;
; 15.246 ; ram_top:ram_top1|uart_counter[10]                                                                                                                                                    ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.668      ;
; 15.286 ; ram_top:ram_top1|uart_counter[7]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.628      ;
; 15.301 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.647      ;
; 15.326 ; ram_top:ram_top1|state_a[2]                                                                                                                                                          ; ram_top:ram_top1|UART_data[1]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.617      ;
; 15.339 ; ram_top:ram_top1|counter[3]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.612      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.339 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.818     ; 1.862      ;
; 15.340 ; ram_top:ram_top1|counter[10]                                                                                                                                                         ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.611      ;
; 15.354 ; ram_top:ram_top1|state_a[3]                                                                                                                                                          ; ram_top:ram_top1|UART_data[1]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.589      ;
; 15.354 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.594      ;
; 15.355 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.821     ; 1.843      ;
; 15.360 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.588      ;
; 15.366 ; ram_top:ram_top1|uart_counter[0]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.548      ;
; 15.368 ; ram_top:ram_top1|state_a[2]                                                                                                                                                          ; ram_top:ram_top1|UART_data[3]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.575      ;
; 15.370 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.821     ; 1.828      ;
; 15.371 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.821     ; 1.827      ;
; 15.383 ; ram_top:ram_top1|uart_counter[9]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.531      ;
; 15.384 ; ram_top:ram_top1|state_a[3]                                                                                                                                                          ; ram_top:ram_top1|UART_data[2]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.559      ;
; 15.388 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[4]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.560      ;
; 15.398 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.550      ;
; 15.413 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.535      ;
; 15.419 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.529      ;
; 15.428 ; ram_top:ram_top1|counter[7]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.523      ;
; 15.430 ; ram_top:ram_top1|state_a[1]                                                                                                                                                          ; ram_top:ram_top1|UART_data[1]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.521      ;
; 15.443 ; ram_top:ram_top1|uart_counter[11]                                                                                                                                                    ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.471      ;
; 15.448 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.821     ; 1.750      ;
; 15.457 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 4.491      ;
; 15.463 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.821     ; 1.735      ;
; 15.463 ; ram_top:ram_top1|state_a[1]                                                                                                                                                          ; ram_top:ram_top1|UART_data[3]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 4.488      ;
; 15.464 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -2.821     ; 1.734      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.239 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[4]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 0.940      ;
; 0.240 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[7]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 0.941      ;
; 0.243 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 0.944      ;
; 0.243 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 0.944      ;
; 0.245 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[3]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 0.946      ;
; 0.270 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[1]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 0.971      ;
; 0.271 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 0.972      ;
; 0.298 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[9]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 0.995      ;
; 0.299 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[5]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 1.000      ;
; 0.304 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[8]                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.500      ; 1.005      ;
; 0.305 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[8]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 0.647      ;
; 0.316 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[7]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.659      ;
; 0.316 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.659      ;
; 0.317 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[6]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[6]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.660      ;
; 0.317 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[0]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[0]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.660      ;
; 0.318 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[2]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[2]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.661      ;
; 0.318 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[1]~reg0                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.661      ;
; 0.319 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[5]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[5]~reg0                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.662      ;
; 0.352 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                      ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|state_b[1]                                                                                                                                                                                      ; ram_top:ram_top1|state_b[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                    ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                          ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[4]                                                                                                                                                                                                    ; pll:pll1|M[4]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[2]                                                                                                                                                                                                    ; pll:pll1|M[2]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; pll:pll1|M[0]                                                                                                                                                                                                    ; pll:pll1|M[0]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                      ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                        ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; pll:pll1|state[4]                                                                                                                                                                                                ; pll:pll1|state[4]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.608      ;
; 0.364 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb      ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.393 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.637      ;
; 0.393 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.637      ;
; 0.394 ; ram_top:ram_top1|counter[20]                                                                                                                                                                                     ; ram_top:ram_top1|counter[20]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_address_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.990      ;
; 0.394 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_two[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.639      ;
; 0.394 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[0]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_two[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.639      ;
; 0.394 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[3]                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_two[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.639      ;
; 0.395 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_one[1]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~portb_address_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.992      ;
; 0.396 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                              ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_one[1]                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.641      ;
; 0.401 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[1]                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.645      ;
; 0.414 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[3]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[3]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.658      ;
; 0.416 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[0]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[2]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[9]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 0.758      ;
; 0.417 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[6]                                                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.661      ;
; 0.418 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[5]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 0.760      ;
; 0.419 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.663      ;
; 0.421 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_address_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 1.017      ;
; 0.423 ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                      ; ram_top:ram_top1|freq_written                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.666      ;
; 0.423 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~portb_address_reg0                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 1.019      ;
; 0.427 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]~reg0                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.770      ;
; 0.447 ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                      ; ram_top:ram_top1|state_b[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.691      ;
; 0.468 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[7]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.811      ;
; 0.472 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[4]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.815      ;
; 0.492 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                                                                                                                   ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[2]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 0.835      ;
; 0.505 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.749      ;
; 0.505 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_one[2]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.750      ;
; 0.505 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_one[3]                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.750      ;
; 0.505 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[0]                                                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_two[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.750      ;
; 0.506 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.750      ;
; 0.507 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[3]                                                                                                                        ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_two[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.752      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                     ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.061 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.860      ;
; 17.061 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 2.860      ;
; 17.168 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.784      ;
; 17.168 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.784      ;
; 17.168 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.784      ;
; 17.168 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.784      ;
; 17.168 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.784      ;
; 17.168 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.784      ;
; 17.168 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.784      ;
; 17.349 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.575      ;
; 17.349 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.575      ;
; 17.349 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 2.575      ;
; 17.408 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 2.517      ;
; 17.408 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 2.517      ;
; 17.408 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 2.517      ;
; 17.408 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 2.517      ;
; 17.408 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 2.517      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.675 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.280      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.706 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.249      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
; 17.714 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.240      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.892 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.143      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.905 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.157      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 1.934 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 2.186      ;
; 2.129 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.392      ;
; 2.129 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.392      ;
; 2.129 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.392      ;
; 2.129 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.392      ;
; 2.129 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.392      ;
; 2.183 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.446      ;
; 2.183 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.446      ;
; 2.183 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 2.446      ;
; 2.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.622      ;
; 2.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.622      ;
; 2.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.622      ;
; 2.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.622      ;
; 2.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.622      ;
; 2.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.622      ;
; 2.373 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.622      ;
; 2.440 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.700      ;
; 2.440 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 2.700      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 2.905 ; 0.000           ;
+----------+-------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.068 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 18.268 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.994 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+-------+-------------------------------+
; Clock    ; Slack ; End Point TNS                 ;
+----------+-------+-------------------------------+
; CLOCK_50 ; 4.391 ; 0.000                         ;
+----------+-------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                            ; To Node                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.905  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.054      ; 3.355      ;
; 3.820  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.622      ;
; 3.877  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.565      ;
; 3.943  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.499      ;
; 3.944  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.498      ;
; 3.948  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.494      ;
; 3.950  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.492      ;
; 3.962  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                            ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.235      ; 2.479      ;
; 4.009  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.433      ;
; 4.029  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.413      ;
; 4.041  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                        ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.235      ; 2.400      ;
; 4.103  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.339      ;
; 4.223  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0]                  ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.236      ; 2.219      ;
; 4.921  ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate2_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|configupdate3_state ; CLOCK_50     ; CLOCK_50    ; 5.000        ; 0.351      ; 0.437      ;
; 12.690 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.590      ; 3.907      ;
; 12.845 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.590      ; 3.752      ;
; 12.847 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.590      ; 3.750      ;
; 12.854 ; CLOCK_50                                                                                                                                                                             ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 15.000       ; 1.590      ; 3.743      ;
; 14.972 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.974      ;
; 15.127 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.819      ;
; 15.129 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.817      ;
; 15.136 ; ram_top:ram_top1|reset~reg0                                                                                                                                                          ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 4.810      ;
; 15.472 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.493      ;
; 15.627 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.338      ;
; 15.629 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.336      ;
; 15.629 ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF                                                                         ; pll:pll1|reconfig_pll:pll1|altpll:altpll_component|reconfig_pll_altpll:auto_generated|pll1~OBSERVABLESCANDFF              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.028     ; 5.549      ;
; 15.636 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                            ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 4.329      ;
; 15.749 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.196      ;
; 15.904 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_init_state_1 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.041      ;
; 15.906 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.039      ;
; 15.913 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|areset_state                                                                   ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.032      ;
; 16.880 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.063      ;
; 16.953 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.990      ;
; 16.958 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.985      ;
; 16.973 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.970      ;
; 17.039 ; ram_top:ram_top1|uart_counter[1]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.904      ;
; 17.048 ; ram_top:ram_top1|uart_counter[10]                                                                                                                                                    ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.895      ;
; 17.062 ; ram_top:ram_top1|uart_counter[7]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.881      ;
; 17.112 ; ram_top:ram_top1|uart_counter[0]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.831      ;
; 17.124 ; ram_top:ram_top1|uart_counter[9]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.819      ;
; 17.181 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.762      ;
; 17.184 ; ram_top:ram_top1|uart_counter[8]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.759      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.195 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 1.041      ;
; 17.249 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.985      ;
; 17.253 ; ram_top:ram_top1|uart_counter[4]                                                                                                                                                     ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.690      ;
; 17.254 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.689      ;
; 17.259 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.684      ;
; 17.261 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.973      ;
; 17.262 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.972      ;
; 17.274 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.960      ;
; 17.274 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.669      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[0]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[3]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[6]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.281 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.771     ; 0.955      ;
; 17.286 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.948      ;
; 17.287 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.947      ;
; 17.304 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.930      ;
; 17.335 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.899      ;
; 17.340 ; ram_top:ram_top1|uart_counter[1]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.603      ;
; 17.344 ; ram_top:ram_top1|uart_counter[12]                                                                                                                                                    ; ram_top:ram_top1|state_a[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.599      ;
; 17.349 ; ram_top:ram_top1|uart_counter[10]                                                                                                                                                    ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.594      ;
; 17.352 ; ram_top:ram_top1|counter[8]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.620      ;
; 17.359 ; ram_top:ram_top1|counter[0]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.613      ;
; 17.363 ; ram_top:ram_top1|counter[2]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.609      ;
; 17.363 ; ram_top:ram_top1|uart_counter[7]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.580      ;
; 17.385 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.582      ;
; 17.393 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.574      ;
; 17.401 ; ram_top:ram_top1|align                                                                                                                                                               ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.833      ;
; 17.411 ; ram_top:ram_top1|counter[1]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.561      ;
; 17.413 ; ram_top:ram_top1|uart_counter[0]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.530      ;
; 17.420 ; ram_top:ram_top1|state_a[2]                                                                                                                                                          ; ram_top:ram_top1|UART_data[1]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.545      ;
; 17.425 ; ram_top:ram_top1|uart_counter[9]                                                                                                                                                     ; ram_top:ram_top1|state_a[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.518      ;
; 17.434 ; ram_top:ram_top1|state_a[3]                                                                                                                                                          ; ram_top:ram_top1|UART_data[1]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.531      ;
; 17.439 ; ram_top:ram_top1|state_a[2]                                                                                                                                                          ; ram_top:ram_top1|UART_data[3]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.526      ;
; 17.443 ; ram_top:ram_top1|counter[9]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.529      ;
; 17.446 ; ram_top:ram_top1|state_a[3]                                                                                                                                                          ; ram_top:ram_top1|UART_data[2]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 2.519      ;
; 17.451 ; ram_top:ram_top1|write_mem                                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.773     ; 0.783      ;
; 17.458 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.509      ;
; 17.463 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.504      ;
; 17.466 ; ram_top:ram_top1|uart_counter[2]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.501      ;
; 17.469 ; ram_top:ram_top1|uart_counter[6]                                                                                                                                                     ; ram_top:ram_top1|state_a[4]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.498      ;
; 17.471 ; ram_top:ram_top1|uart_counter[3]                                                                                                                                                     ; ram_top:ram_top1|state_a[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.496      ;
; 17.478 ; ram_top:ram_top1|state_a[1]                                                                                                                                                          ; ram_top:ram_top1|UART_data[1]~reg0                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 2.493      ;
; 17.478 ; ram_top:ram_top1|uart_counter[5]                                                                                                                                                     ; ram_top:ram_top1|state_a[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 2.489      ;
; 17.482 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|altsyncram:altsyncram4|altsyncram_5lv:auto_generated|ram_block1a0~porta_we_reg ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.296      ;
; 17.483 ; ram_top:ram_top1|counter[3]                                                                                                                                                          ; ram_top:ram_top1|state_b[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 2.489      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.068 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[4]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.465      ;
; 0.070 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.467      ;
; 0.070 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.467      ;
; 0.073 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[3]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.470      ;
; 0.074 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[7]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.471      ;
; 0.082 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[1]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.479      ;
; 0.085 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.482      ;
; 0.097 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[5]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.494      ;
; 0.099 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[8]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.293      ; 0.496      ;
; 0.101 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[9]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.292      ; 0.497      ;
; 0.130 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[2]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[8]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.320      ;
; 0.135 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[7]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[7]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.325      ;
; 0.135 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[3]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[3]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.325      ;
; 0.136 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[6]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[6]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.326      ;
; 0.136 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[0]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[0]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.326      ;
; 0.137 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[2]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[2]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.327      ;
; 0.137 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[1]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[1]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.327      ;
; 0.138 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[5]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_even[5]~reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.328      ;
; 0.169 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.501      ;
; 0.170 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_address_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.500      ;
; 0.176 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~portb_address_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.508      ;
; 0.177 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_address_reg0                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.507      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                  ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|data_out_shift_reg[8]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[2]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[5]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                           ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|full_dff                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                                         ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state_b[1]                                                                                                                                                                                                         ; ram_top:ram_top1|state_b[1]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                                         ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C4_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C2_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C3_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C1_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|C0_data_state                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                                              ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                                           ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                                       ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[0]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[1]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[3]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[4]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                    ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|low_addressa[6]                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                             ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                      ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                     ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|usedw_is_1_dff                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[4]                                                                                                                                                                                                                       ; pll:pll1|M[4]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[2]                                                                                                                                                                                                                       ; pll:pll1|M[2]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|M[0]                                                                                                                                                                                                                       ; pll:pll1|M[0]                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; pll:pll1|state[4]                                                                                                                                                                                                                   ; pll:pll1|state[4]                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                                            ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                         ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|rd_ptr_lsb                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                       ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[2]                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_two[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[0]                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_two[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[0]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|data_to_write[1]                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:even_add_1_rtl_0|shift_taps_96m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_one[3]                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evenb|errors_two[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_one[1]                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[4]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.379      ;
; 0.190 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_one[1]                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|errors_two[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[8]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[5]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.381      ;
; 0.192 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[1]                                                                                                                                                                            ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|state[2]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_fast[4]                                                                                                                                                                  ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|RAM:RAM1|q_odd[4]~reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.384      ;
; 0.197 ; ram_top:ram_top1|counter[20]                                                                                                                                                                                                        ; ram_top:ram_top1|counter[20]                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[3]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[3]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[2]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[9]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[0]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[2]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|last_bit_counter[3]                                                                                                                                                                 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[6]                                                                                                                                                                          ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[6]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_last_bit                                                                                                                                                                    ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[9]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[1]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[7]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.393      ;
; 0.204 ; ram_top:ram_top1|state_a[3]                                                                                                                                                                                                         ; ram_top:ram_top1|freq_written                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[7]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[4]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.395      ;
; 0.214 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address_top[5]                                                                                                                                                                      ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|address[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.404      ;
; 0.235 ; ram_top:ram_top1|state_b[3]                                                                                                                                                                                                         ; ram_top:ram_top1|state_b[0]                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.361      ;
; 0.236 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[4]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.301      ; 0.641      ;
; 0.240 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|prev_add[7]                                                                                                                                                                         ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|altshift_taps:odd_add_1_rtl_0|shift_taps_96m:auto_generated|altsyncram_md81:altsyncram2|ram_block3a0~porta_datain_reg0                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.301      ; 0.645      ;
; 0.246 ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[5] ; RS232UART:UART|RS232UART_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_a341:auto_generated|a_dpfifo_tq31:dpfifo|altsyncram_dqb1:FIFOram|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.577      ;
; 0.246 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]                                                                                                                ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.374      ;
; 0.247 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]                                                                                                                 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_one[2]                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|errors_two[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_one[3]                                                                                                                                           ; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_oddb|errors_two[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.373      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                     ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.268 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.676      ;
; 18.268 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 1.676      ;
; 18.342 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.623      ;
; 18.342 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.623      ;
; 18.342 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.623      ;
; 18.342 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.623      ;
; 18.342 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.623      ;
; 18.342 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.623      ;
; 18.342 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 1.623      ;
; 18.436 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.510      ;
; 18.436 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.510      ;
; 18.436 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.510      ;
; 18.467 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.479      ;
; 18.467 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.479      ;
; 18.467 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.479      ;
; 18.467 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.479      ;
; 18.467 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 1.479      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.632 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.337      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.651 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.319      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
; 18.660 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.309      ;
+--------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                     ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data7[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data6[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data14[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data5[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data4[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data12[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data3[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data2[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data1[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data0[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 0.994 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data9[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.125      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg9[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg8[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg7[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg6[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg5[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg4[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg3[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg2[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg1[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg0[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data16[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.001 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data13[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.132      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg17[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg16[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg15[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg14[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg13[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg12[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg11[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|shift_reg10[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data17[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data15[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data11[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data10[0]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.011 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|nominal_data8[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.142      ;
; 1.131 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|idle_state                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.268      ;
; 1.131 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_init_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.268      ;
; 1.131 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_post_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.268      ;
; 1.131 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_wait_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.268      ;
; 1.131 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reset_state                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.268      ;
; 1.152 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_data_state    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.289      ;
; 1.152 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_seq_ena_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.289      ;
; 1.152 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|reconfig_counter_state     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.289      ;
; 1.271 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.397      ;
; 1.271 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.397      ;
; 1.271 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.397      ;
; 1.271 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_type_latch_reg[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.397      ;
; 1.271 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|counter_param_latch_reg[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.397      ;
; 1.271 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.397      ;
; 1.271 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_init_nominal_state   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 1.397      ;
; 1.293 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_data_state           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.428      ;
; 1.293 ; ram_top:ram_top1|reset~reg0 ; pll:pll1|pll_reconfig:pll_reconfig_inst|pll_reconfig_pllrcfg_kr01:pll_reconfig_pllrcfg_kr01_component|write_nominal_state        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.051      ; 1.428      ;
+-------+-----------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.271 ; 0.068 ; 16.778   ; 0.994   ; 4.054               ;
;  CLOCK_50        ; -0.271 ; 0.068 ; 16.778   ; 0.994   ; 4.054               ;
; Design-wide TNS  ; -0.271 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; -0.271 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 4957     ; 4        ; 20       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 4957     ; 4        ; 20       ; 1        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 53       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 53       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 126   ; 126  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                       ;
+------------------------------------------------------------------------------------------+----------+------+---------------+
; Target                                                                                   ; Clock    ; Type ; Status        ;
+------------------------------------------------------------------------------------------+----------+------+---------------+
; CLOCK_50                                                                                 ; CLOCK_50 ; Base ; Constrained   ;
; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error ;          ; Base ; Unconstrained ;
; ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error  ;          ; Base ; Unconstrained ;
+------------------------------------------------------------------------------------------+----------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Thu Aug 10 16:02:49 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 1 assignments for entity "altsyncram_md81" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_md81 -tag quartusii was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(4): clk_fast could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 4
Critical Warning (332049): Ignored create_generated_clock at top.sdc(4): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 4
    Info (332050): create_generated_clock -name clk_fast -source [get_ports {CLOCK_50}] -divide_by 40 -multiply_by 480  [get_ports clk_fast] File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 4
Warning (332174): Ignored filter at top.sdc(5): clk_slow_even could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 5
Critical Warning (332049): Ignored create_generated_clock at top.sdc(5): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 5
    Info (332050): create_generated_clock -name clk_slow_even -source [get_ports {clk_fast}] -divide_by 2  [get_ports clk_slow_even] File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 5
Warning (332049): Ignored create_generated_clock at top.sdc(5): Argument -source is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 5
Warning (332174): Ignored filter at top.sdc(6): clk_slow_odd could not be matched with a port File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 6
Critical Warning (332049): Ignored create_generated_clock at top.sdc(6): Argument <targets> is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 6
    Info (332050): create_generated_clock -name clk_slow_odd -source [get_ports {clk_slow_even}] -divide_by 1  -phase 180 [get_ports clk_slow_odd] File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 6
Warning (332049): Ignored create_generated_clock at top.sdc(6): Argument -source is an empty collection File: /home/jmeijers/Documents/BRAM/Individual_Tests/failure_address/top.sdc Line: 6
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|address_latch_1[8] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|address_latch_2[8] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.271              -0.271 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.215               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.778               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.050               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.072               0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|address_latch_1[8] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|address_latch_2[8] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 0.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.210               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.239               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.061               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.892
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.892               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.054
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.054               0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|address_latch_1[8] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_evena|total_error
Warning (332060): Node: ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ram_top:ram_top1|address_latch_2[8] is being clocked by ram_top:ram_top1|RAM_Controller:RAM_Controller1|error_check_tree:check_odda|total_error
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: pll1|pll1|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Fall) to CLOCK_50 (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 2.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.905               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.068
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.068               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 18.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.268               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.994               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 4.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.391               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 1162 megabytes
    Info: Processing ended: Thu Aug 10 16:02:52 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


