Release 14.7 Xflow P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -p xc5vsx50t-1ff1136 -implement balanced_jtag.opt -config
bitgen_jtag.opt jtagcosim_top  
.... Copying flowfile d:/xilinx/14.7/ise_ds/ise/xilinx/data/fpga.flw into
working directory E:\PROJECTS\FINAL YEAR PROJECT\attempts in
python\SIFT-SYSGEN\netlist\xflow 

Using Flow File: E:\PROJECTS\FINAL YEAR PROJECT\attempts in
python\SIFT-SYSGEN\netlist\xflow/fpga.flw 
Using Option File(s): 
 E:\PROJECTS\FINAL YEAR PROJECT\attempts in
python\SIFT-SYSGEN\netlist\xflow/balanced_jtag.opt 
 E:\PROJECTS\FINAL YEAR PROJECT\attempts in
python\SIFT-SYSGEN\netlist\xflow/bitgen_jtag.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc5vsx50t-1ff1136 -nt timestamp -intstyle xflow "E:\PROJECTS\FINAL
YEAR PROJECT\attempts in python\SIFT-SYSGEN\netlist\xflow/jtagcosim_top.ngc"
jtagcosim_top.ngd 
#----------------------------------------------#

Command Line: d:\xilinx\14.7\ise_ds\ise\bin\nt64\unwrapped\ngdbuild.exe -p
xc5vsx50t-1ff1136 -nt timestamp -intstyle xflow E:\PROJECTS\FINAL YEAR
PROJECT\attempts in python\SIFT-SYSGEN\netlist\xflow/jtagcosim_top.ngc
jtagcosim_top.ngd

Reading NGO file "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/jtagcosim_top.ngc" ...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/jtagcosim_iface_virtex5.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/sift_cw.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/xlpersistentdff.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/bmg_72_3e1ab284fecfe373.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cntr_11_0_408dad9701d8fb61.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/addsb_11_0_d6c5b08d70f432d4.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/addsb_11_0_7094c587598cfa37.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/addsb_11_0_7ae34980b4a72e6c.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cmlt_11_2_5496cf9983a43407.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cmlt_11_2_515a5d7db7c97088.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cmlt_11_2_4ff21534f5d532d3.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cmlt_11_2_9872e8b7ce5da253.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cmlt_11_2_13bc97a43f38db15.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cmlt_11_2_3040979a47684d1c.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cntr_11_0_467594213c284489.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/bmg_72_6f9d105f6f5129b9.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/addsb_11_0_ea646992679bcc81.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/cntr_11_0_f08a9e8f3d5b5bdb.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/bmg_72_410b3d3227446c03.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/addsb_11_0_30d1457599ad93f1.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/addsb_11_0_e25ad78e4233698a.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/addsb_11_0_c8834dcbd5945abc.ngc"...
Loading design module "E:/PROJECTS/FINAL YEAR PROJECT/attempts in
python/SIFT-SYSGEN/netlist/xflow/addsb_11_0_425ea38a5c924775.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "jtagcosim_top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...

Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sysgen_hwcosim_iface/sysgen_dut/default_clock_driver_sift_x0/xlclockdriver_1
   /clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_com
   p' has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Writing NGD file "jtagcosim_top.ngd" ...
Total REAL time to NGDBUILD completion:  11 sec
Total CPU time to NGDBUILD completion:   8 sec

Writing NGDBUILD log file "jtagcosim_top.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o jtagcosim_top_map.ncd -intstyle xflow -timing -pr b -ol high
jtagcosim_top.ngd jtagcosim_top.pcf 
#----------------------------------------------#
Using target part "5vsx50tff1136-1".
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 32 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:f7daa2fd) REAL time: 34 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:f7daa2fd) REAL time: 34 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2227989d) REAL time: 34 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:2227989d) REAL time: 34 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:2227989d) REAL time: 44 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:2227989d) REAL time: 44 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:e2d5c9bd) REAL time: 45 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:e2d5c9bd) REAL time: 45 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:e2d5c9bd) REAL time: 45 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:e2d5c9bd) REAL time: 45 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:e2d5c9bd) REAL time: 45 secs 

Phase 12.8  Global Placement
....................................................................................................................................................
....
...................................................
................
................
........................................................................
Phase 12.8  Global Placement (Checksum:7ad02f4e) REAL time: 55 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:7ad02f4e) REAL time: 55 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:7ad02f4e) REAL time: 55 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:135937cd) REAL time: 1 mins 16 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:135937cd) REAL time: 1 mins 16 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:135937cd) REAL time: 1 mins 16 secs 

Total REAL time to Placer completion: 1 mins 17 secs 
Total CPU  time to Placer completion: 1 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 2,789 out of  32,640    8%
    Number used as Flip Flops:               2,789
  Number of Slice LUTs:                      4,714 out of  32,640   14%
    Number used as logic:                    4,540 out of  32,640   13%
      Number using O6 output only:           2,992
      Number using O5 output only:           1,226
      Number using O5 and O6:                  322
    Number used as exclusive route-thru:       174
  Number of route-thrus:                     1,440
    Number using O6 output only:             1,396
    Number using O5 output only:                41
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 1,670 out of   8,160   20%
  Number of LUT Flip Flop pairs used:        5,155
    Number with an unused Flip Flop:         2,366 out of   5,155   45%
    Number with an unused LUT:                 441 out of   5,155    8%
    Number of fully used LUT-FF pairs:       2,348 out of   5,155   45%
    Number of unique control sets:             161
    Number of slice register sites lost
      to control set restrictions:             315 out of  32,640    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                         2 out of     480    1%
    Number of LOCed IOBs:                        2 out of       2  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     100 out of     132   75%
    Number using BlockRAM only:                100
    Total primitives used:
      Number of 36k BlockRAM used:               2
      Number of 18k BlockRAM used:             154
    Total Memory used (KB):                  2,844 out of   4,752   59%
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        3
    Number used as BUFGCTRLs:                    3
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            1 out of      12    8%

Average Fanout of Non-Clock Nets:                2.57

Peak Memory Usage:  4854 MB
Total REAL time to MAP completion:  1 mins 20 secs 
Total CPU time to MAP completion:   1 mins 4 secs 

Mapping completed.
See MAP report file "jtagcosim_top_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol std -intstyle xflow jtagcosim_top_map.ncd jtagcosim_top.ncd
jtagcosim_top.pcf 
#----------------------------------------------#



Constraints file: jtagcosim_top.pcf.
Loading device for application Rf_Device from file '5vsx50t.nph' in environment d:\xilinx\14.7\ise_ds\ise\.
   "jtagcosim_top" is an NCD, version 3.2, device xc5vsx50t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2013-10-13".



Device Utilization Summary:

   Number of BSCANs                          1 out of 4      25%
   Number of BUFGs                           3 out of 32      9%
   Number of BUFGCTRLs                       3 out of 32      9%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of External IOBs                   2 out of 480     1%
      Number of LOCed IOBs                   2 out of 2     100%

   Number of RAMB18X2s                      98 out of 132    74%
   Number of RAMB36_EXPs                     2 out of 132     1%
   Number of Slices                       1670 out of 8160   20%
   Number of Slice Registers              2789 out of 32640   8%
      Number used as Flip Flops           2789
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   4714 out of 32640  14%
   Number of Slice LUT-Flip Flop pairs    5155 out of 32640  15%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    Standard 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 12 secs 
Finished initial Timing Analysis.  REAL time: 12 secs 

Starting Router


Phase  1  : 28998 unrouted;      REAL time: 13 secs 

Phase  2  : 17450 unrouted;      REAL time: 14 secs 

Phase  3  : 1541 unrouted;      REAL time: 21 secs 

Phase  4  : 3793 unrouted; (Setup:1700556, Hold:0, Component Switching Limit:0)     REAL time: 29 secs 

Phase  5  : 0 unrouted; (Setup:1830818, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  6  : 0 unrouted; (Setup:1830818, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  7  : 0 unrouted; (Setup:1830818, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  8  : 0 unrouted; (Setup:1830818, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase  9  : 0 unrouted; (Setup:1830818, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 

Phase 10  : 0 unrouted; (Setup:1822413, Hold:0, Component Switching Limit:0)     REAL time: 39 secs 
Total REAL time to Router completion: 39 secs 
Total CPU time to Router completion: 38 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|sysgen_hwcosim_iface |              |      |      |            |             |
|             /clk_x1 | BUFGCTRL_X0Y2| No   | 1082 |  0.579     |  2.110      |
+---------------------+--------------+------+------+------------+-------------+
|sysgen_hwcosim_iface |              |      |      |            |             |
|         /pci_clk_x0 |BUFGCTRL_X0Y11| No   |   80 |  0.246     |  1.797      |
+---------------------+--------------+------+------+------------+-------------+
|     jtag_iface/drck |BUFGCTRL_X0Y29| No   |   58 |  0.261     |  1.797      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 1822413 (Setup: 1822413, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Increase the PAR Effort Level setting to "high"

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_clkgen_dcm_inst_CLKDV_0 = PERIOD TIMEG | SETUP       |    -8.095ns|    18.095ns|     334|     1822413
  RP "clkgen_dcm_inst_CLKDV_0"         TS_h | HOLD        |     0.230ns|            |       0|           0
  wcosim_sys_clk / 2 HIGH 50%               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hwcosim_sys_clk = PERIOD TIMEGRP "hwco | MINLOWPULSE |     1.400ns|     3.600ns|       0|           0
  sim_sys_clk" 200 MHz HIGH 50%             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_55e9a606 = PERIOD TIMEGRP "clk_55e | MINPERIOD   |     7.778ns|     2.222ns|       0|           0
  9a606" 10 ns HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_J_TO_U = MAXDELAY FROM TIMEGRP "J_CLK" | SETUP       |     9.727ns|     5.273ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD        |     0.470ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET "jtag_iface/drck" PERIOD = 30 ns HIGH | SETUP       |    24.608ns|     5.392ns|       0|           0
   50%                                      | HOLD        |     0.482ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_hwcosim_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_hwcosim_sys_clk             |      5.000ns|      3.600ns|      9.047ns|            0|          334|            0| 131637320022|
| TS_clkgen_dcm_inst_CLKDV_0    |     10.000ns|     18.095ns|          N/A|          334|            0| 131637320022|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 45 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  4740 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 334 errors found.

Number of error messages: 0
Number of warning messages: 1
Number of info messages: 1

Writing design to file jtagcosim_top.ncd



PAR done!



#----------------------------------------------#
# Starting program bitgen
# bitgen -w -intstyle xflow -g StartUpClk:JtagClk jtagcosim_top.ncd 
#----------------------------------------------#


