#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002866da82f30 .scope module, "CPU" "CPU" 2 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000002866dbaa8a0_0 .net "BeqResult", 0 0, v000002866dba6100_0;  1 drivers
o000002866da83f48 .functor BUFZ 1, C4<z>; HiZ drive
v000002866dbaba20_0 .net "CLK", 0 0, o000002866da83f48;  0 drivers
o000002866da84218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002866dbab480_0 .net "INSTRUCTION", 31 0, o000002866da84218;  0 drivers
v000002866dbaa620_0 .net "PC", 31 0, v000002866dba8390_0;  1 drivers
v000002866dbab200_0 .net "PCJBeqNext", 31 0, v000002866dba95b0_0;  1 drivers
v000002866dbabf20_0 .net "PCNEXT", 31 0, v000002866dba9150_0;  1 drivers
v000002866dbaac60_0 .net "PCtobeExecuted", 31 0, v000002866dba6380_0;  1 drivers
o000002866da84008 .functor BUFZ 1, C4<z>; HiZ drive
v000002866dbab8e0_0 .net "RESET", 0 0, o000002866da84008;  0 drivers
v000002866dbab020_0 .net "aluResult", 7 0, v000002866dba69c0_0;  1 drivers
v000002866dbaab20_0 .net "alu_op", 2 0, v000002866dba61a0_0;  1 drivers
v000002866dbaad00_0 .net "beq", 0 0, v000002866dba6ba0_0;  1 drivers
v000002866dbaa760_0 .net "beqJOK", 0 0, v000002866dba6a60_0;  1 drivers
v000002866dbabac0_0 .net "beqOK", 0 0, v000002866da6f040_0;  1 drivers
v000002866dbaada0_0 .net "busywait", 0 0, v000002866dba7820_0;  1 drivers
v000002866dbab660_0 .net "imm_trigger", 0 0, v000002866dba7460_0;  1 drivers
v000002866dbab0c0_0 .net "immediate", 7 0, v000002866dba8110_0;  1 drivers
v000002866dbaae40_0 .net "j", 0 0, v000002866dba7320_0;  1 drivers
v000002866dbaa940_0 .net "mux1_Out", 7 0, v000002866dba96f0_0;  1 drivers
v000002866dbab340_0 .net "mux2_Out", 7 0, v000002866dba8b10_0;  1 drivers
v000002866dbabc00_0 .net "mux3_out", 7 0, v000002866dba9d30_0;  1 drivers
v000002866dbab5c0_0 .net "offset32", 31 0, v000002866dbaa800_0;  1 drivers
v000002866dbabb60_0 .net "offset7", 7 0, v000002866dba9330_0;  1 drivers
v000002866dbaa9e0_0 .net "opcode", 7 0, v000002866dba9bf0_0;  1 drivers
v000002866dbaa080_0 .net "read", 0 0, v000002866dba7640_0;  1 drivers
v000002866dbaaa80_0 .net "readReg1_add", 2 0, v000002866dba9830_0;  1 drivers
v000002866dbabca0_0 .net "readReg2_add", 2 0, v000002866dba8930_0;  1 drivers
v000002866dbab3e0_0 .net "readdata", 7 0, v000002866dba6ec0_0;  1 drivers
v000002866dbaabc0_0 .net "regOut1", 7 0, L_000002866da76ba0;  1 drivers
v000002866dbabde0_0 .net "regOut2", 7 0, L_000002866da76a50;  1 drivers
v000002866dbab840_0 .net "sub_trigger", 0 0, v000002866dba6ce0_0;  1 drivers
v000002866dbaa120_0 .net "twoscomplement", 7 0, v000002866dbaaee0_0;  1 drivers
v000002866dbabe80_0 .net "write", 0 0, v000002866dba7000_0;  1 drivers
v000002866dbab980_0 .net "writeReg_add", 2 0, v000002866dba9790_0;  1 drivers
v000002866dbab520_0 .net "write_from_memory", 0 0, v000002866dba6e20_0;  1 drivers
v000002866dbab7a0_0 .net "writeenable", 0 0, v000002866dba6d80_0;  1 drivers
S_000002866da10480 .scope module, "ANDInstance" "logicalAND" 2 70, 2 104 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BEQ";
    .port_info 1 /INPUT 1 "ALU_ZERO";
    .port_info 2 /OUTPUT 1 "BEQ_OK";
v000002866da6f220_0 .net "ALU_ZERO", 0 0, v000002866dba6100_0;  alias, 1 drivers
v000002866da6f680_0 .net "BEQ", 0 0, v000002866dba6ba0_0;  alias, 1 drivers
v000002866da6f040_0 .var "BEQ_OK", 0 0;
E_000002866da80e50 .event anyedge, v000002866da6f680_0, v000002866da6f220_0;
S_000002866da10610 .scope module, "MUX32Instance" "MUX32" 2 86, 2 480 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_NEXT";
    .port_info 1 /INPUT 32 "PC_JBEQ_NEXT";
    .port_info 2 /INPUT 1 "BEQ_J_OK";
    .port_info 3 /OUTPUT 32 "PC_tobe_Executed";
v000002866da6fa40_0 .net "BEQ_J_OK", 0 0, v000002866dba6a60_0;  alias, 1 drivers
v000002866dba6560_0 .net "PC_JBEQ_NEXT", 31 0, v000002866dba95b0_0;  alias, 1 drivers
v000002866dba7960_0 .net "PC_NEXT", 31 0, v000002866dba9150_0;  alias, 1 drivers
v000002866dba6380_0 .var "PC_tobe_Executed", 31 0;
E_000002866da80110 .event anyedge, v000002866da6fa40_0, v000002866dba6560_0, v000002866dba7960_0;
S_000002866da107a0 .scope module, "ORInstance" "logicalOR" 2 74, 2 124 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BEQ_OK";
    .port_info 1 /INPUT 1 "J";
    .port_info 2 /OUTPUT 1 "BEQ_J_OK";
v000002866dba6a60_0 .var "BEQ_J_OK", 0 0;
v000002866dba75a0_0 .net "BEQ_OK", 0 0, v000002866da6f040_0;  alias, 1 drivers
v000002866dba6600_0 .net "J", 0 0, v000002866dba7320_0;  alias, 1 drivers
E_000002866da80190 .event anyedge, v000002866da6f040_0, v000002866dba6600_0;
S_000002866da0fb80 .scope module, "aluInstance" "alu" 2 55, 2 530 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "ALURESULT";
    .port_info 3 /OUTPUT 1 "BEQRESULT";
    .port_info 4 /INPUT 3 "ALUOP";
v000002866dba6240_0 .net "ALUOP", 2 0, v000002866dba61a0_0;  alias, 1 drivers
v000002866dba69c0_0 .var "ALURESULT", 7 0;
v000002866dba6100_0 .var "BEQRESULT", 0 0;
v000002866dba64c0_0 .net "DATA1", 7 0, L_000002866da76ba0;  alias, 1 drivers
v000002866dba7d20_0 .net "DATA2", 7 0, v000002866dba8b10_0;  alias, 1 drivers
v000002866dba62e0_0 .net "addResult", 7 0, L_000002866dbaa300;  1 drivers
v000002866dba6f60_0 .net "andResult", 7 0, L_000002866da762e0;  1 drivers
v000002866dba6b00_0 .net "fwdResult", 7 0, L_000002866da75ef0;  1 drivers
v000002866dba7a00_0 .net "orResult", 7 0, L_000002866da760b0;  1 drivers
E_000002866da806d0 .event anyedge, v000002866dba7780_0;
E_000002866da80090 .event anyedge, v000002866dba6880_0, v000002866dba76e0_0, v000002866dba7780_0, v000002866dba67e0_0;
S_000002866da0fd10 .scope module, "add1" "ADD" 2 541, 2 583 0, S_000002866da0fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000002866dba66a0_0 .net "DATA1", 7 0, L_000002866da76ba0;  alias, 1 drivers
v000002866dba6740_0 .net "DATA2", 7 0, v000002866dba8b10_0;  alias, 1 drivers
v000002866dba7780_0 .net "RESULT", 7 0, L_000002866dbaa300;  alias, 1 drivers
L_000002866dbaa300 .delay 8 (2,2,2) L_000002866dbaa300/d;
L_000002866dbaa300/d .arith/sum 8, L_000002866da76ba0, v000002866dba8b10_0;
S_000002866da0fea0 .scope module, "and1" "AND" 2 542, 2 595 0, S_000002866da0fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000002866da762e0/d .functor AND 8, L_000002866da76ba0, v000002866dba8b10_0, C4<11111111>, C4<11111111>;
L_000002866da762e0 .delay 8 (1,1,1) L_000002866da762e0/d;
v000002866dba7c80_0 .net "DATA1", 7 0, L_000002866da76ba0;  alias, 1 drivers
v000002866dba71e0_0 .net "DATA2", 7 0, v000002866dba8b10_0;  alias, 1 drivers
v000002866dba76e0_0 .net "RESULT", 7 0, L_000002866da762e0;  alias, 1 drivers
S_000002866da3d100 .scope module, "fwd1" "FWD" 2 540, 2 571 0, S_000002866da0fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000002866da75ef0/d .functor BUFZ 8, v000002866dba8b10_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002866da75ef0 .delay 8 (1,1,1) L_000002866da75ef0/d;
v000002866dba6420_0 .net "DATA2", 7 0, v000002866dba8b10_0;  alias, 1 drivers
v000002866dba67e0_0 .net "RESULT", 7 0, L_000002866da75ef0;  alias, 1 drivers
S_000002866da3d290 .scope module, "or1" "OR" 2 543, 2 607 0, S_000002866da0fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000002866da760b0/d .functor OR 8, L_000002866da76ba0, v000002866dba8b10_0, C4<00000000>, C4<00000000>;
L_000002866da760b0 .delay 8 (1,1,1) L_000002866da760b0/d;
v000002866dba7280_0 .net "DATA1", 7 0, L_000002866da76ba0;  alias, 1 drivers
v000002866dba6920_0 .net "DATA2", 7 0, v000002866dba8b10_0;  alias, 1 drivers
v000002866dba6880_0 .net "RESULT", 7 0, L_000002866da760b0;  alias, 1 drivers
S_000002866da3d420 .scope module, "controlUnitInstance" "Control_Unit" 2 24, 2 279 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "SUB_TRIGGER";
    .port_info 2 /OUTPUT 1 "IMM_TRIGGER";
    .port_info 3 /OUTPUT 3 "ALU_OP";
    .port_info 4 /OUTPUT 1 "WRITE_ENABLE";
    .port_info 5 /OUTPUT 1 "J";
    .port_info 6 /OUTPUT 1 "BEQ";
    .port_info 7 /INPUT 1 "BUSYWAIT";
    .port_info 8 /OUTPUT 1 "READ";
    .port_info 9 /OUTPUT 1 "WRITE";
    .port_info 10 /OUTPUT 1 "WRITE_FROM_MEMORY";
    .port_info 11 /INPUT 3 "RT";
    .port_info 12 /INPUT 3 "RS";
    .port_info 13 /INPUT 3 "RD";
v000002866dba61a0_0 .var "ALU_OP", 2 0;
v000002866dba6ba0_0 .var "BEQ", 0 0;
v000002866dba6c40_0 .net "BUSYWAIT", 0 0, v000002866dba7820_0;  alias, 1 drivers
v000002866dba7460_0 .var "IMM_TRIGGER", 0 0;
v000002866dba7320_0 .var "J", 0 0;
v000002866dba7500_0 .net "OPCODE", 7 0, v000002866dba9bf0_0;  alias, 1 drivers
v000002866dba7aa0_0 .net "RD", 2 0, v000002866dba9790_0;  alias, 1 drivers
v000002866dba7640_0 .var "READ", 0 0;
v000002866dba7b40_0 .net "RS", 2 0, v000002866dba8930_0;  alias, 1 drivers
v000002866dba70a0_0 .net "RT", 2 0, v000002866dba9830_0;  alias, 1 drivers
v000002866dba6ce0_0 .var "SUB_TRIGGER", 0 0;
v000002866dba7000_0 .var "WRITE", 0 0;
v000002866dba6d80_0 .var "WRITE_ENABLE", 0 0;
v000002866dba6e20_0 .var "WRITE_FROM_MEMORY", 0 0;
E_000002866da80350 .event anyedge, v000002866dba6c40_0;
E_000002866da80a90 .event anyedge, v000002866dba7aa0_0, v000002866dba7b40_0, v000002866dba70a0_0, v000002866dba7500_0;
S_000002866da381b0 .scope module, "data_mem_instance" "data_memory" 2 94, 2 672 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 8 "address";
    .port_info 5 /INPUT 8 "writedata";
    .port_info 6 /OUTPUT 8 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v000002866dba7be0_0 .var *"_ivl_3", 7 0; Local signal
v000002866dba73c0_0 .var *"_ivl_4", 7 0; Local signal
v000002866dba78c0_0 .net "address", 7 0, v000002866dba69c0_0;  alias, 1 drivers
v000002866dba7820_0 .var "busywait", 0 0;
v000002866dba7f00_0 .net "clock", 0 0, o000002866da83f48;  alias, 0 drivers
v000002866dba7dc0_0 .var/i "i", 31 0;
v000002866dba7140 .array "memory_array", 0 255, 7 0;
v000002866dba7e60_0 .net "read", 0 0, v000002866dba7640_0;  alias, 1 drivers
v000002866dba6060_0 .var "readaccess", 0 0;
v000002866dba6ec0_0 .var "readdata", 7 0;
v000002866dba9a10_0 .net "reset", 0 0, o000002866da84008;  alias, 0 drivers
v000002866dba9650_0 .net "write", 0 0, v000002866dba7000_0;  alias, 1 drivers
v000002866dba90b0_0 .var "writeaccess", 0 0;
v000002866dba9e70_0 .net "writedata", 7 0, L_000002866da76ba0;  alias, 1 drivers
E_000002866da80c10 .event posedge, v000002866dba9a10_0;
E_000002866da80e10 .event posedge, v000002866dba7f00_0;
E_000002866da803d0 .event anyedge, v000002866dba7000_0, v000002866dba7640_0;
S_000002866da38340 .scope module, "decoderInstance" "Decoder" 2 17, 2 238 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 8 "IMMEDIATE";
    .port_info 3 /OUTPUT 8 "OFFSET";
    .port_info 4 /OUTPUT 3 "RT";
    .port_info 5 /OUTPUT 3 "RS";
    .port_info 6 /OUTPUT 3 "RD";
v000002866dba8110_0 .var "IMMEDIATE", 7 0;
v000002866dba89d0_0 .net "INSTRUCTION", 31 0, o000002866da84218;  alias, 0 drivers
v000002866dba9330_0 .var "OFFSET", 7 0;
v000002866dba9bf0_0 .var "OPCODE", 7 0;
v000002866dba9790_0 .var "RD", 2 0;
v000002866dba8930_0 .var "RS", 2 0;
v000002866dba9830_0 .var "RT", 2 0;
E_000002866da80710 .event anyedge, v000002866dba89d0_0;
S_000002866da15270 .scope module, "mux1" "MUX8" 2 43, 2 505 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REG1";
    .port_info 1 /INPUT 8 "REG2";
    .port_info 2 /INPUT 1 "MUXSELECT";
    .port_info 3 /OUTPUT 8 "MUXOUT";
v000002866dba96f0_0 .var "MUXOUT", 7 0;
v000002866dba8a70_0 .net "MUXSELECT", 0 0, v000002866dba6ce0_0;  alias, 1 drivers
v000002866dba8430_0 .net "REG1", 7 0, L_000002866da76a50;  alias, 1 drivers
v000002866dba93d0_0 .net "REG2", 7 0, v000002866dbaaee0_0;  alias, 1 drivers
E_000002866da80150 .event anyedge, v000002866dba6ce0_0, v000002866dba93d0_0, v000002866dba8430_0;
S_000002866da15400 .scope module, "mux2" "MUX8" 2 49, 2 505 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REG1";
    .port_info 1 /INPUT 8 "REG2";
    .port_info 2 /INPUT 1 "MUXSELECT";
    .port_info 3 /OUTPUT 8 "MUXOUT";
v000002866dba8b10_0 .var "MUXOUT", 7 0;
v000002866dba8890_0 .net "MUXSELECT", 0 0, v000002866dba7460_0;  alias, 1 drivers
v000002866dba8250_0 .net "REG1", 7 0, v000002866dba96f0_0;  alias, 1 drivers
v000002866dba9470_0 .net "REG2", 7 0, v000002866dba8110_0;  alias, 1 drivers
E_000002866da80850 .event anyedge, v000002866dba7460_0, v000002866dba8110_0, v000002866dba96f0_0;
S_000002866da15590 .scope module, "mux3" "MUX8" 2 97, 2 505 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REG1";
    .port_info 1 /INPUT 8 "REG2";
    .port_info 2 /INPUT 1 "MUXSELECT";
    .port_info 3 /OUTPUT 8 "MUXOUT";
v000002866dba9d30_0 .var "MUXOUT", 7 0;
v000002866dba82f0_0 .net "MUXSELECT", 0 0, v000002866dba6e20_0;  alias, 1 drivers
v000002866dba8f70_0 .net "REG1", 7 0, v000002866dba69c0_0;  alias, 1 drivers
v000002866dba9010_0 .net "REG2", 7 0, v000002866dba6ec0_0;  alias, 1 drivers
E_000002866da80ed0 .event anyedge, v000002866dba6e20_0, v000002866dba6ec0_0, v000002866dba69c0_0;
S_000002866da13960 .scope module, "pcAdderInstance" "PC_Adder" 2 78, 2 173 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC_NEXT";
    .port_info 1 /INPUT 32 "PC";
v000002866dba98d0_0 .net "PC", 31 0, v000002866dba8390_0;  alias, 1 drivers
v000002866dba9150_0 .var "PC_NEXT", 31 0;
E_000002866da80450 .event anyedge, v000002866dba98d0_0;
S_000002866dabdae0 .scope module, "pcInstance" "PC" 2 90, 2 144 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 32 "PC_tobe_Executed";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /INPUT 1 "BUSYWAIT";
v000002866dba9510_0 .net "BUSYWAIT", 0 0, v000002866dba7820_0;  alias, 1 drivers
v000002866dba86b0_0 .net "CLK", 0 0, o000002866da83f48;  alias, 0 drivers
v000002866dba8390_0 .var "PC", 31 0;
v000002866dba87f0_0 .net "PC_tobe_Executed", 31 0, v000002866dba6380_0;  alias, 1 drivers
v000002866dba8570_0 .net "RESET", 0 0, o000002866da84008;  alias, 0 drivers
S_000002866dabd4a0 .scope module, "pcJBeqAdder" "PC_JBEQ_ADDER" 2 82, 2 187 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_NEXT";
    .port_info 1 /INPUT 32 "OFFSET_32";
    .port_info 2 /INPUT 32 "INSTRUCTION";
    .port_info 3 /OUTPUT 32 "PC_JBEQ_NEXT";
v000002866dba8c50_0 .net "INSTRUCTION", 31 0, o000002866da84218;  alias, 0 drivers
v000002866dba84d0_0 .net "OFFSET_32", 31 0, v000002866dbaa800_0;  alias, 1 drivers
v000002866dba95b0_0 .var "PC_JBEQ_NEXT", 31 0;
v000002866dba9290_0 .net "PC_NEXT", 31 0, v000002866dba9150_0;  alias, 1 drivers
S_000002866dabd630 .scope module, "registerInstance" "reg_file" 2 31, 2 620 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "REGOUT1";
    .port_info 2 /OUTPUT 8 "REGOUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000002866da76ba0/d .functor BUFZ 8, L_000002866dbabd40, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002866da76ba0 .delay 8 (2,2,2) L_000002866da76ba0/d;
L_000002866da76a50/d .functor BUFZ 8, L_000002866dbaa260, C4<00000000>, C4<00000000>, C4<00000000>;
L_000002866da76a50 .delay 8 (2,2,2) L_000002866da76a50/d;
v000002866dba8bb0_0 .net "CLK", 0 0, o000002866da83f48;  alias, 0 drivers
v000002866dba8cf0_0 .net "IN", 7 0, v000002866dba9d30_0;  alias, 1 drivers
v000002866dba9dd0_0 .net "INADDRESS", 2 0, v000002866dba9790_0;  alias, 1 drivers
v000002866dba9ab0_0 .net "OUT1ADDRESS", 2 0, v000002866dba9830_0;  alias, 1 drivers
v000002866dba8610_0 .net "OUT2ADDRESS", 2 0, v000002866dba8930_0;  alias, 1 drivers
v000002866dba9970_0 .net "REGOUT1", 7 0, L_000002866da76ba0;  alias, 1 drivers
v000002866dba8d90_0 .net "REGOUT2", 7 0, L_000002866da76a50;  alias, 1 drivers
v000002866dba9b50_0 .net "RESET", 0 0, o000002866da84008;  alias, 0 drivers
v000002866dba9c90_0 .net "WRITE", 0 0, v000002866dba6d80_0;  alias, 1 drivers
v000002866dba8070_0 .net *"_ivl_0", 7 0, L_000002866dbabd40;  1 drivers
v000002866dba8e30_0 .net *"_ivl_10", 4 0, L_000002866dbaaf80;  1 drivers
L_000002866dbaf0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002866dba8ed0_0 .net *"_ivl_13", 1 0, L_000002866dbaf0b0;  1 drivers
v000002866dba91f0_0 .net *"_ivl_2", 4 0, L_000002866dbaa1c0;  1 drivers
L_000002866dbaf068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002866dba81b0_0 .net *"_ivl_5", 1 0, L_000002866dbaf068;  1 drivers
v000002866dba8750_0 .net *"_ivl_8", 7 0, L_000002866dbaa260;  1 drivers
v000002866dbab700_0 .var/i "index", 31 0;
v000002866dbaa3a0 .array "register", 0 7, 7 0;
L_000002866dbabd40 .array/port v000002866dbaa3a0, L_000002866dbaa1c0;
L_000002866dbaa1c0 .concat [ 3 2 0 0], v000002866dba9830_0, L_000002866dbaf068;
L_000002866dbaa260 .array/port v000002866dbaa3a0, L_000002866dbaaf80;
L_000002866dbaaf80 .concat [ 3 2 0 0], v000002866dba8930_0, L_000002866dbaf0b0;
S_000002866dabde00 .scope module, "shiftExtensionInstance" "ShiftingExtension" 2 63, 2 205 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "CURRENT_OFFSET";
    .port_info 1 /OUTPUT 32 "UPDATED_OFFSET";
v000002866dbaa580_0 .net "CURRENT_OFFSET", 7 0, v000002866dba9330_0;  alias, 1 drivers
v000002866dbaa800_0 .var "UPDATED_OFFSET", 31 0;
v000002866dbaa6c0_0 .var/i "counter", 31 0;
E_000002866da80a10 .event anyedge, v000002866dba9330_0;
S_000002866dabdc70 .scope module, "twoscomplementInstance" "TwoS_Complement" 2 37, 2 462 0, S_000002866da82f30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "VALUE";
    .port_info 1 /OUTPUT 8 "TWOS_COMPLEMENT";
v000002866dbaaee0_0 .var "TWOS_COMPLEMENT", 7 0;
v000002866dbaa4e0_0 .var "Temp", 7 0;
v000002866dbaa440_0 .net "VALUE", 7 0, L_000002866da76a50;  alias, 1 drivers
E_000002866da80490 .event anyedge, v000002866dba8430_0;
    .scope S_000002866da38340;
T_0 ;
    %wait E_000002866da80710;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v000002866dba9bf0_0, 0, 8;
    %load/vec4 v000002866dba9bf0_0;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000002866dba9330_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002866dba9bf0_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v000002866dba9330_0, 0, 8;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000002866dba8930_0, 0, 3;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000002866dba9830_0, 0, 3;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000002866dba8110_0, 0, 8;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000002866dba8930_0, 0, 3;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000002866dba9830_0, 0, 3;
    %load/vec4 v000002866dba89d0_0;
    %parti/s 3, 16, 6;
    %store/vec4 v000002866dba9790_0, 0, 3;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002866da3d420;
T_1 ;
    %wait E_000002866da80a90;
    %load/vec4 v000002866dba7500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.2 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.3 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.4 ;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.5 ;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.6 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.7 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.8 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.9 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.10 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.11 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002866dba61a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba7460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6e20_0, 0, 1;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002866da3d420;
T_2 ;
    %wait E_000002866da80350;
    %load/vec4 v000002866dba6c40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7000_0, 0, 1;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000002866dabd630;
T_3 ;
    %wait E_000002866da80e10;
    %load/vec4 v000002866dba9b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002866dbab700_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002866dbab700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000002866dbab700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002866dbaa3a0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002866dbab700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002866dbab700_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v000002866dba9c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 1, 0;
    %load/vec4 v000002866dba8cf0_0;
    %load/vec4 v000002866dba9dd0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002866dbaa3a0, 0, 4;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002866dabd630;
T_4 ;
    %vpi_call 2 654 "$dumpfile", "cpu_wavedata_Grp18CPU.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002866dbab700_0, 0, 32;
T_4.0 ;
    %load/vec4 v000002866dbab700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %vpi_call 2 656 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002866dbaa3a0, v000002866dbab700_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002866dbab700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002866dbab700_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_000002866dabd630;
T_5 ;
    %delay 5, 0;
    %vpi_call 2 662 "$display", "\012\011\011\011==================================================================" {0 0 0};
    %vpi_call 2 663 "$display", "\011\011\011 Change of Register Content Starting from Time #5" {0 0 0};
    %vpi_call 2 664 "$display", "\011\011\011==================================================================\012" {0 0 0};
    %vpi_call 2 665 "$display", "\011\011time\011regs0\011regs1\011regs2\011regs3\011regs4\011regs5\011regs6\011regs7" {0 0 0};
    %vpi_call 2 666 "$display", "\011\011-------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 667 "$monitor", $time, "\011%d\011%d\011%d\011%d\011%d\011%d\011%d\011%d", &A<v000002866dbaa3a0, 0>, &A<v000002866dbaa3a0, 1>, &A<v000002866dbaa3a0, 2>, &A<v000002866dbaa3a0, 3>, &A<v000002866dbaa3a0, 4>, &A<v000002866dbaa3a0, 5>, &A<v000002866dbaa3a0, 6>, &A<v000002866dbaa3a0, 7> {0 0 0};
    %end;
    .thread T_5;
    .scope S_000002866dabdc70;
T_6 ;
    %wait E_000002866da80490;
    %load/vec4 v000002866dbaa440_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000002866dbaa4e0_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000002866dbaa4e0_0;
    %store/vec4 v000002866dbaaee0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002866da15270;
T_7 ;
    %wait E_000002866da80150;
    %load/vec4 v000002866dba8a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002866dba93d0_0;
    %store/vec4 v000002866dba96f0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002866dba8430_0;
    %store/vec4 v000002866dba96f0_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002866da15400;
T_8 ;
    %wait E_000002866da80850;
    %load/vec4 v000002866dba8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002866dba9470_0;
    %store/vec4 v000002866dba8b10_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002866dba8250_0;
    %store/vec4 v000002866dba8b10_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002866da0fb80;
T_9 ;
    %wait E_000002866da80090;
    %load/vec4 v000002866dba6240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002866dba69c0_0, 0, 8;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v000002866dba6b00_0;
    %store/vec4 v000002866dba69c0_0, 0, 8;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v000002866dba62e0_0;
    %store/vec4 v000002866dba69c0_0, 0, 8;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v000002866dba6f60_0;
    %store/vec4 v000002866dba69c0_0, 0, 8;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v000002866dba7a00_0;
    %store/vec4 v000002866dba69c0_0, 0, 8;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002866da0fb80;
T_10 ;
    %wait E_000002866da806d0;
    %load/vec4 v000002866dba62e0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002866dba6100_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6100_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002866dabde00;
T_11 ;
    %wait E_000002866da80a10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002866dbaa6c0_0, 0, 32;
T_11.0 ;
    %load/vec4 v000002866dbaa6c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v000002866dbaa6c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_11.2, 5;
    %load/vec4 v000002866dbaa580_0;
    %load/vec4 v000002866dbaa6c0_0;
    %part/s 1;
    %ix/getv/s 4, v000002866dbaa6c0_0;
    %store/vec4 v000002866dbaa800_0, 4, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000002866dbaa580_0;
    %parti/s 1, 7, 4;
    %ix/getv/s 4, v000002866dbaa6c0_0;
    %store/vec4 v000002866dbaa800_0, 4, 1;
T_11.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002866dbaa6c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002866dbaa6c0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %load/vec4 v000002866dbaa800_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000002866dbaa800_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000002866da10480;
T_12 ;
    %wait E_000002866da80e50;
    %load/vec4 v000002866da6f680_0;
    %load/vec4 v000002866da6f220_0;
    %and;
    %store/vec4 v000002866da6f040_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000002866da107a0;
T_13 ;
    %wait E_000002866da80190;
    %load/vec4 v000002866dba75a0_0;
    %load/vec4 v000002866dba6600_0;
    %or;
    %store/vec4 v000002866dba6a60_0, 0, 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002866da13960;
T_14 ;
    %wait E_000002866da80450;
    %delay 1, 0;
    %load/vec4 v000002866dba98d0_0;
    %addi 4, 0, 32;
    %store/vec4 v000002866dba9150_0, 0, 32;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002866dabd4a0;
T_15 ;
    %wait E_000002866da80710;
    %delay 2, 0;
    %load/vec4 v000002866dba9290_0;
    %load/vec4 v000002866dba84d0_0;
    %add;
    %store/vec4 v000002866dba95b0_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000002866da10610;
T_16 ;
    %wait E_000002866da80110;
    %load/vec4 v000002866da6fa40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002866dba6560_0;
    %store/vec4 v000002866dba6380_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000002866dba7960_0;
    %store/vec4 v000002866dba6380_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000002866dabdae0;
T_17 ;
    %wait E_000002866da80e10;
    %load/vec4 v000002866dba9510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000002866dba8570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002866dba8390_0, 0, 32;
T_17.2 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002866dabdae0;
T_18 ;
    %wait E_000002866da80e10;
    %load/vec4 v000002866dba9510_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %delay 1, 0;
    %load/vec4 v000002866dba87f0_0;
    %store/vec4 v000002866dba8390_0, 0, 32;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002866da381b0;
T_19 ;
    %wait E_000002866da803d0;
    %load/vec4 v000002866dba7e60_0;
    %flag_set/vec4 8;
    %load/vec4 v000002866dba9650_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_19.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_19.1, 9;
T_19.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_19.1, 9;
 ; End of false expr.
    %blend;
T_19.1;
    %pad/s 1;
    %store/vec4 v000002866dba7820_0, 0, 1;
    %load/vec4 v000002866dba7e60_0;
    %load/vec4 v000002866dba9650_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_19.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_19.3, 8;
T_19.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_19.3, 8;
 ; End of false expr.
    %blend;
T_19.3;
    %pad/s 1;
    %store/vec4 v000002866dba6060_0, 0, 1;
    %load/vec4 v000002866dba7e60_0;
    %nor/r;
    %load/vec4 v000002866dba9650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_19.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %pad/s 1;
    %store/vec4 v000002866dba90b0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000002866da381b0;
T_20 ;
    %wait E_000002866da80e10;
    %load/vec4 v000002866dba6060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000002866dba78c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000002866dba7140, 4;
    %store/vec4 v000002866dba7be0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002866dba7be0_0;
    %store/vec4 v000002866dba6ec0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6060_0, 0, 1;
T_20.0 ;
    %load/vec4 v000002866dba90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000002866dba9e70_0;
    %store/vec4 v000002866dba73c0_0, 0, 8;
    %pushi/vec4 40, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v000002866dba73c0_0;
    %load/vec4 v000002866dba78c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000002866dba7140, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba90b0_0, 0, 1;
T_20.2 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002866da381b0;
T_21 ;
    %wait E_000002866da80c10;
    %load/vec4 v000002866dba9a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002866dba7dc0_0, 0, 32;
T_21.2 ;
    %load/vec4 v000002866dba7dc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_21.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000002866dba7dc0_0;
    %store/vec4a v000002866dba7140, 4, 0;
    %load/vec4 v000002866dba7dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002866dba7dc0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba7820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba6060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002866dba90b0_0, 0, 1;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002866da381b0;
T_22 ;
    %vpi_call 2 738 "$dumpfile", "cpu_dump.vcd" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002866dba7dc0_0, 0, 32;
T_22.0 ;
    %load/vec4 v000002866dba7dc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_22.1, 5;
    %vpi_call 2 740 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000002866dba7140, v000002866dba7dc0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002866dba7dc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002866dba7dc0_0, 0, 32;
    %jmp T_22.0;
T_22.1 ;
    %end;
    .thread T_22;
    .scope S_000002866da15590;
T_23 ;
    %wait E_000002866da80ed0;
    %load/vec4 v000002866dba82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000002866dba9010_0;
    %store/vec4 v000002866dba9d30_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000002866dba8f70_0;
    %store/vec4 v000002866dba9d30_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "CPU_Lab6_Part1.v";
