#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Nov 10 23:27:56 2020
# Process ID: 25376
# Current directory: E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.runs/synth_1
# Command line: vivado.exe -log p2implement.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source p2implement.tcl
# Log file: E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.runs/synth_1/p2implement.vds
# Journal file: E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source p2implement.tcl -notrace
Command: synth_design -top p2implement -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10352 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 310.824 ; gain = 79.781
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'p2implement' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/p2implement.v:23]
INFO: [Synth 8-638] synthesizing module 'project2pipeline' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/project2pipeline.v:48]
INFO: [Synth 8-638] synthesizing module 'mux232' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux232.v:23]
INFO: [Synth 8-226] default block is never used [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux232.v:30]
INFO: [Synth 8-256] done synthesizing module 'mux232' (1#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux232.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/PC.v:22]
INFO: [Synth 8-638] synthesizing module 'Adder' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'onebitALU' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/onebitALU.v:22]
INFO: [Synth 8-638] synthesizing module 'mux2' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-226] default block is never used [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux2.v:30]
INFO: [Synth 8-256] done synthesizing module 'mux2' (3#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-638] synthesizing module 'add' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/add.v:22]
INFO: [Synth 8-256] done synthesizing module 'add' (4#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/add.v:22]
INFO: [Synth 8-638] synthesizing module 'mux4' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-226] default block is never used [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux4.v:32]
INFO: [Synth 8-256] done synthesizing module 'mux4' (5#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-256] done synthesizing module 'onebitALU' (6#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/onebitALU.v:22]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'Adder' (8#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Adder.v:23]
INFO: [Synth 8-638] synthesizing module 'instructionMem' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/instructionMem.v:23]
INFO: [Synth 8-256] done synthesizing module 'instructionMem' (9#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/instructionMem.v:23]
INFO: [Synth 8-638] synthesizing module 'IFID' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-256] done synthesizing module 'IFID' (10#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-638] synthesizing module 'shiftLeft26' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/shiftLeft26.v:23]
INFO: [Synth 8-256] done synthesizing module 'shiftLeft26' (11#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/shiftLeft26.v:23]
INFO: [Synth 8-638] synthesizing module 'Control' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:39]
INFO: [Synth 8-256] done synthesizing module 'Control' (12#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'muxControl' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/muxControl.v:23]
INFO: [Synth 8-256] done synthesizing module 'muxControl' (13#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/muxControl.v:23]
INFO: [Synth 8-638] synthesizing module 'registers' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/registers.v:87]
INFO: [Synth 8-256] done synthesizing module 'registers' (14#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/registers.v:87]
INFO: [Synth 8-638] synthesizing module 'Equal' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Equal.v:22]
INFO: [Synth 8-256] done synthesizing module 'Equal' (15#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Equal.v:22]
INFO: [Synth 8-638] synthesizing module 'signExtend' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/signExend.v:23]
INFO: [Synth 8-256] done synthesizing module 'signExtend' (16#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/signExend.v:23]
INFO: [Synth 8-638] synthesizing module 'shiftLeft16' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/shiftLeft16.v:23]
INFO: [Synth 8-256] done synthesizing module 'shiftLeft16' (17#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/shiftLeft16.v:23]
INFO: [Synth 8-638] synthesizing module 'IDEX' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-256] done synthesizing module 'IDEX' (18#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-638] synthesizing module 'mux432' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux432.v:23]
INFO: [Synth 8-226] default block is never used [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux432.v:32]
INFO: [Synth 8-256] done synthesizing module 'mux432' (19#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux432.v:23]
INFO: [Synth 8-638] synthesizing module 'mux25' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux25.v:24]
INFO: [Synth 8-226] default block is never used [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux25.v:31]
INFO: [Synth 8-256] done synthesizing module 'mux25' (20#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux25.v:24]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ALUControl.v:33]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (21#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ALUControl.v:23]
INFO: [Synth 8-638] synthesizing module 'EXMEM' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'EXMEM' (22#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'dataMemory' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/dataMemory.v:23]
INFO: [Synth 8-256] done synthesizing module 'dataMemory' (23#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/dataMemory.v:23]
INFO: [Synth 8-638] synthesizing module 'MEMWB' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-256] done synthesizing module 'MEMWB' (24#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-638] synthesizing module 'Hazard_Detection_Unit' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Hazard_Detection_Unit.v:73]
WARNING: [Synth 8-6014] Unused sequential element IF_ID_Write_reg was removed.  [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Hazard_Detection_Unit.v:107]
INFO: [Synth 8-256] done synthesizing module 'Hazard_Detection_Unit' (25#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Hazard_Detection_Unit.v:73]
INFO: [Synth 8-638] synthesizing module 'Forward_Unit' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Forward_Unit.v:61]
INFO: [Synth 8-256] done synthesizing module 'Forward_Unit' (26#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Forward_Unit.v:61]
INFO: [Synth 8-256] done synthesizing module 'project2pipeline' (27#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/project2pipeline.v:48]
INFO: [Synth 8-638] synthesizing module 'divider' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-256] done synthesizing module 'divider' (28#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/divider.v:23]
INFO: [Synth 8-638] synthesizing module 'ringcount' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ringCounter.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ringCounter.v:31]
INFO: [Synth 8-256] done synthesizing module 'ringcount' (29#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ringCounter.v:23]
INFO: [Synth 8-638] synthesizing module 'buffer' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/buffer.v:23]
INFO: [Synth 8-256] done synthesizing module 'buffer' (30#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/buffer.v:23]
INFO: [Synth 8-638] synthesizing module 'mux24' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux24.v:22]
INFO: [Synth 8-226] default block is never used [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux24.v:29]
INFO: [Synth 8-256] done synthesizing module 'mux24' (31#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/mux24.v:22]
INFO: [Synth 8-638] synthesizing module 'ssd' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ssd.v:23]
INFO: [Synth 8-226] default block is never used [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ssd.v:28]
INFO: [Synth 8-256] done synthesizing module 'ssd' (32#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ssd.v:23]
INFO: [Synth 8-256] done synthesizing module 'p2implement' (33#1) [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/p2implement.v:23]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[9]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[8]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[7]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[6]
WARNING: [Synth 8-3331] design dataMemory has unconnected port Address[5]
WARNING: [Synth 8-3331] design shiftLeft16 has unconnected port Imm[31]
WARNING: [Synth 8-3331] design shiftLeft16 has unconnected port Imm[30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 350.152 ; gain = 119.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 350.152 ; gain = 119.109
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-507] No nets matched 'manualclk_IBUF'. [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/constrs_1/new/constraint.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/constrs_1/new/constraint.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/p2implement_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/p2implement_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 650.859 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 650.859 ; gain = 419.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 650.859 ; gain = 419.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 650.859 ; gain = 419.816
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element MemtoReg_reg was removed.  [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "operation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "a" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'out_reg' in module 'ringcount'
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'Jump_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'Branch_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'BranchNot_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'operation_reg' [E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.srcs/sources_1/new/ALUControl.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 650.859 ; gain = 419.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 96    
	   3 Input      1 Bit       Adders := 96    
+---Registers : 
	               32 Bit    Registers := 12    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	  64 Input      8 Bit        Muxes := 3     
	  64 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 199   
	   4 Input      1 Bit        Muxes := 96    
	   9 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux232 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
Module mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module instructionMem 
Detailed RTL Component Info : 
+---Muxes : 
	  64 Input      8 Bit        Muxes := 3     
	  64 Input      7 Bit        Muxes := 1     
Module IFID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
Module muxControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module IDEX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module mux432 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mux25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module EXMEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module dataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module MEMWB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Forward_Unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ringcount 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module mux24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "D1/a" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "D1/out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[31]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[30]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[29]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[28]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[27]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[26]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[25]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[24]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[23]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[22]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[21]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[20]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[19]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[18]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[17]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[16]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[15]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[14]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[13]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[12]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[11]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[10]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[9]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[8]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[1]
WARNING: [Synth 8-3331] design instructionMem has unconnected port Readaddr[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9)
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[30]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[29]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[28]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[27]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[26]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[25]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[24]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[23]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[22]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[21]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[20]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[19]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[18]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[17]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[16]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[15]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[14]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[3]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[13]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[2]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[12]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[1]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[11]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\P2PIP/ALUCONTROL/operation_reg[3] )
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[31]' (FD) to 'P2PIP/IDEXREG/EX_RegRd_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IFIDREG/ID_Instruction_reg[30]' (FDRE) to 'P2PIP/IFIDREG/ID_Instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IFIDREG/ID_Instruction_reg[31]' (FDRE) to 'P2PIP/IFIDREG/ID_Instruction_reg[26]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IFIDREG/ID_Instruction_reg[14]' (FDRE) to 'P2PIP/IFIDREG/ID_Instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IFIDREG/ID_Instruction_reg[10]' (FDRE) to 'P2PIP/IFIDREG/ID_Instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IFIDREG/ID_Instruction_reg[9]' (FDRE) to 'P2PIP/IFIDREG/ID_Instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IFIDREG/ID_Instruction_reg[8]' (FDRE) to 'P2PIP/IFIDREG/ID_Instruction_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IFIDREG/ID_Instruction_reg[7]' (FDRE) to 'P2PIP/IFIDREG/ID_Instruction_reg[18]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_RegRd_reg[3]' (FD) to 'P2PIP/IDEXREG/EX_ExtendedImm_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_RegRt_reg[2]' (FD) to 'P2PIP/IDEXREG/EX_ExtendedImm_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\P2PIP/IFIDREG/ID_Instruction_reg[18] )
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[10]' (FD) to 'P2PIP/IDEXREG/EX_ExtendedImm_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[9]' (FD) to 'P2PIP/IDEXREG/EX_ExtendedImm_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_ExtendedImm_reg[8]' (FD) to 'P2PIP/IDEXREG/EX_ExtendedImm_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\P2PIP/CONTROL/BranchNot_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\P2PIP/IDEXREG/EX_ExtendedImm_reg[7] )
WARNING: [Synth 8-3332] Sequential element (P2PIP/CONTROL/BranchNot_reg) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/ALUCONTROL/operation_reg[3]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[31]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[30]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[29]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[28]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[27]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[26]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[25]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[24]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[23]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[22]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[21]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[20]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[19]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[18]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[17]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[16]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (i_9) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_Instruction_reg[18]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[31]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[30]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[29]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[28]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[27]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[26]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[25]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[24]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[23]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[22]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[21]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[20]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[19]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[18]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[17]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[16]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IDEXREG/EX_ExtendedImm_reg[7]) is unused and will be removed from module p2implement.
INFO: [Synth 8-3886] merging instance 'P2PIP/IDEXREG/EX_MemtoReg_reg' (FD) to 'P2PIP/IDEXREG/EX_MemRead_reg'
INFO: [Synth 8-3886] merging instance 'P2PIP/EXMEMREG/MEM_MemtoReg_reg' (FDR) to 'P2PIP/EXMEMREG/MEM_MemRead_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 650.859 ; gain = 419.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|p2implement | P2PIP/DATAMEM/storage_reg | 32 x 32(READ_FIRST)    | W |   | 32 x 32(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------+-----------+----------------------+---------------+
|p2implement | P2PIP/REGFILE/storage_reg | Implied   | 32 x 32              | RAM32M x 18   | 
+------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 650.859 ; gain = 419.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 650.859 ; gain = 419.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[1]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/PCA/PCout_reg[0]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[1]) is unused and will be removed from module p2implement.
WARNING: [Synth 8-3332] Sequential element (P2PIP/IFIDREG/ID_PCplusFour_reg[0]) is unused and will be removed from module p2implement.
INFO: [Synth 8-4480] The timing for the instance P2PIP/DATAMEM/storage_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 660.348 ; gain = 429.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 660.348 ; gain = 429.305
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 660.348 ; gain = 429.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 660.348 ; gain = 429.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 660.348 ; gain = 429.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 660.348 ; gain = 429.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 660.348 ; gain = 429.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    11|
|3     |LUT1     |    38|
|4     |LUT2     |    15|
|5     |LUT3     |   133|
|6     |LUT4     |    57|
|7     |LUT5     |    82|
|8     |LUT6     |   163|
|9     |RAM32M   |    15|
|10    |RAMB18E1 |     1|
|11    |FDRE     |   332|
|12    |LD       |    12|
|13    |IBUF     |     8|
|14    |OBUF     |    11|
+------+---------+------+

Report Instance Areas: 
+------+---------------+-----------------+------+
|      |Instance       |Module           |Cells |
+------+---------------+-----------------+------+
|1     |top            |                 |   880|
|2     |  B            |buffer           |     1|
|3     |  D1           |divider          |    84|
|4     |  P2PIP        |project2pipeline |   754|
|5     |    ALUCONTROL |ALUControl       |    46|
|6     |    CONTROL    |Control          |    18|
|7     |    DATAMEM    |dataMemory       |     1|
|8     |    EQUAL      |Equal            |     4|
|9     |    EXMEMREG   |EXMEM            |   182|
|10    |    IDEXREG    |IDEX             |   147|
|11    |    IFIDREG    |IFID             |    67|
|12    |    MEMWBREG   |MEMWB            |   194|
|13    |    PCA        |PC               |    80|
|14    |    REGFILE    |registers        |    15|
|15    |  R            |ringcount        |    10|
+------+---------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 660.348 ; gain = 429.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 78 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 660.348 ; gain = 128.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 660.348 ; gain = 429.305
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 27 instances were transformed.
  LD => LDCE: 12 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 15 instances

137 Infos, 109 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 660.348 ; gain = 437.070
INFO: [Common 17-1381] The checkpoint 'E:/SJTU/2020 Fall/VE370/Project2/project_2_group_2/project_2_group_2.runs/synth_1/p2implement.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 660.348 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 10 23:28:40 2020...
