

================================================================
== Vitis HLS Report for 'Autocorrelation'
================================================================
* Date:           Fri Feb 28 00:23:43 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        GSM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.651 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      971|     1298|  7.768 us|  10.384 us|  971|  1298|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359  |Autocorrelation_Pipeline_Autocorrelation_label0  |      162|      162|   1.296 us|   1.296 us|  162|  162|       no|
        |grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366         |Autocorrelation_Pipeline_VITIS_LOOP_64_1         |      165|      165|   1.320 us|   1.320 us|  165|  165|       no|
        |grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373         |Autocorrelation_Pipeline_VITIS_LOOP_76_2         |       11|       11|  88.000 ns|  88.000 ns|   11|   11|       no|
        |grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379        |Autocorrelation_Pipeline_VITIS_LOOP_124_3        |      765|      765|   6.120 us|   6.120 us|  765|  765|       no|
        |grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404        |Autocorrelation_Pipeline_VITIS_LOOP_137_4        |       11|       11|  88.000 ns|  88.000 ns|   11|   11|       no|
        |grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410        |Autocorrelation_Pipeline_VITIS_LOOP_143_5        |      162|      162|   1.296 us|   1.296 us|  162|  162|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|    15|        -|       -|    -|
|Expression           |        -|     -|        0|    1406|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    24|      813|    1634|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     562|    -|
|Register             |        -|     -|     1505|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    39|     2318|    3602|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359  |Autocorrelation_Pipeline_Autocorrelation_label0  |        0|   0|   27|   195|    0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379        |Autocorrelation_Pipeline_VITIS_LOOP_124_3        |        0|   9|  641|  1077|    0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404        |Autocorrelation_Pipeline_VITIS_LOOP_137_4        |        0|   0|   12|    50|    0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410        |Autocorrelation_Pipeline_VITIS_LOOP_143_5        |        0|   0|   22|   103|    0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366         |Autocorrelation_Pipeline_VITIS_LOOP_64_1         |        0|   1|  104|   100|    0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373         |Autocorrelation_Pipeline_VITIS_LOOP_76_2         |        0|   0|    7|    39|    0|
    |mul_16s_16s_32_1_1_U40                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U41                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U42                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U43                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U44                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U45                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U46                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U47                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U48                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U49                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U50                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U51                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U52                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    |mul_16s_16s_32_1_1_U53                                      |mul_16s_16s_32_1_1                               |        0|   1|    0|     5|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                       |                                                 |        0|  24|  813|  1634|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +------------------------------------------+--------------------------------------+---------------------+
    |                 Instance                 |                Module                |      Expression     |
    +------------------------------------------+--------------------------------------+---------------------+
    |am_addmul_16s_16s_16s_33_4_1_U56          |am_addmul_16s_16s_16s_33_4_1          |       (i0 + i1) * i2|
    |am_addmul_16s_16s_16s_33_4_1_U65          |am_addmul_16s_16s_16s_33_4_1          |       (i0 + i1) * i2|
    |ama_addmuladd_16s_16s_16s_32s_33_4_1_U54  |ama_addmuladd_16s_16s_16s_32s_33_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_16s_16s_16s_32s_33_4_1_U55  |ama_addmuladd_16s_16s_16s_32s_33_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_16s_16s_16s_33s_34_4_1_U64  |ama_addmuladd_16s_16s_16s_33s_34_4_1  |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_16s_33s_34_4_1_U66  |ama_addmuladd_16s_16s_16s_33s_34_4_1  |  i0 + (i1 + i2) * i3|
    |ama_addmuladd_16s_16s_16s_33s_34_4_1_U67  |ama_addmuladd_16s_16s_16s_33s_34_4_1  |  i0 + (i1 + i2) * i3|
    |mac_muladd_16s_16s_32s_33_4_1_U57         |mac_muladd_16s_16s_32s_33_4_1         |         i0 + i1 * i1|
    |mac_muladd_16s_16s_32s_33_4_1_U58         |mac_muladd_16s_16s_32s_33_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U59         |mac_muladd_16s_16s_32s_33_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_16s_32s_33_4_1_U60         |mac_muladd_16s_16s_32s_33_4_1         |         i0 + i1 * i1|
    |mac_muladd_16s_16s_32s_33_4_1_U61         |mac_muladd_16s_16s_32s_33_4_1         |         i0 + i1 * i1|
    |mac_muladd_16s_16s_32s_33_4_1_U68         |mac_muladd_16s_16s_32s_33_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_16s_33s_33_4_1_U62         |mac_muladd_16s_16s_33s_33_4_1         |         i0 + i1 * i1|
    |mac_muladd_16s_16s_33s_33_4_1_U63         |mac_muladd_16s_16s_33s_33_4_1         |         i0 + i1 * i2|
    +------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln112_4_fu_639_p2             |         +|   0|  0|  12|           5|           4|
    |add_ln112_5_fu_645_p2             |         +|   0|  0|  12|           4|           3|
    |add_ln112_6_fu_655_p2             |         +|   0|  0|  12|           4|           2|
    |add_ln112_fu_633_p2               |         +|   0|  0|  12|           5|           5|
    |add_ln115_1_fu_937_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln115_3_fu_984_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln115_7_fu_995_p2             |         +|   0|  0|  41|          34|          34|
    |add_ln115_fu_1005_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln116_1_fu_1012_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln116_fu_1020_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln117_1_fu_1027_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln117_fu_1035_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln118_1_fu_1042_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln118_fu_1050_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln119_1_fu_1057_p2            |         +|   0|  0|  64|          64|          64|
    |add_ln119_fu_1065_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln120_1_fu_949_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln120_fu_958_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln121_fu_1075_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln122_fu_1085_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln62_fu_726_p2                |         +|   0|  0|  13|           6|           2|
    |scalauto_fu_707_p2                |         -|   0|  0|  13|           3|           6|
    |and_ln107_5_fu_593_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln107_6_fu_599_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln107_7_fu_611_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln107_8_fu_617_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln107_fu_587_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state23_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done   |       and|   0|  0|   2|           1|           1|
    |icmp_ln107_fu_450_p2              |      icmp|   0|  0|  39|          32|          31|
    |icmp_ln112_fu_514_p2              |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln113_fu_530_p2              |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln115_fu_581_p2              |      icmp|   0|  0|  31|          24|           1|
    |icmp_ln57_fu_436_p2               |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln62_1_fu_742_p2             |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln62_fu_720_p2               |      icmp|   0|  0|  13|           6|           1|
    |b_assign_fu_756_p2                |      lshr|   0|  0|  35|          16|          15|
    |or_ln107_3_fu_679_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln107_4_fu_694_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln107_fu_623_p2                |        or|   0|  0|   2|           1|           1|
    |scalauto_2_fu_713_p3              |    select|   0|  0|   6|           1|           1|
    |select_ln105_4_fu_472_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln105_fu_464_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln107_4_fu_672_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln107_5_fu_683_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln107_6_fu_699_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln107_fu_665_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln115_fu_536_p3            |    select|   0|  0|   8|           1|           8|
    |xor_ln105_fu_492_p2               |       xor|   0|  0|  32|          32|          32|
    |xor_ln107_fu_565_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln112_fu_605_p2               |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_fu_498_p2                |       xor|   0|  0|  24|          24|          24|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1406|        1219|        1172|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |L_ACF_address0   |   59|         11|    4|         44|
    |L_ACF_address1   |   59|         11|    4|         44|
    |L_ACF_ce0        |   20|          4|    1|          4|
    |L_ACF_ce1        |   14|          3|    1|          3|
    |L_ACF_d0         |   37|          7|   64|        448|
    |L_ACF_d1         |   31|          6|   64|        384|
    |L_ACF_we0        |   20|          4|    1|          4|
    |ap_NS_fsm        |  118|         24|    1|         24|
    |indata_address0  |   49|          9|    8|         72|
    |indata_address1  |   43|          8|    8|         64|
    |indata_ce0       |   31|          6|    1|          6|
    |indata_ce1       |   26|          5|    1|          5|
    |indata_d0        |   14|          3|   16|         48|
    |indata_we0       |   14|          3|    1|          3|
    |reg_417          |    9|          2|   16|         32|
    |reg_422          |    9|          2|   16|         32|
    |reg_427          |    9|          2|   64|        128|
    +-----------------+-----+-----------+-----+-----------+
    |Total            |  562|        110|  271|       1345|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |L_ACF_load_1_reg_1537                                                    |  64|   0|   64|          0|
    |L_ACF_load_2_reg_1542                                                    |  64|   0|   64|          0|
    |L_ACF_load_3_reg_1576                                                    |  64|   0|   64|          0|
    |L_ACF_load_4_reg_1581                                                    |  64|   0|   64|          0|
    |add_ln115_1_reg_1663                                                     |  64|   0|   64|          0|
    |add_ln115_reg_1709                                                       |  64|   0|   64|          0|
    |add_ln116_reg_1714                                                       |  64|   0|   64|          0|
    |add_ln117_reg_1719                                                       |  64|   0|   64|          0|
    |add_ln118_reg_1724                                                       |  64|   0|   64|          0|
    |add_ln119_reg_1729                                                       |  64|   0|   64|          0|
    |add_ln120_reg_1688                                                       |  64|   0|   64|          0|
    |add_ln121_reg_1734                                                       |  64|   0|   64|          0|
    |add_ln122_reg_1739                                                       |  64|   0|   64|          0|
    |and_ln107_8_reg_1356                                                     |   1|   0|    1|          0|
    |and_ln107_reg_1350                                                       |   1|   0|    1|          0|
    |ap_CS_fsm                                                                |  23|   0|   23|          0|
    |b_assign_reg_1385                                                        |  15|   0|   15|          0|
    |empty_89_reg_1744                                                        |   3|   0|    3|          0|
    |grp_Autocorrelation_Pipeline_Autocorrelation_label0_fu_359_ap_start_reg  |   1|   0|    1|          0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_124_3_fu_379_ap_start_reg        |   1|   0|    1|          0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_137_4_fu_404_ap_start_reg        |   1|   0|    1|          0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_143_5_fu_410_ap_start_reg        |   1|   0|    1|          0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_64_1_fu_366_ap_start_reg         |   1|   0|    1|          0|
    |grp_Autocorrelation_Pipeline_VITIS_LOOP_76_2_fu_373_ap_start_reg         |   1|   0|    1|          0|
    |icmp_ln107_reg_1330                                                      |   1|   0|    1|          0|
    |icmp_ln57_reg_1325                                                       |   1|   0|    1|          0|
    |icmp_ln62_1_reg_1381                                                     |   1|   0|    1|          0|
    |icmp_ln62_reg_1377                                                       |   1|   0|    1|          0|
    |mul_ln103_reg_1648                                                       |  32|   0|   32|          0|
    |mul_ln122_reg_1693                                                       |  32|   0|   32|          0|
    |mul_ln87_reg_1633                                                        |  32|   0|   32|          0|
    |mul_ln98_reg_1643                                                        |  32|   0|   32|          0|
    |or_ln107_reg_1361                                                        |   1|   0|    1|          0|
    |reg_417                                                                  |  16|   0|   16|          0|
    |reg_422                                                                  |  16|   0|   16|          0|
    |reg_427                                                                  |  64|   0|   64|          0|
    |scalauto_2_reg_1372                                                      |   6|   0|    6|          0|
    |sext_ln100_2_reg_1566                                                    |  32|   0|   32|          0|
    |sext_ln107_2_reg_1592                                                    |  32|   0|   32|          0|
    |sext_ln115_1_reg_1511                                                    |  32|   0|   32|          0|
    |sext_ln80_reg_1445                                                       |  17|   0|   17|          0|
    |sext_ln82_2_reg_1528                                                     |  32|   0|   32|          0|
    |sext_ln85_1_reg_1466                                                     |  32|   0|   32|          0|
    |sext_ln85_reg_1460                                                       |  17|   0|   17|          0|
    |sext_ln89_1_reg_1488                                                     |  32|   0|   32|          0|
    |sext_ln89_reg_1481                                                       |  33|   0|   33|          0|
    |sext_ln94_1_reg_1501                                                     |  17|   0|   17|          0|
    |sext_ln94_2_reg_1553                                                     |  32|   0|   32|          0|
    |sext_ln94_reg_1495                                                       |  33|   0|   33|          0|
    |sl_4_reg_1421                                                            |  16|   0|   16|          0|
    |sl_5_reg_1428                                                            |  16|   0|   16|          0|
    |sl_reg_1395                                                              |  16|   0|   16|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |1505|   0| 1505|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------+-----+-----+------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Autocorrelation|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Autocorrelation|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Autocorrelation|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Autocorrelation|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Autocorrelation|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Autocorrelation|  return value|
|indata_address0  |  out|    8|   ap_memory|           indata|         array|
|indata_ce0       |  out|    1|   ap_memory|           indata|         array|
|indata_we0       |  out|    1|   ap_memory|           indata|         array|
|indata_d0        |  out|   16|   ap_memory|           indata|         array|
|indata_q0        |   in|   16|   ap_memory|           indata|         array|
|indata_address1  |  out|    8|   ap_memory|           indata|         array|
|indata_ce1       |  out|    1|   ap_memory|           indata|         array|
|indata_q1        |   in|   16|   ap_memory|           indata|         array|
|L_ACF_address0   |  out|    4|   ap_memory|            L_ACF|         array|
|L_ACF_ce0        |  out|    1|   ap_memory|            L_ACF|         array|
|L_ACF_we0        |  out|    1|   ap_memory|            L_ACF|         array|
|L_ACF_d0         |  out|   64|   ap_memory|            L_ACF|         array|
|L_ACF_q0         |   in|   64|   ap_memory|            L_ACF|         array|
|L_ACF_address1   |  out|    4|   ap_memory|            L_ACF|         array|
|L_ACF_ce1        |  out|    1|   ap_memory|            L_ACF|         array|
|L_ACF_we1        |  out|    1|   ap_memory|            L_ACF|         array|
|L_ACF_d1         |  out|   64|   ap_memory|            L_ACF|         array|
|L_ACF_q1         |   in|   64|   ap_memory|            L_ACF|         array|
|bitoff_address0  |  out|    8|   ap_memory|           bitoff|         array|
|bitoff_ce0       |  out|    1|   ap_memory|           bitoff|         array|
|bitoff_q0        |   in|    4|   ap_memory|           bitoff|         array|
|bitoff_address1  |  out|    8|   ap_memory|           bitoff|         array|
|bitoff_ce1       |  out|    1|   ap_memory|           bitoff|         array|
|bitoff_q1        |   in|    4|   ap_memory|           bitoff|         array|
|bitoff_address2  |  out|    8|   ap_memory|           bitoff|         array|
|bitoff_ce2       |  out|    1|   ap_memory|           bitoff|         array|
|bitoff_q2        |   in|    4|   ap_memory|           bitoff|         array|
+-----------------+-----+-----+------------+-----------------+--------------+

