// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _a0_flow_calc_HH_
#define _a0_flow_calc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "a0_optical_flow_fsubDeQ.h"
#include "a0_optical_flow_fmulibs.h"
#include "a0_optical_flow_fdivbkb.h"

namespace ap_rtl {

struct a0_flow_calc : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<64> > outputs_din;
    sc_in< sc_logic > outputs_full_n;
    sc_out< sc_logic > outputs_write;
    sc_in< sc_lv<192> > tensor_val_dout;
    sc_in< sc_logic > tensor_val_empty_n;
    sc_out< sc_logic > tensor_val_read;


    // Module declarations
    a0_flow_calc(sc_module_name name);
    SC_HAS_PROCESS(a0_flow_calc);

    ~a0_flow_calc();

    sc_trace_file* mVcdFile;

    a0_optical_flow_fsubDeQ<1,4,32,32,32>* optical_flow_fsubDeQ_U241;
    a0_optical_flow_fsubDeQ<1,4,32,32,32>* optical_flow_fsubDeQ_U242;
    a0_optical_flow_fsubDeQ<1,4,32,32,32>* optical_flow_fsubDeQ_U243;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U244;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U245;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U246;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U247;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U248;
    a0_optical_flow_fmulibs<1,3,32,32,32>* optical_flow_fmulibs_U249;
    a0_optical_flow_fdivbkb<1,9,32,32,32>* optical_flow_fdivbkb_U250;
    a0_optical_flow_fdivbkb<1,9,32,32,32>* optical_flow_fdivbkb_U251;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > outputs_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter17_reg;
    sc_signal< sc_logic > tensor_val_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > or_cond3_reg_442;
    sc_signal< sc_lv<19> > indvar_flatten_reg_97;
    sc_signal< sc_lv<9> > r_reg_108;
    sc_signal< sc_lv<11> > c_reg_119;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_224_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_predicate_op51_read_state3;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter3_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter5_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter7_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter8_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter9_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter10_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter11_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter12_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter13_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter14_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter15_reg;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_428_pp0_iter16_reg;
    sc_signal< sc_lv<19> > indvar_flatten_next_fu_230_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<9> > r_mid2_fu_292_p3;
    sc_signal< sc_lv<1> > or_cond3_fu_328_p2;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter2_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter3_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter4_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter5_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter6_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter7_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter8_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter9_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter10_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter11_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter12_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter13_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter15_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter16_reg;
    sc_signal< sc_lv<1> > or_cond3_reg_442_pp0_iter17_reg;
    sc_signal< sc_lv<11> > c_4_fu_334_p2;
    sc_signal< sc_lv<32> > tmp_95_fu_340_p1;
    sc_signal< sc_lv<32> > tmp_95_reg_451;
    sc_signal< sc_lv<32> > tmp_83_reg_456;
    sc_signal< sc_lv<32> > tmp_85_reg_461;
    sc_signal< sc_lv<32> > tmp_87_reg_466;
    sc_signal< sc_lv<32> > tmp_89_reg_471;
    sc_signal< sc_lv<32> > tmp_82_fu_384_p1;
    sc_signal< sc_lv<32> > tmp_84_fu_389_p1;
    sc_signal< sc_lv<32> > tmp_86_fu_394_p1;
    sc_signal< sc_lv<32> > tmp_88_fu_401_p1;
    sc_signal< sc_lv<32> > tmp_90_fu_406_p1;
    sc_signal< sc_lv<32> > grp_fu_164_p2;
    sc_signal< sc_lv<32> > tmp_54_reg_508;
    sc_signal< sc_lv<32> > grp_fu_168_p2;
    sc_signal< sc_lv<32> > tmp_55_reg_513;
    sc_signal< sc_lv<32> > grp_fu_172_p2;
    sc_signal< sc_lv<32> > tmp_56_reg_518;
    sc_signal< sc_lv<32> > grp_fu_176_p2;
    sc_signal< sc_lv<32> > tmp_57_reg_523;
    sc_signal< sc_lv<32> > grp_fu_180_p2;
    sc_signal< sc_lv<32> > tmp_60_reg_528;
    sc_signal< sc_lv<32> > grp_fu_184_p2;
    sc_signal< sc_lv<32> > tmp_61_reg_533;
    sc_signal< sc_lv<32> > grp_fu_152_p2;
    sc_signal< sc_lv<32> > denom_reg_538;
    sc_signal< sc_lv<32> > grp_fu_156_p2;
    sc_signal< sc_lv<32> > tmp_58_reg_544;
    sc_signal< sc_lv<32> > grp_fu_160_p2;
    sc_signal< sc_lv<32> > tmp_62_reg_549;
    sc_signal< sc_lv<32> > grp_fu_188_p2;
    sc_signal< sc_lv<32> > tmp_59_reg_554;
    sc_signal< sc_lv<32> > grp_fu_192_p2;
    sc_signal< sc_lv<32> > tmp_63_reg_559;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_lv<32> > ap_phi_mux_buf_1_load_phi_fu_134_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_buf_1_load_reg_130;
    sc_signal< sc_lv<32> > ap_phi_mux_tmp_64_phi_fu_145_p4;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter18_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter2_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter3_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter4_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter5_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter6_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter7_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter8_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter9_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter10_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter11_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter12_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter13_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter14_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter15_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter16_tmp_64_reg_141;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter17_tmp_64_reg_141;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > tmp_fu_196_p4;
    sc_signal< sc_lv<1> > icmp_fu_206_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_212_p2;
    sc_signal< sc_lv<1> > exitcond7_fu_236_p2;
    sc_signal< sc_lv<9> > r_s_fu_250_p2;
    sc_signal< sc_lv<8> > tmp_93_fu_256_p4;
    sc_signal< sc_lv<1> > icmp8_fu_266_p2;
    sc_signal< sc_lv<1> > tmp_mid1_fu_272_p2;
    sc_signal< sc_lv<1> > tmp1_mid1_fu_278_p2;
    sc_signal< sc_lv<1> > tmp1_fu_218_p2;
    sc_signal< sc_lv<11> > c_mid2_fu_242_p3;
    sc_signal< sc_lv<10> > tmp_94_fu_300_p4;
    sc_signal< sc_lv<1> > icmp9_fu_310_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_316_p2;
    sc_signal< sc_lv<1> > tmp2_fu_322_p2;
    sc_signal< sc_lv<1> > tmp1_mid2_fu_284_p3;
    sc_signal< sc_lv<32> > buf_1_load_toint_fu_415_p1;
    sc_signal< sc_lv<32> > tmp_162_toint_fu_411_p1;
    sc_signal< sc_logic > grp_fu_152_ce;
    sc_signal< sc_logic > grp_fu_156_ce;
    sc_signal< sc_logic > grp_fu_160_ce;
    sc_signal< sc_logic > grp_fu_164_ce;
    sc_signal< sc_logic > grp_fu_168_ce;
    sc_signal< sc_logic > grp_fu_172_ce;
    sc_signal< sc_logic > grp_fu_176_ce;
    sc_signal< sc_logic > grp_fu_180_ce;
    sc_signal< sc_logic > grp_fu_184_ce;
    sc_signal< sc_logic > grp_fu_188_ce;
    sc_signal< sc_logic > grp_fu_192_ce;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_127;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state21;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<9> ap_const_lv9_1B2;
    static const sc_lv<19> ap_const_lv19_6D000;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_3FE;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state21();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_127();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_buf_1_load_phi_fu_134_p4();
    void thread_ap_phi_mux_tmp_64_phi_fu_145_p4();
    void thread_ap_phi_reg_pp0_iter0_buf_1_load_reg_130();
    void thread_ap_phi_reg_pp0_iter0_tmp_64_reg_141();
    void thread_ap_predicate_op51_read_state3();
    void thread_ap_ready();
    void thread_buf_1_load_toint_fu_415_p1();
    void thread_c_4_fu_334_p2();
    void thread_c_mid2_fu_242_p3();
    void thread_exitcond7_fu_236_p2();
    void thread_exitcond_flatten_fu_224_p2();
    void thread_grp_fu_152_ce();
    void thread_grp_fu_156_ce();
    void thread_grp_fu_160_ce();
    void thread_grp_fu_164_ce();
    void thread_grp_fu_168_ce();
    void thread_grp_fu_172_ce();
    void thread_grp_fu_176_ce();
    void thread_grp_fu_180_ce();
    void thread_grp_fu_184_ce();
    void thread_grp_fu_188_ce();
    void thread_grp_fu_192_ce();
    void thread_icmp8_fu_266_p2();
    void thread_icmp9_fu_310_p2();
    void thread_icmp_fu_206_p2();
    void thread_indvar_flatten_next_fu_230_p2();
    void thread_or_cond3_fu_328_p2();
    void thread_outputs_blk_n();
    void thread_outputs_din();
    void thread_outputs_write();
    void thread_r_mid2_fu_292_p3();
    void thread_r_s_fu_250_p2();
    void thread_tensor_val_blk_n();
    void thread_tensor_val_read();
    void thread_tmp1_fu_218_p2();
    void thread_tmp1_mid1_fu_278_p2();
    void thread_tmp1_mid2_fu_284_p3();
    void thread_tmp2_fu_322_p2();
    void thread_tmp_162_toint_fu_411_p1();
    void thread_tmp_52_fu_316_p2();
    void thread_tmp_82_fu_384_p1();
    void thread_tmp_84_fu_389_p1();
    void thread_tmp_86_fu_394_p1();
    void thread_tmp_88_fu_401_p1();
    void thread_tmp_90_fu_406_p1();
    void thread_tmp_93_fu_256_p4();
    void thread_tmp_94_fu_300_p4();
    void thread_tmp_95_fu_340_p1();
    void thread_tmp_fu_196_p4();
    void thread_tmp_mid1_fu_272_p2();
    void thread_tmp_s_fu_212_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
