{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603498759859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603498759860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 23 20:19:19 2020 " "Processing started: Fri Oct 23 20:19:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603498759860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603498759860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_NET -c DE2_NET" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603498759860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/projects/DE2_NET/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498761971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498761971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/projects/DE2_NET/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498761991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498761991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/system_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/system_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0 " "Found entity 1: system_0" {  } { { "system_0/synthesis/system_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_irq_mapper " "Found entity 1: system_0_irq_mapper" {  } { { "system_0/synthesis/submodules/system_0_irq_mapper.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "system_0/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762208 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_mux_001 " "Found entity 1: system_0_rsp_xbar_mux_001" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_mux " "Found entity 1: system_0_rsp_xbar_mux" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_demux_006 " "Found entity 1: system_0_rsp_xbar_demux_006" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_rsp_xbar_demux " "Found entity 1: system_0_rsp_xbar_demux" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_mux " "Found entity 1: system_0_cmd_xbar_mux" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_demux_001 " "Found entity 1: system_0_cmd_xbar_demux_001" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cmd_xbar_demux " "Found entity 1: system_0_cmd_xbar_demux" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "system_0/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "system_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762392 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762392 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762392 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762392 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762392 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762392 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_006.sv(48) " "Verilog HDL Declaration information at system_0_id_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_006.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_006.sv(49) " "Verilog HDL Declaration information at system_0_id_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_006.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_006_default_decode " "Found entity 1: system_0_id_router_006_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_006.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762413 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_006 " "Found entity 2: system_0_id_router_006" {  } { { "system_0/synthesis/submodules/system_0_id_router_006.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_003.sv(48) " "Verilog HDL Declaration information at system_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_003.sv(49) " "Verilog HDL Declaration information at system_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_003_default_decode " "Found entity 1: system_0_id_router_003_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762424 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_003 " "Found entity 2: system_0_id_router_003" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router_001.sv(48) " "Verilog HDL Declaration information at system_0_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router_001.sv(49) " "Verilog HDL Declaration information at system_0_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_001_default_decode " "Found entity 1: system_0_id_router_001_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762445 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router_001 " "Found entity 2: system_0_id_router_001" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_id_router.sv(48) " "Verilog HDL Declaration information at system_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_id_router.sv(49) " "Verilog HDL Declaration information at system_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_id_router_default_decode " "Found entity 1: system_0_id_router_default_decode" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762468 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_id_router " "Found entity 2: system_0_id_router" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at system_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at system_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_addr_router_001_default_decode " "Found entity 1: system_0_addr_router_001_default_decode" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762501 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_addr_router_001 " "Found entity 2: system_0_addr_router_001" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_0_addr_router.sv(48) " "Verilog HDL Declaration information at system_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762526 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_0_addr_router.sv(49) " "Verilog HDL Declaration information at system_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1603498762526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_addr_router_default_decode " "Found entity 1: system_0_addr_router_default_decode" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762527 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_addr_router " "Found entity 2: system_0_addr_router" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "system_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "system_0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "system_0/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762630 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "31 cnc_module.v(45) " "Verilog HDL Expression warning at cnc_module.v(45): truncated literal to match 31 bits" {  } { { "system_0/synthesis/submodules/cnc_module.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/cnc_module.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1603498762632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/cnc_module.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/cnc_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnc_module " "Found entity 1: cnc_module" {  } { { "system_0/synthesis/submodules/cnc_module.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/cnc_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/step_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/step_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 step_gen " "Found entity 1: step_gen" {  } { { "system_0/synthesis/submodules/step_gen.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/step_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/pwm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/pwm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_gen " "Found entity 1: pwm_gen" {  } { { "system_0/synthesis/submodules/pwm_gen.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/pwm_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/sram_16bit_512k.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/sram_16bit_512k.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16Bit_512K " "Found entity 1: SRAM_16Bit_512K" {  } { { "system_0/synthesis/submodules/SRAM_16Bit_512K.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/SRAM_16Bit_512K.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "system_0/synthesis/submodules/SEG7_LUT.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "system_0/synthesis/submodules/SEG7_LUT_8.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/dm9000a_if.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/dm9000a_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM9000A_IF " "Found entity 1: DM9000A_IF" {  } { { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/img_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/img_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Img_RAM " "Found entity 1: Img_RAM" {  } { { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_nios_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_nios_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_NIOS_CTRL " "Found entity 1: VGA_NIOS_CTRL" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/vga_osd_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/vga_osd_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_OSD_RAM " "Found entity 1: VGA_OSD_RAM" {  } { { "system_0/synthesis/submodules/VGA_OSD_RAM.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/audio_dac_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/audio_dac_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC_FIFO " "Found entity 1: AUDIO_DAC_FIFO" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/fifo_16_256.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/fifo_16_256.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_16_256 " "Found entity 1: FIFO_16_256" {  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sysid_qsys_0 " "Found entity 1: system_0_sysid_qsys_0" {  } { { "system_0/synthesis/submodules/system_0_sysid_qsys_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cfi_flash_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cfi_flash_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cfi_flash_0 " "Found entity 1: system_0_cfi_flash_0" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "system_0/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0 " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762804 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0_arbiter " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0_arbiter" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_pinSharer_0_pin_sharer " "Found entity 1: system_0_tri_state_bridge_0_pinSharer_0_pin_sharer" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_tri_state_bridge_0_bridge_0 " "Found entity 1: system_0_tri_state_bridge_0_bridge_0" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0.v 21 21 " "Found 21 design units, including 21 entities, in source file system_0/synthesis/submodules/system_0_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_register_bank_a_module " "Found entity 1: system_0_cpu_0_register_bank_a_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_cpu_0_register_bank_b_module " "Found entity 2: system_0_cpu_0_register_bank_b_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_cpu_0_nios2_oci_debug " "Found entity 3: system_0_cpu_0_nios2_oci_debug" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_cpu_0_ociram_sp_ram_module " "Found entity 4: system_0_cpu_0_ociram_sp_ram_module" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_cpu_0_nios2_ocimem " "Found entity 5: system_0_cpu_0_nios2_ocimem" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_0_cpu_0_nios2_avalon_reg " "Found entity 6: system_0_cpu_0_nios2_avalon_reg" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_0_cpu_0_nios2_oci_break " "Found entity 7: system_0_cpu_0_nios2_oci_break" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_0_cpu_0_nios2_oci_xbrk " "Found entity 8: system_0_cpu_0_nios2_oci_xbrk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_0_cpu_0_nios2_oci_dbrk " "Found entity 9: system_0_cpu_0_nios2_oci_dbrk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_0_cpu_0_nios2_oci_itrace " "Found entity 10: system_0_cpu_0_nios2_oci_itrace" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_0_cpu_0_nios2_oci_td_mode " "Found entity 11: system_0_cpu_0_nios2_oci_td_mode" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_0_cpu_0_nios2_oci_dtrace " "Found entity 12: system_0_cpu_0_nios2_oci_dtrace" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_0_cpu_0_nios2_oci_compute_tm_count " "Found entity 13: system_0_cpu_0_nios2_oci_compute_tm_count" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_0_cpu_0_nios2_oci_fifowp_inc " "Found entity 14: system_0_cpu_0_nios2_oci_fifowp_inc" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_0_cpu_0_nios2_oci_fifocount_inc " "Found entity 15: system_0_cpu_0_nios2_oci_fifocount_inc" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_0_cpu_0_nios2_oci_fifo " "Found entity 16: system_0_cpu_0_nios2_oci_fifo" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_0_cpu_0_nios2_oci_pib " "Found entity 17: system_0_cpu_0_nios2_oci_pib" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_0_cpu_0_nios2_oci_im " "Found entity 18: system_0_cpu_0_nios2_oci_im" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_0_cpu_0_nios2_performance_monitors " "Found entity 19: system_0_cpu_0_nios2_performance_monitors" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_0_cpu_0_nios2_oci " "Found entity 20: system_0_cpu_0_nios2_oci" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_0_cpu_0 " "Found entity 21: system_0_cpu_0" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_sysclk " "Found entity 1: system_0_cpu_0_jtag_debug_module_sysclk" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_tck " "Found entity 1: system_0_cpu_0_jtag_debug_module_tck" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_jtag_debug_module_wrapper " "Found entity 1: system_0_cpu_0_jtag_debug_module_wrapper" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_oci_test_bench " "Found entity 1: system_0_cpu_0_oci_test_bench" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_cpu_0_test_bench " "Found entity 1: system_0_cpu_0_test_bench" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/isp1362_if.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/isp1362_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISP1362_IF " "Found entity 1: ISP1362_IF" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sd_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_SD_CLK " "Found entity 1: system_0_SD_CLK" {  } { { "system_0/synthesis/submodules/system_0_SD_CLK.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_SD_CLK.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_SD_DAT " "Found entity 1: system_0_SD_DAT" {  } { { "system_0/synthesis/submodules/system_0_SD_DAT.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_SD_DAT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_switch_pio " "Found entity 1: system_0_switch_pio" {  } { { "system_0/synthesis/submodules/system_0_switch_pio.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_button_pio " "Found entity 1: system_0_button_pio" {  } { { "system_0/synthesis/submodules/system_0_button_pio.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_led_green.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led_green.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_led_green " "Found entity 1: system_0_led_green" {  } { { "system_0/synthesis/submodules/system_0_led_green.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_led_green.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_led_red.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_led_red.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_led_red " "Found entity 1: system_0_led_red" {  } { { "system_0/synthesis/submodules/system_0_led_red.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_led_red.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_lcd_16207_0 " "Found entity 1: system_0_lcd_16207_0" {  } { { "system_0/synthesis/submodules/system_0_lcd_16207_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file system_0/synthesis/submodules/system_0_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_timer_0 " "Found entity 1: system_0_timer_0" {  } { { "system_0/synthesis/submodules/system_0_timer_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system_0/synthesis/submodules/system_0_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_uart_0_tx " "Found entity 1: system_0_uart_0_tx" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762911 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_uart_0_rx_stimulus_source " "Found entity 2: system_0_uart_0_rx_stimulus_source" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762911 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_uart_0_rx " "Found entity 3: system_0_uart_0_rx" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762911 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_uart_0_regs " "Found entity 4: system_0_uart_0_regs" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762911 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_uart_0 " "Found entity 5: system_0_uart_0" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file system_0/synthesis/submodules/system_0_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_jtag_uart_0_sim_scfifo_w " "Found entity 1: system_0_jtag_uart_0_sim_scfifo_w" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762915 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_jtag_uart_0_scfifo_w " "Found entity 2: system_0_jtag_uart_0_scfifo_w" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762915 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_jtag_uart_0_sim_scfifo_r " "Found entity 3: system_0_jtag_uart_0_sim_scfifo_r" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762915 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_0_jtag_uart_0_scfifo_r " "Found entity 4: system_0_jtag_uart_0_scfifo_r" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762915 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_0_jtag_uart_0 " "Found entity 5: system_0_jtag_uart_0" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_epcs_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file system_0/synthesis/submodules/system_0_epcs_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_epcs_controller_sub " "Found entity 1: system_0_epcs_controller_sub" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762919 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_system_0_epcs_controller_atom " "Found entity 2: tornado_system_0_epcs_controller_atom" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762919 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_0_epcs_controller " "Found entity 3: system_0_epcs_controller" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_input_efifo_module " "Found entity 1: system_0_sdram_0_input_efifo_module" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762922 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_sdram_0 " "Found entity 2: system_0_sdram_0" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_0_sdram_0_test_component.v(234) " "Verilog HDL warning at system_0_sdram_0_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1603498762925 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "system_0_sdram_0_test_component.v(235) " "Verilog HDL warning at system_0_sdram_0_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1603498762925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_0/synthesis/submodules/system_0_sdram_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file system_0/synthesis/submodules/system_0_sdram_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_0_sdram_0_test_component_ram_module " "Found entity 1: system_0_sdram_0_test_component_ram_module" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762926 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_0_sdram_0_test_component " "Found entity 2: system_0_sdram_0_test_component" {  } { { "system_0/synthesis/submodules/system_0_sdram_0_test_component.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_PLL " "Found entity 1: SDRAM_PLL" {  } { { "SDRAM_PLL.v" "" { Text "C:/projects/DE2_NET/SDRAM_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_PLL " "Found entity 1: Audio_PLL" {  } { { "Audio_PLL.v" "" { Text "C:/projects/DE2_NET/Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498762931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498762931 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(316) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762951 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(326) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762951 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(336) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762951 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_sdram_0.v(680) " "Verilog HDL or VHDL warning at system_0_sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762953 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_epcs_controller.v(401) " "Verilog HDL or VHDL warning at system_0_epcs_controller.v(401): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762954 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(1567) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(1567): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(1569) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(1569): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(1725) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(1725): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762964 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "system_0_cpu_0.v(2553) " "Verilog HDL or VHDL warning at system_0_cpu_0.v(2553): conditional expression evaluates to a constant" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1603498762967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_net.v 1 1 " "Using design file de2_net.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_NET " "Found entity 1: DE2_NET" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498764059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1603498764059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_NET " "Elaborating entity \"DE2_NET\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603498764062 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..12\] de2_net.v(193) " "Output port \"LEDR\[17..12\]\" at de2_net.v(193) has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1603498764125 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de2_net.v(198) " "Output port \"IRDA_TXD\" at de2_net.v(198) has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1603498764125 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N de2_net.v(241) " "Output port \"OTG_DACK0_N\" at de2_net.v(241) has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 241 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1603498764125 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N de2_net.v(242) " "Output port \"OTG_DACK1_N\" at de2_net.v(242) has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 242 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1603498764125 "|DE2_NET"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO de2_net.v(265) " "Output port \"TDO\" at de2_net.v(265) has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1603498764125 "|DE2_NET"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "AUD_ADCLRCK AUD_DACLRCK de2_net.v(287) " "Bidirectional port \"AUD_DACLRCK\" at de2_net.v(287) has a one-way connection to bidirectional port \"AUD_ADCLRCK\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 287 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498764126 "|DE2_NET"}
{ "Warning" "WSGN_SEARCH_FILE" "reset_delay.v 1 1 " "Using design file reset_delay.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.v" "" { Text "C:/projects/DE2_NET/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498764399 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1603498764399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:delay1 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:delay1\"" {  } { { "de2_net.v" "delay1" { Text "C:/projects/DE2_NET/de2_net.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498764401 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 reset_delay.v(18) " "Verilog HDL assignment warning at reset_delay.v(18): truncated value with size 32 to match size of target (24)" {  } { { "reset_delay.v" "" { Text "C:/projects/DE2_NET/reset_delay.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498764430 "|DE2_NET|Reset_Delay:delay1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_PLL SDRAM_PLL:PLL1 " "Elaborating entity \"SDRAM_PLL\" for hierarchy \"SDRAM_PLL:PLL1\"" {  } { { "de2_net.v" "PLL1" { Text "C:/projects/DE2_NET/de2_net.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498764445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll SDRAM_PLL:PLL1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "altpll_component" { Text "C:/projects/DE2_NET/SDRAM_PLL.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Elaborated megafunction instantiation \"SDRAM_PLL:PLL1\|altpll:altpll_component\"" {  } { { "SDRAM_PLL.v" "" { Text "C:/projects/DE2_NET/SDRAM_PLL.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498765101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SDRAM_PLL:PLL1\|altpll:altpll_component " "Instantiated megafunction \"SDRAM_PLL:PLL1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765110 ""}  } { { "SDRAM_PLL.v" "" { Text "C:/projects/DE2_NET/SDRAM_PLL.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498765110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_PLL Audio_PLL:PLL2 " "Elaborating entity \"Audio_PLL\" for hierarchy \"Audio_PLL:PLL2\"" {  } { { "de2_net.v" "PLL2" { Text "C:/projects/DE2_NET/de2_net.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_PLL:PLL2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_PLL:PLL2\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "altpll_component" { Text "C:/projects/DE2_NET/Audio_PLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_PLL:PLL2\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_PLL:PLL2\|altpll:altpll_component\"" {  } { { "Audio_PLL.v" "" { Text "C:/projects/DE2_NET/Audio_PLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498765170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_PLL:PLL2\|altpll:altpll_component " "Instantiated megafunction \"Audio_PLL:PLL2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 135 " "Parameter \"clk0_divide_by\" = \"135\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 92 " "Parameter \"clk0_multiply_by\" = \"92\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765171 ""}  } { { "Audio_PLL.v" "" { Text "C:/projects/DE2_NET/Audio_PLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498765171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0 system_0:u0 " "Elaborating entity \"system_0\" for hierarchy \"system_0:u0\"" {  } { { "de2_net.v" "u0" { Text "C:/projects/DE2_NET/de2_net.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0 system_0:u0\|system_0_sdram_0:sdram_0 " "Elaborating entity \"system_0_sdram_0\" for hierarchy \"system_0:u0\|system_0_sdram_0:sdram_0\"" {  } { { "system_0/synthesis/system_0.v" "sdram_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sdram_0_input_efifo_module system_0:u0\|system_0_sdram_0:sdram_0\|system_0_sdram_0_input_efifo_module:the_system_0_sdram_0_input_efifo_module " "Elaborating entity \"system_0_sdram_0_input_efifo_module\" for hierarchy \"system_0:u0\|system_0_sdram_0:sdram_0\|system_0_sdram_0_input_efifo_module:the_system_0_sdram_0_input_efifo_module\"" {  } { { "system_0/synthesis/submodules/system_0_sdram_0.v" "the_system_0_sdram_0_input_efifo_module" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_epcs_controller system_0:u0\|system_0_epcs_controller:epcs_controller " "Elaborating entity \"system_0_epcs_controller\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\"" {  } { { "system_0/synthesis/system_0.v" "epcs_controller" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_epcs_controller_sub system_0:u0\|system_0_epcs_controller:epcs_controller\|system_0_epcs_controller_sub:the_system_0_epcs_controller_sub " "Elaborating entity \"system_0_epcs_controller_sub\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\|system_0_epcs_controller_sub:the_system_0_epcs_controller_sub\"" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "the_system_0_epcs_controller_sub" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_system_0_epcs_controller_atom system_0:u0\|system_0_epcs_controller:epcs_controller\|tornado_system_0_epcs_controller_atom:the_tornado_system_0_epcs_controller_atom " "Elaborating entity \"tornado_system_0_epcs_controller_atom\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\|tornado_system_0_epcs_controller_atom:the_tornado_system_0_epcs_controller_atom\"" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "the_tornado_system_0_epcs_controller_atom" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "the_boot_copier_rom" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_0_epcs_controller_boot_rom.hex " "Parameter \"init_file\" = \"system_0_epcs_controller_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765560 ""}  } { { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498765560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8l41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8l41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8l41 " "Found entity 1: altsyncram_8l41" {  } { { "db/altsyncram_8l41.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_8l41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498765740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498765740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8l41 system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_8l41:auto_generated " "Elaborating entity \"altsyncram_8l41\" for hierarchy \"system_0:u0\|system_0_epcs_controller:epcs_controller\|altsyncram:the_boot_copier_rom\|altsyncram_8l41:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_jtag_uart_0 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"system_0_jtag_uart_0\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\"" {  } { { "system_0/synthesis/system_0.v" "jtag_uart_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_jtag_uart_0_scfifo_w system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w " "Elaborating entity \"system_0_jtag_uart_0_scfifo_w\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "the_system_0_jtag_uart_0_scfifo_w" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "wfifo" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498765988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766020 ""}  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498766020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/projects/DE2_NET/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498766078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498766078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/projects/DE2_NET/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498766114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498766114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/projects/DE2_NET/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/projects/DE2_NET/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498766135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498766135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/projects/DE2_NET/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/projects/DE2_NET/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498766228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498766228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/projects/DE2_NET/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/projects/DE2_NET/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498766459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498766459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/projects/DE2_NET/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498766533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498766533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/projects/DE2_NET/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/projects/DE2_NET/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498766607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498766607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_w:the_system_0_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/projects/DE2_NET/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_jtag_uart_0_scfifo_r system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_r:the_system_0_jtag_uart_0_scfifo_r " "Elaborating entity \"system_0_jtag_uart_0_scfifo_r\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|system_0_jtag_uart_0_scfifo_r:the_system_0_jtag_uart_0_scfifo_r\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "the_system_0_jtag_uart_0_scfifo_r" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "system_0_jtag_uart_0_alt_jtag_atlantic" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498766812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"system_0:u0\|system_0_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:system_0_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766812 ""}  } { { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498766812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0 system_0:u0\|system_0_uart_0:uart_0 " "Elaborating entity \"system_0_uart_0\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\"" {  } { { "system_0/synthesis/system_0.v" "uart_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_tx system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_tx:the_system_0_uart_0_tx " "Elaborating entity \"system_0_uart_0_tx\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_tx:the_system_0_uart_0_tx\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_system_0_uart_0_tx" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_rx system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx " "Elaborating entity \"system_0_uart_0_rx\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_system_0_uart_0_rx" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_rx_stimulus_source system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|system_0_uart_0_rx_stimulus_source:the_system_0_uart_0_rx_stimulus_source " "Elaborating entity \"system_0_uart_0_rx_stimulus_source\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|system_0_uart_0_rx_stimulus_source:the_system_0_uart_0_rx_stimulus_source\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_system_0_uart_0_rx_stimulus_source" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_altera_std_synchronizer" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498766947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_rx:the_system_0_uart_0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766947 ""}  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498766947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_uart_0_regs system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_regs:the_system_0_uart_0_regs " "Elaborating entity \"system_0_uart_0_regs\" for hierarchy \"system_0:u0\|system_0_uart_0:uart_0\|system_0_uart_0_regs:the_system_0_uart_0_regs\"" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "the_system_0_uart_0_regs" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_timer_0 system_0:u0\|system_0_timer_0:timer_0 " "Elaborating entity \"system_0_timer_0\" for hierarchy \"system_0:u0\|system_0_timer_0:timer_0\"" {  } { { "system_0/synthesis/system_0.v" "timer_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498766975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_lcd_16207_0 system_0:u0\|system_0_lcd_16207_0:lcd_16207_0 " "Elaborating entity \"system_0_lcd_16207_0\" for hierarchy \"system_0:u0\|system_0_lcd_16207_0:lcd_16207_0\"" {  } { { "system_0/synthesis/system_0.v" "lcd_16207_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_led_red system_0:u0\|system_0_led_red:led_red " "Elaborating entity \"system_0_led_red\" for hierarchy \"system_0:u0\|system_0_led_red:led_red\"" {  } { { "system_0/synthesis/system_0.v" "led_red" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_led_green system_0:u0\|system_0_led_green:led_green " "Elaborating entity \"system_0_led_green\" for hierarchy \"system_0:u0\|system_0_led_green:led_green\"" {  } { { "system_0/synthesis/system_0.v" "led_green" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_button_pio system_0:u0\|system_0_button_pio:button_pio " "Elaborating entity \"system_0_button_pio\" for hierarchy \"system_0:u0\|system_0_button_pio:button_pio\"" {  } { { "system_0/synthesis/system_0.v" "button_pio" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_switch_pio system_0:u0\|system_0_switch_pio:switch_pio " "Elaborating entity \"system_0_switch_pio\" for hierarchy \"system_0:u0\|system_0_switch_pio:switch_pio\"" {  } { { "system_0/synthesis/system_0.v" "switch_pio" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_SD_DAT system_0:u0\|system_0_SD_DAT:sd_dat " "Elaborating entity \"system_0_SD_DAT\" for hierarchy \"system_0:u0\|system_0_SD_DAT:sd_dat\"" {  } { { "system_0/synthesis/system_0.v" "sd_dat" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_SD_CLK system_0:u0\|system_0_SD_CLK:sd_clk " "Elaborating entity \"system_0_SD_CLK\" for hierarchy \"system_0:u0\|system_0_SD_CLK:sd_clk\"" {  } { { "system_0/synthesis/system_0.v" "sd_clk" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISP1362_IF system_0:u0\|ISP1362_IF:isp1362 " "Elaborating entity \"ISP1362_IF\" for hierarchy \"system_0:u0\|ISP1362_IF:isp1362\"" {  } { { "system_0/synthesis/system_0.v" "isp1362" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0 system_0:u0\|system_0_cpu_0:cpu_0 " "Elaborating entity \"system_0_cpu_0\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\"" {  } { { "system_0/synthesis/system_0.v" "cpu_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_test_bench system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_test_bench:the_system_0_cpu_0_test_bench " "Elaborating entity \"system_0_cpu_0_test_bench\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_test_bench:the_system_0_cpu_0_test_bench\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_test_bench" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_register_bank_a_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a " "Elaborating entity \"system_0_cpu_0_register_bank_a_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_register_bank_a" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_0_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"system_0_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767490 ""}  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498767490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7g1 " "Found entity 1: altsyncram_i7g1" {  } { { "db/altsyncram_i7g1.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_i7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498767551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498767551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i7g1 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_i7g1:auto_generated " "Elaborating entity \"altsyncram_i7g1\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_a_module:system_0_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_i7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_register_bank_b_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b " "Elaborating entity \"system_0_cpu_0_register_bank_b_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_register_bank_b" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_0_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"system_0_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767669 ""}  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498767669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7g1 " "Found entity 1: altsyncram_j7g1" {  } { { "db/altsyncram_j7g1.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_j7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498767728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498767728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7g1 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated " "Elaborating entity \"altsyncram_j7g1\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_register_bank_b_module:system_0_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_j7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci " "Elaborating entity \"system_0_cpu_0_nios2_oci\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_debug system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_debug:the_system_0_cpu_0_nios2_oci_debug " "Elaborating entity \"system_0_cpu_0_nios2_oci_debug\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_debug:the_system_0_cpu_0_nios2_oci_debug\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_debug" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_ocimem system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem " "Elaborating entity \"system_0_cpu_0_nios2_ocimem\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_ocimem" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_ociram_sp_ram_module system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram " "Elaborating entity \"system_0_cpu_0_ociram_sp_ram_module\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_ociram_sp_ram" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_altsyncram" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_0_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"system_0_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498767964 ""}  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498767964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mk71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mk71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mk71 " "Found entity 1: altsyncram_mk71" {  } { { "db/altsyncram_mk71.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_mk71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498768022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498768022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mk71 system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mk71:auto_generated " "Elaborating entity \"altsyncram_mk71\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_ocimem:the_system_0_cpu_0_nios2_ocimem\|system_0_cpu_0_ociram_sp_ram_module:system_0_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_mk71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_avalon_reg system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_avalon_reg:the_system_0_cpu_0_nios2_avalon_reg " "Elaborating entity \"system_0_cpu_0_nios2_avalon_reg\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_avalon_reg:the_system_0_cpu_0_nios2_avalon_reg\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_avalon_reg" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_break system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_break:the_system_0_cpu_0_nios2_oci_break " "Elaborating entity \"system_0_cpu_0_nios2_oci_break\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_break:the_system_0_cpu_0_nios2_oci_break\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_break" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_xbrk system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_xbrk:the_system_0_cpu_0_nios2_oci_xbrk " "Elaborating entity \"system_0_cpu_0_nios2_oci_xbrk\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_xbrk:the_system_0_cpu_0_nios2_oci_xbrk\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_xbrk" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_dbrk system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dbrk:the_system_0_cpu_0_nios2_oci_dbrk " "Elaborating entity \"system_0_cpu_0_nios2_oci_dbrk\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dbrk:the_system_0_cpu_0_nios2_oci_dbrk\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_dbrk" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_itrace system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_itrace:the_system_0_cpu_0_nios2_oci_itrace " "Elaborating entity \"system_0_cpu_0_nios2_oci_itrace\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_itrace:the_system_0_cpu_0_nios2_oci_itrace\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_itrace" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_dtrace system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dtrace:the_system_0_cpu_0_nios2_oci_dtrace " "Elaborating entity \"system_0_cpu_0_nios2_oci_dtrace\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dtrace:the_system_0_cpu_0_nios2_oci_dtrace\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_dtrace" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_td_mode system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dtrace:the_system_0_cpu_0_nios2_oci_dtrace\|system_0_cpu_0_nios2_oci_td_mode:system_0_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_0_cpu_0_nios2_oci_td_mode\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_dtrace:the_system_0_cpu_0_nios2_oci_dtrace\|system_0_cpu_0_nios2_oci_td_mode:system_0_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_fifo system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo " "Elaborating entity \"system_0_cpu_0_nios2_oci_fifo\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_fifo" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_compute_tm_count system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_compute_tm_count:system_0_cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"system_0_cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_compute_tm_count:system_0_cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_fifowp_inc system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_fifowp_inc:system_0_cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"system_0_cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_fifowp_inc:system_0_cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_fifocount_inc system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_fifocount_inc:system_0_cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"system_0_cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_nios2_oci_fifocount_inc:system_0_cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "system_0_cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_oci_test_bench system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_oci_test_bench:the_system_0_cpu_0_oci_test_bench " "Elaborating entity \"system_0_cpu_0_oci_test_bench\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_fifo:the_system_0_cpu_0_nios2_oci_fifo\|system_0_cpu_0_oci_test_bench:the_system_0_cpu_0_oci_test_bench\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_oci_test_bench" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_pib system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_pib:the_system_0_cpu_0_nios2_oci_pib " "Elaborating entity \"system_0_cpu_0_nios2_oci_pib\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_pib:the_system_0_cpu_0_nios2_oci_pib\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_pib" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_nios2_oci_im system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_im:the_system_0_cpu_0_nios2_oci_im " "Elaborating entity \"system_0_cpu_0_nios2_oci_im\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_nios2_oci_im:the_system_0_cpu_0_nios2_oci_im\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_nios2_oci_im" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_wrapper system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0.v" "the_system_0_cpu_0_jtag_debug_module_wrapper" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_tck system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|system_0_cpu_0_jtag_debug_module_tck:the_system_0_cpu_0_jtag_debug_module_tck " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_tck\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|system_0_cpu_0_jtag_debug_module_tck:the_system_0_cpu_0_jtag_debug_module_tck\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "the_system_0_cpu_0_jtag_debug_module_tck" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cpu_0_jtag_debug_module_sysclk system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|system_0_cpu_0_jtag_debug_module_sysclk:the_system_0_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"system_0_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|system_0_cpu_0_jtag_debug_module_sysclk:the_system_0_cpu_0_jtag_debug_module_sysclk\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "the_system_0_cpu_0_jtag_debug_module_sysclk" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "system_0_cpu_0_jtag_debug_module_phy" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768701 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\"" {  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768741 ""}  } { { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498768741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768743 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system_0:u0\|system_0_cpu_0:cpu_0\|system_0_cpu_0_nios2_oci:the_system_0_cpu_0_nios2_oci\|system_0_cpu_0_jtag_debug_module_wrapper:the_system_0_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:system_0_cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_tri_state_bridge_0_bridge_0 system_0:u0\|system_0_tri_state_bridge_0_bridge_0:tri_state_bridge_0_bridge_0 " "Elaborating entity \"system_0_tri_state_bridge_0_bridge_0\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_bridge_0:tri_state_bridge_0_bridge_0\"" {  } { { "system_0/synthesis/system_0.v" "tri_state_bridge_0_bridge_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_tri_state_bridge_0_pinSharer_0 system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0 " "Elaborating entity \"system_0_tri_state_bridge_0_pinSharer_0\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\"" {  } { { "system_0/synthesis/system_0.v" "tri_state_bridge_0_pinsharer_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_tri_state_bridge_0_pinSharer_0_pin_sharer system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_pin_sharer:pin_sharer " "Elaborating entity \"system_0_tri_state_bridge_0_pinSharer_0_pin_sharer\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_pin_sharer:pin_sharer\"" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" "pin_sharer" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv(80) " "Verilog HDL assignment warning at system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498768869 "|DE2_NET|system_0:u0|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0|system_0_tri_state_bridge_0_pinSharer_0_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_tri_state_bridge_0_pinSharer_0_arbiter system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter " "Elaborating entity \"system_0_tri_state_bridge_0_pinSharer_0_arbiter\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\"" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" "arbiter" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" "arb" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_tri_state_bridge_0_pinSharer_0_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"system_0:u0\|system_0_tri_state_bridge_0_pinSharer_0:tri_state_bridge_0_pinsharer_0\|system_0_tri_state_bridge_0_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cfi_flash_0 system_0:u0\|system_0_cfi_flash_0:cfi_flash_0 " "Elaborating entity \"system_0_cfi_flash_0\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\"" {  } { { "system_0/synthesis/system_0.v" "cfi_flash_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_tristate_controller_translator:tdt\"" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "tdt" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768976 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(128) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(128): truncated value with size 32 to match size of target (2)" {  } { { "system_0/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_tristate_controller_translator.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498768997 "|DE2_NET|system_0:u0|system_0_cfi_flash_0:cfi_flash_0|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_merlin_slave_translator:slave_translator\"" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "slave_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498768999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"system_0:u0\|system_0_cfi_flash_0:cfi_flash_0\|altera_tristate_controller_aggregator:tda\"" {  } { { "system_0/synthesis/submodules/system_0_cfi_flash_0.v" "tda" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cfi_flash_0.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_sysid_qsys_0 system_0:u0\|system_0_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"system_0_sysid_qsys_0\" for hierarchy \"system_0:u0\|system_0_sysid_qsys_0:sysid_qsys_0\"" {  } { { "system_0/synthesis/system_0.v" "sysid_qsys_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC_FIFO system_0:u0\|AUDIO_DAC_FIFO:audio_0 " "Elaborating entity \"AUDIO_DAC_FIFO\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\"" {  } { { "system_0/synthesis/system_0.v" "audio_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(67) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(67): truncated value with size 32 to match size of target (4)" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498769094 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC_FIFO.v(90) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(90): truncated value with size 32 to match size of target (9)" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498769094 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC_FIFO.v(98) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(98): truncated value with size 32 to match size of target (8)" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498769094 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC_FIFO.v(147) " "Verilog HDL assignment warning at AUDIO_DAC_FIFO.v(147): truncated value with size 32 to match size of target (4)" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498769094 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDATA\[15..1\] AUDIO_DAC_FIFO.v(22) " "Output port \"oDATA\[15..1\]\" at AUDIO_DAC_FIFO.v(22) has no driver" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1603498769094 "|DE2_NET|system_0:u0|AUDIO_DAC_FIFO:audio_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_16_256 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0 " "Elaborating entity \"FIFO_16_256\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\"" {  } { { "system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" "u0" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/AUDIO_DAC_FIFO.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "dcfifo_component" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\"" {  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component " "Instantiated megafunction \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769323 ""}  } { { "system_0/synthesis/submodules/FIFO_16_256.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/FIFO_16_256.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498769323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_hlj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_hlj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_hlj1 " "Found entity 1: dcfifo_hlj1" {  } { { "db/dcfifo_hlj1.tdf" "" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_hlj1 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated " "Elaborating entity \"dcfifo_hlj1\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_g86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_g86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_g86 " "Found entity 1: a_graycounter_g86" {  } { { "db/a_graycounter_g86.tdf" "" { Text "C:/projects/DE2_NET/db/a_graycounter_g86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_g86 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p " "Elaborating entity \"a_graycounter_g86\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_g86:rdptr_g1p\"" {  } { { "db/dcfifo_hlj1.tdf" "rdptr_g1p" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_7fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_7fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_7fc " "Found entity 1: a_graycounter_7fc" {  } { { "db/a_graycounter_7fc.tdf" "" { Text "C:/projects/DE2_NET/db/a_graycounter_7fc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_7fc system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p " "Elaborating entity \"a_graycounter_7fc\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_7fc:wrptr_g1p\"" {  } { { "db/dcfifo_hlj1.tdf" "wrptr_g1p" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_6fc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_6fc " "Found entity 1: a_graycounter_6fc" {  } { { "db/a_graycounter_6fc.tdf" "" { Text "C:/projects/DE2_NET/db/a_graycounter_6fc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_6fc system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_6fc:wrptr_gp " "Elaborating entity \"a_graycounter_6fc\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|a_graycounter_6fc:wrptr_gp\"" {  } { { "db/dcfifo_hlj1.tdf" "wrptr_gp" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk81 " "Found entity 1: altsyncram_vk81" {  } { { "db/altsyncram_vk81.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_vk81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vk81 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram " "Elaborating entity \"altsyncram_vk81\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\"" {  } { { "db/dcfifo_hlj1.tdf" "fifo_ram" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_brg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_brg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_brg1 " "Found entity 1: altsyncram_brg1" {  } { { "db/altsyncram_brg1.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_brg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_brg1 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\|altsyncram_brg1:altsyncram14 " "Elaborating entity \"altsyncram_brg1\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|altsyncram_vk81:fifo_ram\|altsyncram_brg1:altsyncram14\"" {  } { { "db/altsyncram_vk81.tdf" "altsyncram14" { Text "C:/projects/DE2_NET/db/altsyncram_vk81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/projects/DE2_NET/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_hlj1.tdf" "rdaclr" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jcb " "Found entity 1: alt_synch_pipe_jcb" {  } { { "db/alt_synch_pipe_jcb.tdf" "" { Text "C:/projects/DE2_NET/db/alt_synch_pipe_jcb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jcb system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_jcb\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\"" {  } { { "db/dcfifo_hlj1.tdf" "rs_dgwp" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/projects/DE2_NET/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\|dffpipe_hd9:dffpipe17 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_jcb:rs_dgwp\|dffpipe_hd9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jcb.tdf" "dffpipe17" { Text "C:/projects/DE2_NET/db/alt_synch_pipe_jcb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_nc8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_nc8 " "Found entity 1: alt_synch_pipe_nc8" {  } { { "db/alt_synch_pipe_nc8.tdf" "" { Text "C:/projects/DE2_NET/db/alt_synch_pipe_nc8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_nc8 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_nc8\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\"" {  } { { "db/dcfifo_hlj1.tdf" "ws_dgrp" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/projects/DE2_NET/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498769986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498769986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe20 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|alt_synch_pipe_nc8:ws_dgrp\|dffpipe_id9:dffpipe20\"" {  } { { "db/alt_synch_pipe_nc8.tdf" "dffpipe20" { Text "C:/projects/DE2_NET/db/alt_synch_pipe_nc8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498769988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t16 " "Found entity 1: cmpr_t16" {  } { { "db/cmpr_t16.tdf" "" { Text "C:/projects/DE2_NET/db/cmpr_t16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498770074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498770074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t16 system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp " "Elaborating entity \"cmpr_t16\" for hierarchy \"system_0:u0\|AUDIO_DAC_FIFO:audio_0\|FIFO_16_256:u0\|dcfifo:dcfifo_component\|dcfifo_hlj1:auto_generated\|cmpr_t16:rdempty_eq_comp\"" {  } { { "db/dcfifo_hlj1.tdf" "rdempty_eq_comp" { Text "C:/projects/DE2_NET/db/dcfifo_hlj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_NIOS_CTRL system_0:u0\|VGA_NIOS_CTRL:vga_0 " "Elaborating entity \"VGA_NIOS_CTRL\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\"" {  } { { "system_0/synthesis/system_0.v" "vga_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 VGA_NIOS_CTRL.v(83) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(83): truncated value with size 16 to match size of target (4)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(84) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(84): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(85) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(85): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(86) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(86): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(87) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(87): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(88) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(88): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(89) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(89): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(90) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(90): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(91) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(91): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(92) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(92): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(93) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(93): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770137 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 VGA_NIOS_CTRL.v(94) " "Verilog HDL assignment warning at VGA_NIOS_CTRL.v(94): truncated value with size 16 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770138 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_Controller:u0 " "Elaborating entity \"VGA_Controller\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_Controller:u0\"" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "u0" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(76) " "Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770188 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(79) " "Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770188 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(82) " "Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770188 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(100) " "Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770188 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(101) " "Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770188 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770189 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(161) " "Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770189 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(187) " "Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)" {  } { { "system_0/synthesis/submodules/VGA_Controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_Controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498770189 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_OSD_RAM system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1 " "Elaborating entity \"VGA_OSD_RAM\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\"" {  } { { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "u1" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Img_RAM system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0 " "Elaborating entity \"Img_RAM\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\"" {  } { { "system_0/synthesis/submodules/VGA_OSD_RAM.v" "u0" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "system_0/synthesis/submodules/Img_RAM.v" "altsyncram_component" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\"" {  } { { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 38400 " "Parameter \"numwords_b\" = \"38400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Img_DATA.hex " "Parameter \"init_file\" = \"Img_DATA.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770247 ""}  } { { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1603498770247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q7o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q7o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q7o1 " "Found entity 1: altsyncram_q7o1" {  } { { "db/altsyncram_q7o1.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_q7o1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498770300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498770300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q7o1 system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated " "Elaborating entity \"altsyncram_q7o1\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p132.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p132.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p132 " "Found entity 1: altsyncram_p132" {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_p132.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498770415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498770415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p132 system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1 " "Elaborating entity \"altsyncram_p132\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\"" {  } { { "db/altsyncram_q7o1.tdf" "altsyncram1" { Text "C:/projects/DE2_NET/db/altsyncram_q7o1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770417 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_p132.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_p132.tdf" 39 2 0 } } { "db/altsyncram_q7o1.tdf" "" { Text "C:/projects/DE2_NET/db/altsyncram_q7o1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "system_0/synthesis/submodules/Img_RAM.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/Img_RAM.v" 79 0 0 } } { "system_0/synthesis/submodules/VGA_OSD_RAM.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_OSD_RAM.v" 74 0 0 } } { "system_0/synthesis/submodules/VGA_NIOS_CTRL.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/VGA_NIOS_CTRL.v" 161 0 0 } } { "system_0/synthesis/system_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2057 0 0 } } { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 523 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1603498770492 "|DE2_NET|system_0:u0|VGA_NIOS_CTRL:vga_0|VGA_OSD_RAM:u1|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_q7o1:auto_generated|altsyncram_p132:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1qa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1qa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1qa " "Found entity 1: decode_1qa" {  } { { "db/decode_1qa.tdf" "" { Text "C:/projects/DE2_NET/db/decode_1qa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498770570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498770570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3 " "Elaborating entity \"decode_1qa\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode3\"" {  } { { "db/altsyncram_p132.tdf" "decode3" { Text "C:/projects/DE2_NET/db/altsyncram_p132.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1qa system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a " "Elaborating entity \"decode_1qa\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|decode_1qa:decode_a\"" {  } { { "db/altsyncram_p132.tdf" "decode_a" { Text "C:/projects/DE2_NET/db/altsyncram_p132.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hkb " "Found entity 1: mux_hkb" {  } { { "db/mux_hkb.tdf" "" { Text "C:/projects/DE2_NET/db/mux_hkb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498770785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498770785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hkb system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5 " "Elaborating entity \"mux_hkb\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_hkb:mux5\"" {  } { { "db/altsyncram_p132.tdf" "mux5" { Text "C:/projects/DE2_NET/db/altsyncram_p132.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "C:/projects/DE2_NET/db/mux_akb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603498770895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603498770895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6 " "Elaborating entity \"mux_akb\" for hierarchy \"system_0:u0\|VGA_NIOS_CTRL:vga_0\|VGA_OSD_RAM:u1\|Img_RAM:u0\|altsyncram:altsyncram_component\|altsyncram_q7o1:auto_generated\|altsyncram_p132:altsyncram1\|mux_akb:mux6\"" {  } { { "db/altsyncram_p132.tdf" "mux6" { Text "C:/projects/DE2_NET/db/altsyncram_p132.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498770897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM9000A_IF system_0:u0\|DM9000A_IF:dm9000a " "Elaborating entity \"DM9000A_IF\" for hierarchy \"system_0:u0\|DM9000A_IF:dm9000a\"" {  } { { "system_0/synthesis/system_0.v" "dm9000a" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 system_0:u0\|SEG7_LUT_8:seg7_display " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"system_0:u0\|SEG7_LUT_8:seg7_display\"" {  } { { "system_0/synthesis/system_0.v" "seg7_display" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT system_0:u0\|SEG7_LUT_8:seg7_display\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"system_0:u0\|SEG7_LUT_8:seg7_display\|SEG7_LUT:u0\"" {  } { { "system_0/synthesis/submodules/SEG7_LUT_8.v" "u0" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/SEG7_LUT_8.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16Bit_512K system_0:u0\|SRAM_16Bit_512K:sram_0 " "Elaborating entity \"SRAM_16Bit_512K\" for hierarchy \"system_0:u0\|SRAM_16Bit_512K:sram_0\"" {  } { { "system_0/synthesis/system_0.v" "sram_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnc_module system_0:u0\|cnc_module:cnc_module_0 " "Elaborating entity \"cnc_module\" for hierarchy \"system_0:u0\|cnc_module:cnc_module_0\"" {  } { { "system_0/synthesis/system_0.v" "cnc_module_0" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_gen system_0:u0\|cnc_module:cnc_module_0\|step_gen:sg0 " "Elaborating entity \"step_gen\" for hierarchy \"system_0:u0\|cnc_module:cnc_module_0\|step_gen:sg0\"" {  } { { "system_0/synthesis/submodules/cnc_module.v" "sg0" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/cnc_module.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_gen system_0:u0\|cnc_module:cnc_module_0\|pwm_gen:pwm1 " "Elaborating entity \"pwm_gen\" for hierarchy \"system_0:u0\|cnc_module:cnc_module_0\|pwm_gen:pwm1\"" {  } { { "system_0/synthesis/submodules/cnc_module.v" "pwm1" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/cnc_module.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pwm_gen.v(32) " "Verilog HDL assignment warning at pwm_gen.v(32): truncated value with size 32 to match size of target (1)" {  } { { "system_0/synthesis/submodules/pwm_gen.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/pwm_gen.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498771357 "|DE2_NET|system_0:u0|cnc_module:cnc_module_0|pwm_gen:pwm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_0:u0\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_0:u0\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "system_0/synthesis/system_0.v" "cpu_0_instruction_master_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_0:u0\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_0:u0\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "system_0/synthesis/system_0.v" "cpu_0_data_master_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "system_0/synthesis/system_0.v" "cpu_0_jtag_debug_module_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "system_0/synthesis/system_0.v" "sdram_0_s1_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:epcs_controller_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:epcs_controller_epcs_control_port_translator\"" {  } { { "system_0/synthesis/system_0.v" "epcs_controller_epcs_control_port_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:cfi_flash_0_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:cfi_flash_0_uas_translator\"" {  } { { "system_0/synthesis/system_0.v" "cfi_flash_0_uas_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "system_0/synthesis/system_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:sram_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:sram_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.v" "sram_0_avalon_slave_0_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "system_0/synthesis/system_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "system_0/synthesis/system_0.v" "uart_0_s1_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "system_0/synthesis/system_0.v" "timer_0_s1_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:lcd_16207_0_control_slave_translator\"" {  } { { "system_0/synthesis/system_0.v" "lcd_16207_0_control_slave_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:led_red_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:led_red_s1_translator\"" {  } { { "system_0/synthesis/system_0.v" "led_red_s1_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3044 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\"" {  } { { "system_0/synthesis/system_0.v" "isp1362_hc_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\"" {  } { { "system_0/synthesis/system_0.v" "isp1362_dc_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498771982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:audio_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:audio_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.v" "audio_0_avalon_slave_0_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:vga_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:vga_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.v" "vga_0_avalon_slave_0_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:dm9000a_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:dm9000a_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.v" "dm9000a_avalon_slave_0_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:seg7_display_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:seg7_display_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.v" "seg7_display_avalon_slave_0_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_0:u0\|altera_merlin_slave_translator:cnc_module_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_0:u0\|altera_merlin_slave_translator:cnc_module_0_avalon_slave_0_translator\"" {  } { { "system_0/synthesis/system_0.v" "cnc_module_0_avalon_slave_0_translator" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_0:u0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_0:u0\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "system_0/synthesis/system_0.v" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 3982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_0:u0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_0:u0\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "system_0/synthesis/system_0.v" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_0:u0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_0:u0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_0:u0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_0:u0\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0.v" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_0:u0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_0:u0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_0:u0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_0:u0\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "system_0/synthesis/system_0.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_0:u0\|altera_merlin_slave_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_0:u0\|altera_merlin_slave_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "system_0/synthesis/system_0.v" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_0:u0\|altera_merlin_slave_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_0:u0\|altera_merlin_slave_agent:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "system_0/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|altera_avalon_sc_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|altera_avalon_sc_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0.v" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|altera_avalon_sc_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|altera_avalon_sc_fifo:cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "system_0/synthesis/system_0.v" "cfi_flash_0_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_0:u0\|altera_avalon_sc_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_0:u0\|altera_avalon_sc_fifo:sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "system_0/synthesis/system_0.v" "sram_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 4876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_addr_router system_0:u0\|system_0_addr_router:addr_router " "Elaborating entity \"system_0_addr_router\" for hierarchy \"system_0:u0\|system_0_addr_router:addr_router\"" {  } { { "system_0/synthesis/system_0.v" "addr_router" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498772989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_addr_router_default_decode system_0:u0\|system_0_addr_router:addr_router\|system_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"system_0_addr_router_default_decode\" for hierarchy \"system_0:u0\|system_0_addr_router:addr_router\|system_0_addr_router_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_addr_router.sv" "the_default_decode" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_addr_router_001 system_0:u0\|system_0_addr_router_001:addr_router_001 " "Elaborating entity \"system_0_addr_router_001\" for hierarchy \"system_0:u0\|system_0_addr_router_001:addr_router_001\"" {  } { { "system_0/synthesis/system_0.v" "addr_router_001" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_addr_router_001_default_decode system_0:u0\|system_0_addr_router_001:addr_router_001\|system_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"system_0_addr_router_001_default_decode\" for hierarchy \"system_0:u0\|system_0_addr_router_001:addr_router_001\|system_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_addr_router_001.sv" "the_default_decode" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_addr_router_001.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router system_0:u0\|system_0_id_router:id_router " "Elaborating entity \"system_0_id_router\" for hierarchy \"system_0:u0\|system_0_id_router:id_router\"" {  } { { "system_0/synthesis/system_0.v" "id_router" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_default_decode system_0:u0\|system_0_id_router:id_router\|system_0_id_router_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router:id_router\|system_0_id_router_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router.sv" "the_default_decode" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_001 system_0:u0\|system_0_id_router_001:id_router_001 " "Elaborating entity \"system_0_id_router_001\" for hierarchy \"system_0:u0\|system_0_id_router_001:id_router_001\"" {  } { { "system_0/synthesis/system_0.v" "id_router_001" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_001_default_decode system_0:u0\|system_0_id_router_001:id_router_001\|system_0_id_router_001_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_001_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router_001:id_router_001\|system_0_id_router_001_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router_001.sv" "the_default_decode" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_003 system_0:u0\|system_0_id_router_003:id_router_003 " "Elaborating entity \"system_0_id_router_003\" for hierarchy \"system_0:u0\|system_0_id_router_003:id_router_003\"" {  } { { "system_0/synthesis/system_0.v" "id_router_003" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_003_default_decode system_0:u0\|system_0_id_router_003:id_router_003\|system_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_003_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router_003:id_router_003\|system_0_id_router_003_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router_003.sv" "the_default_decode" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_006 system_0:u0\|system_0_id_router_006:id_router_006 " "Elaborating entity \"system_0_id_router_006\" for hierarchy \"system_0:u0\|system_0_id_router_006:id_router_006\"" {  } { { "system_0/synthesis/system_0.v" "id_router_006" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_id_router_006_default_decode system_0:u0\|system_0_id_router_006:id_router_006\|system_0_id_router_006_default_decode:the_default_decode " "Elaborating entity \"system_0_id_router_006_default_decode\" for hierarchy \"system_0:u0\|system_0_id_router_006:id_router_006\|system_0_id_router_006_default_decode:the_default_decode\"" {  } { { "system_0/synthesis/submodules/system_0_id_router_006.sv" "the_default_decode" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_id_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_0:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_0:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "system_0/synthesis/system_0.v" "burst_adapter" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system_0:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system_0:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter system_0:u0\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"system_0:u0\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "system_0/synthesis/system_0.v" "burst_adapter_001" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only system_0:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"system_0:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_0:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_0:u0\|altera_reset_controller:rst_controller\"" {  } { { "system_0/synthesis/system_0.v" "rst_controller" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_0:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_0:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "system_0/synthesis/system_0.v" "rst_controller_001" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_0:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_0:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "system_0/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_0:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_0:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "system_0/synthesis/system_0.v" "rst_controller_002" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cmd_xbar_demux system_0:u0\|system_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"system_0_cmd_xbar_demux\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "system_0/synthesis/system_0.v" "cmd_xbar_demux" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 7898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cmd_xbar_demux_001 system_0:u0\|system_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"system_0_cmd_xbar_demux_001\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "system_0/synthesis/system_0.v" "cmd_xbar_demux_001" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 8059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_cmd_xbar_mux system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"system_0_cmd_xbar_mux\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "system_0/synthesis/system_0.v" "cmd_xbar_mux" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 8082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" "arb" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_0:u0\|system_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rsp_xbar_demux system_0:u0\|system_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"system_0_rsp_xbar_demux\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "system_0/synthesis/system_0.v" "rsp_xbar_demux" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 8220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rsp_xbar_demux_006 system_0:u0\|system_0_rsp_xbar_demux_006:rsp_xbar_demux_006 " "Elaborating entity \"system_0_rsp_xbar_demux_006\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_demux_006:rsp_xbar_demux_006\"" {  } { { "system_0/synthesis/system_0.v" "rsp_xbar_demux_006" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 8352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rsp_xbar_mux system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"system_0_rsp_xbar_mux\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "system_0/synthesis/system_0.v" "rsp_xbar_mux" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 8705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498773972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" "arb" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_rsp_xbar_mux_001 system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"system_0_rsp_xbar_mux_001\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "system_0/synthesis/system_0.v" "rsp_xbar_mux_001" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 8866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" "arb" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_rsp_xbar_mux_001.sv" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_0:u0\|system_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_0:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_0:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "system_0/synthesis/system_0.v" "width_adapter" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 8924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_0:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_0:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "system_0/synthesis/system_0.v" "width_adapter_001" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 8982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774194 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1603498774234 "|DE2_NET|system_0:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603498774234 "|DE2_NET|system_0:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603498774234 "|DE2_NET|system_0:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1603498774234 "|DE2_NET|system_0:u0|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_0:u0\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_0:u0\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "system_0/synthesis/system_0.v" "width_adapter_002" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 9040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter system_0:u0\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"system_0:u0\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "system_0/synthesis/system_0.v" "width_adapter_003" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 9098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774277 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1603498774303 "|DE2_NET|system_0:u0|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603498774303 "|DE2_NET|system_0:u0|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1603498774303 "|DE2_NET|system_0:u0|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "system_0/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1603498774303 "|DE2_NET|system_0:u0|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_0_irq_mapper system_0:u0\|system_0_irq_mapper:irq_mapper " "Elaborating entity \"system_0_irq_mapper\" for hierarchy \"system_0:u0\|system_0_irq_mapper:irq_mapper\"" {  } { { "system_0/synthesis/system_0.v" "irq_mapper" { Text "C:/projects/DE2_NET/system_0/synthesis/system_0.v" 9229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u1 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u1\"" {  } { { "de2_net.v" "u1" { Text "C:/projects/DE2_NET/de2_net.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(55) " "Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)" {  } { { "I2C_AV_Config.v" "" { Text "C:/projects/DE2_NET/I2C_AV_Config.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498774358 "|DE2_NET|I2C_AV_Config:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_AV_Config.v(106) " "Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)" {  } { { "I2C_AV_Config.v" "" { Text "C:/projects/DE2_NET/I2C_AV_Config.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498774358 "|DE2_NET|I2C_AV_Config:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u1\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/projects/DE2_NET/I2C_AV_Config.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498774360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/projects/DE2_NET/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498774370 "|DE2_NET|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/projects/DE2_NET/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498774370 "|DE2_NET|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/projects/DE2_NET/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1603498774370 "|DE2_NET|I2C_AV_Config:u1|I2C_Controller:u0"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "system_0:u0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"system_0:u0\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "system_0/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1603498784229 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:u1\|Ram0 " "RAM logic \"I2C_AV_Config:u1\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "I2C_AV_Config.v" "Ram0" { Text "C:/projects/DE2_NET/I2C_AV_Config.v" 117 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1603498784229 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1603498784229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1603498793032 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 287 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 289 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[0\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 298 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[1\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 298 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[18\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[19\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[22\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[23\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[25\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[26\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[26\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[27\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[28\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[29\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[30\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[31\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[32\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[33\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[34\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[35\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[35\]\" and its non-tri-state driver." {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1603498793284 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1603498793284 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 251 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1603498793285 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1603498793285 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "SD_DAT\[3\] VCC pin " "The pin \"SD_DAT\[3\]\" is fed by VCC" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 251 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1603498793286 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1603498793286 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SD_DAT\[0\] SD_DAT\[0\] " "Removed fan-out from the always-disabled I/O buffer \"SD_DAT\[0\]\" to the node \"SD_DAT\[0\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 251 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603498793381 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1603498793381 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[0\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[0\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[0\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[0\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[0\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[0\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[0\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[0\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[1\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[1\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[1\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[1\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[1\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[1\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[1\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[1\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[2\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[2\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[2\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[2\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[2\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[2\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[2\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[2\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[3\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[3\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[3\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[3\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[3\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[3\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[3\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[3\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[4\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[4\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[4\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[4\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[4\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[4\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[4\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[4\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[5\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[5\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[5\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[5\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[5\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[5\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[5\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[5\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[6\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[6\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[6\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[6\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[6\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[6\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[6\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[6\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[7\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[7\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[7\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[7\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[7\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[7\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[7\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[7\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[8\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[8\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[8\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[8\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[8\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[8\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[8\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[8\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[9\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[9\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[9\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[9\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[9\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[9\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[9\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[9\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[10\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[10\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[10\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[10\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[10\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[10\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[10\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[10\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[11\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[11\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[11\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[11\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[11\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[11\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[11\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[11\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[12\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[12\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[12\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[12\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[12\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[12\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[12\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[12\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[13\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[13\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[13\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[13\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[13\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[13\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[13\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[13\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[14\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[14\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[14\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[14\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[14\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[14\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[14\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[14\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[15\] system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[15\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_hc_readdata_oDATA\[15\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_hc_translator\|av_readdata_pre\[15\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[15\] system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[15\] " "Converted the fan-out from the tri-state buffer \"system_0:u0\|ISP1362_IF:isp1362\|avs_dc_readdata_oDATA\[15\]\" to the node \"system_0:u0\|altera_merlin_slave_translator:isp1362_dc_translator\|av_readdata_pre\[15\]\" into an OR gate" {  } { { "system_0/synthesis/submodules/ISP1362_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/ISP1362_IF.v" 51 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1603498793381 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1603498793381 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 287 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1603498793442 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1603498793442 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 44 -1 0 } } { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 440 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3167 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 4133 -1 0 } } { "system_0/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "system_0/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "I2C_Controller.v" "" { Text "C:/projects/DE2_NET/I2C_Controller.v" 72 -1 0 } } { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 37 -1 0 } } { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 36 -1 0 } } { "system_0/synthesis/submodules/DM9000A_IF.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/DM9000A_IF.v" 35 -1 0 } } { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 60 -1 0 } } { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 354 -1 0 } } { "system_0/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "system_0/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 348 -1 0 } } { "system_0/synthesis/submodules/system_0_sdram_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_sdram_0.v" 304 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 3740 -1 0 } } { "I2C_Controller.v" "" { Text "C:/projects/DE2_NET/I2C_Controller.v" 63 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "I2C_Controller.v" "" { Text "C:/projects/DE2_NET/I2C_Controller.v" 68 -1 0 } } { "system_0/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "system_0/synthesis/submodules/system_0_cpu_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_cpu_0.v" 599 -1 0 } } { "system_0/synthesis/submodules/system_0_jtag_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_jtag_uart_0.v" 393 -1 0 } } { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 42 -1 0 } } { "system_0/synthesis/submodules/system_0_uart_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_uart_0.v" 43 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 242 -1 0 } } { "system_0/synthesis/submodules/system_0_timer_0.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_timer_0.v" 166 -1 0 } } { "db/a_graycounter_6fc.tdf" "" { Text "C:/projects/DE2_NET/db/a_graycounter_6fc.tdf" 37 2 0 } } { "db/a_graycounter_g86.tdf" "" { Text "C:/projects/DE2_NET/db/a_graycounter_g86.tdf" 37 2 0 } } { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 252 -1 0 } } { "system_0/synthesis/submodules/system_0_epcs_controller.v" "" { Text "C:/projects/DE2_NET/system_0/synthesis/submodules/system_0_epcs_controller.v" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1603498793550 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1603498793551 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SD_DAT\[3\]~synth " "Node \"SD_DAT\[3\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 251 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 285 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 287 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 298 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 298 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[22\]~synth " "Node \"GPIO_1\[22\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[25\]~synth " "Node \"GPIO_1\[25\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[26\]~synth " "Node \"GPIO_1\[26\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[27\]~synth " "Node \"GPIO_1\[27\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[28\]~synth " "Node \"GPIO_1\[28\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[29\]~synth " "Node \"GPIO_1\[29\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[30\]~synth " "Node \"GPIO_1\[30\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[31\]~synth " "Node \"GPIO_1\[31\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[33\]~synth " "Node \"GPIO_1\[33\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[34\]~synth " "Node \"GPIO_1\[34\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[35\]~synth " "Node \"GPIO_1\[35\]~synth\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 299 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498797467 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1603498797467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N VCC " "Pin \"FL_RST_N\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK0_N GND " "Pin \"OTG_DACK0_N\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 241 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|OTG_DACK0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK1_N GND " "Pin \"OTG_DACK1_N\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 242 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|OTG_DACK1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 295 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498797469 "|DE2_NET|TD_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603498797469 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "678 " "678 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1603498801895 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1603498802259 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1603498802259 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1603498802322 "|DE2_NET|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1603498802322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/projects/DE2_NET/DE2_NET.map.smsg " "Generated suppressed messages file C:/projects/DE2_NET/DE2_NET.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1603498803086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603498804532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498804532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ0 " "No output dependent on input pin \"OTG_DREQ0\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 239 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|OTG_DREQ0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ1 " "No output dependent on input pin \"OTG_DREQ1\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 240 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|OTG_DREQ1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 263 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 264 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 292 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 293 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 294 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "de2_net.v" "" { Text "C:/projects/DE2_NET/de2_net.v" 296 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603498806271 "|DE2_NET|TD_CLK27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1603498806271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8580 " "Implemented 8580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603498806295 ""} { "Info" "ICUT_CUT_TM_OPINS" "219 " "Implemented 219 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603498806295 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "161 " "Implemented 161 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1603498806295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7908 " "Implemented 7908 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603498806295 ""} { "Info" "ICUT_CUT_TM_RAMS" "235 " "Implemented 235 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1603498806295 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1603498806295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603498806295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603498806419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 23 20:20:06 2020 " "Processing ended: Fri Oct 23 20:20:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603498806419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603498806419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603498806419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603498806419 ""}
