{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679172758795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679172758795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 18 17:52:38 2023 " "Processing started: Sat Mar 18 17:52:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679172758795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1679172758795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Alarme -c Alarme --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Alarme -c Alarme --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1679172758795 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D0\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D0\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759057 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D1\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D1\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759057 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D2\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D2\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759057 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D3\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D3\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759057 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D4\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D4\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759057 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D5\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D5\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759057 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D6\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D6\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759057 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D7\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D7\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759058 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D0\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D0\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759074 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D1\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D1\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759074 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D2\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D2\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759074 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D3\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D3\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759074 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D4\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D4\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759074 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D5\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D5\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759074 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D6\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D6\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759074 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "LOCATION LCD4\[D7\] " "Ignored assignment LOCATION which contains an invalid node name \"LCD4\[D7\]\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172759074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1679172759209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1679172759209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paralell_protocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file paralell_protocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Paralell_protocol-RTL " "Found design unit 1: Paralell_protocol-RTL" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Paralell_protocol " "Found entity 1: Paralell_protocol" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv7_seg-hardware " "Found design unit 1: Conv7_seg-hardware" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Conv7_seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770047 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv7_seg " "Found entity 1: Conv7_seg" {  } { { "Conv7_seg.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Conv7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_display_paralelo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlador_display_paralelo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controlador_display_paralelo-hardware " "Found design unit 1: Controlador_display_paralelo-hardware" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Controlador_display_paralelo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controlador_display_paralelo " "Found entity 1: Controlador_display_paralelo" {  } { { "Controlador_display_paralelo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Controlador_display_paralelo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alarme-hardware " "Found design unit 1: Alarme-hardware" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770052 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alarme " "Found entity 1: Alarme" {  } { { "Alarme.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_generator-RTL " "Found design unit 1: clock_generator-RTL" {  } { { "clock_generator.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/clock_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770055 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/clock_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file read_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 read_button-RTL " "Found design unit 1: read_button-RTL" {  } { { "read_button.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/read_button.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770057 ""} { "Info" "ISGN_ENTITY_NAME" "1 read_button " "Found entity 1: read_button" {  } { { "read_button.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/read_button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_regressivo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_regressivo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_regressivo-RTL " "Found design unit 1: contador_regressivo-RTL" {  } { { "contador_regressivo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/contador_regressivo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770060 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_regressivo " "Found entity 1: contador_regressivo" {  } { { "contador_regressivo.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/contador_regressivo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_multiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_multiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_multiplex-RTL " "Found design unit 1: display_multiplex-RTL" {  } { { "display_multiplex.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/display_multiplex.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770062 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_multiplex " "Found entity 1: display_multiplex" {  } { { "display_multiplex.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/display_multiplex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinational_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combinational_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinational_circuit-RTL " "Found design unit 1: combinational_circuit-RTL" {  } { { "combinational_circuit.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/combinational_circuit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770065 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinational_circuit " "Found entity 1: combinational_circuit" {  } { { "combinational_circuit.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/combinational_circuit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679172770065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1679172770065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alarme " "Elaborating entity \"Alarme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1679172770291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:x1 " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:x1\"" {  } { { "Alarme.vhd" "x1" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172770380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_button read_button:reading_keys " "Elaborating entity \"read_button\" for hierarchy \"read_button:reading_keys\"" {  } { { "Alarme.vhd" "reading_keys" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172770431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_regressivo contador_regressivo:starting_alarm " "Elaborating entity \"contador_regressivo\" for hierarchy \"contador_regressivo:starting_alarm\"" {  } { { "Alarme.vhd" "starting_alarm" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172770486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_multiplex display_multiplex:mux_disp " "Elaborating entity \"display_multiplex\" for hierarchy \"display_multiplex:mux_disp\"" {  } { { "Alarme.vhd" "mux_disp" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172770539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "combinational_circuit combinational_circuit:comb_comp " "Elaborating entity \"combinational_circuit\" for hierarchy \"combinational_circuit:comb_comp\"" {  } { { "Alarme.vhd" "comb_comp" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172770582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paralell_protocol Paralell_protocol:four_disp_prot " "Elaborating entity \"Paralell_protocol\" for hierarchy \"Paralell_protocol:four_disp_prot\"" {  } { { "Alarme.vhd" "four_disp_prot" { Text "F:/Estudos/Contador_via_VHDL/Alarme.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172770619 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] Paralell_protocol.vhd(53) " "Inferred latch for \"display\[0\]\" at Paralell_protocol.vhd(53)" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679172770668 "|Paralell_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] Paralell_protocol.vhd(53) " "Inferred latch for \"display\[1\]\" at Paralell_protocol.vhd(53)" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679172770668 "|Paralell_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] Paralell_protocol.vhd(53) " "Inferred latch for \"display\[2\]\" at Paralell_protocol.vhd(53)" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679172770668 "|Paralell_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] Paralell_protocol.vhd(53) " "Inferred latch for \"display\[3\]\" at Paralell_protocol.vhd(53)" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679172770668 "|Paralell_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] Paralell_protocol.vhd(53) " "Inferred latch for \"display\[4\]\" at Paralell_protocol.vhd(53)" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679172770668 "|Paralell_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] Paralell_protocol.vhd(53) " "Inferred latch for \"display\[5\]\" at Paralell_protocol.vhd(53)" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679172770668 "|Paralell_protocol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] Paralell_protocol.vhd(53) " "Inferred latch for \"display\[6\]\" at Paralell_protocol.vhd(53)" {  } { { "Paralell_protocol.vhd" "" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1679172770668 "|Paralell_protocol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv7_seg Paralell_protocol:four_disp_prot\|Conv7_seg:show_display1 " "Elaborating entity \"Conv7_seg\" for hierarchy \"Paralell_protocol:four_disp_prot\|Conv7_seg:show_display1\"" {  } { { "Paralell_protocol.vhd" "show_display1" { Text "F:/Estudos/Contador_via_VHDL/Paralell_protocol.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1679172770669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679172771157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 18 17:52:51 2023 " "Processing ended: Sat Mar 18 17:52:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679172771157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679172771157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679172771157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1679172771157 ""}
