@inproceedings{JianxiongXu_2025_1,
  author = {Jianxiong Xu and Mustafa Kanchwala and Mohammad Abdolrazzaghi and Hanfeng Cai and Yu Huang and Junyu Ma},
  title = {Event-Based Spatially Zooming Neural Interface IC with 10nW/Input Reconfigurable-Inverter Fabric and  Input-Adaptive Quantization},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904733}
}

@inproceedings{YukoTambaandKazuoYamakido_1999_2,
  author = {Yuko Tamba and Kazuo Yamakido},
  title = {A CMOS 6b 500MSample/s ADC for a hard disk drive read channel},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1999},
  doi = {10.1109/ISSCC.1999.759272}
}

@inproceedings{PSchvan_2006_3,
  author = {P. Schvan and D. Pollex and S-C. Wang and C. Falt and N. Ben-Hamida},
  title = {A 22GS/s 5b ADC in 130nm SiGe BiCMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696297}
}

@inproceedings{KBult_1997_4,
  author = {K. Bult and A. Buchwald and J. Laskowski},
  title = {A 170 mW 10 b 50 Msample/s CMOS ADC in 1 mm²},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585303}
}

@inproceedings{MFlynn_1998_5,
  author = {M. Flynn and B. Sheahan},
  title = {A 400Msample/s 6b CMOS folding and interpolating ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1998},
  doi = {10.1109/ISSCC.1998.672412}
}

@inproceedings{GianHoogzaadandRafRoovers_1999_6,
  author = {Gian Hoogzaad and Raf Roovers},
  title = {A 65 mW 10 b 40 Msample/s BiCMOS Nyquist ADC in 0.8 mm 2},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1999},
  doi = {10.1109/ISSCC.1999.759268}
}

@inproceedings{GovertGeelenandEdwardPaulus_2004_7,
  author = {Govert Geelen and Edward Paulus},
  title = {An 8b 600MS/s 200mW CMOS folding A/D converter using an amplifier preset technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332690}
}

@inproceedings{SUKwak_1997_8,
  author = {S.-U. Kwak and B.-S. Song and K. Bacrania},
  title = {A 15 b 5 MSample/s low-spurious CMOS ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585309}
}

@inproceedings{JosephInginoJrandBruceWooley_1998_9,
  author = {Joseph Ingino Jr. and Bruce Wooley},
  title = {A continuously-calibrated 10Msample/s 12b 3.3V ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1998},
  doi = {10.1109/ISSCC.1998.672409}
}

@inproceedings{YongInPark_2001_10,
  author = {Yong-In Park and S. Karthikeyan and Frank Tsay and and Eduardo Bartolome},
  title = {A 10b 100Msample/s CMOS pipelined ADC with 1.8V power supply},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2001},
  doi = {10.1109/ISSCC.2001.912573}
}

@inproceedings{DanKelly_2001_11,
  author = {Dan Kelly and Will Yang and Iuri Mehr and Mark Sayuk and and Larry Singer},
  title = {A 3V 340mW 14b 75MSPS CMOS ADC with 85dB SFDR at Nyquist},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2001},
  doi = {10.1109/ISSCC.2001.912575}
}

@inproceedings{Waltari_2002_12,
  author = {Waltari, M. and Sumanen, L. and Korhonen, T. and Halonen, K.},
  title = {A self-calibrated pipeline ADC with 200MHz IF-sampling frontend},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2002},
  doi = {10.1109/ISSCC.2002.993058}
}

@inproceedings{SangMinYoo_2003_13,
  author = {Sang-Min Yoo and Jong-Bum Park and Hee-Suk Yang and Hyuen-Hee Bae and Kyoung-Ho Moon and Ho-Jin Park and Seung-Hoon Lee and and Jae-Hwui Kim},
  title = {A 10b 150MS/s 123mW 0.18µm CMOS pipelined ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234319}
}

@inproceedings{BjrnarHernes_2004_14,
  author = {Bjørnar Hernes and Atle Briskemyr and Terje N. Andersen and Frode Telstø and Thomas E. Bonnerud and and Øystein Moldsvor},
  title = {A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13µm digital CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332691}
}

@inproceedings{SotiriosLimotyrakis_2004_15,
  author = {Sotirios Limotyrakis and Scott D. Kulchycki and David Su and and Bruce A. Wooley},
  title = {A 150MS/s 8b 71mW time-interleaved ADC in 0.18µm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332692}
}

@inproceedings{Wang_2005_16,
  author = {Wang, R. and Martin, K. and Johns, D. and Burra, G.},
  title = {A 3.3 mW 12 MS/s 10b pipelined ADC in 90 nm digital CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493977}
}

@inproceedings{Yoshioka_2005_17,
  author = {Yoshioka, M. and Kudo, M. and Gotoh, K. and Watanabe, Y.},
  title = {A 10 b 125 MS/s 40 mW pipelined ADC in 0.18 $\mu$m CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493979}
}

@inproceedings{HwiCheolKim_2005_18,
  author = {Hwi-Cheol Kim and Deog-Kyoon Jeong and Wonchan Kim},
  title = {A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493980}
}

@inproceedings{Geelen_2006_19,
  author = {Geelen, Govert and Paulus, Edward and Simanjuntak, Dobson and Pastoor, Hein and Verlinden, RenÃ©},
  title = {A 90nm CMOS 1.2V 10b Power and Speed Programmable Pipelined ADC with 0.5pJ/Conversion-Step},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696118}
}

@inproceedings{Ray_2006_20,
  author = {Ray, Sourja and Song, Bang-Sup},
  title = {A 13b Linear 40MS/s Pipelined ADC with Self-Configured Capacitor Matching},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696125}
}

@inproceedings{Yoshioka_2007_21,
  author = {Yoshioka, M. and Kudo, M. and Mori, T. and Tsukamoto, S.},
  title = {A 0.8V 10b 80MS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373489}
}

@inproceedings{YoungDeukJeon_2007_22,
  author = {Young-Deuk Jeon and Seung-Chul Lee and Kwi-Dong Kim and Jong-Kee Kwon and Jongdae Kim},
  title = {A 4.7mW 0.32mm² 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373491}
}

@inproceedings{SeungChulLee_2007_23,
  author = {Seung-Chul Lee and Young-Deuk Jeon and Kwi-Dong Kim and Jong-Kee Kwon and Jongdae Kim and Jeong-Woong Moon and Wooyol Lee},
  title = {A 10b 205MS/s 1.0mm² 90nm CMOS Pipeline ADC for Flat Panel Display Applications},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373492}
}

@inproceedings{ChengChungHsu_2007_24,
  author = {Cheng-Chung Hsu and Fong-Ching Huang and Chih-Yung Shih and Chen-Chih Huang and Ying-Hsi Lin and Chao-Cheng Lee and Razavi, B.},
  title = {An 11-Bit 800-MS/s Time-Interleaved ADC with Digital Background Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373495}
}

@inproceedings{BGregoire_2008_25,
  author = {B. Gregoire and U-K. Moon},
  title = {An Over-60dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp with 30dB Loop Gain},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2008},
  doi = {10.1109/ISSCC.2008.4523296}
}

@inproceedings{SiddharthDevarajan_2009_26,
  author = {Siddharth Devarajan and Larry Singer and Dan Kelly and Steven Decker and Abhishek Kamath and Paul Wilkins},
  title = {A 16b 125MS/s 385mW 78.7dB SNR CMOS Pipeline ADC },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2009},
  doi = {10.1109/ISSCC.2009.4977320}
}

@inproceedings{YCHuang_2010_27,
  author = {Y-C. Huang and T-C. Lee},
  title = {A 10b 100MS/s 4.5mW Pipelined ADC with a Time Sharing Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433927}
}

@inproceedings{YChaietal_2012_28,
  author = {Y. Chai et al.},
  title = {A 5.37mW 10b 200MS/s Dual-Path Pipelined ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2012},
  doi = {10.1109/ISSCC.2012.6177091}
}

@inproceedings{HHBoo_2015_29,
  author = {H. H. Boo and D. S. Boning and H-S. Lee},
  title = {A 12b 250MS/s Pipelined ADC with Virtual Ground Reference Buffers},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063036}
}

@inproceedings{BenjaminHershberg_2019_30,
  author = {Benjamin Hershberg and Davide Dermit and Barend van Liempd and Ewout Martens and Nereo Markulic and Jorge Lagos and Jan Craninckx},
  title = {A 3.2GS/s 10 ENOB 61mW Ringamp ADC in 16nm with Background Monitoring of Distortion},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662290}
}

@inproceedings{SungEnHsieh_2023_31,
  author = {Sung-En Hsieh and Tzu-Chien Wu and Chun-Chih Hou},
  title = {A 1.8-GHz 12-bit Pre-Sampling pipelined ADC with the reference buffer and OP power relaxations},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067258}
}

@inproceedings{JunyanHao_2023_32,
  author = {Junyan Hao and Minglei Zhang and Yanbo Zhang and Shubin Liu and Zhangming Zhu and Yan Zhu and Chi-Hang Chan and R.P. Martins},
  title = {A Single-Channel 2.6GS/s 10b Dynamic Pipelined ADC with Time-Assisted Residue Generation Scheme Achieving Intrinsic PVT Robustness},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067822}
}

@inproceedings{YuefengCao_2023_33,
  author = {Yuefeng Cao and Minglei Zhang and Yan Zhu and Chi-Hang Chan and R. P. Martins},
  title = {A Single-Channel 12b 2GS/s PVT-Robust Pipelined ADC with Ringingless Ring Amplifier and Time-Domain Quantizer},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067687}
}

@inproceedings{YuefengCao_2024_34,
  author = {Yuefeng Cao and Minglei Zhang and Yan Zhu and R. P. Martins and Chi-Hang Chan},
  title = {A 12GS/s 12b 4× Time-Interleaved Pipelined ADC with Comprehensive Calibration of TI Errors and Linearized  Input Buffer},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454350}
}

@inproceedings{SharvilPatil_2024_35,
  author = {Sharvil Patil and Asha Ganesan and Hajime Shibata and Victor Kozlov and Gerry Taylor and Qingnan Yu and Zhao Li and Zeynep Lulec and Konstantinos Vasilakopoulos and Prawal Shrestha and Donald Paterson and Raviteja Theertham and Aseer Chowdhury},
  title = {A 700MHz-BW –164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital  Reconstruction Achieving <-85dBFS HD3 using Digital Cancellation of DAC Errors},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454477}
}

@inproceedings{MingyangGu_2025_36,
  author = {Mingyang Gu and Yi Zhong and Lu Jie and Nan Sun},
  title = {A 12b 3GS/s Pipelined ADC with Gated-LMS-Based Piecewise-Linear Nonlinearity Calibration },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904536}
}

@inproceedings{YueCao_2025_37,
  author = {Yue Cao and Yi Shen and Shubin Liu and Haolin Han and Hongzhi Liang and Li Dang and Dengquan Li and Ruixue Ding and Zhangming Zhu},
  title = {A 1GS/s Single-Channel Pipelined ADC with a Parallel-Operation SAR Sub-Quantizer and a Dynamic-Deadzone  Ring Amplifier},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904766}
}

@inproceedings{YunsongTao_2025_38,
  author = {Yunsong Tao and Mingtao Zhan and Mingyang Gu and Xiyu He and Yuxuan He and Zhishuai Zhang and Yi Zhong and Lu Jie and Nan Sun},
  title = {An 8b 10GS/s 2-Channel Time-Interleaved Pipelined ADC with Concurrent Residue Transfer and Quantization, and  Automatic Buffer Power Gating },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904751}
}

@inproceedings{CHammerschmied_1997_39,
  author = {C. Hammerschmied and Q. Huang},
  title = {A MOSFET-only, 10 b, 200 ksample/s A/D converter capable of 12 b untrimmed linearity},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585301}
}

@inproceedings{Verma_2006_40,
  author = {Verma, Naveen and Chandrakasan, Anantha},
  title = {A 25$\mu$W 100kS/s 12b ADC for Wireless Micro-Sensor Applications},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696122}
}

@inproceedings{Hesener_2007_41,
  author = {Hesener, M. and Eichler, T. and Hanneberg, A. and Herbison, D. and Kuttner, F. and Wenske, H.},
  title = {A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373387}
}

@inproceedings{PSchvan_2008_42,
  author = {P. Schvan and J. Bach and C. Falt and P. Flemke and R. Gibbins and Y. Greshishchev and N. Ben-Hamida and D. Pollex and J. Sitch and S-C. Wang and J. Wolczanski},
  title = {A 24GS/s 6b ADC in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2008},
  doi = {10.1109/ISSCC.2008.4523298}
}

@inproceedings{WLiu_2010_43,
  author = {W. Liu and P. Huang and Y. Chiu},
  title = {A 12b 22.5/45MS/s 3.0mW 0.059mm² CMOS SAR ADC Achieving Over 90dB SFDR},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433830}
}

@inproceedings{MYoshioka_2010_44,
  author = {M. Yoshioka and K. Ishikawa and T. Takayama and S.},
  title = {A 10b 50MS/s 820$\mu$W SAR ADC with On-Chip Digital Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433965}
}

@inproceedings{CCLiu_2010_45,
  author = {C-C. Liu and S-J. Chang and G-Y. Huang and Y-Z. Lin and C-M. Huang and C-H. Huang and L. Bu and C-C. Tsai},
  title = {A 10b 100MS/s 1.13mW SAR ADC with Binary-Scaled Error Compensation},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2010},
  doi = {10.1109/ISSCC.2010.5433970}
}

@inproceedings{HWei_2011_46,
  author = {H. Wei and C-H. Chan and U-F. Chio and S-W. Sin and S-P. U and R. Martins and F. Maloberti},
  title = {A 0.024mm² 8b 400MS/s SaR adc with 2b/cycle and Resistive dac in 65nm cMoS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2011},
  doi = {10.1109/ISSCC.2011.5746276}
}

@inproceedings{BMalkietal_2012_47,
  author = {B. Malki et al.},
  title = {A 70dB DR 10b 0-80MS/s Current Integrating SAR ADC with adaptive Dynamic Range},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2012},
  doi = {10.1109/ISSCC.2012.6177095}
}

@inproceedings{PHarpeetal_2012_48,
  author = {P. Harpe et al.},
  title = {A 7-to-10b 0-to-4MS/s Flexible SAR ADC with 6.5-to-16fJ/conversion-step},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2012},
  doi = {10.1109/ISSCC.2012.6177096}
}

@inproceedings{PHarpeetal_2013_49,
  author = {P. Harpe et al.},
  title = {A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2013},
  doi = {10.1109/ISSCC.2013.6487730}
}

@inproceedings{CYLiouetal_2013_50,
  author = {C-Y Liou et al.},
  title = {A 2.4-to-5.2fJ/Conversion-step 10b 0.5-to-4MS/s SAR ADC with Charge Average Switching DAC in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2013},
  doi = {10.1109/ISSCC.2013.6487735}
}

@inproceedings{EJanssenetal_2013_51,
  author = {E. Janssen et al.},
  title = {An 11b 3.6GS/s Time-Interleaved SAR ADC in 65nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2013},
  doi = {10.1109/ISSCC.2013.6487816}
}

@inproceedings{RKapustaetal_2013_52,
  author = {R. Kapusta et al.},
  title = {A 14-bit, 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2013},
  doi = {10.1109/ISSCC.2013.6487820}
}

@inproceedings{PHarpe_2014_53,
  author = {P. Harpe and E. Cantatore and A. van Roermund},
  title = {An Oversampled 12b/14b SAR ADC with Noise Reduction and Linearity Enhancements Achieving up to 79.1dB SNDR},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2014},
  doi = {10.1109/ISSCC.2014.6757396}
}

@inproceedings{FMYaul_2014_54,
  author = {F. M. Yaul and A. P. Chandrakasan},
  title = {A 10b 0.6nW leakage SAR ADC with data-dependent energy savings using LSB-first successive approximation},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2014},
  doi = {10.1109/ISSCC.2014.6757398}
}

@inproceedings{PHarpe_2015_55,
  author = {P. Harpe and H. Gao and R. van Dommele and E. Cantatore and A. van Roermund},
  title = {A 3nW Signal-Acquisition IC Integrating an Amplifier with 2.1 NEF and a 1.5fJ/conv-step ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063086}
}

@inproceedings{MDing_2015_56,
  author = {M. Ding and P. Harpe and Y-H. Liu and B. Busze and K. Philips and H. de Groot},
  title = {A 5.5fJ/conv.step 6.4MS/s 13b SAR ADC utilizing a redundancy facilitated background error-detection and correction scheme},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063125}
}

@inproceedings{CHChan_2015_57,
  author = {C-H. Chan and Y. Zhu and S-W. Sin and S-P. U and R. Martins},
  title = {A 5.5mW 6b 5GS/s 4-times Interleaved 3b/cycle SAR ADC in 65nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063128}
}

@inproceedings{HKHong_2015_58,
  author = {H-K. Hong and H-W. Kang and D-S. Jo and D-S. Lee and Y-S. You and Y-H. Lee and H-J. Park and S-T. Ryu},
  title = {A 2.6b/cycle-architecture-based 10b 1.7GS/s 15.4mW 4x Time-interleaved SAR ADC with a Multi-step Hardware Retirement Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2015},
  doi = {10.1109/ISSCC.2015.7063130}
}

@inproceedings{KyojinDChoo_2016_59,
  author = {Kyojin D. Choo and John Bell and Michael P Flynn},
  title = {Area-Efficient 1GS/s 6b SAR ADC with Charge-Injection-Cell-Based DAC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2016},
  doi = {10.1109/ISSCC.2016.7418106}
}

@inproceedings{ChunChengLiu_2016_60,
  author = {Chun-Cheng Liu},
  title = {A 0.35mW 12b 100MS/s SAR-Assisted Digital Slope ADC in 28nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2016},
  doi = {10.1109/ISSCC.2016.7418107}
}

@inproceedings{ChinYuLin_2016_61,
  author = {Chin-Yu Lin and Yen-Hsin Wei and Tai-Cheng Lee},
  title = {A 10b 2.6GS/s Time-Interleaved SAR ADC with Background Timing-Skew Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2016},
  doi = {10.1109/ISSCC.2016.7418110}
}

@inproceedings{KentaroYoshioka_2017_62,
  author = {Kentaro Yoshioka and Tomohiko Sugimoto and Naoya Waki and Sinnyoung Kim and Daisuke Kurose and Hirotomo Ishii and Masanori Furuta and Akihide Sai and Tetsuro Itakura},
  title = {A 0.7V 12b 160MS/s 12.8fJ/conv-step Pipelined-SAR ADC in 28nm CMOS with Digital Amplifier Technique },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2017},
  doi = {10.1109/ISSCC.2017.7870469}
}

@inproceedings{MingleiZhang_2019_63,
  author = {Minglei Zhang and Chi-Hang Chan and Yan Zhu and Rui P. Martins},
  title = {A 0.6V 13b 20MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662350}
}

@inproceedings{YingZuLin_2019_64,
  author = {Ying-Zu Lin and Chin-Yu Lin and Shan-Chih Tsou and Chih-Hou Tsai and Chao-Hsin Lu},
  title = {A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC with Passive Signal-Residue Summation in 14nm FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662299}
}

@inproceedings{YSegal_2022_65,
  author = {Y. Segal and A. Laufer and A. Khairi and Y. Krupnik and M. Cusmai and I. Levin and A. Gordon and Y. Sabag and V. Rahinski and G. Ori and N. Familia and S. Litski and T. Warshavsky and U. Virobnik and Y. Horwitz and A. Balankutty and S. Kiran and S. Palermo and P. M. Li and A. Cohen},
  title = {A 1.41pJ/b 224Gb/s PAM-4 SerDes Receiver with 31dB Loss Compensation},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731794}
}

@inproceedings{JCWang_2022_66,
  author = {J-C. Wang and T-H. Kuo},
  title = {A 0.82mW 14b 130MS/s Pipelined-SAR ADC with a Distributed Averaging Correlated Level Shifting (DACLS) Ringamp and Bypass-Window Backend},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731546}
}

@inproceedings{MZhan_2022_67,
  author = {M. Zhan and L. Jie and X. Tang and N. Sun},
  title = {A 0.004mm2 200MS/s Pipelined SAR ADC with kT/C Noise Cancellation and Robust Ring-Amp},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731599}
}

@inproceedings{HZhao_2022_68,
  author = {H. Zhao and F. F. Dai},
  title = {A 0.97mW 260MS/s 12b Pipelined-SAR ADC with Ring-TDC-Based Fine Quantizer for PVT Robust Automatic Cross-Domain Scale Alignment},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731702}
}

@inproceedings{TWang_2022_69,
  author = {T. Wang and T. Xie and Z. Liu and S. Li},
  title = {An 84dB-SNDR Low-OSR 4th-Order Noise-Shaping SAR with an FIA-Assisted EF-CRFF Structure and Noise-Mitigated Push-Pull Buffer-in-Loop Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731771}
}

@inproceedings{ManxinLi_2023_70,
  author = {Manxin Li and Calvin Yoji Lee and Ahmed ElShater and Yuichi Miyahara and Kazuki Sobue and Koji Tomioka and Un-Ku Moon},
  title = {A Rail-to-Rail 12MS/s 91.3dB SNDR 94.1dB DR Two-Step SAR ADC with Integrated Input Buffer Using Predictive Level-Shifting},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067703}
}

@inproceedings{HongshuaiZhang_2023_71,
  author = {Hongshuai Zhang and Yan Zhu and Chi-Hang Chan and R. P. Martins},
  title = {A 25MHz-BW 77.2dB-SNDR 2nd-Order Gain Error Shaping and NS Pipelined SAR ADC Based on Quantization-Prediction-Unrolled Scheme},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067438}
}

@inproceedings{YanboZhang_2023_72,
  author = {Yanbo Zhang and Junyan Hao and Shubin Liu and Zhangming Zhu and Yan Zhu and Chi-hang Chan and R. P. Martins},
  title = {A Single-channel 70dB-SNDR 100MHz-BW 4th-Order Noise-Shaping Pipeline SAR ADC with Residue Amplifier Error Shaping},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067687}
}

@inproceedings{HongzhiZhao_2023_73,
  author = {Hongzhi Zhao and Minglei Zhang and Yan Zhu and Chi-Hang Chan and R. P. Martins},
  title = {A 2×-Interleaved 9b 2.8GS/s 5b/cycle SAR ADC with Linearized Configurable V2T Buffer Achieving >50dB SNDR at 3GHz Input},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067627}
}

@inproceedings{SandeepSanthoshKumar_2023_74,
  author = {Sandeep Santhosh Kumar and Masahiro Kudo and Vlad Cretu and Antoine Morineau and Atsushi Matsuda and Minori Yoshida and Masazumi Marutani and Aadil
Hussain Maniyar and Jay Kumar},
  title = {A 750mW 24GS/s 12-bit Time Interleaved ADC for Direct RF Sampling in Modern Wireless Systems},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067793}
}

@inproceedings{MingtaoZhan_2023_75,
  author = {Mingtao Zhan and Lu Jie and Nan Sun},
  title = {A 10mW 10-ENoB 1GS/s Ring-Amp-Based Pipelined TI-SAR ADC with Split MDAC and Switched Reference Decoupling Capacitor},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067475}
}

@inproceedings{YiHuWang_2023_76,
  author = {Yi-Hu Wang and Soon-Jyh Chang},
  title = {A 7b 4.5GS/s 4× Interleaved SAR ADC with Fully On-Chip Background Timing Skew Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067573}
}

@inproceedings{GeunhaKim_2023_77,
  author = {Geunha Kim and Sehwan Lee and Taeryoung Seol and Seungyeob Baik and Yeonjae Shin and Gain Kim and Jong-Hyeok Yoon and Arup K. George and Junghyup Lee},
  title = {A 1V-Supply 1.85VPP-Input-Range 1kHz-BW 181.9dB-FOMDR 179.4dB-FOMSNDR 2nd-Order Noise-Shaping SARADC with Enhanced Input Impedance in 0.18$\mu$m CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067844}
}

@inproceedings{SangheonLee_2024_78,
  author = {Sangheon Lee and Jinwoo Park and Junsang Park and Sangkyu Lee and Jungho Lee and Youngjae Cho and Michael Choi and Jongshin Shin},
  title = {A 1.2V High-Voltage-Tolerant Bootstrapped Analog Sampler in 12-bit SAR ADC Using 3nm GAA’s 0.7V  Thin-Gate-Oxide Transistor},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454351}
}

@inproceedings{YongLim_2024_79,
  author = {Yong Lim and Jaehoon Lee and Jongmi Lee and Kwangmin Lim and Seunghyun Oh and Jongwoo Lee and Sung-Ung Kwak},
  title = {A 2.08mW 64.4dB SNDR 400MS/s 12b Pipelined-SAR ADC using Mismatch and PVT Variation Tolerant  Dynamically Biased Ring Amplifier in 8nm},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454422}
}

@inproceedings{XiyuHe_2024_80,
  author = {Xiyu He and Mingyang Gu and Hanjun Jiang and Yi Zhong and Nan Sun and Lu Jie},
  title = {A 71dB SNDR 200MHz BW Interleaved Pipe-SAR ADC with a Shared Residue Integrating Amplifier Achieving 173dB  FoMs},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454431}
}

@inproceedings{ZhuoyiChen_2024_81,
  author = {Zhuoyi Chen and Linxiao Shen and Siyuan Ye and Jihang Gao and Jie Li and Jiajia Cui and Xinhang Xu and Yaohui Luan and Hao Zhang and Le Ye and Ru Huang},
  title = {A 182.3dB FoMs 50MS/s Pipelined-SAR ADC using Cascode Capacitively Degenerated Dynamic Amplifier and  MSB Pre-Conversion Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454297}
}

@inproceedings{KaiChengCheng_2024_82,
  author = {Kai-Cheng Cheng and Soon-Jyh Chang and Chung-Chieh Chen and Shuo-Hong Hung},
  title = {A 94.3dB SNDR 184dB FoMs 4th-Order Noise-Shaping SAR ADC with Dynamic-Amplifier-Assisted Cascaded  Integrator},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454362}
}

@inproceedings{RaresBodnar_2024_83,
  author = {Rares Bodnar and Henry Kennedy and Christopher P Hurrell and Asif Ahmad and Mark Vickery and Luke Smithers and William Buckley and Monsoon Dutt and Pasquale Delizia and Derek Hummerston and Pawel Czapor},
  title = {A 9.3nV/rtHz 20b 40MS/s 94.2dB DR Signal-Chain Friendly Precision SAR Converter},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454329}
}

@inproceedings{SewonLee_2024_84,
  author = {Sewon Lee and Hyein Kang and Minjae Lee},
  title = {A 2.72fJ/conv 13b 2MS/s SAR ADC Using Dynamic Capacitive Comparator with Wide Input Common Mode},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454566}
}

@inproceedings{YunsongTao_2024_85,
  author = {Yunsong Tao and Mingyang Gu and Baoyong Chi and Yi Zhong and Lu Jie and Nan Sun},
  title = {A 4.8GS/s 7-ENoB Time-Interleaved SAR ADC with Dither-Based Background Timing-Skew Calibration and  Bit-Distribution-Based Background Ping-Pong Comparator Offset Calibration},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454299}
}

@inproceedings{KyeongwonJeong_2025_86,
  author = {Kyeongwon Jeong and Can Livanelioglu and Jiawei Liao and Inhee Lee and Taekwang Jang},
  title = {A 3.47 NEF 175.2dB FOMS Direct Digitization Front-End Featuring Delta Amplification for Enhanced Dynamic Range  and Energy Efficiency in Bio-Signal Acquisition},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904745}
}

@inproceedings{HanZhao_2025_87,
  author = {Han Zhao and Xuanhao Zhang and Qijin Deng and Jialin Hu and Zhenbing Li and Shiheng Yang and Jiaxin Liu},
  title = {A Fully Dynamic Noise-Shaping SAR ADC Achieving 120dB SNDR and 189dB FoMS in 1kHz BW},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904778}
}

@inproceedings{JihangGao_2025_88,
  author = {Jihang Gao and Yaohui Luan and Siyuan Ye and Xinhang Xu and Zhuoyi Chen and Jiajia Cui and Ru Huang and Linxiao Shen},
  title = {A 93.3dB SNDR, 180.4dB FoMS Calibration-Free Noise-Shaping Pipelined-SAR ADC with Cross-Stage Gain-Mismatch-Error-Shaping Technique and Negative-R-Assisted Residue Integrator },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904557}
}

@inproceedings{SiyuanYe_2025_89,
  author = {Siyuan Ye and Jiajia Cui and Jihang Gao and Jie Li and Xing Zhang and Ru Huang and Linxiao Shen},
  title = {A Rail-to-Rail 3rd-Order Noise-Shaping SAR ADC Achieving 105.4dB SFDR with Integrated Input Buffer Using  Continuous-Time Correlated Level Shifting},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904773}
}

@inproceedings{ZhuoyiChen_2025_90,
  author = {Zhuoyi Chen and Siyuan Ye and Jihang Gao and Jie Li and Jiajia Cui and Xinhang Xu and Yaohui Luan and Ru Huang and Linxiao Shen},
  title = {An Easy-Drive 16MS/s Pipelined-SAR ADC Using Split Coarse-Fine Input Buffer Sampling Scheme and Fast-Robust  Background Inter-Stage Gain Calibration },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904526}
}

@inproceedings{BramVeraverbeke_2025_91,
  author = {Bram Veraverbeke and Filip Tavernier},
  title = {A Cryo-CMOS 800MS/s 7b CI-SAR with only 4fF Input Capacitance and 64dB SFDR },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904533}
}

@inproceedings{YannanZhang_2025_92,
  author = {Yannan Zhang and Minglei Zhang and Zehang Wu and Yan Zhu and Rui P. Martins and Chi-Hang Chan},
  title = {A 72GS/s 9b Time-Interleaved Pipeline-SAR ADC Achieving 55.3/49.3dB SFDR at 20GHz/Nyquist Inputs in 16nm  FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904672}
}

@inproceedings{ChengEnHsieh_2025_93,
  author = {Cheng-En Hsieh and Gabriele Manganaro and Sheng-Hui Liao and Jack Weng and Tsun-Yuan Fan and Alec Chin and Tsung-Chih Hung and Jonathan X Wu and Chi-Lun Lo and Andy Pan and Ming-Hang Hsieh and Yun-Shiang Shu and Wei-Hsin Tseng and Kuan-Dar Chen},
  title = {A Power- and Area-Efficient 4nm Self-Calibrated 12b/16GS/s Hierarchical Time-Interleaving ADC },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904740}
}

@inproceedings{JunhuaShen_2025_94,
  author = {Junhua Shen and Wei-Hung Chen and Efram Burlinqame and Stephen Weinreich and Michael Elliott and Stuart McCracken},
  title = {A 12GS/s 9b 16× Time-Interleaved SAR ADC in 16nm FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904660}
}

@inproceedings{SiyuanYe_2024_95,
  author = {Siyuan Ye and Linxiao Shen and Jihang Gao and Jie Li and Zhuoyi Chen and Xinhang Xu and Jiajia Cui and Hao Zhang and Xing Zhang and Le Ye and Ru Huang},
  title = {A 2mW 70.7dB SNDR 200MS/s Pipelined-SAR ADC with Continuous-Time SAR-Assisted Detect-and-Skip and  Open-then-Close Correlated Level Shifting},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454412}
}

@inproceedings{EwoutMartens_2024_96,
  author = {Ewout Martens and Adam Cooman and Pratap Renukaswamy and Shun Nagata and Sehoon Park and Jorge Lagos and Nereo Markulic and Jan Craninckx},
  title = {A 42GS/s 7b 16nm Massively Time-Interleaved Slope-ADC},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454361}
}

@inproceedings{JiaChingWang_2023_97,
  author = {Jia-Ching Wang and Tai-Haur Kuo},
  title = {A 3-mW 2.7-GS/s 8b Subranging ADC with Multiple-Reference-Embedded Comparators},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067498}
}

@inproceedings{JLiu_2022_98,
  author = {J. Liu and M. Hassanpourghadi and M. S-W. Chen},
  title = {A 10GS/s 8b 25fJ/c-s 2850um2 Two-Step Time-domain ADC Using Delay-Tracking Pipelined-SAR TDC with 500fs Time Step in 14nm CMOS Technology},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731625}
}

@inproceedings{SerdarAbdullahYonar_2023_99,
  author = {Serdar Abdullah Yonar and Pier Andrea Francese and Matthias Brändli and Marcel Kossel and Mridula Prathapan and Thomas Morf and Andrea Ruffino and Taekwang Jang},
  title = {An 8b 1.0-to-1.25GS/s 0.7-to-0.8V Single-Stage Time-Based Gated-Ring-Oscillator ADC with 2X‑ Interpolating Sense-Amplifier-Latches},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067745}
}

@inproceedings{AbhishekAgrawal_2023_100,
  author = {Abhishek Agrawal and Amy Whitcombe and Woorim Shin and Ritesh Bhat and Somnath Kundu and Peter Sagazio and Hariprasad Chandrakumar and Thomas Brown and Brent Carlton and Christopher Hull and Steven Callender and Stefano Pellerano},
  title = {A 128Gb/s 1.95pJ/b D-Band Receiver with Integrated PLL and ADC in 22nm FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2023},
  doi = {10.1109/ISSCC42615.2023.10067439}
}

@inproceedings{AmyWhitcombe_2024_101,
  author = {Amy Whitcombe and Somnath Kundu and Hariprasad Chandrakumar and Abhishek Agrawal and Thomas Brown and Steven Callender and Brent Carlton and Stefano Pellerano},
  title = {A 76mW 40GS/s 7b Time-Interleaved Hybrid Voltage/Time-Domain ADC with Common-Mode Input Tracking},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454355}
}

@inproceedings{JaewonLee_2025_102,
  author = {Jaewon Lee and Pier-Andrea Francese and Matthias Brändli and Thomas Morf and Marcel Kossel and Seoyoung Jang},
  title = {A 353mW 112Gb/s Discrete Multitone Wireline Receiver Datapath with Time-Based ADC in 5nm FinFET},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904707}
}

@inproceedings{JunlinZhong_2025_103,
  author = {Junlin Zhong and Minglei Zhang and Yan Zhu and Rui P. Martins and Chi-Hang Chan},
  title = {A PVT-Robust 2× Interleaved 2.2GS/s ADC with Gated-CCRO-Based Quantizer Shared Across Channels and Steps  Achieving >4.5GHz ERBW },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904585}
}

@inproceedings{ZijianLiu_2025_104,
  author = {Zijian Liu and Minglei Zhang and Wei Zhang and Yan Zhu and Rui P. Martins and Chi–Hang Chan},
  title = {A 10b 3GS/s Time-Domain ADC with Mutually Exclusive Metastability Correction and Wide Common-Mode Input },
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904818}
}

@inproceedings{HendrikvanderPloegandRobertRemmers_1999_105,
  author = {Hendrik van der Ploeg and Robert Remmers},
  title = {A 3.3V 10b 25Msample/s two-step ADC in 0.35µm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1999},
  doi = {10.1109/ISSCC.1999.759267}
}

@inproceedings{HendrikvanderPloeg_2001_106,
  author = {Hendrik van der Ploeg and Gian Hoogzaad and Henk A. H. Termeer and Maarten Vertregt and and Raf L. J. Roovers},
  title = {A 2.5V 12b 54 Msample/s 0.25 µm CMOS ADC in 1 mm²},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2001},
  doi = {10.1109/ISSCC.2001.912574}
}

@inproceedings{Shimizu_2006_107,
  author = {Shimizu, Yasuhide and Murayama, Shigemitsu and Kudoh, Kohhei and Yatsuda, Hiroaki and Ogawa, Akihide},
  title = {A 30mW 12b 40MS/s Subranging ADC with a High-Gain Offset-Canceling Positive-Feedback Amplifier in 90nm Digital CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696120}
}

@inproceedings{Huber_2007_108,
  author = {Huber, D.J. and Chandler, R.J. and Abidi, A.A.},
  title = {A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373490}
}

@inproceedings{YShimizu_2008_109,
  author = {Y. Shimizu and S. Murayama and K. Kudoh and H. Yatsuda},
  title = {A Split-Load Interpolation-Amplifier-Array 300MS/s 8b Subranging Adc in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2008},
  doi = {10.1109/ISSCC.2008.4523302}
}

@inproceedings{CPochet_2022_110,
  author = {C. Pochet and D. Hall},
  title = {A 4.4$\mu$W 2.5kHz-BW 92.1dB-SNDR 3rd-Order VCO-Based ADC with Pseudo Virtual Ground Feedforward Linearization},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731549}
}

@inproceedings{Senderowicz_1997_111,
  author = {Senderowicz, D. and Nicollini, G. and Pernici, S. and Nagari, A. and Confalonieri, P. and Dallavalle, C.},
  title = {Low-voltage double-sampled $\Sigma$$\Delta$ converters},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585336}
}

@inproceedings{Ong_1997_112,
  author = {Ong, A.K. and Wooley, B.A.},
  title = {A two-path bandpass $\Sigma$$\Delta$ modulator for digital IF extraction at 20 MHz},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1997},
  doi = {10.1109/ISSCC.1997.585337}
}

@inproceedings{ALCoban_1999_113,
  author = {A.L. Coban and P.E. Allen},
  title = {A 1.5 V 1.0 mW audio $\Delta$$\Sigma$ modulator with 98 dB dynamic range},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {1999},
  doi = {10.1109/ISSCC.1999.759091}
}

@inproceedings{Vleugels_2001_114,
  author = {Vleugels, K. and Rabii, S. and Wooley, B.A.},
  title = {A 2.5 V broadband multi-bit $\Sigma$$\Delta$ modulator with 95 dB dynamic range},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2001},
  doi = {10.1109/ISSCC.2001.912541}
}

@inproceedings{FengChen_2003_115,
  author = {Feng Chen and Ramaswamy, S. and Bakkaloglu, B.},
  title = {A 1.5V 1mA 80dB passive $\Sigma$$\Delta$ ADC in 0.13$\mu$m digital CMOS process},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234204}
}

@inproceedings{Dezzani_2003_116,
  author = {Dezzani, A. and Andre, E.},
  title = {A 1.2-V dual-mode WCDMA/GPRS $\Sigma$$\Delta$ modulator},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234206}
}

@inproceedings{Yan_2003_117,
  author = {Yan, S. and Sanchez-Sinencio, E.},
  title = {A continuous-time $\Sigma$$\Delta$ modulator with 88dB dynamic range and 1.1MHz signal bandwidth},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234208}
}

@inproceedings{Tabatabaei_2003_118,
  author = {Tabatabaei, A. and Onodera, K. and Zargari, M. and Samavati, H. and Su, D.K.},
  title = {A dual channel $\Sigma$$\Delta$ ADC with 40MHz aggregate signal bandwidth},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2003},
  doi = {10.1109/ISSCC.2003.1234210}
}

@inproceedings{Balmelli_2004_119,
  author = {Balmelli, P. and Qiuting Huang},
  title = {A 25 MS/s 14 b 200 mW $\Sigma$$\Delta$ modulator in 0.18 $\mu$m CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332600}
}

@inproceedings{Yao_2004_120,
  author = {Yao, L. and Steyaert, M. and Sansen, W.},
  title = {A 1 V 88 dB 20 kHz $\Sigma$$\Delta$ modulator in 90 nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332603}
}

@inproceedings{Gaggl_2004_121,
  author = {Gaggl, R. and Inversi, M. and Wiesbauer, A.},
  title = {A power optimized 14-bit SC $\Delta$$\Sigma$ modulator for ADSL CO applications},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2004},
  doi = {10.1109/ISSCC.2004.1332604}
}

@inproceedings{JiangYu_2005_122,
  author = {Jiang Yu and Maloberti, F.},
  title = {A low-power multi-bit $\Delta$$\Sigma$ modulator in 90nm digital CMOS without DEM},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493922}
}

@inproceedings{JinseokKoh_2005_123,
  author = {Jinseok Koh and Yunyoung Choi and Gomez, G.},
  title = {A 66dB DR 1.2V 1.2mW single-amplifier double-sampling 2nd-order $\Delta$$\Sigma$ ADC for WCDMA in 90nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1493923}
}

@inproceedings{Dorrer_2005_124,
  author = {Dorrer, L. and Kuttner, F. and Greco, P. and Derksen, S.},
  title = {A 3mW 74dB SNR 2MHz CT $\Delta$$\Sigma$ ADC with a tracking-ADC-quantizer in 0.13 $\mu$m CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1494084}
}

@inproceedings{Fontaine_2005_125,
  author = {Fontaine, P. and Mohieldin, A.N. and Bellaouar, A.},
  title = {A low-noise low-voltage CT $\Delta$$\Sigma$ modulator with digital compensation of excess loop delay},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2005},
  doi = {10.1109/ISSCC.2005.1494087}
}

@inproceedings{Mitteregger_2006_126,
  author = {Mitteregger, G. and Ebner, C. and Mechnig, S. and Blon, T. and Holuigue, C. and Romani, E. and Melodia, A. and Melini, V.},
  title = {A 14b 20mW 640MHz CMOS CT $\Delta$$\Sigma$ ADC with 20MHz Signal Bandwidth and 12b ENOB},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696042}
}

@inproceedings{Silva_2006_127,
  author = {Silva, P.G.R. and Breems, L.J. and Makinwa, K.A.A. and Roovers, R. and Huijsing, J.H.},
  title = {An 118dB DR CT IF-to-Baseband $\Sigma$$\Delta$ Modulator for AM/FM/IBOC Radio Receivers},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696044}
}

@inproceedings{Goes_2006_128,
  author = {Goes, J. and Vaz, B. and Monteiro, R. and Paulino, N.},
  title = {A 0.9V Delta-Sigma Modulator with 80dB SNDR and 83dB DR Using a Single-Phase Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696048}
}

@inproceedings{Fujimoto_2006_129,
  author = {Fujimoto, Y. and Kanazawa, Y. and Lore, P. and Miyamoto, M.},
  title = {An 80/100MS/s 76.3/70.1dB SNDR $\Delta$$\Sigma$ ADC for Digital TV Receivers},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2006},
  doi = {10.1109/ISSCC.2006.1696049}
}

@inproceedings{Breems_2007_130,
  author = {Breems, L.J. and Rutten, R. and van Veldhoven, R. and van der Weide, G. and Termeer, H.},
  title = {A 56mW CT Quadrature Cascaded $\Sigma$$\Delta$ Modulator with 77dB DR in a Near Zero-IF 20MHz Band},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373382}
}

@inproceedings{Christen_2007_131,
  author = {Christen, T. and Burger, T. and Qiuting Huang},
  title = {A 0.13$\mu$m CMOS EDGE/UMTS/WLAN Tri-Mode $\Delta$$\Sigma$ ADC with -92dB THD},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2007},
  doi = {10.1109/ISSCC.2007.373383}
}

@inproceedings{YChae_2008_132,
  author = {Y. Chae and I. Lee and G. Han},
  title = {A 0.7V 36uW 85dB-DR Audio delta-sigma Modulator Using a Class-C Inverter},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2008},
  doi = {10.1109/ISSCC.2008.4523271}
}

@inproceedings{ShengJuiHuang_2009_133,
  author = {Sheng-Jui Huang and Yung-Yu Lin},
  title = {A 1.2V 2MHz BW 0.084mm² CT $\Delta$$\Sigma$ ADC with -97.7dBc THD and 80dB DR Using Low-Latency DEM},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2009},
  doi = {10.1109/ISSCC.2009.4977363}
}

@inproceedings{FMichel_2011_134,
  author = {F. Michel and M. Steyaert},
  title = {A 250mv 7.5$\mu$w 61dB SndR cMoS Sc $\Delta$$\Sigma$ Modulator using a near-Threshold-voltage-Biased cMoS inverter Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2011},
  doi = {10.1109/ISSCC.2011.5746404}
}

@inproceedings{PatrickVogelmann_2018_135,
  author = {Patrick Vogelmann and Michael Haas and Maurits Ortmanns},
  title = {A 1.1mW 200kS/s Incremental $\Delta$$\Sigma$ ADC with a DR of 91.5dB Using Integrator Slicing for Dynamic Power Reduction},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2018},
  doi = {10.1109/ISSCC.2018.8310271}
}

@inproceedings{TienYuLo_2019_136,
  author = {Tien-Yu Lo and Chan-Hsiang Weng and Hung-Yi Hsieh and Ding-Yang and Wang and Yun-Shiang Shu and and Pao-Cheng Chiu},
  title = {An 8×-OSR 25MHz-BW 79.4dB/74dB DR/SNDR CT $\Delta$$\Sigma$ Modulator Using 7b Linearized Segmented DACs with Digital Noise-Coupling-Compensation Filter in 7nm FinFET CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662371}
}

@inproceedings{LiangQi_2019_137,
  author = {Liang Qi and Ankesh Jain and Dongyang Jiang and Sai-Weng Sin and Rui P. Martins and Maurits Ortmanns},
  title = {A 76.6dB-SNDR 50MHz-BW 29.2mW Noise-Coupling-Assisted CT Sturdy MASH $\Delta$$\Sigma$ Modulator with 1.5b/4b Quantizers in 28nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662529}
}

@inproceedings{ChiYunStanleyWang_2019_138,
  author = {Chi-Yun (Stanley) Wang and Jen-Huan Tsai and Sheng-Yuan Su and Jen-Che Tsai and Jhy-Rong Chen and Chih-Hong Lou},
  title = {An 80MHz-BW 31.9fJ/conv-step Filtering $\Delta$$\Sigma$ ADC with a Built-In DAC-Segmentation/ELDCompensation 6b 960MS/s SAR-Quantizer in 28nm LP for 802.11ax Applications},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2019},
  doi = {10.1109/ISSCC.2019.8662416}
}

@inproceedings{YHu_2022_139,
  author = {Y. Hu and Y. Zhao and W. Qu and L. Ye and M. Zhao and Z. Tan},
  title = {A 2.87$\mu$W 1kHz-BW 94.0dB-SNDR 2-0 MASH ADC using FIA with Dynamic-Body-Biasing Assisted CLS Technique},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731544}
}

@inproceedings{CYLee_2022_140,
  author = {C. Y. Lee and U-K. Moon},
  title = {A 0.0375mm2 203.5$\mu$W 108.8dB DR DT Single-Loop DSM Audio ADC Using a Single- Ended Ring-Amplifier-Based Integrator in 180nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731606}
}

@inproceedings{QLiu_2022_141,
  author = {Q. Liu and L. Breems and C. Zhang and S. Bajoria and M. Bolatkale and R. Rutten and G. Radulov},
  title = {A 5GS/s 360MHz-BW 68dB-DR Continuous-Time 1-1-1 Filtering MASH $\Delta$$\Sigma$ ADC in 40nm CMOS},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731789}
}

@inproceedings{TKang_2022_142,
  author = {T. Kang and S. Lee and S. Song and M. R. Haghighat and M. P. Flynn},
  title = {A Multimode 157$\mu$W 4-Channel 80dBA-SNDR Speech-Recognition Frontend With Self-DOA Correction Adaptive Beamformer},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2022},
  doi = {10.1109/ISSCC42614.2022.9731571}
}

@inproceedings{AnandSubramanian_2024_143,
  author = {Anand Subramanian and Tanmay Halder and Laxmi Vivek Tripurari and Anand Kannan},
  title = {A 118.5dBA DR 3.3mW Audio ADC with a Class-B Resistor DAC, Non-Overlap DEM and Continuous-Time  Quantizer},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454526}
}

@inproceedings{JongmiLee_2024_144,
  author = {Jongmi Lee and Seong-Eun Cho and Jaehoon Lee and Yong Lim and Seunghyun Oh and Jongwoo Lee and Sung-Ung Kwak},
  title = {A 6th-Order Quadrature CTDSM using Double-OTA and Quadrature NSSAR with 171.3dB FoMs in 14nm},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2024},
  doi = {10.1109/ISSCC49657.2024.10454568}
}

@inproceedings{YaohuiLuan_2025_145,
  author = {Yaohui Luan and Xinhang Xu and Jihang Gao and Jiajia Cui and Zhuoyi Chen and Siyuan Ye and Ru Huang and Linxiao Shen},
  title = {A 12.2$\mu$W 99.6dB-SNDR 184.8dB-FOMS DT Zoom PPD $\Delta$$\Sigma$M with Gain-Embedded Bootstrapped Sampler},
  booktitle = {IEEE International Solid-State Circuits Conference (ISSCC)},
  year = {2025},
  doi = {10.1109/ISSCC49661.2025.10904732}
}

% --- NOVAS ENTRADAS ADICIONADAS AUTOMATICAMENTE ---
@inproceedings{Hammerschmied, series={ISSCC-97}, title={A MOSFET-only, 10 b, 200 ksample/s A/D converter capable of 12 b untrimmed linearity}, url={http://dx.doi.org/10.1109/ISSCC.1997.585301}, DOI={10.1109/isscc.1997.585301}, booktitle={1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Hammerschmied, C. and Qiuting Huang}, pages={132-133,}, collection={ISSCC-97} }

@inproceedings{Vorenkamp, series={ISSCC-97}, title={A 12 b 50 M sample/s cascaded folding and interpolating ADC}, url={http://dx.doi.org/10.1109/ISSCC.1997.585303}, DOI={10.1109/isscc.1997.585303}, booktitle={1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Vorenkamp, P. and Roovers, R.}, pages={134-135,}, collection={ISSCC-97} }

@inproceedings{Sung_Ung_Kwak, series={ISSCC-97}, title={A 15 b 5 MSample/s low-spurious CMOS ADC}, url={http://dx.doi.org/10.1109/ISSCC.1997.585309}, DOI={10.1109/isscc.1997.585309}, booktitle={1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Sung-Ung Kwak and Bang-Sup Song and Bacrania, K.}, pages={146-147,}, collection={ISSCC-97} }

@inproceedings{Senderowicz, series={ISSCC-97}, title={Low-voltage double-sampled ΣΔ converters}, url={http://dx.doi.org/10.1109/ISSCC.1997.585336}, DOI={10.1109/isscc.1997.585336}, booktitle={1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Senderowicz, D. and Nicollini, G. and Pernici, S. and Nagari, A. and Confalonieri, P. and Dallavalle, C.}, pages={210-211,}, collection={ISSCC-97} }

@inproceedings{Ong, series={ISSCC-97}, title={A two-path bandpass ΣΔ modulator for digital IF extraction at 20 MHz}, url={http://dx.doi.org/10.1109/ISSCC.1997.585337}, DOI={10.1109/isscc.1997.585337}, booktitle={1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Ong, A.K. and Wooley, B.A.}, pages={212-213,}, collection={ISSCC-97} }

@inproceedings{Ingino, series={ISSCC-98}, title={A continuously-calibrated 10 M sample/s 12 b 3.3 V ADC}, url={http://dx.doi.org/10.1109/ISSCC.1998.672409}, DOI={10.1109/isscc.1998.672409}, booktitle={1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)}, publisher={IEEE}, author={Ingino, J. and Wooley, B.}, pages={144-145,}, collection={ISSCC-98} }

@inproceedings{Flynn, series={ISSCC-98}, title={A 400 M sample/s 6b CMOS folding and interpolating ADC}, url={http://dx.doi.org/10.1109/ISSCC.1998.672412}, DOI={10.1109/isscc.1998.672412}, booktitle={1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)}, publisher={IEEE}, author={Flynn, M. and Sheahan, B.}, pages={150-151,}, collection={ISSCC-98} }

@inproceedings{Coban, series={ISSCC-99}, title={A 1.5 V 1.0 mW audio ΔΣ modulator with 98 dB dynamic range}, url={http://dx.doi.org/10.1109/ISSCC.1999.759091}, DOI={10.1109/isscc.1999.759091}, booktitle={1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278)}, publisher={IEEE}, author={Coban, A.L. and Alien, P.E.}, pages={50–51}, collection={ISSCC-99} }

@inproceedings{van_der_Ploeg, series={ISSCC-99}, title={A 3.3 V 10 b 25 Msample/s two-step ADC in 0.35 μm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.1999.759267}, DOI={10.1109/isscc.1999.759267}, booktitle={1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278)}, publisher={IEEE}, author={van der Ploeg, H. and Remmers, R.}, pages={318–319}, collection={ISSCC-99} }

@inproceedings{Hoogzaad, series={ISSCC-99}, title={A 65 mW 10 b 40 Msample/s BiCMOS Nyquist ADC in 0.8 mm/sup 2/}, url={http://dx.doi.org/10.1109/ISSCC.1999.759268}, DOI={10.1109/isscc.1999.759268}, booktitle={1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278)}, publisher={IEEE}, author={Hoogzaad, G. and Roovers, R.}, pages={320â€“321}, collection={ISSCC-99} }

@inproceedings{Tamba, series={ISSCC-99}, title={A CMOS 6 b 500 MSample/s ADC for a hard disk drive read channel}, url={http://dx.doi.org/10.1109/ISSCC.1999.759272}, DOI={10.1109/isscc.1999.759272}, booktitle={1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278)}, publisher={IEEE}, author={Tamba, Y. and Yamakido, K.}, pages={324â€“325}, collection={ISSCC-99} }

@inproceedings{Vleugels, series={ISSCC-01}, title={A 2.5 V broadband multi-bit ΣΔ modulator with 95 dB dynamic range}, url={http://dx.doi.org/10.1109/ISSCC.2001.912541}, DOI={10.1109/isscc.2001.912541}, booktitle={2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)}, publisher={IEEE}, author={Vleugels, K. and Rabii, S. and Wooley, B.A.}, pages={50-51,}, collection={ISSCC-01} }

@inproceedings{Yong_In_Park, series={ISSCC-01}, title={A 10 b 100 MSample/s CMOS pipelined ADC with 1.8 V power supply}, url={http://dx.doi.org/10.1109/ISSCC.2001.912573}, DOI={10.1109/isscc.2001.912573}, booktitle={2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)}, publisher={IEEE}, author={Yong-In Park and Karthikeyan, S. and Tsay, F. and Bartolome, E.}, pages={130-131,}, collection={ISSCC-01} }

@inproceedings{Van_Der_Ploeg, series={ISSCC-01}, title={A 2.5 V 12 b 54 MSample/s 0.25 Î¼m CMOS ADC in 1 mm/sup 2/}, url={http://dx.doi.org/10.1109/ISSCC.2001.912574}, DOI={10.1109/isscc.2001.912574}, booktitle={2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)}, publisher={IEEE}, author={Van Der Ploeg, H. and Hoogzaad, G. and Termeer, H.A.H. and Vertregt, M. and Roovers, R.L.J.}, pages={132-133,}, collection={ISSCC-01} }

@inproceedings{Kelly, series={ISSCC-01}, title={A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist}, url={http://dx.doi.org/10.1109/ISSCC.2001.912575}, DOI={10.1109/isscc.2001.912575}, booktitle={2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)}, publisher={IEEE}, author={Kelly, D. and Yang, W. and Mehr, I. and Sayuk, M. and Singer, L.}, pages={134-135,}, collection={ISSCC-01} }

@inproceedings{Waltari, series={ISSCC-023}, title={A self-calibrated pipeline ADC with 200MHz IF-sampling frontend}, volume={1}, url={http://dx.doi.org/10.1109/ISSCC.2002.993058}, DOI={10.1109/isscc.2002.993058}, booktitle={2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)}, publisher={IEEE}, author={Waltari, M. and Sumanen, L. and Korhonen, T. and Halonen, K.}, pages={314â€“469}, collection={ISSCC-023} }

@inproceedings{Feng_Chen, series={ISSCC-03}, title={A 1.5V 1mA 80dB passive ΣΔ ADC in 0.13μm digital CMOS process}, volume={1}, url={http://dx.doi.org/10.1109/ISSCC.2003.1234204}, DOI={10.1109/isscc.2003.1234204}, booktitle={2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.}, publisher={IEEE}, author={Feng Chen and Ramaswamy, S. and Bakkaloglu, B.}, pages={54–477}, collection={ISSCC-03} }

@inproceedings{Dezzani, series={ISSCC-03}, title={A 1.2-V dual-mode WCDMA/GPRS ΣΔ modulator}, volume={1}, url={http://dx.doi.org/10.1109/ISSCC.2003.1234206}, DOI={10.1109/isscc.2003.1234206}, booktitle={2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.}, publisher={IEEE}, author={Dezzani, A. and Andre, E.}, pages={58–59}, collection={ISSCC-03} }

@inproceedings{Yan, series={ISSCC-03}, title={A continuous-time ΣΔ modulator with 88dB dynamic range and 1.1MHz signal bandwidth}, volume={1}, url={http://dx.doi.org/10.1109/ISSCC.2003.1234208}, DOI={10.1109/isscc.2003.1234208}, booktitle={2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.}, publisher={IEEE}, author={Yan, S. and Sanchez-Sinencio, E.}, pages={62–478}, collection={ISSCC-03} }

@inproceedings{Tabatabaei, series={ISSCC-03}, title={A dual channel ΣΔ ADC with 40MHz aggregate signal bandwidth}, volume={1}, url={http://dx.doi.org/10.1109/ISSCC.2003.1234210}, DOI={10.1109/isscc.2003.1234210}, booktitle={2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.}, publisher={IEEE}, author={Tabatabaei, A. and Onodera, K. and Zargari, M. and Samavati, H. and Su, D.K.}, pages={66–478}, collection={ISSCC-03} }

@inproceedings{Sang_Min_Yoo, series={ISSCC-03}, title={A 10 b 150 MS/s 123 mW 0.18 μm CMOS pipelined ADC}, volume={1}, url={http://dx.doi.org/10.1109/ISSCC.2003.1234319}, DOI={10.1109/isscc.2003.1234319}, booktitle={2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.}, publisher={IEEE}, author={Sang-Min Yoo and Jong-Bum Park and Hee-Suk Yang and Hyuen-Hee Bae and Kyoung-Ho Moon and Ho-Jin Park and Seung-Hoon Lee and Jae-Hwui Kim}, pages={326–497}, collection={ISSCC-03} }

@inproceedings{Balmelli, series={ISSCC-04}, title={A 25 MS/s 14 b 200 mW ΣΔ modulator in 0.18 μm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2004.1332600}, DOI={10.1109/isscc.2004.1332600}, booktitle={2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)}, publisher={IEEE}, author={Balmelli, P. and Qiuting Huang}, pages={74–514}, collection={ISSCC-04} }

@inproceedings{Yao, series={ISSCC-04}, title={A 1 V 88 dB 20 kHz ΣΔ modulator in 90 nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2004.1332603}, DOI={10.1109/isscc.2004.1332603}, booktitle={2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)}, publisher={IEEE}, author={Yao, L. and Steyaert, M. and Sansen, W.}, pages={80–514}, collection={ISSCC-04} }

@inproceedings{Gaggl, series={ISSCC-04}, title={A power optimized 14-bit SC ΔΣ modulator for ADSL CO applications}, url={http://dx.doi.org/10.1109/ISSCC.2004.1332604}, DOI={10.1109/isscc.2004.1332604}, booktitle={2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)}, publisher={IEEE}, author={Gaggl, R. and Inversi, M. and Wiesbauer, A.}, pages={82–514}, collection={ISSCC-04} }

@inproceedings{Geelen, series={ISSCC-04}, title={An 8b 600MS/s 200mW CMOS folding A/D converter using an amplifier preset technique}, url={http://dx.doi.org/10.1109/ISSCC.2004.1332690}, DOI={10.1109/isscc.2004.1332690}, booktitle={2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)}, publisher={IEEE}, author={Geelen, G. and Paulus, E.}, pages={254â€“526}, collection={ISSCC-04} }

@inproceedings{Hernes, series={ISSCC-04}, title={A 1.2V 220MS/s 10b pipeline ADC implemented in 0.13μm digital CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2004.1332691}, DOI={10.1109/isscc.2004.1332691}, booktitle={2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)}, publisher={IEEE}, author={Hernes, B. and Briskemyr, A. and Andersen, T.N. and Telste, F. and Bonnerud, T.E. and Moldsvor, O.}, pages={256–526}, collection={ISSCC-04} }

@inproceedings{Limotyrakis, series={ISSCC-04}, title={A 150MS/s 8b 71mW time-interleaved ADC in 0.18μm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2004.1332692}, DOI={10.1109/isscc.2004.1332692}, booktitle={2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)}, publisher={IEEE}, author={Limotyrakis, S. and Kulchycki, S.D. and Su, D. and Wooley, B.A.}, pages={258–526}, collection={ISSCC-04} }

@inproceedings{Jiang_Yu, title={A low-power multi-bit ΔΣ modulator in 90nm digital cmos without DEM}, url={http://dx.doi.org/10.1109/ISSCC.2005.1493922}, DOI={10.1109/isscc.2005.1493922}, booktitle={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.}, publisher={IEEE}, author={Jiang Yu and Maloberti, F.}, pages={168–170} }

@inproceedings{Jinseok_Koh, title={A 66dB DR 1.2V 1.2mW single-amplifier double-ampling 2nd-order ΔΣ ADC for WCDMA in 90nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2005.1493923}, DOI={10.1109/isscc.2005.1493923}, booktitle={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.}, publisher={IEEE}, author={Jinseok Koh and Yunyoung Choi and Gomez, G.}, pages={170–172} }

@inproceedings{Wang, title={A 3.3mW 12MS/s 10b pipelined ADC in 90nm digital CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2005.1493977}, DOI={10.1109/isscc.2005.1493977}, booktitle={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.}, publisher={IEEE}, author={Wang, R. and Martin, K. and Johns, D. and Burra, G.}, pages={278â€“279} }

@inproceedings{Yoshioka, title={A 10b 125MS/s 40mW pipelined ADC in 0.18μm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2005.1493979}, DOI={10.1109/isscc.2005.1493979}, booktitle={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.}, publisher={IEEE}, author={Yoshioka, M. and Kudo, M. and Gotoh, K. and Watanabe, Y.}, pages={282–284} }

@inproceedings{Hwi_Cheol_Kim, title={A 30mW 8b 200MS/s pipelined CMOS ADC using a switched-opamp technique}, url={http://dx.doi.org/10.1109/ISSCC.2005.1493980}, DOI={10.1109/isscc.2005.1493980}, booktitle={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.}, publisher={IEEE}, author={Hwi-Cheol Kim and Deog-Kyoon Jeong and Wonchan Kim}, pages={284â€“286} }

@inproceedings{Dorrer, title={A 3mW 74dB SNR 2MHz CT ΔΣ ADC with a tracking-ADC-quantizer in 0.13μm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2005.1494084}, DOI={10.1109/isscc.2005.1494084}, booktitle={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.}, publisher={IEEE}, author={Dorrer, L. and Kuttner, F. and Greco, P. and Derksen, S.}, pages={492–494} }

@inproceedings{Fontaine, title={A low-noise low-voltage CT ΔΣ modulator with digital compensation of excess loop delay}, url={http://dx.doi.org/10.1109/ISSCC.2005.1494087}, DOI={10.1109/isscc.2005.1494087}, booktitle={ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.}, publisher={IEEE}, author={Fontaine, P. and Mohieldin, A.N. and Bellaouar, A.}, pages={498–500} }

@inproceedings{Mitteregger_2006, title={A 14b 20mW 640MHz CMOS CT /spl Delta//spl Sigma/ ADC with 20MHz Signal Bandwidth and 12b ENOB}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696042}, DOI={10.1109/isscc.2006.1696042}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Mitteregger, G. and Ebner, C. and Mechnig, S. and Blon, T. and Holuigue, C. and Romani, E. and Melodia, A. and Melini, V.}, year={2006} }

@inproceedings{Silva_2006, title={An 118dB DR CT IF-to-Baseband /spl Sigma//spl Delta/ Modulator for AM/FM/IBOC Radio Receivers}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696044}, DOI={10.1109/isscc.2006.1696044}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Silva, P.G.R. and Breems, L.J. and Makinwa, K.A.A. and Roovers, R. and Huijsing, J.H.}, year={2006}, pages={151â€“160} }

@inproceedings{Goes_2006, title={A 0.9V /spl Delta//spl Sigma/ Modulator with 80dB SNDR and 83dB DR Using a Single-Phase Technique}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696048}, DOI={10.1109/isscc.2006.1696048}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Goes, J. and Vaz, B. and Monteiro, R. and Paulino, N.}, year={2006}, pages={191â€“200} }

@inproceedings{Fujimoto_2006, title={An 80/100MS/s 76.3/70.1dB SNDR /spl Delta//spl Sigma/ ADC for Digital TV Receivers}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696049}, DOI={10.1109/isscc.2006.1696049}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Fujimoto, Y. and Kanazawa, Y. and Lore, P. and Miyamoto, M.}, year={2006}, pages={201â€“210} }

@inproceedings{Geelen_2006, title={A 90nm CMOS 1.2V 10b power and speed programmable pipelined ADC with 0.5pJ/conversion-step}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696118}, DOI={10.1109/isscc.2006.1696118}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Geelen, G. and Paulus, E. and Simanjuntak, D. and Pastoor, H. and Verlinden, R.}, year={2006}, pages={782â€“791} }

@inproceedings{Shimizu_2006, title={A 30mW 12b 40MS/s subranging ADC with a high-gain offset-canceling positive-feedback amplifier in 90nm digital CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696120}, DOI={10.1109/isscc.2006.1696120}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Shimizu, Y. and Murayama, S. and Kohhei Kudoh and Yatsuda, H. and Ogawa, A.}, year={2006}, pages={802â€“811} }

@inproceedings{Verma_2006, title={A 25/spl mu/W 100kS/s 12b ADC for wireless micro-sensor applications}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696122}, DOI={10.1109/isscc.2006.1696122}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Verma, N. and Chandrakasan, A.P.}, year={2006}, pages={822â€“831} }

@inproceedings{Ray_2006, title={A 13b linear 40MS/s pipelined ADC with self-configured capacitor matching}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696125}, DOI={10.1109/isscc.2006.1696125}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Ray, S. and Bang-Sup Song}, year={2006}, pages={852â€“861} }

@inproceedings{Schvan_2006, title={A 22GS/s 5b adc in 0.13/spl mu/m SiGe BiCMOS}, url={http://dx.doi.org/10.1109/ISSCC.2006.1696297}, DOI={10.1109/isscc.2006.1696297}, booktitle={2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Schvan, P. and Pollex, D. and Shing-Chi Wang and Falt, C. and Ben-Hamida, N.}, year={2006}, pages={2340â€“2349} }

@inproceedings{Breems_2007, title={A 56mW CT Quadrature Cascaded \&amp;\#x003A3;\&amp;\#x00394; Modulator with 77dB DR in a Near Zero-IF 20MHz Band}, url={http://dx.doi.org/10.1109/ISSCC.2007.373382}, DOI={10.1109/isscc.2007.373382}, booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Breems, L.J. and Rutten, R. and van Veldhoven, R. and van der Weide, G. and Termeer, H.}, year={2007}, month=feb, pages={238â€“599} }

@inproceedings{Christen_2007, title={A 0.13¿m CMOS EDGE/UMTS/WLAN Tri-Mode ¿¿ ADC with -92dB THD}, ISSN={0193-6530}, url={http://dx.doi.org/10.1109/ISSCC.2007.373383}, DOI={10.1109/isscc.2007.373383}, booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Christen, Thomas and Burger, Thomas and Huang, Qiuting}, year={2007}, month=feb, pages={240–599} }

@inproceedings{Hesener_2007, title={A 14b 40MS/s Redundant SAR ADC with 480MHz Clock in 0.13pm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2007.373387}, DOI={10.1109/isscc.2007.373387}, booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Hesener, M. and Eicher, T. and Hanneberg, A. and Herbison, D. and Kuttner, F. and Wenske, H.}, year={2007}, month=feb, pages={248â€“600} }

@inproceedings{Yoshioka_2007, title={A 0.8V 10b 8OMS/s 6.5mW Pipelined ADC with Regulated Overdrive Voltage Biasing}, url={http://dx.doi.org/10.1109/ISSCC.2007.373489}, DOI={10.1109/isscc.2007.373489}, booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Yoshioka, Masato and Kudo, Masahiro and Mori, Toshihiko and Tsukamoto, Sanroku}, year={2007}, month=feb, pages={452â€“614} }

@inproceedings{Huber_2007, title={A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2007.373490}, DOI={10.1109/isscc.2007.373490}, booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Huber, Dan J. and Chandler, Rodney J. and Abidi, Asad A.}, year={2007}, month=feb, pages={454â€“615} }

@inproceedings{Jeon_2007, title={A 4.7mW 0.32mm2 10b 30MS/s Pipelined ADC Without a Front-End S/H in 90nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2007.373491}, DOI={10.1109/isscc.2007.373491}, booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Jeon, Young-Deuk and Lee, Seung-Chul and Kim, Kwi-Dong and Kwon, Jong-Kee and Kim, Jongdae}, year={2007}, month=feb, pages={456â€“615} }

@inproceedings{Lee_2007, title={A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications}, url={http://dx.doi.org/10.1109/ISSCC.2007.373492}, DOI={10.1109/isscc.2007.373492}, booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Lee, Seung-Chul and Jeon, Young-Deuk and Kim, Kwi-Dong and Kwon, Jong-Kee and Kim, Jongdae and Moon, Jeong-Woong and Lee, Wooyol}, year={2007}, month=feb, pages={458â€“615} }

@inproceedings{Hsu_2007, title={An 11b 800MS/s Time-Interleaved ADC with Digital Background Calibration}, url={http://dx.doi.org/10.1109/ISSCC.2007.373495}, DOI={10.1109/isscc.2007.373495}, booktitle={2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers}, publisher={IEEE}, author={Hsu, Cheng-Chung and Huang, Fong-Ching and Shih, Chih-Yung and Huang, Chen-Chih and Lin, Ying-Hsi and Lee, Chao-Cheng and Razavi, Behzad}, year={2007}, month=feb, pages={464â€“615} }

@inproceedings{Chae_2008, title={A 0.7V 36μW 85dB-DR Audio ΔΣ Modulator Using Class-C Inverter}, url={http://dx.doi.org/10.1109/ISSCC.2008.4523271}, DOI={10.1109/isscc.2008.4523271}, booktitle={2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Chae, Youngcheol and Lee, Inhee and Han, Gunhee}, year={2008}, month=feb, pages={490–630} }

@inproceedings{Gregoire_2008, title={An Over-60dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp with 30dB Loop Gain}, url={http://dx.doi.org/10.1109/ISSCC.2008.4523296}, DOI={10.1109/isscc.2008.4523296}, booktitle={2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Gregoire, B. Robert and Moon, Un-Ku}, year={2008}, month=feb }

@inproceedings{Schvan_2008, title={A 24GS/s 6b ADC in 90nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2008.4523298}, DOI={10.1109/isscc.2008.4523298}, booktitle={2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Schvan, Peter and Bach, Jerome and Falt, Chris and Flemke, Philip and Gibbins, Robert and Greshishchev, Yuriy and Ben-Hamida, Naim and Pollex, Daniel and Sitch, John and Wang, Shing-Chi and Wolczanski, John}, year={2008}, month=feb, pages={544â€“634} }

@inproceedings{Shimizu_2008, title={A Split-Load Interpolation-Amplifier-Array 300MS/s 8b Subranging ADC in 90nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2008.4523302}, DOI={10.1109/isscc.2008.4523302}, booktitle={2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Shimizu, Yasuhide and Murayama, Shigemitsu and Kudoh, Kohhei and Yatsuda, Hiroaki}, year={2008}, month=feb, pages={552â€“635} }

@inproceedings{Devarajan_2009, title={A 16b 125MS/s 385mW 78.7dB SNR CMOS pipeline ADC}, url={http://dx.doi.org/10.1109/ISSCC.2009.4977320}, DOI={10.1109/isscc.2009.4977320}, booktitle={2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Devarajan, S. and Singer, L. and Kelly, D. and Decker, S. and Kamath, A. and Wilkins, P.}, year={2009}, month=feb, pages={86-87,87a} }

@inproceedings{Sheng_Jui_Huang_2009, title={A 1.2V 2MHz BW 0.084mm\&lt;sup\&gt;2\&lt;/sup\&gt; CT \&amp;\#x0394;\&amp;\#x03A3; ADC with \&amp;\#x2212;97.7dBc THD and 80dB DR using low-latency DEM}, url={http://dx.doi.org/10.1109/ISSCC.2009.4977363}, DOI={10.1109/isscc.2009.4977363}, booktitle={2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers}, publisher={IEEE}, author={Sheng-Jui Huang and Yung-Yu Lin}, year={2009}, month=feb, pages={172-173,173a} }

@inproceedings{Huang_2010, title={A 10b 100MS/s 4.5mW pipelined ADC with a time sharing technique}, url={http://dx.doi.org/10.1109/ISSCC.2010.5433927}, DOI={10.1109/isscc.2010.5433927}, booktitle={2010 IEEE International Solid-State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Huang, Yen-Chuan and Lee, Tai-Cheng}, year={2010}, month=feb, pages={300â€“301} }

@inproceedings{Liu_2010, title={A 12b 22.5/45MS/s 3.0mW 0.059mm\&lt;sup\&gt;2\&lt;/sup\&gt; CMOS SAR ADC achieving over 90dB SFDR}, url={http://dx.doi.org/10.1109/ISSCC.2010.5433830}, DOI={10.1109/isscc.2010.5433830}, booktitle={2010 IEEE International Solid-State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Liu, Wenbo and Huang, Pingli and Chiu, Yun}, year={2010}, month=feb, pages={380â€“381} }

@inproceedings{Yoshioka_2010, title={A 10b 50MS/s 820\&amp;\#x00B5;W SAR ADC with on-chip digital calibration}, url={http://dx.doi.org/10.1109/ISSCC.2010.5433965}, DOI={10.1109/isscc.2010.5433965}, booktitle={2010 IEEE International Solid-State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Yoshioka, Masato and Ishikawa, Kiyoshi and Takayama, Takeshi and Tsukamoto, Sanroku}, year={2010}, month=feb, pages={384â€“385} }

@inproceedings{Wei_2011, title={A 0.024mm\&lt;sup\&gt;2\&lt;/sup\&gt; 8b 400MS/s SAR ADC with 2b/cycle and resistive DAC in 65nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2011.5746276}, DOI={10.1109/isscc.2011.5746276}, booktitle={2011 IEEE International Solid-State Circuits Conference}, publisher={IEEE}, author={Wei, Hegong and Chan, Chi-Hang and Chio, U-Fat and Sin, Sai-Weng and Seng-Pan, U and Martins, Rui and Maloberti, Franco}, year={2011}, month=feb, pages={188â€“190} }

@inproceedings{Michel_2011, title={A 250mV 7.5\&amp;\#x03BC;W 61dB SNDR CMOS SC \&amp;\#x0394;\&amp;\#x03A3; modulator using a near-threshold-voltage-biased CMOS inverter technique}, url={http://dx.doi.org/10.1109/ISSCC.2011.5746404}, DOI={10.1109/isscc.2011.5746404}, booktitle={2011 IEEE International Solid-State Circuits Conference}, publisher={IEEE}, author={Michel, Fridolin and Steyaert, Michiel}, year={2011}, month=feb, pages={476â€“478} }

@inproceedings{Chai_2012, title={A 5.37mW 10b 200MS/s dual-path pipelined ADC}, url={http://dx.doi.org/10.1109/ISSCC.2012.6177091}, DOI={10.1109/isscc.2012.6177091}, booktitle={2012 IEEE International Solid-State Circuits Conference}, publisher={IEEE}, author={Chai, Yun and Wu, Jieh-Tsorng}, year={2012}, month=feb, pages={462â€“464} }

@inproceedings{Malki_2012, title={A 70dB DR 10b 0-to-80MS/s current-integrating SAR ADC with adaptive dynamic range}, url={http://dx.doi.org/10.1109/ISSCC.2012.6177095}, DOI={10.1109/isscc.2012.6177095}, booktitle={2012 IEEE International Solid-State Circuits Conference}, publisher={IEEE}, author={Malki, Badr and Yamamoto, Takaya and Verbruggen, Bob and Wambacq, Piet and Craninckx, Jan}, year={2012}, month=feb, pages={470â€“472} }

@inproceedings{Harpe_2012, title={A 7-to-10b 0-to-4MS/s flexible SAR ADC with 6.5-to-16fJ/conversion-step}, url={http://dx.doi.org/10.1109/ISSCC.2012.6177096}, DOI={10.1109/isscc.2012.6177096}, booktitle={2012 IEEE International Solid-State Circuits Conference}, publisher={IEEE}, author={Harpe, Pieter and Zhang, Yan and Dolmans, Guido and Philips, Kathleen and De Groot, Harmke}, year={2012}, month=feb, pages={472â€“474} }

@inproceedings{Harpe_2013, title={A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with Data-Driven Noise Reduction}, url={http://dx.doi.org/10.1109/ISSCC.2013.6487730}, DOI={10.1109/isscc.2013.6487730}, booktitle={2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers}, publisher={IEEE}, author={Harpe, Pieter and Cantatore, Eugenio and van Roermund, Arthur}, year={2013}, month=feb, pages={270â€“271} }

@inproceedings{Chang_Yuan_Liou_2013, title={A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2013.6487735}, DOI={10.1109/isscc.2013.6487735}, booktitle={2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers}, publisher={IEEE}, author={Chang-Yuan Liou and Chih-Cheng Hsieh}, year={2013}, month=feb, pages={280â€“281} }

@inproceedings{Janssen_2013, title={An 11b 3.6GS/s time-interleaved SAR ADC in 65nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2013.6487816}, DOI={10.1109/isscc.2013.6487816}, booktitle={2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers}, publisher={IEEE}, author={Janssen, E. and Doris, K. and Zanikopoulos, A. and Murroni, A. and van der Weide, G. and Yu Lin and Alvado, L. and Darthenay, F. and Fregeais, Y.}, year={2013}, month=feb, pages={464â€“465} }

@inproceedings{Kapusta_2013, title={A 14b 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2013.6487820}, DOI={10.1109/isscc.2013.6487820}, booktitle={2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers}, publisher={IEEE}, author={Kapusta, R. and Junhua Shen and Decker, S. and Hongxing Li and Ibaragi, E.}, year={2013}, month=feb, pages={472â€“473} }

@inproceedings{Harpe_2014, title={11.1 An oversampled 12/14b SAR ADC with noise reduction and linearity enhancements achieving up to 79.1dB SNDR}, url={http://dx.doi.org/10.1109/ISSCC.2014.6757396}, DOI={10.1109/isscc.2014.6757396}, booktitle={2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)}, publisher={IEEE}, author={Harpe, Pieter and Cantatore, Eugenio and van Roermund, Arthur}, year={2014}, month=feb }

@inproceedings{Yaul_2014, title={11.3 A 10b 0.6nW SAR ADC with data-dependent energy savings using LSB-first successive approximation}, url={http://dx.doi.org/10.1109/ISSCC.2014.6757398}, DOI={10.1109/isscc.2014.6757398}, booktitle={2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)}, publisher={IEEE}, author={Yaul, Frank M. and Chandrakasan, Anantha P.}, year={2014}, month=feb, pages={198â€“199} }

@inproceedings{Boo_2015, title={15.6 12b 250MS/S pipelined ADC with virtual ground reference buffers}, url={http://dx.doi.org/10.1109/ISSCC.2015.7063036}, DOI={10.1109/isscc.2015.7063036}, booktitle={2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers}, publisher={IEEE}, author={Boo, Hyun H. and Boning, Duane S. and Lee, Hae-Seung}, year={2015}, month=feb, pages={1â€“3} }

@inproceedings{Harpe_2015, title={21.2 A 3nW signal-acquisition IC integrating an amplifier with 2.1 NEF and a 1.5fJ/conv-step ADC}, url={http://dx.doi.org/10.1109/ISSCC.2015.7063086}, DOI={10.1109/isscc.2015.7063086}, booktitle={2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers}, publisher={IEEE}, author={Harpe, Pieter and Gao, Hao and van Dommele, Rainier and Cantatore, Eugenio and van Roermund, Arthur}, year={2015}, month=feb, pages={1â€“3} }

@inproceedings{Ding_2015, title={26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme}, url={http://dx.doi.org/10.1109/ISSCC.2015.7063125}, DOI={10.1109/isscc.2015.7063125}, booktitle={2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers}, publisher={IEEE}, author={Ding, Ming and Harpe, Pieter and Liu, Yao-Hong and Busze, Benjamin and Philips, Kathleen and de Groot, Harmke}, year={2015}, month=feb, pages={1â€“3} }

@inproceedings{Chan_2015, title={26.5 A 5.5mW 6b 5GS/S 4\&amp;\#x00D7;-lnterleaved 3b/cycle SAR ADC in 65nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2015.7063128}, DOI={10.1109/isscc.2015.7063128}, booktitle={2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers}, publisher={IEEE}, author={Chan, Chi-Hang and Zhu, Yan and Sin, Sai-Weng and Seng-Pan, U and Martins, R. P.}, year={2015}, month=feb, pages={1â€“3} }

@inproceedings{Hong_2015, title={A 2.6b/cycle-Architecture-Based 10b 1.7GS/s 15.4mW 4x-Time-Interleaved SAR ADC with a Multistep Hardware-Retirement Technique}, url={http://dx.doi.org/10.1109/ISSCC.2015.7063130}, DOI={10.1109/isscc.2015.7063130}, booktitle={2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers}, publisher={IEEE}, author={Hong, Hyeok-Ki and Kang, Hyun-Wook and Jo, Dong-Shin and Lee, Dong-Suk and You, Yong-Sang and Lee, Yong-Hee and Park, Ho-Jin and Ryu, Seung-Tak}, year={2015}, month=feb, pages={1â€“3} }

@inproceedings{Choo_2016, title={27.3 Area-efficient 1GS/s 6b SAR ADC with charge-injection-cell-based DAC}, url={http://dx.doi.org/10.1109/ISSCC.2016.7418106}, DOI={10.1109/isscc.2016.7418106}, booktitle={2016 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Choo, Kyojin D. and Bell, John and Flynn, Michael P}, year={2016}, month=jan, pages={460â€“461} }

@inproceedings{Liu_2016, title={27.4 A 0.35mW 12b 100MS/s SAR-assisted digital slope ADC in 28nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2016.7418107}, DOI={10.1109/isscc.2016.7418107}, booktitle={2016 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Liu, Chun-Cheng}, year={2016}, month=jan, pages={462â€“463} }

@inproceedings{Lin_2016, title={27.7 A 10b 2.6GS/s time-interleaved SAR ADC with background timing-skew calibration}, url={http://dx.doi.org/10.1109/ISSCC.2016.7418110}, DOI={10.1109/isscc.2016.7418110}, booktitle={2016 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Lin, Chin-Yu and Wei, Yen-Hsin and Lee, Tai-Cheng}, year={2016}, month=jan, pages={468â€“469} }

@inproceedings{Yoshioka_2017, title={28.7 A 0.7V 12b 160MS/s 12.8fJ/conv-step pipelined-SAR ADC in 28nm CMOS with digital amplifier technique}, url={http://dx.doi.org/10.1109/ISSCC.2017.7870469}, DOI={10.1109/isscc.2017.7870469}, booktitle={2017 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Yoshioka, Kentaro and Sugimoto, Tomohiko and Waki, Naoya and Kim, Sinnyoung and Kurose, Daisuke and Ishii, Hirotomo and Furuta, Masanori and Sai, Akihide and Itakura, Tetsuro}, year={2017}, month=feb, pages={478â€“479} }

@inproceedings{Vogelmann_2018, title={A 1.1mW 200kS/s incremental ΔΣ ADC with a DR of 91.5dB using integrator slicing for dynamic power reduction}, url={http://dx.doi.org/10.1109/ISSCC.2018.8310271}, DOI={10.1109/isscc.2018.8310271}, booktitle={2018 IEEE International Solid - State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Vogelmann, Patrick and Haas, Michael and Ortmanns, Maurits}, year={2018}, month=feb, pages={236–238} }

@inproceedings{Hershberg_2019, title={3.1 A 3.2GS/s 10 ENOB 61mW Ringamp ADC in 16nm with Background Monitoring of Distortion}, url={http://dx.doi.org/10.1109/ISSCC.2019.8662290}, DOI={10.1109/isscc.2019.8662290}, booktitle={2019 IEEE International Solid- State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Hershberg, Benjamin and Dermit, Davide and Liempd, Barend van and Martens, Ewout and Markulic, Nereo and Lagos, Jorge and Craninckx, Jan}, year={2019}, month=feb, pages={58â€“60} }

@inproceedings{Zhang_2019, title={3.5 A 0.6V 13b 20MS/s Two-Step TDC-Assisted SAR ADC with PVT Tracking and Speed-Enhanced Techniques}, url={http://dx.doi.org/10.1109/ISSCC.2019.8662350}, DOI={10.1109/isscc.2019.8662350}, booktitle={2019 IEEE International Solid- State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Zhang, Minglei and Chan, Chi-Hang and Zhu, Yan and Martins, Rui P.}, year={2019}, month=feb, pages={66â€“68} }

@inproceedings{Lin_2019, title={20.2 A 40MHz-BW 320MS/s Passive Noise-Shaping SAR ADC With Passive Signal-Residue Summation in 14nm FinFET}, url={http://dx.doi.org/10.1109/ISSCC.2019.8662299}, DOI={10.1109/isscc.2019.8662299}, booktitle={2019 IEEE International Solid- State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Lin, Ying-Zu and Lin, Chin-Yu and Tsou, Shan-Chih and Tsai, Chih-Hou and Lu, Chao-Hsin}, year={2019}, month=feb }

@inproceedings{Lo_2019, title={20.4 An 8 × - OSR 25MHz-BW 79.4dB/74dB DR/SNDR CT Δ σ Modulator Using 7b Linearized Segmented DACs with Digital Noise-Coupling-Compensation Filter in 7nm FinFET CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2019.8662371}, DOI={10.1109/isscc.2019.8662371}, booktitle={2019 IEEE International Solid- State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Lo, Tien-Yu and Weng, Chan-Hsiang and Hsieh, Hung-Yi and Shu, Yun-Shiang and Chiu, Pao-Cheng}, year={2019}, month=feb }

@inproceedings{Qi_2019, title={20.5 A 76.6dB-SNDR 50MHz-BW 29.2mW Noise-Coupling-Assisted CT Sturdy MASH ΔΣ Modulator with 1.5b/4b Quantizers in 28nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC.2019.8662529}, DOI={10.1109/isscc.2019.8662529}, booktitle={2019 IEEE International Solid- State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Qi, Liang and Jain, Ankesh and Jiang, Dongyang and Sin, Sai-Weng and Martins, Rui P. and Ortmanns, Maurits}, year={2019}, month=feb, pages={336–338} }

@inproceedings{Wang_2019, title={20.6 An 80MHz-BW 31.9fJ/conv-step Filtering ΔΣ ADC with a Built-In DAC-Segmentation/ELD-Compensation 6b 960MS/s SAR-Quantizer in 28nm LP for 802.11ax Applications}, url={http://dx.doi.org/10.1109/ISSCC.2019.8662416}, DOI={10.1109/isscc.2019.8662416}, booktitle={2019 IEEE International Solid- State Circuits Conference - (ISSCC)}, publisher={IEEE}, author={Wang, Chi-Yun and Tsai, Jen-Huan and Su, Sheng-Yuan and Tsai, Jen-Che and Chen, Jhy-Rong and Lou, Chih-Hong}, year={2019}, month=feb, pages={338–340} }

@inproceedings{Segal_2022, title={A 1.41pJ/b 224Gb/s PAM-4 SerDes Receiver with 31dB Loss Compensation}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731794}, DOI={10.1109/isscc42614.2022.9731794}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Segal, Yoav and Laufer, Amir and Khairi, Ahmad and Krupnik, Yoel and Cusmai, Marco and Levin, Itamar and Gordon, Ari and Sabag, Yaniv and Rahinski, Vitali and Ori, Gadi and Familia, Noam and Litski, Stas and Warshavsky, Tali and Virobnik, Udi and Horwitz, Yeshayahu and Balankutty, Ajay and Kiran, Shiva and Palermo, Samuel and Li, Peng Mike and Cohen, Ariel}, year={2022}, month=feb }

@inproceedings{Liu_2022, title={A 10GS/s 8b 25fJ/c-s 2850um2 Two-Step Time-Domain ADC Using Delay-Tracking Pipelined-SAR TDC with 500fs Time Step in 14nm CMOS Technology}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731625}, DOI={10.1109/isscc42614.2022.9731625}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Liu, Juzheng and Hassanpourghadi, Mohsen and Chen, Mike Shuo-Wei}, year={2022}, month=feb, pages={160â€“162} }

@inproceedings{Wang_2022, title={A 0.82mW 14b 130MS/S Pipelined-SAR ADC With a Distributed Averaging Correlated Level Shifting (DACLS) Ringamp and Bypass-Window Backend}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731546}, DOI={10.1109/isscc42614.2022.9731546}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Wang, Jia-Ching and Kuo, Tai-Haur}, year={2022}, month=feb, pages={162â€“164} }

@inproceedings{Zhan_2022, title={A 0.004mm2 200MS/S Pipelined SAR ADC with kT/C Noise Cancellation and Robust Ring-Amp}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731599}, DOI={10.1109/isscc42614.2022.9731599}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Zhan, Mingtao and Jie, Lu and Tang, Xiyuan and Sun, Nan}, year={2022}, month=feb, pages={164â€“166} }

@inproceedings{Zhao_2022, title={A 0.97mW 260MS/s 12b Pipelined-SAR ADC with Ring-TDC-Based Fine Quantizer for PVT Robust Automatic Cross-Domain Scale Alignment}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731702}, DOI={10.1109/isscc42614.2022.9731702}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Zhao, Haoyi and Dai, Fa Foster}, year={2022}, month=feb }

@inproceedings{Pochet_2022, title={A 4.4μW 2.5kHz-BW 92.1dB-SNDR 3rd-Order VCO-Based ADC With Pseudo Virtual Ground Feedforward Linearization}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731549}, DOI={10.1109/isscc42614.2022.9731549}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Pochet, Corentin and Hall, Drew A.}, year={2022}, month=feb, pages={408–410} }

@inproceedings{Hu_2022, title={A 2.87Î¼W 1kHz-BW 94.0dB-SNDR 2-0 MASH ADC Using FIA with Dynamic-Body-Biasing Assisted CLS Technique}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731544}, DOI={10.1109/isscc42614.2022.9731544}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Hu, Yaopeng and Zhao, Yibo and Qu, Wanyuan and Ye, Le and Zhao, Menglian and Tan, Zhichao}, year={2022}, month=feb }

@inproceedings{Lee_2022, title={A 0.0375mm2 203.5µW 108.8dB DR DT Single-Loop DSM Audio ADC Using a Single-Ended Ring-Amplifier-Based Integrator in 180nm CMOS}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731606}, DOI={10.1109/isscc42614.2022.9731606}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Lee, Calvin Yoji and Moon, Un-Ku}, year={2022}, month=feb, pages={412–414} }

@inproceedings{Kang_2022, title={A Multimode 157μW 4-Channel 80dBA-SNDR Speech-Recognition Frontend With Self-DOA Correction Adaptive Beamformer}, url={http://dx.doi.org/10.1109/ISSCC42614.2022.9731571}, DOI={10.1109/isscc42614.2022.9731571}, booktitle={2022 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Kang, Taewook and Lee, Seungjong and Song, Seungheun and Haghighat, Mohammad R. and Flynn, Michael P.}, year={2022}, month=feb, pages={500–502} }

@inproceedings{Hsieh_2023, title={A 1.8GHz 12b Pre-Sampling Pipelined ADC with Reference Buffer and OP Power Relaxations}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067258}, DOI={10.1109/isscc42615.2023.10067258}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Hsieh, Sung-En and Wu, Tzu-Chien and Hou, Chun-Chih}, year={2023}, month=feb, pages={166â€“168} }

@inproceedings{Hao_2023, title={10.2 A Single-Channel 2.6GS/s 10b Dynamic Pipelined ADC with Time-Assisted Residue Generation Scheme Achieving Intrinsic PVT Robustness}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067822}, DOI={10.1109/isscc42615.2023.10067822}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Hao, Junyan and Zhang, Minglei and Zhang, Yanbo and Liu, Shubin and Zhu, Zhangming and Zhu, Yan and Chan, Chi-Hang and Martins, R. P.}, year={2023}, month=feb, pages={168â€“170} }

@inproceedings{Cao_2023, title={10.3 A Single-Channel 12b 2GS/s PVT-Robust Pipelined ADC with Critically Damped Ring Amplifier and Time-Domain Quantizer}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067687}, DOI={10.1109/isscc42615.2023.10067687}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Cao, Yuefeng and Zhang, Minglei and Zhu, Yan and Chan, Chi-Hang and Martins, R. P.}, year={2023}, month=feb }

@inproceedings{Li_2023, title={10.4 A Rail-to-Rail 12MS 91.3dB SNDR 94.1dB DR Two-Step SAR ADC with Integrated Input Buffer Using Predictive Level-Shifting}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067703}, DOI={10.1109/isscc42615.2023.10067703}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Li, Manxin and Lee, Calvin Yoji and ElShater, Ahmed and Miyahara, Yuichi and Sobue, Kazuki and Tomioka, Koji and Moon, Un-Ku}, year={2023}, month=feb }

@inproceedings{Zhang_2023, title={10.5 A 25MHz-BW 77.2dB-SNDR 2nd-Order Gain-Error-Shaping and NS Pipelined SAR ADC Based on a Quantization-Prediction-Unrolled Scheme}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067438}, DOI={10.1109/isscc42615.2023.10067438}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Zhang, Hongshuai and Zhu, Yan and Chan, Chi-Hang and Martins, R. P.}, year={2023}, month=feb, pages={174â€“176} }

@inproceedings{Zhao_2023, title={17.1 A 2x-lnterleaved 9b 2.8G8S/s 5b/cycle SAR ADC with Linearized Configurable V2T Buffer Achieving \&gt;50dB SNDR at 3GHz Input}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067627}, DOI={10.1109/isscc42615.2023.10067627}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Zhao, Hongzhi and Zhang, Minglei and Zhu, Yan and Chan, Chi-Hang and Martins, R. P.}, year={2023}, month=feb }

@inproceedings{Yonar_2023, title={An 8b 1.0-to-1.25GS/s 0.7-to-0.8V Single-Stage Time-Based Gated-Ring-Oscillator ADC with $2\times$ Interpolating Sense-Amplifier-Latches}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067745}, DOI={10.1109/isscc42615.2023.10067745}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Yonar, Abdullah Serdar and Francese, Pier Andrea and Brändli, Matthias and Kossel, Marcel and Prathapan, Mridula and Morf, Thomas and Ruffino, Andrea and Jang, Taekwang}, year={2023}, month=feb, pages={1–3} }

@inproceedings{Kumar_2023, title={A 750mW 24GS/s 12b Time-Interleaved ADC for Direct RF Sampling in Modern Wireless Systems}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067793}, DOI={10.1109/isscc42615.2023.10067793}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Kumar, Sandeep Santhosh and Kudo, Masahiro and Cretu, Vlad and Morineau, Antoine and Matsuda, Atsushi and Yoshida, Minori and Marutani, Masazumi and Maniyar, Aadil Hussain and Kumar, Jay}, year={2023}, month=feb }

@inproceedings{Zhan_2023, title={17.5 A 10mW 10-ENOB 1GS/s Ring-Amp-Based Pipelined TI-SAR ADC with Split MDAC and Switched Reference Decoupling Capacitor}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067475}, DOI={10.1109/isscc42615.2023.10067475}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Zhan, Mingtao and Jie, Lu and Sun, Nan}, year={2023}, month=feb, pages={272â€“274} }

@inproceedings{Wang_2023, title={A 7b 4.5GS/s 4Ã— Interleaved SAR ADC with Fully On-Chip Background Timing Skew Calibration}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067573}, DOI={10.1109/isscc42615.2023.10067573}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Wang, Yi-Hu and Chang, Soon-Jyh}, year={2023}, month=feb }

@inproceedings{Agrawal_2023, title={18.2 A 128Gb/s 1.95pJ/b D-Band Receiver with Integrated PLL and ADC in 22nm FinFET}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067439}, DOI={10.1109/isscc42615.2023.10067439}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Agrawal, Abhishek and Whitcombe, Amy and Shin, Woorim and Bhat, Ritesh and Kundu, Somnath and Sagazio, Peter and Chandrakumar, Hariprasad and Brown, Thomas and Carlton, Brent and Hull, Christopher and Callender, Steven and Pellerano, Stefano}, year={2023}, month=feb, pages={284â€“286} }

@inproceedings{Kim_2023, title={32.4 A 1V-Supply $1.85\mathrm{V}_{\text{PP}}$ -Input-Range 1kHz-BW 181.9dB-FOMDR179.4dB-FOMSNDR 2nd-Order Noise-Shaping SAR-ADC with Enhanced Input Impedance in 0.18μm CMOS}, url={http://dx.doi.org/10.1109/ISSCC42615.2023.10067844}, DOI={10.1109/isscc42615.2023.10067844}, booktitle={2023 IEEE International Solid- State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Kim, Geunha and Lee, Sehwan and Seol, Taeryoung and Baik, Seungyeob and Shin, Yeonjae and Kim, Gain and Yoon, Jong-Hyeok and George, Arup K. and Lee, Junghyup}, year={2023}, month=feb, pages={484–486} }

@inproceedings{Lee_2024, title={3.9 A 1.2V High-Voltage-Tolerant Bootstrapped Analog Sampler in 12-bit SAR ADC Using 3nm GAA’s 0.7V Thin-Gate-Oxide Transistor}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454351}, DOI={10.1109/isscc49657.2024.10454351}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Lee, Sangheon and Park, Jinwoo and Park, Junsang and Lee, Sangkyu and Lee, Jungho and Cho, Youngjae and Choi, Michael and Shin, Jongshin}, year={2024}, month=feb, pages={70–72} }

@inproceedings{Ye_2024, title={9.1 A 2mW 70.7dB SNDR 200MS/s Pipelined-SAR ADC with Continuous-Time SAR-Assisted Detect-and-Skip and Open-then-Close Correlated Level Shifting}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454412}, DOI={10.1109/isscc49657.2024.10454412}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Ye, Siyuan and Shen, Linxiao and Gao, Jihang and Li, Jie and Chen, Zhuoyi and Xu, Xinhang and Cui, Jiajia and Zhang, Hao and Zhang, Xing and Ye, Le and Huang, Ru}, year={2024}, month=feb, pages={168â€“170} }

@inproceedings{Lim_2024, title={9.2 A 2.08mW 64.4dB SNDR 400MS/s 12b Pipelined-SAR ADC using Mismatch and PVT Variation Tolerant Dynamically Biased Ring Amplifier in 8nm}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454422}, DOI={10.1109/isscc49657.2024.10454422}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Lim, Yong and Lee, Jaehoon and Lee, Jongmi and Lim, Kwangmin and Oh, Seunghyun and Lee, Jongwoo and Kwak, Sung-Ung}, year={2024}, month=feb, pages={170â€“172} }

@inproceedings{He_2024, title={9.3 A 71dB SNDR 200MHz BW Interleaved Pipe-SAR ADC with a Shared Residue Integrating Amplifier Achieving 173dB FoMs}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454431}, DOI={10.1109/isscc49657.2024.10454431}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={He, Xiyu and Gu, Mingyang and Jiang, Hanjun and Zhong, Yi and Sun, Nan and Jie, Lu}, year={2024}, month=feb, pages={172â€“174} }

@inproceedings{Chen_2024, title={9.4 A 182.3dB FoMs 50MS/s Pipelined-SAR ADC using Cascode Capacitively Degenerated Dynamic Amplifier and MSB Pre-Conversion Technique}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454297}, DOI={10.1109/isscc49657.2024.10454297}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Chen, Zhuoyi and Shen, Linxiao and Ye, Siyuan and Gao, Jihang and Li, Jie and Cui, Jiajia and Xu, Xinhang and Luan, Yaohui and Zhang, Hao and Ye, Le and Huang, Ru}, year={2024}, month=feb, pages={174â€“176} }

@inproceedings{Subramanian_2024, title={9.5 A 118.5dBA DR 3.3mW Audio ADC with a Class-B Resistor DAC, Non-Overlap DEM and Continuous-Time Quantizer}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454526}, DOI={10.1109/isscc49657.2024.10454526}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Subramanian, Anand and Halder, Tanmay and Tripurari, Laxmi Vivek and Kannan, Anand}, year={2024}, month=feb, pages={176â€“178} }

@inproceedings{Cheng_2024, title={9.7 A 94.3dB SNDR 184dB FoMs 4th-Order Noise-Shaping SAR ADC with Dynamic-Amplifier-Assisted Cascaded Integrator}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454362}, DOI={10.1109/isscc49657.2024.10454362}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Cheng, Kai-Cheng and Chang, Soon-Jyh and Chen, Chung-Chieh and Hung, Shuo-Hong}, year={2024}, month=feb, pages={180â€“182} }

@inproceedings{Bodnar_2024, title={9.8 A 9.3nV/rtHz 20b 40MS/s 94.2dB DR Signal-Chain Friendly Precision SAR Converter}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454329}, DOI={10.1109/isscc49657.2024.10454329}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Bodnar, Rares and Kennedy, Henry and Hurrell, Christopher P and Ahmad, Asif and Vickery, Mark and Smithers, Luke and Buckley, William and Dutt, Monsoon and Delizia, Pasquale and Hummerston, Derek and Czapor, Pawel}, year={2024}, month=feb, pages={182â€“184} }

@inproceedings{Cao_2024, title={22.1 A 12GS/s 12b 4× Time-Interleaved Pipelined ADC with Comprehensive Calibration of TI Errors and Linearized Input Buffer}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454350}, DOI={10.1109/isscc49657.2024.10454350}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Cao, Yuefeng and Zhang, Minglei and Zhu, Yan and Martins, R. P. and Chan, Chi-Hang}, year={2024}, month=feb, pages={388–390} }

@inproceedings{Patil_2024, title={22.2 A 700MHZ-BW âˆ’164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time Pipelined ADC with On-Chip Digital Reconstruction Achieving \&lt;-85dBFS HD3 using Digital Cancellation of DAC Errors}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454477}, DOI={10.1109/isscc49657.2024.10454477}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Patil, Sharvil and Ganesan, Asha and Shibata, Hajime and Kozlov, Victor and Taylor, Gerry and Yu, Qingnan and Li, Zhao and Lulec, Zeynep and Vasilakopoulos, Konstantinos and Shrestha, Prawal and Paterson, Donald and Theertham, Raviteja and Chowdhury, Aseer}, year={2024}, month=feb }

@inproceedings{Whitcombe_2024, title={22.3 A 76mW 40GS/s 7b Time-Interleaved Hybrid Voltage/Time-Domain ADC with Common-Mode Input Tracking}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454355}, DOI={10.1109/isscc49657.2024.10454355}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Whitcombe, Amy and Kundu, Somnath and Chandrakumar, Hariprasad and Agrawal, Abhishek and Brown, Thomas and Callender, Steven and Carlton, Brent and Pellerano, Stefano}, year={2024}, month=feb }

@inproceedings{Tao_2024, title={22.4 A 4.8GS/s 7-ENoB Time-Interleaved SAR ADC with Dither-Based Background Timing-Skew Calibration and Bit-Distribution-Based Background Ping-Pong Comparator Offset Calibration}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454299}, DOI={10.1109/isscc49657.2024.10454299}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Tao, Yunsong and Gu, Mingyang and Chi, Baoyong and Zhong, Yi and Jie, Lu and Sun, Nan}, year={2024}, month=feb, pages={394â€“396} }

@inproceedings{Martens_2024, title={22.5 A 42GS/s 7b 16nm Massively Time-Interleaved Slope-ADC}, url={http://dx.doi.org/10.1109/ISSCC49657.2024.10454361}, DOI={10.1109/isscc49657.2024.10454361}, booktitle={2024 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Martens, Ewout and Cooman, Adam and Renukaswamy, Pratap and Nagata, Shun and Park, Sehoon and Lagos, Jorge and Markulic, Nereo and Craninckx, Jan}, year={2024}, month=feb, pages={396â€“398} }

@inproceedings{Lee_2025, title={7.5 A 353mW 112Gb/s Discrete Multitone Wireline Receiver Datapath with Time-Based ADC in 5nm FinFET}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904707}, DOI={10.1109/isscc49661.2025.10904707}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Lee, Jaewon and Francese, Pier-Andrea and Brändli, Matthias and Morf, Thomas and Kossel, Marcel and Jang, Seoyoung and Kim, Gain}, year={2025}, month=feb, pages={144–146} }

@inproceedings{Xu_2025, title={15.5 Event-Based Spatially Zooming Neural Interface IC with 10nW/Input Reconfigurable-Inverter Fabric and Input-Adaptive Quantization}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904733}, DOI={10.1109/isscc49661.2025.10904733}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Xu, Jianxiong and Kanchwala, Mustafa and Abdolrazzaghi, Mohammad and Cai, Hanfeng and Huang, Yu and Ma, Junyu and Lim, Chae and Xu, Lingyun and Gong, Shucheng and Deng, Weian and Deng, Qiaosong and Che, Jin and Nag, Sudip and Olorocisimo, Joshua and Singh, Rhianna and Wang, Yanze and Filho, Jose Sales and Mohaved, Mandana and Moradi, Homeira and Eleftheriades, George and Valiante, Taufik and Genov, Roman}, year={2025}, month=feb, pages={274â€“276} }

@inproceedings{Jeong_2025, title={A 3.47 NEF 175.2dB FOMs Direct Digitization Front-End Featuring Delta Amplification for Enhanced Dynamic Range and Energy Efficiency in Bio-Signal Acquisition}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904745}, DOI={10.1109/isscc49661.2025.10904745}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Jeong, Kyeongwon and Livanelioglu, Can and Liao, Jiawei and Lee, Inhee and Jang, Taekwang}, year={2025}, month=feb, pages={276â€“278} }

@inproceedings{Zhao_2025, title={18.1 A Fully Dynamic Noise-Shaping SAR ADC Achieving 120dB SNDR and 189dB FoMs in 1kHz BW}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904778}, DOI={10.1109/isscc49661.2025.10904778}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Zhao, Han and Zhang, Xuanhao and Deng, Qijin and Hu, Jialin and Li, Zhenbing and Yang, Shiheng and Liu, Jiaxin}, year={2025}, month=feb, pages={306â€“308} }

@inproceedings{Luan_2025, title={18.2 A 12.2μW 99.6dB-SNDR 184.8dB-FOMs DT Zoom PPD ΔΣM with Gain-Embedded Bootstrapped Sampler}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904732}, DOI={10.1109/isscc49661.2025.10904732}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Luan, Yaohui and Xu, Xinhang and Gao, Jihang and Cui, Jiajia and Chen, Zhuoyi and Ye, Siyuan and Huang, Ru and Shen, Linxiao}, year={2025}, month=feb, pages={308–310} }

@inproceedings{Gao_2025, title={18.3: A 93.3dB SNDR, 180.4dB FoMs Calibration-Free Noise-Shaping Pipelined-SAR ADC with Cross-Stage Gain-Mismatch-Error-Shaping Technique and Negative-R-Assisted Residue Integrator}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904557}, DOI={10.1109/isscc49661.2025.10904557}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Gao, Jihang and Luan, Yaohui and Ye, Siyuan and Xu, Xinhang and Chen, Zhuoyi and Cui, Jiajia and Huang, Ru and Shen, Linxiao}, year={2025}, month=feb, pages={310â€“312} }

@inproceedings{Ye_2025, title={18.5 A Rail-to-Rail 3rd-Order Noise-Shaping SAR ADC Achieving 105.4dB SFDR with Integrated Input Buffer Using Continuous-Time Correlated Level Shifting}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904773}, DOI={10.1109/isscc49661.2025.10904773}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Ye, Siyuan and Cui, Jiajia and Gao, Jihang and Li, Jie and Zhang, Xing and Huang, Ru and Shen, Linxiao}, year={2025}, month=feb, pages={314â€“316} }

@inproceedings{Chen_2025, title={An Easy-Drive 16MS/s Pipelined-SAR ADC Using Split Coarse-Fine Input-Buffer-Sampling Scheme and Fast Robust Background Inter-Stage Gain Calibration}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904526}, DOI={10.1109/isscc49661.2025.10904526}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Chen, Zhuoyi and Ye, Siyuan and Gao, Jihang and Li, Jie and Cui, Jiajia and Xu, Xinhang and Luan, Yaohui and Huang, Ru and Shen, Linxiao}, year={2025}, month=feb, pages={1â€“3} }

@inproceedings{Veraverbeke_2025, title={18.8 A Cryo-CMOS 800MS/s 7b CI-SAR with only 4fF Input Capacitance and 64dB SFDR}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904533}, DOI={10.1109/isscc49661.2025.10904533}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Veraverbeke, Bram and Tavernier, Filip}, year={2025}, month=feb, pages={1â€“3} }

@inproceedings{Gu_2025, title={24.1 A 12b 3GS/s Pipelined ADC with Gated-LMS-Based Piecewise-Linear Nonlinearity Calibration}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904536}, DOI={10.1109/isscc49661.2025.10904536}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Gu, Mingyang and Zhong, Yi and Jie, Lu and Sun, Nan}, year={2025}, month=feb, pages={1â€“3} }

@inproceedings{Cao_2025, title={24.2 A 14b 1GS/s Single-Channel Pipelined ADC with A Parallel-Operation SAR Sub-Quantizer and A Dynamic-Deadzone Ring Amplifier}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904766}, DOI={10.1109/isscc49661.2025.10904766}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Cao, Yue and Shen, Yi and Liu, Shubin and Han, Haolin and Liang, Hongzhi and Dang, Li and Li, Dengquan and Ding, Ruixue and Zhu, Zhangming}, year={2025}, month=feb, pages={430â€“432} }

@inproceedings{Zhong_2025, title={24.3: A PVT-Robust 2× Interleaved 2.2GS/s ADC with Gated-CCRO-Based Quantizer Shared Across Channels and Steps Achieving \&gt;4.5GHz ERBW}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904585}, DOI={10.1109/isscc49661.2025.10904585}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Zhong, Junlin and Zhang, Minglei and Zhu, Yan and Martins, Rui P. and Chan, Chi-Hang}, year={2025}, month=feb, pages={432–434} }

@inproceedings{Liu_2025, title={24.4 A 10b 3GS/s Time-Domain ADC with Mutually Exclusive Metastability Correction and Wide Common-Mode Input}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904818}, DOI={10.1109/isscc49661.2025.10904818}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Liu, Zijian and Zhang, Minglei and Zhang, Wei and Zhu, Yan and Martins, Rui P. and Chan, Chi–Hang}, year={2025}, month=feb, pages={01–03} }

@inproceedings{Zhang_2025, title={24.5 A 72GS/s 9b Time-Interleaved Pipeline-SAR ADC Achieving 55.3/49.3dB SFDR at 20GHz/Nyquist Inputs in 16nm FinFET}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904672}, DOI={10.1109/isscc49661.2025.10904672}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Zhang, Yannan and Zhang, Minglei and Wu, Zehang and Zhu, Yan and Martins, Rui P. and Chan, Chi-Hang}, year={2025}, month=feb, pages={436â€“438} }

@inproceedings{Hsieh_2025, title={24.6 A Power- and Area-Efficient 4nm Self-Calibrated 12b/16GS/s Hierarchical Time-Interleaving ADC}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904740}, DOI={10.1109/isscc49661.2025.10904740}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Hsieh, Cheng-En and Manganaro, Gabriele and Liao, Sheng-Hui and Weng, Jack and Fan, Tsun-Yuan and Chin, Alec and Hung, Tsung-Chih and Wu, Jonathan X and Lo, Chi-Lun and Pan, Andy and Hsieh, Ming-Hang and Shu, Yun-Shiang and Tseng, Wei-Hsin and Chen, Kuan-Dar}, year={2025}, month=feb, pages={438â€“440} }

@inproceedings{Tao_2025, title={An 8b 10GS/s 2-Channel Time-Interleaved Pipelined ADC with Concurrent Residue Transfer and Quantization, and Automatic Buffer Power Gating}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904751}, DOI={10.1109/isscc49661.2025.10904751}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Tao, Yunsong and Zhan, Mingtao and Gu, Mingyang and He, Xiyu and He, Yuxuan and Zhang, Zhishuai and Zhong, Yi and Jie, Lu and Sun, Nan}, year={2025}, month=feb, pages={440â€“442} }

@inproceedings{Shen_2025, title={24.8 A 12GS/s 9b 16× Time-Interleaved SAR ADC in 16nm FinFET}, url={http://dx.doi.org/10.1109/ISSCC49661.2025.10904660}, DOI={10.1109/isscc49661.2025.10904660}, booktitle={2025 IEEE International Solid-State Circuits Conference (ISSCC)}, publisher={IEEE}, author={Shen, Junhua and Chen, Wei-Hung and Burlinqame, Efram and Weinreich, Stephen and Elliott, Michael and McCracken, Stuart and Kenney, Jack and Brunsilius, Janet and Korkmaz, Anil and Fontecilla, Enrique Alvarez and Rakuljic, Nevena and Mehta, Ushma and Sullivan, Ben and Scuteri, Jeremy and Luu, Bac Binh and Nichols, Mitchell and Martin, Dara and Sullivan, Richard and DeBolt, Daniel and Kapusta, Ron}, year={2025}, month=feb, pages={442–444} }

% Referências adicionais
@book{shannon_1949,
  author = {Shannon, C. E.},
  title = {Communication in the Presence of Noise},
  year = {1949},
  journal = {Proceedings of the IRE},
  volume = {37},
  number = {1},
  pages = {10--21}
}

@book{johns_martin_2012,
  author = {Johns, David A. and Martin, Ken},
  title = {Analog Integrated Circuit Design},
  edition = {2nd},
  year = {2012},
  publisher = {John Wiley \& Sons}
}

@article{candy_1985,
  author = {Candy, J. C. and Temes, G. C.},
  title = {Oversampling Delta-Sigma Data Converters: Theory, Design, and Simulation},
  journal = {IEEE Transactions on Circuits and Systems},
  year = {1985},
  volume = {CAS-32},
  number = {12},
  pages = {1306--1318}
}

@article{walden_2000,
  author = {Walden, R. H.},
  title = {Analog-to-Digital Converter Technology},
  journal = {IEEE Journal of Selected Topics in Signal Processing},
  year = {2000},
  volume = {13},
  number = {4},
  pages = {13--33}
}

@article{schreier_2005,
  author = {Schreier, R. and Temes, G. C.},
  title = {Understanding Delta-Sigma Data Converters},
  year = {2005},
  publisher = {IEEE Press}
}

@book{baker_cmos_2010,
  author = {Baker, R. Jacob},
  title = {CMOS: Circuit Design, Layout, and Simulation},
  edition = {3rd},
  year = {2010},
  publisher = {John Wiley \& Sons}
}

@article{van_de_plassche_1994,
  author = {van de Plassche, R. J.},
  title = {Integrated Analog-to-Digital and Digital-to-Analog Converters},
  year = {1994},
  publisher = {Kluwer Academic Publishers}
}

@article{elmasry_2000,
  author = {Elmasry, Mohammed I.},
  title = {A/D Converter Trends: Power Dissipation, Scaling and Digitally Assisted Architectures},
  year = {2000},
  journal = {IEEE Design \& Test of Computers}
}

@article{lim_2013,
  author = {Lim, Y. and Salehi, S. and others},
  title = {Asynchronous Level-Crossing Sampling ADC for Bio-Signals},
  year = {2013},
  journal = {IEEE Transactions on Biomedical Circuits and Systems},
  volume = {7},
  number = {3}
}

@book{microelectronics_1998,
  author = {Razavi, Behzad},
  title = {Microelectronics},
  year = {1998},
  publisher = {Prentice Hall}
}

@article{yao_bulk_2011,
  author = {Yao, L.},
  title = {Bulk-Driven Switched-Opamp Integrator for Low-Voltage Low-Power Data Converters},
  year = {2011},
  journal = {IEEE Journal of Solid-State Circuits},
  volume = {46},
  number = {10}
}

@article{proakis_digital_2007,
  author = {Proakis, John G. and Manolakis, Dimitris G.},
  title = {Digital Signal Processing},
  edition = {4th},
  year = {2007},
  publisher = {Pearson Education}
}
@inproceedings{Chen_2006,
  author={Chen, S.-W. and Brodersen, R. W.},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)},
  title={A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-um CMOS},
  year={2006},
  pages={574-583},
  doi={10.1109/ISSCC.2006.1695276}
}

@inproceedings{Lukas_2014,
  author={Lukas, C. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)},
  title={A 20-GS/s 6-bit Interleaved ADC with 1.2-V Supply},
  year={2014},
  doi={10.1109/ISSCC.2014.6757512}
}

@inproceedings{Draxelmayr_2014,
  author={Draxelmayr, D. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)},
  title={A 2.2-GS/s 7-bit ADC with 37.4 dB SNDR},
  year={2014},
  doi={10.1109/ISSCC.2014.6757514}
}

@inproceedings{Jiang_2018,
  author={Jiang, H. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)},
  title={A 0.059-pJ/conv-step Sigma-Delta ADC},
  year={2018}
}

@inproceedings{Veldhoven_2021,
  author={Van Veldhoven, E. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)},
  title={A Sub-pJ Energy-Efficient ADC for IoT},
  year={2021}
}

@inproceedings{Ginsburg_2014,
  author={Ginsburg, B. P. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)},
  title={A 0.42-pJ/step SAR ADC in 28nm CMOS},
  year={2014}
}
@inproceedings{Kim_2018,
  author={Kim, G. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={A 0.3V Biofuel-Cell-Powered Glucose/Lactate Biosensing System Integrating a 142nW ADC}, 
  year={2018},
  doi={10.1109/ISSCC.2018.8310240}
}

@inproceedings{Jang_2018,
  author={Jang, T. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={A 0.61fJ/conv-step 270kS/s SAR ADC with Charge-Average-Loop-Preset Technique}, 
  year={2018},
  doi={10.1109/ISSCC.2018.8310276}
}

@inproceedings{De_Cano_Garcia_2019,
  author={De Cano-Garcia, P. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={A 1.41fJ/conv-step 20MS/s SAR ADC in 14nm CMOS}, 
  year={2019}
}

@inproceedings{Muller_2015,
  author={Muller, R. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={A 3nW Signal-Acquisition IC Integrating an Amplifier and a 1.5fJ/conv-step ADC}, 
  year={2015}
}

@inproceedings{Delic-Ibus_2013,
  author={Delic-Ibuspachic, M. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={A 120dB SNDR Audio Sigma-Delta Modulator}, 
  year={2013}
}

@inproceedings{Jang_2018_2,
  author={Jang, T. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={A 118dB DR Delta-Sigma Modulator for Audio Applications}, 
  year={2018}
}

@inproceedings{Abe_2016,
  author={Abe, S. and others},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={A 22.3b 1kHz 12.7mW Switched-Capacitor Delta-Sigma Modulator}, 
  year={2016}
}

@inproceedings{Geelen_1997,
  author={Geelen, G.},
  booktitle={IEEE International Solid-State Circuits Conference (ISSCC)}, 
  title={A 5V, 118dB Delta-Sigma ADC for Wideband Digital Audio}, 
  year={1997}
}
% --- RECORDISTAS E REFERÊNCIAS DOS GRÁFICOS ---

@misc{MPScholar,
  author       = {{Monolithic Power Systems}},
  title        = {MPScholar},
  howpublished = {\url{https://www.monolithicpower.com/en/learning/mpscholar/analog-to-digital-converters/adc-errors-and-compensation/sources-of-errors-in-adcs}},
  note         = {Accessed: Jan. 9, 2026}
}
@online{matlab,
  author       = {MathWorks},
  title        = {Measuring Offset and Gain Errors in ADC},
  year         = {2024},
  url          = {https://www.mathworks.com/help/msblks/ug/offset-error-and-gain-error.html},
  note         = {Accessed: Jan. 12, 2026}
}
@inproceedings{pae2022_lcadc,
  author    = {Kieren Pae and Ifana Mahbub},
  title     = {A Low-Power Asynchronous Level Crossing {ADC} Designed in 180 nm {CMOS} Process for Electrophysiological Signal Recording Applications},
  booktitle = {2022 {IEEE} 15th Dallas Circuits and Systems Conference (DCAS)},
  year      = {2022},
  pages     = {1--4},
  doi       = {10.1109/DCAS53974.2022.9845498},
  
}
@article{yaobulk2011,
  author  = {J. Yao and J. Liu and H. Lee},
  title   = {Bulk Voltage Trimming Offset Calibration for High-Speed Flash {ADCs}},
  journal = {IEEE Transactions on Circuits and Systems II: Express Briefs},
  volume  = {57},
  number  = {2},
  pages   = {110--114},
  year    = {2010},

  doi     = {10.1109/TCSII.2010.2040317},
}

@inproceedings{sharma_design_2018,
	title = {Design of 3-bit Current Mode Flash {ADC}},
	url = {https://ieeexplore.ieee.org/document/9012379/},
	doi = {10.1109/RTEICT42901.2018.9012379},
	abstract = {Analog to digital converters ({ADC}) consists of various components namely, resistor ladder, comparator array, thermometer-to-binary encoder, etc. An error free and highspeed comparator is an important component in {ADCs} with high resolution and good speed. The choice of comparator as well as thermometer-to-binary encoder has a significant impact on {ADC} operation. There are various popular architectures of high speed comparators; dynamic latch being the most commonly used. This paper provides a comprehensive study about various dynamic latched comparator circuits, by comparing their performance, power dissipation characteristics and delay profile. The comparator circuits that are analyzed in this paper are: Preamplifier Latch Comparator, Dynamic latch with inverter buffer and Differential pair dynamic latch comparator. Their design is simulated using 180nm technology in {CADENCE} {VIRTUOSO} platform. Simulation results are tabulated, and analysis has been done with graphical representation. Based on comparison between the three simulated comparators, a 3- bit flash {ADC} with optimum comparator characteristics has been simulated using the same platform. Further, its design is analyzed, and results are tabulated.},
	eventtitle = {2018 3rd {IEEE} International Conference on Recent Trends in Electronics, Information \& Communication Technology ({RTEICT})},
	pages = {652--657},
	booktitle = {2018 3rd {IEEE} International Conference on Recent Trends in Electronics, Information \& Communication Technology ({RTEICT})},
	author = {Sharma, Jyoti and Bansal, Pallavi and {Ayushi} and Bhatia, Veepsa},
	urldate = {2025-11-11},
	date = {2018-05},
	keywords = {Resistors, Delays, Mirrors, Power dissipation, Latches, Flash {ADC}, Preamplifiers, Current mode, Dynamic Latch Comparator, Inverters, Wallace Tree Encoder},
	file = {Full Text PDF:C\:\\Users\\gonca\\Zotero\\storage\\GDB6TQPL\\Sharma et al. - 2018 - Design of 3-bit Current Mode Flash ADC.pdf:application/pdf},
}

@inproceedings{nijhawan_design_2022,
	title = {Design of Current Mode Low Power Flash {ADC} Structure for High Speed Circuits},
	url = {https://ieeexplore.ieee.org/document/9763285/},
	doi = {10.23919/INDIACom54597.2022.9763285},
	abstract = {A low-power high-speed current comparator-based analog to digital converter design is proposed in this paper. We have analyzed the response of the current comparator circuit that uses the current conveyor as an integral part. The circuit resulted in low power consumption of the 158 micro Watt at 0.1 milli Amperes current and a very less propagation delay of 0.4 nanoseconds. During the analysis, we have also found the overall response of the {ADC} having a low power dissipation and a high accuracy system. Simulations are done using P-spice on 0.18 µm technology with 1.8 Volts supply voltage.},
	eventtitle = {2022 9th International Conference on Computing for Sustainable Global Development ({INDIACom})},
	pages = {255--260},
	booktitle = {2022 9th International Conference on Computing for Sustainable Global Development ({INDIACom})},
	author = {Nijhawan, Vaibhav and Miglani, Davinder and Arora, Karan and Gupta, Shivam},
	urldate = {2025-11-11},
	date = {2022-03},
	keywords = {Bandwidth, Power demand, Low voltage, Mirrors, Power dissipation, Voltage, Current Comparator, Current Conveyor, Current Mirror, Dynamic range, Flash {ADC}},
	file = {Full Text PDF:C\:\\Users\\gonca\\Zotero\\storage\\7K2MT6BW\\Nijhawan et al. - 2022 - Design of Current Mode Low Power Flash ADC Structure for High Speed Circuits.pdf:application/pdf},
}

@article{panchal_design_nodate,
	title = {{DESIGN} {OF} 2-{BIT} {FLASH} {ADC} {BASED} {ON} {CC}-{II}},
	volume = {2},
	abstract = {In this paper a novel design for a current mode 2-bit flash {ADC} is proposed, which utilizes the concept of positive feedback in its current comparator circuit. The innovative design aims to improve the outcome of the {ADC} by lessen the errors and enhancing the precision of the conversion process. In this design, the use of positive feedback helps to achieve faster switching within the comparator, which is crucial for accurate high-speed conversions. To further optimize the design and reduce unnecessary power consumption caused by switching activity, the proposed circuit incorporates an encoder. This encoder is responsible for transforming the thermometer code resulted by the comparators into Gray code. The conversion to Gray code ensures that only one bit changes at a time during transitions, effectively minimizing the switching noise. Additionally, the performance of the proposed design has been thoroughly evaluated through simulations conducted on {LTspice}, using a 0.13um {CMOS} technology process with a 1.2V supply voltage. Simulations demonstrate the potential of the design in terms of both functionality and efficiency, showing that it is capable of providing accurate conversion while maintaining low power consumption and reduced switching activity. The overall power dissipation is 140{µW} at input current range of 5{µA}-20{µA}.{INL} and {DNL} values of this design is 0.005LSB and 0.006LSB respectively.},
	number = {1},
	author = {Panchal, Divya and Shah, Payal and Mendhe, S E and Patel, Dilip and Vania, Purvik},
	langid = {english},
	file = {PDF:C\:\\Users\\gonca\\Zotero\\storage\\QFXV285J\\Panchal et al. - DESIGN OF 2-BIT FLASH ADC BASED ON CC-II.pdf:application/pdf},
}

@inproceedings{yu_survey_2019,
	location = {Harbin, China},
	title = {A Survey on the Design of Current Comparator},
	rights = {https://ieeexplore.ieee.org/Xplorehelp/downloads/license-information/{IEEE}.html},
	isbn = {978-1-5386-9298-1},
	url = {https://ieeexplore.ieee.org/document/8846425/},
	doi = {10.1109/ICEICT.2019.8846425},
	abstract = {In recent decades, the application demand of current comparator has increased rapidly, which makes the structure of current comparator mature and becomes an important part of many circuits. Current comparator will replace voltage comparator because of its excellent performance. This paper summarizes the recently proposed comparator circuit structures and shows the main parameters which have an impressive influence on the performance of the comparator. A variety of types of current comparator are described, including the traditional current comparator, the compensated current comparator, the current comparator based on {CCII} (Second Generation Current Conveyor), switched current comparator, current comparator based on reduced structure, etc. This paper could provide guidance for the development of high performance current comparators.},
	eventtitle = {2019 {IEEE} 2nd International Conference on Electronic Information and Communication Technology ({ICEICT})},
	pages = {426--431},
	booktitle = {2019 {IEEE} 2nd International Conference on Electronic Information and Communication Technology ({ICEICT})},
	publisher = {{IEEE}},
	author = {Yu, Fei and Gao, Lei and Li, Lixiang and Gu, Ke and Wang, Weizheng and Cai, Shuo},
	urldate = {2025-12-09},
	date = {2019-01},
	langid = {english},
	file = {PDF:C\:\\Users\\gonca\\Zotero\\storage\\4L7EDQ9M\\Yu et al. - 2019 - A Survey on the Design of Current Comparator.pdf:application/pdf},
}

@inproceedings{rustogi_algorithmic_2018,
	title = {Algorithmic Current-Mode {ADC} using {CMOS} Inverter Based Current Comparator},
	url = {https://ieeexplore.ieee.org/document/8674966/},
	doi = {10.1109/GUCON.2018.8674966},
	abstract = {An algorithmic architecture using current mode design techniques offers the designer a small size {ADC} that is fully compatible with most digital {VLSI} processes. A new algorithmic current mode {ADC} is presented in this paper which operates at 1V power supply. The main component, the current comparator, employed herein comprises solely of {CMOS} inverters in its architecture and uses a simple method of biasing. The circuit has been implemented in cadence virtuoso using 90nm technology.},
	eventtitle = {2018 International Conference on Computing, Power and Communication Technologies ({GUCON})},
	pages = {667--670},
	booktitle = {2018 International Conference on Computing, Power and Communication Technologies ({GUCON})},
	author = {Rustogi, Bhilasha and Bhatia, Veepsa},
	urldate = {2025-12-10},
	date = {2018-09},
	keywords = {Analog-digital conversion, {CMOS} technology, Power demand, current comparator, Layout, Inverters, Algorithmic {ADC}., {CMOS} inverter, Computer architecture, current-mode},
	file = {Full Text PDF:C\:\\Users\\gonca\\Zotero\\storage\\TTERVZ2H\\Rustogi and Bhatia - 2018 - Algorithmic Current-Mode ADC using CMOS Inverter Based Current Comparator.pdf:application/pdf},
}

@inproceedings{ziabakhsh_design_2009,
	title = {The design of a low-power high-speed current comparator in 0.35-μm {CMOS} technology},
	url = {https://ieeexplore.ieee.org/document/4810278/},
	doi = {10.1109/ISQED.2009.4810278},
	abstract = {A novel low power with high performance low current comparator is proposed in this paper which comprises of low input impedance using a simple biasing method. It aimed for low power consumption and high speed designs compared with other high speed designs. The simulation results from {HSPICE} demonstrate the propagation delay is about 0.7 ns and the average power consumption is 130 {muW} for 100 {nA} input current at supply voltage of 1.8 V using 0.35 micron {CMOS} technology.},
	eventtitle = {2009 10th International Symposium on Quality Electronic Design},
	pages = {107--111},
	booktitle = {2009 10th International Symposium on Quality Electronic Design},
	author = {Ziabakhsh, Soheil and Alavi-Rad, Hosein and Alavi-Rad, Mohammad and Mortazavi, Mohammad},
	urldate = {2025-12-10},
	date = {2009-03},
	note = {{ISSN}: 1948-3295},
	keywords = {{CMOS} technology, Power engineering and energy, Temperature sensors, Voltage, Impedance, Energy consumption, Current Comparator, {MOSFETs}, Inverters, Design engineering, Instantaneous Power, Positive Feedback, Propagation delay, Propagation Delay, Signal Processing},
	file = {Full Text PDF:C\:\\Users\\gonca\\Zotero\\storage\\2YH8GZL8\\Ziabakhsh et al. - 2009 - The design of a low-power high-speed current comparator in 0.35-μm CMOS technology.pdf:application/pdf},
}
