<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="awgn_ip_core.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="awgn_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="awgn_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="awgn_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="awgn_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="awgn_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="awgn_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="awgn_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="awgn_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_awgn_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_awgn_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_awgn_top_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1470253941" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1470253941">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1470257718" xil_pn:in_ck="-3755096879707136552" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1470257718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="awgn_top.v"/>
      <outfile xil_pn:name="log_block.v"/>
      <outfile xil_pn:name="lshift_48.v"/>
      <outfile xil_pn:name="lzd48.v"/>
      <outfile xil_pn:name="mem_128x19.v"/>
      <outfile xil_pn:name="mem_256x35.v"/>
      <outfile xil_pn:name="mem_64x19.v"/>
      <outfile xil_pn:name="shift_blocks.v"/>
      <outfile xil_pn:name="shifters.v"/>
      <outfile xil_pn:name="sincos_block.v"/>
      <outfile xil_pn:name="sqrt.v"/>
      <outfile xil_pn:name="taus_tb.v"/>
      <outfile xil_pn:name="taus_wrapper.v"/>
      <outfile xil_pn:name="tausworthe.v"/>
      <outfile xil_pn:name="tb_awgn_top.v"/>
      <outfile xil_pn:name="tb_log_block.v"/>
      <outfile xil_pn:name="tb_lzd.v"/>
      <outfile xil_pn:name="tb_mem_256x35.v"/>
      <outfile xil_pn:name="tb_sincos.v"/>
      <outfile xil_pn:name="tb_sqrt.v"/>
    </transform>
    <transform xil_pn:end_ts="1470253941" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5130454945711491819" xil_pn:start_ts="1470253941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470253941" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="412129551762836873" xil_pn:start_ts="1470253941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470253941" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1802161941269973393" xil_pn:start_ts="1470253941">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1470257718" xil_pn:in_ck="-3755096879707136552" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1470257718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="awgn_top.v"/>
      <outfile xil_pn:name="log_block.v"/>
      <outfile xil_pn:name="lshift_48.v"/>
      <outfile xil_pn:name="lzd48.v"/>
      <outfile xil_pn:name="mem_128x19.v"/>
      <outfile xil_pn:name="mem_256x35.v"/>
      <outfile xil_pn:name="mem_64x19.v"/>
      <outfile xil_pn:name="shift_blocks.v"/>
      <outfile xil_pn:name="shifters.v"/>
      <outfile xil_pn:name="sincos_block.v"/>
      <outfile xil_pn:name="sqrt.v"/>
      <outfile xil_pn:name="taus_tb.v"/>
      <outfile xil_pn:name="taus_wrapper.v"/>
      <outfile xil_pn:name="tausworthe.v"/>
      <outfile xil_pn:name="tb_awgn_top.v"/>
      <outfile xil_pn:name="tb_log_block.v"/>
      <outfile xil_pn:name="tb_lzd.v"/>
      <outfile xil_pn:name="tb_mem_256x35.v"/>
      <outfile xil_pn:name="tb_sincos.v"/>
      <outfile xil_pn:name="tb_sqrt.v"/>
    </transform>
    <transform xil_pn:end_ts="1470257722" xil_pn:in_ck="-3755096879707136552" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6612408087682284123" xil_pn:start_ts="1470257718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_awgn_top_beh.prj"/>
      <outfile xil_pn:name="tb_awgn_top_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1470257722" xil_pn:in_ck="-7014729490989741213" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="638145498851021256" xil_pn:start_ts="1470257722">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_awgn_top_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1470259969" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1470259969">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1470259969" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8026091106442883860" xil_pn:start_ts="1470259969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470259969" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4831725720810745924" xil_pn:start_ts="1470259969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470259969" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1470259969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470259969" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="934108329595339062" xil_pn:start_ts="1470259969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470259969" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1470259969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470259969" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="472015429957083718" xil_pn:start_ts="1470259969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1470259987" xil_pn:in_ck="939144588481068394" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8213923547032484935" xil_pn:start_ts="1470259969">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="awgn_top.lso"/>
      <outfile xil_pn:name="awgn_top.ngr"/>
      <outfile xil_pn:name="awgn_top.prj"/>
      <outfile xil_pn:name="awgn_top.syr"/>
      <outfile xil_pn:name="awgn_top.xst"/>
      <outfile xil_pn:name="awgn_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
