INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/Baudrate_Generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Baudrate_Generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/FIFO_Buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/UART_RX.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RX
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sources_1/new/UART_Receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Materiale_pentru_facultate/Master/Anul 1/Semestrul 2/RC/Lab/Lab 1/Task 1/UART_Receiver/UART_Receiver.srcs/sim_1/new/UART_Receiver_TB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Receiver_TB
