{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "source": [
        "from google.colab import drive\n",
        "drive.mount('/content/drive')\n",
        "SAVE_DIR = '/content/drive/MyDrive/Colab_Notebooks2/LLM_files'"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "-P2BOS-6zCjk",
        "outputId": "ba6c3e27-6bff-41c6-b58f-18448cd07fac"
      },
      "execution_count": 2,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Mounted at /content/drive\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "fXwxmYSWrZF_"
      },
      "outputs": [],
      "source": [
        "# Google Colab Setup Script for LLM + FA Detection EDA Flow\n",
        "\n",
        "# 1. System update & dependencies\n",
        "!apt-get update -qq && apt-get install -y build-essential clang bison flex libreadline-dev \\\n",
        "  gawk tcl-dev libffi-dev git mercurial graphviz xdot pkg-config python3 python3-pip \\\n",
        "  libboost-system-dev libboost-python-dev libboost-filesystem-dev zlib1g-dev\n",
        "\n",
        "# 2. Clone and build Yosys\n",
        "!git clone https://github.com/YosysHQ/yosys.git\n",
        "%cd yosys\n",
        "!git submodule update --init --recursive\n",
        "!make -j$(nproc)\n",
        "!make install\n",
        "!cp -r /content/yosys SAVE_DIR\n",
        "\n"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "!cp -r /content/yosys /content/drive/MyDrive/Colab_Notebooks2/LLM_files/"
      ],
      "metadata": {
        "id": "uM1j98dhLuB9"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "SAVE_DIR"
      ],
      "metadata": {
        "id": "V5PngXc7MBjh",
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 35
        },
        "outputId": "02e1b87b-ae7c-4b4a-9edd-4081bba37843"
      },
      "execution_count": 3,
      "outputs": [
        {
          "output_type": "execute_result",
          "data": {
            "text/plain": [
              "'/content/drive/MyDrive/Colab_Notebooks2/LLM_files'"
            ],
            "application/vnd.google.colaboratory.intrinsic+json": {
              "type": "string"
            }
          },
          "metadata": {},
          "execution_count": 3
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 3. Go back and create project directories\n",
        "import os\n",
        "%cd /\n",
        "verilog_path = os.path.join(SAVE_DIR, 'llm_fa/verilog_src')\n",
        "!mkdir -p /content/llm_fa/verilog_src /content/llm_fa/scripts /content/llm_fa/lib\n",
        "\n",
        "# 4. Create example FA Verilog\n",
        "fa_verilog = '''\n",
        "module top(input a, b, cin, output sum, carry);\n",
        "  assign sum = a ^ b ^ cin;\n",
        "  assign carry = (a & b) | (b & cin) | (a & cin);\n",
        "endmodule\n",
        "'''\n",
        "with open(\"/content/llm_fa/verilog_src/fa_example.v\", \"w\") as f:\n",
        "    f.write(fa_verilog)\n",
        "\n",
        "# 5. Create FA cell primitive\n",
        "fa_cell = '''\n",
        "module FA_CELL(input a, b, cin, output sum, cout);\n",
        "  assign sum = a ^ b ^ cin;\n",
        "  assign cout = (a & b) | (cin & (a ^ b));\n",
        "endmodule\n",
        "'''\n",
        "with open(\"/content/llm_fa/verilog_src/fa_cell.v\", \"w\") as f:\n",
        "    f.write(fa_cell)\n",
        "\n",
        "# 6. Create yosys script to generate AIG\n",
        "synth_script = '''\n",
        "read_verilog /content/llm_fa/verilog_src/fa_example.v\n",
        "hierarchy -top top\n",
        "proc; opt; techmap\n",
        "aigmap\n",
        "write_aiger -ascii -symbols /content/llm_fa/design.aag\n",
        "'''\n",
        "#write_aiger /content/llm_fa/design.aig\n",
        "with open(\"/content/llm_fa/scripts/synth.ys\", \"w\") as f:\n",
        "    f.write(synth_script)\n",
        "\n",
        "print(\"✅ Setup complete. You can now run Yosys on /content/llm_fa/scripts/synth.ys\")"
      ],
      "metadata": {
        "id": "aBs_vIIxuD1g",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "d4df8caa-c3f2-41ae-f76c-a2dd51945e3c"
      },
      "execution_count": 88,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "/\n",
            "✅ Setup complete. You can now run Yosys on /content/llm_fa/scripts/synth.ys\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 7. Run Yosys synthesis to generate AIG\n",
        "%cd /content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys\n",
        "!chmod +x yosys\n",
        "!./yosys -V\n",
        "!./yosys -s /content/llm_fa/scripts/synth.ys\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "wJgMdAqrd7HI",
        "outputId": "eea5acdc-b519-4827-bf49-9490175f7c62"
      },
      "execution_count": 89,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "/content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys\n",
            "Yosys 0.53+101 (git sha1 0b19f628e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)\n",
            "\n",
            " /----------------------------------------------------------------------------\\\n",
            " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
            " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
            " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
            " \\----------------------------------------------------------------------------/\n",
            " Yosys 0.53+101 (git sha1 0b19f628e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)\n",
            "\n",
            "-- Executing script file `/content/llm_fa/scripts/synth.ys' --\n",
            "\n",
            "1. Executing Verilog-2005 frontend: /content/llm_fa/verilog_src/fa_example.v\n",
            "Parsing Verilog input from `/content/llm_fa/verilog_src/fa_example.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\top'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "2. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "2.1. Analyzing design hierarchy..\n",
            "Top module:  \\top\n",
            "\n",
            "2.2. Analyzing design hierarchy..\n",
            "Top module:  \\top\n",
            "Removed 0 unused modules.\n",
            "\n",
            "3. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 0 redundant assignments.\n",
            "Promoted 0 assignments to connections.\n",
            "\n",
            "3.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
            "Converted 0 switches.\n",
            "\n",
            "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "\n",
            "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "\n",
            "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "3.12. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module top.\n",
            "\n",
            "4. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "4.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module top.\n",
            "\n",
            "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\top'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\top..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\top.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\top'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\top..\n",
            "Removed 0 unused cells and 2 unused wires.\n",
            "<suppressed ~1 debug messages>\n",
            "\n",
            "4.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module top.\n",
            "\n",
            "4.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\top..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\top.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "4.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\top'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "4.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "4.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\top..\n",
            "\n",
            "4.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module top.\n",
            "\n",
            "4.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "5. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "5.1. Executing Verilog-2005 frontend: /content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys/share/techmap.v\n",
            "Parsing Verilog input from `/content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys/share/techmap.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
            "Generating RTLIL representation for module `\\_90_divfloor'.\n",
            "Generating RTLIL representation for module `\\_90_modfloor'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_demux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "5.2. Continuing TECHMAP pass.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "<suppressed ~82 debug messages>\n",
            "\n",
            "6. Executing AIGMAP pass (map logic to AIG).\n",
            "Module top: replaced 4 cells with 22 new cells, skipped 3 cells.\n",
            "  replaced 2 cell types:\n",
            "       2 $_OR_\n",
            "       2 $_XOR_\n",
            "  not replaced 1 cell types:\n",
            "       3 $_AND_\n",
            "\n",
            "7. Executing AIGER backend.\n",
            "\n",
            "End of script. Logfile hash: bc073cbf44, CPU: user 0.04s system 0.02s, MEM: 216.88 MB peak\n",
            "Yosys 0.53+101 (git sha1 0b19f628e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)\n",
            "Time spent: 55% 3x read_verilog (0 sec), 15% 4x opt_expr (0 sec), ...\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 8. Rule-based FA pattern detection from AAG\n",
        "def parse_aag_and_extract_fa(aag_path):\n",
        "    fa_matches = []\n",
        "    with open(aag_path) as f:\n",
        "        lines = f.readlines()\n",
        "\n",
        "    header = lines[0].strip().split()\n",
        "    if header[0] != \"aag\":\n",
        "        raise ValueError(\"Not a valid AAG file\")\n",
        "\n",
        "    M, I, L, O, A = map(int, header[1:])\n",
        "\n",
        "    inputs = lines[1:I+1]\n",
        "    outputs = lines[I+1:I+1+O]\n",
        "    ands = lines[I+1+O:I+1+O+A]\n",
        "\n",
        "    literal_to_inputs = {}\n",
        "\n",
        "    for line in ands:\n",
        "        parts = list(map(int, line.strip().split()))\n",
        "        out, in0, in1 = parts\n",
        "        literal_to_inputs[out] = (in0, in1)\n",
        "\n",
        "    # 룰 기반: 두 AND 게이트가 3개의 입력을 공유하면 FA 후보\n",
        "    keys = list(literal_to_inputs.keys())\n",
        "    for i in range(len(keys)):\n",
        "        for j in range(i + 1, len(keys)):\n",
        "            out1, out2 = keys[i], keys[j]\n",
        "            in_set = {\n",
        "                literal_to_inputs[out1][0], literal_to_inputs[out1][1],\n",
        "                literal_to_inputs[out2][0], literal_to_inputs[out2][1]\n",
        "            }\n",
        "            node_ids = {x // 2 for x in in_set}\n",
        "            if len(node_ids) == 3:\n",
        "                fa_matches.append({\n",
        "                    \"sum_node\": out1,\n",
        "                    \"carry_node\": out2,\n",
        "                    \"inputs\": sorted(list(node_ids))\n",
        "                })\n",
        "\n",
        "    return fa_matches\n",
        "def get_symbol_map(aag_path):\n",
        "    symbol_map = {}\n",
        "    with open(aag_path) as f:\n",
        "        for line in f:\n",
        "            if line.startswith(('i', 'o')) and ' ' in line:\n",
        "                key, name = line.strip().split()\n",
        "                index = int(key[1:])  # 'i0' → 0\n",
        "                if key.startswith('i'):\n",
        "                    literal = 2 * (index + 1)  # AIG literal: i0 → 2, i1 → 4 ...\n",
        "                elif key.startswith('o'):\n",
        "                    # output literals는 위에서 따로 읽어야 정확\n",
        "                    continue\n",
        "                symbol_map[literal] = name\n",
        "    return symbol_map\n",
        "def add_names_to_fa_matches(fa_matches, symbol_map):\n",
        "    for fa in fa_matches:\n",
        "        fa[\"input_names\"] = [symbol_map.get(lit * 2, f\"n{lit}\") for lit in fa[\"inputs\"]]\n",
        "    return fa_matches\n",
        "\n",
        "matches = parse_aag_and_extract_fa(\"/content/llm_fa/design.aag\")\n",
        "symbol_map = get_symbol_map(\"/content/llm_fa/design.aag\")\n",
        "fa_matches = add_names_to_fa_matches(matches, symbol_map)\n",
        "#print(json.dumps(matches, indent=2))\n",
        "formatted_fa = \"\\n\".join([\n",
        "    f\"- Inputs: {', '.join(fa['input_names'])}\\n  sum_node: {fa['sum_node']}\\n  carry_node: {fa['carry_node']}\"\n",
        "    for fa in fa_matches\n",
        "])\n",
        "print(formatted_fa)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "gndfpr7bhENC",
        "outputId": "940f03ed-eb73-44bc-b069-89cd0bdd8f5e"
      },
      "execution_count": 90,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "- Inputs: a, b, cin\n",
            "  sum_node: 8\n",
            "  carry_node: 20\n",
            "- Inputs: a, b, cin\n",
            "  sum_node: 8\n",
            "  carry_node: 22\n",
            "- Inputs: a, b, cin\n",
            "  sum_node: 10\n",
            "  carry_node: 20\n",
            "- Inputs: a, b, cin\n",
            "  sum_node: 10\n",
            "  carry_node: 22\n",
            "- Inputs: a, cin, n6\n",
            "  sum_node: 14\n",
            "  carry_node: 20\n",
            "- Inputs: b, cin, n6\n",
            "  sum_node: 14\n",
            "  carry_node: 22\n",
            "- Inputs: a, cin, n6\n",
            "  sum_node: 16\n",
            "  carry_node: 20\n",
            "- Inputs: b, cin, n6\n",
            "  sum_node: 16\n",
            "  carry_node: 22\n",
            "- Inputs: a, b, cin\n",
            "  sum_node: 20\n",
            "  carry_node: 22\n",
            "- Inputs: a, b, cin\n",
            "  sum_node: 20\n",
            "  carry_node: 24\n",
            "- Inputs: a, b, cin\n",
            "  sum_node: 22\n",
            "  carry_node: 24\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 9. Generate LLM prompt to locate FA logic in Verilog\n",
        "prompt_template = f\"\"\"\n",
        "You are given a Verilog source file and an AIG-level detection result showing the following FA-related outputs:\n",
        "\n",
        "{formatted_fa}\n",
        "\n",
        "Here is the Verilog source:\n",
        "\n",
        "{fa_verilog}\n",
        "\n",
        "Please identify the line(s) that implement a Full Adder and annotate them with a comment like:\n",
        "// FA DETECTED START\n",
        "...\n",
        "// FA DETECTED END\n",
        "\"\"\"\n",
        "\n",
        "with open(\"/content/llm_fa/llm_prompt.txt\", \"w\") as f:\n",
        "    f.write(prompt_template)\n",
        "\n",
        "print(\"🧠 LLM prompt generated. Ready to pass to a model like GPT for annotation.\")"
      ],
      "metadata": {
        "id": "SE9GrShvtjoQ",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "46f560a1-9ad1-4520-f3b8-4fd84bb9a017"
      },
      "execution_count": 91,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "🧠 LLM prompt generated. Ready to pass to a model like GPT for annotation.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "from openai import OpenAI\n",
        "client = OpenAI()\n",
        "\n",
        "os.environ[\"OPENAI_API_KEY\"] = \"sk-...{user-api-key}\"\n",
        "openai.api_key = os.environ.get(\"OPENAI_API_KEY\")\n",
        "# models = client.models.list()\n",
        "# for m in models.data:\n",
        "#     print(m.id)\n",
        "\n",
        "# 10. Call LLM to annotate Verilog code\n",
        "with open(\"/content/llm_fa/llm_prompt.txt\", \"r\") as f:\n",
        "    prompt = f.read()\n",
        "\n",
        "response = client.chat.completions.create(\n",
        "    model=\"gpt-4.1\",\n",
        "    messages=[{\"role\": \"user\", \"content\": prompt}]\n",
        ")\n",
        "\n",
        "print(response.choices[0].message.content)\n",
        "verilog_labeled = response.choices[0].message.content\n",
        "with open(\"/content/llm_fa/verilog_src/fa_example_mod.v\", \"w\") as f:\n",
        "    f.write(verilog_labeled)\n",
        "\n",
        "print(\"📝 LLM-labeled Verilog code saved to fa_example_mod.v\")"
      ],
      "metadata": {
        "id": "T9p_Xj-zurEk",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "bcc09588-676f-41e7-e3c0-181e29984bb0"
      },
      "execution_count": 92,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Given the **AIG-level detection results**, it is clear the tool has detected the canonical Full Adder implementation:  \n",
            "- **Inputs:** `a, b, cin`\n",
            "- **Outputs:** `sum = a ^ b ^ cin`, `carry = (a & b) | (b & cin) | (a & cin)`\n",
            "\n",
            "This matches exactly with the two assignment statements in your Verilog module.\n",
            "\n",
            "### Annotated Verilog Source\n",
            "\n",
            "```verilog\n",
            "module top(input a, b, cin, output sum, carry);\n",
            "  // FA DETECTED START\n",
            "  assign sum = a ^ b ^ cin;\n",
            "  assign carry = (a & b) | (b & cin) | (a & cin);\n",
            "  // FA DETECTED END\n",
            "endmodule\n",
            "```\n",
            "\n",
            "**Both assignment lines correspond to the Full Adder functionality as detected by the tool.**\n",
            "📝 LLM-labeled Verilog code saved to fa_example_mod.v\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# # 10. Replace detected logic with FA_CELL manually (simulated LLM behavior)\n",
        "fa_modified = '''\n",
        "module top(input a, b, cin, output sum, carry);\n",
        "  // FA DETECTED START\n",
        "  FA_CELL fa1 (.a(a), .b(b), .cin(cin), .sum(sum), .cout(carry));\n",
        "  // FA DETECTED END\n",
        "endmodule\n",
        "'''\n",
        "with open(\"/content/llm_fa/verilog_src/fa_example_mod.v\", \"w\") as f:\n",
        "    f.write(fa_modified)\n",
        "\n",
        "# 11. Re-synthesize modified Verilog\n",
        "synth_mod_script = '''\n",
        "read_verilog /content/llm_fa/verilog_src/fa_cell.v\n",
        "read_verilog /content/llm_fa/verilog_src/fa_example_mod.v\n",
        "hierarchy -top top\n",
        "proc; opt; techmap\n",
        "stat\n",
        "write_verilog /content/llm_fa/verilog_src/netlist_mod.v\n",
        "'''\n",
        "with open(\"/content/llm_fa/scripts/synth_mod.ys\", \"w\") as f:\n",
        "    f.write(synth_mod_script)\n",
        "\n",
        "!./yosys -s /content/llm_fa/scripts/synth_mod.ys\n",
        "print(\"✅ Re-synthesis complete with FA_CELL instantiated.\")\n"
      ],
      "metadata": {
        "id": "YVnJGLQhtlJ5",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "e1a8dab9-d4c2-4a3e-f405-726fbee2fada"
      },
      "execution_count": 93,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            " /----------------------------------------------------------------------------\\\n",
            " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
            " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
            " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
            " \\----------------------------------------------------------------------------/\n",
            " Yosys 0.53+101 (git sha1 0b19f628e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)\n",
            "\n",
            "-- Executing script file `/content/llm_fa/scripts/synth_mod.ys' --\n",
            "\n",
            "1. Executing Verilog-2005 frontend: /content/llm_fa/verilog_src/fa_cell.v\n",
            "Parsing Verilog input from `/content/llm_fa/verilog_src/fa_cell.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\FA_CELL'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "2. Executing Verilog-2005 frontend: /content/llm_fa/verilog_src/fa_example_mod.v\n",
            "Parsing Verilog input from `/content/llm_fa/verilog_src/fa_example_mod.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\top'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "3. Executing HIERARCHY pass (managing design hierarchy).\n",
            "\n",
            "3.1. Analyzing design hierarchy..\n",
            "Top module:  \\top\n",
            "Used module:     \\FA_CELL\n",
            "\n",
            "3.2. Analyzing design hierarchy..\n",
            "Top module:  \\top\n",
            "Used module:     \\FA_CELL\n",
            "Removed 0 unused modules.\n",
            "\n",
            "4. Executing PROC pass (convert processes to netlists).\n",
            "\n",
            "4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
            "Removed a total of 0 dead cases.\n",
            "\n",
            "4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
            "Removed 0 redundant assignments.\n",
            "Promoted 0 assignments to connections.\n",
            "\n",
            "4.4. Executing PROC_INIT pass (extract init attributes).\n",
            "\n",
            "4.5. Executing PROC_ARST pass (detect async resets in processes).\n",
            "\n",
            "4.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
            "Converted 0 switches.\n",
            "\n",
            "4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
            "\n",
            "4.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
            "\n",
            "4.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
            "\n",
            "4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
            "\n",
            "4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
            "Cleaned up 0 empty switches.\n",
            "\n",
            "4.12. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module top.\n",
            "Optimizing module FA_CELL.\n",
            "\n",
            "5. Executing OPT pass (performing simple optimizations).\n",
            "\n",
            "5.1. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module top.\n",
            "Optimizing module FA_CELL.\n",
            "\n",
            "5.2. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\top'.\n",
            "Finding identical cells in module `\\FA_CELL'.\n",
            "<suppressed ~3 debug messages>\n",
            "Removed a total of 1 cells.\n",
            "\n",
            "5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\top..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Running muxtree optimizer on module \\FA_CELL..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\top.\n",
            "  Optimizing cells in module \\FA_CELL.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.5. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\top'.\n",
            "Finding identical cells in module `\\FA_CELL'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\top..\n",
            "Finding unused cells or wires in module \\FA_CELL..\n",
            "Removed 0 unused cells and 3 unused wires.\n",
            "<suppressed ~1 debug messages>\n",
            "\n",
            "5.8. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module FA_CELL.\n",
            "Optimizing module top.\n",
            "\n",
            "5.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
            "\n",
            "5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
            "Running muxtree optimizer on module \\FA_CELL..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Running muxtree optimizer on module \\top..\n",
            "  Creating internal representation of mux trees.\n",
            "  No muxes found in this module.\n",
            "Removed 0 multiplexer ports.\n",
            "\n",
            "5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
            "  Optimizing cells in module \\FA_CELL.\n",
            "  Optimizing cells in module \\top.\n",
            "Performed a total of 0 changes.\n",
            "\n",
            "5.12. Executing OPT_MERGE pass (detect identical cells).\n",
            "Finding identical cells in module `\\FA_CELL'.\n",
            "Finding identical cells in module `\\top'.\n",
            "Removed a total of 0 cells.\n",
            "\n",
            "5.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
            "\n",
            "5.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
            "Finding unused cells or wires in module \\FA_CELL..\n",
            "Finding unused cells or wires in module \\top..\n",
            "\n",
            "5.15. Executing OPT_EXPR pass (perform const folding).\n",
            "Optimizing module FA_CELL.\n",
            "Optimizing module top.\n",
            "\n",
            "5.16. Finished OPT passes. (There is nothing left to do.)\n",
            "\n",
            "6. Executing TECHMAP pass (map to technology primitives).\n",
            "\n",
            "6.1. Executing Verilog-2005 frontend: /content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys/share/techmap.v\n",
            "Parsing Verilog input from `/content/drive/MyDrive/Colab_Notebooks2/LLM_files/yosys/share/techmap.v' to AST representation.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
            "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
            "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
            "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
            "Generating RTLIL representation for module `\\_90_fa'.\n",
            "Generating RTLIL representation for module `\\_90_lcu_brent_kung'.\n",
            "Generating RTLIL representation for module `\\_90_alu'.\n",
            "Generating RTLIL representation for module `\\_90_macc'.\n",
            "Generating RTLIL representation for module `\\_90_alumacc'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_trunc'.\n",
            "Generating RTLIL representation for module `\\_90_div'.\n",
            "Generating RTLIL representation for module `\\_90_mod'.\n",
            "Generating RTLIL representation for module `\\$__div_mod_floor'.\n",
            "Generating RTLIL representation for module `\\_90_divfloor'.\n",
            "Generating RTLIL representation for module `\\_90_modfloor'.\n",
            "Generating RTLIL representation for module `\\_90_pow'.\n",
            "Generating RTLIL representation for module `\\_90_pmux'.\n",
            "Generating RTLIL representation for module `\\_90_demux'.\n",
            "Generating RTLIL representation for module `\\_90_lut'.\n",
            "Successfully finished Verilog frontend.\n",
            "\n",
            "6.2. Continuing TECHMAP pass.\n",
            "Using extmapper simplemap for cells of type $xor.\n",
            "Using extmapper simplemap for cells of type $and.\n",
            "Using extmapper simplemap for cells of type $or.\n",
            "No more expansions possible.\n",
            "<suppressed ~80 debug messages>\n",
            "\n",
            "7. Printing statistics.\n",
            "\n",
            "=== FA_CELL ===\n",
            "\n",
            "   Number of wires:                  8\n",
            "   Number of wire bits:              8\n",
            "   Number of public wires:           5\n",
            "   Number of public wire bits:       5\n",
            "   Number of ports:                  5\n",
            "   Number of port bits:              5\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  5\n",
            "     $_AND_                          2\n",
            "     $_OR_                           1\n",
            "     $_XOR_                          2\n",
            "\n",
            "=== top ===\n",
            "\n",
            "   Number of wires:                  5\n",
            "   Number of wire bits:              5\n",
            "   Number of public wires:           5\n",
            "   Number of public wire bits:       5\n",
            "   Number of ports:                  5\n",
            "   Number of port bits:              5\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  1\n",
            "     FA_CELL                         1\n",
            "\n",
            "=== design hierarchy ===\n",
            "\n",
            "   top                               1\n",
            "     FA_CELL                         1\n",
            "\n",
            "   Number of wires:                 13\n",
            "   Number of wire bits:             13\n",
            "   Number of public wires:          10\n",
            "   Number of public wire bits:      10\n",
            "   Number of ports:                 10\n",
            "   Number of port bits:             10\n",
            "   Number of memories:               0\n",
            "   Number of memory bits:            0\n",
            "   Number of processes:              0\n",
            "   Number of cells:                  5\n",
            "     $_AND_                          2\n",
            "     $_OR_                           1\n",
            "     $_XOR_                          2\n",
            "\n",
            "8. Executing Verilog backend.\n",
            "\n",
            "8.1. Executing BMUXMAP pass.\n",
            "\n",
            "8.2. Executing DEMUXMAP pass.\n",
            "Dumping module `\\FA_CELL'.\n",
            "Dumping module `\\top'.\n",
            "\n",
            "End of script. Logfile hash: 5ac6e6202e, CPU: user 0.04s system 0.02s, MEM: 217.14 MB peak\n",
            "Yosys 0.53+101 (git sha1 0b19f628e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)\n",
            "Time spent: 52% 5x read_verilog (0 sec), 15% 4x opt_expr (0 sec), ...\n",
            "✅ Re-synthesis complete with FA_CELL instantiated.\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 12. Compare before and after synthesis results (gate count)\n",
        "original_stat_script = '''\n",
        "read_verilog /content/llm_fa/verilog_src/fa_example.v\n",
        "hierarchy -top top\n",
        "proc; opt; techmap\n",
        "stat\n",
        "'''\n",
        "with open(\"/content/llm_fa/scripts/stat_orig.ys\", \"w\") as f:\n",
        "    f.write(original_stat_script)\n",
        "\n",
        "mod_stat_script = '''\n",
        "read_verilog /content/llm_fa/verilog_src/fa_cell.v\n",
        "read_verilog /content/llm_fa/verilog_src/fa_example_mod.v\n",
        "hierarchy -top top\n",
        "proc; opt; techmap\n",
        "stat\n",
        "'''\n",
        "with open(\"/content/llm_fa/scripts/stat_mod.ys\", \"w\") as f:\n",
        "    f.write(mod_stat_script)\n",
        "\n",
        "\n",
        "print(\"\\n📊 Original design stats saved at '/content/llm_fa/stats/stat_orig.txt'\")\n",
        "os.makedirs(\"/content/llm_fa/stats\", exist_ok=True)\n",
        "\n",
        "!./yosys -s /content/llm_fa/scripts/stat_orig.ys > /content/llm_fa/stats/stat_orig.txt\n",
        "print(\"\\n📊 Modified design stats with FA_CELL saved at '/content/llm_fa/stats/stat_mod.txt'\")\n",
        "!./yosys -s /content/llm_fa/scripts/stat_mod.ys   > /content/llm_fa/stats/stat_mod.txt\n"
      ],
      "metadata": {
        "id": "9k90e6gQtyWR",
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "outputId": "ca74b2c5-fe65-45f6-de7c-bfa2c58de457"
      },
      "execution_count": 94,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "📊 Original design stats saved at '/content/llm_fa/stats/stat_orig.txt'\n",
            "\n",
            "📊 Modified design stats with FA_CELL saved at '/content/llm_fa/stats/stat_mod.txt'\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "def print_gate_summary(stat_path):\n",
        "    important_cells = [\"FA_CELL\", \"$_AND_\", \"$_OR_\", \"$_XOR_\"]\n",
        "    found = {cell: 0 for cell in important_cells}\n",
        "\n",
        "    with open(stat_path, \"r\") as f:\n",
        "        for line in f:\n",
        "            for cell in important_cells:\n",
        "                if line.strip().startswith(cell):\n",
        "                    count = int(line.strip().split()[-1])\n",
        "                    found[cell] = count\n",
        "\n",
        "    for cell in important_cells:\n",
        "        print(f\"{cell:>8}: {found[cell]}\")\n",
        "print(\"📊 Original design summary:\")\n",
        "print_gate_summary(\"/content/llm_fa/stats/stat_orig.txt\")\n",
        "print(\"\\n📊 Modified design summary\")\n",
        "print_gate_summary(\"/content/llm_fa/stats/stat_mod.txt\")"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "2l7WK3TAqstP",
        "outputId": "75ae018a-b813-4a62-8964-f08d5a7426e8"
      },
      "execution_count": 95,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "📊 Original design summary:\n",
            " FA_CELL: 0\n",
            "  $_AND_: 3\n",
            "   $_OR_: 2\n",
            "  $_XOR_: 2\n",
            "\n",
            "📊 Modified design summary\n",
            " FA_CELL: 1\n",
            "  $_AND_: 2\n",
            "   $_OR_: 1\n",
            "  $_XOR_: 2\n"
          ]
        }
      ]
    }
  ]
}