module dff(
    input d,clk,
    output reg q
    );
always@(posedge clk)
begin
case({d})
1'b0: q<=0;
1'b1: q<=1;
endcase
end

endmodule
