// Seed: 447135408
module module_0 ();
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    output logic id_7
);
  always #1 begin : LABEL_0
    id_7 <= 1'h0;
  end
  timeunit 1ps;
  module_0 modCall_1 ();
  assign id_4 = 1'b0;
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2,
    output tri1 id_3
);
  wire  id_5;
  wire  id_6;
  logic id_7;
  ;
  module_0 modCall_1 ();
  logic id_8;
endmodule
