

================================================================
== Synthesis Summary Report of 'smithwaterman'
================================================================
+ General Information: 
    * Date:           Wed May  7 07:47:59 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        smithwaterman
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+------------+-------------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |    |            |             |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   | DSP|     FF     |     LUT     | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+------------+-------------+-----+
    |+ smithwaterman                              |     -|  0.00|  8396934|  4.198e+07|         -|  8396935|      -|        no|  16 (~0%)|   -|  5253 (~0%)|   16316 (1%)|    -|
    | o VITIS_LOOP_117_1                          |     -|  3.65|  8396912|  4.198e+07|    524807|        -|     16|        no|         -|   -|           -|            -|    -|
    |  + smithwaterman_Pipeline_1                 |     -|  0.00|      387|  1.935e+03|         -|      387|      -|        no|         -|   -|    80 (~0%)|    158 (~0%)|    -|
    |   o Loop 1                                  |     -|  3.65|      385|  1.925e+03|         3|        1|    384|       yes|         -|   -|           -|            -|    -|
    |  + swMaxScore                               |     -|  0.04|   524343|  2.622e+06|         -|   524343|      -|        no|  16 (~0%)|   -|  2900 (~0%)|  11577 (~0%)|    -|
    |   + intTo2bit_16_s                          |    II|  3.65|        0|      0.000|         -|        1|      -|       yes|         -|   -|           -|            -|    -|
    |   + intTo2bit_16_s                          |    II|  3.65|        0|      0.000|         -|        1|      -|       yes|         -|   -|           -|            -|    -|
    |   + intTo2bit_8_s                           |    II|  3.65|        0|      0.000|         -|        1|      -|       yes|         -|   -|           -|            -|    -|
    |   + intTo2bit_8_s                           |    II|  3.65|        0|      0.000|         -|        1|      -|       yes|         -|   -|           -|            -|    -|
    |   + sw                                      |     -|  0.04|    65541|  3.277e+05|         -|    65541|      -|        no|   8 (~0%)|   -|   449 (~0%)|   4274 (~0%)|    -|
    |    + simpleSW                               |     -|  0.04|    65539|  3.277e+05|         -|    65539|      -|        no|   8 (~0%)|   -|   398 (~0%)|   4233 (~0%)|    -|
    |     o VITIS_LOOP_19_1_VITIS_LOOP_21_2       |    II|  3.65|    65537|  3.277e+05|         4|        2|  32768|       yes|         -|   -|           -|            -|    -|
    |   + sw                                      |     -|  0.04|    65541|  3.277e+05|         -|    65541|      -|        no|   8 (~0%)|   -|   449 (~0%)|   4274 (~0%)|    -|
    |    + simpleSW                               |     -|  0.04|    65539|  3.277e+05|         -|    65539|      -|        no|   8 (~0%)|   -|   398 (~0%)|   4233 (~0%)|    -|
    |     o VITIS_LOOP_19_1_VITIS_LOOP_21_2       |    II|  3.65|    65537|  3.277e+05|         4|        2|  32768|       yes|         -|   -|           -|            -|    -|
    |  + smithwaterman_Pipeline_VITIS_LOOP_125_2  |     -|  2.28|       18|     90.000|         -|       18|      -|        no|         -|   -|    13 (~0%)|     60 (~0%)|    -|
    |   o VITIS_LOOP_125_2                        |     -|  3.65|       16|     80.000|         2|        1|     16|       yes|         -|   -|           -|            -|    -|
    |  + smithwaterman_Pipeline_3                 |     -|  0.00|       51|    255.000|         -|       51|      -|        no|         -|   -|    47 (~0%)|    162 (~0%)|    -|
    |   o Loop 1                                  |     -|  3.65|       49|    245.000|         3|        1|     48|       yes|         -|   -|           -|            -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                      |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control | size_1     | 0x28   | 32    | W      | Data signal of size              |                                                                      |
| s_axi_control | size_2     | 0x2c   | 32    | W      | Data signal of size              |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| input    | inout     | unsigned int* |
| output   | inout     | unsigned int* |
| size     | inout     | int*          |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| input    | m_axi_gmem    | interface |          |                                  |
| input    | s_axi_control | interface | offset   |                                  |
| output   | m_axi_gmem    | interface |          |                                  |
| output   | s_axi_control | interface | offset   |                                  |
| size     | m_axi_gmem    | interface |          |                                  |
| size     | s_axi_control | register  | offset   | name=size_1 offset=0x28 range=32 |
| size     | s_axi_control | register  | offset   | name=size_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+-------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length   | Width | Location                                                                                  |
+--------------+-----------+----------+-------+-------------------------------------------------------------------------------------------+
| m_axi_gmem   | read      | variable | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:117:23 |
| m_axi_gmem   | write     | variable | 32    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:117:23 |
+--------------+-----------+----------+-------+-------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Loop      | Problem                                                                                               | Resolution | Location                                                                                 |
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem   | output   | anonymous | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:132:9 |
| m_axi_gmem   | input    | anonymous | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/smithwaterman/smithwaterman_slow.cpp:120:2 |
+--------------+----------+-----------+-------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                       | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + smithwaterman                            | 0   |        |             |     |        |         |
|   sub_ln117_fu_405_p2                      | -   |        | sub_ln117   | sub | fabric | 0       |
|   sub_ln117_1_fu_439_p2                    | -   |        | sub_ln117_1 | sub | fabric | 0       |
|   add_ln117_fu_474_p2                      | -   |        | add_ln117   | add | fabric | 0       |
|  + smithwaterman_Pipeline_1                | 0   |        |             |     |        |         |
|    empty_fu_513_p2                         | -   |        | empty       | add | fabric | 0       |
|    next_mul_fu_565_p2                      | -   |        | next_mul    | add | fabric | 0       |
|    next_urem_fu_537_p2                     | -   |        | next_urem   | add | fabric | 0       |
|  + swMaxScore                              | 0   |        |             |     |        |         |
|   + sw (grp_sw_fu_4335)                    | 0   |        |             |     |        |         |
|    + simpleSW (grp_simpleSW_fu_3094)       | 0   |        |             |     |        |         |
|      add_ln19_fu_3571_p2                   | -   |        | add_ln19    | add | fabric | 0       |
|      col_3_fu_3580_p2                      | -   |        | col_3       | add | fabric | 0       |
|      empty_fu_3890_p2                      | -   |        | empty       | add | fabric | 0       |
|      add_ln31_fu_3916_p2                   | -   |        | add_ln31    | add | fabric | 0       |
|      add_ln46_fu_3927_p2                   | -   |        | add_ln46    | add | fabric | 0       |
|      add_ln26_fu_3933_p2                   | -   |        | add_ln26    | add | fabric | 0       |
|      add_ln26_1_fu_3947_p2                 | -   |        | add_ln26_1  | add | fabric | 0       |
|      add_ln35_fu_3958_p2                   | -   |        | add_ln35    | add | fabric | 0       |
|      add_ln43_fu_4202_p2                   | -   |        | add_ln43    | add | fabric | 0       |
|      add_ln43_1_fu_4248_p2                 | -   |        | add_ln43_1  | add | fabric | 0       |
|      t2_fu_4266_p2                         | -   |        | t2          | add | fabric | 0       |
|      row_1_fu_4118_p2                      | -   |        | row_1       | add | fabric | 0       |
|   + sw (grp_sw_fu_4725)                    | 0   |        |             |     |        |         |
|    + simpleSW (grp_simpleSW_fu_3094)       | 0   |        |             |     |        |         |
|      add_ln19_fu_3571_p2                   | -   |        | add_ln19    | add | fabric | 0       |
|      col_3_fu_3580_p2                      | -   |        | col_3       | add | fabric | 0       |
|      empty_fu_3890_p2                      | -   |        | empty       | add | fabric | 0       |
|      add_ln31_fu_3916_p2                   | -   |        | add_ln31    | add | fabric | 0       |
|      add_ln46_fu_3927_p2                   | -   |        | add_ln46    | add | fabric | 0       |
|      add_ln26_fu_3933_p2                   | -   |        | add_ln26    | add | fabric | 0       |
|      add_ln26_1_fu_3947_p2                 | -   |        | add_ln26_1  | add | fabric | 0       |
|      add_ln35_fu_3958_p2                   | -   |        | add_ln35    | add | fabric | 0       |
|      add_ln43_fu_4202_p2                   | -   |        | add_ln43    | add | fabric | 0       |
|      add_ln43_1_fu_4248_p2                 | -   |        | add_ln43_1  | add | fabric | 0       |
|      t2_fu_4266_p2                         | -   |        | t2          | add | fabric | 0       |
|      row_1_fu_4118_p2                      | -   |        | row_1       | add | fabric | 0       |
|  + smithwaterman_Pipeline_VITIS_LOOP_125_2 | 0   |        |             |     |        |         |
|    add_ln125_fu_137_p2                     | -   |        | add_ln125   | add | fabric | 0       |
|  + smithwaterman_Pipeline_3                | 0   |        |             |     |        |         |
|    empty_fu_159_p2                         | -   |        | empty       | add | fabric | 0       |
|    next_urem6_fu_209_p2                    | -   |        | next_urem6  | add | fabric | 0       |
|    next_mul4_fu_168_p2                     | -   |        | next_mul4   | add | fabric | 0       |
+--------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------+------+------+--------+------------------+---------+------+---------+
| Name                                 | BRAM | URAM | Pragma | Variable         | Storage | Impl | Latency |
+--------------------------------------+------+------+--------+------------------+---------+------+---------+
| + smithwaterman                      | 16   | 0    |        |                  |         |      |         |
|   outbuf_U                           | -    | -    |        | outbuf           | ram_1p  | auto | 1       |
|   outbuf_1_U                         | -    | -    |        | outbuf_1         | ram_1p  | auto | 1       |
|   outbuf_2_U                         | -    | -    |        | outbuf_2         | ram_1p  | auto | 1       |
|   readRefPacked_U                    | -    | -    |        | readRefPacked    | ram_s2p | auto | 1       |
|   readRefPacked_1_U                  | -    | -    |        | readRefPacked_1  | ram_s2p | auto | 1       |
|   readRefPacked_2_U                  | -    | -    |        | readRefPacked_2  | ram_s2p | auto | 1       |
|   readRefPacked_3_U                  | -    | -    |        | readRefPacked_3  | ram_s2p | auto | 1       |
|   readRefPacked_4_U                  | -    | -    |        | readRefPacked_4  | ram_s2p | auto | 1       |
|   readRefPacked_5_U                  | -    | -    |        | readRefPacked_5  | ram_s2p | auto | 1       |
|   readRefPacked_6_U                  | -    | -    |        | readRefPacked_6  | ram_s2p | auto | 1       |
|   readRefPacked_7_U                  | -    | -    |        | readRefPacked_7  | ram_s2p | auto | 1       |
|   readRefPacked_8_U                  | -    | -    |        | readRefPacked_8  | ram_s2p | auto | 1       |
|   readRefPacked_9_U                  | -    | -    |        | readRefPacked_9  | ram_s2p | auto | 1       |
|   readRefPacked_10_U                 | -    | -    |        | readRefPacked_10 | ram_s2p | auto | 1       |
|   readRefPacked_11_U                 | -    | -    |        | readRefPacked_11 | ram_s2p | auto | 1       |
|   readRefPacked_12_U                 | -    | -    |        | readRefPacked_12 | ram_s2p | auto | 1       |
|   readRefPacked_13_U                 | -    | -    |        | readRefPacked_13 | ram_s2p | auto | 1       |
|   readRefPacked_14_U                 | -    | -    |        | readRefPacked_14 | ram_s2p | auto | 1       |
|   readRefPacked_15_U                 | -    | -    |        | readRefPacked_15 | ram_s2p | auto | 1       |
|   readRefPacked_16_U                 | -    | -    |        | readRefPacked_16 | ram_s2p | auto | 1       |
|   readRefPacked_17_U                 | -    | -    |        | readRefPacked_17 | ram_s2p | auto | 1       |
|   readRefPacked_18_U                 | -    | -    |        | readRefPacked_18 | ram_s2p | auto | 1       |
|   readRefPacked_19_U                 | -    | -    |        | readRefPacked_19 | ram_s2p | auto | 1       |
|   readRefPacked_20_U                 | -    | -    |        | readRefPacked_20 | ram_s2p | auto | 1       |
|   readRefPacked_21_U                 | -    | -    |        | readRefPacked_21 | ram_s2p | auto | 1       |
|   readRefPacked_22_U                 | -    | -    |        | readRefPacked_22 | ram_s2p | auto | 1       |
|   readRefPacked_23_U                 | -    | -    |        | readRefPacked_23 | ram_s2p | auto | 1       |
|   out_0_U                            | -    | -    |        | out_0            | ram_t2p | auto | 1       |
|   out_1_U                            | -    | -    |        | out_1            | ram_t2p | auto | 1       |
|   out_2_U                            | -    | -    |        | out_2            | ram_t2p | auto | 1       |
|  + swMaxScore                        | 16   | 0    |        |                  |         |      |         |
|   + sw (grp_sw_fu_4335)              | 8    | 0    |        |                  |         |      |         |
|    + simpleSW (grp_simpleSW_fu_3094) | 8    | 0    |        |                  |         |      |         |
|      mat_U                           | 8    | -    |        | mat              | rom_np  | auto | 1       |
|   + sw (grp_sw_fu_4725)              | 8    | 0    |        |                  |         |      |         |
|    + simpleSW (grp_simpleSW_fu_3094) | 8    | 0    |        |                  |         |      |         |
|      mat_U                           | 8    | -    |        | mat              | rom_np  | auto | 1       |
+--------------------------------------+------+------+--------+------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-------+-----------+---------------------------------------------+----------------------------+
| Type  | Options   | Location                                    | Messages                   |
+-------+-----------+---------------------------------------------+----------------------------+
| array | partition | smithwaterman_slow.cpp:81 in swint          | unknown HLS pragma ignored |
| array | partition | smithwaterman_slow.cpp:82 in swint          | unknown HLS pragma ignored |
| array | partition | smithwaterman_slow.cpp:113 in smithwaterman | unknown HLS pragma ignored |
| array | partition | smithwaterman_slow.cpp:114 in smithwaterman | unknown HLS pragma ignored |
+-------+-----------+---------------------------------------------+----------------------------+

* Pragmas with Warnings
+--------+------------+---------------------------------------------+-----------------------------------------------------------------------------+
| Type   | Options    | Location                                    | Messages                                                                    |
+--------+------------+---------------------------------------------+-----------------------------------------------------------------------------+
| inline | region off | smithwaterman_slow.cpp:15 in simplesw       | 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead |
| inline | region off | smithwaterman_slow.cpp:61 in sw             | 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead |
| inline | region off | smithwaterman_slow.cpp:100 in smithwaterman | 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead |
+--------+------------+---------------------------------------------+-----------------------------------------------------------------------------+

* Valid Pragma Syntax
+----------------------+--------------------------------------------------+---------------------------------------------+
| Type                 | Options                                          | Location                                    |
+----------------------+--------------------------------------------------+---------------------------------------------+
| pipeline             |                                                  | smithwaterman_slow.cpp:68 in intto2bit      |
| function_instantiate | variable = maxv                                  | smithwaterman_slow.cpp:78 in swint          |
| unroll               |                                                  | smithwaterman_slow.cpp:93 in swmaxscore     |
| interface            | m_axi port = input offset = slave bundle = gmem  | smithwaterman_slow.cpp:101 in smithwaterman |
| interface            | m_axi port = output offset = slave bundle = gmem | smithwaterman_slow.cpp:102 in smithwaterman |
| interface            | m_axi port = size offset = slave bundle = gmem   | smithwaterman_slow.cpp:103 in smithwaterman |
| interface            | s_axilite port = input bundle = control          | smithwaterman_slow.cpp:104 in smithwaterman |
| interface            | s_axilite port = output bundle = control         | smithwaterman_slow.cpp:105 in smithwaterman |
| interface            | s_axilite port = size bundle = control           | smithwaterman_slow.cpp:106 in smithwaterman |
| interface            | s_axilite port = return bundle = control         | smithwaterman_slow.cpp:107 in smithwaterman |
| loop_tripcount       | min = 1 max = 16                                 | smithwaterman_slow.cpp:118 in smithwaterman |
| pipeline             |                                                  | smithwaterman_slow.cpp:126 in smithwaterman |
+----------------------+--------------------------------------------------+---------------------------------------------+

* Inferred Pragmas
+-------------------------------------+-----------------+---------------------------------------------+-----------------------------------------+
| Source Pragma                       | Inferred Pragma | Options                                     | Location                                |
+-------------------------------------+-----------------+---------------------------------------------+-----------------------------------------+
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i       | variable d2bit.i in swmaxscore          |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i12     | variable d2bit.i12 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i18     | variable d2bit.i18 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i24     | variable d2bit.i24 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i30     | variable d2bit.i30 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i36     | variable d2bit.i36 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i42     | variable d2bit.i42 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i48     | variable d2bit.i48 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i54     | variable d2bit.i54 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i6      | variable d2bit.i6 in swmaxscore         |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i60     | variable d2bit.i60 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i66     | variable d2bit.i66 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i72     | variable d2bit.i72 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i78     | variable d2bit.i78 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i84     | variable d2bit.i84 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=d2bit.i90     | variable d2bit.i90 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i       | variable q2bit.i in swmaxscore          |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i13     | variable q2bit.i13 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i19     | variable q2bit.i19 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i25     | variable q2bit.i25 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i31     | variable q2bit.i31 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i37     | variable q2bit.i37 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i43     | variable q2bit.i43 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i49     | variable q2bit.i49 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i55     | variable q2bit.i55 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i61     | variable q2bit.i61 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i67     | variable q2bit.i67 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i7      | variable q2bit.i7 in swmaxscore         |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i73     | variable q2bit.i73 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i79     | variable q2bit.i79 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i85     | variable q2bit.i85 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=1 type=complete  variable=q2bit.i91     | variable q2bit.i91 in swmaxscore        |
| pipeline smithwaterman_slow.cpp:68  | array_partition | dim=2 type=complete  variable=readRefPacked | variable readRefPacked in smithwaterman |
| pipeline smithwaterman_slow.cpp:126 | array_partition | dim=1 type=cyclic factor=3 variable=outbuf  | variable outbuf in smithwaterman        |
| pipeline smithwaterman_slow.cpp:126 | array_partition | dim=2 type=complete  variable=out           | variable out in smithwaterman           |
+-------------------------------------+-----------------+---------------------------------------------+-----------------------------------------+


