Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 29 23:17:06 2024
| Host         : LAPTOP-8VTJ1KHT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Board_control_sets_placed.rpt
| Design       : Board
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           10 |
| No           | No                    | Yes                    |              29 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             209 |          153 |
| Yes          | Yes                   | No                     |             480 |          247 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                    Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|  cpu_inst/controller_inst/FSM_inst/ALU_OP_ctrl_reg[1]_0   |                                                     |                  |                1 |              1 |         1.00 |
|  cpu_inst/controller_inst/FSM_inst/Shift_OP_ctrl_reg[2]_1 |                                                     |                  |                1 |              1 |         1.00 |
|  swb_IBUF_BUFG[2]                                         |                                                     |                  |                1 |              1 |         1.00 |
|  swb_IBUF_BUFG[6]                                         |                                                     |                  |                2 |              3 |         1.50 |
| ~clk_IBUF_BUFG                                            |                                                     |                  |                1 |              3 |         3.00 |
|  clk_reg_BUFG                                             |                                                     | swb_IBUF[1]      |                3 |              4 |         1.33 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/S_ctrl_reg_0[0]   | swb_IBUF[1]      |                2 |              7 |         3.50 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/E[0]              | swb_IBUF[1]      |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG                                            |                                                     |                  |                4 |             15 |         3.75 |
| ~clk_reg_BUFG                                             |                                                     | swb_IBUF[1]      |                8 |             25 |         3.12 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/E[0]                | swb_IBUF[1]      |               16 |             32 |         2.00 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_2[0]     | swb_IBUF[1]      |               16 |             32 |         2.00 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_7[0]     | swb_IBUF[1]      |               16 |             32 |         2.00 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_12[0]    | swb_IBUF[1]      |               14 |             32 |         2.29 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_13[0]    | swb_IBUF[1]      |               20 |             32 |         1.60 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_8[0]     | swb_IBUF[1]      |               15 |             32 |         2.13 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_10[0]    | swb_IBUF[1]      |               19 |             32 |         1.68 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_11[0]    | swb_IBUF[1]      |               23 |             32 |         1.39 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_0[0]     | swb_IBUF[1]      |               13 |             32 |         2.46 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_3[0]     | swb_IBUF[1]      |               13 |             32 |         2.46 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_4[0]     | swb_IBUF[1]      |               19 |             32 |         1.68 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_1[0]     | swb_IBUF[1]      |               14 |             32 |         2.29 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_5[0]     | swb_IBUF[1]      |               14 |             32 |         2.29 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_6[0]     | swb_IBUF[1]      |               23 |             32 |         1.39 |
|  clk_reg_BUFG                                             | cpu_inst/fetch_instruction_inst/IR_reg[15]_9[0]     | swb_IBUF[1]      |               12 |             32 |         2.67 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/LF_reg_0[0]       | swb_IBUF[1]      |               23 |             32 |         1.39 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/led_OBUF[10]      | swb_IBUF[1]      |               19 |             32 |         1.68 |
| ~clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/write_ir_reg_0[0] | swb_IBUF[1]      |                7 |             32 |         4.57 |
|  clk_reg_BUFG                                             | cpu_inst/controller_inst/FSM_inst/LA_reg_0[0]       | swb_IBUF[1]      |               96 |             96 |         1.00 |
+-----------------------------------------------------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+


