set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/demeil/.ciel/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/demeil/.ciel/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/riscvcpu"
set ::env(DESIGN_NAME) "top"
set ::env(VERILOG_FILES) "/openlane/designs/riscvcpu/src/controller.sv /openlane/designs/riscvcpu/src/mux3x1.sv /openlane/designs/riscvcpu/src/top.sv /openlane/designs/riscvcpu/src/extendunit.sv /openlane/designs/riscvcpu/src/datapath.sv /openlane/designs/riscvcpu/src/resetflipflop.sv /openlane/designs/riscvcpu/src/regfile.sv /openlane/designs/riscvcpu/src/riscvsingle.sv /openlane/designs/riscvcpu/src/maindecoder.sv /openlane/designs/riscvcpu/src/alu.sv /openlane/designs/riscvcpu/src/mux2x1.sv /openlane/designs/riscvcpu/src/adder.sv /openlane/designs/riscvcpu/src/aludecoder.sv"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "20"
set ::env(FP_CORE_UTIL) "35"
set ::env(RT_MAX_LAYER) "met4"
set ::env(PL_TARGET_DENSITY) "0.45"
set ::env(SYNTH_STRATEGY) "DELAY 0"
set ::env(SYNTH_SIZING) "0"
set ::env(SYNTH_MAX_FANOUT) "10"
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) "0"
