// Seed: 2472041212
module module_0 (
    input wor id_0,
    output tri1 id_1,
    input uwire id_2,
    output supply0 id_3
);
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    output uwire id_2,
    output tri   id_3,
    input  tri1  id_4,
    output tri1  id_5,
    input  tri   id_6
);
  assign id_5 = id_4;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout tri1 id_8;
  inout tri1 id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  `define pp_14 0
  assign id_7 = id_8 == id_7 - `pp_14 - id_12;
  logic id_15 = -1;
  assign id_15 = -1;
  parameter id_16 = -1;
  assign id_8 = -1;
  wire id_17;
  ;
endmodule
module module_3 #(
    parameter id_27 = 32'd62,
    parameter id_3  = 32'd68,
    parameter id_4  = 32'd95
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  output logic [7:0] id_5;
  input wire _id_4;
  input wire _id_3;
  output wire id_2;
  output supply0 id_1;
  assign id_1 = id_4 && 1'b0 && id_6[{1, id_4}];
  wire id_7;
  ;
  assign id_5[1] = id_4;
  wire id_8;
  logic [7:0]
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      _id_27,
      id_28[id_3 : -1 'b0],
      \id_29 ,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39;
  assign id_14 = id_12[-1];
  logic [id_27 : 1] id_40;
  ;
  assign id_23 = id_21;
  module_2 modCall_1 (
      id_8,
      id_7,
      id_40,
      id_40,
      id_40,
      id_40,
      id_7,
      id_8,
      id_7,
      id_1,
      id_7,
      id_40,
      id_8
  );
  wire id_41;
endmodule
