

================================================================
== Vitis HLS Report for 'Loop_loop11_proc2'
================================================================
* Date:           Fri Oct  4 14:45:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3211275|  3211275|  10.694 ms|  10.694 ms|  3211275|  3211275|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop11_loop12_loop13_loop14  |  3211273|  3211273|        14|          4|          1|  802816|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      547|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |      392|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      270|    -|
|Register             |        -|     -|      613|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      392|     3|      999|     1361|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       29|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        9|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U22   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|                Module               | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |v26_U  |Loop_loop11_proc2_v26_RAM_AUTO_1R1W  |      196|  0|   0|    0|  100352|   32|     1|      3211264|
    |v14_U  |Loop_loop6_proc1_v12_RAM_AUTO_1R1W   |      196|  0|   0|    0|  100352|   32|     1|      3211264|
    +-------+-------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                                     |      392|  0|   0|    0|  200704|   64|     2|      6422528|
    +-------+-------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln76_1_fu_248_p2               |         +|   0|  0|  27|          20|           1|
    |add_ln76_fu_266_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln77_1_fu_468_p2               |         +|   0|  0|  24|          17|           1|
    |add_ln77_fu_334_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln78_1_fu_454_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln78_fu_386_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln79_fu_675_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln86_1_fu_645_p2               |         +|   0|  0|  17|          17|          17|
    |add_ln86_fu_613_p2                 |         +|   0|  0|  20|          13|          13|
    |add_ln87_fu_599_p2                 |         +|   0|  0|  13|           6|           6|
    |empty_34_fu_549_p2                 |         +|   0|  0|  20|          13|          13|
    |empty_37_fu_585_p2                 |         +|   0|  0|  17|          17|          17|
    |empty_33_fu_536_p2                 |         -|   0|  0|  19|          12|          12|
    |empty_36_fu_575_p2                 |         -|   0|  0|  17|          17|          17|
    |sub_ln86_1_fu_639_p2               |         -|   0|  0|  17|          17|          17|
    |sub_ln86_fu_448_p2                 |         -|   0|  0|  19|          12|          12|
    |and_ln76_1_fu_316_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln76_fu_304_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_372_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage1_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_285                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_705                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_716                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_720                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op124_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp152_fu_418_p2                   |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln76_fu_242_p2                |      icmp|   0|  0|  27|          20|          19|
    |icmp_ln77_fu_272_p2                |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln78_fu_310_p2                |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln79_1_fu_680_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln79_fu_298_p2                |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln88_fu_661_p2                |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln95_fu_669_p2                |      icmp|   0|  0|  10|           3|           2|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |or_ln76_fu_286_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln77_1_fu_354_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln77_2_fu_366_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_340_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln78_1_fu_398_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln78_2_fu_404_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln78_fu_392_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_190_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln76_1_fu_322_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln76_fu_278_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln77_1_fu_378_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln77_2_fu_474_p3            |    select|   0|  0|  17|           1|           1|
    |select_ln77_fu_346_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln78_1_fu_502_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln78_2_fu_460_p3            |    select|   0|  0|  11|           1|           1|
    |select_ln78_fu_410_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln76_fu_292_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_360_p2                 |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 547|         292|         239|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   17|         34|
    |ap_sig_allocacmp_indvar_flatten37_load  |   9|          2|   20|         40|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v28_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_v29_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v30_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_v31_load               |   9|          2|    4|          8|
    |empty_fu_114                            |   9|          2|   32|         64|
    |indvar_flatten14_fu_102                 |   9|          2|   17|         34|
    |indvar_flatten37_fu_110                 |   9|          2|   20|         40|
    |indvar_flatten_fu_94                    |   9|          2|   11|         22|
    |real_start                              |   9|          2|    1|          2|
    |v13_blk_n                               |   9|          2|    1|          2|
    |v14_address0                            |  14|          3|   17|         51|
    |v27_blk_n                               |   9|          2|    1|          2|
    |v28_fu_106                              |   9|          2|    4|          8|
    |v29_fu_98                               |   9|          2|    7|         14|
    |v30_fu_90                               |   9|          2|    7|         14|
    |v31_fu_86                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 270|         59|  231|        514|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln78_reg_815                  |   7|   0|    7|          0|
    |and_ln77_reg_804                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp152_reg_832                    |   1|   0|    1|          0|
    |empty_fu_114                      |  32|   0|   32|          0|
    |icmp_ln76_reg_784                 |   1|   0|    1|          0|
    |icmp_ln79_1_reg_866               |   1|   0|    1|          0|
    |icmp_ln88_reg_857                 |   1|   0|    1|          0|
    |icmp_ln88_reg_857_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln95_reg_862                 |   1|   0|    1|          0|
    |indvar_flatten14_fu_102           |  17|   0|   17|          0|
    |indvar_flatten37_fu_110           |  20|   0|   20|          0|
    |indvar_flatten_fu_94              |  11|   0|   11|          0|
    |or_ln78_reg_820                   |   1|   0|    1|          0|
    |or_ln78_reg_820_pp0_iter1_reg     |   1|   0|    1|          0|
    |select_ln76_1_reg_788             |   4|   0|    4|          0|
    |select_ln77_1_reg_809             |   7|   0|    7|          0|
    |select_ln77_reg_799               |   7|   0|    7|          0|
    |select_ln78_reg_824               |   4|   0|    4|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |sub_ln86_reg_836                  |   8|   0|   12|          4|
    |trunc_ln77_reg_794                |   3|   0|    3|          0|
    |v14_addr_reg_852                  |  17|   0|   17|          0|
    |v1_load_reg_885                   |  32|   0|   32|          0|
    |v26_addr_reg_841                  |  17|   0|   17|          0|
    |v26_load_reg_870                  |  32|   0|   32|          0|
    |v28_fu_106                        |   4|   0|    4|          0|
    |v29_fu_98                         |   7|   0|    7|          0|
    |v30_fu_90                         |   7|   0|    7|          0|
    |v31_fu_86                         |   4|   0|    4|          0|
    |v33_reg_890                       |  32|   0|   32|          0|
    |v36_reg_875                       |  32|   0|   32|          0|
    |v37_reg_900                       |  32|   0|   32|          0|
    |icmp_ln76_reg_784                 |  64|  32|    1|          0|
    |icmp_ln79_1_reg_866               |  64|  32|    1|          0|
    |icmp_ln95_reg_862                 |  64|  32|    1|          0|
    |v26_addr_reg_841                  |  64|  32|   17|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 613| 128|  381|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|  Loop_loop11_proc2|  return value|
|v1_address0         |  out|    6|   ap_memory|                 v1|         array|
|v1_ce0              |  out|    1|   ap_memory|                 v1|         array|
|v1_q0               |   in|   32|   ap_memory|                 v1|         array|
|v13_dout            |   in|   32|     ap_fifo|                v13|       pointer|
|v13_num_data_valid  |   in|   18|     ap_fifo|                v13|       pointer|
|v13_fifo_cap        |   in|   18|     ap_fifo|                v13|       pointer|
|v13_empty_n         |   in|    1|     ap_fifo|                v13|       pointer|
|v13_read            |  out|    1|     ap_fifo|                v13|       pointer|
|v27_din             |  out|   32|     ap_fifo|                v27|       pointer|
|v27_num_data_valid  |   in|   18|     ap_fifo|                v27|       pointer|
|v27_fifo_cap        |   in|   18|     ap_fifo|                v27|       pointer|
|v27_full_n          |   in|    1|     ap_fifo|                v27|       pointer|
|v27_write           |  out|    1|     ap_fifo|                v27|       pointer|
+--------------------+-----+-----+------------+-------------------+--------------+

