Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 75d7aab472ad4b08b4bfeb663f2ec9bb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_mod7_counter_behav xil_defaultlib.tb_mod7_counter -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.mod_m_counter [mod_m_counter_default]
Compiling architecture arch of entity xil_defaultlib.jk_ff [jk_ff_default]
Compiling architecture arch of entity xil_defaultlib.mod7_acounter [mod7_acounter_default]
Compiling architecture tb_arch of entity xil_defaultlib.tb_mod7_counter
Built simulation snapshot tb_mod7_counter_behav
