// Seed: 2247215450
module module_0 (
    input tri0 module_0,
    input uwire id_1,
    input supply1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1
    , id_26,
    input tri1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri id_5
    , id_27,
    output uwire id_6,
    input uwire id_7,
    output tri id_8,
    input tri1 id_9,
    input wand id_10,
    output supply1 id_11,
    output tri0 id_12,
    input tri1 id_13,
    output wand id_14,
    output wor id_15,
    input wor id_16,
    output tri0 id_17,
    output supply0 id_18,
    input wand id_19,
    output wire id_20,
    input supply0 id_21,
    input uwire id_22,
    input wire id_23,
    output wor id_24
);
  assign id_3  = 1;
  assign id_11 = 1'b0;
  module_0(
      id_0, id_16, id_10
  );
endmodule
