
SecondaryBoardCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006b00  08000140  08000140  00010140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000434  08006c40  08006c40  00016c40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007074  08007074  000201f0  2**0
                  CONTENTS
  4 .ARM          00000008  08007074  08007074  00017074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800707c  0800707c  000201f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800707c  0800707c  0001707c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007080  08007080  00017080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08007084  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  200001f0  08007274  000201f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  08007274  0002046c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba24  00000000  00000000  00020219  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002397  00000000  00000000  0002bc3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00005ff3  00000000  00000000  0002dfd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000800  00000000  00000000  00033fc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011f8  00000000  00000000  000347c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015186  00000000  00000000  000359c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d842  00000000  00000000  0004ab46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000804bf  00000000  00000000  00058388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000d8847  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002b04  00000000  00000000  000d8898  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001f0 	.word	0x200001f0
 800015c:	00000000 	.word	0x00000000
 8000160:	08006c28 	.word	0x08006c28

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001f4 	.word	0x200001f4
 800017c:	08006c28 	.word	0x08006c28

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	; 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_frsub>:
 8000ab8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	e002      	b.n	8000ac4 <__addsf3>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_fsub>:
 8000ac0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ac4 <__addsf3>:
 8000ac4:	0042      	lsls	r2, r0, #1
 8000ac6:	bf1f      	itttt	ne
 8000ac8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000acc:	ea92 0f03 	teqne	r2, r3
 8000ad0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad8:	d06a      	beq.n	8000bb0 <__addsf3+0xec>
 8000ada:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ade:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae2:	bfc1      	itttt	gt
 8000ae4:	18d2      	addgt	r2, r2, r3
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	4048      	eorgt	r0, r1
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	bfb8      	it	lt
 8000aee:	425b      	neglt	r3, r3
 8000af0:	2b19      	cmp	r3, #25
 8000af2:	bf88      	it	hi
 8000af4:	4770      	bxhi	lr
 8000af6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000afa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000afe:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b0a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b0e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4249      	negne	r1, r1
 8000b16:	ea92 0f03 	teq	r2, r3
 8000b1a:	d03f      	beq.n	8000b9c <__addsf3+0xd8>
 8000b1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b20:	fa41 fc03 	asr.w	ip, r1, r3
 8000b24:	eb10 000c 	adds.w	r0, r0, ip
 8000b28:	f1c3 0320 	rsb	r3, r3, #32
 8000b2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b30:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__addsf3+0x78>
 8000b36:	4249      	negs	r1, r1
 8000b38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b3c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b40:	d313      	bcc.n	8000b6a <__addsf3+0xa6>
 8000b42:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b46:	d306      	bcc.n	8000b56 <__addsf3+0x92>
 8000b48:	0840      	lsrs	r0, r0, #1
 8000b4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4e:	f102 0201 	add.w	r2, r2, #1
 8000b52:	2afe      	cmp	r2, #254	; 0xfe
 8000b54:	d251      	bcs.n	8000bfa <__addsf3+0x136>
 8000b56:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5e:	bf08      	it	eq
 8000b60:	f020 0001 	biceq.w	r0, r0, #1
 8000b64:	ea40 0003 	orr.w	r0, r0, r3
 8000b68:	4770      	bx	lr
 8000b6a:	0049      	lsls	r1, r1, #1
 8000b6c:	eb40 0000 	adc.w	r0, r0, r0
 8000b70:	3a01      	subs	r2, #1
 8000b72:	bf28      	it	cs
 8000b74:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b78:	d2ed      	bcs.n	8000b56 <__addsf3+0x92>
 8000b7a:	fab0 fc80 	clz	ip, r0
 8000b7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b82:	ebb2 020c 	subs.w	r2, r2, ip
 8000b86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8a:	bfaa      	itet	ge
 8000b8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b90:	4252      	neglt	r2, r2
 8000b92:	4318      	orrge	r0, r3
 8000b94:	bfbc      	itt	lt
 8000b96:	40d0      	lsrlt	r0, r2
 8000b98:	4318      	orrlt	r0, r3
 8000b9a:	4770      	bx	lr
 8000b9c:	f092 0f00 	teq	r2, #0
 8000ba0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ba4:	bf06      	itte	eq
 8000ba6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000baa:	3201      	addeq	r2, #1
 8000bac:	3b01      	subne	r3, #1
 8000bae:	e7b5      	b.n	8000b1c <__addsf3+0x58>
 8000bb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb8:	bf18      	it	ne
 8000bba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bbe:	d021      	beq.n	8000c04 <__addsf3+0x140>
 8000bc0:	ea92 0f03 	teq	r2, r3
 8000bc4:	d004      	beq.n	8000bd0 <__addsf3+0x10c>
 8000bc6:	f092 0f00 	teq	r2, #0
 8000bca:	bf08      	it	eq
 8000bcc:	4608      	moveq	r0, r1
 8000bce:	4770      	bx	lr
 8000bd0:	ea90 0f01 	teq	r0, r1
 8000bd4:	bf1c      	itt	ne
 8000bd6:	2000      	movne	r0, #0
 8000bd8:	4770      	bxne	lr
 8000bda:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bde:	d104      	bne.n	8000bea <__addsf3+0x126>
 8000be0:	0040      	lsls	r0, r0, #1
 8000be2:	bf28      	it	cs
 8000be4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000be8:	4770      	bx	lr
 8000bea:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bee:	bf3c      	itt	cc
 8000bf0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bxcc	lr
 8000bf6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bfa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c02:	4770      	bx	lr
 8000c04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c08:	bf16      	itet	ne
 8000c0a:	4608      	movne	r0, r1
 8000c0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c10:	4601      	movne	r1, r0
 8000c12:	0242      	lsls	r2, r0, #9
 8000c14:	bf06      	itte	eq
 8000c16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1a:	ea90 0f01 	teqeq	r0, r1
 8000c1e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c22:	4770      	bx	lr

08000c24 <__aeabi_ui2f>:
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	e004      	b.n	8000c34 <__aeabi_i2f+0x8>
 8000c2a:	bf00      	nop

08000c2c <__aeabi_i2f>:
 8000c2c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c30:	bf48      	it	mi
 8000c32:	4240      	negmi	r0, r0
 8000c34:	ea5f 0c00 	movs.w	ip, r0
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c40:	4601      	mov	r1, r0
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	e01c      	b.n	8000c82 <__aeabi_l2f+0x2a>

08000c48 <__aeabi_ul2f>:
 8000c48:	ea50 0201 	orrs.w	r2, r0, r1
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f04f 0300 	mov.w	r3, #0
 8000c54:	e00a      	b.n	8000c6c <__aeabi_l2f+0x14>
 8000c56:	bf00      	nop

08000c58 <__aeabi_l2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c64:	d502      	bpl.n	8000c6c <__aeabi_l2f+0x14>
 8000c66:	4240      	negs	r0, r0
 8000c68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6c:	ea5f 0c01 	movs.w	ip, r1
 8000c70:	bf02      	ittt	eq
 8000c72:	4684      	moveq	ip, r0
 8000c74:	4601      	moveq	r1, r0
 8000c76:	2000      	moveq	r0, #0
 8000c78:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c7c:	bf08      	it	eq
 8000c7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c82:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c86:	fabc f28c 	clz	r2, ip
 8000c8a:	3a08      	subs	r2, #8
 8000c8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c90:	db10      	blt.n	8000cb4 <__aeabi_l2f+0x5c>
 8000c92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c96:	4463      	add	r3, ip
 8000c98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ca0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ca4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca8:	eb43 0002 	adc.w	r0, r3, r2
 8000cac:	bf08      	it	eq
 8000cae:	f020 0001 	biceq.w	r0, r0, #1
 8000cb2:	4770      	bx	lr
 8000cb4:	f102 0220 	add.w	r2, r2, #32
 8000cb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cbc:	f1c2 0220 	rsb	r2, r2, #32
 8000cc0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc8:	eb43 0002 	adc.w	r0, r3, r2
 8000ccc:	bf08      	it	eq
 8000cce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_fmul>:
 8000cd4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cd8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cdc:	bf1e      	ittt	ne
 8000cde:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ce2:	ea92 0f0c 	teqne	r2, ip
 8000ce6:	ea93 0f0c 	teqne	r3, ip
 8000cea:	d06f      	beq.n	8000dcc <__aeabi_fmul+0xf8>
 8000cec:	441a      	add	r2, r3
 8000cee:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf2:	0240      	lsls	r0, r0, #9
 8000cf4:	bf18      	it	ne
 8000cf6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cfa:	d01e      	beq.n	8000d3a <__aeabi_fmul+0x66>
 8000cfc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d00:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d04:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d08:	fba0 3101 	umull	r3, r1, r0, r1
 8000d0c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d10:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d14:	bf3e      	ittt	cc
 8000d16:	0049      	lslcc	r1, r1, #1
 8000d18:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d1c:	005b      	lslcc	r3, r3, #1
 8000d1e:	ea40 0001 	orr.w	r0, r0, r1
 8000d22:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d26:	2afd      	cmp	r2, #253	; 0xfd
 8000d28:	d81d      	bhi.n	8000d66 <__aeabi_fmul+0x92>
 8000d2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d32:	bf08      	it	eq
 8000d34:	f020 0001 	biceq.w	r0, r0, #1
 8000d38:	4770      	bx	lr
 8000d3a:	f090 0f00 	teq	r0, #0
 8000d3e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d42:	bf08      	it	eq
 8000d44:	0249      	lsleq	r1, r1, #9
 8000d46:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d4a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d4e:	3a7f      	subs	r2, #127	; 0x7f
 8000d50:	bfc2      	ittt	gt
 8000d52:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d56:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5a:	4770      	bxgt	lr
 8000d5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d60:	f04f 0300 	mov.w	r3, #0
 8000d64:	3a01      	subs	r2, #1
 8000d66:	dc5d      	bgt.n	8000e24 <__aeabi_fmul+0x150>
 8000d68:	f112 0f19 	cmn.w	r2, #25
 8000d6c:	bfdc      	itt	le
 8000d6e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d72:	4770      	bxle	lr
 8000d74:	f1c2 0200 	rsb	r2, r2, #0
 8000d78:	0041      	lsls	r1, r0, #1
 8000d7a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d7e:	f1c2 0220 	rsb	r2, r2, #32
 8000d82:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d86:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d8a:	f140 0000 	adc.w	r0, r0, #0
 8000d8e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d92:	bf08      	it	eq
 8000d94:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d98:	4770      	bx	lr
 8000d9a:	f092 0f00 	teq	r2, #0
 8000d9e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000da2:	bf02      	ittt	eq
 8000da4:	0040      	lsleq	r0, r0, #1
 8000da6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000daa:	3a01      	subeq	r2, #1
 8000dac:	d0f9      	beq.n	8000da2 <__aeabi_fmul+0xce>
 8000dae:	ea40 000c 	orr.w	r0, r0, ip
 8000db2:	f093 0f00 	teq	r3, #0
 8000db6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dba:	bf02      	ittt	eq
 8000dbc:	0049      	lsleq	r1, r1, #1
 8000dbe:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dc2:	3b01      	subeq	r3, #1
 8000dc4:	d0f9      	beq.n	8000dba <__aeabi_fmul+0xe6>
 8000dc6:	ea41 010c 	orr.w	r1, r1, ip
 8000dca:	e78f      	b.n	8000cec <__aeabi_fmul+0x18>
 8000dcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd0:	ea92 0f0c 	teq	r2, ip
 8000dd4:	bf18      	it	ne
 8000dd6:	ea93 0f0c 	teqne	r3, ip
 8000dda:	d00a      	beq.n	8000df2 <__aeabi_fmul+0x11e>
 8000ddc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000de0:	bf18      	it	ne
 8000de2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	d1d8      	bne.n	8000d9a <__aeabi_fmul+0xc6>
 8000de8:	ea80 0001 	eor.w	r0, r0, r1
 8000dec:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df0:	4770      	bx	lr
 8000df2:	f090 0f00 	teq	r0, #0
 8000df6:	bf17      	itett	ne
 8000df8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	f091 0f00 	teqne	r1, #0
 8000e02:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e06:	d014      	beq.n	8000e32 <__aeabi_fmul+0x15e>
 8000e08:	ea92 0f0c 	teq	r2, ip
 8000e0c:	d101      	bne.n	8000e12 <__aeabi_fmul+0x13e>
 8000e0e:	0242      	lsls	r2, r0, #9
 8000e10:	d10f      	bne.n	8000e32 <__aeabi_fmul+0x15e>
 8000e12:	ea93 0f0c 	teq	r3, ip
 8000e16:	d103      	bne.n	8000e20 <__aeabi_fmul+0x14c>
 8000e18:	024b      	lsls	r3, r1, #9
 8000e1a:	bf18      	it	ne
 8000e1c:	4608      	movne	r0, r1
 8000e1e:	d108      	bne.n	8000e32 <__aeabi_fmul+0x15e>
 8000e20:	ea80 0001 	eor.w	r0, r0, r1
 8000e24:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e30:	4770      	bx	lr
 8000e32:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e36:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_fdiv>:
 8000e3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e44:	bf1e      	ittt	ne
 8000e46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e4a:	ea92 0f0c 	teqne	r2, ip
 8000e4e:	ea93 0f0c 	teqne	r3, ip
 8000e52:	d069      	beq.n	8000f28 <__aeabi_fdiv+0xec>
 8000e54:	eba2 0203 	sub.w	r2, r2, r3
 8000e58:	ea80 0c01 	eor.w	ip, r0, r1
 8000e5c:	0249      	lsls	r1, r1, #9
 8000e5e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e62:	d037      	beq.n	8000ed4 <__aeabi_fdiv+0x98>
 8000e64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e68:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e6c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e70:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e74:	428b      	cmp	r3, r1
 8000e76:	bf38      	it	cc
 8000e78:	005b      	lslcc	r3, r3, #1
 8000e7a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e7e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e82:	428b      	cmp	r3, r1
 8000e84:	bf24      	itt	cs
 8000e86:	1a5b      	subcs	r3, r3, r1
 8000e88:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e8c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e96:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e9a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e9e:	bf24      	itt	cs
 8000ea0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ea8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eac:	bf24      	itt	cs
 8000eae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eb2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	bf18      	it	ne
 8000eba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ebe:	d1e0      	bne.n	8000e82 <__aeabi_fdiv+0x46>
 8000ec0:	2afd      	cmp	r2, #253	; 0xfd
 8000ec2:	f63f af50 	bhi.w	8000d66 <__aeabi_fmul+0x92>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ecc:	bf08      	it	eq
 8000ece:	f020 0001 	biceq.w	r0, r0, #1
 8000ed2:	4770      	bx	lr
 8000ed4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ed8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000edc:	327f      	adds	r2, #127	; 0x7f
 8000ede:	bfc2      	ittt	gt
 8000ee0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ee4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee8:	4770      	bxgt	lr
 8000eea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eee:	f04f 0300 	mov.w	r3, #0
 8000ef2:	3a01      	subs	r2, #1
 8000ef4:	e737      	b.n	8000d66 <__aeabi_fmul+0x92>
 8000ef6:	f092 0f00 	teq	r2, #0
 8000efa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000efe:	bf02      	ittt	eq
 8000f00:	0040      	lsleq	r0, r0, #1
 8000f02:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f06:	3a01      	subeq	r2, #1
 8000f08:	d0f9      	beq.n	8000efe <__aeabi_fdiv+0xc2>
 8000f0a:	ea40 000c 	orr.w	r0, r0, ip
 8000f0e:	f093 0f00 	teq	r3, #0
 8000f12:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f16:	bf02      	ittt	eq
 8000f18:	0049      	lsleq	r1, r1, #1
 8000f1a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f1e:	3b01      	subeq	r3, #1
 8000f20:	d0f9      	beq.n	8000f16 <__aeabi_fdiv+0xda>
 8000f22:	ea41 010c 	orr.w	r1, r1, ip
 8000f26:	e795      	b.n	8000e54 <__aeabi_fdiv+0x18>
 8000f28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f2c:	ea92 0f0c 	teq	r2, ip
 8000f30:	d108      	bne.n	8000f44 <__aeabi_fdiv+0x108>
 8000f32:	0242      	lsls	r2, r0, #9
 8000f34:	f47f af7d 	bne.w	8000e32 <__aeabi_fmul+0x15e>
 8000f38:	ea93 0f0c 	teq	r3, ip
 8000f3c:	f47f af70 	bne.w	8000e20 <__aeabi_fmul+0x14c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e776      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f44:	ea93 0f0c 	teq	r3, ip
 8000f48:	d104      	bne.n	8000f54 <__aeabi_fdiv+0x118>
 8000f4a:	024b      	lsls	r3, r1, #9
 8000f4c:	f43f af4c 	beq.w	8000de8 <__aeabi_fmul+0x114>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e76e      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f54:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f58:	bf18      	it	ne
 8000f5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f5e:	d1ca      	bne.n	8000ef6 <__aeabi_fdiv+0xba>
 8000f60:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f64:	f47f af5c 	bne.w	8000e20 <__aeabi_fmul+0x14c>
 8000f68:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f6c:	f47f af3c 	bne.w	8000de8 <__aeabi_fmul+0x114>
 8000f70:	e75f      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f72:	bf00      	nop

08000f74 <__gesf2>:
 8000f74:	f04f 3cff 	mov.w	ip, #4294967295
 8000f78:	e006      	b.n	8000f88 <__cmpsf2+0x4>
 8000f7a:	bf00      	nop

08000f7c <__lesf2>:
 8000f7c:	f04f 0c01 	mov.w	ip, #1
 8000f80:	e002      	b.n	8000f88 <__cmpsf2+0x4>
 8000f82:	bf00      	nop

08000f84 <__cmpsf2>:
 8000f84:	f04f 0c01 	mov.w	ip, #1
 8000f88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f8c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	bf18      	it	ne
 8000f9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f9e:	d011      	beq.n	8000fc4 <__cmpsf2+0x40>
 8000fa0:	b001      	add	sp, #4
 8000fa2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fa6:	bf18      	it	ne
 8000fa8:	ea90 0f01 	teqne	r0, r1
 8000fac:	bf58      	it	pl
 8000fae:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fb2:	bf88      	it	hi
 8000fb4:	17c8      	asrhi	r0, r1, #31
 8000fb6:	bf38      	it	cc
 8000fb8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fbc:	bf18      	it	ne
 8000fbe:	f040 0001 	orrne.w	r0, r0, #1
 8000fc2:	4770      	bx	lr
 8000fc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fc8:	d102      	bne.n	8000fd0 <__cmpsf2+0x4c>
 8000fca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fce:	d105      	bne.n	8000fdc <__cmpsf2+0x58>
 8000fd0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd4:	d1e4      	bne.n	8000fa0 <__cmpsf2+0x1c>
 8000fd6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fda:	d0e1      	beq.n	8000fa0 <__cmpsf2+0x1c>
 8000fdc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_cfrcmple>:
 8000fe4:	4684      	mov	ip, r0
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	4661      	mov	r1, ip
 8000fea:	e7ff      	b.n	8000fec <__aeabi_cfcmpeq>

08000fec <__aeabi_cfcmpeq>:
 8000fec:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fee:	f7ff ffc9 	bl	8000f84 <__cmpsf2>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	bf48      	it	mi
 8000ff6:	f110 0f00 	cmnmi.w	r0, #0
 8000ffa:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ffc <__aeabi_fcmpeq>:
 8000ffc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001000:	f7ff fff4 	bl	8000fec <__aeabi_cfcmpeq>
 8001004:	bf0c      	ite	eq
 8001006:	2001      	moveq	r0, #1
 8001008:	2000      	movne	r0, #0
 800100a:	f85d fb08 	ldr.w	pc, [sp], #8
 800100e:	bf00      	nop

08001010 <__aeabi_fcmplt>:
 8001010:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001014:	f7ff ffea 	bl	8000fec <__aeabi_cfcmpeq>
 8001018:	bf34      	ite	cc
 800101a:	2001      	movcc	r0, #1
 800101c:	2000      	movcs	r0, #0
 800101e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001022:	bf00      	nop

08001024 <__aeabi_fcmple>:
 8001024:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001028:	f7ff ffe0 	bl	8000fec <__aeabi_cfcmpeq>
 800102c:	bf94      	ite	ls
 800102e:	2001      	movls	r0, #1
 8001030:	2000      	movhi	r0, #0
 8001032:	f85d fb08 	ldr.w	pc, [sp], #8
 8001036:	bf00      	nop

08001038 <__aeabi_fcmpge>:
 8001038:	f84d ed08 	str.w	lr, [sp, #-8]!
 800103c:	f7ff ffd2 	bl	8000fe4 <__aeabi_cfrcmple>
 8001040:	bf94      	ite	ls
 8001042:	2001      	movls	r0, #1
 8001044:	2000      	movhi	r0, #0
 8001046:	f85d fb08 	ldr.w	pc, [sp], #8
 800104a:	bf00      	nop

0800104c <__aeabi_fcmpgt>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff ffc8 	bl	8000fe4 <__aeabi_cfrcmple>
 8001054:	bf34      	ite	cc
 8001056:	2001      	movcc	r0, #1
 8001058:	2000      	movcs	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_f2uiz>:
 8001060:	0042      	lsls	r2, r0, #1
 8001062:	d20e      	bcs.n	8001082 <__aeabi_f2uiz+0x22>
 8001064:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001068:	d30b      	bcc.n	8001082 <__aeabi_f2uiz+0x22>
 800106a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800106e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001072:	d409      	bmi.n	8001088 <__aeabi_f2uiz+0x28>
 8001074:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001078:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800107c:	fa23 f002 	lsr.w	r0, r3, r2
 8001080:	4770      	bx	lr
 8001082:	f04f 0000 	mov.w	r0, #0
 8001086:	4770      	bx	lr
 8001088:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800108c:	d101      	bne.n	8001092 <__aeabi_f2uiz+0x32>
 800108e:	0242      	lsls	r2, r0, #9
 8001090:	d102      	bne.n	8001098 <__aeabi_f2uiz+0x38>
 8001092:	f04f 30ff 	mov.w	r0, #4294967295
 8001096:	4770      	bx	lr
 8001098:	f04f 0000 	mov.w	r0, #0
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <__aeabi_uldivmod>:
 80010a0:	b953      	cbnz	r3, 80010b8 <__aeabi_uldivmod+0x18>
 80010a2:	b94a      	cbnz	r2, 80010b8 <__aeabi_uldivmod+0x18>
 80010a4:	2900      	cmp	r1, #0
 80010a6:	bf08      	it	eq
 80010a8:	2800      	cmpeq	r0, #0
 80010aa:	bf1c      	itt	ne
 80010ac:	f04f 31ff 	movne.w	r1, #4294967295
 80010b0:	f04f 30ff 	movne.w	r0, #4294967295
 80010b4:	f000 b976 	b.w	80013a4 <__aeabi_idiv0>
 80010b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80010bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010c0:	f000 f806 	bl	80010d0 <__udivmoddi4>
 80010c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010cc:	b004      	add	sp, #16
 80010ce:	4770      	bx	lr

080010d0 <__udivmoddi4>:
 80010d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d4:	9e08      	ldr	r6, [sp, #32]
 80010d6:	460d      	mov	r5, r1
 80010d8:	4604      	mov	r4, r0
 80010da:	4688      	mov	r8, r1
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d14d      	bne.n	800117c <__udivmoddi4+0xac>
 80010e0:	428a      	cmp	r2, r1
 80010e2:	4694      	mov	ip, r2
 80010e4:	d968      	bls.n	80011b8 <__udivmoddi4+0xe8>
 80010e6:	fab2 f282 	clz	r2, r2
 80010ea:	b152      	cbz	r2, 8001102 <__udivmoddi4+0x32>
 80010ec:	fa01 f302 	lsl.w	r3, r1, r2
 80010f0:	f1c2 0120 	rsb	r1, r2, #32
 80010f4:	fa20 f101 	lsr.w	r1, r0, r1
 80010f8:	fa0c fc02 	lsl.w	ip, ip, r2
 80010fc:	ea41 0803 	orr.w	r8, r1, r3
 8001100:	4094      	lsls	r4, r2
 8001102:	ea4f 411c 	mov.w	r1, ip, lsr #16
 8001106:	fbb8 f7f1 	udiv	r7, r8, r1
 800110a:	fa1f fe8c 	uxth.w	lr, ip
 800110e:	fb01 8817 	mls	r8, r1, r7, r8
 8001112:	fb07 f00e 	mul.w	r0, r7, lr
 8001116:	0c23      	lsrs	r3, r4, #16
 8001118:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800111c:	4298      	cmp	r0, r3
 800111e:	d90a      	bls.n	8001136 <__udivmoddi4+0x66>
 8001120:	eb1c 0303 	adds.w	r3, ip, r3
 8001124:	f107 35ff 	add.w	r5, r7, #4294967295
 8001128:	f080 811e 	bcs.w	8001368 <__udivmoddi4+0x298>
 800112c:	4298      	cmp	r0, r3
 800112e:	f240 811b 	bls.w	8001368 <__udivmoddi4+0x298>
 8001132:	3f02      	subs	r7, #2
 8001134:	4463      	add	r3, ip
 8001136:	1a1b      	subs	r3, r3, r0
 8001138:	fbb3 f0f1 	udiv	r0, r3, r1
 800113c:	fb01 3310 	mls	r3, r1, r0, r3
 8001140:	fb00 fe0e 	mul.w	lr, r0, lr
 8001144:	b2a4      	uxth	r4, r4
 8001146:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800114a:	45a6      	cmp	lr, r4
 800114c:	d90a      	bls.n	8001164 <__udivmoddi4+0x94>
 800114e:	eb1c 0404 	adds.w	r4, ip, r4
 8001152:	f100 33ff 	add.w	r3, r0, #4294967295
 8001156:	f080 8109 	bcs.w	800136c <__udivmoddi4+0x29c>
 800115a:	45a6      	cmp	lr, r4
 800115c:	f240 8106 	bls.w	800136c <__udivmoddi4+0x29c>
 8001160:	4464      	add	r4, ip
 8001162:	3802      	subs	r0, #2
 8001164:	2100      	movs	r1, #0
 8001166:	eba4 040e 	sub.w	r4, r4, lr
 800116a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800116e:	b11e      	cbz	r6, 8001178 <__udivmoddi4+0xa8>
 8001170:	2300      	movs	r3, #0
 8001172:	40d4      	lsrs	r4, r2
 8001174:	e9c6 4300 	strd	r4, r3, [r6]
 8001178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800117c:	428b      	cmp	r3, r1
 800117e:	d908      	bls.n	8001192 <__udivmoddi4+0xc2>
 8001180:	2e00      	cmp	r6, #0
 8001182:	f000 80ee 	beq.w	8001362 <__udivmoddi4+0x292>
 8001186:	2100      	movs	r1, #0
 8001188:	e9c6 0500 	strd	r0, r5, [r6]
 800118c:	4608      	mov	r0, r1
 800118e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001192:	fab3 f183 	clz	r1, r3
 8001196:	2900      	cmp	r1, #0
 8001198:	d14a      	bne.n	8001230 <__udivmoddi4+0x160>
 800119a:	42ab      	cmp	r3, r5
 800119c:	d302      	bcc.n	80011a4 <__udivmoddi4+0xd4>
 800119e:	4282      	cmp	r2, r0
 80011a0:	f200 80fc 	bhi.w	800139c <__udivmoddi4+0x2cc>
 80011a4:	1a84      	subs	r4, r0, r2
 80011a6:	eb65 0303 	sbc.w	r3, r5, r3
 80011aa:	2001      	movs	r0, #1
 80011ac:	4698      	mov	r8, r3
 80011ae:	2e00      	cmp	r6, #0
 80011b0:	d0e2      	beq.n	8001178 <__udivmoddi4+0xa8>
 80011b2:	e9c6 4800 	strd	r4, r8, [r6]
 80011b6:	e7df      	b.n	8001178 <__udivmoddi4+0xa8>
 80011b8:	b902      	cbnz	r2, 80011bc <__udivmoddi4+0xec>
 80011ba:	deff      	udf	#255	; 0xff
 80011bc:	fab2 f282 	clz	r2, r2
 80011c0:	2a00      	cmp	r2, #0
 80011c2:	f040 8091 	bne.w	80012e8 <__udivmoddi4+0x218>
 80011c6:	eba1 000c 	sub.w	r0, r1, ip
 80011ca:	2101      	movs	r1, #1
 80011cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80011d0:	fa1f fe8c 	uxth.w	lr, ip
 80011d4:	fbb0 f3f7 	udiv	r3, r0, r7
 80011d8:	fb07 0013 	mls	r0, r7, r3, r0
 80011dc:	0c25      	lsrs	r5, r4, #16
 80011de:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80011e2:	fb0e f003 	mul.w	r0, lr, r3
 80011e6:	42a8      	cmp	r0, r5
 80011e8:	d908      	bls.n	80011fc <__udivmoddi4+0x12c>
 80011ea:	eb1c 0505 	adds.w	r5, ip, r5
 80011ee:	f103 38ff 	add.w	r8, r3, #4294967295
 80011f2:	d202      	bcs.n	80011fa <__udivmoddi4+0x12a>
 80011f4:	42a8      	cmp	r0, r5
 80011f6:	f200 80ce 	bhi.w	8001396 <__udivmoddi4+0x2c6>
 80011fa:	4643      	mov	r3, r8
 80011fc:	1a2d      	subs	r5, r5, r0
 80011fe:	fbb5 f0f7 	udiv	r0, r5, r7
 8001202:	fb07 5510 	mls	r5, r7, r0, r5
 8001206:	fb0e fe00 	mul.w	lr, lr, r0
 800120a:	b2a4      	uxth	r4, r4
 800120c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001210:	45a6      	cmp	lr, r4
 8001212:	d908      	bls.n	8001226 <__udivmoddi4+0x156>
 8001214:	eb1c 0404 	adds.w	r4, ip, r4
 8001218:	f100 35ff 	add.w	r5, r0, #4294967295
 800121c:	d202      	bcs.n	8001224 <__udivmoddi4+0x154>
 800121e:	45a6      	cmp	lr, r4
 8001220:	f200 80b6 	bhi.w	8001390 <__udivmoddi4+0x2c0>
 8001224:	4628      	mov	r0, r5
 8001226:	eba4 040e 	sub.w	r4, r4, lr
 800122a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800122e:	e79e      	b.n	800116e <__udivmoddi4+0x9e>
 8001230:	f1c1 0720 	rsb	r7, r1, #32
 8001234:	408b      	lsls	r3, r1
 8001236:	fa22 fc07 	lsr.w	ip, r2, r7
 800123a:	ea4c 0c03 	orr.w	ip, ip, r3
 800123e:	fa25 fa07 	lsr.w	sl, r5, r7
 8001242:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001246:	fbba f8f9 	udiv	r8, sl, r9
 800124a:	fa20 f307 	lsr.w	r3, r0, r7
 800124e:	fb09 aa18 	mls	sl, r9, r8, sl
 8001252:	408d      	lsls	r5, r1
 8001254:	fa1f fe8c 	uxth.w	lr, ip
 8001258:	431d      	orrs	r5, r3
 800125a:	fa00 f301 	lsl.w	r3, r0, r1
 800125e:	fb08 f00e 	mul.w	r0, r8, lr
 8001262:	0c2c      	lsrs	r4, r5, #16
 8001264:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001268:	42a0      	cmp	r0, r4
 800126a:	fa02 f201 	lsl.w	r2, r2, r1
 800126e:	d90b      	bls.n	8001288 <__udivmoddi4+0x1b8>
 8001270:	eb1c 0404 	adds.w	r4, ip, r4
 8001274:	f108 3aff 	add.w	sl, r8, #4294967295
 8001278:	f080 8088 	bcs.w	800138c <__udivmoddi4+0x2bc>
 800127c:	42a0      	cmp	r0, r4
 800127e:	f240 8085 	bls.w	800138c <__udivmoddi4+0x2bc>
 8001282:	f1a8 0802 	sub.w	r8, r8, #2
 8001286:	4464      	add	r4, ip
 8001288:	1a24      	subs	r4, r4, r0
 800128a:	fbb4 f0f9 	udiv	r0, r4, r9
 800128e:	fb09 4410 	mls	r4, r9, r0, r4
 8001292:	fb00 fe0e 	mul.w	lr, r0, lr
 8001296:	b2ad      	uxth	r5, r5
 8001298:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800129c:	45a6      	cmp	lr, r4
 800129e:	d908      	bls.n	80012b2 <__udivmoddi4+0x1e2>
 80012a0:	eb1c 0404 	adds.w	r4, ip, r4
 80012a4:	f100 35ff 	add.w	r5, r0, #4294967295
 80012a8:	d26c      	bcs.n	8001384 <__udivmoddi4+0x2b4>
 80012aa:	45a6      	cmp	lr, r4
 80012ac:	d96a      	bls.n	8001384 <__udivmoddi4+0x2b4>
 80012ae:	3802      	subs	r0, #2
 80012b0:	4464      	add	r4, ip
 80012b2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80012b6:	fba0 9502 	umull	r9, r5, r0, r2
 80012ba:	eba4 040e 	sub.w	r4, r4, lr
 80012be:	42ac      	cmp	r4, r5
 80012c0:	46c8      	mov	r8, r9
 80012c2:	46ae      	mov	lr, r5
 80012c4:	d356      	bcc.n	8001374 <__udivmoddi4+0x2a4>
 80012c6:	d053      	beq.n	8001370 <__udivmoddi4+0x2a0>
 80012c8:	2e00      	cmp	r6, #0
 80012ca:	d069      	beq.n	80013a0 <__udivmoddi4+0x2d0>
 80012cc:	ebb3 0208 	subs.w	r2, r3, r8
 80012d0:	eb64 040e 	sbc.w	r4, r4, lr
 80012d4:	fa22 f301 	lsr.w	r3, r2, r1
 80012d8:	fa04 f707 	lsl.w	r7, r4, r7
 80012dc:	431f      	orrs	r7, r3
 80012de:	40cc      	lsrs	r4, r1
 80012e0:	e9c6 7400 	strd	r7, r4, [r6]
 80012e4:	2100      	movs	r1, #0
 80012e6:	e747      	b.n	8001178 <__udivmoddi4+0xa8>
 80012e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80012ec:	f1c2 0120 	rsb	r1, r2, #32
 80012f0:	fa25 f301 	lsr.w	r3, r5, r1
 80012f4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80012f8:	fa20 f101 	lsr.w	r1, r0, r1
 80012fc:	4095      	lsls	r5, r2
 80012fe:	430d      	orrs	r5, r1
 8001300:	fbb3 f1f7 	udiv	r1, r3, r7
 8001304:	fb07 3311 	mls	r3, r7, r1, r3
 8001308:	fa1f fe8c 	uxth.w	lr, ip
 800130c:	0c28      	lsrs	r0, r5, #16
 800130e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001312:	fb01 f30e 	mul.w	r3, r1, lr
 8001316:	4283      	cmp	r3, r0
 8001318:	fa04 f402 	lsl.w	r4, r4, r2
 800131c:	d908      	bls.n	8001330 <__udivmoddi4+0x260>
 800131e:	eb1c 0000 	adds.w	r0, ip, r0
 8001322:	f101 38ff 	add.w	r8, r1, #4294967295
 8001326:	d22f      	bcs.n	8001388 <__udivmoddi4+0x2b8>
 8001328:	4283      	cmp	r3, r0
 800132a:	d92d      	bls.n	8001388 <__udivmoddi4+0x2b8>
 800132c:	3902      	subs	r1, #2
 800132e:	4460      	add	r0, ip
 8001330:	1ac0      	subs	r0, r0, r3
 8001332:	fbb0 f3f7 	udiv	r3, r0, r7
 8001336:	fb07 0013 	mls	r0, r7, r3, r0
 800133a:	b2ad      	uxth	r5, r5
 800133c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8001340:	fb03 f00e 	mul.w	r0, r3, lr
 8001344:	42a8      	cmp	r0, r5
 8001346:	d908      	bls.n	800135a <__udivmoddi4+0x28a>
 8001348:	eb1c 0505 	adds.w	r5, ip, r5
 800134c:	f103 38ff 	add.w	r8, r3, #4294967295
 8001350:	d216      	bcs.n	8001380 <__udivmoddi4+0x2b0>
 8001352:	42a8      	cmp	r0, r5
 8001354:	d914      	bls.n	8001380 <__udivmoddi4+0x2b0>
 8001356:	3b02      	subs	r3, #2
 8001358:	4465      	add	r5, ip
 800135a:	1a28      	subs	r0, r5, r0
 800135c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001360:	e738      	b.n	80011d4 <__udivmoddi4+0x104>
 8001362:	4631      	mov	r1, r6
 8001364:	4630      	mov	r0, r6
 8001366:	e707      	b.n	8001178 <__udivmoddi4+0xa8>
 8001368:	462f      	mov	r7, r5
 800136a:	e6e4      	b.n	8001136 <__udivmoddi4+0x66>
 800136c:	4618      	mov	r0, r3
 800136e:	e6f9      	b.n	8001164 <__udivmoddi4+0x94>
 8001370:	454b      	cmp	r3, r9
 8001372:	d2a9      	bcs.n	80012c8 <__udivmoddi4+0x1f8>
 8001374:	ebb9 0802 	subs.w	r8, r9, r2
 8001378:	eb65 0e0c 	sbc.w	lr, r5, ip
 800137c:	3801      	subs	r0, #1
 800137e:	e7a3      	b.n	80012c8 <__udivmoddi4+0x1f8>
 8001380:	4643      	mov	r3, r8
 8001382:	e7ea      	b.n	800135a <__udivmoddi4+0x28a>
 8001384:	4628      	mov	r0, r5
 8001386:	e794      	b.n	80012b2 <__udivmoddi4+0x1e2>
 8001388:	4641      	mov	r1, r8
 800138a:	e7d1      	b.n	8001330 <__udivmoddi4+0x260>
 800138c:	46d0      	mov	r8, sl
 800138e:	e77b      	b.n	8001288 <__udivmoddi4+0x1b8>
 8001390:	4464      	add	r4, ip
 8001392:	3802      	subs	r0, #2
 8001394:	e747      	b.n	8001226 <__udivmoddi4+0x156>
 8001396:	3b02      	subs	r3, #2
 8001398:	4465      	add	r5, ip
 800139a:	e72f      	b.n	80011fc <__udivmoddi4+0x12c>
 800139c:	4608      	mov	r0, r1
 800139e:	e706      	b.n	80011ae <__udivmoddi4+0xde>
 80013a0:	4631      	mov	r1, r6
 80013a2:	e6e9      	b.n	8001178 <__udivmoddi4+0xa8>

080013a4 <__aeabi_idiv0>:
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop

080013a8 <MX_ADC_Init>:
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
  hadc.Init.ContinuousConvMode = ENABLE;
  hadc.Init.NbrOfConversion = 5;
 80013a8:	2105      	movs	r1, #5
  ADC_ChannelConfTypeDef sConfig = {0};
 80013aa:	2300      	movs	r3, #0
{
 80013ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  hadc.Instance = ADC1;
 80013ae:	4c2f      	ldr	r4, [pc, #188]	; (800146c <MX_ADC_Init+0xc4>)
  hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013b0:	f44f 7080 	mov.w	r0, #256	; 0x100
  hadc.Init.ContinuousConvMode = ENABLE;
 80013b4:	2201      	movs	r2, #1
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80013b6:	f44f 3500 	mov.w	r5, #131072	; 0x20000
  hadc.Init.NbrOfConversion = 5;
 80013ba:	62a1      	str	r1, [r4, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013bc:	2110      	movs	r1, #16
{
 80013be:	b085      	sub	sp, #20
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013c0:	e9c4 3302 	strd	r3, r3, [r4, #8]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80013c4:	e9c4 3305 	strd	r3, r3, [r4, #20]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80013c8:	e9c4 3307 	strd	r3, r3, [r4, #28]
  ADC_ChannelConfTypeDef sConfig = {0};
 80013cc:	e9cd 3301 	strd	r3, r3, [sp, #4]
 80013d0:	9300      	str	r3, [sp, #0]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80013d2:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013d6:	63a3      	str	r3, [r4, #56]	; 0x38
  hadc.Instance = ADC1;
 80013d8:	4b25      	ldr	r3, [pc, #148]	; (8001470 <MX_ADC_Init+0xc8>)
  hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013da:	6120      	str	r0, [r4, #16]
  hadc.Init.DMAContinuousRequests = ENABLE;
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80013dc:	4620      	mov	r0, r4
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80013de:	6065      	str	r5, [r4, #4]
  hadc.Init.ContinuousConvMode = ENABLE;
 80013e0:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = ENABLE;
 80013e4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
  hadc.Instance = ADC1;
 80013e8:	6023      	str	r3, [r4, #0]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013ea:	6361      	str	r1, [r4, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80013ec:	f000 ff22 	bl	8002234 <HAL_ADC_Init>
 80013f0:	b108      	cbz	r0, 80013f6 <MX_ADC_Init+0x4e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013f2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013f4:	e7fe      	b.n	80013f4 <MX_ADC_Init+0x4c>
  sConfig.Channel = ADC_CHANNEL_0;
 80013f6:	2600      	movs	r6, #0
 80013f8:	2701      	movs	r7, #1
  sConfig.SamplingTime = ADC_SAMPLETIME_192CYCLES;
 80013fa:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013fc:	4669      	mov	r1, sp
 80013fe:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_0;
 8001400:	e9cd 6700 	strd	r6, r7, [sp]
  sConfig.SamplingTime = ADC_SAMPLETIME_192CYCLES;
 8001404:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001406:	f001 f8bb 	bl	8002580 <HAL_ADC_ConfigChannel>
 800140a:	b108      	cbz	r0, 8001410 <MX_ADC_Init+0x68>
 800140c:	b672      	cpsid	i
  while (1)
 800140e:	e7fe      	b.n	800140e <MX_ADC_Init+0x66>
  sConfig.Channel = ADC_CHANNEL_1;
 8001410:	2201      	movs	r2, #1
 8001412:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001414:	4669      	mov	r1, sp
 8001416:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_1;
 8001418:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800141c:	f001 f8b0 	bl	8002580 <HAL_ADC_ConfigChannel>
 8001420:	b108      	cbz	r0, 8001426 <MX_ADC_Init+0x7e>
 8001422:	b672      	cpsid	i
  while (1)
 8001424:	e7fe      	b.n	8001424 <MX_ADC_Init+0x7c>
  sConfig.Channel = ADC_CHANNEL_2;
 8001426:	2202      	movs	r2, #2
 8001428:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800142a:	4669      	mov	r1, sp
 800142c:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_2;
 800142e:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001432:	f001 f8a5 	bl	8002580 <HAL_ADC_ConfigChannel>
 8001436:	b108      	cbz	r0, 800143c <MX_ADC_Init+0x94>
 8001438:	b672      	cpsid	i
  while (1)
 800143a:	e7fe      	b.n	800143a <MX_ADC_Init+0x92>
  sConfig.Channel = ADC_CHANNEL_3;
 800143c:	2203      	movs	r2, #3
 800143e:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001440:	4669      	mov	r1, sp
 8001442:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_3;
 8001444:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001448:	f001 f89a 	bl	8002580 <HAL_ADC_ConfigChannel>
 800144c:	b108      	cbz	r0, 8001452 <MX_ADC_Init+0xaa>
 800144e:	b672      	cpsid	i
  while (1)
 8001450:	e7fe      	b.n	8001450 <MX_ADC_Init+0xa8>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001452:	2211      	movs	r2, #17
 8001454:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001456:	4669      	mov	r1, sp
 8001458:	4620      	mov	r0, r4
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800145a:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800145e:	f001 f88f 	bl	8002580 <HAL_ADC_ConfigChannel>
 8001462:	b108      	cbz	r0, 8001468 <MX_ADC_Init+0xc0>
 8001464:	b672      	cpsid	i
  while (1)
 8001466:	e7fe      	b.n	8001466 <MX_ADC_Init+0xbe>
}
 8001468:	b005      	add	sp, #20
 800146a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800146c:	20000244 	.word	0x20000244
 8001470:	40012400 	.word	0x40012400

08001474 <SystemClock_Config>:
{
 8001474:	b530      	push	{r4, r5, lr}
 8001476:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001478:	2230      	movs	r2, #48	; 0x30
 800147a:	2100      	movs	r1, #0
 800147c:	a807      	add	r0, sp, #28
 800147e:	f002 fcdd 	bl	8003e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001482:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8001484:	2512      	movs	r5, #18
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001486:	2401      	movs	r4, #1
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001488:	e9cd 3300 	strd	r3, r3, [sp]
 800148c:	e9cd 3302 	strd	r3, r3, [sp, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001490:	4a16      	ldr	r2, [pc, #88]	; (80014ec <SystemClock_Config+0x78>)
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001492:	9304      	str	r3, [sp, #16]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001494:	6813      	ldr	r3, [r2, #0]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001496:	2110      	movs	r1, #16
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001498:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 800149c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80014a0:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014a2:	2201      	movs	r2, #1
 80014a4:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80014a6:	9506      	str	r5, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014a8:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014aa:	2500      	movs	r5, #0
 80014ac:	f44f 4420 	mov.w	r4, #40960	; 0xa000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014b0:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80014b2:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 80014b6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ba:	910a      	str	r1, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014bc:	f001 fdca 	bl	8003054 <HAL_RCC_OscConfig>
 80014c0:	b108      	cbz	r0, 80014c6 <SystemClock_Config+0x52>
 80014c2:	b672      	cpsid	i
  while (1)
 80014c4:	e7fe      	b.n	80014c4 <SystemClock_Config+0x50>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014c6:	4601      	mov	r1, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c8:	220f      	movs	r2, #15
 80014ca:	2300      	movs	r3, #0
 80014cc:	2400      	movs	r4, #0
 80014ce:	2500      	movs	r5, #0
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014d0:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80014d6:	e9cd 2300 	strd	r2, r3, [sp]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014da:	9104      	str	r1, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80014dc:	f002 f81a 	bl	8003514 <HAL_RCC_ClockConfig>
 80014e0:	b108      	cbz	r0, 80014e6 <SystemClock_Config+0x72>
 80014e2:	b672      	cpsid	i
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <SystemClock_Config+0x70>
}
 80014e6:	b015      	add	sp, #84	; 0x54
 80014e8:	bd30      	pop	{r4, r5, pc}
 80014ea:	bf00      	nop
 80014ec:	40007000 	.word	0x40007000

080014f0 <ourInit>:
void ourInit(void){
 80014f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_ADC_DeInit(&hadc);
 80014f4:	4f3d      	ldr	r7, [pc, #244]	; (80015ec <ourInit+0xfc>)
void ourInit(void){
 80014f6:	b089      	sub	sp, #36	; 0x24
	HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);	//Ensure shutdown is enabled
 80014f8:	2201      	movs	r2, #1
 80014fa:	2140      	movs	r1, #64	; 0x40
 80014fc:	483c      	ldr	r0, [pc, #240]	; (80015f0 <ourInit+0x100>)
 80014fe:	f001 fd63 	bl	8002fc8 <HAL_GPIO_WritePin>
	HAL_ADC_DeInit(&hadc);
 8001502:	4638      	mov	r0, r7
 8001504:	f000 ff66 	bl	80023d4 <HAL_ADC_DeInit>
	HAL_DMA_DeInit(&hdma_adc);
 8001508:	483a      	ldr	r0, [pc, #232]	; (80015f4 <ourInit+0x104>)
 800150a:	f001 fadd 	bl	8002ac8 <HAL_DMA_DeInit>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800150e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001510:	4b39      	ldr	r3, [pc, #228]	; (80015f8 <ourInit+0x108>)
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001512:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001514:	69d9      	ldr	r1, [r3, #28]
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001516:	4d39      	ldr	r5, [pc, #228]	; (80015fc <ourInit+0x10c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001518:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 800151c:	61d9      	str	r1, [r3, #28]
 800151e:	69db      	ldr	r3, [r3, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001520:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001522:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001526:	9307      	str	r3, [sp, #28]
 8001528:	9b07      	ldr	r3, [sp, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800152a:	f001 f9ab 	bl	8002884 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800152e:	200b      	movs	r0, #11
 8001530:	f001 f9e6 	bl	8002900 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001534:	2200      	movs	r2, #0
 8001536:	200e      	movs	r0, #14
 8001538:	4611      	mov	r1, r2
 800153a:	f001 f9a3 	bl	8002884 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800153e:	200e      	movs	r0, #14
 8001540:	f001 f9de 	bl	8002900 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001544:	2200      	movs	r2, #0
 8001546:	200f      	movs	r0, #15
 8001548:	4611      	mov	r1, r2
 800154a:	f001 f99b 	bl	8002884 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800154e:	200f      	movs	r0, #15
 8001550:	f001 f9d6 	bl	8002900 <HAL_NVIC_EnableIRQ>
	MX_ADC_Init();
 8001554:	f7ff ff28 	bl	80013a8 <MX_ADC_Init>
	HAL_ADC_Start_DMA(&hadc, (uint32_t*)&adcvalues, 5);// start the adc in dma mode
 8001558:	2205      	movs	r2, #5
 800155a:	4638      	mov	r0, r7
 800155c:	4928      	ldr	r1, [pc, #160]	; (8001600 <ourInit+0x110>)
 800155e:	f001 f921 	bl	80027a4 <HAL_ADC_Start_DMA>
	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8001562:	2100      	movs	r1, #0
 8001564:	4628      	mov	r0, r5
 8001566:	f001 fa07 	bl	8002978 <HAL_DAC_Start>
	HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 800156a:	2110      	movs	r1, #16
 800156c:	4628      	mov	r0, r5
 800156e:	f001 fa03 	bl	8002978 <HAL_DAC_Start>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8001572:	2300      	movs	r3, #0
 8001574:	4628      	mov	r0, r5
 8001576:	461a      	mov	r2, r3
 8001578:	4619      	mov	r1, r3
 800157a:	f001 fa2d 	bl	80029d8 <HAL_DAC_SetValue>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 800157e:	2300      	movs	r3, #0
	memset (txbuffer, '\0', 64);  // clear the buffer
 8001580:	2440      	movs	r4, #64	; 0x40
 8001582:	4e20      	ldr	r6, [pc, #128]	; (8001604 <ourInit+0x114>)
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 8001584:	461a      	mov	r2, r3
	memset (rxbuffer, '\0', 64);  // clear the buffer
 8001586:	f8df 9080 	ldr.w	r9, [pc, #128]	; 8001608 <ourInit+0x118>
	HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 0);
 800158a:	4628      	mov	r0, r5
 800158c:	2110      	movs	r1, #16
 800158e:	f001 fa23 	bl	80029d8 <HAL_DAC_SetValue>
	memset (txbuffer, '\0', 64);  // clear the buffer
 8001592:	4622      	mov	r2, r4
 8001594:	2100      	movs	r1, #0
 8001596:	4630      	mov	r0, r6
 8001598:	f002 fc50 	bl	8003e3c <memset>
	memset (rxbuffer, '\0', 64);  // clear the buffer
 800159c:	4622      	mov	r2, r4
 800159e:	2100      	movs	r1, #0
 80015a0:	4648      	mov	r0, r9
 80015a2:	f002 fc4b 	bl	8003e3c <memset>
	snprintf((char*)txbuffer, 26, "*STRT,%5.2f,%5.3f,%d,FNSH!", lin_num, cur_num, chstat);
 80015a6:	4b19      	ldr	r3, [pc, #100]	; (800160c <ourInit+0x11c>)
	HAL_UART_Transmit_DMA(&huart1, txbuffer, 64);
 80015a8:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8001610 <ourInit+0x120>
	snprintf((char*)txbuffer, 26, "*STRT,%5.2f,%5.3f,%d,FNSH!", lin_num, cur_num, chstat);
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	9304      	str	r3, [sp, #16]
 80015b0:	4b18      	ldr	r3, [pc, #96]	; (8001614 <ourInit+0x124>)
 80015b2:	6818      	ldr	r0, [r3, #0]
 80015b4:	f7fe ff50 	bl	8000458 <__aeabi_f2d>
 80015b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80015bc:	4b16      	ldr	r3, [pc, #88]	; (8001618 <ourInit+0x128>)
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f7fe ff4a 	bl	8000458 <__aeabi_f2d>
 80015c4:	4a15      	ldr	r2, [pc, #84]	; (800161c <ourInit+0x12c>)
 80015c6:	e9cd 0100 	strd	r0, r1, [sp]
 80015ca:	211a      	movs	r1, #26
 80015cc:	4630      	mov	r0, r6
 80015ce:	f003 f89d 	bl	800470c <sniprintf>
	HAL_UART_Transmit_DMA(&huart1, txbuffer, 64);
 80015d2:	4622      	mov	r2, r4
 80015d4:	4631      	mov	r1, r6
 80015d6:	4640      	mov	r0, r8
 80015d8:	f002 f952 	bl	8003880 <HAL_UART_Transmit_DMA>
	HAL_UART_Receive_DMA (&huart1, rxbuffer, 64);  // Receive 64 Bytes of data
 80015dc:	4622      	mov	r2, r4
 80015de:	4649      	mov	r1, r9
 80015e0:	4640      	mov	r0, r8
}
 80015e2:	b009      	add	sp, #36	; 0x24
 80015e4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	HAL_UART_Receive_DMA (&huart1, rxbuffer, 64);  // Receive 64 Bytes of data
 80015e8:	f002 b986 	b.w	80038f8 <HAL_UART_Receive_DMA>
 80015ec:	20000244 	.word	0x20000244
 80015f0:	40020000 	.word	0x40020000
 80015f4:	200002ac 	.word	0x200002ac
 80015f8:	40023800 	.word	0x40023800
 80015fc:	20000298 	.word	0x20000298
 8001600:	20000218 	.word	0x20000218
 8001604:	2000040c 	.word	0x2000040c
 8001608:	200003c8 	.word	0x200003c8
 800160c:	20000228 	.word	0x20000228
 8001610:	20000378 	.word	0x20000378
 8001614:	20000234 	.word	0x20000234
 8001618:	200003c0 	.word	0x200003c0
 800161c:	08006c40 	.word	0x08006c40

08001620 <main>:
{
 8001620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	2400      	movs	r4, #0
{
 8001626:	b08d      	sub	sp, #52	; 0x34
  HAL_Init();
 8001628:	f000 fdd0 	bl	80021cc <HAL_Init>
  SystemClock_Config();
 800162c:	f7ff ff22 	bl	8001474 <SystemClock_Config>
  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 8001630:	2201      	movs	r2, #1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001632:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001636:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800163a:	4d45      	ldr	r5, [pc, #276]	; (8001750 <main+0x130>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163c:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800163e:	69eb      	ldr	r3, [r5, #28]
  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 8001640:	2140      	movs	r1, #64	; 0x40
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001642:	f043 0320 	orr.w	r3, r3, #32
 8001646:	61eb      	str	r3, [r5, #28]
 8001648:	69eb      	ldr	r3, [r5, #28]
  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 800164a:	4842      	ldr	r0, [pc, #264]	; (8001754 <main+0x134>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800164c:	f003 0320 	and.w	r3, r3, #32
 8001650:	9304      	str	r3, [sp, #16]
 8001652:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001654:	69eb      	ldr	r3, [r5, #28]
  GPIO_InitStruct.Pin = Channel_Shutdown_Pin;
 8001656:	2600      	movs	r6, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001658:	4313      	orrs	r3, r2
 800165a:	61eb      	str	r3, [r5, #28]
 800165c:	69eb      	ldr	r3, [r5, #28]
  GPIO_InitStruct.Pin = Channel_Shutdown_Pin;
 800165e:	2700      	movs	r7, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001660:	4013      	ands	r3, r2
 8001662:	9305      	str	r3, [sp, #20]
 8001664:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 8001666:	f001 fcaf 	bl	8002fc8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Channel_Shutdown_Pin;
 800166a:	2240      	movs	r2, #64	; 0x40
 800166c:	2301      	movs	r3, #1
  HAL_GPIO_Init(Channel_Shutdown_GPIO_Port, &GPIO_InitStruct);
 800166e:	4839      	ldr	r0, [pc, #228]	; (8001754 <main+0x134>)
 8001670:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = Channel_Shutdown_Pin;
 8001672:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001676:	e9cd 6708 	strd	r6, r7, [sp, #32]
  HAL_GPIO_Init(Channel_Shutdown_GPIO_Port, &GPIO_InitStruct);
 800167a:	f001 fb3b 	bl	8002cf4 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800167e:	69eb      	ldr	r3, [r5, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001680:	4622      	mov	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001682:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001686:	61eb      	str	r3, [r5, #28]
 8001688:	69eb      	ldr	r3, [r5, #28]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800168a:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800168c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001690:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001692:	9303      	str	r3, [sp, #12]
 8001694:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001696:	f001 f8f5 	bl	8002884 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800169a:	200b      	movs	r0, #11
 800169c:	f001 f930 	bl	8002900 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80016a0:	4622      	mov	r2, r4
 80016a2:	4621      	mov	r1, r4
 80016a4:	200e      	movs	r0, #14
 80016a6:	f001 f8ed 	bl	8002884 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80016aa:	200e      	movs	r0, #14
 80016ac:	f001 f928 	bl	8002900 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80016b0:	4622      	mov	r2, r4
 80016b2:	4621      	mov	r1, r4
 80016b4:	200f      	movs	r0, #15
 80016b6:	f001 f8e5 	bl	8002884 <HAL_NVIC_SetPriority>
  hdac.Instance = DAC;
 80016ba:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8001758 <main+0x138>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016be:	200f      	movs	r0, #15
 80016c0:	f001 f91e 	bl	8002900 <HAL_NVIC_EnableIRQ>
  MX_ADC_Init();
 80016c4:	f7ff fe70 	bl	80013a8 <MX_ADC_Init>
  hdac.Instance = DAC;
 80016c8:	4b24      	ldr	r3, [pc, #144]	; (800175c <main+0x13c>)
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80016ca:	4640      	mov	r0, r8
  DAC_ChannelConfTypeDef sConfig = {0};
 80016cc:	e9cd 4406 	strd	r4, r4, [sp, #24]
  hdac.Instance = DAC;
 80016d0:	f8c8 3000 	str.w	r3, [r8]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80016d4:	f001 f93a 	bl	800294c <HAL_DAC_Init>
 80016d8:	b108      	cbz	r0, 80016de <main+0xbe>
 80016da:	b672      	cpsid	i
  while (1)
 80016dc:	e7fe      	b.n	80016dc <main+0xbc>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016de:	4602      	mov	r2, r0
 80016e0:	a906      	add	r1, sp, #24
 80016e2:	4640      	mov	r0, r8
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80016e4:	e9cd 6706 	strd	r6, r7, [sp, #24]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80016e8:	f001 f98c 	bl	8002a04 <HAL_DAC_ConfigChannel>
 80016ec:	b108      	cbz	r0, 80016f2 <main+0xd2>
 80016ee:	b672      	cpsid	i
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <main+0xd0>
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80016f2:	2210      	movs	r2, #16
 80016f4:	4640      	mov	r0, r8
 80016f6:	a906      	add	r1, sp, #24
 80016f8:	f001 f984 	bl	8002a04 <HAL_DAC_ConfigChannel>
 80016fc:	4603      	mov	r3, r0
 80016fe:	b108      	cbz	r0, 8001704 <main+0xe4>
 8001700:	b672      	cpsid	i
  while (1)
 8001702:	e7fe      	b.n	8001702 <main+0xe2>
  huart1.Instance = USART1;
 8001704:	4816      	ldr	r0, [pc, #88]	; (8001760 <main+0x140>)
  huart1.Init.Parity = UART_PARITY_ODD;
 8001706:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  huart1.Init.BaudRate = 4800;
 800170a:	f44f 5496 	mov.w	r4, #4800	; 0x12c0
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 800170e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001712:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001716:	60c3      	str	r3, [r0, #12]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001718:	230c      	movs	r3, #12
  huart1.Init.Parity = UART_PARITY_ODD;
 800171a:	6102      	str	r2, [r0, #16]
  huart1.Instance = USART1;
 800171c:	4a11      	ldr	r2, [pc, #68]	; (8001764 <main+0x144>)
  huart1.Init.BaudRate = 4800;
 800171e:	6044      	str	r4, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 8001720:	6081      	str	r1, [r0, #8]
  huart1.Instance = USART1;
 8001722:	6002      	str	r2, [r0, #0]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001724:	6143      	str	r3, [r0, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001726:	f002 f821 	bl	800376c <HAL_UART_Init>
 800172a:	4604      	mov	r4, r0
 800172c:	2800      	cmp	r0, #0
 800172e:	f040 811c 	bne.w	800196a <main+0x34a>
  ourInit();
 8001732:	f7ff fedd 	bl	80014f0 <ourInit>
  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 4095);
 8001736:	4622      	mov	r2, r4
 8001738:	4640      	mov	r0, r8
 800173a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800173e:	2110      	movs	r1, #16
 8001740:	f001 f94a 	bl	80029d8 <HAL_DAC_SetValue>
	  if(voltnum1 <= 0.00){
 8001744:	2400      	movs	r4, #0
	  float op_num_temp = ((float)3.0 * ((float)adc_opamp * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 8001746:	f04f 4b81 	mov.w	fp, #1082130432	; 0x40800000
	  float vddcalc = (float)3.0 * ((float)vrefvalue / (float)adc_vref);
 800174a:	f8df 801c 	ldr.w	r8, [pc, #28]	; 8001768 <main+0x148>
 800174e:	e0cc      	b.n	80018ea <main+0x2ca>
 8001750:	40023800 	.word	0x40023800
 8001754:	40020000 	.word	0x40020000
 8001758:	20000298 	.word	0x20000298
 800175c:	40007400 	.word	0x40007400
 8001760:	20000378 	.word	0x20000378
 8001764:	40013800 	.word	0x40013800
 8001768:	40400000 	.word	0x40400000
	  float op_num_temp = ((float)3.0 * ((float)adc_opamp * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 800176c:	4648      	mov	r0, r9
 800176e:	49a4      	ldr	r1, [pc, #656]	; (8001a00 <main+0x3e0>)
 8001770:	f7ff fab0 	bl	8000cd4 <__aeabi_fmul>
 8001774:	4607      	mov	r7, r0
 8001776:	4ba3      	ldr	r3, [pc, #652]	; (8001a04 <main+0x3e4>)
 8001778:	f8c3 9000 	str.w	r9, [r3]
 800177c:	4ba2      	ldr	r3, [pc, #648]	; (8001a08 <main+0x3e8>)
 800177e:	8818      	ldrh	r0, [r3, #0]
 8001780:	f7ff fa50 	bl	8000c24 <__aeabi_ui2f>
 8001784:	4659      	mov	r1, fp
 8001786:	f7ff faa5 	bl	8000cd4 <__aeabi_fmul>
 800178a:	4641      	mov	r1, r8
 800178c:	f7ff faa2 	bl	8000cd4 <__aeabi_fmul>
 8001790:	4629      	mov	r1, r5
 8001792:	f7ff fa9f 	bl	8000cd4 <__aeabi_fmul>
 8001796:	4631      	mov	r1, r6
 8001798:	f7ff fb50 	bl	8000e3c <__aeabi_fdiv>
 800179c:	4639      	mov	r1, r7
 800179e:	f7ff f98f 	bl	8000ac0 <__aeabi_fsub>
	  if(op_num_temp >= 0.0000){
 80017a2:	4621      	mov	r1, r4
	  float op_num_temp = ((float)3.0 * ((float)adc_opamp * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 80017a4:	9001      	str	r0, [sp, #4]
	  if(op_num_temp >= 0.0000){
 80017a6:	f7ff fc47 	bl	8001038 <__aeabi_fcmpge>
 80017aa:	9b01      	ldr	r3, [sp, #4]
 80017ac:	b900      	cbnz	r0, 80017b0 <main+0x190>
		  op_num = 0.0000;
 80017ae:	4623      	mov	r3, r4
 80017b0:	4a96      	ldr	r2, [pc, #600]	; (8001a0c <main+0x3ec>)
 80017b2:	6013      	str	r3, [r2, #0]
	  float lin_num_temp = ((float)3.0 * ((float)adc_linear * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 80017b4:	4b96      	ldr	r3, [pc, #600]	; (8001a10 <main+0x3f0>)
 80017b6:	8818      	ldrh	r0, [r3, #0]
 80017b8:	f7ff fa34 	bl	8000c24 <__aeabi_ui2f>
 80017bc:	4659      	mov	r1, fp
 80017be:	f7ff fa89 	bl	8000cd4 <__aeabi_fmul>
 80017c2:	4641      	mov	r1, r8
 80017c4:	f7ff fa86 	bl	8000cd4 <__aeabi_fmul>
 80017c8:	4629      	mov	r1, r5
 80017ca:	f7ff fa83 	bl	8000cd4 <__aeabi_fmul>
 80017ce:	4631      	mov	r1, r6
 80017d0:	f7ff fb34 	bl	8000e3c <__aeabi_fdiv>
 80017d4:	4639      	mov	r1, r7
 80017d6:	f7ff f973 	bl	8000ac0 <__aeabi_fsub>
	  if(lin_num_temp >= 0.0000){
 80017da:	4621      	mov	r1, r4
	  float lin_num_temp = ((float)3.0 * ((float)adc_linear * (float)4.0) * (float)vrefvalue)/((float)adc_vref * (float)4095) - ((float)cur_num * (float)0.35);
 80017dc:	4607      	mov	r7, r0
	  if(lin_num_temp >= 0.0000){
 80017de:	f7ff fc2b 	bl	8001038 <__aeabi_fcmpge>
 80017e2:	b900      	cbnz	r0, 80017e6 <main+0x1c6>
		  lin_num = 0.0000;
 80017e4:	4627      	mov	r7, r4
 80017e6:	4b8b      	ldr	r3, [pc, #556]	; (8001a14 <main+0x3f4>)
 80017e8:	601f      	str	r7, [r3, #0]
	  float swi_num_temp = ((float)3.0 * ((float)adc_switching * (float)5.0) * (float)vrefvalue)/((float)adc_vref * (float)4095);
 80017ea:	4b8b      	ldr	r3, [pc, #556]	; (8001a18 <main+0x3f8>)
 80017ec:	8818      	ldrh	r0, [r3, #0]
 80017ee:	f7ff fa19 	bl	8000c24 <__aeabi_ui2f>
 80017f2:	498a      	ldr	r1, [pc, #552]	; (8001a1c <main+0x3fc>)
 80017f4:	f7ff fa6e 	bl	8000cd4 <__aeabi_fmul>
 80017f8:	4641      	mov	r1, r8
 80017fa:	f7ff fa6b 	bl	8000cd4 <__aeabi_fmul>
 80017fe:	4629      	mov	r1, r5
 8001800:	f7ff fa68 	bl	8000cd4 <__aeabi_fmul>
 8001804:	4631      	mov	r1, r6
 8001806:	f7ff fb19 	bl	8000e3c <__aeabi_fdiv>
	  if(swi_num_temp >= 0.0000){
 800180a:	4621      	mov	r1, r4
	  float swi_num_temp = ((float)3.0 * ((float)adc_switching * (float)5.0) * (float)vrefvalue)/((float)adc_vref * (float)4095);
 800180c:	4605      	mov	r5, r0
	  if(swi_num_temp >= 0.0000){
 800180e:	f7ff fc13 	bl	8001038 <__aeabi_fcmpge>
 8001812:	b900      	cbnz	r0, 8001816 <main+0x1f6>
		  swi_num = 0.0000;
 8001814:	4625      	mov	r5, r4
 8001816:	4b82      	ldr	r3, [pc, #520]	; (8001a20 <main+0x400>)
 8001818:	601d      	str	r5, [r3, #0]
	  if(first_shot){
 800181a:	4b82      	ldr	r3, [pc, #520]	; (8001a24 <main+0x404>)
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	f040 80ba 	bne.w	8001998 <main+0x378>
		  error = lin_num - voltnum1;
 8001824:	4638      	mov	r0, r7
 8001826:	4651      	mov	r1, sl
 8001828:	f7ff f94a 	bl	8000ac0 <__aeabi_fsub>
		  integral += error;
 800182c:	4f7e      	ldr	r7, [pc, #504]	; (8001a28 <main+0x408>)
		  error = lin_num - voltnum1;
 800182e:	4b7f      	ldr	r3, [pc, #508]	; (8001a2c <main+0x40c>)
		  integral += error;
 8001830:	6839      	ldr	r1, [r7, #0]
		  error = lin_num - voltnum1;
 8001832:	6018      	str	r0, [r3, #0]
 8001834:	4605      	mov	r5, r0
		  integral += error;
 8001836:	f7ff f945 	bl	8000ac4 <__addsf3>
 800183a:	4603      	mov	r3, r0
		  derivative = error - error_previous;
 800183c:	f8df 91f0 	ldr.w	r9, [pc, #496]	; 8001a30 <main+0x410>
		  integral += error;
 8001840:	603b      	str	r3, [r7, #0]
		  derivative = error - error_previous;
 8001842:	f8d9 1000 	ldr.w	r1, [r9]
 8001846:	4628      	mov	r0, r5
		  integral += error;
 8001848:	9301      	str	r3, [sp, #4]
		  derivative = error - error_previous;
 800184a:	f7ff f939 	bl	8000ac0 <__aeabi_fsub>
 800184e:	4607      	mov	r7, r0
		  correction = P * error + I * integral + D * derivative;
 8001850:	4b78      	ldr	r3, [pc, #480]	; (8001a34 <main+0x414>)
 8001852:	4628      	mov	r0, r5
 8001854:	6819      	ldr	r1, [r3, #0]
		  derivative = error - error_previous;
 8001856:	4b78      	ldr	r3, [pc, #480]	; (8001a38 <main+0x418>)
		  error_previous = error;
 8001858:	f8c9 5000 	str.w	r5, [r9]
		  derivative = error - error_previous;
 800185c:	601f      	str	r7, [r3, #0]
		  correction = P * error + I * integral + D * derivative;
 800185e:	f7ff fa39 	bl	8000cd4 <__aeabi_fmul>
 8001862:	9b01      	ldr	r3, [sp, #4]
 8001864:	4605      	mov	r5, r0
 8001866:	4618      	mov	r0, r3
 8001868:	4b74      	ldr	r3, [pc, #464]	; (8001a3c <main+0x41c>)
		  if(correctedvoltnum1 > 12.0){
 800186a:	4e75      	ldr	r6, [pc, #468]	; (8001a40 <main+0x420>)
		  correction = P * error + I * integral + D * derivative;
 800186c:	6819      	ldr	r1, [r3, #0]
 800186e:	f7ff fa31 	bl	8000cd4 <__aeabi_fmul>
 8001872:	4601      	mov	r1, r0
 8001874:	4628      	mov	r0, r5
 8001876:	f7ff f925 	bl	8000ac4 <__addsf3>
 800187a:	4b72      	ldr	r3, [pc, #456]	; (8001a44 <main+0x424>)
 800187c:	4605      	mov	r5, r0
 800187e:	6819      	ldr	r1, [r3, #0]
 8001880:	4638      	mov	r0, r7
 8001882:	f7ff fa27 	bl	8000cd4 <__aeabi_fmul>
 8001886:	4601      	mov	r1, r0
 8001888:	4628      	mov	r0, r5
 800188a:	f7ff f91b 	bl	8000ac4 <__addsf3>
 800188e:	4601      	mov	r1, r0
 8001890:	4b6d      	ldr	r3, [pc, #436]	; (8001a48 <main+0x428>)
		  correctedvoltnum1 = voltnum1 - correction;
 8001892:	4650      	mov	r0, sl
		  correction = P * error + I * integral + D * derivative;
 8001894:	6019      	str	r1, [r3, #0]
		  correctedvoltnum1 = voltnum1 - correction;
 8001896:	f7ff f913 	bl	8000ac0 <__aeabi_fsub>
		  if(correctedvoltnum1 > 12.0){
 800189a:	4631      	mov	r1, r6
		  correctedvoltnum1 = voltnum1 - correction;
 800189c:	4605      	mov	r5, r0
		  if(correctedvoltnum1 > 12.0){
 800189e:	f7ff fbd5 	bl	800104c <__aeabi_fcmpgt>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	d063      	beq.n	800196e <main+0x34e>
			  correctedvoltnum1 = 12.0;
 80018a6:	4b69      	ldr	r3, [pc, #420]	; (8001a4c <main+0x42c>)
 80018a8:	4869      	ldr	r0, [pc, #420]	; (8001a50 <main+0x430>)
 80018aa:	601e      	str	r6, [r3, #0]
		  v1 = (uint16_t)((( (correctedvoltnum1 / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 80018ac:	9900      	ldr	r1, [sp, #0]
 80018ae:	f7ff fac5 	bl	8000e3c <__aeabi_fdiv>
 80018b2:	f7ff fbd5 	bl	8001060 <__aeabi_f2uiz>
 80018b6:	4603      	mov	r3, r0
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, v1);
 80018b8:	2200      	movs	r2, #0
		  v1 = (uint16_t)((( (correctedvoltnum1 / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 80018ba:	4966      	ldr	r1, [pc, #408]	; (8001a54 <main+0x434>)
 80018bc:	b29b      	uxth	r3, r3
 80018be:	800b      	strh	r3, [r1, #0]
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, v1);
 80018c0:	4865      	ldr	r0, [pc, #404]	; (8001a58 <main+0x438>)
 80018c2:	4611      	mov	r1, r2
 80018c4:	f001 f888 	bl	80029d8 <HAL_DAC_SetValue>
	  if(voltnum1 > 0.00){
 80018c8:	4b64      	ldr	r3, [pc, #400]	; (8001a5c <main+0x43c>)
 80018ca:	6818      	ldr	r0, [r3, #0]
 80018cc:	4621      	mov	r1, r4
 80018ce:	f7ff fbbd 	bl	800104c <__aeabi_fcmpgt>
 80018d2:	b138      	cbz	r0, 80018e4 <main+0x2c4>
		  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_RESET);
 80018d4:	2200      	movs	r2, #0
 80018d6:	2140      	movs	r1, #64	; 0x40
 80018d8:	4861      	ldr	r0, [pc, #388]	; (8001a60 <main+0x440>)
 80018da:	f001 fb75 	bl	8002fc8 <HAL_GPIO_WritePin>
		  chstat = 1;
 80018de:	2301      	movs	r3, #1
 80018e0:	4a60      	ldr	r2, [pc, #384]	; (8001a64 <main+0x444>)
 80018e2:	6013      	str	r3, [r2, #0]
	  HAL_Delay(1);
 80018e4:	2001      	movs	r0, #1
 80018e6:	f000 fc93 	bl	8002210 <HAL_Delay>
	  if(voltnum1 <= 0.00){
 80018ea:	4b5c      	ldr	r3, [pc, #368]	; (8001a5c <main+0x43c>)
 80018ec:	4621      	mov	r1, r4
 80018ee:	f8d3 a000 	ldr.w	sl, [r3]
 80018f2:	4650      	mov	r0, sl
 80018f4:	f7ff fb96 	bl	8001024 <__aeabi_fcmple>
 80018f8:	2800      	cmp	r0, #0
 80018fa:	d174      	bne.n	80019e6 <main+0x3c6>
	  uint16_t vrefvalue = (uint16_t)*vrefptr;
 80018fc:	4b5a      	ldr	r3, [pc, #360]	; (8001a68 <main+0x448>)
 80018fe:	681b      	ldr	r3, [r3, #0]
	  float vddcalc = (float)3.0 * ((float)vrefvalue / (float)adc_vref);
 8001900:	8818      	ldrh	r0, [r3, #0]
 8001902:	f7ff f98f 	bl	8000c24 <__aeabi_ui2f>
 8001906:	4b59      	ldr	r3, [pc, #356]	; (8001a6c <main+0x44c>)
 8001908:	4605      	mov	r5, r0
 800190a:	8818      	ldrh	r0, [r3, #0]
 800190c:	f7ff f98a 	bl	8000c24 <__aeabi_ui2f>
 8001910:	4606      	mov	r6, r0
 8001912:	4628      	mov	r0, r5
 8001914:	4631      	mov	r1, r6
 8001916:	f7ff fa91 	bl	8000e3c <__aeabi_fdiv>
 800191a:	4641      	mov	r1, r8
 800191c:	f7ff f9da 	bl	8000cd4 <__aeabi_fmul>
 8001920:	4681      	mov	r9, r0
	  float cur_num_temp = ((((float)3.0 * (float)adc_current * (float)vrefvalue)/((float)adc_vref * (float)4095) / (float)20) / (float)0.15);
 8001922:	4953      	ldr	r1, [pc, #332]	; (8001a70 <main+0x450>)
 8001924:	4630      	mov	r0, r6
	  float vddcalc = (float)3.0 * ((float)vrefvalue / (float)adc_vref);
 8001926:	f8cd 9000 	str.w	r9, [sp]
	  float cur_num_temp = ((((float)3.0 * (float)adc_current * (float)vrefvalue)/((float)adc_vref * (float)4095) / (float)20) / (float)0.15);
 800192a:	f7ff f9d3 	bl	8000cd4 <__aeabi_fmul>
 800192e:	4606      	mov	r6, r0
 8001930:	4b50      	ldr	r3, [pc, #320]	; (8001a74 <main+0x454>)
 8001932:	8818      	ldrh	r0, [r3, #0]
 8001934:	f7ff f976 	bl	8000c24 <__aeabi_ui2f>
 8001938:	4641      	mov	r1, r8
 800193a:	f7ff f9cb 	bl	8000cd4 <__aeabi_fmul>
 800193e:	4629      	mov	r1, r5
 8001940:	f7ff f9c8 	bl	8000cd4 <__aeabi_fmul>
 8001944:	4631      	mov	r1, r6
 8001946:	f7ff fa79 	bl	8000e3c <__aeabi_fdiv>
 800194a:	494b      	ldr	r1, [pc, #300]	; (8001a78 <main+0x458>)
 800194c:	f7ff fa76 	bl	8000e3c <__aeabi_fdiv>
 8001950:	494a      	ldr	r1, [pc, #296]	; (8001a7c <main+0x45c>)
 8001952:	f7ff fa73 	bl	8000e3c <__aeabi_fdiv>
	  if(cur_num_temp >= 0.0000){
 8001956:	4621      	mov	r1, r4
	  float cur_num_temp = ((((float)3.0 * (float)adc_current * (float)vrefvalue)/((float)adc_vref * (float)4095) / (float)20) / (float)0.15);
 8001958:	4681      	mov	r9, r0
	  if(cur_num_temp >= 0.0000){
 800195a:	f7ff fb6d 	bl	8001038 <__aeabi_fcmpge>
 800195e:	2800      	cmp	r0, #0
 8001960:	f47f af04 	bne.w	800176c <main+0x14c>
 8001964:	4627      	mov	r7, r4
		  cur_num = 0.0000;
 8001966:	46a1      	mov	r9, r4
 8001968:	e705      	b.n	8001776 <main+0x156>
 800196a:	b672      	cpsid	i
  while (1)
 800196c:	e7fe      	b.n	800196c <main+0x34c>
		  else if(correctedvoltnum1 < 0.0){
 800196e:	4621      	mov	r1, r4
 8001970:	4628      	mov	r0, r5
 8001972:	f7ff fb4d 	bl	8001010 <__aeabi_fcmplt>
			  correctedvoltnum1 = 0.0;
 8001976:	4b35      	ldr	r3, [pc, #212]	; (8001a4c <main+0x42c>)
		  else if(correctedvoltnum1 < 0.0){
 8001978:	2800      	cmp	r0, #0
 800197a:	f040 8083 	bne.w	8001a84 <main+0x464>
		  correctedvoltnum1 = voltnum1 - correction;
 800197e:	601d      	str	r5, [r3, #0]
		  v1 = (uint16_t)((( (correctedvoltnum1 / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 8001980:	4628      	mov	r0, r5
 8001982:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8001986:	f7ff f9a5 	bl	8000cd4 <__aeabi_fmul>
 800198a:	493d      	ldr	r1, [pc, #244]	; (8001a80 <main+0x460>)
 800198c:	f7ff f89a 	bl	8000ac4 <__addsf3>
 8001990:	4937      	ldr	r1, [pc, #220]	; (8001a70 <main+0x450>)
 8001992:	f7ff f99f 	bl	8000cd4 <__aeabi_fmul>
 8001996:	e789      	b.n	80018ac <main+0x28c>
		  v1 = (uint16_t)((( (((float)voltnum1) / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 8001998:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 800199c:	4650      	mov	r0, sl
 800199e:	f7ff f999 	bl	8000cd4 <__aeabi_fmul>
 80019a2:	4937      	ldr	r1, [pc, #220]	; (8001a80 <main+0x460>)
 80019a4:	f7ff f88e 	bl	8000ac4 <__addsf3>
 80019a8:	4931      	ldr	r1, [pc, #196]	; (8001a70 <main+0x450>)
 80019aa:	f7ff f993 	bl	8000cd4 <__aeabi_fmul>
 80019ae:	9900      	ldr	r1, [sp, #0]
 80019b0:	f7ff fa44 	bl	8000e3c <__aeabi_fdiv>
 80019b4:	f7ff fb54 	bl	8001060 <__aeabi_f2uiz>
 80019b8:	4603      	mov	r3, r0
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, v1);
 80019ba:	2200      	movs	r2, #0
		  v1 = (uint16_t)((( (((float)voltnum1) / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 80019bc:	4925      	ldr	r1, [pc, #148]	; (8001a54 <main+0x434>)
 80019be:	b29b      	uxth	r3, r3
 80019c0:	800b      	strh	r3, [r1, #0]
		  HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, v1);
 80019c2:	4825      	ldr	r0, [pc, #148]	; (8001a58 <main+0x438>)
 80019c4:	4611      	mov	r1, r2
 80019c6:	f001 f807 	bl	80029d8 <HAL_DAC_SetValue>
		  integral = 0;
 80019ca:	4b17      	ldr	r3, [pc, #92]	; (8001a28 <main+0x408>)
		  first_shot = 0;
 80019cc:	4a15      	ldr	r2, [pc, #84]	; (8001a24 <main+0x404>)
		  integral = 0;
 80019ce:	601c      	str	r4, [r3, #0]
		  error = 0;
 80019d0:	4b16      	ldr	r3, [pc, #88]	; (8001a2c <main+0x40c>)
 80019d2:	601c      	str	r4, [r3, #0]
		  derivative = 0;
 80019d4:	4b18      	ldr	r3, [pc, #96]	; (8001a38 <main+0x418>)
 80019d6:	601c      	str	r4, [r3, #0]
		  first_shot = 0;
 80019d8:	2300      	movs	r3, #0
 80019da:	7013      	strb	r3, [r2, #0]
		  correctedvoltnum1 = voltnum1;
 80019dc:	4b1f      	ldr	r3, [pc, #124]	; (8001a5c <main+0x43c>)
 80019de:	6818      	ldr	r0, [r3, #0]
 80019e0:	4b1a      	ldr	r3, [pc, #104]	; (8001a4c <main+0x42c>)
 80019e2:	6018      	str	r0, [r3, #0]
		  first_shot = 0;
 80019e4:	e772      	b.n	80018cc <main+0x2ac>
		  HAL_GPIO_WritePin(Channel_Shutdown_GPIO_Port, Channel_Shutdown_Pin, GPIO_PIN_SET);
 80019e6:	2201      	movs	r2, #1
 80019e8:	2140      	movs	r1, #64	; 0x40
 80019ea:	481d      	ldr	r0, [pc, #116]	; (8001a60 <main+0x440>)
 80019ec:	f001 faec 	bl	8002fc8 <HAL_GPIO_WritePin>
		  chstat = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	4a1c      	ldr	r2, [pc, #112]	; (8001a64 <main+0x444>)
 80019f4:	6013      	str	r3, [r2, #0]
		  v1 = (uint16_t)((( (((float)voltnum1) / (float)4.0) + ((float)0.446974063 / (float)4.0)) * (float)4095) / (float)vddcalc);
 80019f6:	4b19      	ldr	r3, [pc, #100]	; (8001a5c <main+0x43c>)
 80019f8:	f8d3 a000 	ldr.w	sl, [r3]
 80019fc:	e77e      	b.n	80018fc <main+0x2dc>
 80019fe:	bf00      	nop
 8001a00:	3eb33333 	.word	0x3eb33333
 8001a04:	20000234 	.word	0x20000234
 8001a08:	20000210 	.word	0x20000210
 8001a0c:	200003c4 	.word	0x200003c4
 8001a10:	2000020e 	.word	0x2000020e
 8001a14:	200003c0 	.word	0x200003c0
 8001a18:	20000212 	.word	0x20000212
 8001a1c:	40a00000 	.word	0x40a00000
 8001a20:	20000408 	.word	0x20000408
 8001a24:	2000000c 	.word	0x2000000c
 8001a28:	200003bc 	.word	0x200003bc
 8001a2c:	2000023c 	.word	0x2000023c
 8001a30:	20000240 	.word	0x20000240
 8001a34:	20000008 	.word	0x20000008
 8001a38:	20000238 	.word	0x20000238
 8001a3c:	20000004 	.word	0x20000004
 8001a40:	41400000 	.word	0x41400000
 8001a44:	20000000 	.word	0x20000000
 8001a48:	20000230 	.word	0x20000230
 8001a4c:	2000022c 	.word	0x2000022c
 8001a50:	46471a5c 	.word	0x46471a5c
 8001a54:	2000044c 	.word	0x2000044c
 8001a58:	20000298 	.word	0x20000298
 8001a5c:	20000450 	.word	0x20000450
 8001a60:	40020000 	.word	0x40020000
 8001a64:	20000228 	.word	0x20000228
 8001a68:	20000010 	.word	0x20000010
 8001a6c:	20000214 	.word	0x20000214
 8001a70:	457ff000 	.word	0x457ff000
 8001a74:	2000020c 	.word	0x2000020c
 8001a78:	41a00000 	.word	0x41a00000
 8001a7c:	3e19999a 	.word	0x3e19999a
 8001a80:	3de4d9c9 	.word	0x3de4d9c9
			  correctedvoltnum1 = 0.0;
 8001a84:	4801      	ldr	r0, [pc, #4]	; (8001a8c <main+0x46c>)
 8001a86:	601c      	str	r4, [r3, #0]
 8001a88:	e710      	b.n	80018ac <main+0x28c>
 8001a8a:	bf00      	nop
 8001a8c:	43e4cb7b 	.word	0x43e4cb7b

08001a90 <HAL_ADC_ConvCpltCallback>:
	adc_current = adcvalues[2];
 8001a90:	4b0a      	ldr	r3, [pc, #40]	; (8001abc <HAL_ADC_ConvCpltCallback+0x2c>)
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001a92:	b410      	push	{r4}
	adc_linear = adcvalues[1];
 8001a94:	8859      	ldrh	r1, [r3, #2]
	adc_current = adcvalues[2];
 8001a96:	889c      	ldrh	r4, [r3, #4]
 8001a98:	4809      	ldr	r0, [pc, #36]	; (8001ac0 <HAL_ADC_ConvCpltCallback+0x30>)
	adc_linear = adcvalues[1];
 8001a9a:	4a0a      	ldr	r2, [pc, #40]	; (8001ac4 <HAL_ADC_ConvCpltCallback+0x34>)
	adc_opamp = adcvalues[0];
 8001a9c:	f8b3 c000 	ldrh.w	ip, [r3]
	adc_current = adcvalues[2];
 8001aa0:	8004      	strh	r4, [r0, #0]
	adc_linear = adcvalues[1];
 8001aa2:	8011      	strh	r1, [r2, #0]
	adc_opamp = adcvalues[0];
 8001aa4:	4c08      	ldr	r4, [pc, #32]	; (8001ac8 <HAL_ADC_ConvCpltCallback+0x38>)
	adc_switching = adcvalues[3];
 8001aa6:	88d8      	ldrh	r0, [r3, #6]
	adc_vref = adcvalues[4];
 8001aa8:	891a      	ldrh	r2, [r3, #8]
	adc_switching = adcvalues[3];
 8001aaa:	4908      	ldr	r1, [pc, #32]	; (8001acc <HAL_ADC_ConvCpltCallback+0x3c>)
	adc_vref = adcvalues[4];
 8001aac:	4b08      	ldr	r3, [pc, #32]	; (8001ad0 <HAL_ADC_ConvCpltCallback+0x40>)
	adc_opamp = adcvalues[0];
 8001aae:	f8a4 c000 	strh.w	ip, [r4]
	adc_switching = adcvalues[3];
 8001ab2:	8008      	strh	r0, [r1, #0]
}
 8001ab4:	bc10      	pop	{r4}
	adc_vref = adcvalues[4];
 8001ab6:	801a      	strh	r2, [r3, #0]
}
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop
 8001abc:	20000218 	.word	0x20000218
 8001ac0:	2000020c 	.word	0x2000020c
 8001ac4:	2000020e 	.word	0x2000020e
 8001ac8:	20000210 	.word	0x20000210
 8001acc:	20000212 	.word	0x20000212
 8001ad0:	20000214 	.word	0x20000214

08001ad4 <HAL_UART_TxHalfCpltCallback>:
}
 8001ad4:	4770      	bx	lr
 8001ad6:	bf00      	nop

08001ad8 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
	memset (txbuffer, '\0', 64);  // clear the buffer
 8001ada:	2540      	movs	r5, #64	; 0x40
 8001adc:	4c13      	ldr	r4, [pc, #76]	; (8001b2c <HAL_UART_TxCpltCallback+0x54>)
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001ade:	b087      	sub	sp, #28
	memset (txbuffer, '\0', 64);  // clear the buffer
 8001ae0:	462a      	mov	r2, r5
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	4620      	mov	r0, r4
 8001ae6:	f002 f9a9 	bl	8003e3c <memset>
	snprintf((char*)txbuffer, 26, "*STRT,%05.2f,%5.3f,%d,FNSH!", lin_num, cur_num, chstat);
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <HAL_UART_TxCpltCallback+0x58>)
 8001aec:	4a11      	ldr	r2, [pc, #68]	; (8001b34 <HAL_UART_TxCpltCallback+0x5c>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	6810      	ldr	r0, [r2, #0]
 8001af2:	9304      	str	r3, [sp, #16]
 8001af4:	f7fe fcb0 	bl	8000458 <__aeabi_f2d>
 8001af8:	460b      	mov	r3, r1
 8001afa:	4602      	mov	r2, r0
 8001afc:	490e      	ldr	r1, [pc, #56]	; (8001b38 <HAL_UART_TxCpltCallback+0x60>)
 8001afe:	6808      	ldr	r0, [r1, #0]
 8001b00:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b04:	f7fe fca8 	bl	8000458 <__aeabi_f2d>
 8001b08:	4606      	mov	r6, r0
 8001b0a:	460f      	mov	r7, r1
 8001b0c:	4620      	mov	r0, r4
 8001b0e:	211a      	movs	r1, #26
 8001b10:	e9cd 6700 	strd	r6, r7, [sp]
 8001b14:	4a09      	ldr	r2, [pc, #36]	; (8001b3c <HAL_UART_TxCpltCallback+0x64>)
 8001b16:	f002 fdf9 	bl	800470c <sniprintf>
	HAL_UART_Transmit_DMA(&huart1, txbuffer, 64);
 8001b1a:	462a      	mov	r2, r5
 8001b1c:	4621      	mov	r1, r4
 8001b1e:	4808      	ldr	r0, [pc, #32]	; (8001b40 <HAL_UART_TxCpltCallback+0x68>)
}
 8001b20:	b007      	add	sp, #28
 8001b22:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_UART_Transmit_DMA(&huart1, txbuffer, 64);
 8001b26:	f001 beab 	b.w	8003880 <HAL_UART_Transmit_DMA>
 8001b2a:	bf00      	nop
 8001b2c:	2000040c 	.word	0x2000040c
 8001b30:	20000228 	.word	0x20000228
 8001b34:	20000234 	.word	0x20000234
 8001b38:	200003c0 	.word	0x200003c0
 8001b3c:	08006c5c 	.word	0x08006c5c
 8001b40:	20000378 	.word	0x20000378

08001b44 <HAL_UART_RxHalfCpltCallback>:
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop

08001b48 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b4c:	4e92      	ldr	r6, [pc, #584]	; (8001d98 <HAL_UART_RxCpltCallback+0x250>)
	for(int i = 0; i < 64; i++){
 8001b4e:	2400      	movs	r4, #0
 8001b50:	4633      	mov	r3, r6
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b52:	b088      	sub	sp, #32
 8001b54:	e003      	b.n	8001b5e <HAL_UART_RxCpltCallback+0x16>
	for(int i = 0; i < 64; i++){
 8001b56:	3401      	adds	r4, #1
 8001b58:	2c40      	cmp	r4, #64	; 0x40
 8001b5a:	f000 8115 	beq.w	8001d88 <HAL_UART_RxCpltCallback+0x240>
		if(rxbuffer[i] == '*'){
 8001b5e:	f813 5b01 	ldrb.w	r5, [r3], #1
 8001b62:	2d2a      	cmp	r5, #42	; 0x2a
 8001b64:	d1f7      	bne.n	8001b56 <HAL_UART_RxCpltCallback+0xe>
			rxiter = i;//Found start condition
 8001b66:	b2e4      	uxtb	r4, r4
	memset (rxbuffercpy, '\0', 32);  // clear the buffer
 8001b68:	2220      	movs	r2, #32
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	4668      	mov	r0, sp
 8001b6e:	f002 f965 	bl	8003e3c <memset>
	for(int i = 0; i < 25; i++){
 8001b72:	f10d 33ff 	add.w	r3, sp, #4294967295
 8001b76:	aa06      	add	r2, sp, #24
 8001b78:	e000      	b.n	8001b7c <HAL_UART_RxCpltCallback+0x34>
		rxbuffercpy[i] = rxbuffer[rxiter];
 8001b7a:	5d35      	ldrb	r5, [r6, r4]
		rxiter++;
 8001b7c:	3401      	adds	r4, #1
 8001b7e:	b2e4      	uxtb	r4, r4
			rxiter = 0;
 8001b80:	2c40      	cmp	r4, #64	; 0x40
		rxbuffercpy[i] = rxbuffer[rxiter];
 8001b82:	f803 5f01 	strb.w	r5, [r3, #1]!
			rxiter = 0;
 8001b86:	bf28      	it	cs
 8001b88:	2400      	movcs	r4, #0
	for(int i = 0; i < 25; i++){
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d1f5      	bne.n	8001b7a <HAL_UART_RxCpltCallback+0x32>
	if( //Check start condition
 8001b8e:	f89d 3000 	ldrb.w	r3, [sp]
 8001b92:	2b2a      	cmp	r3, #42	; 0x2a
 8001b94:	d00c      	beq.n	8001bb0 <HAL_UART_RxCpltCallback+0x68>
	memset (rxbuffer, '\0', 64);  // clear the buffer
 8001b96:	2240      	movs	r2, #64	; 0x40
 8001b98:	2100      	movs	r1, #0
 8001b9a:	487f      	ldr	r0, [pc, #508]	; (8001d98 <HAL_UART_RxCpltCallback+0x250>)
 8001b9c:	f002 f94e 	bl	8003e3c <memset>
	HAL_UART_Receive_DMA (&huart1, rxbuffer, 64);  // Receive 64 Bytes of data
 8001ba0:	2240      	movs	r2, #64	; 0x40
 8001ba2:	497d      	ldr	r1, [pc, #500]	; (8001d98 <HAL_UART_RxCpltCallback+0x250>)
 8001ba4:	487d      	ldr	r0, [pc, #500]	; (8001d9c <HAL_UART_RxCpltCallback+0x254>)
}
 8001ba6:	b008      	add	sp, #32
 8001ba8:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_UART_Receive_DMA (&huart1, rxbuffer, 64);  // Receive 64 Bytes of data
 8001bac:	f001 bea4 	b.w	80038f8 <HAL_UART_Receive_DMA>
		(rxbuffercpy[0] == '*' && rxbuffercpy[1] == 'S' && rxbuffercpy[2] == 'T' && rxbuffercpy[3] == 'R' && rxbuffercpy[4] == 'T') &&
 8001bb0:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8001bb4:	2b53      	cmp	r3, #83	; 0x53
 8001bb6:	d1ee      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001bb8:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8001bbc:	2b54      	cmp	r3, #84	; 0x54
 8001bbe:	d1ea      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001bc0:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8001bc4:	2b52      	cmp	r3, #82	; 0x52
 8001bc6:	d1e6      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001bc8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8001bcc:	2b54      	cmp	r3, #84	; 0x54
 8001bce:	d1e2      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001bd0:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8001bd4:	2b46      	cmp	r3, #70	; 0x46
 8001bd6:	d1de      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[20] == 'F' && rxbuffercpy[21] == 'N' && rxbuffercpy[22] == 'S' && rxbuffercpy[23] == 'H' && rxbuffercpy[24] == '!') &&
 8001bd8:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8001bdc:	2b4e      	cmp	r3, #78	; 0x4e
 8001bde:	d1da      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001be0:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8001be4:	2b53      	cmp	r3, #83	; 0x53
 8001be6:	d1d6      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001be8:	f89d 3017 	ldrb.w	r3, [sp, #23]
 8001bec:	2b48      	cmp	r3, #72	; 0x48
 8001bee:	d1d2      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001bf0:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8001bf4:	2b21      	cmp	r3, #33	; 0x21
 8001bf6:	d1ce      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001bf8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8001bfc:	2b2c      	cmp	r3, #44	; 0x2c
 8001bfe:	d1ca      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[5] == ',' && rxbuffercpy[11] == ',' && rxbuffercpy[17] == ',' && rxbuffercpy[19] == ',') &&
 8001c00:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8001c04:	2b2c      	cmp	r3, #44	; 0x2c
 8001c06:	d1c6      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001c08:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8001c0c:	2b2c      	cmp	r3, #44	; 0x2c
 8001c0e:	d1c2      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001c10:	f89d 3013 	ldrb.w	r3, [sp, #19]
 8001c14:	2b2c      	cmp	r3, #44	; 0x2c
 8001c16:	d1be      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		((rxbuffercpy[6] >= '0' && rxbuffercpy[6] <= '9') && (rxbuffercpy[7] >= '0' && rxbuffercpy[7] <= '9') && rxbuffercpy[8] == '.' &&
 8001c18:	f89d 0006 	ldrb.w	r0, [sp, #6]
 8001c1c:	3830      	subs	r0, #48	; 0x30
		(rxbuffercpy[5] == ',' && rxbuffercpy[11] == ',' && rxbuffercpy[17] == ',' && rxbuffercpy[19] == ',') &&
 8001c1e:	b2c3      	uxtb	r3, r0
 8001c20:	2b09      	cmp	r3, #9
 8001c22:	d8b8      	bhi.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		((rxbuffercpy[6] >= '0' && rxbuffercpy[6] <= '9') && (rxbuffercpy[7] >= '0' && rxbuffercpy[7] <= '9') && rxbuffercpy[8] == '.' &&
 8001c24:	f89d a007 	ldrb.w	sl, [sp, #7]
 8001c28:	f1aa 0a30 	sub.w	sl, sl, #48	; 0x30
 8001c2c:	fa5f f38a 	uxtb.w	r3, sl
 8001c30:	2b09      	cmp	r3, #9
 8001c32:	d8b0      	bhi.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001c34:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001c38:	2b2e      	cmp	r3, #46	; 0x2e
 8001c3a:	d1ac      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[9] >= '0' && rxbuffercpy[9] <= '9') && (rxbuffercpy[10] >= '0' && rxbuffercpy[10] <= '9')) &&
 8001c3c:	f89d 9009 	ldrb.w	r9, [sp, #9]
 8001c40:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
		((rxbuffercpy[6] >= '0' && rxbuffercpy[6] <= '9') && (rxbuffercpy[7] >= '0' && rxbuffercpy[7] <= '9') && rxbuffercpy[8] == '.' &&
 8001c44:	fa5f f389 	uxtb.w	r3, r9
 8001c48:	2b09      	cmp	r3, #9
 8001c4a:	d8a4      	bhi.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[9] >= '0' && rxbuffercpy[9] <= '9') && (rxbuffercpy[10] >= '0' && rxbuffercpy[10] <= '9')) &&
 8001c4c:	f89d 800a 	ldrb.w	r8, [sp, #10]
 8001c50:	f1a8 0830 	sub.w	r8, r8, #48	; 0x30
 8001c54:	fa5f f388 	uxtb.w	r3, r8
 8001c58:	2b09      	cmp	r3, #9
 8001c5a:	d89c      	bhi.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		((rxbuffercpy[12] >= '0' && rxbuffercpy[12] <= '9') && rxbuffercpy[13] == '.' && (rxbuffercpy[14] >= '0' && rxbuffercpy[14] <= '9') &&
 8001c5c:	f89d 500c 	ldrb.w	r5, [sp, #12]
 8001c60:	3d30      	subs	r5, #48	; 0x30
		(rxbuffercpy[9] >= '0' && rxbuffercpy[9] <= '9') && (rxbuffercpy[10] >= '0' && rxbuffercpy[10] <= '9')) &&
 8001c62:	b2eb      	uxtb	r3, r5
 8001c64:	2b09      	cmp	r3, #9
 8001c66:	d896      	bhi.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		((rxbuffercpy[12] >= '0' && rxbuffercpy[12] <= '9') && rxbuffercpy[13] == '.' && (rxbuffercpy[14] >= '0' && rxbuffercpy[14] <= '9') &&
 8001c68:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8001c6c:	2b2e      	cmp	r3, #46	; 0x2e
 8001c6e:	d192      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001c70:	f89d 700e 	ldrb.w	r7, [sp, #14]
 8001c74:	3f30      	subs	r7, #48	; 0x30
 8001c76:	b2fb      	uxtb	r3, r7
 8001c78:	2b09      	cmp	r3, #9
 8001c7a:	d88c      	bhi.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[15] >= '0' && rxbuffercpy[15] <= '9') && (rxbuffercpy[16] >= '0' && rxbuffercpy[16] <= '9')) &&
 8001c7c:	f89d 600f 	ldrb.w	r6, [sp, #15]
 8001c80:	3e30      	subs	r6, #48	; 0x30
		((rxbuffercpy[12] >= '0' && rxbuffercpy[12] <= '9') && rxbuffercpy[13] == '.' && (rxbuffercpy[14] >= '0' && rxbuffercpy[14] <= '9') &&
 8001c82:	b2f3      	uxtb	r3, r6
 8001c84:	2b09      	cmp	r3, #9
 8001c86:	d886      	bhi.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[15] >= '0' && rxbuffercpy[15] <= '9') && (rxbuffercpy[16] >= '0' && rxbuffercpy[16] <= '9')) &&
 8001c88:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8001c8c:	3c30      	subs	r4, #48	; 0x30
 8001c8e:	b2e3      	uxtb	r3, r4
 8001c90:	2b09      	cmp	r3, #9
 8001c92:	d880      	bhi.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		(rxbuffercpy[18] == '0' || rxbuffercpy[18] == '1' || rxbuffercpy[18] == '2')
 8001c94:	f89d 3012 	ldrb.w	r3, [sp, #18]
		(rxbuffercpy[15] >= '0' && rxbuffercpy[15] <= '9') && (rxbuffercpy[16] >= '0' && rxbuffercpy[16] <= '9')) &&
 8001c98:	3b30      	subs	r3, #48	; 0x30
 8001c9a:	2b02      	cmp	r3, #2
 8001c9c:	f63f af7b 	bhi.w	8001b96 <HAL_UART_RxCpltCallback+0x4e>
		tempv2 += (float)(rxbuffercpy[6]-48) * (float)10.0;
 8001ca0:	f7fe ffc4 	bl	8000c2c <__aeabi_i2f>
 8001ca4:	493e      	ldr	r1, [pc, #248]	; (8001da0 <HAL_UART_RxCpltCallback+0x258>)
 8001ca6:	f7ff f815 	bl	8000cd4 <__aeabi_fmul>
 8001caa:	2100      	movs	r1, #0
 8001cac:	f7fe ff0a 	bl	8000ac4 <__addsf3>
 8001cb0:	4603      	mov	r3, r0
		tempv2 += (float)(rxbuffercpy[7]-48) * (float)1.0;
 8001cb2:	4650      	mov	r0, sl
		tempv2 += (float)(rxbuffercpy[6]-48) * (float)10.0;
 8001cb4:	469a      	mov	sl, r3
		tempv2 += (float)(rxbuffercpy[7]-48) * (float)1.0;
 8001cb6:	f7fe ffb9 	bl	8000c2c <__aeabi_i2f>
 8001cba:	4651      	mov	r1, sl
 8001cbc:	f7fe ff02 	bl	8000ac4 <__addsf3>
 8001cc0:	4603      	mov	r3, r0
		tempv2 += (float)(rxbuffercpy[9]-48) / (float)10.0;
 8001cc2:	4648      	mov	r0, r9
		tempv2 += (float)(rxbuffercpy[7]-48) * (float)1.0;
 8001cc4:	4699      	mov	r9, r3
		tempv2 += (float)(rxbuffercpy[9]-48) / (float)10.0;
 8001cc6:	f7fe ffb1 	bl	8000c2c <__aeabi_i2f>
 8001cca:	4935      	ldr	r1, [pc, #212]	; (8001da0 <HAL_UART_RxCpltCallback+0x258>)
 8001ccc:	f7ff f8b6 	bl	8000e3c <__aeabi_fdiv>
 8001cd0:	4649      	mov	r1, r9
 8001cd2:	f7fe fef7 	bl	8000ac4 <__addsf3>
 8001cd6:	4603      	mov	r3, r0
		tempv2 += (float)(rxbuffercpy[10]-48) / (float)100.0;
 8001cd8:	4640      	mov	r0, r8
		tempv2 += (float)(rxbuffercpy[9]-48) / (float)10.0;
 8001cda:	4698      	mov	r8, r3
		tempv2 += (float)(rxbuffercpy[10]-48) / (float)100.0;
 8001cdc:	f7fe ffa6 	bl	8000c2c <__aeabi_i2f>
 8001ce0:	4930      	ldr	r1, [pc, #192]	; (8001da4 <HAL_UART_RxCpltCallback+0x25c>)
 8001ce2:	f7ff f8ab 	bl	8000e3c <__aeabi_fdiv>
 8001ce6:	4641      	mov	r1, r8
 8001ce8:	f7fe feec 	bl	8000ac4 <__addsf3>
 8001cec:	4603      	mov	r3, r0
		tempa2 += (float)(rxbuffercpy[12]-48) * (float)1.0;
 8001cee:	4628      	mov	r0, r5
		tempv2 += (float)(rxbuffercpy[10]-48) / (float)100.0;
 8001cf0:	461d      	mov	r5, r3
		tempa2 += (float)(rxbuffercpy[12]-48) * (float)1.0;
 8001cf2:	f7fe ff9b 	bl	8000c2c <__aeabi_i2f>
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	f7fe fee4 	bl	8000ac4 <__addsf3>
 8001cfc:	4603      	mov	r3, r0
		tempa2 += (float)(rxbuffercpy[14]-48) / (float)10.0;
 8001cfe:	4638      	mov	r0, r7
		tempa2 += (float)(rxbuffercpy[12]-48) * (float)1.0;
 8001d00:	461f      	mov	r7, r3
		tempa2 += (float)(rxbuffercpy[14]-48) / (float)10.0;
 8001d02:	f7fe ff93 	bl	8000c2c <__aeabi_i2f>
 8001d06:	4926      	ldr	r1, [pc, #152]	; (8001da0 <HAL_UART_RxCpltCallback+0x258>)
 8001d08:	f7ff f898 	bl	8000e3c <__aeabi_fdiv>
 8001d0c:	4639      	mov	r1, r7
 8001d0e:	f7fe fed9 	bl	8000ac4 <__addsf3>
 8001d12:	4603      	mov	r3, r0
		tempa2 += (float)(rxbuffercpy[15]-48) / (float)100.0;
 8001d14:	4630      	mov	r0, r6
		tempa2 += (float)(rxbuffercpy[14]-48) / (float)10.0;
 8001d16:	461e      	mov	r6, r3
		tempa2 += (float)(rxbuffercpy[15]-48) / (float)100.0;
 8001d18:	f7fe ff88 	bl	8000c2c <__aeabi_i2f>
 8001d1c:	4921      	ldr	r1, [pc, #132]	; (8001da4 <HAL_UART_RxCpltCallback+0x25c>)
 8001d1e:	f7ff f88d 	bl	8000e3c <__aeabi_fdiv>
 8001d22:	4631      	mov	r1, r6
 8001d24:	f7fe fece 	bl	8000ac4 <__addsf3>
 8001d28:	4603      	mov	r3, r0
		tempa2 += (float)(rxbuffercpy[16]-48) / (float)1000.0;
 8001d2a:	4620      	mov	r0, r4
		tempa2 += (float)(rxbuffercpy[15]-48) / (float)100.0;
 8001d2c:	461c      	mov	r4, r3
		tempa2 += (float)(rxbuffercpy[16]-48) / (float)1000.0;
 8001d2e:	f7fe ff7d 	bl	8000c2c <__aeabi_i2f>
 8001d32:	491d      	ldr	r1, [pc, #116]	; (8001da8 <HAL_UART_RxCpltCallback+0x260>)
 8001d34:	f7ff f882 	bl	8000e3c <__aeabi_fdiv>
 8001d38:	4621      	mov	r1, r4
 8001d3a:	f7fe fec3 	bl	8000ac4 <__addsf3>
		if(tempv2 >= 0.00 && tempv2 <= 12.00){
 8001d3e:	2100      	movs	r1, #0
		tempa2 += (float)(rxbuffercpy[16]-48) / (float)1000.0;
 8001d40:	4604      	mov	r4, r0
		if(tempv2 >= 0.00 && tempv2 <= 12.00){
 8001d42:	4628      	mov	r0, r5
 8001d44:	f7ff f978 	bl	8001038 <__aeabi_fcmpge>
 8001d48:	b148      	cbz	r0, 8001d5e <HAL_UART_RxCpltCallback+0x216>
 8001d4a:	4628      	mov	r0, r5
 8001d4c:	4917      	ldr	r1, [pc, #92]	; (8001dac <HAL_UART_RxCpltCallback+0x264>)
 8001d4e:	f7ff f969 	bl	8001024 <__aeabi_fcmple>
 8001d52:	b120      	cbz	r0, 8001d5e <HAL_UART_RxCpltCallback+0x216>
			first_shot = 1;
 8001d54:	2201      	movs	r2, #1
 8001d56:	4b16      	ldr	r3, [pc, #88]	; (8001db0 <HAL_UART_RxCpltCallback+0x268>)
			voltnum1 = tempv2;
 8001d58:	4916      	ldr	r1, [pc, #88]	; (8001db4 <HAL_UART_RxCpltCallback+0x26c>)
			first_shot = 1;
 8001d5a:	701a      	strb	r2, [r3, #0]
			voltnum1 = tempv2;
 8001d5c:	600d      	str	r5, [r1, #0]
		if(tempa2 >= 0.00 && tempa2 <= 0.800){
 8001d5e:	4620      	mov	r0, r4
 8001d60:	2100      	movs	r1, #0
 8001d62:	f7ff f969 	bl	8001038 <__aeabi_fcmpge>
 8001d66:	2800      	cmp	r0, #0
 8001d68:	f43f af15 	beq.w	8001b96 <HAL_UART_RxCpltCallback+0x4e>
 8001d6c:	4620      	mov	r0, r4
 8001d6e:	f7fe fb73 	bl	8000458 <__aeabi_f2d>
 8001d72:	a307      	add	r3, pc, #28	; (adr r3, 8001d90 <HAL_UART_RxCpltCallback+0x248>)
 8001d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d78:	f7fe fe42 	bl	8000a00 <__aeabi_dcmple>
 8001d7c:	2800      	cmp	r0, #0
 8001d7e:	f43f af0a 	beq.w	8001b96 <HAL_UART_RxCpltCallback+0x4e>
			ampnum1 = tempa2;
 8001d82:	4b0d      	ldr	r3, [pc, #52]	; (8001db8 <HAL_UART_RxCpltCallback+0x270>)
 8001d84:	601c      	str	r4, [r3, #0]
 8001d86:	e706      	b.n	8001b96 <HAL_UART_RxCpltCallback+0x4e>
	uint8_t rxiter = 0;
 8001d88:	2400      	movs	r4, #0
		rxbuffercpy[i] = rxbuffer[rxiter];
 8001d8a:	7835      	ldrb	r5, [r6, #0]
 8001d8c:	e6ec      	b.n	8001b68 <HAL_UART_RxCpltCallback+0x20>
 8001d8e:	bf00      	nop
 8001d90:	9999999a 	.word	0x9999999a
 8001d94:	3fe99999 	.word	0x3fe99999
 8001d98:	200003c8 	.word	0x200003c8
 8001d9c:	20000378 	.word	0x20000378
 8001da0:	41200000 	.word	0x41200000
 8001da4:	42c80000 	.word	0x42c80000
 8001da8:	447a0000 	.word	0x447a0000
 8001dac:	41400000 	.word	0x41400000
 8001db0:	2000000c 	.word	0x2000000c
 8001db4:	20000450 	.word	0x20000450
 8001db8:	20000224 	.word	0x20000224

08001dbc <Error_Handler>:
 8001dbc:	b672      	cpsid	i
  while (1)
 8001dbe:	e7fe      	b.n	8001dbe <Error_Handler+0x2>

08001dc0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001dc0:	4b0f      	ldr	r3, [pc, #60]	; (8001e00 <HAL_MspInit+0x40>)
{
 8001dc2:	b084      	sub	sp, #16
  __HAL_RCC_COMP_CLK_ENABLE();
 8001dc4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dc6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001dca:	625a      	str	r2, [r3, #36]	; 0x24
 8001dcc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dce:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001dd2:	9201      	str	r2, [sp, #4]
 8001dd4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd6:	6a1a      	ldr	r2, [r3, #32]
 8001dd8:	f042 0201 	orr.w	r2, r2, #1
 8001ddc:	621a      	str	r2, [r3, #32]
 8001dde:	6a1a      	ldr	r2, [r3, #32]
 8001de0:	f002 0201 	and.w	r2, r2, #1
 8001de4:	9202      	str	r2, [sp, #8]
 8001de6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001de8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001dee:	625a      	str	r2, [r3, #36]	; 0x24
 8001df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001df6:	9303      	str	r3, [sp, #12]
 8001df8:	9b03      	ldr	r3, [sp, #12]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dfa:	b004      	add	sp, #16
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	40023800 	.word	0x40023800

08001e04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e04:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e06:	2400      	movs	r4, #0
  if(hadc->Instance==ADC1)
 8001e08:	4b21      	ldr	r3, [pc, #132]	; (8001e90 <HAL_ADC_MspInit+0x8c>)
 8001e0a:	6802      	ldr	r2, [r0, #0]
{
 8001e0c:	b088      	sub	sp, #32
  if(hadc->Instance==ADC1)
 8001e0e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e10:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001e14:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001e18:	9406      	str	r4, [sp, #24]
  if(hadc->Instance==ADC1)
 8001e1a:	d001      	beq.n	8001e20 <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e1c:	b008      	add	sp, #32
 8001e1e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e20:	f503 338a 	add.w	r3, r3, #70656	; 0x11400
 8001e24:	6a1a      	ldr	r2, [r3, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e26:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e2c:	621a      	str	r2, [r3, #32]
 8001e2e:	6a1a      	ldr	r2, [r3, #32]
 8001e30:	4605      	mov	r5, r0
 8001e32:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8001e36:	9200      	str	r2, [sp, #0]
 8001e38:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3a:	69da      	ldr	r2, [r3, #28]
    hdma_adc.Instance = DMA1_Channel1;
 8001e3c:	4e15      	ldr	r6, [pc, #84]	; (8001e94 <HAL_ADC_MspInit+0x90>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3e:	f042 0201 	orr.w	r2, r2, #1
 8001e42:	61da      	str	r2, [r3, #28]
 8001e44:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001e46:	220f      	movs	r2, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e48:	f003 0301 	and.w	r3, r3, #1
 8001e4c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001e4e:	2303      	movs	r3, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e50:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e52:	4811      	ldr	r0, [pc, #68]	; (8001e98 <HAL_ADC_MspInit+0x94>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001e54:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e58:	f000 ff4c 	bl	8002cf4 <HAL_GPIO_Init>
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001e5c:	2380      	movs	r3, #128	; 0x80
    hdma_adc.Instance = DMA1_Channel1;
 8001e5e:	490f      	ldr	r1, [pc, #60]	; (8001e9c <HAL_ADC_MspInit+0x98>)
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e60:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e64:	e9c6 1400 	strd	r1, r4, [r6]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8001e68:	60f3      	str	r3, [r6, #12]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e6a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001e6e:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001e70:	4630      	mov	r0, r6
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e72:	60b4      	str	r4, [r6, #8]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8001e74:	61f4      	str	r4, [r6, #28]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e76:	6171      	str	r1, [r6, #20]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e78:	6132      	str	r2, [r6, #16]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001e7a:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8001e7c:	f000 fdec 	bl	8002a58 <HAL_DMA_Init>
 8001e80:	b918      	cbnz	r0, 8001e8a <HAL_ADC_MspInit+0x86>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8001e82:	646e      	str	r6, [r5, #68]	; 0x44
 8001e84:	6275      	str	r5, [r6, #36]	; 0x24
}
 8001e86:	b008      	add	sp, #32
 8001e88:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001e8a:	f7ff ff97 	bl	8001dbc <Error_Handler>
 8001e8e:	e7f8      	b.n	8001e82 <HAL_ADC_MspInit+0x7e>
 8001e90:	40012400 	.word	0x40012400
 8001e94:	200002ac 	.word	0x200002ac
 8001e98:	40020000 	.word	0x40020000
 8001e9c:	40026008 	.word	0x40026008

08001ea0 <HAL_ADC_MspDeInit>:
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
  if(hadc->Instance==ADC1)
 8001ea0:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_ADC_MspDeInit+0x2c>)
 8001ea2:	6802      	ldr	r2, [r0, #0]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d000      	beq.n	8001eaa <HAL_ADC_MspDeInit+0xa>
 8001ea8:	4770      	bx	lr
{
 8001eaa:	b510      	push	{r4, lr}
 8001eac:	4604      	mov	r4, r0
  {
  /* USER CODE BEGIN ADC1_MspDeInit 0 */

  /* USER CODE END ADC1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC1_CLK_DISABLE();
 8001eae:	4a08      	ldr	r2, [pc, #32]	; (8001ed0 <HAL_ADC_MspDeInit+0x30>)
    PA0-WKUP1     ------> ADC_IN0
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8001eb0:	4808      	ldr	r0, [pc, #32]	; (8001ed4 <HAL_ADC_MspDeInit+0x34>)
    __HAL_RCC_ADC1_CLK_DISABLE();
 8001eb2:	6a13      	ldr	r3, [r2, #32]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8001eb4:	210f      	movs	r1, #15
    __HAL_RCC_ADC1_CLK_DISABLE();
 8001eb6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001eba:	6213      	str	r3, [r2, #32]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3);
 8001ebc:	f000 fffc 	bl	8002eb8 <HAL_GPIO_DeInit>

    /* ADC1 DMA DeInit */
    HAL_DMA_DeInit(hadc->DMA_Handle);
 8001ec0:	6c60      	ldr	r0, [r4, #68]	; 0x44
  /* USER CODE BEGIN ADC1_MspDeInit 1 */

  /* USER CODE END ADC1_MspDeInit 1 */
  }

}
 8001ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_DMA_DeInit(hadc->DMA_Handle);
 8001ec6:	f000 bdff 	b.w	8002ac8 <HAL_DMA_DeInit>
 8001eca:	bf00      	nop
 8001ecc:	40012400 	.word	0x40012400
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	40020000 	.word	0x40020000

08001ed8 <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed8:	2300      	movs	r3, #0
{
 8001eda:	b530      	push	{r4, r5, lr}
  if(hdac->Instance==DAC)
 8001edc:	4a14      	ldr	r2, [pc, #80]	; (8001f30 <HAL_DAC_MspInit+0x58>)
 8001ede:	6801      	ldr	r1, [r0, #0]
{
 8001ee0:	b089      	sub	sp, #36	; 0x24
  if(hdac->Instance==DAC)
 8001ee2:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ee4:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001ee8:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001eec:	9306      	str	r3, [sp, #24]
  if(hdac->Instance==DAC)
 8001eee:	d001      	beq.n	8001ef4 <HAL_DAC_MspInit+0x1c>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8001ef0:	b009      	add	sp, #36	; 0x24
 8001ef2:	bd30      	pop	{r4, r5, pc}
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001ef4:	2430      	movs	r4, #48	; 0x30
 8001ef6:	2503      	movs	r5, #3
    __HAL_RCC_DAC_CLK_ENABLE();
 8001ef8:	4b0e      	ldr	r3, [pc, #56]	; (8001f34 <HAL_DAC_MspInit+0x5c>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efa:	480f      	ldr	r0, [pc, #60]	; (8001f38 <HAL_DAC_MspInit+0x60>)
    __HAL_RCC_DAC_CLK_ENABLE();
 8001efc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001efe:	a902      	add	r1, sp, #8
    __HAL_RCC_DAC_CLK_ENABLE();
 8001f00:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8001f04:	625a      	str	r2, [r3, #36]	; 0x24
 8001f06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f08:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 8001f0c:	9200      	str	r2, [sp, #0]
 8001f0e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f10:	69da      	ldr	r2, [r3, #28]
 8001f12:	f042 0201 	orr.w	r2, r2, #1
 8001f16:	61da      	str	r2, [r3, #28]
 8001f18:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001f1a:	e9cd 4502 	strd	r4, r5, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	9b01      	ldr	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f26:	f000 fee5 	bl	8002cf4 <HAL_GPIO_Init>
}
 8001f2a:	b009      	add	sp, #36	; 0x24
 8001f2c:	bd30      	pop	{r4, r5, pc}
 8001f2e:	bf00      	nop
 8001f30:	40007400 	.word	0x40007400
 8001f34:	40023800 	.word	0x40023800
 8001f38:	40020000 	.word	0x40020000

08001f3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f3c:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3e:	2400      	movs	r4, #0
  if(huart->Instance==USART1)
 8001f40:	4b30      	ldr	r3, [pc, #192]	; (8002004 <HAL_UART_MspInit+0xc8>)
 8001f42:	6802      	ldr	r2, [r0, #0]
{
 8001f44:	b088      	sub	sp, #32
  if(huart->Instance==USART1)
 8001f46:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f48:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001f4c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8001f50:	9406      	str	r4, [sp, #24]
  if(huart->Instance==USART1)
 8001f52:	d001      	beq.n	8001f58 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f54:	b008      	add	sp, #32
 8001f56:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f58:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001f5c:	6a1a      	ldr	r2, [r3, #32]
 8001f5e:	4605      	mov	r5, r0
 8001f60:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001f64:	621a      	str	r2, [r3, #32]
 8001f66:	6a1a      	ldr	r2, [r3, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f68:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f6a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001f6e:	9200      	str	r2, [sp, #0]
 8001f70:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f72:	69da      	ldr	r2, [r3, #28]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001f74:	4e24      	ldr	r6, [pc, #144]	; (8002008 <HAL_UART_MspInit+0xcc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f76:	f042 0201 	orr.w	r2, r2, #1
 8001f7a:	61da      	str	r2, [r3, #28]
 8001f7c:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f7e:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f88:	2302      	movs	r3, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8a:	9801      	ldr	r0, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8c:	2003      	movs	r0, #3
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f92:	2307      	movs	r3, #7
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f94:	9005      	str	r0, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f96:	481d      	ldr	r0, [pc, #116]	; (800200c <HAL_UART_MspInit+0xd0>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f98:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f9a:	f000 feab 	bl	8002cf4 <HAL_GPIO_Init>
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f9e:	2210      	movs	r2, #16
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fa0:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001fa2:	491b      	ldr	r1, [pc, #108]	; (8002010 <HAL_UART_MspInit+0xd4>)
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001fa4:	4630      	mov	r0, r6
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001fa6:	e9c6 4404 	strd	r4, r4, [r6, #16]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001faa:	e9c6 4406 	strd	r4, r4, [r6, #24]
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001fae:	6031      	str	r1, [r6, #0]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fb0:	60b4      	str	r4, [r6, #8]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001fb2:	6072      	str	r2, [r6, #4]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001fb4:	60f3      	str	r3, [r6, #12]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001fb6:	f000 fd4f 	bl	8002a58 <HAL_DMA_Init>
 8001fba:	b9e8      	cbnz	r0, 8001ff8 <HAL_UART_MspInit+0xbc>
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fbc:	2300      	movs	r3, #0
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001fbe:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001fc0:	4c14      	ldr	r4, [pc, #80]	; (8002014 <HAL_UART_MspInit+0xd8>)
 8001fc2:	4915      	ldr	r1, [pc, #84]	; (8002018 <HAL_UART_MspInit+0xdc>)
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001fc4:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001fc6:	636e      	str	r6, [r5, #52]	; 0x34
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fc8:	e9c4 3301 	strd	r3, r3, [r4, #4]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001fcc:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001fd0:	e9c4 3305 	strd	r3, r3, [r4, #20]
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001fd4:	6275      	str	r5, [r6, #36]	; 0x24
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001fd6:	6021      	str	r1, [r4, #0]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001fd8:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001fda:	f000 fd3d 	bl	8002a58 <HAL_DMA_Init>
 8001fde:	b970      	cbnz	r0, 8001ffe <HAL_UART_MspInit+0xc2>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2025      	movs	r0, #37	; 0x25
 8001fe4:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001fe6:	63ac      	str	r4, [r5, #56]	; 0x38
 8001fe8:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fea:	f000 fc4b 	bl	8002884 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fee:	2025      	movs	r0, #37	; 0x25
 8001ff0:	f000 fc86 	bl	8002900 <HAL_NVIC_EnableIRQ>
}
 8001ff4:	b008      	add	sp, #32
 8001ff6:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 8001ff8:	f7ff fee0 	bl	8001dbc <Error_Handler>
 8001ffc:	e7de      	b.n	8001fbc <HAL_UART_MspInit+0x80>
      Error_Handler();
 8001ffe:	f7ff fedd 	bl	8001dbc <Error_Handler>
 8002002:	e7ed      	b.n	8001fe0 <HAL_UART_MspInit+0xa4>
 8002004:	40013800 	.word	0x40013800
 8002008:	20000334 	.word	0x20000334
 800200c:	40020000 	.word	0x40020000
 8002010:	40026044 	.word	0x40026044
 8002014:	200002f0 	.word	0x200002f0
 8002018:	40026058 	.word	0x40026058

0800201c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800201c:	e7fe      	b.n	800201c <NMI_Handler>
 800201e:	bf00      	nop

08002020 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002020:	e7fe      	b.n	8002020 <HardFault_Handler>
 8002022:	bf00      	nop

08002024 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002024:	e7fe      	b.n	8002024 <MemManage_Handler>
 8002026:	bf00      	nop

08002028 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002028:	e7fe      	b.n	8002028 <BusFault_Handler>
 800202a:	bf00      	nop

0800202c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800202c:	e7fe      	b.n	800202c <UsageFault_Handler>
 800202e:	bf00      	nop

08002030 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop

08002034 <DebugMon_Handler>:
 8002034:	4770      	bx	lr
 8002036:	bf00      	nop

08002038 <PendSV_Handler>:
 8002038:	4770      	bx	lr
 800203a:	bf00      	nop

0800203c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800203c:	f000 b8d6 	b.w	80021ec <HAL_IncTick>

08002040 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8002040:	4801      	ldr	r0, [pc, #4]	; (8002048 <DMA1_Channel1_IRQHandler+0x8>)
 8002042:	f000 be09 	b.w	8002c58 <HAL_DMA_IRQHandler>
 8002046:	bf00      	nop
 8002048:	200002ac 	.word	0x200002ac

0800204c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800204c:	4801      	ldr	r0, [pc, #4]	; (8002054 <DMA1_Channel4_IRQHandler+0x8>)
 800204e:	f000 be03 	b.w	8002c58 <HAL_DMA_IRQHandler>
 8002052:	bf00      	nop
 8002054:	20000334 	.word	0x20000334

08002058 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002058:	4801      	ldr	r0, [pc, #4]	; (8002060 <DMA1_Channel5_IRQHandler+0x8>)
 800205a:	f000 bdfd 	b.w	8002c58 <HAL_DMA_IRQHandler>
 800205e:	bf00      	nop
 8002060:	200002f0 	.word	0x200002f0

08002064 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002064:	4801      	ldr	r0, [pc, #4]	; (800206c <USART1_IRQHandler+0x8>)
 8002066:	f001 bd91 	b.w	8003b8c <HAL_UART_IRQHandler>
 800206a:	bf00      	nop
 800206c:	20000378 	.word	0x20000378

08002070 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002070:	2001      	movs	r0, #1
 8002072:	4770      	bx	lr

08002074 <_kill>:

int _kill(int pid, int sig)
{
 8002074:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002076:	f001 feb7 	bl	8003de8 <__errno>
 800207a:	2216      	movs	r2, #22
 800207c:	4603      	mov	r3, r0
	return -1;
}
 800207e:	f04f 30ff 	mov.w	r0, #4294967295
	errno = EINVAL;
 8002082:	601a      	str	r2, [r3, #0]
}
 8002084:	bd08      	pop	{r3, pc}
 8002086:	bf00      	nop

08002088 <_exit>:

void _exit (int status)
{
 8002088:	b508      	push	{r3, lr}
	errno = EINVAL;
 800208a:	f001 fead 	bl	8003de8 <__errno>
 800208e:	2316      	movs	r3, #22
 8002090:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8002092:	e7fe      	b.n	8002092 <_exit+0xa>

08002094 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002094:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002096:	1e16      	subs	r6, r2, #0
 8002098:	dd07      	ble.n	80020aa <_read+0x16>
 800209a:	460c      	mov	r4, r1
 800209c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800209e:	f3af 8000 	nop.w
 80020a2:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a6:	42a5      	cmp	r5, r4
 80020a8:	d1f9      	bne.n	800209e <_read+0xa>
	}

return len;
}
 80020aa:	4630      	mov	r0, r6
 80020ac:	bd70      	pop	{r4, r5, r6, pc}
 80020ae:	bf00      	nop

080020b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020b0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b2:	1e16      	subs	r6, r2, #0
 80020b4:	dd07      	ble.n	80020c6 <_write+0x16>
 80020b6:	460c      	mov	r4, r1
 80020b8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 80020ba:	f814 0b01 	ldrb.w	r0, [r4], #1
 80020be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020c2:	42ac      	cmp	r4, r5
 80020c4:	d1f9      	bne.n	80020ba <_write+0xa>
	}
	return len;
}
 80020c6:	4630      	mov	r0, r6
 80020c8:	bd70      	pop	{r4, r5, r6, pc}
 80020ca:	bf00      	nop

080020cc <_close>:

int _close(int file)
{
	return -1;
}
 80020cc:	f04f 30ff 	mov.w	r0, #4294967295
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop

080020d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80020d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	return 0;
}
 80020d8:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80020da:	604b      	str	r3, [r1, #4]
}
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop

080020e0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80020e0:	2001      	movs	r0, #1
 80020e2:	4770      	bx	lr

080020e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80020e4:	2000      	movs	r0, #0
 80020e6:	4770      	bx	lr

080020e8 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020e8:	490d      	ldr	r1, [pc, #52]	; (8002120 <_sbrk+0x38>)
{
 80020ea:	4603      	mov	r3, r0
 80020ec:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020ee:	4a0d      	ldr	r2, [pc, #52]	; (8002124 <_sbrk+0x3c>)
 80020f0:	4c0d      	ldr	r4, [pc, #52]	; (8002128 <_sbrk+0x40>)
  if (NULL == __sbrk_heap_end)
 80020f2:	6808      	ldr	r0, [r1, #0]
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f4:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 80020f6:	b120      	cbz	r0, 8002102 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020f8:	4403      	add	r3, r0
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d807      	bhi.n	800210e <_sbrk+0x26>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80020fe:	600b      	str	r3, [r1, #0]

  return (void *)prev_heap_end;
}
 8002100:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002102:	4c0a      	ldr	r4, [pc, #40]	; (800212c <_sbrk+0x44>)
 8002104:	4620      	mov	r0, r4
  if (__sbrk_heap_end + incr > max_heap)
 8002106:	4403      	add	r3, r0
 8002108:	4293      	cmp	r3, r2
    __sbrk_heap_end = &_end;
 800210a:	600c      	str	r4, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800210c:	d9f7      	bls.n	80020fe <_sbrk+0x16>
    errno = ENOMEM;
 800210e:	f001 fe6b 	bl	8003de8 <__errno>
 8002112:	220c      	movs	r2, #12
 8002114:	4603      	mov	r3, r0
    return (void *)-1;
 8002116:	f04f 30ff 	mov.w	r0, #4294967295
    errno = ENOMEM;
 800211a:	601a      	str	r2, [r3, #0]
}
 800211c:	bd10      	pop	{r4, pc}
 800211e:	bf00      	nop
 8002120:	20000454 	.word	0x20000454
 8002124:	20001000 	.word	0x20001000
 8002128:	00000400 	.word	0x00000400
 800212c:	20000470 	.word	0x20000470

08002130 <SystemInit>:
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop

08002134 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002134:	480c      	ldr	r0, [pc, #48]	; (8002168 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002136:	490d      	ldr	r1, [pc, #52]	; (800216c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002138:	4a0d      	ldr	r2, [pc, #52]	; (8002170 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800213a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800213c:	e002      	b.n	8002144 <LoopCopyDataInit>

0800213e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800213e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002140:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002142:	3304      	adds	r3, #4

08002144 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002144:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002146:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002148:	d3f9      	bcc.n	800213e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800214a:	4a0a      	ldr	r2, [pc, #40]	; (8002174 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800214c:	4c0a      	ldr	r4, [pc, #40]	; (8002178 <LoopFillZerobss+0x22>)
  movs r3, #0
 800214e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002150:	e001      	b.n	8002156 <LoopFillZerobss>

08002152 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002152:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002154:	3204      	adds	r2, #4

08002156 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002156:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002158:	d3fb      	bcc.n	8002152 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800215a:	f7ff ffe9 	bl	8002130 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800215e:	f001 fe49 	bl	8003df4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002162:	f7ff fa5d 	bl	8001620 <main>
  bx lr
 8002166:	4770      	bx	lr
  ldr r0, =_sdata
 8002168:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800216c:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 8002170:	08007084 	.word	0x08007084
  ldr r2, =_sbss
 8002174:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8002178:	2000046c 	.word	0x2000046c

0800217c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800217c:	e7fe      	b.n	800217c <ADC1_IRQHandler>
	...

08002180 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002180:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8002182:	4b0f      	ldr	r3, [pc, #60]	; (80021c0 <HAL_InitTick+0x40>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	b90b      	cbnz	r3, 800218c <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002188:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800218a:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800218c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002190:	fbb2 f3f3 	udiv	r3, r2, r3
 8002194:	490b      	ldr	r1, [pc, #44]	; (80021c4 <HAL_InitTick+0x44>)
 8002196:	4605      	mov	r5, r0
 8002198:	6808      	ldr	r0, [r1, #0]
 800219a:	fbb0 f0f3 	udiv	r0, r0, r3
 800219e:	f000 fbbd 	bl	800291c <HAL_SYSTICK_Config>
 80021a2:	4604      	mov	r4, r0
 80021a4:	2800      	cmp	r0, #0
 80021a6:	d1ef      	bne.n	8002188 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021a8:	2d0f      	cmp	r5, #15
 80021aa:	d8ed      	bhi.n	8002188 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021ac:	4602      	mov	r2, r0
 80021ae:	4629      	mov	r1, r5
 80021b0:	f04f 30ff 	mov.w	r0, #4294967295
 80021b4:	f000 fb66 	bl	8002884 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021b8:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <HAL_InitTick+0x48>)
 80021ba:	4620      	mov	r0, r4
 80021bc:	601d      	str	r5, [r3, #0]
}
 80021be:	bd38      	pop	{r3, r4, r5, pc}
 80021c0:	20000018 	.word	0x20000018
 80021c4:	20000014 	.word	0x20000014
 80021c8:	2000001c 	.word	0x2000001c

080021cc <HAL_Init>:
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021cc:	2003      	movs	r0, #3
{
 80021ce:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d0:	f000 fb46 	bl	8002860 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021d4:	200f      	movs	r0, #15
 80021d6:	f7ff ffd3 	bl	8002180 <HAL_InitTick>
 80021da:	b110      	cbz	r0, 80021e2 <HAL_Init+0x16>
    status = HAL_ERROR;
 80021dc:	2401      	movs	r4, #1
}
 80021de:	4620      	mov	r0, r4
 80021e0:	bd10      	pop	{r4, pc}
 80021e2:	4604      	mov	r4, r0
    HAL_MspInit();
 80021e4:	f7ff fdec 	bl	8001dc0 <HAL_MspInit>
}
 80021e8:	4620      	mov	r0, r4
 80021ea:	bd10      	pop	{r4, pc}

080021ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80021ec:	4a03      	ldr	r2, [pc, #12]	; (80021fc <HAL_IncTick+0x10>)
 80021ee:	4904      	ldr	r1, [pc, #16]	; (8002200 <HAL_IncTick+0x14>)
 80021f0:	6813      	ldr	r3, [r2, #0]
 80021f2:	6809      	ldr	r1, [r1, #0]
 80021f4:	440b      	add	r3, r1
 80021f6:	6013      	str	r3, [r2, #0]
}
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	20000458 	.word	0x20000458
 8002200:	20000018 	.word	0x20000018

08002204 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002204:	4b01      	ldr	r3, [pc, #4]	; (800220c <HAL_GetTick+0x8>)
 8002206:	6818      	ldr	r0, [r3, #0]
}
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	20000458 	.word	0x20000458

08002210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002210:	b538      	push	{r3, r4, r5, lr}
 8002212:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002214:	f7ff fff6 	bl	8002204 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002218:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800221a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 800221c:	d002      	beq.n	8002224 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800221e:	4b04      	ldr	r3, [pc, #16]	; (8002230 <HAL_Delay+0x20>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002224:	f7ff ffee 	bl	8002204 <HAL_GetTick>
 8002228:	1b40      	subs	r0, r0, r5
 800222a:	42a0      	cmp	r0, r4
 800222c:	d3fa      	bcc.n	8002224 <HAL_Delay+0x14>
  {
  }
}
 800222e:	bd38      	pop	{r3, r4, r5, pc}
 8002230:	20000018 	.word	0x20000018

08002234 <HAL_ADC_Init>:
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002234:	2800      	cmp	r0, #0
 8002236:	f000 80a9 	beq.w	800238c <HAL_ADC_Init+0x158>
{
 800223a:	b530      	push	{r4, r5, lr}
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800223c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800223e:	4604      	mov	r4, r0
{
 8002240:	b083      	sub	sp, #12
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002242:	2b00      	cmp	r3, #0
 8002244:	d078      	beq.n	8002338 <HAL_ADC_Init+0x104>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002246:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002248:	06d8      	lsls	r0, r3, #27
 800224a:	d453      	bmi.n	80022f4 <HAL_ADC_Init+0xc0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800224c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 800224e:	4a5c      	ldr	r2, [pc, #368]	; (80023c0 <HAL_ADC_Init+0x18c>)
    ADC_STATE_CLR_SET(hadc->State,
 8002250:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002254:	f023 0302 	bic.w	r3, r3, #2
 8002258:	f043 0302 	orr.w	r3, r3, #2
 800225c:	64e3      	str	r3, [r4, #76]	; 0x4c
    MODIFY_REG(ADC->CCR                 ,
 800225e:	6853      	ldr	r3, [r2, #4]
 8002260:	6861      	ldr	r1, [r4, #4]
 8002262:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002266:	430b      	orrs	r3, r1
 8002268:	6053      	str	r3, [r2, #4]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800226a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800226e:	fa91 f1a1 	rbit	r1, r1
 8002272:	2302      	movs	r3, #2
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
                hadc->Init.EOCSelection                                        |
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002274:	fab1 f181 	clz	r1, r1
                hadc->Init.ChannelsBank                                        |
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8002278:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 800227c:	fa93 f3a3 	rbit	r3, r3
 8002280:	fab3 f383 	clz	r3, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8002284:	6965      	ldr	r5, [r4, #20]
 8002286:	68e2      	ldr	r2, [r4, #12]
 8002288:	f894 c03c 	ldrb.w	ip, [r4, #60]	; 0x3c
 800228c:	432a      	orrs	r2, r5
 800228e:	6a25      	ldr	r5, [r4, #32]
 8002290:	fa0c f101 	lsl.w	r1, ip, r1
 8002294:	432a      	orrs	r2, r5
 8002296:	430a      	orrs	r2, r1
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002298:	6b61      	ldr	r1, [r4, #52]	; 0x34
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800229a:	fa00 f303 	lsl.w	r3, r0, r3
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800229e:	2910      	cmp	r1, #16
                hadc->Init.ChannelsBank                                        |
 80022a0:	ea43 0302 	orr.w	r3, r3, r2
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80022a4:	d002      	beq.n	80022ac <HAL_ADC_Init+0x78>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 80022a6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80022a8:	4311      	orrs	r1, r2
 80022aa:	430b      	orrs	r3, r1
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 80022ac:	6822      	ldr	r2, [r4, #0]
 80022ae:	6811      	ldr	r1, [r2, #0]
 80022b0:	0649      	lsls	r1, r1, #25
 80022b2:	d551      	bpl.n	8002358 <HAL_ADC_Init+0x124>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
                  hadc->Init.LowPowerAutoPowerOff           |
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 80022b4:	6925      	ldr	r5, [r4, #16]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 80022b6:	6890      	ldr	r0, [r2, #8]
 80022b8:	4942      	ldr	r1, [pc, #264]	; (80023c4 <HAL_ADC_Init+0x190>)
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022ba:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
    MODIFY_REG(hadc->Instance->CR2    ,
 80022be:	ea01 0100 	and.w	r1, r1, r0
 80022c2:	ea41 0103 	orr.w	r1, r1, r3
 80022c6:	6091      	str	r1, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80022c8:	d017      	beq.n	80022fa <HAL_ADC_Init+0xc6>
 80022ca:	2d01      	cmp	r5, #1
 80022cc:	d015      	beq.n	80022fa <HAL_ADC_Init+0xc6>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80022ce:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80022d0:	f021 71f8 	bic.w	r1, r1, #32505856	; 0x1f00000
 80022d4:	6311      	str	r1, [r2, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 80022d6:	6891      	ldr	r1, [r2, #8]
 80022d8:	4a3b      	ldr	r2, [pc, #236]	; (80023c8 <HAL_ADC_Init+0x194>)
 80022da:	400a      	ands	r2, r1
 80022dc:	429a      	cmp	r2, r3
 80022de:	d11f      	bne.n	8002320 <HAL_ADC_Init+0xec>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80022e0:	2000      	movs	r0, #0
 80022e2:	6520      	str	r0, [r4, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80022e4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80022e6:	f023 0303 	bic.w	r3, r3, #3
 80022ea:	f043 0301 	orr.w	r3, r3, #1
 80022ee:	64e3      	str	r3, [r4, #76]	; 0x4c
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 80022f0:	b003      	add	sp, #12
 80022f2:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 80022f4:	2001      	movs	r0, #1
}
 80022f6:	b003      	add	sp, #12
 80022f8:	bd30      	pop	{r4, r5, pc}
 80022fa:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80022fe:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8002300:	fa91 f1a1 	rbit	r1, r1
 8002304:	fab1 f081 	clz	r0, r1
 8002308:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800230a:	f025 75f8 	bic.w	r5, r5, #32505856	; 0x1f00000
 800230e:	3901      	subs	r1, #1
 8002310:	4081      	lsls	r1, r0
 8002312:	4329      	orrs	r1, r5
 8002314:	6311      	str	r1, [r2, #48]	; 0x30
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002316:	6891      	ldr	r1, [r2, #8]
 8002318:	4a2b      	ldr	r2, [pc, #172]	; (80023c8 <HAL_ADC_Init+0x194>)
 800231a:	400a      	ands	r2, r1
 800231c:	429a      	cmp	r2, r3
 800231e:	d0df      	beq.n	80022e0 <HAL_ADC_Init+0xac>
      tmp_hal_status = HAL_ERROR;
 8002320:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8002322:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002324:	f023 0312 	bic.w	r3, r3, #18
 8002328:	f043 0310 	orr.w	r3, r3, #16
 800232c:	64e3      	str	r3, [r4, #76]	; 0x4c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800232e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002330:	4303      	orrs	r3, r0
 8002332:	6523      	str	r3, [r4, #80]	; 0x50
}
 8002334:	b003      	add	sp, #12
 8002336:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002338:	4a24      	ldr	r2, [pc, #144]	; (80023cc <HAL_ADC_Init+0x198>)
    ADC_CLEAR_ERRORCODE(hadc);
 800233a:	6503      	str	r3, [r0, #80]	; 0x50
    hadc->Lock = HAL_UNLOCKED;
 800233c:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002340:	6a13      	ldr	r3, [r2, #32]
 8002342:	f043 0301 	orr.w	r3, r3, #1
 8002346:	6213      	str	r3, [r2, #32]
 8002348:	6a13      	ldr	r3, [r2, #32]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	9301      	str	r3, [sp, #4]
 8002350:	9b01      	ldr	r3, [sp, #4]
    HAL_ADC_MspInit(hadc);
 8002352:	f7ff fd57 	bl	8001e04 <HAL_ADC_MspInit>
 8002356:	e776      	b.n	8002246 <HAL_ADC_Init+0x12>
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8002358:	69a1      	ldr	r1, [r4, #24]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800235a:	68a5      	ldr	r5, [r4, #8]
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 800235c:	430b      	orrs	r3, r1
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800235e:	69e1      	ldr	r1, [r4, #28]
 8002360:	ea45 0c01 	orr.w	ip, r5, r1
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002364:	6925      	ldr	r5, [r4, #16]
 8002366:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800236a:	d00c      	beq.n	8002386 <HAL_ADC_Init+0x152>
 800236c:	2d01      	cmp	r5, #1
 800236e:	d00a      	beq.n	8002386 <HAL_ADC_Init+0x152>
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002370:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8002374:	2901      	cmp	r1, #1
 8002376:	d00b      	beq.n	8002390 <HAL_ADC_Init+0x15c>
        MODIFY_REG(hadc->Instance->CR1,
 8002378:	6850      	ldr	r0, [r2, #4]
 800237a:	4915      	ldr	r1, [pc, #84]	; (80023d0 <HAL_ADC_Init+0x19c>)
 800237c:	4001      	ands	r1, r0
 800237e:	ea41 010c 	orr.w	r1, r1, ip
 8002382:	6051      	str	r1, [r2, #4]
 8002384:	e797      	b.n	80022b6 <HAL_ADC_Init+0x82>
                  hadc->Init.LowPowerAutoPowerOff           |
 8002386:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
 800238a:	e7f1      	b.n	8002370 <HAL_ADC_Init+0x13c>
    return HAL_ERROR;
 800238c:	2001      	movs	r0, #1
}
 800238e:	4770      	bx	lr
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8002390:	b968      	cbnz	r0, 80023ae <HAL_ADC_Init+0x17a>
 8002392:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8002396:	fa91 f1a1 	rbit	r1, r1
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800239a:	fab1 f081 	clz	r0, r1
 800239e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80023a0:	3901      	subs	r1, #1
 80023a2:	4081      	lsls	r1, r0
 80023a4:	ea41 010c 	orr.w	r1, r1, ip
 80023a8:	f441 6c00 	orr.w	ip, r1, #2048	; 0x800
 80023ac:	e7e4      	b.n	8002378 <HAL_ADC_Init+0x144>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023ae:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80023b0:	f041 0120 	orr.w	r1, r1, #32
 80023b4:	64e1      	str	r1, [r4, #76]	; 0x4c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023b6:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80023b8:	f041 0101 	orr.w	r1, r1, #1
 80023bc:	6521      	str	r1, [r4, #80]	; 0x50
 80023be:	e7db      	b.n	8002378 <HAL_ADC_Init+0x144>
 80023c0:	40012700 	.word	0x40012700
 80023c4:	c0fff18d 	.word	0xc0fff18d
 80023c8:	bf80fffe 	.word	0xbf80fffe
 80023cc:	40023800 	.word	0x40023800
 80023d0:	fcfc16ff 	.word	0xfcfc16ff

080023d4 <HAL_ADC_DeInit>:
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80023d4:	2800      	cmp	r0, #0
 80023d6:	d075      	beq.n	80024c4 <HAL_ADC_DeInit+0xf0>
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80023d8:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
{
 80023da:	b538      	push	{r3, r4, r5, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80023dc:	f042 0202 	orr.w	r2, r2, #2
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023e0:	6803      	ldr	r3, [r0, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80023e2:	64c2      	str	r2, [r0, #76]	; 0x4c
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	4604      	mov	r4, r0
 80023e8:	0655      	lsls	r5, r2, #25
 80023ea:	d453      	bmi.n	8002494 <HAL_ADC_DeInit+0xc0>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD | ADC_FLAG_JEOC | ADC_FLAG_EOC |
 80023ec:	f06f 001f 	mvn.w	r0, #31
 80023f0:	6018      	str	r0, [r3, #0]
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_OVRIE   | ADC_CR1_RES     | ADC_CR1_AWDEN  |
 80023f2:	6858      	ldr	r0, [r3, #4]
 80023f4:	4939      	ldr	r1, [pc, #228]	; (80024dc <HAL_ADC_DeInit+0x108>)
    ADC_CR2_CLEAR(hadc);
 80023f6:	4a3a      	ldr	r2, [pc, #232]	; (80024e0 <HAL_ADC_DeInit+0x10c>)
    CLEAR_BIT(hadc->Instance->CR1, (ADC_CR1_OVRIE   | ADC_CR1_RES     | ADC_CR1_AWDEN  |
 80023f8:	4001      	ands	r1, r0
 80023fa:	6059      	str	r1, [r3, #4]
    ADC_CR2_CLEAR(hadc);
 80023fc:	6899      	ldr	r1, [r3, #8]
 80023fe:	400a      	ands	r2, r1
 8002400:	609a      	str	r2, [r3, #8]
    ADC_SMPR0_CLEAR(hadc);
 8002402:	bf00      	nop
    ADC_SMPR1_CLEAR(hadc);
 8002404:	6823      	ldr	r3, [r4, #0]
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 8002406:	4a37      	ldr	r2, [pc, #220]	; (80024e4 <HAL_ADC_DeInit+0x110>)
    ADC_SMPR1_CLEAR(hadc);
 8002408:	68d9      	ldr	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->SQR1, (ADC_SQR1_L | __ADC_SQR1_SQXX));
 800240a:	4837      	ldr	r0, [pc, #220]	; (80024e8 <HAL_ADC_DeInit+0x114>)
    ADC_SMPR1_CLEAR(hadc);
 800240c:	0d49      	lsrs	r1, r1, #21
 800240e:	0549      	lsls	r1, r1, #21
 8002410:	60d9      	str	r1, [r3, #12]
    CLEAR_BIT(hadc->Instance->SMPR2, (ADC_SMPR2_SMP19 | ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | 
 8002412:	6919      	ldr	r1, [r3, #16]
 8002414:	f001 4140 	and.w	r1, r1, #3221225472	; 0xc0000000
 8002418:	6119      	str	r1, [r3, #16]
    CLEAR_BIT(hadc->Instance->SMPR3, (ADC_SMPR3_SMP9 | ADC_SMPR3_SMP8 | ADC_SMPR3_SMP7 | 
 800241a:	6959      	ldr	r1, [r3, #20]
 800241c:	f001 4140 	and.w	r1, r1, #3221225472	; 0xc0000000
 8002420:	6159      	str	r1, [r3, #20]
    CLEAR_BIT(hadc->Instance->JOFR1, ADC_JOFR1_JOFFSET1);
 8002422:	6999      	ldr	r1, [r3, #24]
 8002424:	4011      	ands	r1, r2
 8002426:	6199      	str	r1, [r3, #24]
    CLEAR_BIT(hadc->Instance->JOFR2, ADC_JOFR2_JOFFSET2);
 8002428:	69d9      	ldr	r1, [r3, #28]
 800242a:	4011      	ands	r1, r2
 800242c:	61d9      	str	r1, [r3, #28]
    CLEAR_BIT(hadc->Instance->JOFR3, ADC_JOFR3_JOFFSET3);
 800242e:	6a19      	ldr	r1, [r3, #32]
 8002430:	4011      	ands	r1, r2
 8002432:	6219      	str	r1, [r3, #32]
    CLEAR_BIT(hadc->Instance->JOFR4, ADC_JOFR4_JOFFSET4);
 8002434:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002436:	4011      	ands	r1, r2
 8002438:	6259      	str	r1, [r3, #36]	; 0x24
    CLEAR_BIT(hadc->Instance->HTR, ADC_HTR_HT);
 800243a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800243c:	4011      	ands	r1, r2
 800243e:	6299      	str	r1, [r3, #40]	; 0x28
    CLEAR_BIT(hadc->Instance->LTR, ADC_LTR_LT);
 8002440:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002442:	400a      	ands	r2, r1
 8002444:	62da      	str	r2, [r3, #44]	; 0x2c
    CLEAR_BIT(hadc->Instance->SQR1, (ADC_SQR1_L | __ADC_SQR1_SQXX));
 8002446:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    CLEAR_BIT(ADC->CCR, ADC_CCR_TSVREFE);   
 8002448:	4928      	ldr	r1, [pc, #160]	; (80024ec <HAL_ADC_DeInit+0x118>)
    CLEAR_BIT(hadc->Instance->SQR1, (ADC_SQR1_L | __ADC_SQR1_SQXX));
 800244a:	4010      	ands	r0, r2
 800244c:	6318      	str	r0, [r3, #48]	; 0x30
    CLEAR_BIT(hadc->Instance->SQR2, (ADC_SQR2_SQ24 | ADC_SQR2_SQ23 | ADC_SQR2_SQ22 | 
 800244e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_ADC_MspDeInit(hadc);
 8002450:	4620      	mov	r0, r4
    CLEAR_BIT(hadc->Instance->SQR2, (ADC_SQR2_SQ24 | ADC_SQR2_SQ23 | ADC_SQR2_SQ22 | 
 8002452:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 8002456:	635a      	str	r2, [r3, #52]	; 0x34
    CLEAR_BIT(hadc->Instance->SQR3, (ADC_SQR3_SQ18 | ADC_SQR3_SQ17 | ADC_SQR3_SQ16 | 
 8002458:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800245a:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 800245e:	639a      	str	r2, [r3, #56]	; 0x38
    CLEAR_BIT(hadc->Instance->SQR4, (ADC_SQR4_SQ12 | ADC_SQR4_SQ11 | ADC_SQR4_SQ10 | 
 8002460:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002462:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 8002466:	63da      	str	r2, [r3, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->SQR5, (ADC_SQR5_SQ6 | ADC_SQR5_SQ5 | ADC_SQR5_SQ4 | 
 8002468:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800246a:	f002 4240 	and.w	r2, r2, #3221225472	; 0xc0000000
 800246e:	641a      	str	r2, [r3, #64]	; 0x40
    CLEAR_BIT(hadc->Instance->JSQR, (ADC_JSQR_JL |
 8002470:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002472:	0d92      	lsrs	r2, r2, #22
 8002474:	0592      	lsls	r2, r2, #22
 8002476:	645a      	str	r2, [r3, #68]	; 0x44
    CLEAR_BIT(ADC->CCR, ADC_CCR_TSVREFE);   
 8002478:	684b      	ldr	r3, [r1, #4]
 800247a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800247e:	604b      	str	r3, [r1, #4]
    HAL_ADC_MspDeInit(hadc);
 8002480:	f7ff fd0e 	bl	8001ea0 <HAL_ADC_MspDeInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002484:	2300      	movs	r3, #0
    hadc->State = HAL_ADC_STATE_RESET;
 8002486:	4618      	mov	r0, r3
    ADC_CLEAR_ERRORCODE(hadc);
 8002488:	6523      	str	r3, [r4, #80]	; 0x50
    hadc->State = HAL_ADC_STATE_RESET;
 800248a:	64e3      	str	r3, [r4, #76]	; 0x4c
  __HAL_UNLOCK(hadc);
 800248c:	2300      	movs	r3, #0
 800248e:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
}
 8002492:	bd38      	pop	{r3, r4, r5, pc}
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002494:	689a      	ldr	r2, [r3, #8]
 8002496:	f022 0201 	bic.w	r2, r2, #1
 800249a:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800249c:	f7ff feb2 	bl	8002204 <HAL_GetTick>
    
    /* Wait for ADC effectively disabled */    
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024a0:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80024a2:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	0650      	lsls	r0, r2, #25
 80024a8:	d5a0      	bpl.n	80023ec <HAL_ADC_DeInit+0x18>
    {
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 80024aa:	f7ff feab 	bl	8002204 <HAL_GetTick>
 80024ae:	1b40      	subs	r0, r0, r5
 80024b0:	2802      	cmp	r0, #2
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80024b2:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart ) > ADC_DISABLE_TIMEOUT)
 80024b4:	d902      	bls.n	80024bc <HAL_ADC_DeInit+0xe8>
        if(ADC_IS_ENABLE(hadc) != RESET)
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	0651      	lsls	r1, r2, #25
 80024ba:	d405      	bmi.n	80024c8 <HAL_ADC_DeInit+0xf4>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80024bc:	681a      	ldr	r2, [r3, #0]
 80024be:	0652      	lsls	r2, r2, #25
 80024c0:	d4f3      	bmi.n	80024aa <HAL_ADC_DeInit+0xd6>
 80024c2:	e793      	b.n	80023ec <HAL_ADC_DeInit+0x18>
    return HAL_ERROR;
 80024c4:	2001      	movs	r0, #1
}
 80024c6:	4770      	bx	lr
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024c8:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80024cc:	f043 0310 	orr.w	r3, r3, #16
 80024d0:	64e3      	str	r3, [r4, #76]	; 0x4c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80024d4:	4303      	orrs	r3, r0
 80024d6:	6523      	str	r3, [r4, #80]	; 0x50
  if (tmp_hal_status == HAL_OK)
 80024d8:	e7d8      	b.n	800248c <HAL_ADC_DeInit+0xb8>
 80024da:	bf00      	nop
 80024dc:	f83c0000 	.word	0xf83c0000
 80024e0:	8080f08c 	.word	0x8080f08c
 80024e4:	fffff000 	.word	0xfffff000
 80024e8:	fe0f8000 	.word	0xfe0f8000
 80024ec:	40012700 	.word	0x40012700

080024f0 <ADC_DMAConvCplt>:
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024f2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80024f4:	f012 0f50 	tst.w	r2, #80	; 0x50
 80024f8:	d126      	bne.n	8002548 <ADC_DMAConvCplt+0x58>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32L1, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80024fc:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
{
 8002502:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002504:	64da      	str	r2, [r3, #76]	; 0x4c
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002506:	688a      	ldr	r2, [r1, #8]
 8002508:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800250c:	d118      	bne.n	8002540 <ADC_DMAConvCplt+0x50>
 800250e:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8002512:	b9aa      	cbnz	r2, 8002540 <ADC_DMAConvCplt+0x50>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002514:	6b0a      	ldr	r2, [r1, #48]	; 0x30
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002516:	f012 7ff8 	tst.w	r2, #32505856	; 0x1f00000
 800251a:	d002      	beq.n	8002522 <ADC_DMAConvCplt+0x32>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800251c:	688a      	ldr	r2, [r1, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800251e:	0550      	lsls	r0, r2, #21
 8002520:	d40e      	bmi.n	8002540 <ADC_DMAConvCplt+0x50>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002522:	684a      	ldr	r2, [r1, #4]
 8002524:	f022 0220 	bic.w	r2, r2, #32
 8002528:	604a      	str	r2, [r1, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800252a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800252c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002530:	64da      	str	r2, [r3, #76]	; 0x4c
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002532:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002534:	04d2      	lsls	r2, r2, #19
 8002536:	d403      	bmi.n	8002540 <ADC_DMAConvCplt+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002538:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800253a:	f042 0201 	orr.w	r2, r2, #1
 800253e:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff faa5 	bl	8001a90 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002546:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800254a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254c:	4718      	bx	r3
 800254e:	bf00      	nop

08002550 <HAL_ADC_ConvHalfCpltCallback>:
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop

08002554 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002554:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002556:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8002558:	f7ff fffa 	bl	8002550 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800255c:	bd08      	pop	{r3, pc}
 800255e:	bf00      	nop

08002560 <HAL_ADC_ErrorCallback>:
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop

08002564 <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002564:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8002566:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002568:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800256a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800256e:	64c3      	str	r3, [r0, #76]	; 0x4c
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002570:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002572:	f043 0304 	orr.w	r3, r3, #4
 8002576:	6503      	str	r3, [r0, #80]	; 0x50
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002578:	f7ff fff2 	bl	8002560 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800257c:	bd08      	pop	{r3, pc}
 800257e:	bf00      	nop

08002580 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0;
 8002580:	2300      	movs	r3, #0
{
 8002582:	b530      	push	{r4, r5, lr}
 8002584:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8002586:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8002588:	f890 3048 	ldrb.w	r3, [r0, #72]	; 0x48
 800258c:	2b01      	cmp	r3, #1
 800258e:	f000 80aa 	beq.w	80026e6 <HAL_ADC_ConfigChannel+0x166>
 8002592:	2301      	movs	r3, #1
 8002594:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
  if (sConfig->Rank < 7)
 8002598:	684b      	ldr	r3, [r1, #4]
 800259a:	4602      	mov	r2, r0
 800259c:	2b06      	cmp	r3, #6
    MODIFY_REG(hadc->Instance->SQR5,
 800259e:	6800      	ldr	r0, [r0, #0]
  if (sConfig->Rank < 7)
 80025a0:	d924      	bls.n	80025ec <HAL_ADC_ConfigChannel+0x6c>
  else if (sConfig->Rank < 13)
 80025a2:	2b0c      	cmp	r3, #12
 80025a4:	d866      	bhi.n	8002674 <HAL_ADC_ConfigChannel+0xf4>
    MODIFY_REG(hadc->Instance->SQR4,
 80025a6:	f04f 0c1f 	mov.w	ip, #31
 80025aa:	680c      	ldr	r4, [r1, #0]
 80025ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80025b0:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80025b2:	3b23      	subs	r3, #35	; 0x23
 80025b4:	fa04 fe03 	lsl.w	lr, r4, r3
 80025b8:	fa0c f303 	lsl.w	r3, ip, r3
 80025bc:	ea25 0303 	bic.w	r3, r5, r3
 80025c0:	ea43 030e 	orr.w	r3, r3, lr
 80025c4:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel < ADC_CHANNEL_10)
 80025c6:	2c09      	cmp	r4, #9
 80025c8:	d822      	bhi.n	8002610 <HAL_ADC_ConfigChannel+0x90>
    MODIFY_REG(hadc->Instance->SMPR3,
 80025ca:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80025ce:	2407      	movs	r4, #7
 80025d0:	6943      	ldr	r3, [r0, #20]
 80025d2:	6889      	ldr	r1, [r1, #8]
 80025d4:	40ac      	lsls	r4, r5
 80025d6:	40a9      	lsls	r1, r5
 80025d8:	ea23 0404 	bic.w	r4, r3, r4
 80025dc:	430c      	orrs	r4, r1
 80025de:	6144      	str	r4, [r0, #20]
  __HAL_UNLOCK(hadc);
 80025e0:	2300      	movs	r3, #0
  return tmp_hal_status;
 80025e2:	4618      	mov	r0, r3
  __HAL_UNLOCK(hadc);
 80025e4:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
}
 80025e8:	b003      	add	sp, #12
 80025ea:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(hadc->Instance->SQR5,
 80025ec:	f04f 0c1f 	mov.w	ip, #31
 80025f0:	680c      	ldr	r4, [r1, #0]
 80025f2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80025f6:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80025f8:	3b05      	subs	r3, #5
 80025fa:	fa04 fe03 	lsl.w	lr, r4, r3
 80025fe:	fa0c f303 	lsl.w	r3, ip, r3
 8002602:	ea25 0303 	bic.w	r3, r5, r3
 8002606:	ea43 030e 	orr.w	r3, r3, lr
  if (sConfig->Channel < ADC_CHANNEL_10)
 800260a:	2c09      	cmp	r4, #9
    MODIFY_REG(hadc->Instance->SQR5,
 800260c:	6403      	str	r3, [r0, #64]	; 0x40
  if (sConfig->Channel < ADC_CHANNEL_10)
 800260e:	d9dc      	bls.n	80025ca <HAL_ADC_ConfigChannel+0x4a>
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002610:	2c13      	cmp	r4, #19
 8002612:	d844      	bhi.n	800269e <HAL_ADC_ConfigChannel+0x11e>
    MODIFY_REG(hadc->Instance->SMPR2,
 8002614:	f04f 0c07 	mov.w	ip, #7
 8002618:	688d      	ldr	r5, [r1, #8]
 800261a:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 800261e:	6903      	ldr	r3, [r0, #16]
 8002620:	391e      	subs	r1, #30
 8002622:	408d      	lsls	r5, r1
 8002624:	fa0c f101 	lsl.w	r1, ip, r1
 8002628:	ea23 0301 	bic.w	r3, r3, r1
 800262c:	432b      	orrs	r3, r5
 800262e:	6103      	str	r3, [r0, #16]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002630:	f1a4 0310 	sub.w	r3, r4, #16
 8002634:	2b01      	cmp	r3, #1
 8002636:	d8d3      	bhi.n	80025e0 <HAL_ADC_ConfigChannel+0x60>
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002638:	4b34      	ldr	r3, [pc, #208]	; (800270c <HAL_ADC_ConfigChannel+0x18c>)
 800263a:	6859      	ldr	r1, [r3, #4]
 800263c:	0209      	lsls	r1, r1, #8
 800263e:	d4cf      	bmi.n	80025e0 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002640:	6859      	ldr	r1, [r3, #4]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002642:	2c10      	cmp	r4, #16
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8002644:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002648:	6059      	str	r1, [r3, #4]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800264a:	d1c9      	bne.n	80025e0 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800264c:	4b30      	ldr	r3, [pc, #192]	; (8002710 <HAL_ADC_ConfigChannel+0x190>)
 800264e:	4931      	ldr	r1, [pc, #196]	; (8002714 <HAL_ADC_ConfigChannel+0x194>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	fba1 1303 	umull	r1, r3, r1, r3
 8002656:	0c9b      	lsrs	r3, r3, #18
 8002658:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 8002660:	9b01      	ldr	r3, [sp, #4]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d0bc      	beq.n	80025e0 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8002666:	9b01      	ldr	r3, [sp, #4]
 8002668:	3b01      	subs	r3, #1
 800266a:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0)
 800266c:	9b01      	ldr	r3, [sp, #4]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d1f9      	bne.n	8002666 <HAL_ADC_ConfigChannel+0xe6>
 8002672:	e7b5      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x60>
  else if (sConfig->Rank < 19)
 8002674:	2b12      	cmp	r3, #18
 8002676:	d925      	bls.n	80026c4 <HAL_ADC_ConfigChannel+0x144>
  else if (sConfig->Rank < 25)
 8002678:	2b18      	cmp	r3, #24
    MODIFY_REG(hadc->Instance->SQR2,
 800267a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  else if (sConfig->Rank < 25)
 800267e:	d835      	bhi.n	80026ec <HAL_ADC_ConfigChannel+0x16c>
    MODIFY_REG(hadc->Instance->SQR2,
 8002680:	f04f 0c1f 	mov.w	ip, #31
 8002684:	680c      	ldr	r4, [r1, #0]
 8002686:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8002688:	3b5f      	subs	r3, #95	; 0x5f
 800268a:	fa04 fe03 	lsl.w	lr, r4, r3
 800268e:	fa0c f303 	lsl.w	r3, ip, r3
 8002692:	ea25 0303 	bic.w	r3, r5, r3
 8002696:	ea43 030e 	orr.w	r3, r3, lr
 800269a:	6343      	str	r3, [r0, #52]	; 0x34
 800269c:	e793      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x46>
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 800269e:	2c1a      	cmp	r4, #26
 80026a0:	d80d      	bhi.n	80026be <HAL_ADC_ConfigChannel+0x13e>
    MODIFY_REG(hadc->Instance->SMPR1,
 80026a2:	2507      	movs	r5, #7
 80026a4:	6889      	ldr	r1, [r1, #8]
 80026a6:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80026aa:	68c3      	ldr	r3, [r0, #12]
 80026ac:	3c3c      	subs	r4, #60	; 0x3c
 80026ae:	40a1      	lsls	r1, r4
 80026b0:	fa05 f404 	lsl.w	r4, r5, r4
 80026b4:	ea23 0304 	bic.w	r3, r3, r4
 80026b8:	430b      	orrs	r3, r1
 80026ba:	60c3      	str	r3, [r0, #12]
 80026bc:	e790      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x60>
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80026be:	bf00      	nop
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80026c0:	680c      	ldr	r4, [r1, #0]
 80026c2:	e7b5      	b.n	8002630 <HAL_ADC_ConfigChannel+0xb0>
    MODIFY_REG(hadc->Instance->SQR3,
 80026c4:	f04f 0c1f 	mov.w	ip, #31
 80026c8:	680c      	ldr	r4, [r1, #0]
 80026ca:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80026ce:	6b85      	ldr	r5, [r0, #56]	; 0x38
 80026d0:	3b41      	subs	r3, #65	; 0x41
 80026d2:	fa04 fe03 	lsl.w	lr, r4, r3
 80026d6:	fa0c f303 	lsl.w	r3, ip, r3
 80026da:	ea25 0303 	bic.w	r3, r5, r3
 80026de:	ea43 030e 	orr.w	r3, r3, lr
 80026e2:	6383      	str	r3, [r0, #56]	; 0x38
 80026e4:	e76f      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x46>
  __HAL_LOCK(hadc);
 80026e6:	2002      	movs	r0, #2
}
 80026e8:	b003      	add	sp, #12
 80026ea:	bd30      	pop	{r4, r5, pc}
    MODIFY_REG(hadc->Instance->SQR1,
 80026ec:	f04f 0c1f 	mov.w	ip, #31
 80026f0:	680c      	ldr	r4, [r1, #0]
 80026f2:	6b05      	ldr	r5, [r0, #48]	; 0x30
 80026f4:	3b7d      	subs	r3, #125	; 0x7d
 80026f6:	fa04 fe03 	lsl.w	lr, r4, r3
 80026fa:	fa0c f303 	lsl.w	r3, ip, r3
 80026fe:	ea25 0303 	bic.w	r3, r5, r3
 8002702:	ea43 030e 	orr.w	r3, r3, lr
 8002706:	6303      	str	r3, [r0, #48]	; 0x30
 8002708:	e75d      	b.n	80025c6 <HAL_ADC_ConfigChannel+0x46>
 800270a:	bf00      	nop
 800270c:	40012700 	.word	0x40012700
 8002710:	20000014 	.word	0x20000014
 8002714:	431bde83 	.word	0x431bde83

08002718 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0;
 8002718:	2300      	movs	r3, #0
{
 800271a:	b530      	push	{r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800271c:	6802      	ldr	r2, [r0, #0]
{
 800271e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8002720:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002722:	6813      	ldr	r3, [r2, #0]
 8002724:	0659      	lsls	r1, r3, #25
 8002726:	d429      	bmi.n	800277c <ADC_Enable+0x64>
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002728:	4b1c      	ldr	r3, [pc, #112]	; (800279c <ADC_Enable+0x84>)
 800272a:	4604      	mov	r4, r0
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	481c      	ldr	r0, [pc, #112]	; (80027a0 <ADC_Enable+0x88>)
    __HAL_ADC_ENABLE(hadc);
 8002730:	6891      	ldr	r1, [r2, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002732:	fba0 0303 	umull	r0, r3, r0, r3
 8002736:	0c9b      	lsrs	r3, r3, #18
 8002738:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    __HAL_ADC_ENABLE(hadc);
 800273c:	f041 0101 	orr.w	r1, r1, #1
 8002740:	6091      	str	r1, [r2, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002742:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8002744:	9b01      	ldr	r3, [sp, #4]
 8002746:	b12b      	cbz	r3, 8002754 <ADC_Enable+0x3c>
      wait_loop_index--;
 8002748:	9b01      	ldr	r3, [sp, #4]
 800274a:	3b01      	subs	r3, #1
 800274c:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 800274e:	9b01      	ldr	r3, [sp, #4]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d1f9      	bne.n	8002748 <ADC_Enable+0x30>
    tickstart = HAL_GetTick();    
 8002754:	f7ff fd56 	bl	8002204 <HAL_GetTick>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002758:	6823      	ldr	r3, [r4, #0]
    tickstart = HAL_GetTick();    
 800275a:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	065a      	lsls	r2, r3, #25
 8002760:	d40c      	bmi.n	800277c <ADC_Enable+0x64>
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 8002762:	f7ff fd4f 	bl	8002204 <HAL_GetTick>
 8002766:	1b43      	subs	r3, r0, r5
 8002768:	2b02      	cmp	r3, #2
        if(ADC_IS_ENABLE(hadc) == RESET)
 800276a:	6823      	ldr	r3, [r4, #0]
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 800276c:	d903      	bls.n	8002776 <ADC_Enable+0x5e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8002774:	d005      	beq.n	8002782 <ADC_Enable+0x6a>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	065b      	lsls	r3, r3, #25
 800277a:	d5f2      	bpl.n	8002762 <ADC_Enable+0x4a>
  return HAL_OK;
 800277c:	2000      	movs	r0, #0
}
 800277e:	b003      	add	sp, #12
 8002780:	bd30      	pop	{r4, r5, pc}
          return HAL_ERROR;
 8002782:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002784:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
          __HAL_UNLOCK(hadc);
 8002786:	f884 2048 	strb.w	r2, [r4, #72]	; 0x48
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800278a:	f043 0310 	orr.w	r3, r3, #16
 800278e:	64e3      	str	r3, [r4, #76]	; 0x4c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002790:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002792:	4303      	orrs	r3, r0
 8002794:	6523      	str	r3, [r4, #80]	; 0x50
}
 8002796:	b003      	add	sp, #12
 8002798:	bd30      	pop	{r4, r5, pc}
 800279a:	bf00      	nop
 800279c:	20000014 	.word	0x20000014
 80027a0:	431bde83 	.word	0x431bde83

080027a4 <HAL_ADC_Start_DMA>:
{
 80027a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hadc);
 80027a8:	f890 5048 	ldrb.w	r5, [r0, #72]	; 0x48
 80027ac:	2d01      	cmp	r5, #1
 80027ae:	d04c      	beq.n	800284a <HAL_ADC_Start_DMA+0xa6>
 80027b0:	2301      	movs	r3, #1
 80027b2:	f880 3048 	strb.w	r3, [r0, #72]	; 0x48
  tmp_hal_status = ADC_Enable(hadc);
 80027b6:	4604      	mov	r4, r0
 80027b8:	4688      	mov	r8, r1
 80027ba:	4617      	mov	r7, r2
 80027bc:	f7ff ffac 	bl	8002718 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 80027c0:	4605      	mov	r5, r0
 80027c2:	2800      	cmp	r0, #0
 80027c4:	d13e      	bne.n	8002844 <HAL_ADC_Start_DMA+0xa0>
    ADC_STATE_CLR_SET(hadc->State,
 80027c6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027c8:	6826      	ldr	r6, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 80027ca:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 80027ce:	f020 0001 	bic.w	r0, r0, #1
 80027d2:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80027d6:	64e0      	str	r0, [r4, #76]	; 0x4c
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80027d8:	6873      	ldr	r3, [r6, #4]
 80027da:	055b      	lsls	r3, r3, #21
 80027dc:	d505      	bpl.n	80027ea <HAL_ADC_Start_DMA+0x46>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027de:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80027e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027e8:	64e3      	str	r3, [r4, #76]	; 0x4c
    __HAL_UNLOCK(hadc);
 80027ea:	2100      	movs	r1, #0
 80027ec:	f884 1048 	strb.w	r1, [r4, #72]	; 0x48
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80027f0:	f06f 0122 	mvn.w	r1, #34	; 0x22
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80027f6:	6c60      	ldr	r0, [r4, #68]	; 0x44
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027f8:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80027fc:	bf18      	it	ne
 80027fe:	6d23      	ldrne	r3, [r4, #80]	; 0x50
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002800:	4642      	mov	r2, r8
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002802:	bf18      	it	ne
 8002804:	f023 0306 	bicne.w	r3, r3, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8002808:	6523      	str	r3, [r4, #80]	; 0x50
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800280a:	463b      	mov	r3, r7
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800280c:	4f11      	ldr	r7, [pc, #68]	; (8002854 <HAL_ADC_Start_DMA+0xb0>)
 800280e:	6287      	str	r7, [r0, #40]	; 0x28
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002810:	4f11      	ldr	r7, [pc, #68]	; (8002858 <HAL_ADC_Start_DMA+0xb4>)
 8002812:	62c7      	str	r7, [r0, #44]	; 0x2c
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002814:	4f11      	ldr	r7, [pc, #68]	; (800285c <HAL_ADC_Start_DMA+0xb8>)
 8002816:	6307      	str	r7, [r0, #48]	; 0x30
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002818:	6031      	str	r1, [r6, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800281a:	6871      	ldr	r1, [r6, #4]
 800281c:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8002820:	6071      	str	r1, [r6, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002822:	68b1      	ldr	r1, [r6, #8]
 8002824:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002828:	60b1      	str	r1, [r6, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800282a:	f106 0158 	add.w	r1, r6, #88	; 0x58
 800282e:	f000 f979 	bl	8002b24 <HAL_DMA_Start_IT>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002832:	6823      	ldr	r3, [r4, #0]
 8002834:	689a      	ldr	r2, [r3, #8]
 8002836:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800283a:	d103      	bne.n	8002844 <HAL_ADC_Start_DMA+0xa0>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 800283c:	689a      	ldr	r2, [r3, #8]
 800283e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002842:	609a      	str	r2, [r3, #8]
}
 8002844:	4628      	mov	r0, r5
 8002846:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_LOCK(hadc);
 800284a:	2502      	movs	r5, #2
}
 800284c:	4628      	mov	r0, r5
 800284e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002852:	bf00      	nop
 8002854:	080024f1 	.word	0x080024f1
 8002858:	08002555 	.word	0x08002555
 800285c:	08002565 	.word	0x08002565

08002860 <HAL_NVIC_SetPriorityGrouping>:
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002860:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002864:	4906      	ldr	r1, [pc, #24]	; (8002880 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002866:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002868:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800286a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800286e:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002874:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800287c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800287e:	4770      	bx	lr
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002884:	4b1c      	ldr	r3, [pc, #112]	; (80028f8 <HAL_NVIC_SetPriority+0x74>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002886:	b500      	push	{lr}
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800288e:	f1c3 0e07 	rsb	lr, r3, #7
 8002892:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002896:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800289a:	bf28      	it	cs
 800289c:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028a0:	f1bc 0f06 	cmp.w	ip, #6
 80028a4:	d91b      	bls.n	80028de <HAL_NVIC_SetPriority+0x5a>

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a6:	f04f 3cff 	mov.w	ip, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028aa:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028ac:	fa0c fc03 	lsl.w	ip, ip, r3
 80028b0:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b4:	f04f 3cff 	mov.w	ip, #4294967295
 80028b8:	fa0c fc0e 	lsl.w	ip, ip, lr
 80028bc:	ea21 010c 	bic.w	r1, r1, ip
 80028c0:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80028c2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028c4:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80028c8:	db0c      	blt.n	80028e4 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ca:	0109      	lsls	r1, r1, #4
 80028cc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80028d0:	b2c9      	uxtb	r1, r1
 80028d2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80028d6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80028da:	f85d fb04 	ldr.w	pc, [sp], #4
 80028de:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028e0:	4613      	mov	r3, r2
 80028e2:	e7e7      	b.n	80028b4 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028e4:	4b05      	ldr	r3, [pc, #20]	; (80028fc <HAL_NVIC_SetPriority+0x78>)
 80028e6:	f000 000f 	and.w	r0, r0, #15
 80028ea:	0109      	lsls	r1, r1, #4
 80028ec:	b2c9      	uxtb	r1, r1
 80028ee:	4403      	add	r3, r0
 80028f0:	7619      	strb	r1, [r3, #24]
 80028f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80028f6:	bf00      	nop
 80028f8:	e000ed00 	.word	0xe000ed00
 80028fc:	e000ecfc 	.word	0xe000ecfc

08002900 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002900:	2800      	cmp	r0, #0
 8002902:	db07      	blt.n	8002914 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002904:	2301      	movs	r3, #1
 8002906:	f000 011f 	and.w	r1, r0, #31
 800290a:	4a03      	ldr	r2, [pc, #12]	; (8002918 <HAL_NVIC_EnableIRQ+0x18>)
 800290c:	0940      	lsrs	r0, r0, #5
 800290e:	408b      	lsls	r3, r1
 8002910:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	e000e100 	.word	0xe000e100

0800291c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800291c:	3801      	subs	r0, #1
 800291e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002922:	d20f      	bcs.n	8002944 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002924:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002928:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800292c:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800292e:	2107      	movs	r1, #7
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002930:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002932:	4c05      	ldr	r4, [pc, #20]	; (8002948 <HAL_SYSTICK_Config+0x2c>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002934:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002936:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800293a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800293c:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 800293e:	bc10      	pop	{r4}
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002940:	6119      	str	r1, [r3, #16]
 8002942:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002944:	2001      	movs	r0, #1
 8002946:	4770      	bx	lr
 8002948:	e000ed00 	.word	0xe000ed00

0800294c <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 800294c:	b188      	cbz	r0, 8002972 <HAL_DAC_Init+0x26>
{
 800294e:	b510      	push	{r4, lr}
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002950:	7903      	ldrb	r3, [r0, #4]
 8002952:	4604      	mov	r4, r0
 8002954:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002958:	b13b      	cbz	r3, 800296a <HAL_DAC_Init+0x1e>

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800295a:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_BUSY;
 800295c:	2102      	movs	r1, #2

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800295e:	2201      	movs	r2, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002960:	7121      	strb	r1, [r4, #4]
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002962:	6123      	str	r3, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8002964:	7122      	strb	r2, [r4, #4]

  /* Return function status */
  return HAL_OK;
 8002966:	4618      	mov	r0, r3
}
 8002968:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 800296a:	7142      	strb	r2, [r0, #5]
    HAL_DAC_MspInit(hdac);
 800296c:	f7ff fab4 	bl	8001ed8 <HAL_DAC_MspInit>
 8002970:	e7f3      	b.n	800295a <HAL_DAC_Init+0xe>
    return HAL_ERROR;
 8002972:	2001      	movs	r0, #1
}
 8002974:	4770      	bx	lr
 8002976:	bf00      	nop

08002978 <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002978:	7942      	ldrb	r2, [r0, #5]
 800297a:	2a01      	cmp	r2, #1
 800297c:	d02a      	beq.n	80029d4 <HAL_DAC_Start+0x5c>
{
 800297e:	b410      	push	{r4}
 8002980:	4603      	mov	r3, r0

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002982:	2402      	movs	r4, #2

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002984:	2201      	movs	r2, #1
 8002986:	6800      	ldr	r0, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8002988:	711c      	strb	r4, [r3, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 800298a:	6804      	ldr	r4, [r0, #0]
 800298c:	f001 0c10 	and.w	ip, r1, #16
 8002990:	fa02 f20c 	lsl.w	r2, r2, ip
 8002994:	4322      	orrs	r2, r4
 8002996:	6002      	str	r2, [r0, #0]

  if (Channel == DAC_CHANNEL_1)
 8002998:	b979      	cbnz	r1, 80029ba <HAL_DAC_Start+0x42>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 800299a:	6802      	ldr	r2, [r0, #0]
 800299c:	f002 023c 	and.w	r2, r2, #60	; 0x3c
 80029a0:	2a3c      	cmp	r2, #60	; 0x3c
 80029a2:	d103      	bne.n	80029ac <HAL_DAC_Start+0x34>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80029a4:	6842      	ldr	r2, [r0, #4]
 80029a6:	f042 0201 	orr.w	r2, r2, #1
 80029aa:	6042      	str	r2, [r0, #4]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80029ac:	2200      	movs	r2, #0
  hdac->State = HAL_DAC_STATE_READY;
 80029ae:	2101      	movs	r1, #1
  __HAL_UNLOCK(hdac);
 80029b0:	715a      	strb	r2, [r3, #5]
  hdac->State = HAL_DAC_STATE_READY;
 80029b2:	7119      	strb	r1, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80029b4:	4610      	mov	r0, r2
}
 80029b6:	bc10      	pop	{r4}
 80029b8:	4770      	bx	lr
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80029ba:	223c      	movs	r2, #60	; 0x3c
 80029bc:	6801      	ldr	r1, [r0, #0]
 80029be:	fa02 fc0c 	lsl.w	ip, r2, ip
 80029c2:	f401 1170 	and.w	r1, r1, #3932160	; 0x3c0000
 80029c6:	4561      	cmp	r1, ip
 80029c8:	d1f0      	bne.n	80029ac <HAL_DAC_Start+0x34>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80029ca:	6842      	ldr	r2, [r0, #4]
 80029cc:	f042 0202 	orr.w	r2, r2, #2
 80029d0:	6042      	str	r2, [r0, #4]
 80029d2:	e7eb      	b.n	80029ac <HAL_DAC_Start+0x34>
  __HAL_LOCK(hdac);
 80029d4:	2002      	movs	r0, #2
}
 80029d6:	4770      	bx	lr

080029d8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80029d8:	b410      	push	{r4}
  __IO uint32_t tmp = 0UL;
 80029da:	2400      	movs	r4, #0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80029dc:	6800      	ldr	r0, [r0, #0]
{
 80029de:	b083      	sub	sp, #12
  __IO uint32_t tmp = 0UL;
 80029e0:	9401      	str	r4, [sp, #4]
  tmp = (uint32_t)hdac->Instance;
 80029e2:	9001      	str	r0, [sp, #4]
  if (Channel == DAC_CHANNEL_1)
 80029e4:	b949      	cbnz	r1, 80029fa <HAL_DAC_SetValue+0x22>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80029e6:	9901      	ldr	r1, [sp, #4]
 80029e8:	3108      	adds	r1, #8
 80029ea:	440a      	add	r2, r1
 80029ec:	9201      	str	r2, [sp, #4]
  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;

  /* Return function status */
  return HAL_OK;
}
 80029ee:	2000      	movs	r0, #0
  *(__IO uint32_t *) tmp = Data;
 80029f0:	9a01      	ldr	r2, [sp, #4]
 80029f2:	6013      	str	r3, [r2, #0]
}
 80029f4:	b003      	add	sp, #12
 80029f6:	bc10      	pop	{r4}
 80029f8:	4770      	bx	lr
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80029fa:	9901      	ldr	r1, [sp, #4]
 80029fc:	3114      	adds	r1, #20
 80029fe:	440a      	add	r2, r1
 8002a00:	9201      	str	r2, [sp, #4]
 8002a02:	e7f4      	b.n	80029ee <HAL_DAC_SetValue+0x16>

08002a04 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002a04:	4603      	mov	r3, r0
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002a06:	7940      	ldrb	r0, [r0, #5]
 8002a08:	2801      	cmp	r0, #1
 8002a0a:	d022      	beq.n	8002a52 <HAL_DAC_ConfigChannel+0x4e>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a0c:	2002      	movs	r0, #2
{
 8002a0e:	b570      	push	{r4, r5, r6, lr}
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a10:	f04f 0cc0 	mov.w	ip, #192	; 0xc0
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a14:	f640 76fe 	movw	r6, #4094	; 0xffe

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002a18:	f04f 0e00 	mov.w	lr, #0
  hdac->State = HAL_DAC_STATE_READY;
 8002a1c:	2501      	movs	r5, #1
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a1e:	7118      	strb	r0, [r3, #4]
  tmpreg1 = hdac->Instance->CR;
 8002a20:	681c      	ldr	r4, [r3, #0]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002a22:	e9d1 0100 	ldrd	r0, r1, [r1]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a26:	f002 0210 	and.w	r2, r2, #16
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002a2a:	4301      	orrs	r1, r0
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a2c:	4096      	lsls	r6, r2
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a2e:	fa0c fc02 	lsl.w	ip, ip, r2
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a32:	fa01 f202 	lsl.w	r2, r1, r2
  tmpreg1 = hdac->Instance->CR;
 8002a36:	6821      	ldr	r1, [r4, #0]

  /* Return function status */
  return HAL_OK;
 8002a38:	4670      	mov	r0, lr
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a3a:	ea21 0106 	bic.w	r1, r1, r6
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002a3e:	430a      	orrs	r2, r1
  hdac->Instance->CR = tmpreg1;
 8002a40:	6022      	str	r2, [r4, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002a42:	6822      	ldr	r2, [r4, #0]
 8002a44:	ea22 020c 	bic.w	r2, r2, ip
 8002a48:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 8002a4a:	711d      	strb	r5, [r3, #4]
  __HAL_UNLOCK(hdac);
 8002a4c:	f883 e005 	strb.w	lr, [r3, #5]
}
 8002a50:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdac);
 8002a52:	2002      	movs	r0, #2
}
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop

08002a58 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a58:	b370      	cbz	r0, 8002ab8 <HAL_DMA_Init+0x60>
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a5a:	4603      	mov	r3, r0
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a5c:	2202      	movs	r2, #2
{
 8002a5e:	b530      	push	{r4, r5, lr}

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a60:	f04f 0c01 	mov.w	ip, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a64:	2400      	movs	r4, #0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a66:	6800      	ldr	r0, [r0, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a68:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8002a6c:	6802      	ldr	r2, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a6e:	68dd      	ldr	r5, [r3, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002a70:	f422 4eff 	bic.w	lr, r2, #32640	; 0x7f80
  tmp |=  hdma->Init.Direction        |
 8002a74:	e9d3 2101 	ldrd	r2, r1, [r3, #4]
 8002a78:	430a      	orrs	r2, r1
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a7a:	4910      	ldr	r1, [pc, #64]	; (8002abc <HAL_DMA_Init+0x64>)
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a7c:	432a      	orrs	r2, r5
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a7e:	4d10      	ldr	r5, [pc, #64]	; (8002ac0 <HAL_DMA_Init+0x68>)
 8002a80:	4401      	add	r1, r0
 8002a82:	fba5 5101 	umull	r5, r1, r5, r1
 8002a86:	0909      	lsrs	r1, r1, #4
 8002a88:	0089      	lsls	r1, r1, #2
 8002a8a:	6419      	str	r1, [r3, #64]	; 0x40
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a8c:	6919      	ldr	r1, [r3, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 8002a8e:	f02e 0e70 	bic.w	lr, lr, #112	; 0x70
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002a92:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002a94:	6959      	ldr	r1, [r3, #20]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	6999      	ldr	r1, [r3, #24]
 8002a9a:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8002a9c:	69d9      	ldr	r1, [r3, #28]
 8002a9e:	430a      	orrs	r2, r1
  hdma->DmaBaseAddress = DMA1;
 8002aa0:	4908      	ldr	r1, [pc, #32]	; (8002ac4 <HAL_DMA_Init+0x6c>)
  tmp |=  hdma->Init.Direction        |
 8002aa2:	ea42 020e 	orr.w	r2, r2, lr
  hdma->DmaBaseAddress = DMA1;
 8002aa6:	63d9      	str	r1, [r3, #60]	; 0x3c
  hdma->Instance->CCR = tmp;
 8002aa8:	6002      	str	r2, [r0, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002aaa:	639c      	str	r4, [r3, #56]	; 0x38

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002aac:	f883 4020 	strb.w	r4, [r3, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8002ab0:	f883 c021 	strb.w	ip, [r3, #33]	; 0x21

  return HAL_OK;
 8002ab4:	4620      	mov	r0, r4
}
 8002ab6:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8002ab8:	2001      	movs	r0, #1
}
 8002aba:	4770      	bx	lr
 8002abc:	bffd9ff8 	.word	0xbffd9ff8
 8002ac0:	cccccccd 	.word	0xcccccccd
 8002ac4:	40026000 	.word	0x40026000

08002ac8 <HAL_DMA_DeInit>:
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{

  /* Check the DMA handle allocation */
  if (NULL == hdma )
 8002ac8:	b320      	cbz	r0, 8002b14 <HAL_DMA_DeInit+0x4c>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8002aca:	4603      	mov	r3, r0

  /* Reset DMA Channel CR register */
  hdma->Instance->CCR = 0U;

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002acc:	2101      	movs	r1, #1
{
 8002ace:	b430      	push	{r4, r5}
  hdma->Instance->CCR = 0U;
 8002ad0:	2400      	movs	r4, #0
  __HAL_DMA_DISABLE(hdma);
 8002ad2:	6805      	ldr	r5, [r0, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ad4:	4810      	ldr	r0, [pc, #64]	; (8002b18 <HAL_DMA_DeInit+0x50>)
  __HAL_DMA_DISABLE(hdma);
 8002ad6:	682a      	ldr	r2, [r5, #0]
 8002ad8:	f022 0201 	bic.w	r2, r2, #1
 8002adc:	602a      	str	r2, [r5, #0]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002ade:	4a0f      	ldr	r2, [pc, #60]	; (8002b1c <HAL_DMA_DeInit+0x54>)
 8002ae0:	442a      	add	r2, r5
 8002ae2:	fba0 0202 	umull	r0, r2, r0, r2
 8002ae6:	0912      	lsrs	r2, r2, #4
 8002ae8:	0092      	lsls	r2, r2, #2
 8002aea:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002aec:	f002 021c 	and.w	r2, r2, #28
 8002af0:	fa01 f202 	lsl.w	r2, r1, r2
  hdma->DmaBaseAddress = DMA1;
 8002af4:	490a      	ldr	r1, [pc, #40]	; (8002b20 <HAL_DMA_DeInit+0x58>)
  hdma->State = HAL_DMA_STATE_RESET;

  /* Release Lock */
  __HAL_UNLOCK(hdma);

  return HAL_OK;
 8002af6:	4620      	mov	r0, r4
  hdma->DmaBaseAddress = DMA1;
 8002af8:	63d9      	str	r1, [r3, #60]	; 0x3c
  hdma->Instance->CCR = 0U;
 8002afa:	602c      	str	r4, [r5, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002afc:	604a      	str	r2, [r1, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002afe:	639c      	str	r4, [r3, #56]	; 0x38
  __HAL_UNLOCK(hdma);
 8002b00:	f883 4020 	strb.w	r4, [r3, #32]
  hdma->State = HAL_DMA_STATE_RESET;
 8002b04:	f883 4021 	strb.w	r4, [r3, #33]	; 0x21
  hdma->XferHalfCpltCallback = NULL;
 8002b08:	e9c3 440a 	strd	r4, r4, [r3, #40]	; 0x28
  hdma->XferAbortCallback = NULL;
 8002b0c:	e9c3 440c 	strd	r4, r4, [r3, #48]	; 0x30
}
 8002b10:	bc30      	pop	{r4, r5}
 8002b12:	4770      	bx	lr
    return HAL_ERROR;
 8002b14:	2001      	movs	r0, #1
}
 8002b16:	4770      	bx	lr
 8002b18:	cccccccd 	.word	0xcccccccd
 8002b1c:	bffd9ff8 	.word	0xbffd9ff8
 8002b20:	40026000 	.word	0x40026000

08002b24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b24:	4684      	mov	ip, r0

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002b26:	f890 0020 	ldrb.w	r0, [r0, #32]
 8002b2a:	2801      	cmp	r0, #1
 8002b2c:	d042      	beq.n	8002bb4 <HAL_DMA_Start_IT+0x90>
{
 8002b2e:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(hdma);
 8002b30:	2401      	movs	r4, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8002b32:	f89c 0021 	ldrb.w	r0, [ip, #33]	; 0x21
  __HAL_LOCK(hdma);
 8002b36:	f88c 4020 	strb.w	r4, [ip, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b3a:	42a0      	cmp	r0, r4
 8002b3c:	fa5f fe80 	uxtb.w	lr, r0
 8002b40:	d004      	beq.n	8002b4c <HAL_DMA_Start_IT+0x28>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b42:	2300      	movs	r3, #0
 8002b44:	f88c 3020 	strb.w	r3, [ip, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002b48:	2002      	movs	r0, #2
  }
  return status;
}
 8002b4a:	bd30      	pop	{r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8002b4c:	2002      	movs	r0, #2
 8002b4e:	f88c 0021 	strb.w	r0, [ip, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b52:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8002b54:	f8dc 4000 	ldr.w	r4, [ip]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b58:	f8cc 0038 	str.w	r0, [ip, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 8002b5c:	6825      	ldr	r5, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b5e:	f8dc 0040 	ldr.w	r0, [ip, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8002b62:	f025 0501 	bic.w	r5, r5, #1
 8002b66:	6025      	str	r5, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b68:	f000 001c 	and.w	r0, r0, #28
 8002b6c:	f8dc 503c 	ldr.w	r5, [ip, #60]	; 0x3c
 8002b70:	fa0e f000 	lsl.w	r0, lr, r0
 8002b74:	6068      	str	r0, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002b76:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b78:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8002b7c:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8002b7e:	f8dc 302c 	ldr.w	r3, [ip, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b82:	bf0b      	itete	eq
 8002b84:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002b86:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8002b88:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8002b8a:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8002b8c:	b14b      	cbz	r3, 8002ba2 <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b8e:	6823      	ldr	r3, [r4, #0]
 8002b90:	f043 030e 	orr.w	r3, r3, #14
 8002b94:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8002b96:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b98:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	6023      	str	r3, [r4, #0]
}
 8002ba0:	bd30      	pop	{r4, r5, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ba2:	6823      	ldr	r3, [r4, #0]
 8002ba4:	f023 0304 	bic.w	r3, r3, #4
 8002ba8:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002baa:	6823      	ldr	r3, [r4, #0]
 8002bac:	f043 030a 	orr.w	r3, r3, #10
 8002bb0:	6023      	str	r3, [r4, #0]
 8002bb2:	e7f0      	b.n	8002b96 <HAL_DMA_Start_IT+0x72>
  __HAL_LOCK(hdma);
 8002bb4:	2002      	movs	r0, #2
}
 8002bb6:	4770      	bx	lr

08002bb8 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bb8:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 8002bbc:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bbe:	2a02      	cmp	r2, #2
 8002bc0:	d006      	beq.n	8002bd0 <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bc2:	2104      	movs	r1, #4
    __HAL_UNLOCK(hdma);
 8002bc4:	2200      	movs	r2, #0
    return HAL_ERROR;
 8002bc6:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bc8:	6399      	str	r1, [r3, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002bca:	f883 2020 	strb.w	r2, [r3, #32]
}
 8002bce:	4770      	bx	lr
{
 8002bd0:	b500      	push	{lr}
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bd2:	f04f 0e01 	mov.w	lr, #1
    __HAL_UNLOCK(hdma);
 8002bd6:	f04f 0c00 	mov.w	ip, #0
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bda:	6802      	ldr	r2, [r0, #0]
 8002bdc:	6811      	ldr	r1, [r2, #0]
 8002bde:	f021 010e 	bic.w	r1, r1, #14
 8002be2:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002be4:	6811      	ldr	r1, [r2, #0]
 8002be6:	f021 0101 	bic.w	r1, r1, #1
 8002bea:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bec:	e9d0 120f 	ldrd	r1, r2, [r0, #60]	; 0x3c
 8002bf0:	f002 021c 	and.w	r2, r2, #28
 8002bf4:	fa0e f202 	lsl.w	r2, lr, r2
 8002bf8:	604a      	str	r2, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002bfa:	f883 e021 	strb.w	lr, [r3, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002bfe:	f883 c020 	strb.w	ip, [r3, #32]
    return status;
 8002c02:	4660      	mov	r0, ip
}
 8002c04:	f85d fb04 	ldr.w	pc, [sp], #4

08002c08 <HAL_DMA_Abort_IT>:
{
 8002c08:	b538      	push	{r3, r4, r5, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c0a:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
{
 8002c0e:	4603      	mov	r3, r0
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c10:	2a02      	cmp	r2, #2
 8002c12:	d003      	beq.n	8002c1c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c14:	2204      	movs	r2, #4
    status = HAL_ERROR;
 8002c16:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c18:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002c1a:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c1c:	6801      	ldr	r1, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c1e:	f04f 0c01 	mov.w	ip, #1
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c22:	680c      	ldr	r4, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c24:	6c02      	ldr	r2, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c26:	f024 040e 	bic.w	r4, r4, #14
 8002c2a:	600c      	str	r4, [r1, #0]
    __HAL_UNLOCK(hdma);
 8002c2c:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE(hdma);
 8002c2e:	680d      	ldr	r5, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c30:	f002 021c 	and.w	r2, r2, #28
    __HAL_DMA_DISABLE(hdma);
 8002c34:	f025 0501 	bic.w	r5, r5, #1
 8002c38:	600d      	str	r5, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c3a:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
    if(hdma->XferAbortCallback != NULL)
 8002c3c:	6b41      	ldr	r1, [r0, #52]	; 0x34
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c3e:	fa0c f202 	lsl.w	r2, ip, r2
 8002c42:	606a      	str	r2, [r5, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8002c44:	f880 c021 	strb.w	ip, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002c48:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8002c4c:	b111      	cbz	r1, 8002c54 <HAL_DMA_Abort_IT+0x4c>
      hdma->XferAbortCallback(hdma);
 8002c4e:	4788      	blx	r1
  HAL_StatusTypeDef status = HAL_OK;
 8002c50:	4620      	mov	r0, r4
}
 8002c52:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8002c54:	4608      	mov	r0, r1
}
 8002c56:	bd38      	pop	{r3, r4, r5, pc}

08002c58 <HAL_DMA_IRQHandler>:
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c58:	2204      	movs	r2, #4
{
 8002c5a:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c5c:	6c03      	ldr	r3, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c5e:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c60:	f003 031c 	and.w	r3, r3, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c64:	6831      	ldr	r1, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8002c66:	6805      	ldr	r5, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c68:	409a      	lsls	r2, r3
 8002c6a:	420a      	tst	r2, r1
  uint32_t source_it = hdma->Instance->CCR;
 8002c6c:	682c      	ldr	r4, [r5, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002c6e:	d00e      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x36>
 8002c70:	f014 0f04 	tst.w	r4, #4
 8002c74:	d00b      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x36>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c76:	682b      	ldr	r3, [r5, #0]
 8002c78:	069b      	lsls	r3, r3, #26
 8002c7a:	d403      	bmi.n	8002c84 <HAL_DMA_IRQHandler+0x2c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002c7c:	682b      	ldr	r3, [r5, #0]
 8002c7e:	f023 0304 	bic.w	r3, r3, #4
 8002c82:	602b      	str	r3, [r5, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8002c84:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002c86:	6072      	str	r2, [r6, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002c88:	b1cb      	cbz	r3, 8002cbe <HAL_DMA_IRQHandler+0x66>
}
 8002c8a:	bc70      	pop	{r4, r5, r6}
      hdma->XferCpltCallback(hdma);
 8002c8c:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002c8e:	2202      	movs	r2, #2
 8002c90:	409a      	lsls	r2, r3
 8002c92:	420a      	tst	r2, r1
 8002c94:	d015      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0x6a>
 8002c96:	f014 0f02 	tst.w	r4, #2
 8002c9a:	d012      	beq.n	8002cc2 <HAL_DMA_IRQHandler+0x6a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c9c:	682b      	ldr	r3, [r5, #0]
 8002c9e:	0699      	lsls	r1, r3, #26
 8002ca0:	d406      	bmi.n	8002cb0 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002ca2:	682b      	ldr	r3, [r5, #0]
 8002ca4:	f023 030a 	bic.w	r3, r3, #10
 8002ca8:	602b      	str	r3, [r5, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8002caa:	2301      	movs	r3, #1
 8002cac:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002cb0:	2100      	movs	r1, #0
    if(hdma->XferCpltCallback != NULL)
 8002cb2:	6a83      	ldr	r3, [r0, #40]	; 0x28
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cb4:	6072      	str	r2, [r6, #4]
    __HAL_UNLOCK(hdma);
 8002cb6:	f880 1020 	strb.w	r1, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1e5      	bne.n	8002c8a <HAL_DMA_IRQHandler+0x32>
}
 8002cbe:	bc70      	pop	{r4, r5, r6}
 8002cc0:	4770      	bx	lr
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002cc2:	2208      	movs	r2, #8
 8002cc4:	409a      	lsls	r2, r3
 8002cc6:	420a      	tst	r2, r1
 8002cc8:	d0f9      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x66>
 8002cca:	0722      	lsls	r2, r4, #28
 8002ccc:	d5f7      	bpl.n	8002cbe <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cce:	682a      	ldr	r2, [r5, #0]
    __HAL_UNLOCK(hdma);
 8002cd0:	2400      	movs	r4, #0
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cd2:	f022 020e 	bic.w	r2, r2, #14
 8002cd6:	602a      	str	r2, [r5, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cd8:	2201      	movs	r2, #1
    if (hdma->XferErrorCallback != NULL)
 8002cda:	6b01      	ldr	r1, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	6073      	str	r3, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002ce2:	6382      	str	r2, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002ce4:	f880 4020 	strb.w	r4, [r0, #32]
    hdma->State = HAL_DMA_STATE_READY;
 8002ce8:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
    if (hdma->XferErrorCallback != NULL)
 8002cec:	2900      	cmp	r1, #0
 8002cee:	d0e6      	beq.n	8002cbe <HAL_DMA_IRQHandler+0x66>
}
 8002cf0:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8002cf2:	4708      	bx	r1

08002cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002cf8:	680c      	ldr	r4, [r1, #0]
{
 8002cfa:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0)
 8002cfc:	2c00      	cmp	r4, #0
 8002cfe:	f000 80c4 	beq.w	8002e8a <HAL_GPIO_Init+0x196>
 8002d02:	f04f 0e00 	mov.w	lr, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002d06:	f04f 0b01 	mov.w	fp, #1
  uint32_t position = 0x00;
 8002d0a:	4673      	mov	r3, lr
 8002d0c:	468c      	mov	ip, r1
 8002d0e:	e068      	b.n	8002de2 <HAL_GPIO_Init+0xee>
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
        GPIOx->OTYPER = temp;
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d10:	2a03      	cmp	r2, #3
 8002d12:	f040 80b5 	bne.w	8002e80 <HAL_GPIO_Init+0x18c>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002d16:	fa02 f20e 	lsl.w	r2, r2, lr
 8002d1a:	43d7      	mvns	r7, r2
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002d1c:	6805      	ldr	r5, [r0, #0]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d1e:	f411 3f40 	tst.w	r1, #196608	; 0x30000
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002d22:	ea07 0705 	and.w	r7, r7, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002d26:	ea42 0207 	orr.w	r2, r2, r7
      GPIOx->MODER = temp;
 8002d2a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d2c:	d053      	beq.n	8002dd6 <HAL_GPIO_Init+0xe2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2];
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d2e:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d30:	4d5c      	ldr	r5, [pc, #368]	; (8002ea4 <HAL_GPIO_Init+0x1b0>)
 8002d32:	6a2a      	ldr	r2, [r5, #32]
 8002d34:	f042 0201 	orr.w	r2, r2, #1
 8002d38:	622a      	str	r2, [r5, #32]
 8002d3a:	6a2a      	ldr	r2, [r5, #32]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d3c:	f003 0503 	and.w	r5, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d40:	f002 0201 	and.w	r2, r2, #1
 8002d44:	9203      	str	r2, [sp, #12]
 8002d46:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8002d48:	f023 0203 	bic.w	r2, r3, #3
 8002d4c:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d50:	00ad      	lsls	r5, r5, #2
 8002d52:	fa06 f805 	lsl.w	r8, r6, r5
 8002d56:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d5a:	4e53      	ldr	r6, [pc, #332]	; (8002ea8 <HAL_GPIO_Init+0x1b4>)
        temp = SYSCFG->EXTICR[position >> 2];
 8002d5c:	6897      	ldr	r7, [r2, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d5e:	42b0      	cmp	r0, r6
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002d60:	ea27 0708 	bic.w	r7, r7, r8
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002d64:	d013      	beq.n	8002d8e <HAL_GPIO_Init+0x9a>
 8002d66:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002d6a:	42b0      	cmp	r0, r6
 8002d6c:	f000 8090 	beq.w	8002e90 <HAL_GPIO_Init+0x19c>
 8002d70:	4e4e      	ldr	r6, [pc, #312]	; (8002eac <HAL_GPIO_Init+0x1b8>)
 8002d72:	42b0      	cmp	r0, r6
 8002d74:	f000 8090 	beq.w	8002e98 <HAL_GPIO_Init+0x1a4>
 8002d78:	4e4d      	ldr	r6, [pc, #308]	; (8002eb0 <HAL_GPIO_Init+0x1bc>)
 8002d7a:	42b0      	cmp	r0, r6
 8002d7c:	bf0b      	itete	eq
 8002d7e:	f04f 0803 	moveq.w	r8, #3
 8002d82:	2605      	movne	r6, #5
 8002d84:	fa08 f505 	lsleq.w	r5, r8, r5
 8002d88:	fa06 f505 	lslne.w	r5, r6, r5
 8002d8c:	432f      	orrs	r7, r5
        SYSCFG->EXTICR[position >> 2] = temp;
 8002d8e:	6097      	str	r7, [r2, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002d90:	ea6f 070a 	mvn.w	r7, sl
        temp = EXTI->IMR;
 8002d94:	4a47      	ldr	r2, [pc, #284]	; (8002eb4 <HAL_GPIO_Init+0x1c0>)
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d96:	03cd      	lsls	r5, r1, #15
        temp = EXTI->IMR;
 8002d98:	6812      	ldr	r2, [r2, #0]
        {
          SET_BIT(temp, iocurrent);
        }
        EXTI->IMR = temp;
 8002d9a:	4d46      	ldr	r5, [pc, #280]	; (8002eb4 <HAL_GPIO_Init+0x1c0>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002d9c:	bf54      	ite	pl
 8002d9e:	403a      	andpl	r2, r7
          SET_BIT(temp, iocurrent);
 8002da0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->IMR = temp;
 8002da4:	602a      	str	r2, [r5, #0]

        temp = EXTI->EMR;
 8002da6:	686d      	ldr	r5, [r5, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002da8:	038a      	lsls	r2, r1, #14
        {
          SET_BIT(temp, iocurrent);
        }
        EXTI->EMR = temp;
 8002daa:	4a42      	ldr	r2, [pc, #264]	; (8002eb4 <HAL_GPIO_Init+0x1c0>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002dac:	bf54      	ite	pl
 8002dae:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent);
 8002db0:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->EMR = temp;
 8002db4:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002db6:	6895      	ldr	r5, [r2, #8]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002db8:	02ce      	lsls	r6, r1, #11
        {
          SET_BIT(temp, iocurrent);
        }
        EXTI->RTSR = temp;
 8002dba:	4a3e      	ldr	r2, [pc, #248]	; (8002eb4 <HAL_GPIO_Init+0x1c0>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002dbc:	bf54      	ite	pl
 8002dbe:	403d      	andpl	r5, r7
          SET_BIT(temp, iocurrent);
 8002dc0:	ea4a 0505 	orrmi.w	r5, sl, r5
        EXTI->RTSR = temp;
 8002dc4:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8002dc6:	68d2      	ldr	r2, [r2, #12]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dc8:	0289      	lsls	r1, r1, #10
        {
          SET_BIT(temp, iocurrent);
        }
        EXTI->FTSR = temp;
 8002dca:	493a      	ldr	r1, [pc, #232]	; (8002eb4 <HAL_GPIO_Init+0x1c0>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002dcc:	bf54      	ite	pl
 8002dce:	403a      	andpl	r2, r7
          SET_BIT(temp, iocurrent);
 8002dd0:	ea4a 0202 	orrmi.w	r2, sl, r2
        EXTI->FTSR = temp;
 8002dd4:	60ca      	str	r2, [r1, #12]
      }
    }

    position++;
 8002dd6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8002dd8:	fa34 f203 	lsrs.w	r2, r4, r3
 8002ddc:	f10e 0e02 	add.w	lr, lr, #2
 8002de0:	d053      	beq.n	8002e8a <HAL_GPIO_Init+0x196>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002de2:	fa0b f503 	lsl.w	r5, fp, r3
    if (iocurrent)
 8002de6:	ea15 0a04 	ands.w	sl, r5, r4
 8002dea:	d0f4      	beq.n	8002dd6 <HAL_GPIO_Init+0xe2>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002dec:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8002df0:	f001 0203 	and.w	r2, r1, #3
 8002df4:	1e57      	subs	r7, r2, #1
 8002df6:	2f01      	cmp	r7, #1
 8002df8:	d88a      	bhi.n	8002d10 <HAL_GPIO_Init+0x1c>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002dfa:	f04f 0903 	mov.w	r9, #3
        temp = GPIOx->OSPEEDR;
 8002dfe:	6886      	ldr	r6, [r0, #8]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002e00:	f8dc 700c 	ldr.w	r7, [ip, #12]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e04:	fa09 f90e 	lsl.w	r9, r9, lr
 8002e08:	ea26 0609 	bic.w	r6, r6, r9
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002e0c:	fa07 f70e 	lsl.w	r7, r7, lr
 8002e10:	4337      	orrs	r7, r6
        GPIOx->OSPEEDR = temp;
 8002e12:	6087      	str	r7, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e14:	ea6f 0709 	mvn.w	r7, r9
        temp = GPIOx->OTYPER;
 8002e18:	f8d0 9004 	ldr.w	r9, [r0, #4]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e1c:	f3c1 1800 	ubfx	r8, r1, #4, #1
 8002e20:	fa08 f803 	lsl.w	r8, r8, r3
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002e24:	ea29 0505 	bic.w	r5, r9, r5
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e28:	ea48 0505 	orr.w	r5, r8, r5
        GPIOx->OTYPER = temp;
 8002e2c:	6045      	str	r5, [r0, #4]
        temp = GPIOx->PUPDR;
 8002e2e:	68c5      	ldr	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e30:	2a02      	cmp	r2, #2
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002e32:	ea05 0807 	and.w	r8, r5, r7
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002e36:	f8dc 5008 	ldr.w	r5, [ip, #8]
 8002e3a:	fa02 f20e 	lsl.w	r2, r2, lr
 8002e3e:	fa05 f50e 	lsl.w	r5, r5, lr
 8002e42:	ea45 0508 	orr.w	r5, r5, r8
        GPIOx->PUPDR = temp;
 8002e46:	60c5      	str	r5, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e48:	f47f af68 	bne.w	8002d1c <HAL_GPIO_Init+0x28>
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e4c:	f8dc 5010 	ldr.w	r5, [ip, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002e50:	f003 0807 	and.w	r8, r3, #7
 8002e54:	ea4f 0888 	mov.w	r8, r8, lsl #2
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e58:	fa05 f508 	lsl.w	r5, r5, r8
 8002e5c:	9501      	str	r5, [sp, #4]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002e5e:	250f      	movs	r5, #15
        temp = GPIOx->AFR[position >> 3];
 8002e60:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8002e64:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8002e68:	f8d9 6020 	ldr.w	r6, [r9, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002e6c:	fa05 f808 	lsl.w	r8, r5, r8
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e70:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002e72:	ea26 0808 	bic.w	r8, r6, r8
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 8002e76:	ea45 0508 	orr.w	r5, r5, r8
        GPIOx->AFR[position >> 3] = temp;
 8002e7a:	f8c9 5020 	str.w	r5, [r9, #32]
 8002e7e:	e74d      	b.n	8002d1c <HAL_GPIO_Init+0x28>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002e80:	2703      	movs	r7, #3
 8002e82:	fa07 f70e 	lsl.w	r7, r7, lr
 8002e86:	43ff      	mvns	r7, r7
 8002e88:	e7d1      	b.n	8002e2e <HAL_GPIO_Init+0x13a>
  }
}
 8002e8a:	b005      	add	sp, #20
 8002e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002e90:	fa0b f505 	lsl.w	r5, fp, r5
 8002e94:	432f      	orrs	r7, r5
 8002e96:	e77a      	b.n	8002d8e <HAL_GPIO_Init+0x9a>
 8002e98:	f04f 0802 	mov.w	r8, #2
 8002e9c:	fa08 f505 	lsl.w	r5, r8, r5
 8002ea0:	432f      	orrs	r7, r5
 8002ea2:	e774      	b.n	8002d8e <HAL_GPIO_Init+0x9a>
 8002ea4:	40023800 	.word	0x40023800
 8002ea8:	40020000 	.word	0x40020000
 8002eac:	40020800 	.word	0x40020800
 8002eb0:	40020c00 	.word	0x40020c00
 8002eb4:	40010400 	.word	0x40010400

08002eb8 <HAL_GPIO_DeInit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8002eb8:	2900      	cmp	r1, #0
 8002eba:	d07b      	beq.n	8002fb4 <HAL_GPIO_DeInit+0xfc>
{
 8002ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00;
 8002ec0:	2300      	movs	r3, #0
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8002ec2:	2701      	movs	r7, #1
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= ((0x0FU) << (4 * (position & 0x03)));
 8002ec4:	f04f 090f 	mov.w	r9, #15
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2], tmp);
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floting Mode */
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2));
 8002ec8:	f04f 0a03 	mov.w	sl, #3
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002ecc:	4e3a      	ldr	r6, [pc, #232]	; (8002fb8 <HAL_GPIO_DeInit+0x100>)
 8002ece:	e04d      	b.n	8002f6c <HAL_GPIO_DeInit+0xb4>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002ed0:	f50b 6b80 	add.w	fp, fp, #1024	; 0x400
 8002ed4:	4558      	cmp	r0, fp
 8002ed6:	d065      	beq.n	8002fa4 <HAL_GPIO_DeInit+0xec>
 8002ed8:	f8df b0e0 	ldr.w	fp, [pc, #224]	; 8002fbc <HAL_GPIO_DeInit+0x104>
 8002edc:	4558      	cmp	r0, fp
 8002ede:	d064      	beq.n	8002faa <HAL_GPIO_DeInit+0xf2>
 8002ee0:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8002fc0 <HAL_GPIO_DeInit+0x108>
 8002ee4:	4558      	cmp	r0, fp
 8002ee6:	bf16      	itet	ne
 8002ee8:	f04f 0b05 	movne.w	fp, #5
 8002eec:	fa0a f404 	lsleq.w	r4, sl, r4
 8002ef0:	fa0b f404 	lslne.w	r4, fp, r4
 8002ef4:	45a4      	cmp	ip, r4
 8002ef6:	d113      	bne.n	8002f20 <HAL_GPIO_DeInit+0x68>
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002ef8:	6834      	ldr	r4, [r6, #0]
 8002efa:	ea24 040e 	bic.w	r4, r4, lr
 8002efe:	6034      	str	r4, [r6, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002f00:	6874      	ldr	r4, [r6, #4]
 8002f02:	ea24 040e 	bic.w	r4, r4, lr
 8002f06:	6074      	str	r4, [r6, #4]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002f08:	68b4      	ldr	r4, [r6, #8]
 8002f0a:	ea24 040e 	bic.w	r4, r4, lr
 8002f0e:	60b4      	str	r4, [r6, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002f10:	68f4      	ldr	r4, [r6, #12]
 8002f12:	ea24 040e 	bic.w	r4, r4, lr
 8002f16:	60f4      	str	r4, [r6, #12]
        CLEAR_BIT(SYSCFG->EXTICR[position >> 2], tmp);
 8002f18:	68ac      	ldr	r4, [r5, #8]
 8002f1a:	ea24 0408 	bic.w	r4, r4, r8
 8002f1e:	60ac      	str	r4, [r5, #8]
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2));
 8002f20:	6805      	ldr	r5, [r0, #0]
 8002f22:	005c      	lsls	r4, r3, #1
 8002f24:	fa0a f404 	lsl.w	r4, sl, r4
 8002f28:	ea25 0504 	bic.w	r5, r5, r4

      /* Configure the default Alternate Function in current IO */
      CLEAR_BIT(GPIOx->AFR[position >> 3], 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;
 8002f2c:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      CLEAR_BIT(GPIOx->MODER, GPIO_MODER_MODER0 << (position * 2));
 8002f30:	6005      	str	r5, [r0, #0]
      CLEAR_BIT(GPIOx->AFR[position >> 3], 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;
 8002f32:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 8002f36:	f003 0507 	and.w	r5, r3, #7
 8002f3a:	f8dc e020 	ldr.w	lr, [ip, #32]
 8002f3e:	00ad      	lsls	r5, r5, #2
 8002f40:	fa09 f505 	lsl.w	r5, r9, r5
 8002f44:	ea2e 0505 	bic.w	r5, lr, r5
 8002f48:	f8cc 5020 	str.w	r5, [ip, #32]
      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      CLEAR_BIT(GPIOx->PUPDR, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f4c:	68c5      	ldr	r5, [r0, #12]
 8002f4e:	ea25 0504 	bic.w	r5, r5, r4
 8002f52:	60c5      	str	r5, [r0, #12]

      /* Configure the default value IO Output Type */
      CLEAR_BIT(GPIOx->OTYPER, GPIO_OTYPER_OT_0 << position) ;
 8002f54:	6845      	ldr	r5, [r0, #4]
 8002f56:	ea25 0202 	bic.w	r2, r5, r2
 8002f5a:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      CLEAR_BIT(GPIOx->OSPEEDR, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002f5c:	6882      	ldr	r2, [r0, #8]
 8002f5e:	ea22 0404 	bic.w	r4, r2, r4
 8002f62:	6084      	str	r4, [r0, #8]
    }

    position++;
 8002f64:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0)
 8002f66:	fa31 f203 	lsrs.w	r2, r1, r3
 8002f6a:	d019      	beq.n	8002fa0 <HAL_GPIO_DeInit+0xe8>
    iocurrent = (GPIO_Pin) & (1U << position);
 8002f6c:	fa07 f203 	lsl.w	r2, r7, r3
    if (iocurrent)
 8002f70:	ea12 0e01 	ands.w	lr, r2, r1
 8002f74:	d0f6      	beq.n	8002f64 <HAL_GPIO_DeInit+0xac>
      tmp = SYSCFG->EXTICR[position >> 2];
 8002f76:	f023 0503 	bic.w	r5, r3, #3
 8002f7a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002f7e:	f8df b044 	ldr.w	fp, [pc, #68]	; 8002fc4 <HAL_GPIO_DeInit+0x10c>
 8002f82:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
      tmp &= ((0x0FU) << (4 * (position & 0x03)));
 8002f86:	f003 0403 	and.w	r4, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2];
 8002f8a:	f8d5 c008 	ldr.w	ip, [r5, #8]
      tmp &= ((0x0FU) << (4 * (position & 0x03)));
 8002f8e:	00a4      	lsls	r4, r4, #2
 8002f90:	fa09 f804 	lsl.w	r8, r9, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002f94:	4558      	cmp	r0, fp
      tmp &= ((0x0FU) << (4 * (position & 0x03)));
 8002f96:	ea08 0c0c 	and.w	ip, r8, ip
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002f9a:	d199      	bne.n	8002ed0 <HAL_GPIO_DeInit+0x18>
 8002f9c:	2400      	movs	r4, #0
 8002f9e:	e7a9      	b.n	8002ef4 <HAL_GPIO_DeInit+0x3c>
  }
}
 8002fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002fa4:	fa07 f404 	lsl.w	r4, r7, r4
 8002fa8:	e7a4      	b.n	8002ef4 <HAL_GPIO_DeInit+0x3c>
 8002faa:	f04f 0b02 	mov.w	fp, #2
 8002fae:	fa0b f404 	lsl.w	r4, fp, r4
 8002fb2:	e79f      	b.n	8002ef4 <HAL_GPIO_DeInit+0x3c>
 8002fb4:	4770      	bx	lr
 8002fb6:	bf00      	nop
 8002fb8:	40010400 	.word	0x40010400
 8002fbc:	40020800 	.word	0x40020800
 8002fc0:	40020c00 	.word	0x40020c00
 8002fc4:	40020000 	.word	0x40020000

08002fc8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002fc8:	b902      	cbnz	r2, 8002fcc <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002fca:	0409      	lsls	r1, r1, #16
 8002fcc:	6181      	str	r1, [r0, #24]
  }
}
 8002fce:	4770      	bx	lr

08002fd0 <RCC_SetFlashLatencyFromMSIRange>:
{
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002fd0:	4b1d      	ldr	r3, [pc, #116]	; (8003048 <RCC_SetFlashLatencyFromMSIRange+0x78>)
{
 8002fd2:	b082      	sub	sp, #8
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002fd4:	689a      	ldr	r2, [r3, #8]
 8002fd6:	f012 0ff0 	tst.w	r2, #240	; 0xf0
 8002fda:	d116      	bne.n	800300a <RCC_SetFlashLatencyFromMSIRange+0x3a>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002fdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fde:	00d2      	lsls	r2, r2, #3
 8002fe0:	d420      	bmi.n	8003024 <RCC_SetFlashLatencyFromMSIRange+0x54>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fe2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002fe4:	4919      	ldr	r1, [pc, #100]	; (800304c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fe6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002fea:	625a      	str	r2, [r3, #36]	; 0x24
 8002fec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fee:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8002ff2:	9201      	str	r2, [sp, #4]
 8002ff4:	9a01      	ldr	r2, [sp, #4]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002ff6:	680a      	ldr	r2, [r1, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ff8:	6a59      	ldr	r1, [r3, #36]	; 0x24
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002ffa:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ffe:	f021 5180 	bic.w	r1, r1, #268435456	; 0x10000000
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003002:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
      __HAL_RCC_PWR_CLK_DISABLE();
 8003006:	6259      	str	r1, [r3, #36]	; 0x24
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8003008:	d013      	beq.n	8003032 <RCC_SetFlashLatencyFromMSIRange+0x62>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800300a:	2000      	movs	r0, #0
    {
      latency = FLASH_LATENCY_1; /* 1WS */
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800300c:	4a10      	ldr	r2, [pc, #64]	; (8003050 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 800300e:	6813      	ldr	r3, [r2, #0]
 8003010:	f023 0301 	bic.w	r3, r3, #1
 8003014:	4303      	orrs	r3, r0
 8003016:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003018:	6813      	ldr	r3, [r2, #0]
 800301a:	f003 0301 	and.w	r3, r3, #1
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 800301e:	4058      	eors	r0, r3
 8003020:	b002      	add	sp, #8
 8003022:	4770      	bx	lr
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003024:	4b09      	ldr	r3, [pc, #36]	; (800304c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8003026:	681a      	ldr	r2, [r3, #0]
 8003028:	f402 52c0 	and.w	r2, r2, #6144	; 0x1800
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800302c:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8003030:	d1eb      	bne.n	800300a <RCC_SetFlashLatencyFromMSIRange+0x3a>
 8003032:	f5b0 4f40 	cmp.w	r0, #49152	; 0xc000
 8003036:	d1e8      	bne.n	800300a <RCC_SetFlashLatencyFromMSIRange+0x3a>
  __HAL_FLASH_SET_LATENCY(latency);
 8003038:	4a05      	ldr	r2, [pc, #20]	; (8003050 <RCC_SetFlashLatencyFromMSIRange+0x80>)
      latency = FLASH_LATENCY_1; /* 1WS */
 800303a:	2001      	movs	r0, #1
  __HAL_FLASH_SET_LATENCY(latency);
 800303c:	6813      	ldr	r3, [r2, #0]
 800303e:	f043 0304 	orr.w	r3, r3, #4
 8003042:	6013      	str	r3, [r2, #0]
 8003044:	e7e2      	b.n	800300c <RCC_SetFlashLatencyFromMSIRange+0x3c>
 8003046:	bf00      	nop
 8003048:	40023800 	.word	0x40023800
 800304c:	40007000 	.word	0x40007000
 8003050:	40023c00 	.word	0x40023c00

08003054 <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 8003054:	2800      	cmp	r0, #0
 8003056:	f000 81f8 	beq.w	800344a <HAL_RCC_OscConfig+0x3f6>
{
 800305a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800305e:	4aa2      	ldr	r2, [pc, #648]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003060:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003062:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003064:	6896      	ldr	r6, [r2, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003066:	07d9      	lsls	r1, r3, #31
 8003068:	4604      	mov	r4, r0
{
 800306a:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800306c:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003070:	f406 3680 	and.w	r6, r6, #65536	; 0x10000
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003074:	d52e      	bpl.n	80030d4 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003076:	2d08      	cmp	r5, #8
 8003078:	f000 8128 	beq.w	80032cc <HAL_RCC_OscConfig+0x278>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800307c:	2d0c      	cmp	r5, #12
 800307e:	f000 8122 	beq.w	80032c6 <HAL_RCC_OscConfig+0x272>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003082:	6863      	ldr	r3, [r4, #4]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d00f      	beq.n	80030a8 <HAL_RCC_OscConfig+0x54>
 8003088:	2b00      	cmp	r3, #0
 800308a:	f000 8180 	beq.w	800338e <HAL_RCC_OscConfig+0x33a>
 800308e:	2b05      	cmp	r3, #5
 8003090:	4b95      	ldr	r3, [pc, #596]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	f000 81db 	beq.w	800344e <HAL_RCC_OscConfig+0x3fa>
 8003098:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800309c:	601a      	str	r2, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	e004      	b.n	80030b2 <HAL_RCC_OscConfig+0x5e>
 80030a8:	4a8f      	ldr	r2, [pc, #572]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 80030aa:	6813      	ldr	r3, [r2, #0]
 80030ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80030b2:	f7ff f8a7 	bl	8002204 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030b6:	f8df 8230 	ldr.w	r8, [pc, #560]	; 80032e8 <HAL_RCC_OscConfig+0x294>
        tickstart = HAL_GetTick();
 80030ba:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030bc:	e005      	b.n	80030ca <HAL_RCC_OscConfig+0x76>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030be:	f7ff f8a1 	bl	8002204 <HAL_GetTick>
 80030c2:	1bc0      	subs	r0, r0, r7
 80030c4:	2864      	cmp	r0, #100	; 0x64
 80030c6:	f200 815e 	bhi.w	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80030ca:	f8d8 3000 	ldr.w	r3, [r8]
 80030ce:	039b      	lsls	r3, r3, #14
 80030d0:	d5f5      	bpl.n	80030be <HAL_RCC_OscConfig+0x6a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	0799      	lsls	r1, r3, #30
 80030d6:	d522      	bpl.n	800311e <HAL_RCC_OscConfig+0xca>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030d8:	2d04      	cmp	r5, #4
 80030da:	f000 8114 	beq.w	8003306 <HAL_RCC_OscConfig+0x2b2>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030de:	2d0c      	cmp	r5, #12
 80030e0:	f000 810e 	beq.w	8003300 <HAL_RCC_OscConfig+0x2ac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030e4:	68e3      	ldr	r3, [r4, #12]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 8179 	beq.w	80033de <HAL_RCC_OscConfig+0x38a>
        __HAL_RCC_HSI_ENABLE();
 80030ec:	2201      	movs	r2, #1
 80030ee:	4b7f      	ldr	r3, [pc, #508]	; (80032ec <HAL_RCC_OscConfig+0x298>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030f0:	4f7d      	ldr	r7, [pc, #500]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
        __HAL_RCC_HSI_ENABLE();
 80030f2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80030f4:	f7ff f886 	bl	8002204 <HAL_GetTick>
 80030f8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80030fa:	e005      	b.n	8003108 <HAL_RCC_OscConfig+0xb4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80030fc:	f7ff f882 	bl	8002204 <HAL_GetTick>
 8003100:	1b80      	subs	r0, r0, r6
 8003102:	2802      	cmp	r0, #2
 8003104:	f200 813f 	bhi.w	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	079b      	lsls	r3, r3, #30
 800310c:	d5f6      	bpl.n	80030fc <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6922      	ldr	r2, [r4, #16]
 8003112:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8003116:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800311a:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800311c:	6823      	ldr	r3, [r4, #0]
 800311e:	06d9      	lsls	r1, r3, #27
 8003120:	d525      	bpl.n	800316e <HAL_RCC_OscConfig+0x11a>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003122:	2d00      	cmp	r5, #0
 8003124:	f000 8098 	beq.w	8003258 <HAL_RCC_OscConfig+0x204>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003128:	69a3      	ldr	r3, [r4, #24]
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 816a 	beq.w	8003404 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_MSI_ENABLE();
 8003130:	2201      	movs	r2, #1
 8003132:	4b6e      	ldr	r3, [pc, #440]	; (80032ec <HAL_RCC_OscConfig+0x298>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003134:	4e6c      	ldr	r6, [pc, #432]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
        __HAL_RCC_MSI_ENABLE();
 8003136:	621a      	str	r2, [r3, #32]
        tickstart = HAL_GetTick();
 8003138:	f7ff f864 	bl	8002204 <HAL_GetTick>
 800313c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800313e:	e005      	b.n	800314c <HAL_RCC_OscConfig+0xf8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003140:	f7ff f860 	bl	8002204 <HAL_GetTick>
 8003144:	1bc0      	subs	r0, r0, r7
 8003146:	2802      	cmp	r0, #2
 8003148:	f200 811d 	bhi.w	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800314c:	6833      	ldr	r3, [r6, #0]
 800314e:	059b      	lsls	r3, r3, #22
 8003150:	d5f6      	bpl.n	8003140 <HAL_RCC_OscConfig+0xec>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003152:	6873      	ldr	r3, [r6, #4]
 8003154:	6a22      	ldr	r2, [r4, #32]
 8003156:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800315a:	4313      	orrs	r3, r2
 800315c:	6073      	str	r3, [r6, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800315e:	6873      	ldr	r3, [r6, #4]
 8003160:	69e2      	ldr	r2, [r4, #28]
 8003162:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003166:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800316a:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800316c:	6823      	ldr	r3, [r4, #0]
 800316e:	0719      	lsls	r1, r3, #28
 8003170:	d516      	bpl.n	80031a0 <HAL_RCC_OscConfig+0x14c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003172:	6963      	ldr	r3, [r4, #20]
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 8121 	beq.w	80033bc <HAL_RCC_OscConfig+0x368>
      __HAL_RCC_LSI_ENABLE();
 800317a:	2201      	movs	r2, #1
 800317c:	4b5b      	ldr	r3, [pc, #364]	; (80032ec <HAL_RCC_OscConfig+0x298>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800317e:	4f5a      	ldr	r7, [pc, #360]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
      __HAL_RCC_LSI_ENABLE();
 8003180:	f8c3 2680 	str.w	r2, [r3, #1664]	; 0x680
      tickstart = HAL_GetTick();
 8003184:	f7ff f83e 	bl	8002204 <HAL_GetTick>
 8003188:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800318a:	e005      	b.n	8003198 <HAL_RCC_OscConfig+0x144>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800318c:	f7ff f83a 	bl	8002204 <HAL_GetTick>
 8003190:	1b80      	subs	r0, r0, r6
 8003192:	2802      	cmp	r0, #2
 8003194:	f200 80f7 	bhi.w	8003386 <HAL_RCC_OscConfig+0x332>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800319a:	079a      	lsls	r2, r3, #30
 800319c:	d5f6      	bpl.n	800318c <HAL_RCC_OscConfig+0x138>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800319e:	6823      	ldr	r3, [r4, #0]
 80031a0:	075e      	lsls	r6, r3, #29
 80031a2:	d53b      	bpl.n	800321c <HAL_RCC_OscConfig+0x1c8>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031a4:	4b50      	ldr	r3, [pc, #320]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 80031a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031a8:	00d0      	lsls	r0, r2, #3
 80031aa:	f100 8129 	bmi.w	8003400 <HAL_RCC_OscConfig+0x3ac>
      pwrclkchanged = SET;
 80031ae:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80031b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80031b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80031b6:	625a      	str	r2, [r3, #36]	; 0x24
 80031b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031be:	9301      	str	r3, [sp, #4]
 80031c0:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c2:	4f4b      	ldr	r7, [pc, #300]	; (80032f0 <HAL_RCC_OscConfig+0x29c>)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	05d9      	lsls	r1, r3, #23
 80031c8:	f140 80cc 	bpl.w	8003364 <HAL_RCC_OscConfig+0x310>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031cc:	68a3      	ldr	r3, [r4, #8]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	f000 8175 	beq.w	80034be <HAL_RCC_OscConfig+0x46a>
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	f000 80a9 	beq.w	800332c <HAL_RCC_OscConfig+0x2d8>
 80031da:	2b05      	cmp	r3, #5
 80031dc:	4b42      	ldr	r3, [pc, #264]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 80031de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031e0:	f000 818b 	beq.w	80034fa <HAL_RCC_OscConfig+0x4a6>
 80031e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80031e8:	635a      	str	r2, [r3, #52]	; 0x34
 80031ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031f0:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 80031f2:	f7ff f807 	bl	8002204 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031f6:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80031fa:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80031fc:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80032e8 <HAL_RCC_OscConfig+0x294>
 8003200:	e005      	b.n	800320e <HAL_RCC_OscConfig+0x1ba>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003202:	f7fe ffff 	bl	8002204 <HAL_GetTick>
 8003206:	1bc0      	subs	r0, r0, r7
 8003208:	4548      	cmp	r0, r9
 800320a:	f200 80bc 	bhi.w	8003386 <HAL_RCC_OscConfig+0x332>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800320e:	f8d8 3034 	ldr.w	r3, [r8, #52]	; 0x34
 8003212:	059b      	lsls	r3, r3, #22
 8003214:	d5f5      	bpl.n	8003202 <HAL_RCC_OscConfig+0x1ae>
    if(pwrclkchanged == SET)
 8003216:	2e00      	cmp	r6, #0
 8003218:	f040 814b 	bne.w	80034b2 <HAL_RCC_OscConfig+0x45e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800321c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800321e:	b1b8      	cbz	r0, 8003250 <HAL_RCC_OscConfig+0x1fc>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003220:	2d0c      	cmp	r5, #12
 8003222:	f000 8152 	beq.w	80034ca <HAL_RCC_OscConfig+0x476>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003226:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8003228:	f04f 0200 	mov.w	r2, #0
 800322c:	4b2f      	ldr	r3, [pc, #188]	; (80032ec <HAL_RCC_OscConfig+0x298>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800322e:	f000 8116 	beq.w	800345e <HAL_RCC_OscConfig+0x40a>
        __HAL_RCC_PLL_DISABLE();
 8003232:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003234:	f7fe ffe6 	bl	8002204 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003238:	4d2b      	ldr	r5, [pc, #172]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
        tickstart = HAL_GetTick();
 800323a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800323c:	e005      	b.n	800324a <HAL_RCC_OscConfig+0x1f6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800323e:	f7fe ffe1 	bl	8002204 <HAL_GetTick>
 8003242:	1b00      	subs	r0, r0, r4
 8003244:	2802      	cmp	r0, #2
 8003246:	f200 809e 	bhi.w	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800324a:	682b      	ldr	r3, [r5, #0]
 800324c:	019b      	lsls	r3, r3, #6
 800324e:	d4f6      	bmi.n	800323e <HAL_RCC_OscConfig+0x1ea>
  return HAL_OK;
 8003250:	2000      	movs	r0, #0
}
 8003252:	b003      	add	sp, #12
 8003254:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003258:	4b23      	ldr	r3, [pc, #140]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	059a      	lsls	r2, r3, #22
 800325e:	d502      	bpl.n	8003266 <HAL_RCC_OscConfig+0x212>
 8003260:	69a3      	ldr	r3, [r4, #24]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d03b      	beq.n	80032de <HAL_RCC_OscConfig+0x28a>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003266:	4e20      	ldr	r6, [pc, #128]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 8003268:	6a20      	ldr	r0, [r4, #32]
 800326a:	6873      	ldr	r3, [r6, #4]
 800326c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003270:	4298      	cmp	r0, r3
 8003272:	f240 80d7 	bls.w	8003424 <HAL_RCC_OscConfig+0x3d0>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003276:	f7ff feab 	bl	8002fd0 <RCC_SetFlashLatencyFromMSIRange>
 800327a:	2800      	cmp	r0, #0
 800327c:	d12f      	bne.n	80032de <HAL_RCC_OscConfig+0x28a>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800327e:	6872      	ldr	r2, [r6, #4]
 8003280:	6a23      	ldr	r3, [r4, #32]
 8003282:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003286:	431a      	orrs	r2, r3
 8003288:	6072      	str	r2, [r6, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800328a:	6872      	ldr	r2, [r6, #4]
 800328c:	69e1      	ldr	r1, [r4, #28]
 800328e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003292:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8003296:	6072      	str	r2, [r6, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003298:	4a13      	ldr	r2, [pc, #76]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800329a:	0b5b      	lsrs	r3, r3, #13
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800329c:	6891      	ldr	r1, [r2, #8]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800329e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80032a2:	3301      	adds	r3, #1
 80032a4:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80032a8:	4a12      	ldr	r2, [pc, #72]	; (80032f4 <HAL_RCC_OscConfig+0x2a0>)
 80032aa:	f3c1 1103 	ubfx	r1, r1, #4, #4
 80032ae:	5c52      	ldrb	r2, [r2, r1]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80032b0:	4811      	ldr	r0, [pc, #68]	; (80032f8 <HAL_RCC_OscConfig+0x2a4>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80032b2:	40d3      	lsrs	r3, r2
        status = HAL_InitTick(uwTickPrio);
 80032b4:	4a11      	ldr	r2, [pc, #68]	; (80032fc <HAL_RCC_OscConfig+0x2a8>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80032b6:	6003      	str	r3, [r0, #0]
        status = HAL_InitTick(uwTickPrio);
 80032b8:	6810      	ldr	r0, [r2, #0]
 80032ba:	f7fe ff61 	bl	8002180 <HAL_InitTick>
        if(status != HAL_OK)
 80032be:	2800      	cmp	r0, #0
 80032c0:	d1c7      	bne.n	8003252 <HAL_RCC_OscConfig+0x1fe>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032c2:	6823      	ldr	r3, [r4, #0]
 80032c4:	e753      	b.n	800316e <HAL_RCC_OscConfig+0x11a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80032c6:	2e00      	cmp	r6, #0
 80032c8:	f43f aedb 	beq.w	8003082 <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032cc:	4a06      	ldr	r2, [pc, #24]	; (80032e8 <HAL_RCC_OscConfig+0x294>)
 80032ce:	6812      	ldr	r2, [r2, #0]
 80032d0:	0392      	lsls	r2, r2, #14
 80032d2:	f57f aeff 	bpl.w	80030d4 <HAL_RCC_OscConfig+0x80>
 80032d6:	6862      	ldr	r2, [r4, #4]
 80032d8:	2a00      	cmp	r2, #0
 80032da:	f47f aefb 	bne.w	80030d4 <HAL_RCC_OscConfig+0x80>
        return HAL_ERROR;
 80032de:	2001      	movs	r0, #1
}
 80032e0:	b003      	add	sp, #12
 80032e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80032e6:	bf00      	nop
 80032e8:	40023800 	.word	0x40023800
 80032ec:	42470000 	.word	0x42470000
 80032f0:	40007000 	.word	0x40007000
 80032f4:	08006c78 	.word	0x08006c78
 80032f8:	20000014 	.word	0x20000014
 80032fc:	2000001c 	.word	0x2000001c
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003300:	2e00      	cmp	r6, #0
 8003302:	f47f aeef 	bne.w	80030e4 <HAL_RCC_OscConfig+0x90>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003306:	4a81      	ldr	r2, [pc, #516]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
 8003308:	6812      	ldr	r2, [r2, #0]
 800330a:	0792      	lsls	r2, r2, #30
 800330c:	d502      	bpl.n	8003314 <HAL_RCC_OscConfig+0x2c0>
 800330e:	68e2      	ldr	r2, [r4, #12]
 8003310:	2a01      	cmp	r2, #1
 8003312:	d1e4      	bne.n	80032de <HAL_RCC_OscConfig+0x28a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003314:	497d      	ldr	r1, [pc, #500]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
 8003316:	6920      	ldr	r0, [r4, #16]
 8003318:	684a      	ldr	r2, [r1, #4]
 800331a:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 800331e:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003322:	604a      	str	r2, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003324:	06d9      	lsls	r1, r3, #27
 8003326:	f57f af22 	bpl.w	800316e <HAL_RCC_OscConfig+0x11a>
 800332a:	e6fa      	b.n	8003122 <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800332c:	4f77      	ldr	r7, [pc, #476]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800332e:	f241 3988 	movw	r9, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003332:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003334:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003338:	637b      	str	r3, [r7, #52]	; 0x34
 800333a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800333c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003340:	637b      	str	r3, [r7, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003342:	f7fe ff5f 	bl	8002204 <HAL_GetTick>
 8003346:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003348:	e005      	b.n	8003356 <HAL_RCC_OscConfig+0x302>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800334a:	f7fe ff5b 	bl	8002204 <HAL_GetTick>
 800334e:	eba0 0008 	sub.w	r0, r0, r8
 8003352:	4548      	cmp	r0, r9
 8003354:	d817      	bhi.n	8003386 <HAL_RCC_OscConfig+0x332>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003358:	0598      	lsls	r0, r3, #22
 800335a:	d4f6      	bmi.n	800334a <HAL_RCC_OscConfig+0x2f6>
    if(pwrclkchanged == SET)
 800335c:	2e00      	cmp	r6, #0
 800335e:	f43f af5d 	beq.w	800321c <HAL_RCC_OscConfig+0x1c8>
 8003362:	e0a6      	b.n	80034b2 <HAL_RCC_OscConfig+0x45e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800336a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800336c:	f7fe ff4a 	bl	8002204 <HAL_GetTick>
 8003370:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	05da      	lsls	r2, r3, #23
 8003376:	f53f af29 	bmi.w	80031cc <HAL_RCC_OscConfig+0x178>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800337a:	f7fe ff43 	bl	8002204 <HAL_GetTick>
 800337e:	eba0 0008 	sub.w	r0, r0, r8
 8003382:	2864      	cmp	r0, #100	; 0x64
 8003384:	d9f5      	bls.n	8003372 <HAL_RCC_OscConfig+0x31e>
            return HAL_TIMEOUT;
 8003386:	2003      	movs	r0, #3
}
 8003388:	b003      	add	sp, #12
 800338a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800338e:	4f5f      	ldr	r7, [pc, #380]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003396:	603b      	str	r3, [r7, #0]
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800339e:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 80033a0:	f7fe ff30 	bl	8002204 <HAL_GetTick>
 80033a4:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033a6:	e005      	b.n	80033b4 <HAL_RCC_OscConfig+0x360>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033a8:	f7fe ff2c 	bl	8002204 <HAL_GetTick>
 80033ac:	eba0 0008 	sub.w	r0, r0, r8
 80033b0:	2864      	cmp	r0, #100	; 0x64
 80033b2:	d8e8      	bhi.n	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	0398      	lsls	r0, r3, #14
 80033b8:	d4f6      	bmi.n	80033a8 <HAL_RCC_OscConfig+0x354>
 80033ba:	e68a      	b.n	80030d2 <HAL_RCC_OscConfig+0x7e>
      __HAL_RCC_LSI_DISABLE();
 80033bc:	4a54      	ldr	r2, [pc, #336]	; (8003510 <HAL_RCC_OscConfig+0x4bc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033be:	4f53      	ldr	r7, [pc, #332]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
      __HAL_RCC_LSI_DISABLE();
 80033c0:	f8c2 3680 	str.w	r3, [r2, #1664]	; 0x680
      tickstart = HAL_GetTick();
 80033c4:	f7fe ff1e 	bl	8002204 <HAL_GetTick>
 80033c8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033ca:	e004      	b.n	80033d6 <HAL_RCC_OscConfig+0x382>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033cc:	f7fe ff1a 	bl	8002204 <HAL_GetTick>
 80033d0:	1b80      	subs	r0, r0, r6
 80033d2:	2802      	cmp	r0, #2
 80033d4:	d8d7      	bhi.n	8003386 <HAL_RCC_OscConfig+0x332>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80033d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033d8:	079b      	lsls	r3, r3, #30
 80033da:	d4f7      	bmi.n	80033cc <HAL_RCC_OscConfig+0x378>
 80033dc:	e6df      	b.n	800319e <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_HSI_DISABLE();
 80033de:	4a4c      	ldr	r2, [pc, #304]	; (8003510 <HAL_RCC_OscConfig+0x4bc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033e0:	4f4a      	ldr	r7, [pc, #296]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
        __HAL_RCC_HSI_DISABLE();
 80033e2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80033e4:	f7fe ff0e 	bl	8002204 <HAL_GetTick>
 80033e8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033ea:	e004      	b.n	80033f6 <HAL_RCC_OscConfig+0x3a2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80033ec:	f7fe ff0a 	bl	8002204 <HAL_GetTick>
 80033f0:	1b80      	subs	r0, r0, r6
 80033f2:	2802      	cmp	r0, #2
 80033f4:	d8c7      	bhi.n	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	0798      	lsls	r0, r3, #30
 80033fa:	d4f7      	bmi.n	80033ec <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80033fc:	6823      	ldr	r3, [r4, #0]
 80033fe:	e68e      	b.n	800311e <HAL_RCC_OscConfig+0xca>
    FlagStatus       pwrclkchanged = RESET;
 8003400:	2600      	movs	r6, #0
 8003402:	e6de      	b.n	80031c2 <HAL_RCC_OscConfig+0x16e>
        __HAL_RCC_MSI_DISABLE();
 8003404:	4a42      	ldr	r2, [pc, #264]	; (8003510 <HAL_RCC_OscConfig+0x4bc>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003406:	4f41      	ldr	r7, [pc, #260]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
        __HAL_RCC_MSI_DISABLE();
 8003408:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800340a:	f7fe fefb 	bl	8002204 <HAL_GetTick>
 800340e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8003410:	e004      	b.n	800341c <HAL_RCC_OscConfig+0x3c8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003412:	f7fe fef7 	bl	8002204 <HAL_GetTick>
 8003416:	1b80      	subs	r0, r0, r6
 8003418:	2802      	cmp	r0, #2
 800341a:	d8b4      	bhi.n	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	0598      	lsls	r0, r3, #22
 8003420:	d4f7      	bmi.n	8003412 <HAL_RCC_OscConfig+0x3be>
 8003422:	e74e      	b.n	80032c2 <HAL_RCC_OscConfig+0x26e>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003424:	6873      	ldr	r3, [r6, #4]
 8003426:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 800342a:	4303      	orrs	r3, r0
 800342c:	6073      	str	r3, [r6, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800342e:	6873      	ldr	r3, [r6, #4]
 8003430:	69e2      	ldr	r2, [r4, #28]
 8003432:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003436:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800343a:	6073      	str	r3, [r6, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800343c:	f7ff fdc8 	bl	8002fd0 <RCC_SetFlashLatencyFromMSIRange>
 8003440:	2800      	cmp	r0, #0
 8003442:	f47f af4c 	bne.w	80032de <HAL_RCC_OscConfig+0x28a>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003446:	6a23      	ldr	r3, [r4, #32]
 8003448:	e726      	b.n	8003298 <HAL_RCC_OscConfig+0x244>
    return HAL_ERROR;
 800344a:	2001      	movs	r0, #1
}
 800344c:	4770      	bx	lr
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800344e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	e629      	b.n	80030b2 <HAL_RCC_OscConfig+0x5e>
        __HAL_RCC_PLL_DISABLE();
 800345e:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003460:	f7fe fed0 	bl	8002204 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003464:	4e29      	ldr	r6, [pc, #164]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
        tickstart = HAL_GetTick();
 8003466:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003468:	e004      	b.n	8003474 <HAL_RCC_OscConfig+0x420>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800346a:	f7fe fecb 	bl	8002204 <HAL_GetTick>
 800346e:	1b40      	subs	r0, r0, r5
 8003470:	2802      	cmp	r0, #2
 8003472:	d888      	bhi.n	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003474:	6833      	ldr	r3, [r6, #0]
 8003476:	0199      	lsls	r1, r3, #6
 8003478:	d4f7      	bmi.n	800346a <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800347a:	e9d4 310a 	ldrd	r3, r1, [r4, #40]	; 0x28
 800347e:	430b      	orrs	r3, r1
        __HAL_RCC_PLL_ENABLE();
 8003480:	2101      	movs	r1, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003482:	68b2      	ldr	r2, [r6, #8]
 8003484:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003486:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 800348a:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 800348c:	4a20      	ldr	r2, [pc, #128]	; (8003510 <HAL_RCC_OscConfig+0x4bc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800348e:	4303      	orrs	r3, r0
 8003490:	60b3      	str	r3, [r6, #8]
        __HAL_RCC_PLL_ENABLE();
 8003492:	6611      	str	r1, [r2, #96]	; 0x60
        tickstart = HAL_GetTick();
 8003494:	f7fe feb6 	bl	8002204 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003498:	4d1c      	ldr	r5, [pc, #112]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
        tickstart = HAL_GetTick();
 800349a:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800349c:	e005      	b.n	80034aa <HAL_RCC_OscConfig+0x456>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800349e:	f7fe feb1 	bl	8002204 <HAL_GetTick>
 80034a2:	1b00      	subs	r0, r0, r4
 80034a4:	2802      	cmp	r0, #2
 80034a6:	f63f af6e 	bhi.w	8003386 <HAL_RCC_OscConfig+0x332>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034aa:	682b      	ldr	r3, [r5, #0]
 80034ac:	019a      	lsls	r2, r3, #6
 80034ae:	d5f6      	bpl.n	800349e <HAL_RCC_OscConfig+0x44a>
 80034b0:	e6ce      	b.n	8003250 <HAL_RCC_OscConfig+0x1fc>
      __HAL_RCC_PWR_CLK_DISABLE();
 80034b2:	4a16      	ldr	r2, [pc, #88]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
 80034b4:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80034b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034ba:	6253      	str	r3, [r2, #36]	; 0x24
 80034bc:	e6ae      	b.n	800321c <HAL_RCC_OscConfig+0x1c8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034be:	4a13      	ldr	r2, [pc, #76]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
 80034c0:	6b53      	ldr	r3, [r2, #52]	; 0x34
 80034c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034c6:	6353      	str	r3, [r2, #52]	; 0x34
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80034c8:	e693      	b.n	80031f2 <HAL_RCC_OscConfig+0x19e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034ca:	2801      	cmp	r0, #1
 80034cc:	f43f aec1 	beq.w	8003252 <HAL_RCC_OscConfig+0x1fe>
        pll_config = RCC->CFGR;
 80034d0:	4b0e      	ldr	r3, [pc, #56]	; (800350c <HAL_RCC_OscConfig+0x4b8>)
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        pll_config = RCC->CFGR;
 80034d4:	689b      	ldr	r3, [r3, #8]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034d6:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 80034da:	4291      	cmp	r1, r2
 80034dc:	f47f aeff 	bne.w	80032de <HAL_RCC_OscConfig+0x28a>
 80034e0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80034e2:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034e6:	4291      	cmp	r1, r2
 80034e8:	f47f aef9 	bne.w	80032de <HAL_RCC_OscConfig+0x28a>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80034ec:	6b20      	ldr	r0, [r4, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80034ee:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
        return HAL_ERROR;
 80034f2:	1a18      	subs	r0, r3, r0
 80034f4:	bf18      	it	ne
 80034f6:	2001      	movne	r0, #1
 80034f8:	e6ab      	b.n	8003252 <HAL_RCC_OscConfig+0x1fe>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034fe:	635a      	str	r2, [r3, #52]	; 0x34
 8003500:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003502:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003506:	635a      	str	r2, [r3, #52]	; 0x34
 8003508:	e673      	b.n	80031f2 <HAL_RCC_OscConfig+0x19e>
 800350a:	bf00      	nop
 800350c:	40023800 	.word	0x40023800
 8003510:	42470000 	.word	0x42470000

08003514 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003514:	2800      	cmp	r0, #0
 8003516:	f000 80c2 	beq.w	800369e <HAL_RCC_ClockConfig+0x18a>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800351a:	4a7c      	ldr	r2, [pc, #496]	; (800370c <HAL_RCC_ClockConfig+0x1f8>)
{
 800351c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003520:	6813      	ldr	r3, [r2, #0]
 8003522:	4604      	mov	r4, r0
 8003524:	f003 0301 	and.w	r3, r3, #1
 8003528:	428b      	cmp	r3, r1
 800352a:	460d      	mov	r5, r1
 800352c:	d213      	bcs.n	8003556 <HAL_RCC_ClockConfig+0x42>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800352e:	2901      	cmp	r1, #1
 8003530:	d103      	bne.n	800353a <HAL_RCC_ClockConfig+0x26>
 8003532:	6813      	ldr	r3, [r2, #0]
 8003534:	f043 0304 	orr.w	r3, r3, #4
 8003538:	6013      	str	r3, [r2, #0]
 800353a:	4a74      	ldr	r2, [pc, #464]	; (800370c <HAL_RCC_ClockConfig+0x1f8>)
 800353c:	6813      	ldr	r3, [r2, #0]
 800353e:	f023 0301 	bic.w	r3, r3, #1
 8003542:	432b      	orrs	r3, r5
 8003544:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003546:	6813      	ldr	r3, [r2, #0]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	42ab      	cmp	r3, r5
 800354e:	d002      	beq.n	8003556 <HAL_RCC_ClockConfig+0x42>
    return HAL_ERROR;
 8003550:	2001      	movs	r0, #1
}
 8003552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003556:	6823      	ldr	r3, [r4, #0]
 8003558:	0799      	lsls	r1, r3, #30
 800355a:	d506      	bpl.n	800356a <HAL_RCC_ClockConfig+0x56>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800355c:	496c      	ldr	r1, [pc, #432]	; (8003710 <HAL_RCC_ClockConfig+0x1fc>)
 800355e:	68a0      	ldr	r0, [r4, #8]
 8003560:	688a      	ldr	r2, [r1, #8]
 8003562:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003566:	4302      	orrs	r2, r0
 8003568:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800356a:	07da      	lsls	r2, r3, #31
 800356c:	d529      	bpl.n	80035c2 <HAL_RCC_ClockConfig+0xae>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800356e:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003570:	4b67      	ldr	r3, [pc, #412]	; (8003710 <HAL_RCC_ClockConfig+0x1fc>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003572:	2a02      	cmp	r2, #2
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003574:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003576:	f000 808e 	beq.w	8003696 <HAL_RCC_ClockConfig+0x182>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800357a:	2a03      	cmp	r2, #3
 800357c:	f000 8085 	beq.w	800368a <HAL_RCC_ClockConfig+0x176>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003580:	2a01      	cmp	r2, #1
 8003582:	f000 80be 	beq.w	8003702 <HAL_RCC_ClockConfig+0x1ee>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003586:	0598      	lsls	r0, r3, #22
 8003588:	d5e2      	bpl.n	8003550 <HAL_RCC_ClockConfig+0x3c>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800358a:	4e61      	ldr	r6, [pc, #388]	; (8003710 <HAL_RCC_ClockConfig+0x1fc>)
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800358c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003590:	68b3      	ldr	r3, [r6, #8]
 8003592:	f023 0303 	bic.w	r3, r3, #3
 8003596:	4313      	orrs	r3, r2
 8003598:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800359a:	f7fe fe33 	bl	8002204 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800359e:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80035a0:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d055      	beq.n	8003652 <HAL_RCC_ClockConfig+0x13e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035a6:	2b03      	cmp	r3, #3
 80035a8:	d05e      	beq.n	8003668 <HAL_RCC_ClockConfig+0x154>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d105      	bne.n	80035ba <HAL_RCC_ClockConfig+0xa6>
 80035ae:	e066      	b.n	800367e <HAL_RCC_ClockConfig+0x16a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b0:	f7fe fe28 	bl	8002204 <HAL_GetTick>
 80035b4:	1bc0      	subs	r0, r0, r7
 80035b6:	4540      	cmp	r0, r8
 80035b8:	d873      	bhi.n	80036a2 <HAL_RCC_ClockConfig+0x18e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80035ba:	68b3      	ldr	r3, [r6, #8]
 80035bc:	f013 0f0c 	tst.w	r3, #12
 80035c0:	d1f6      	bne.n	80035b0 <HAL_RCC_ClockConfig+0x9c>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035c2:	4a52      	ldr	r2, [pc, #328]	; (800370c <HAL_RCC_ClockConfig+0x1f8>)
 80035c4:	6813      	ldr	r3, [r2, #0]
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	42ab      	cmp	r3, r5
 80035cc:	d906      	bls.n	80035dc <HAL_RCC_ClockConfig+0xc8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ce:	6813      	ldr	r3, [r2, #0]
 80035d0:	f023 0301 	bic.w	r3, r3, #1
 80035d4:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d6:	6813      	ldr	r3, [r2, #0]
 80035d8:	07da      	lsls	r2, r3, #31
 80035da:	d4b9      	bmi.n	8003550 <HAL_RCC_ClockConfig+0x3c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035dc:	6823      	ldr	r3, [r4, #0]
 80035de:	0759      	lsls	r1, r3, #29
 80035e0:	d506      	bpl.n	80035f0 <HAL_RCC_ClockConfig+0xdc>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035e2:	494b      	ldr	r1, [pc, #300]	; (8003710 <HAL_RCC_ClockConfig+0x1fc>)
 80035e4:	68e0      	ldr	r0, [r4, #12]
 80035e6:	688a      	ldr	r2, [r1, #8]
 80035e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80035ec:	4302      	orrs	r2, r0
 80035ee:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035f0:	071b      	lsls	r3, r3, #28
 80035f2:	d420      	bmi.n	8003636 <HAL_RCC_ClockConfig+0x122>
  tmpreg = RCC->CFGR;
 80035f4:	4946      	ldr	r1, [pc, #280]	; (8003710 <HAL_RCC_ClockConfig+0x1fc>)
 80035f6:	688a      	ldr	r2, [r1, #8]
  switch (tmpreg & RCC_CFGR_SWS)
 80035f8:	f002 030c 	and.w	r3, r2, #12
 80035fc:	2b08      	cmp	r3, #8
 80035fe:	d065      	beq.n	80036cc <HAL_RCC_ClockConfig+0x1b8>
 8003600:	2b0c      	cmp	r3, #12
 8003602:	d050      	beq.n	80036a6 <HAL_RCC_ClockConfig+0x192>
 8003604:	2b04      	cmp	r3, #4
 8003606:	d044      	beq.n	8003692 <HAL_RCC_ClockConfig+0x17e>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003608:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800360c:	684b      	ldr	r3, [r1, #4]
 800360e:	f3c3 3342 	ubfx	r3, r3, #13, #3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003612:	3301      	adds	r3, #1
 8003614:	4098      	lsls	r0, r3
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003616:	4b3e      	ldr	r3, [pc, #248]	; (8003710 <HAL_RCC_ClockConfig+0x1fc>)
 8003618:	4a3e      	ldr	r2, [pc, #248]	; (8003714 <HAL_RCC_ClockConfig+0x200>)
 800361a:	689b      	ldr	r3, [r3, #8]
  status = HAL_InitTick(uwTickPrio);
 800361c:	493e      	ldr	r1, [pc, #248]	; (8003718 <HAL_RCC_ClockConfig+0x204>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800361e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003622:	5cd3      	ldrb	r3, [r2, r3]
 8003624:	4a3d      	ldr	r2, [pc, #244]	; (800371c <HAL_RCC_ClockConfig+0x208>)
 8003626:	fa20 f303 	lsr.w	r3, r0, r3
}
 800362a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 800362e:	6808      	ldr	r0, [r1, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003630:	6013      	str	r3, [r2, #0]
  status = HAL_InitTick(uwTickPrio);
 8003632:	f7fe bda5 	b.w	8002180 <HAL_InitTick>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003636:	4a36      	ldr	r2, [pc, #216]	; (8003710 <HAL_RCC_ClockConfig+0x1fc>)
 8003638:	6921      	ldr	r1, [r4, #16]
 800363a:	6893      	ldr	r3, [r2, #8]
 800363c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003640:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003644:	6093      	str	r3, [r2, #8]
 8003646:	e7d5      	b.n	80035f4 <HAL_RCC_ClockConfig+0xe0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003648:	f7fe fddc 	bl	8002204 <HAL_GetTick>
 800364c:	1bc3      	subs	r3, r0, r7
 800364e:	4543      	cmp	r3, r8
 8003650:	d827      	bhi.n	80036a2 <HAL_RCC_ClockConfig+0x18e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003652:	68b3      	ldr	r3, [r6, #8]
 8003654:	f003 030c 	and.w	r3, r3, #12
 8003658:	2b08      	cmp	r3, #8
 800365a:	d1f5      	bne.n	8003648 <HAL_RCC_ClockConfig+0x134>
 800365c:	e7b1      	b.n	80035c2 <HAL_RCC_ClockConfig+0xae>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800365e:	f7fe fdd1 	bl	8002204 <HAL_GetTick>
 8003662:	1bc0      	subs	r0, r0, r7
 8003664:	4540      	cmp	r0, r8
 8003666:	d81c      	bhi.n	80036a2 <HAL_RCC_ClockConfig+0x18e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003668:	68b3      	ldr	r3, [r6, #8]
 800366a:	f003 030c 	and.w	r3, r3, #12
 800366e:	2b0c      	cmp	r3, #12
 8003670:	d1f5      	bne.n	800365e <HAL_RCC_ClockConfig+0x14a>
 8003672:	e7a6      	b.n	80035c2 <HAL_RCC_ClockConfig+0xae>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003674:	f7fe fdc6 	bl	8002204 <HAL_GetTick>
 8003678:	1bc0      	subs	r0, r0, r7
 800367a:	4540      	cmp	r0, r8
 800367c:	d811      	bhi.n	80036a2 <HAL_RCC_ClockConfig+0x18e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800367e:	68b3      	ldr	r3, [r6, #8]
 8003680:	f003 030c 	and.w	r3, r3, #12
 8003684:	2b04      	cmp	r3, #4
 8003686:	d1f5      	bne.n	8003674 <HAL_RCC_ClockConfig+0x160>
 8003688:	e79b      	b.n	80035c2 <HAL_RCC_ClockConfig+0xae>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800368a:	019f      	lsls	r7, r3, #6
 800368c:	f53f af7d 	bmi.w	800358a <HAL_RCC_ClockConfig+0x76>
 8003690:	e75e      	b.n	8003550 <HAL_RCC_ClockConfig+0x3c>
      sysclockfreq = HSI_VALUE;
 8003692:	4823      	ldr	r0, [pc, #140]	; (8003720 <HAL_RCC_ClockConfig+0x20c>)
 8003694:	e7bf      	b.n	8003616 <HAL_RCC_ClockConfig+0x102>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003696:	039b      	lsls	r3, r3, #14
 8003698:	f53f af77 	bmi.w	800358a <HAL_RCC_ClockConfig+0x76>
 800369c:	e758      	b.n	8003550 <HAL_RCC_ClockConfig+0x3c>
    return HAL_ERROR;
 800369e:	2001      	movs	r0, #1
}
 80036a0:	4770      	bx	lr
          return HAL_TIMEOUT;
 80036a2:	2003      	movs	r0, #3
 80036a4:	e755      	b.n	8003552 <HAL_RCC_ClockConfig+0x3e>
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036a6:	688b      	ldr	r3, [r1, #8]
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80036a8:	481e      	ldr	r0, [pc, #120]	; (8003724 <HAL_RCC_ClockConfig+0x210>)
 80036aa:	f3c2 4183 	ubfx	r1, r2, #18, #4
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036ae:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80036b2:	f3c2 5281 	ubfx	r2, r2, #22, #2
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80036b6:	5c40      	ldrb	r0, [r0, r1]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80036b8:	f102 0201 	add.w	r2, r2, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036bc:	d008      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x1bc>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80036be:	491a      	ldr	r1, [pc, #104]	; (8003728 <HAL_RCC_ClockConfig+0x214>)
 80036c0:	2300      	movs	r3, #0
 80036c2:	fba0 0101 	umull	r0, r1, r0, r1
 80036c6:	f7fd fceb 	bl	80010a0 <__aeabi_uldivmod>
 80036ca:	e7a4      	b.n	8003616 <HAL_RCC_ClockConfig+0x102>
  switch (tmpreg & RCC_CFGR_SWS)
 80036cc:	4816      	ldr	r0, [pc, #88]	; (8003728 <HAL_RCC_ClockConfig+0x214>)
 80036ce:	e7a2      	b.n	8003616 <HAL_RCC_ClockConfig+0x102>
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80036d0:	0141      	lsls	r1, r0, #5
 80036d2:	1a0d      	subs	r5, r1, r0
 80036d4:	eb66 0606 	sbc.w	r6, r6, r6
 80036d8:	01b4      	lsls	r4, r6, #6
 80036da:	01a9      	lsls	r1, r5, #6
 80036dc:	1b49      	subs	r1, r1, r5
 80036de:	ea44 6495 	orr.w	r4, r4, r5, lsr #26
 80036e2:	eb64 0406 	sbc.w	r4, r4, r6
 80036e6:	00e4      	lsls	r4, r4, #3
 80036e8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80036ec:	00c9      	lsls	r1, r1, #3
 80036ee:	1809      	adds	r1, r1, r0
 80036f0:	f144 0400 	adc.w	r4, r4, #0
 80036f4:	02a4      	lsls	r4, r4, #10
 80036f6:	0288      	lsls	r0, r1, #10
 80036f8:	ea44 5191 	orr.w	r1, r4, r1, lsr #22
 80036fc:	f7fd fcd0 	bl	80010a0 <__aeabi_uldivmod>
 8003700:	e789      	b.n	8003616 <HAL_RCC_ClockConfig+0x102>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003702:	079e      	lsls	r6, r3, #30
 8003704:	f53f af41 	bmi.w	800358a <HAL_RCC_ClockConfig+0x76>
 8003708:	e722      	b.n	8003550 <HAL_RCC_ClockConfig+0x3c>
 800370a:	bf00      	nop
 800370c:	40023c00 	.word	0x40023c00
 8003710:	40023800 	.word	0x40023800
 8003714:	08006c78 	.word	0x08006c78
 8003718:	2000001c 	.word	0x2000001c
 800371c:	20000014 	.word	0x20000014
 8003720:	00f42400 	.word	0x00f42400
 8003724:	08006c90 	.word	0x08006c90
 8003728:	016e3600 	.word	0x016e3600

0800372c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800372c:	4b04      	ldr	r3, [pc, #16]	; (8003740 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 800372e:	4a05      	ldr	r2, [pc, #20]	; (8003744 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	4905      	ldr	r1, [pc, #20]	; (8003748 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003734:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8003738:	5ccb      	ldrb	r3, [r1, r3]
 800373a:	6810      	ldr	r0, [r2, #0]
}
 800373c:	40d8      	lsrs	r0, r3
 800373e:	4770      	bx	lr
 8003740:	40023800 	.word	0x40023800
 8003744:	20000014 	.word	0x20000014
 8003748:	08006c88 	.word	0x08006c88

0800374c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800374c:	4b04      	ldr	r3, [pc, #16]	; (8003760 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 800374e:	4a05      	ldr	r2, [pc, #20]	; (8003764 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	4905      	ldr	r1, [pc, #20]	; (8003768 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003754:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8003758:	5ccb      	ldrb	r3, [r1, r3]
 800375a:	6810      	ldr	r0, [r2, #0]
}
 800375c:	40d8      	lsrs	r0, r3
 800375e:	4770      	bx	lr
 8003760:	40023800 	.word	0x40023800
 8003764:	20000014 	.word	0x20000014
 8003768:	08006c88 	.word	0x08006c88

0800376c <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 800376c:	2800      	cmp	r0, #0
 800376e:	f000 8081 	beq.w	8003874 <HAL_UART_Init+0x108>
{
 8003772:	b570      	push	{r4, r5, r6, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003774:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003778:	4604      	mov	r4, r0
 800377a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800377e:	2b00      	cmp	r3, #0
 8003780:	d070      	beq.n	8003864 <HAL_UART_Init+0xf8>
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003782:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  huart->gState = HAL_UART_STATE_BUSY;
 8003786:	2124      	movs	r1, #36	; 0x24
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003788:	6920      	ldr	r0, [r4, #16]
  __HAL_UART_DISABLE(huart);
 800378a:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800378c:	4302      	orrs	r2, r0
 800378e:	6960      	ldr	r0, [r4, #20]
  huart->gState = HAL_UART_STATE_BUSY;
 8003790:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003794:	4302      	orrs	r2, r0
 8003796:	69e0      	ldr	r0, [r4, #28]
 8003798:	4302      	orrs	r2, r0
  __HAL_UART_DISABLE(huart);
 800379a:	68d8      	ldr	r0, [r3, #12]
 800379c:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
 80037a0:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037a2:	6919      	ldr	r1, [r3, #16]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037a4:	69a0      	ldr	r0, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80037a6:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 80037aa:	4329      	orrs	r1, r5
 80037ac:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 80037ae:	68d9      	ldr	r1, [r3, #12]
 80037b0:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
 80037b4:	f021 010c 	bic.w	r1, r1, #12
 80037b8:	430a      	orrs	r2, r1
 80037ba:	60da      	str	r2, [r3, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037bc:	695a      	ldr	r2, [r3, #20]


  if((huart->Instance == USART1))
 80037be:	492e      	ldr	r1, [pc, #184]	; (8003878 <HAL_UART_Init+0x10c>)
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037c0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80037c4:	4302      	orrs	r2, r0
  if((huart->Instance == USART1))
 80037c6:	428b      	cmp	r3, r1
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037c8:	615a      	str	r2, [r3, #20]
  if((huart->Instance == USART1))
 80037ca:	d050      	beq.n	800386e <HAL_UART_Init+0x102>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80037cc:	f7ff ffae 	bl	800372c <HAL_RCC_GetPCLK1Freq>
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037d0:	69e3      	ldr	r3, [r4, #28]
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037d2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80037da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80037de:	6863      	ldr	r3, [r4, #4]
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80037e0:	d027      	beq.n	8003832 <HAL_UART_Init+0xc6>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80037e8:	2564      	movs	r5, #100	; 0x64
 80037ea:	4824      	ldr	r0, [pc, #144]	; (800387c <HAL_UART_Init+0x110>)
 80037ec:	6822      	ldr	r2, [r4, #0]
 80037ee:	fba0 6103 	umull	r6, r1, r0, r3
 80037f2:	0949      	lsrs	r1, r1, #5
 80037f4:	fb05 3311 	mls	r3, r5, r1, r3
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	3332      	adds	r3, #50	; 0x32
 80037fc:	fba0 0303 	umull	r0, r3, r0, r3
 8003800:	0109      	lsls	r1, r1, #4
 8003802:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 8003806:	6093      	str	r3, [r2, #8]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003808:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 800380a:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800380c:	6913      	ldr	r3, [r2, #16]
  return HAL_OK;
 800380e:	4628      	mov	r0, r5
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003810:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003814:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003816:	6953      	ldr	r3, [r2, #20]
 8003818:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800381c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800381e:	68d3      	ldr	r3, [r2, #12]
 8003820:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003824:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003826:	6425      	str	r5, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003828:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800382c:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
}
 8003830:	bd70      	pop	{r4, r5, r6, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	fbb0 f0f3 	udiv	r0, r0, r3
 8003838:	2364      	movs	r3, #100	; 0x64
 800383a:	4e10      	ldr	r6, [pc, #64]	; (800387c <HAL_UART_Init+0x110>)
 800383c:	6822      	ldr	r2, [r4, #0]
 800383e:	fba6 5100 	umull	r5, r1, r6, r0
 8003842:	094d      	lsrs	r5, r1, #5
 8003844:	fb03 0315 	mls	r3, r3, r5, r0
 8003848:	00db      	lsls	r3, r3, #3
 800384a:	3332      	adds	r3, #50	; 0x32
 800384c:	fba6 1303 	umull	r1, r3, r6, r3
 8003850:	f3c3 1142 	ubfx	r1, r3, #5, #3
 8003854:	091b      	lsrs	r3, r3, #4
 8003856:	eb01 1105 	add.w	r1, r1, r5, lsl #4
 800385a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800385e:	440b      	add	r3, r1
 8003860:	6093      	str	r3, [r2, #8]
 8003862:	e7d1      	b.n	8003808 <HAL_UART_Init+0x9c>
    huart->Lock = HAL_UNLOCKED;
 8003864:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8003868:	f7fe fb68 	bl	8001f3c <HAL_UART_MspInit>
 800386c:	e789      	b.n	8003782 <HAL_UART_Init+0x16>
    pclk = HAL_RCC_GetPCLK2Freq();
 800386e:	f7ff ff6d 	bl	800374c <HAL_RCC_GetPCLK2Freq>
 8003872:	e7ad      	b.n	80037d0 <HAL_UART_Init+0x64>
    return HAL_ERROR;
 8003874:	2001      	movs	r0, #1
}
 8003876:	4770      	bx	lr
 8003878:	40013800 	.word	0x40013800
 800387c:	51eb851f 	.word	0x51eb851f

08003880 <HAL_UART_Transmit_DMA>:
{
 8003880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003882:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003884:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
 8003888:	2820      	cmp	r0, #32
 800388a:	d12d      	bne.n	80038e8 <HAL_UART_Transmit_DMA+0x68>
    if ((pData == NULL) || (Size == 0U))
 800388c:	b351      	cbz	r1, 80038e4 <HAL_UART_Transmit_DMA+0x64>
 800388e:	b34a      	cbz	r2, 80038e4 <HAL_UART_Transmit_DMA+0x64>
    __HAL_LOCK(huart);
 8003890:	f894 003c 	ldrb.w	r0, [r4, #60]	; 0x3c
 8003894:	2801      	cmp	r0, #1
 8003896:	d027      	beq.n	80038e8 <HAL_UART_Transmit_DMA+0x68>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003898:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 800389a:	f04f 0e01 	mov.w	lr, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800389e:	f04f 0c21 	mov.w	ip, #33	; 0x21
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80038a2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80038a4:	4f11      	ldr	r7, [pc, #68]	; (80038ec <HAL_UART_Transmit_DMA+0x6c>)
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80038a6:	4e12      	ldr	r6, [pc, #72]	; (80038f0 <HAL_UART_Transmit_DMA+0x70>)
    huart->TxXferCount = Size;
 80038a8:	84e2      	strh	r2, [r4, #38]	; 0x26
    huart->TxXferSize = Size;
 80038aa:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038ac:	6425      	str	r5, [r4, #64]	; 0x40
    huart->pTxBuffPtr = pData;
 80038ae:	6221      	str	r1, [r4, #32]
    __HAL_LOCK(huart);
 80038b0:	f884 e03c 	strb.w	lr, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80038b4:	f884 c03d 	strb.w	ip, [r4, #61]	; 0x3d
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80038b8:	4613      	mov	r3, r2
 80038ba:	6822      	ldr	r2, [r4, #0]
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80038bc:	e9c0 760a 	strd	r7, r6, [r0, #40]	; 0x28
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80038c0:	4e0c      	ldr	r6, [pc, #48]	; (80038f4 <HAL_UART_Transmit_DMA+0x74>)
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80038c2:	3204      	adds	r2, #4
    huart->hdmatx->XferAbortCallback = NULL;
 80038c4:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80038c6:	6306      	str	r6, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80038c8:	f7ff f92c 	bl	8002b24 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80038cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80038d0:	6823      	ldr	r3, [r4, #0]
    return HAL_OK;
 80038d2:	4628      	mov	r0, r5
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80038d4:	601a      	str	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 80038d6:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80038da:	695a      	ldr	r2, [r3, #20]
 80038dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80038e0:	615a      	str	r2, [r3, #20]
}
 80038e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80038e4:	2001      	movs	r0, #1
}
 80038e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80038e8:	2002      	movs	r0, #2
}
 80038ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80038ec:	08003999 	.word	0x08003999
 80038f0:	080039c5 	.word	0x080039c5
 80038f4:	080039d5 	.word	0x080039d5

080038f8 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 80038f8:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80038fc:	2b20      	cmp	r3, #32
 80038fe:	d13f      	bne.n	8003980 <HAL_UART_Receive_DMA+0x88>
    if ((pData == NULL) || (Size == 0U))
 8003900:	2900      	cmp	r1, #0
 8003902:	d03b      	beq.n	800397c <HAL_UART_Receive_DMA+0x84>
 8003904:	2a00      	cmp	r2, #0
 8003906:	d039      	beq.n	800397c <HAL_UART_Receive_DMA+0x84>
{
 8003908:	b5f0      	push	{r4, r5, r6, r7, lr}
    __HAL_LOCK(huart);
 800390a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800390e:	4604      	mov	r4, r0
 8003910:	2b01      	cmp	r3, #1
{
 8003912:	b083      	sub	sp, #12
    __HAL_LOCK(huart);
 8003914:	d036      	beq.n	8003984 <HAL_UART_Receive_DMA+0x8c>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003916:	2500      	movs	r5, #0
    __HAL_LOCK(huart);
 8003918:	f04f 0e01 	mov.w	lr, #1
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800391c:	f04f 0c22 	mov.w	ip, #34	; 0x22
  huart->pRxBuffPtr = pData;
 8003920:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 8003922:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003924:	4f19      	ldr	r7, [pc, #100]	; (800398c <HAL_UART_Receive_DMA+0x94>)
 8003926:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003928:	4e19      	ldr	r6, [pc, #100]	; (8003990 <HAL_UART_Receive_DMA+0x98>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800392a:	6325      	str	r5, [r4, #48]	; 0x30
    __HAL_LOCK(huart);
 800392c:	f884 e03c 	strb.w	lr, [r4, #60]	; 0x3c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003930:	6425      	str	r5, [r4, #64]	; 0x40
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003932:	4613      	mov	r3, r2
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003934:	f884 c03e 	strb.w	ip, [r4, #62]	; 0x3e
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003938:	460a      	mov	r2, r1
 800393a:	6821      	ldr	r1, [r4, #0]
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800393c:	e9c0 760a 	strd	r7, r6, [r0, #40]	; 0x28
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003940:	4e14      	ldr	r6, [pc, #80]	; (8003994 <HAL_UART_Receive_DMA+0x9c>)
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003942:	3104      	adds	r1, #4
  huart->hdmarx->XferAbortCallback = NULL;
 8003944:	6345      	str	r5, [r0, #52]	; 0x34
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003946:	6306      	str	r6, [r0, #48]	; 0x30
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003948:	f7ff f8ec 	bl	8002b24 <HAL_DMA_Start_IT>
    return(UART_Start_Receive_DMA(huart, pData, Size));
 800394c:	4628      	mov	r0, r5
  __HAL_UART_CLEAR_OREFLAG(huart);
 800394e:	6823      	ldr	r3, [r4, #0]
 8003950:	9501      	str	r5, [sp, #4]
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	9201      	str	r2, [sp, #4]
 8003956:	685a      	ldr	r2, [r3, #4]
  __HAL_UNLOCK(huart);
 8003958:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  __HAL_UART_CLEAR_OREFLAG(huart);
 800395c:	9201      	str	r2, [sp, #4]
 800395e:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003960:	68da      	ldr	r2, [r3, #12]
 8003962:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003966:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003968:	695a      	ldr	r2, [r3, #20]
 800396a:	f042 0201 	orr.w	r2, r2, #1
 800396e:	615a      	str	r2, [r3, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003970:	695a      	ldr	r2, [r3, #20]
 8003972:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003976:	615a      	str	r2, [r3, #20]
}
 8003978:	b003      	add	sp, #12
 800397a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800397c:	2001      	movs	r0, #1
}
 800397e:	4770      	bx	lr
    return HAL_BUSY;
 8003980:	2002      	movs	r0, #2
 8003982:	4770      	bx	lr
 8003984:	2002      	movs	r0, #2
}
 8003986:	b003      	add	sp, #12
 8003988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800398a:	bf00      	nop
 800398c:	08003a81 	.word	0x08003a81
 8003990:	08003a65 	.word	0x08003a65
 8003994:	080039d5 	.word	0x080039d5

08003998 <UART_DMATransmitCplt>:
{
 8003998:	b508      	push	{r3, lr}
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800399a:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800399c:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f013 0320 	ands.w	r3, r3, #32
 80039a4:	d10a      	bne.n	80039bc <UART_DMATransmitCplt+0x24>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80039a6:	6802      	ldr	r2, [r0, #0]
    huart->TxXferCount = 0x00U;
 80039a8:	84c3      	strh	r3, [r0, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80039aa:	6953      	ldr	r3, [r2, #20]
 80039ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039b0:	6153      	str	r3, [r2, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80039b2:	68d3      	ldr	r3, [r2, #12]
 80039b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039b8:	60d3      	str	r3, [r2, #12]
}
 80039ba:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 80039bc:	f7fe f88c 	bl	8001ad8 <HAL_UART_TxCpltCallback>
}
 80039c0:	bd08      	pop	{r3, pc}
 80039c2:	bf00      	nop

080039c4 <UART_DMATxHalfCplt>:
{
 80039c4:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 80039c6:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80039c8:	f7fe f884 	bl	8001ad4 <HAL_UART_TxHalfCpltCallback>
}
 80039cc:	bd08      	pop	{r3, pc}
 80039ce:	bf00      	nop

080039d0 <HAL_UART_ErrorCallback>:
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop

080039d4 <UART_DMAError>:
{
 80039d4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80039d6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80039d8:	6803      	ldr	r3, [r0, #0]
 80039da:	6959      	ldr	r1, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80039dc:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80039e0:	2a21      	cmp	r2, #33	; 0x21
 80039e2:	d00b      	beq.n	80039fc <UART_DMAError+0x28>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80039e4:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80039e6:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80039ea:	2a22      	cmp	r2, #34	; 0x22
 80039ec:	d016      	beq.n	8003a1c <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80039ee:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80039f0:	f043 0310 	orr.w	r3, r3, #16
 80039f4:	6403      	str	r3, [r0, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 80039f6:	f7ff ffeb 	bl	80039d0 <HAL_UART_ErrorCallback>
}
 80039fa:	bd08      	pop	{r3, pc}
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80039fc:	0609      	lsls	r1, r1, #24
 80039fe:	d5f1      	bpl.n	80039e4 <UART_DMAError+0x10>
    huart->TxXferCount = 0x00U;
 8003a00:	2200      	movs	r2, #0
  huart->gState = HAL_UART_STATE_READY;
 8003a02:	2120      	movs	r1, #32
    huart->TxXferCount = 0x00U;
 8003a04:	84c2      	strh	r2, [r0, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003a06:	68da      	ldr	r2, [r3, #12]
 8003a08:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003a0c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003a0e:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a12:	6959      	ldr	r1, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003a14:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8003a18:	2a22      	cmp	r2, #34	; 0x22
 8003a1a:	d1e8      	bne.n	80039ee <UART_DMAError+0x1a>
 8003a1c:	064a      	lsls	r2, r1, #25
 8003a1e:	d5e6      	bpl.n	80039ee <UART_DMAError+0x1a>
    huart->RxXferCount = 0x00U;
 8003a20:	2200      	movs	r2, #0
 8003a22:	85c2      	strh	r2, [r0, #46]	; 0x2e
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a24:	68da      	ldr	r2, [r3, #12]
 8003a26:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003a2a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a2c:	695a      	ldr	r2, [r3, #20]
 8003a2e:	f022 0201 	bic.w	r2, r2, #1
 8003a32:	615a      	str	r2, [r3, #20]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a34:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003a36:	2a01      	cmp	r2, #1
 8003a38:	d103      	bne.n	8003a42 <UART_DMAError+0x6e>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a3a:	68da      	ldr	r2, [r3, #12]
 8003a3c:	f022 0210 	bic.w	r2, r2, #16
 8003a40:	60da      	str	r2, [r3, #12]
  huart->RxState = HAL_UART_STATE_READY;
 8003a42:	2220      	movs	r2, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a44:	2300      	movs	r3, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003a46:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a4a:	6303      	str	r3, [r0, #48]	; 0x30
}
 8003a4c:	e7cf      	b.n	80039ee <UART_DMAError+0x1a>
 8003a4e:	bf00      	nop

08003a50 <UART_DMAAbortOnError>:
{
 8003a50:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8003a52:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a54:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003a56:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003a58:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003a5a:	f7ff ffb9 	bl	80039d0 <HAL_UART_ErrorCallback>
}
 8003a5e:	bd08      	pop	{r3, pc}

08003a60 <HAL_UARTEx_RxEventCallback>:
}
 8003a60:	4770      	bx	lr
 8003a62:	bf00      	nop

08003a64 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a64:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8003a66:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a68:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d002      	beq.n	8003a74 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 8003a6e:	f7fe f869 	bl	8001b44 <HAL_UART_RxHalfCpltCallback>
}
 8003a72:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8003a74:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003a76:	0849      	lsrs	r1, r1, #1
 8003a78:	f7ff fff2 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
}
 8003a7c:	bd08      	pop	{r3, pc}
 8003a7e:	bf00      	nop

08003a80 <UART_DMAReceiveCplt>:
{
 8003a80:	b508      	push	{r3, lr}
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a82:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a84:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f013 0320 	ands.w	r3, r3, #32
 8003a8c:	d113      	bne.n	8003ab6 <UART_DMAReceiveCplt+0x36>
    huart->RxState = HAL_UART_STATE_READY;
 8003a8e:	2120      	movs	r1, #32
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a90:	6802      	ldr	r2, [r0, #0]
    huart->RxXferCount = 0U;
 8003a92:	85c3      	strh	r3, [r0, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003a94:	68d3      	ldr	r3, [r2, #12]
 8003a96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a9a:	60d3      	str	r3, [r2, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a9c:	6953      	ldr	r3, [r2, #20]
 8003a9e:	f023 0301 	bic.w	r3, r3, #1
 8003aa2:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003aa4:	6953      	ldr	r3, [r2, #20]
 8003aa6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003aaa:	6153      	str	r3, [r2, #20]
    huart->RxState = HAL_UART_STATE_READY;
 8003aac:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ab0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d009      	beq.n	8003aca <UART_DMAReceiveCplt+0x4a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ab6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003ab8:	2b01      	cmp	r3, #1
 8003aba:	d002      	beq.n	8003ac2 <UART_DMAReceiveCplt+0x42>
    HAL_UART_RxCpltCallback(huart);
 8003abc:	f7fe f844 	bl	8001b48 <HAL_UART_RxCpltCallback>
}
 8003ac0:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ac2:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003ac4:	f7ff ffcc 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
}
 8003ac8:	bd08      	pop	{r3, pc}
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aca:	68d3      	ldr	r3, [r2, #12]
 8003acc:	f023 0310 	bic.w	r3, r3, #16
 8003ad0:	60d3      	str	r3, [r2, #12]
 8003ad2:	e7f0      	b.n	8003ab6 <UART_DMAReceiveCplt+0x36>

08003ad4 <UART_Receive_IT.part.0.isra.0>:
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ad4:	6883      	ldr	r3, [r0, #8]
 8003ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ada:	d03b      	beq.n	8003b54 <UART_Receive_IT.part.0.isra.0+0x80>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003adc:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d030      	beq.n	8003b44 <UART_Receive_IT.part.0.isra.0+0x70>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003ae2:	6803      	ldr	r3, [r0, #0]
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003aea:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 8003aec:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003aee:	3301      	adds	r3, #1
 8003af0:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003af2:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003afa:	bb53      	cbnz	r3, 8003b52 <UART_Receive_IT.part.0.isra.0+0x7e>
      huart->RxState = HAL_UART_STATE_READY;
 8003afc:	f04f 0c20 	mov.w	ip, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b00:	6802      	ldr	r2, [r0, #0]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003b02:	b500      	push	{lr}
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b04:	68d1      	ldr	r1, [r2, #12]
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003b06:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003b08:	f021 0120 	bic.w	r1, r1, #32
 8003b0c:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003b0e:	68d1      	ldr	r1, [r2, #12]
 8003b10:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003b14:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003b16:	6951      	ldr	r1, [r2, #20]
 8003b18:	f021 0101 	bic.w	r1, r1, #1
 8003b1c:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003b1e:	f880 c03e 	strb.w	ip, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b22:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003b24:	2901      	cmp	r1, #1
 8003b26:	d120      	bne.n	8003b6a <UART_Receive_IT.part.0.isra.0+0x96>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b28:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b2a:	68d1      	ldr	r1, [r2, #12]
 8003b2c:	f021 0110 	bic.w	r1, r1, #16
 8003b30:	60d1      	str	r1, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003b32:	6811      	ldr	r1, [r2, #0]
 8003b34:	06c9      	lsls	r1, r1, #27
 8003b36:	d422      	bmi.n	8003b7e <UART_Receive_IT.part.0.isra.0+0xaa>
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b38:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003b3a:	f7ff ff91 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
}
 8003b3e:	b003      	add	sp, #12
 8003b40:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003b44:	6903      	ldr	r3, [r0, #16]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d1cb      	bne.n	8003ae2 <UART_Receive_IT.part.0.isra.0+0xe>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b4a:	6803      	ldr	r3, [r0, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	7013      	strb	r3, [r2, #0]
 8003b50:	e7cc      	b.n	8003aec <UART_Receive_IT.part.0.isra.0+0x18>
 8003b52:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b54:	6903      	ldr	r3, [r0, #16]
 8003b56:	b96b      	cbnz	r3, 8003b74 <UART_Receive_IT.part.0.isra.0+0xa0>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003b58:	6802      	ldr	r2, [r0, #0]
 8003b5a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003b5c:	6852      	ldr	r2, [r2, #4]
 8003b5e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b62:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8003b66:	6283      	str	r3, [r0, #40]	; 0x28
 8003b68:	e7c3      	b.n	8003af2 <UART_Receive_IT.part.0.isra.0+0x1e>
       HAL_UART_RxCpltCallback(huart);
 8003b6a:	f7fd ffed 	bl	8001b48 <HAL_UART_RxCpltCallback>
}
 8003b6e:	b003      	add	sp, #12
 8003b70:	f85d fb04 	ldr.w	pc, [sp], #4
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b74:	6803      	ldr	r3, [r0, #0]
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003b76:	6a82      	ldr	r2, [r0, #40]	; 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	7013      	strb	r3, [r2, #0]
 8003b7c:	e7b6      	b.n	8003aec <UART_Receive_IT.part.0.isra.0+0x18>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b7e:	9301      	str	r3, [sp, #4]
 8003b80:	6813      	ldr	r3, [r2, #0]
 8003b82:	9301      	str	r3, [sp, #4]
 8003b84:	6853      	ldr	r3, [r2, #4]
 8003b86:	9301      	str	r3, [sp, #4]
 8003b88:	9b01      	ldr	r3, [sp, #4]
 8003b8a:	e7d5      	b.n	8003b38 <UART_Receive_IT.part.0.isra.0+0x64>

08003b8c <HAL_UART_IRQHandler>:
{
 8003b8c:	b530      	push	{r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b8e:	6803      	ldr	r3, [r0, #0]
{
 8003b90:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b92:	681a      	ldr	r2, [r3, #0]
{
 8003b94:	b083      	sub	sp, #12
  if (errorflags == RESET)
 8003b96:	f012 0f0f 	tst.w	r2, #15
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b9a:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b9c:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8003b9e:	d14e      	bne.n	8003c3e <HAL_UART_IRQHandler+0xb2>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ba0:	0695      	lsls	r5, r2, #26
 8003ba2:	d502      	bpl.n	8003baa <HAL_UART_IRQHandler+0x1e>
 8003ba4:	068d      	lsls	r5, r1, #26
 8003ba6:	f100 8090 	bmi.w	8003cca <HAL_UART_IRQHandler+0x13e>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003baa:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003bac:	2801      	cmp	r0, #1
 8003bae:	d00b      	beq.n	8003bc8 <HAL_UART_IRQHandler+0x3c>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003bb0:	0610      	lsls	r0, r2, #24
 8003bb2:	d502      	bpl.n	8003bba <HAL_UART_IRQHandler+0x2e>
 8003bb4:	060d      	lsls	r5, r1, #24
 8003bb6:	f100 8092 	bmi.w	8003cde <HAL_UART_IRQHandler+0x152>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003bba:	0650      	lsls	r0, r2, #25
 8003bbc:	d502      	bpl.n	8003bc4 <HAL_UART_IRQHandler+0x38>
 8003bbe:	064a      	lsls	r2, r1, #25
 8003bc0:	f100 80ab 	bmi.w	8003d1a <HAL_UART_IRQHandler+0x18e>
}
 8003bc4:	b003      	add	sp, #12
 8003bc6:	bd30      	pop	{r4, r5, pc}
      &&((isrflags & USART_SR_IDLE) != 0U)
 8003bc8:	06d0      	lsls	r0, r2, #27
 8003bca:	d5f1      	bpl.n	8003bb0 <HAL_UART_IRQHandler+0x24>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8003bcc:	06cd      	lsls	r5, r1, #27
 8003bce:	d5ef      	bpl.n	8003bb0 <HAL_UART_IRQHandler+0x24>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	9101      	str	r1, [sp, #4]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	9201      	str	r2, [sp, #4]
 8003bd8:	685a      	ldr	r2, [r3, #4]
 8003bda:	9201      	str	r2, [sp, #4]
 8003bdc:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bde:	695a      	ldr	r2, [r3, #20]
 8003be0:	f012 0240 	ands.w	r2, r2, #64	; 0x40
 8003be4:	f000 80d2 	beq.w	8003d8c <HAL_UART_IRQHandler+0x200>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003be8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003bea:	6802      	ldr	r2, [r0, #0]
 8003bec:	6852      	ldr	r2, [r2, #4]
 8003bee:	b292      	uxth	r2, r2
      if (  (nb_remaining_rx_data > 0U)
 8003bf0:	2a00      	cmp	r2, #0
 8003bf2:	d0e7      	beq.n	8003bc4 <HAL_UART_IRQHandler+0x38>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8003bf4:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 8003bf6:	4295      	cmp	r5, r2
 8003bf8:	d9e4      	bls.n	8003bc4 <HAL_UART_IRQHandler+0x38>
        huart->RxXferCount = nb_remaining_rx_data;
 8003bfa:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003bfc:	6982      	ldr	r2, [r0, #24]
 8003bfe:	2a20      	cmp	r2, #32
 8003c00:	d016      	beq.n	8003c30 <HAL_UART_IRQHandler+0xa4>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c02:	68da      	ldr	r2, [r3, #12]
 8003c04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c08:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0a:	695a      	ldr	r2, [r3, #20]
 8003c0c:	f022 0201 	bic.w	r2, r2, #1
 8003c10:	615a      	str	r2, [r3, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c12:	695a      	ldr	r2, [r3, #20]
 8003c14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c18:	615a      	str	r2, [r3, #20]
          huart->RxState = HAL_UART_STATE_READY;
 8003c1a:	2220      	movs	r2, #32
 8003c1c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c20:	6321      	str	r1, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c22:	68da      	ldr	r2, [r3, #12]
 8003c24:	f022 0210 	bic.w	r2, r2, #16
 8003c28:	60da      	str	r2, [r3, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c2a:	f7fe ffc5 	bl	8002bb8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003c2e:	8da5      	ldrh	r5, [r4, #44]	; 0x2c
 8003c30:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8003c32:	4620      	mov	r0, r4
 8003c34:	1a69      	subs	r1, r5, r1
 8003c36:	b289      	uxth	r1, r1
 8003c38:	f7ff ff12 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
 8003c3c:	e7c2      	b.n	8003bc4 <HAL_UART_IRQHandler+0x38>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c3e:	f005 0501 	and.w	r5, r5, #1
 8003c42:	f401 7090 	and.w	r0, r1, #288	; 0x120
 8003c46:	4328      	orrs	r0, r5
 8003c48:	d0af      	beq.n	8003baa <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c4a:	07d0      	lsls	r0, r2, #31
 8003c4c:	d505      	bpl.n	8003c5a <HAL_UART_IRQHandler+0xce>
 8003c4e:	05c8      	lsls	r0, r1, #23
 8003c50:	d503      	bpl.n	8003c5a <HAL_UART_IRQHandler+0xce>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c52:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c54:	f040 0001 	orr.w	r0, r0, #1
 8003c58:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c5a:	0750      	lsls	r0, r2, #29
 8003c5c:	d530      	bpl.n	8003cc0 <HAL_UART_IRQHandler+0x134>
 8003c5e:	b14d      	cbz	r5, 8003c74 <HAL_UART_IRQHandler+0xe8>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003c60:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c62:	f040 0002 	orr.w	r0, r0, #2
 8003c66:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003c68:	0790      	lsls	r0, r2, #30
 8003c6a:	d503      	bpl.n	8003c74 <HAL_UART_IRQHandler+0xe8>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003c6c:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c6e:	f040 0004 	orr.w	r0, r0, #4
 8003c72:	6420      	str	r0, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003c74:	0710      	lsls	r0, r2, #28
 8003c76:	d507      	bpl.n	8003c88 <HAL_UART_IRQHandler+0xfc>
 8003c78:	f001 0020 	and.w	r0, r1, #32
 8003c7c:	4328      	orrs	r0, r5
 8003c7e:	d003      	beq.n	8003c88 <HAL_UART_IRQHandler+0xfc>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c80:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c82:	f040 0008 	orr.w	r0, r0, #8
 8003c86:	6420      	str	r0, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c88:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003c8a:	2800      	cmp	r0, #0
 8003c8c:	d09a      	beq.n	8003bc4 <HAL_UART_IRQHandler+0x38>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c8e:	0690      	lsls	r0, r2, #26
 8003c90:	d509      	bpl.n	8003ca6 <HAL_UART_IRQHandler+0x11a>
 8003c92:	068a      	lsls	r2, r1, #26
 8003c94:	d507      	bpl.n	8003ca6 <HAL_UART_IRQHandler+0x11a>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003c96:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8003c9a:	2a22      	cmp	r2, #34	; 0x22
 8003c9c:	d103      	bne.n	8003ca6 <HAL_UART_IRQHandler+0x11a>
 8003c9e:	4620      	mov	r0, r4
 8003ca0:	f7ff ff18 	bl	8003ad4 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	695a      	ldr	r2, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ca8:	6c25      	ldr	r5, [r4, #64]	; 0x40
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003caa:	f002 0240 	and.w	r2, r2, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003cae:	f005 0508 	and.w	r5, r5, #8
 8003cb2:	4315      	orrs	r5, r2
 8003cb4:	d13c      	bne.n	8003d30 <HAL_UART_IRQHandler+0x1a4>
        HAL_UART_ErrorCallback(huart);
 8003cb6:	4620      	mov	r0, r4
 8003cb8:	f7ff fe8a 	bl	80039d0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cbc:	6425      	str	r5, [r4, #64]	; 0x40
 8003cbe:	e781      	b.n	8003bc4 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cc0:	0790      	lsls	r0, r2, #30
 8003cc2:	d5d7      	bpl.n	8003c74 <HAL_UART_IRQHandler+0xe8>
 8003cc4:	2d00      	cmp	r5, #0
 8003cc6:	d1d1      	bne.n	8003c6c <HAL_UART_IRQHandler+0xe0>
 8003cc8:	e7d4      	b.n	8003c74 <HAL_UART_IRQHandler+0xe8>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cca:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8003cce:	2b22      	cmp	r3, #34	; 0x22
 8003cd0:	f47f af78 	bne.w	8003bc4 <HAL_UART_IRQHandler+0x38>
}
 8003cd4:	b003      	add	sp, #12
 8003cd6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003cda:	f7ff befb 	b.w	8003ad4 <UART_Receive_IT.part.0.isra.0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003cde:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003ce2:	2a21      	cmp	r2, #33	; 0x21
 8003ce4:	f47f af6e 	bne.w	8003bc4 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ce8:	68a2      	ldr	r2, [r4, #8]
 8003cea:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8003cee:	d06e      	beq.n	8003dce <HAL_UART_IRQHandler+0x242>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003cf0:	6a22      	ldr	r2, [r4, #32]
 8003cf2:	1c51      	adds	r1, r2, #1
 8003cf4:	6221      	str	r1, [r4, #32]
 8003cf6:	7812      	ldrb	r2, [r2, #0]
 8003cf8:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003cfa:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003cfc:	3a01      	subs	r2, #1
 8003cfe:	b292      	uxth	r2, r2
 8003d00:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003d02:	2a00      	cmp	r2, #0
 8003d04:	f47f af5e 	bne.w	8003bc4 <HAL_UART_IRQHandler+0x38>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d08:	68da      	ldr	r2, [r3, #12]
 8003d0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d0e:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d10:	68da      	ldr	r2, [r3, #12]
 8003d12:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d16:	60da      	str	r2, [r3, #12]
 8003d18:	e754      	b.n	8003bc4 <HAL_UART_IRQHandler+0x38>
  huart->gState = HAL_UART_STATE_READY;
 8003d1a:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d1c:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003d1e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d20:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d24:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003d26:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8003d2a:	f7fd fed5 	bl	8001ad8 <HAL_UART_TxCpltCallback>
    return;
 8003d2e:	e749      	b.n	8003bc4 <HAL_UART_IRQHandler+0x38>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003d36:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d38:	695a      	ldr	r2, [r3, #20]
 8003d3a:	f022 0201 	bic.w	r2, r2, #1
 8003d3e:	615a      	str	r2, [r3, #20]
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d40:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8003d42:	2a01      	cmp	r2, #1
 8003d44:	d103      	bne.n	8003d4e <HAL_UART_IRQHandler+0x1c2>
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d46:	68da      	ldr	r2, [r3, #12]
 8003d48:	f022 0210 	bic.w	r2, r2, #16
 8003d4c:	60da      	str	r2, [r3, #12]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d4e:	2200      	movs	r2, #0
  huart->RxState = HAL_UART_STATE_READY;
 8003d50:	2120      	movs	r1, #32
 8003d52:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d56:	6322      	str	r2, [r4, #48]	; 0x30
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d58:	695a      	ldr	r2, [r3, #20]
 8003d5a:	0655      	lsls	r5, r2, #25
 8003d5c:	d512      	bpl.n	8003d84 <HAL_UART_IRQHandler+0x1f8>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d5e:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003d60:	6ba0      	ldr	r0, [r4, #56]	; 0x38
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d66:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8003d68:	b160      	cbz	r0, 8003d84 <HAL_UART_IRQHandler+0x1f8>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003d6a:	4b1e      	ldr	r3, [pc, #120]	; (8003de4 <HAL_UART_IRQHandler+0x258>)
 8003d6c:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d6e:	f7fe ff4b 	bl	8002c08 <HAL_DMA_Abort_IT>
 8003d72:	2800      	cmp	r0, #0
 8003d74:	f43f af26 	beq.w	8003bc4 <HAL_UART_IRQHandler+0x38>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d78:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003d7a:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 8003d7c:	b003      	add	sp, #12
 8003d7e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d82:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003d84:	4620      	mov	r0, r4
 8003d86:	f7ff fe23 	bl	80039d0 <HAL_UART_ErrorCallback>
 8003d8a:	e71b      	b.n	8003bc4 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d8c:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
      if (  (huart->RxXferCount > 0U)
 8003d8e:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d90:	b280      	uxth	r0, r0
      if (  (huart->RxXferCount > 0U)
 8003d92:	b289      	uxth	r1, r1
 8003d94:	2900      	cmp	r1, #0
 8003d96:	f43f af15 	beq.w	8003bc4 <HAL_UART_IRQHandler+0x38>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003d9a:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8003d9c:	1a08      	subs	r0, r1, r0
 8003d9e:	b281      	uxth	r1, r0
          &&(nb_rx_data > 0U) )
 8003da0:	2900      	cmp	r1, #0
 8003da2:	f43f af0f 	beq.w	8003bc4 <HAL_UART_IRQHandler+0x38>
        huart->RxState = HAL_UART_STATE_READY;
 8003da6:	2520      	movs	r5, #32
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003da8:	68d8      	ldr	r0, [r3, #12]
 8003daa:	f420 7090 	bic.w	r0, r0, #288	; 0x120
 8003dae:	60d8      	str	r0, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003db0:	6958      	ldr	r0, [r3, #20]
 8003db2:	f020 0001 	bic.w	r0, r0, #1
 8003db6:	6158      	str	r0, [r3, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8003db8:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dbc:	6322      	str	r2, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dbe:	68da      	ldr	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dc0:	4620      	mov	r0, r4
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dc2:	f022 0210 	bic.w	r2, r2, #16
 8003dc6:	60da      	str	r2, [r3, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003dc8:	f7ff fe4a 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
 8003dcc:	e6fa      	b.n	8003bc4 <HAL_UART_IRQHandler+0x38>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003dce:	6922      	ldr	r2, [r4, #16]
 8003dd0:	2a00      	cmp	r2, #0
 8003dd2:	d18d      	bne.n	8003cf0 <HAL_UART_IRQHandler+0x164>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003dd4:	6a22      	ldr	r2, [r4, #32]
 8003dd6:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003dda:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003dde:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003de0:	6222      	str	r2, [r4, #32]
 8003de2:	e78a      	b.n	8003cfa <HAL_UART_IRQHandler+0x16e>
 8003de4:	08003a51 	.word	0x08003a51

08003de8 <__errno>:
 8003de8:	4b01      	ldr	r3, [pc, #4]	; (8003df0 <__errno+0x8>)
 8003dea:	6818      	ldr	r0, [r3, #0]
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	20000020 	.word	0x20000020

08003df4 <__libc_init_array>:
 8003df4:	b570      	push	{r4, r5, r6, lr}
 8003df6:	2600      	movs	r6, #0
 8003df8:	4d0c      	ldr	r5, [pc, #48]	; (8003e2c <__libc_init_array+0x38>)
 8003dfa:	4c0d      	ldr	r4, [pc, #52]	; (8003e30 <__libc_init_array+0x3c>)
 8003dfc:	1b64      	subs	r4, r4, r5
 8003dfe:	10a4      	asrs	r4, r4, #2
 8003e00:	42a6      	cmp	r6, r4
 8003e02:	d109      	bne.n	8003e18 <__libc_init_array+0x24>
 8003e04:	f002 ff10 	bl	8006c28 <_init>
 8003e08:	2600      	movs	r6, #0
 8003e0a:	4d0a      	ldr	r5, [pc, #40]	; (8003e34 <__libc_init_array+0x40>)
 8003e0c:	4c0a      	ldr	r4, [pc, #40]	; (8003e38 <__libc_init_array+0x44>)
 8003e0e:	1b64      	subs	r4, r4, r5
 8003e10:	10a4      	asrs	r4, r4, #2
 8003e12:	42a6      	cmp	r6, r4
 8003e14:	d105      	bne.n	8003e22 <__libc_init_array+0x2e>
 8003e16:	bd70      	pop	{r4, r5, r6, pc}
 8003e18:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e1c:	4798      	blx	r3
 8003e1e:	3601      	adds	r6, #1
 8003e20:	e7ee      	b.n	8003e00 <__libc_init_array+0xc>
 8003e22:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e26:	4798      	blx	r3
 8003e28:	3601      	adds	r6, #1
 8003e2a:	e7f2      	b.n	8003e12 <__libc_init_array+0x1e>
 8003e2c:	0800707c 	.word	0x0800707c
 8003e30:	0800707c 	.word	0x0800707c
 8003e34:	0800707c 	.word	0x0800707c
 8003e38:	08007080 	.word	0x08007080

08003e3c <memset>:
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	4402      	add	r2, r0
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d100      	bne.n	8003e46 <memset+0xa>
 8003e44:	4770      	bx	lr
 8003e46:	f803 1b01 	strb.w	r1, [r3], #1
 8003e4a:	e7f9      	b.n	8003e40 <memset+0x4>

08003e4c <__cvt>:
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e52:	461f      	mov	r7, r3
 8003e54:	bfbb      	ittet	lt
 8003e56:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003e5a:	461f      	movlt	r7, r3
 8003e5c:	2300      	movge	r3, #0
 8003e5e:	232d      	movlt	r3, #45	; 0x2d
 8003e60:	b088      	sub	sp, #32
 8003e62:	4614      	mov	r4, r2
 8003e64:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003e66:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003e68:	7013      	strb	r3, [r2, #0]
 8003e6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003e6c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003e70:	f023 0820 	bic.w	r8, r3, #32
 8003e74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e78:	d005      	beq.n	8003e86 <__cvt+0x3a>
 8003e7a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003e7e:	d100      	bne.n	8003e82 <__cvt+0x36>
 8003e80:	3501      	adds	r5, #1
 8003e82:	2302      	movs	r3, #2
 8003e84:	e000      	b.n	8003e88 <__cvt+0x3c>
 8003e86:	2303      	movs	r3, #3
 8003e88:	aa07      	add	r2, sp, #28
 8003e8a:	9204      	str	r2, [sp, #16]
 8003e8c:	aa06      	add	r2, sp, #24
 8003e8e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003e92:	e9cd 3500 	strd	r3, r5, [sp]
 8003e96:	4622      	mov	r2, r4
 8003e98:	463b      	mov	r3, r7
 8003e9a:	f000 fcf9 	bl	8004890 <_dtoa_r>
 8003e9e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003ea2:	4606      	mov	r6, r0
 8003ea4:	d102      	bne.n	8003eac <__cvt+0x60>
 8003ea6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003ea8:	07db      	lsls	r3, r3, #31
 8003eaa:	d522      	bpl.n	8003ef2 <__cvt+0xa6>
 8003eac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003eb0:	eb06 0905 	add.w	r9, r6, r5
 8003eb4:	d110      	bne.n	8003ed8 <__cvt+0x8c>
 8003eb6:	7833      	ldrb	r3, [r6, #0]
 8003eb8:	2b30      	cmp	r3, #48	; 0x30
 8003eba:	d10a      	bne.n	8003ed2 <__cvt+0x86>
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	4639      	mov	r1, r7
 8003ec4:	f7fc fd88 	bl	80009d8 <__aeabi_dcmpeq>
 8003ec8:	b918      	cbnz	r0, 8003ed2 <__cvt+0x86>
 8003eca:	f1c5 0501 	rsb	r5, r5, #1
 8003ece:	f8ca 5000 	str.w	r5, [sl]
 8003ed2:	f8da 3000 	ldr.w	r3, [sl]
 8003ed6:	4499      	add	r9, r3
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2300      	movs	r3, #0
 8003edc:	4620      	mov	r0, r4
 8003ede:	4639      	mov	r1, r7
 8003ee0:	f7fc fd7a 	bl	80009d8 <__aeabi_dcmpeq>
 8003ee4:	b108      	cbz	r0, 8003eea <__cvt+0x9e>
 8003ee6:	f8cd 901c 	str.w	r9, [sp, #28]
 8003eea:	2230      	movs	r2, #48	; 0x30
 8003eec:	9b07      	ldr	r3, [sp, #28]
 8003eee:	454b      	cmp	r3, r9
 8003ef0:	d307      	bcc.n	8003f02 <__cvt+0xb6>
 8003ef2:	4630      	mov	r0, r6
 8003ef4:	9b07      	ldr	r3, [sp, #28]
 8003ef6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003ef8:	1b9b      	subs	r3, r3, r6
 8003efa:	6013      	str	r3, [r2, #0]
 8003efc:	b008      	add	sp, #32
 8003efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f02:	1c59      	adds	r1, r3, #1
 8003f04:	9107      	str	r1, [sp, #28]
 8003f06:	701a      	strb	r2, [r3, #0]
 8003f08:	e7f0      	b.n	8003eec <__cvt+0xa0>

08003f0a <__exponent>:
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f0e:	2900      	cmp	r1, #0
 8003f10:	f803 2b02 	strb.w	r2, [r3], #2
 8003f14:	bfb6      	itet	lt
 8003f16:	222d      	movlt	r2, #45	; 0x2d
 8003f18:	222b      	movge	r2, #43	; 0x2b
 8003f1a:	4249      	neglt	r1, r1
 8003f1c:	2909      	cmp	r1, #9
 8003f1e:	7042      	strb	r2, [r0, #1]
 8003f20:	dd2b      	ble.n	8003f7a <__exponent+0x70>
 8003f22:	f10d 0407 	add.w	r4, sp, #7
 8003f26:	46a4      	mov	ip, r4
 8003f28:	270a      	movs	r7, #10
 8003f2a:	fb91 f6f7 	sdiv	r6, r1, r7
 8003f2e:	460a      	mov	r2, r1
 8003f30:	46a6      	mov	lr, r4
 8003f32:	fb07 1516 	mls	r5, r7, r6, r1
 8003f36:	2a63      	cmp	r2, #99	; 0x63
 8003f38:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003f3c:	4631      	mov	r1, r6
 8003f3e:	f104 34ff 	add.w	r4, r4, #4294967295
 8003f42:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003f46:	dcf0      	bgt.n	8003f2a <__exponent+0x20>
 8003f48:	3130      	adds	r1, #48	; 0x30
 8003f4a:	f1ae 0502 	sub.w	r5, lr, #2
 8003f4e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003f52:	4629      	mov	r1, r5
 8003f54:	1c44      	adds	r4, r0, #1
 8003f56:	4561      	cmp	r1, ip
 8003f58:	d30a      	bcc.n	8003f70 <__exponent+0x66>
 8003f5a:	f10d 0209 	add.w	r2, sp, #9
 8003f5e:	eba2 020e 	sub.w	r2, r2, lr
 8003f62:	4565      	cmp	r5, ip
 8003f64:	bf88      	it	hi
 8003f66:	2200      	movhi	r2, #0
 8003f68:	4413      	add	r3, r2
 8003f6a:	1a18      	subs	r0, r3, r0
 8003f6c:	b003      	add	sp, #12
 8003f6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f70:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f74:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003f78:	e7ed      	b.n	8003f56 <__exponent+0x4c>
 8003f7a:	2330      	movs	r3, #48	; 0x30
 8003f7c:	3130      	adds	r1, #48	; 0x30
 8003f7e:	7083      	strb	r3, [r0, #2]
 8003f80:	70c1      	strb	r1, [r0, #3]
 8003f82:	1d03      	adds	r3, r0, #4
 8003f84:	e7f1      	b.n	8003f6a <__exponent+0x60>
	...

08003f88 <_printf_float>:
 8003f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f8c:	b091      	sub	sp, #68	; 0x44
 8003f8e:	460c      	mov	r4, r1
 8003f90:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003f94:	4616      	mov	r6, r2
 8003f96:	461f      	mov	r7, r3
 8003f98:	4605      	mov	r5, r0
 8003f9a:	f001 fa67 	bl	800546c <_localeconv_r>
 8003f9e:	6803      	ldr	r3, [r0, #0]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	9309      	str	r3, [sp, #36]	; 0x24
 8003fa4:	f7fc f8ec 	bl	8000180 <strlen>
 8003fa8:	2300      	movs	r3, #0
 8003faa:	930e      	str	r3, [sp, #56]	; 0x38
 8003fac:	f8d8 3000 	ldr.w	r3, [r8]
 8003fb0:	900a      	str	r0, [sp, #40]	; 0x28
 8003fb2:	3307      	adds	r3, #7
 8003fb4:	f023 0307 	bic.w	r3, r3, #7
 8003fb8:	f103 0208 	add.w	r2, r3, #8
 8003fbc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003fc0:	f8d4 b000 	ldr.w	fp, [r4]
 8003fc4:	f8c8 2000 	str.w	r2, [r8]
 8003fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fcc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003fd0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003fd4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003fd8:	930b      	str	r3, [sp, #44]	; 0x2c
 8003fda:	f04f 32ff 	mov.w	r2, #4294967295
 8003fde:	4640      	mov	r0, r8
 8003fe0:	4b9c      	ldr	r3, [pc, #624]	; (8004254 <_printf_float+0x2cc>)
 8003fe2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003fe4:	f7fc fd2a 	bl	8000a3c <__aeabi_dcmpun>
 8003fe8:	bb70      	cbnz	r0, 8004048 <_printf_float+0xc0>
 8003fea:	f04f 32ff 	mov.w	r2, #4294967295
 8003fee:	4640      	mov	r0, r8
 8003ff0:	4b98      	ldr	r3, [pc, #608]	; (8004254 <_printf_float+0x2cc>)
 8003ff2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003ff4:	f7fc fd04 	bl	8000a00 <__aeabi_dcmple>
 8003ff8:	bb30      	cbnz	r0, 8004048 <_printf_float+0xc0>
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	4640      	mov	r0, r8
 8004000:	4651      	mov	r1, sl
 8004002:	f7fc fcf3 	bl	80009ec <__aeabi_dcmplt>
 8004006:	b110      	cbz	r0, 800400e <_printf_float+0x86>
 8004008:	232d      	movs	r3, #45	; 0x2d
 800400a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800400e:	4b92      	ldr	r3, [pc, #584]	; (8004258 <_printf_float+0x2d0>)
 8004010:	4892      	ldr	r0, [pc, #584]	; (800425c <_printf_float+0x2d4>)
 8004012:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8004016:	bf94      	ite	ls
 8004018:	4698      	movls	r8, r3
 800401a:	4680      	movhi	r8, r0
 800401c:	2303      	movs	r3, #3
 800401e:	f04f 0a00 	mov.w	sl, #0
 8004022:	6123      	str	r3, [r4, #16]
 8004024:	f02b 0304 	bic.w	r3, fp, #4
 8004028:	6023      	str	r3, [r4, #0]
 800402a:	4633      	mov	r3, r6
 800402c:	4621      	mov	r1, r4
 800402e:	4628      	mov	r0, r5
 8004030:	9700      	str	r7, [sp, #0]
 8004032:	aa0f      	add	r2, sp, #60	; 0x3c
 8004034:	f000 f9d4 	bl	80043e0 <_printf_common>
 8004038:	3001      	adds	r0, #1
 800403a:	f040 8090 	bne.w	800415e <_printf_float+0x1d6>
 800403e:	f04f 30ff 	mov.w	r0, #4294967295
 8004042:	b011      	add	sp, #68	; 0x44
 8004044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004048:	4642      	mov	r2, r8
 800404a:	4653      	mov	r3, sl
 800404c:	4640      	mov	r0, r8
 800404e:	4651      	mov	r1, sl
 8004050:	f7fc fcf4 	bl	8000a3c <__aeabi_dcmpun>
 8004054:	b148      	cbz	r0, 800406a <_printf_float+0xe2>
 8004056:	f1ba 0f00 	cmp.w	sl, #0
 800405a:	bfb8      	it	lt
 800405c:	232d      	movlt	r3, #45	; 0x2d
 800405e:	4880      	ldr	r0, [pc, #512]	; (8004260 <_printf_float+0x2d8>)
 8004060:	bfb8      	it	lt
 8004062:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004066:	4b7f      	ldr	r3, [pc, #508]	; (8004264 <_printf_float+0x2dc>)
 8004068:	e7d3      	b.n	8004012 <_printf_float+0x8a>
 800406a:	6863      	ldr	r3, [r4, #4]
 800406c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	d142      	bne.n	80040fa <_printf_float+0x172>
 8004074:	2306      	movs	r3, #6
 8004076:	6063      	str	r3, [r4, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	9206      	str	r2, [sp, #24]
 800407c:	aa0e      	add	r2, sp, #56	; 0x38
 800407e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004082:	aa0d      	add	r2, sp, #52	; 0x34
 8004084:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004088:	9203      	str	r2, [sp, #12]
 800408a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800408e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004092:	6023      	str	r3, [r4, #0]
 8004094:	6863      	ldr	r3, [r4, #4]
 8004096:	4642      	mov	r2, r8
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	4628      	mov	r0, r5
 800409c:	4653      	mov	r3, sl
 800409e:	910b      	str	r1, [sp, #44]	; 0x2c
 80040a0:	f7ff fed4 	bl	8003e4c <__cvt>
 80040a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040a6:	4680      	mov	r8, r0
 80040a8:	2947      	cmp	r1, #71	; 0x47
 80040aa:	990d      	ldr	r1, [sp, #52]	; 0x34
 80040ac:	d108      	bne.n	80040c0 <_printf_float+0x138>
 80040ae:	1cc8      	adds	r0, r1, #3
 80040b0:	db02      	blt.n	80040b8 <_printf_float+0x130>
 80040b2:	6863      	ldr	r3, [r4, #4]
 80040b4:	4299      	cmp	r1, r3
 80040b6:	dd40      	ble.n	800413a <_printf_float+0x1b2>
 80040b8:	f1a9 0902 	sub.w	r9, r9, #2
 80040bc:	fa5f f989 	uxtb.w	r9, r9
 80040c0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80040c4:	d81f      	bhi.n	8004106 <_printf_float+0x17e>
 80040c6:	464a      	mov	r2, r9
 80040c8:	3901      	subs	r1, #1
 80040ca:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040ce:	910d      	str	r1, [sp, #52]	; 0x34
 80040d0:	f7ff ff1b 	bl	8003f0a <__exponent>
 80040d4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040d6:	4682      	mov	sl, r0
 80040d8:	1813      	adds	r3, r2, r0
 80040da:	2a01      	cmp	r2, #1
 80040dc:	6123      	str	r3, [r4, #16]
 80040de:	dc02      	bgt.n	80040e6 <_printf_float+0x15e>
 80040e0:	6822      	ldr	r2, [r4, #0]
 80040e2:	07d2      	lsls	r2, r2, #31
 80040e4:	d501      	bpl.n	80040ea <_printf_float+0x162>
 80040e6:	3301      	adds	r3, #1
 80040e8:	6123      	str	r3, [r4, #16]
 80040ea:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d09b      	beq.n	800402a <_printf_float+0xa2>
 80040f2:	232d      	movs	r3, #45	; 0x2d
 80040f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040f8:	e797      	b.n	800402a <_printf_float+0xa2>
 80040fa:	2947      	cmp	r1, #71	; 0x47
 80040fc:	d1bc      	bne.n	8004078 <_printf_float+0xf0>
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1ba      	bne.n	8004078 <_printf_float+0xf0>
 8004102:	2301      	movs	r3, #1
 8004104:	e7b7      	b.n	8004076 <_printf_float+0xee>
 8004106:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800410a:	d118      	bne.n	800413e <_printf_float+0x1b6>
 800410c:	2900      	cmp	r1, #0
 800410e:	6863      	ldr	r3, [r4, #4]
 8004110:	dd0b      	ble.n	800412a <_printf_float+0x1a2>
 8004112:	6121      	str	r1, [r4, #16]
 8004114:	b913      	cbnz	r3, 800411c <_printf_float+0x194>
 8004116:	6822      	ldr	r2, [r4, #0]
 8004118:	07d0      	lsls	r0, r2, #31
 800411a:	d502      	bpl.n	8004122 <_printf_float+0x19a>
 800411c:	3301      	adds	r3, #1
 800411e:	440b      	add	r3, r1
 8004120:	6123      	str	r3, [r4, #16]
 8004122:	f04f 0a00 	mov.w	sl, #0
 8004126:	65a1      	str	r1, [r4, #88]	; 0x58
 8004128:	e7df      	b.n	80040ea <_printf_float+0x162>
 800412a:	b913      	cbnz	r3, 8004132 <_printf_float+0x1aa>
 800412c:	6822      	ldr	r2, [r4, #0]
 800412e:	07d2      	lsls	r2, r2, #31
 8004130:	d501      	bpl.n	8004136 <_printf_float+0x1ae>
 8004132:	3302      	adds	r3, #2
 8004134:	e7f4      	b.n	8004120 <_printf_float+0x198>
 8004136:	2301      	movs	r3, #1
 8004138:	e7f2      	b.n	8004120 <_printf_float+0x198>
 800413a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800413e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004140:	4299      	cmp	r1, r3
 8004142:	db05      	blt.n	8004150 <_printf_float+0x1c8>
 8004144:	6823      	ldr	r3, [r4, #0]
 8004146:	6121      	str	r1, [r4, #16]
 8004148:	07d8      	lsls	r0, r3, #31
 800414a:	d5ea      	bpl.n	8004122 <_printf_float+0x19a>
 800414c:	1c4b      	adds	r3, r1, #1
 800414e:	e7e7      	b.n	8004120 <_printf_float+0x198>
 8004150:	2900      	cmp	r1, #0
 8004152:	bfcc      	ite	gt
 8004154:	2201      	movgt	r2, #1
 8004156:	f1c1 0202 	rsble	r2, r1, #2
 800415a:	4413      	add	r3, r2
 800415c:	e7e0      	b.n	8004120 <_printf_float+0x198>
 800415e:	6823      	ldr	r3, [r4, #0]
 8004160:	055a      	lsls	r2, r3, #21
 8004162:	d407      	bmi.n	8004174 <_printf_float+0x1ec>
 8004164:	6923      	ldr	r3, [r4, #16]
 8004166:	4642      	mov	r2, r8
 8004168:	4631      	mov	r1, r6
 800416a:	4628      	mov	r0, r5
 800416c:	47b8      	blx	r7
 800416e:	3001      	adds	r0, #1
 8004170:	d12b      	bne.n	80041ca <_printf_float+0x242>
 8004172:	e764      	b.n	800403e <_printf_float+0xb6>
 8004174:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004178:	f240 80dd 	bls.w	8004336 <_printf_float+0x3ae>
 800417c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004180:	2200      	movs	r2, #0
 8004182:	2300      	movs	r3, #0
 8004184:	f7fc fc28 	bl	80009d8 <__aeabi_dcmpeq>
 8004188:	2800      	cmp	r0, #0
 800418a:	d033      	beq.n	80041f4 <_printf_float+0x26c>
 800418c:	2301      	movs	r3, #1
 800418e:	4631      	mov	r1, r6
 8004190:	4628      	mov	r0, r5
 8004192:	4a35      	ldr	r2, [pc, #212]	; (8004268 <_printf_float+0x2e0>)
 8004194:	47b8      	blx	r7
 8004196:	3001      	adds	r0, #1
 8004198:	f43f af51 	beq.w	800403e <_printf_float+0xb6>
 800419c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80041a0:	429a      	cmp	r2, r3
 80041a2:	db02      	blt.n	80041aa <_printf_float+0x222>
 80041a4:	6823      	ldr	r3, [r4, #0]
 80041a6:	07d8      	lsls	r0, r3, #31
 80041a8:	d50f      	bpl.n	80041ca <_printf_float+0x242>
 80041aa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041ae:	4631      	mov	r1, r6
 80041b0:	4628      	mov	r0, r5
 80041b2:	47b8      	blx	r7
 80041b4:	3001      	adds	r0, #1
 80041b6:	f43f af42 	beq.w	800403e <_printf_float+0xb6>
 80041ba:	f04f 0800 	mov.w	r8, #0
 80041be:	f104 091a 	add.w	r9, r4, #26
 80041c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041c4:	3b01      	subs	r3, #1
 80041c6:	4543      	cmp	r3, r8
 80041c8:	dc09      	bgt.n	80041de <_printf_float+0x256>
 80041ca:	6823      	ldr	r3, [r4, #0]
 80041cc:	079b      	lsls	r3, r3, #30
 80041ce:	f100 8102 	bmi.w	80043d6 <_printf_float+0x44e>
 80041d2:	68e0      	ldr	r0, [r4, #12]
 80041d4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80041d6:	4298      	cmp	r0, r3
 80041d8:	bfb8      	it	lt
 80041da:	4618      	movlt	r0, r3
 80041dc:	e731      	b.n	8004042 <_printf_float+0xba>
 80041de:	2301      	movs	r3, #1
 80041e0:	464a      	mov	r2, r9
 80041e2:	4631      	mov	r1, r6
 80041e4:	4628      	mov	r0, r5
 80041e6:	47b8      	blx	r7
 80041e8:	3001      	adds	r0, #1
 80041ea:	f43f af28 	beq.w	800403e <_printf_float+0xb6>
 80041ee:	f108 0801 	add.w	r8, r8, #1
 80041f2:	e7e6      	b.n	80041c2 <_printf_float+0x23a>
 80041f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	dc38      	bgt.n	800426c <_printf_float+0x2e4>
 80041fa:	2301      	movs	r3, #1
 80041fc:	4631      	mov	r1, r6
 80041fe:	4628      	mov	r0, r5
 8004200:	4a19      	ldr	r2, [pc, #100]	; (8004268 <_printf_float+0x2e0>)
 8004202:	47b8      	blx	r7
 8004204:	3001      	adds	r0, #1
 8004206:	f43f af1a 	beq.w	800403e <_printf_float+0xb6>
 800420a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800420e:	4313      	orrs	r3, r2
 8004210:	d102      	bne.n	8004218 <_printf_float+0x290>
 8004212:	6823      	ldr	r3, [r4, #0]
 8004214:	07d9      	lsls	r1, r3, #31
 8004216:	d5d8      	bpl.n	80041ca <_printf_float+0x242>
 8004218:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800421c:	4631      	mov	r1, r6
 800421e:	4628      	mov	r0, r5
 8004220:	47b8      	blx	r7
 8004222:	3001      	adds	r0, #1
 8004224:	f43f af0b 	beq.w	800403e <_printf_float+0xb6>
 8004228:	f04f 0900 	mov.w	r9, #0
 800422c:	f104 0a1a 	add.w	sl, r4, #26
 8004230:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004232:	425b      	negs	r3, r3
 8004234:	454b      	cmp	r3, r9
 8004236:	dc01      	bgt.n	800423c <_printf_float+0x2b4>
 8004238:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800423a:	e794      	b.n	8004166 <_printf_float+0x1de>
 800423c:	2301      	movs	r3, #1
 800423e:	4652      	mov	r2, sl
 8004240:	4631      	mov	r1, r6
 8004242:	4628      	mov	r0, r5
 8004244:	47b8      	blx	r7
 8004246:	3001      	adds	r0, #1
 8004248:	f43f aef9 	beq.w	800403e <_printf_float+0xb6>
 800424c:	f109 0901 	add.w	r9, r9, #1
 8004250:	e7ee      	b.n	8004230 <_printf_float+0x2a8>
 8004252:	bf00      	nop
 8004254:	7fefffff 	.word	0x7fefffff
 8004258:	08006ca0 	.word	0x08006ca0
 800425c:	08006ca4 	.word	0x08006ca4
 8004260:	08006cac 	.word	0x08006cac
 8004264:	08006ca8 	.word	0x08006ca8
 8004268:	08006cb0 	.word	0x08006cb0
 800426c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800426e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004270:	429a      	cmp	r2, r3
 8004272:	bfa8      	it	ge
 8004274:	461a      	movge	r2, r3
 8004276:	2a00      	cmp	r2, #0
 8004278:	4691      	mov	r9, r2
 800427a:	dc37      	bgt.n	80042ec <_printf_float+0x364>
 800427c:	f04f 0b00 	mov.w	fp, #0
 8004280:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004284:	f104 021a 	add.w	r2, r4, #26
 8004288:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800428c:	ebaa 0309 	sub.w	r3, sl, r9
 8004290:	455b      	cmp	r3, fp
 8004292:	dc33      	bgt.n	80042fc <_printf_float+0x374>
 8004294:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004298:	429a      	cmp	r2, r3
 800429a:	db3b      	blt.n	8004314 <_printf_float+0x38c>
 800429c:	6823      	ldr	r3, [r4, #0]
 800429e:	07da      	lsls	r2, r3, #31
 80042a0:	d438      	bmi.n	8004314 <_printf_float+0x38c>
 80042a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042a4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80042a6:	eba3 020a 	sub.w	r2, r3, sl
 80042aa:	eba3 0901 	sub.w	r9, r3, r1
 80042ae:	4591      	cmp	r9, r2
 80042b0:	bfa8      	it	ge
 80042b2:	4691      	movge	r9, r2
 80042b4:	f1b9 0f00 	cmp.w	r9, #0
 80042b8:	dc34      	bgt.n	8004324 <_printf_float+0x39c>
 80042ba:	f04f 0800 	mov.w	r8, #0
 80042be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042c2:	f104 0a1a 	add.w	sl, r4, #26
 80042c6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80042ca:	1a9b      	subs	r3, r3, r2
 80042cc:	eba3 0309 	sub.w	r3, r3, r9
 80042d0:	4543      	cmp	r3, r8
 80042d2:	f77f af7a 	ble.w	80041ca <_printf_float+0x242>
 80042d6:	2301      	movs	r3, #1
 80042d8:	4652      	mov	r2, sl
 80042da:	4631      	mov	r1, r6
 80042dc:	4628      	mov	r0, r5
 80042de:	47b8      	blx	r7
 80042e0:	3001      	adds	r0, #1
 80042e2:	f43f aeac 	beq.w	800403e <_printf_float+0xb6>
 80042e6:	f108 0801 	add.w	r8, r8, #1
 80042ea:	e7ec      	b.n	80042c6 <_printf_float+0x33e>
 80042ec:	4613      	mov	r3, r2
 80042ee:	4631      	mov	r1, r6
 80042f0:	4642      	mov	r2, r8
 80042f2:	4628      	mov	r0, r5
 80042f4:	47b8      	blx	r7
 80042f6:	3001      	adds	r0, #1
 80042f8:	d1c0      	bne.n	800427c <_printf_float+0x2f4>
 80042fa:	e6a0      	b.n	800403e <_printf_float+0xb6>
 80042fc:	2301      	movs	r3, #1
 80042fe:	4631      	mov	r1, r6
 8004300:	4628      	mov	r0, r5
 8004302:	920b      	str	r2, [sp, #44]	; 0x2c
 8004304:	47b8      	blx	r7
 8004306:	3001      	adds	r0, #1
 8004308:	f43f ae99 	beq.w	800403e <_printf_float+0xb6>
 800430c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800430e:	f10b 0b01 	add.w	fp, fp, #1
 8004312:	e7b9      	b.n	8004288 <_printf_float+0x300>
 8004314:	4631      	mov	r1, r6
 8004316:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800431a:	4628      	mov	r0, r5
 800431c:	47b8      	blx	r7
 800431e:	3001      	adds	r0, #1
 8004320:	d1bf      	bne.n	80042a2 <_printf_float+0x31a>
 8004322:	e68c      	b.n	800403e <_printf_float+0xb6>
 8004324:	464b      	mov	r3, r9
 8004326:	4631      	mov	r1, r6
 8004328:	4628      	mov	r0, r5
 800432a:	eb08 020a 	add.w	r2, r8, sl
 800432e:	47b8      	blx	r7
 8004330:	3001      	adds	r0, #1
 8004332:	d1c2      	bne.n	80042ba <_printf_float+0x332>
 8004334:	e683      	b.n	800403e <_printf_float+0xb6>
 8004336:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004338:	2a01      	cmp	r2, #1
 800433a:	dc01      	bgt.n	8004340 <_printf_float+0x3b8>
 800433c:	07db      	lsls	r3, r3, #31
 800433e:	d537      	bpl.n	80043b0 <_printf_float+0x428>
 8004340:	2301      	movs	r3, #1
 8004342:	4642      	mov	r2, r8
 8004344:	4631      	mov	r1, r6
 8004346:	4628      	mov	r0, r5
 8004348:	47b8      	blx	r7
 800434a:	3001      	adds	r0, #1
 800434c:	f43f ae77 	beq.w	800403e <_printf_float+0xb6>
 8004350:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004354:	4631      	mov	r1, r6
 8004356:	4628      	mov	r0, r5
 8004358:	47b8      	blx	r7
 800435a:	3001      	adds	r0, #1
 800435c:	f43f ae6f 	beq.w	800403e <_printf_float+0xb6>
 8004360:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004364:	2200      	movs	r2, #0
 8004366:	2300      	movs	r3, #0
 8004368:	f7fc fb36 	bl	80009d8 <__aeabi_dcmpeq>
 800436c:	b9d8      	cbnz	r0, 80043a6 <_printf_float+0x41e>
 800436e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004370:	f108 0201 	add.w	r2, r8, #1
 8004374:	3b01      	subs	r3, #1
 8004376:	4631      	mov	r1, r6
 8004378:	4628      	mov	r0, r5
 800437a:	47b8      	blx	r7
 800437c:	3001      	adds	r0, #1
 800437e:	d10e      	bne.n	800439e <_printf_float+0x416>
 8004380:	e65d      	b.n	800403e <_printf_float+0xb6>
 8004382:	2301      	movs	r3, #1
 8004384:	464a      	mov	r2, r9
 8004386:	4631      	mov	r1, r6
 8004388:	4628      	mov	r0, r5
 800438a:	47b8      	blx	r7
 800438c:	3001      	adds	r0, #1
 800438e:	f43f ae56 	beq.w	800403e <_printf_float+0xb6>
 8004392:	f108 0801 	add.w	r8, r8, #1
 8004396:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004398:	3b01      	subs	r3, #1
 800439a:	4543      	cmp	r3, r8
 800439c:	dcf1      	bgt.n	8004382 <_printf_float+0x3fa>
 800439e:	4653      	mov	r3, sl
 80043a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80043a4:	e6e0      	b.n	8004168 <_printf_float+0x1e0>
 80043a6:	f04f 0800 	mov.w	r8, #0
 80043aa:	f104 091a 	add.w	r9, r4, #26
 80043ae:	e7f2      	b.n	8004396 <_printf_float+0x40e>
 80043b0:	2301      	movs	r3, #1
 80043b2:	4642      	mov	r2, r8
 80043b4:	e7df      	b.n	8004376 <_printf_float+0x3ee>
 80043b6:	2301      	movs	r3, #1
 80043b8:	464a      	mov	r2, r9
 80043ba:	4631      	mov	r1, r6
 80043bc:	4628      	mov	r0, r5
 80043be:	47b8      	blx	r7
 80043c0:	3001      	adds	r0, #1
 80043c2:	f43f ae3c 	beq.w	800403e <_printf_float+0xb6>
 80043c6:	f108 0801 	add.w	r8, r8, #1
 80043ca:	68e3      	ldr	r3, [r4, #12]
 80043cc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80043ce:	1a5b      	subs	r3, r3, r1
 80043d0:	4543      	cmp	r3, r8
 80043d2:	dcf0      	bgt.n	80043b6 <_printf_float+0x42e>
 80043d4:	e6fd      	b.n	80041d2 <_printf_float+0x24a>
 80043d6:	f04f 0800 	mov.w	r8, #0
 80043da:	f104 0919 	add.w	r9, r4, #25
 80043de:	e7f4      	b.n	80043ca <_printf_float+0x442>

080043e0 <_printf_common>:
 80043e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043e4:	4616      	mov	r6, r2
 80043e6:	4699      	mov	r9, r3
 80043e8:	688a      	ldr	r2, [r1, #8]
 80043ea:	690b      	ldr	r3, [r1, #16]
 80043ec:	4607      	mov	r7, r0
 80043ee:	4293      	cmp	r3, r2
 80043f0:	bfb8      	it	lt
 80043f2:	4613      	movlt	r3, r2
 80043f4:	6033      	str	r3, [r6, #0]
 80043f6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043fa:	460c      	mov	r4, r1
 80043fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004400:	b10a      	cbz	r2, 8004406 <_printf_common+0x26>
 8004402:	3301      	adds	r3, #1
 8004404:	6033      	str	r3, [r6, #0]
 8004406:	6823      	ldr	r3, [r4, #0]
 8004408:	0699      	lsls	r1, r3, #26
 800440a:	bf42      	ittt	mi
 800440c:	6833      	ldrmi	r3, [r6, #0]
 800440e:	3302      	addmi	r3, #2
 8004410:	6033      	strmi	r3, [r6, #0]
 8004412:	6825      	ldr	r5, [r4, #0]
 8004414:	f015 0506 	ands.w	r5, r5, #6
 8004418:	d106      	bne.n	8004428 <_printf_common+0x48>
 800441a:	f104 0a19 	add.w	sl, r4, #25
 800441e:	68e3      	ldr	r3, [r4, #12]
 8004420:	6832      	ldr	r2, [r6, #0]
 8004422:	1a9b      	subs	r3, r3, r2
 8004424:	42ab      	cmp	r3, r5
 8004426:	dc28      	bgt.n	800447a <_printf_common+0x9a>
 8004428:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800442c:	1e13      	subs	r3, r2, #0
 800442e:	6822      	ldr	r2, [r4, #0]
 8004430:	bf18      	it	ne
 8004432:	2301      	movne	r3, #1
 8004434:	0692      	lsls	r2, r2, #26
 8004436:	d42d      	bmi.n	8004494 <_printf_common+0xb4>
 8004438:	4649      	mov	r1, r9
 800443a:	4638      	mov	r0, r7
 800443c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004440:	47c0      	blx	r8
 8004442:	3001      	adds	r0, #1
 8004444:	d020      	beq.n	8004488 <_printf_common+0xa8>
 8004446:	6823      	ldr	r3, [r4, #0]
 8004448:	68e5      	ldr	r5, [r4, #12]
 800444a:	f003 0306 	and.w	r3, r3, #6
 800444e:	2b04      	cmp	r3, #4
 8004450:	bf18      	it	ne
 8004452:	2500      	movne	r5, #0
 8004454:	6832      	ldr	r2, [r6, #0]
 8004456:	f04f 0600 	mov.w	r6, #0
 800445a:	68a3      	ldr	r3, [r4, #8]
 800445c:	bf08      	it	eq
 800445e:	1aad      	subeq	r5, r5, r2
 8004460:	6922      	ldr	r2, [r4, #16]
 8004462:	bf08      	it	eq
 8004464:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004468:	4293      	cmp	r3, r2
 800446a:	bfc4      	itt	gt
 800446c:	1a9b      	subgt	r3, r3, r2
 800446e:	18ed      	addgt	r5, r5, r3
 8004470:	341a      	adds	r4, #26
 8004472:	42b5      	cmp	r5, r6
 8004474:	d11a      	bne.n	80044ac <_printf_common+0xcc>
 8004476:	2000      	movs	r0, #0
 8004478:	e008      	b.n	800448c <_printf_common+0xac>
 800447a:	2301      	movs	r3, #1
 800447c:	4652      	mov	r2, sl
 800447e:	4649      	mov	r1, r9
 8004480:	4638      	mov	r0, r7
 8004482:	47c0      	blx	r8
 8004484:	3001      	adds	r0, #1
 8004486:	d103      	bne.n	8004490 <_printf_common+0xb0>
 8004488:	f04f 30ff 	mov.w	r0, #4294967295
 800448c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004490:	3501      	adds	r5, #1
 8004492:	e7c4      	b.n	800441e <_printf_common+0x3e>
 8004494:	2030      	movs	r0, #48	; 0x30
 8004496:	18e1      	adds	r1, r4, r3
 8004498:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800449c:	1c5a      	adds	r2, r3, #1
 800449e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044a2:	4422      	add	r2, r4
 80044a4:	3302      	adds	r3, #2
 80044a6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044aa:	e7c5      	b.n	8004438 <_printf_common+0x58>
 80044ac:	2301      	movs	r3, #1
 80044ae:	4622      	mov	r2, r4
 80044b0:	4649      	mov	r1, r9
 80044b2:	4638      	mov	r0, r7
 80044b4:	47c0      	blx	r8
 80044b6:	3001      	adds	r0, #1
 80044b8:	d0e6      	beq.n	8004488 <_printf_common+0xa8>
 80044ba:	3601      	adds	r6, #1
 80044bc:	e7d9      	b.n	8004472 <_printf_common+0x92>
	...

080044c0 <_printf_i>:
 80044c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044c4:	7e0f      	ldrb	r7, [r1, #24]
 80044c6:	4691      	mov	r9, r2
 80044c8:	2f78      	cmp	r7, #120	; 0x78
 80044ca:	4680      	mov	r8, r0
 80044cc:	460c      	mov	r4, r1
 80044ce:	469a      	mov	sl, r3
 80044d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044d6:	d807      	bhi.n	80044e8 <_printf_i+0x28>
 80044d8:	2f62      	cmp	r7, #98	; 0x62
 80044da:	d80a      	bhi.n	80044f2 <_printf_i+0x32>
 80044dc:	2f00      	cmp	r7, #0
 80044de:	f000 80d9 	beq.w	8004694 <_printf_i+0x1d4>
 80044e2:	2f58      	cmp	r7, #88	; 0x58
 80044e4:	f000 80a4 	beq.w	8004630 <_printf_i+0x170>
 80044e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80044ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044f0:	e03a      	b.n	8004568 <_printf_i+0xa8>
 80044f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044f6:	2b15      	cmp	r3, #21
 80044f8:	d8f6      	bhi.n	80044e8 <_printf_i+0x28>
 80044fa:	a101      	add	r1, pc, #4	; (adr r1, 8004500 <_printf_i+0x40>)
 80044fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004500:	08004559 	.word	0x08004559
 8004504:	0800456d 	.word	0x0800456d
 8004508:	080044e9 	.word	0x080044e9
 800450c:	080044e9 	.word	0x080044e9
 8004510:	080044e9 	.word	0x080044e9
 8004514:	080044e9 	.word	0x080044e9
 8004518:	0800456d 	.word	0x0800456d
 800451c:	080044e9 	.word	0x080044e9
 8004520:	080044e9 	.word	0x080044e9
 8004524:	080044e9 	.word	0x080044e9
 8004528:	080044e9 	.word	0x080044e9
 800452c:	0800467b 	.word	0x0800467b
 8004530:	0800459d 	.word	0x0800459d
 8004534:	0800465d 	.word	0x0800465d
 8004538:	080044e9 	.word	0x080044e9
 800453c:	080044e9 	.word	0x080044e9
 8004540:	0800469d 	.word	0x0800469d
 8004544:	080044e9 	.word	0x080044e9
 8004548:	0800459d 	.word	0x0800459d
 800454c:	080044e9 	.word	0x080044e9
 8004550:	080044e9 	.word	0x080044e9
 8004554:	08004665 	.word	0x08004665
 8004558:	682b      	ldr	r3, [r5, #0]
 800455a:	1d1a      	adds	r2, r3, #4
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	602a      	str	r2, [r5, #0]
 8004560:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004564:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004568:	2301      	movs	r3, #1
 800456a:	e0a4      	b.n	80046b6 <_printf_i+0x1f6>
 800456c:	6820      	ldr	r0, [r4, #0]
 800456e:	6829      	ldr	r1, [r5, #0]
 8004570:	0606      	lsls	r6, r0, #24
 8004572:	f101 0304 	add.w	r3, r1, #4
 8004576:	d50a      	bpl.n	800458e <_printf_i+0xce>
 8004578:	680e      	ldr	r6, [r1, #0]
 800457a:	602b      	str	r3, [r5, #0]
 800457c:	2e00      	cmp	r6, #0
 800457e:	da03      	bge.n	8004588 <_printf_i+0xc8>
 8004580:	232d      	movs	r3, #45	; 0x2d
 8004582:	4276      	negs	r6, r6
 8004584:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004588:	230a      	movs	r3, #10
 800458a:	485e      	ldr	r0, [pc, #376]	; (8004704 <_printf_i+0x244>)
 800458c:	e019      	b.n	80045c2 <_printf_i+0x102>
 800458e:	680e      	ldr	r6, [r1, #0]
 8004590:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004594:	602b      	str	r3, [r5, #0]
 8004596:	bf18      	it	ne
 8004598:	b236      	sxthne	r6, r6
 800459a:	e7ef      	b.n	800457c <_printf_i+0xbc>
 800459c:	682b      	ldr	r3, [r5, #0]
 800459e:	6820      	ldr	r0, [r4, #0]
 80045a0:	1d19      	adds	r1, r3, #4
 80045a2:	6029      	str	r1, [r5, #0]
 80045a4:	0601      	lsls	r1, r0, #24
 80045a6:	d501      	bpl.n	80045ac <_printf_i+0xec>
 80045a8:	681e      	ldr	r6, [r3, #0]
 80045aa:	e002      	b.n	80045b2 <_printf_i+0xf2>
 80045ac:	0646      	lsls	r6, r0, #25
 80045ae:	d5fb      	bpl.n	80045a8 <_printf_i+0xe8>
 80045b0:	881e      	ldrh	r6, [r3, #0]
 80045b2:	2f6f      	cmp	r7, #111	; 0x6f
 80045b4:	bf0c      	ite	eq
 80045b6:	2308      	moveq	r3, #8
 80045b8:	230a      	movne	r3, #10
 80045ba:	4852      	ldr	r0, [pc, #328]	; (8004704 <_printf_i+0x244>)
 80045bc:	2100      	movs	r1, #0
 80045be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045c2:	6865      	ldr	r5, [r4, #4]
 80045c4:	2d00      	cmp	r5, #0
 80045c6:	bfa8      	it	ge
 80045c8:	6821      	ldrge	r1, [r4, #0]
 80045ca:	60a5      	str	r5, [r4, #8]
 80045cc:	bfa4      	itt	ge
 80045ce:	f021 0104 	bicge.w	r1, r1, #4
 80045d2:	6021      	strge	r1, [r4, #0]
 80045d4:	b90e      	cbnz	r6, 80045da <_printf_i+0x11a>
 80045d6:	2d00      	cmp	r5, #0
 80045d8:	d04d      	beq.n	8004676 <_printf_i+0x1b6>
 80045da:	4615      	mov	r5, r2
 80045dc:	fbb6 f1f3 	udiv	r1, r6, r3
 80045e0:	fb03 6711 	mls	r7, r3, r1, r6
 80045e4:	5dc7      	ldrb	r7, [r0, r7]
 80045e6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045ea:	4637      	mov	r7, r6
 80045ec:	42bb      	cmp	r3, r7
 80045ee:	460e      	mov	r6, r1
 80045f0:	d9f4      	bls.n	80045dc <_printf_i+0x11c>
 80045f2:	2b08      	cmp	r3, #8
 80045f4:	d10b      	bne.n	800460e <_printf_i+0x14e>
 80045f6:	6823      	ldr	r3, [r4, #0]
 80045f8:	07de      	lsls	r6, r3, #31
 80045fa:	d508      	bpl.n	800460e <_printf_i+0x14e>
 80045fc:	6923      	ldr	r3, [r4, #16]
 80045fe:	6861      	ldr	r1, [r4, #4]
 8004600:	4299      	cmp	r1, r3
 8004602:	bfde      	ittt	le
 8004604:	2330      	movle	r3, #48	; 0x30
 8004606:	f805 3c01 	strble.w	r3, [r5, #-1]
 800460a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800460e:	1b52      	subs	r2, r2, r5
 8004610:	6122      	str	r2, [r4, #16]
 8004612:	464b      	mov	r3, r9
 8004614:	4621      	mov	r1, r4
 8004616:	4640      	mov	r0, r8
 8004618:	f8cd a000 	str.w	sl, [sp]
 800461c:	aa03      	add	r2, sp, #12
 800461e:	f7ff fedf 	bl	80043e0 <_printf_common>
 8004622:	3001      	adds	r0, #1
 8004624:	d14c      	bne.n	80046c0 <_printf_i+0x200>
 8004626:	f04f 30ff 	mov.w	r0, #4294967295
 800462a:	b004      	add	sp, #16
 800462c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004630:	4834      	ldr	r0, [pc, #208]	; (8004704 <_printf_i+0x244>)
 8004632:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004636:	6829      	ldr	r1, [r5, #0]
 8004638:	6823      	ldr	r3, [r4, #0]
 800463a:	f851 6b04 	ldr.w	r6, [r1], #4
 800463e:	6029      	str	r1, [r5, #0]
 8004640:	061d      	lsls	r5, r3, #24
 8004642:	d514      	bpl.n	800466e <_printf_i+0x1ae>
 8004644:	07df      	lsls	r7, r3, #31
 8004646:	bf44      	itt	mi
 8004648:	f043 0320 	orrmi.w	r3, r3, #32
 800464c:	6023      	strmi	r3, [r4, #0]
 800464e:	b91e      	cbnz	r6, 8004658 <_printf_i+0x198>
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	f023 0320 	bic.w	r3, r3, #32
 8004656:	6023      	str	r3, [r4, #0]
 8004658:	2310      	movs	r3, #16
 800465a:	e7af      	b.n	80045bc <_printf_i+0xfc>
 800465c:	6823      	ldr	r3, [r4, #0]
 800465e:	f043 0320 	orr.w	r3, r3, #32
 8004662:	6023      	str	r3, [r4, #0]
 8004664:	2378      	movs	r3, #120	; 0x78
 8004666:	4828      	ldr	r0, [pc, #160]	; (8004708 <_printf_i+0x248>)
 8004668:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800466c:	e7e3      	b.n	8004636 <_printf_i+0x176>
 800466e:	0659      	lsls	r1, r3, #25
 8004670:	bf48      	it	mi
 8004672:	b2b6      	uxthmi	r6, r6
 8004674:	e7e6      	b.n	8004644 <_printf_i+0x184>
 8004676:	4615      	mov	r5, r2
 8004678:	e7bb      	b.n	80045f2 <_printf_i+0x132>
 800467a:	682b      	ldr	r3, [r5, #0]
 800467c:	6826      	ldr	r6, [r4, #0]
 800467e:	1d18      	adds	r0, r3, #4
 8004680:	6961      	ldr	r1, [r4, #20]
 8004682:	6028      	str	r0, [r5, #0]
 8004684:	0635      	lsls	r5, r6, #24
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	d501      	bpl.n	800468e <_printf_i+0x1ce>
 800468a:	6019      	str	r1, [r3, #0]
 800468c:	e002      	b.n	8004694 <_printf_i+0x1d4>
 800468e:	0670      	lsls	r0, r6, #25
 8004690:	d5fb      	bpl.n	800468a <_printf_i+0x1ca>
 8004692:	8019      	strh	r1, [r3, #0]
 8004694:	2300      	movs	r3, #0
 8004696:	4615      	mov	r5, r2
 8004698:	6123      	str	r3, [r4, #16]
 800469a:	e7ba      	b.n	8004612 <_printf_i+0x152>
 800469c:	682b      	ldr	r3, [r5, #0]
 800469e:	2100      	movs	r1, #0
 80046a0:	1d1a      	adds	r2, r3, #4
 80046a2:	602a      	str	r2, [r5, #0]
 80046a4:	681d      	ldr	r5, [r3, #0]
 80046a6:	6862      	ldr	r2, [r4, #4]
 80046a8:	4628      	mov	r0, r5
 80046aa:	f000 feeb 	bl	8005484 <memchr>
 80046ae:	b108      	cbz	r0, 80046b4 <_printf_i+0x1f4>
 80046b0:	1b40      	subs	r0, r0, r5
 80046b2:	6060      	str	r0, [r4, #4]
 80046b4:	6863      	ldr	r3, [r4, #4]
 80046b6:	6123      	str	r3, [r4, #16]
 80046b8:	2300      	movs	r3, #0
 80046ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046be:	e7a8      	b.n	8004612 <_printf_i+0x152>
 80046c0:	462a      	mov	r2, r5
 80046c2:	4649      	mov	r1, r9
 80046c4:	4640      	mov	r0, r8
 80046c6:	6923      	ldr	r3, [r4, #16]
 80046c8:	47d0      	blx	sl
 80046ca:	3001      	adds	r0, #1
 80046cc:	d0ab      	beq.n	8004626 <_printf_i+0x166>
 80046ce:	6823      	ldr	r3, [r4, #0]
 80046d0:	079b      	lsls	r3, r3, #30
 80046d2:	d413      	bmi.n	80046fc <_printf_i+0x23c>
 80046d4:	68e0      	ldr	r0, [r4, #12]
 80046d6:	9b03      	ldr	r3, [sp, #12]
 80046d8:	4298      	cmp	r0, r3
 80046da:	bfb8      	it	lt
 80046dc:	4618      	movlt	r0, r3
 80046de:	e7a4      	b.n	800462a <_printf_i+0x16a>
 80046e0:	2301      	movs	r3, #1
 80046e2:	4632      	mov	r2, r6
 80046e4:	4649      	mov	r1, r9
 80046e6:	4640      	mov	r0, r8
 80046e8:	47d0      	blx	sl
 80046ea:	3001      	adds	r0, #1
 80046ec:	d09b      	beq.n	8004626 <_printf_i+0x166>
 80046ee:	3501      	adds	r5, #1
 80046f0:	68e3      	ldr	r3, [r4, #12]
 80046f2:	9903      	ldr	r1, [sp, #12]
 80046f4:	1a5b      	subs	r3, r3, r1
 80046f6:	42ab      	cmp	r3, r5
 80046f8:	dcf2      	bgt.n	80046e0 <_printf_i+0x220>
 80046fa:	e7eb      	b.n	80046d4 <_printf_i+0x214>
 80046fc:	2500      	movs	r5, #0
 80046fe:	f104 0619 	add.w	r6, r4, #25
 8004702:	e7f5      	b.n	80046f0 <_printf_i+0x230>
 8004704:	08006cb2 	.word	0x08006cb2
 8004708:	08006cc3 	.word	0x08006cc3

0800470c <sniprintf>:
 800470c:	b40c      	push	{r2, r3}
 800470e:	b530      	push	{r4, r5, lr}
 8004710:	4b17      	ldr	r3, [pc, #92]	; (8004770 <sniprintf+0x64>)
 8004712:	1e0c      	subs	r4, r1, #0
 8004714:	681d      	ldr	r5, [r3, #0]
 8004716:	b09d      	sub	sp, #116	; 0x74
 8004718:	da08      	bge.n	800472c <sniprintf+0x20>
 800471a:	238b      	movs	r3, #139	; 0x8b
 800471c:	f04f 30ff 	mov.w	r0, #4294967295
 8004720:	602b      	str	r3, [r5, #0]
 8004722:	b01d      	add	sp, #116	; 0x74
 8004724:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004728:	b002      	add	sp, #8
 800472a:	4770      	bx	lr
 800472c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004730:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004734:	bf0c      	ite	eq
 8004736:	4623      	moveq	r3, r4
 8004738:	f104 33ff 	addne.w	r3, r4, #4294967295
 800473c:	9304      	str	r3, [sp, #16]
 800473e:	9307      	str	r3, [sp, #28]
 8004740:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004744:	9002      	str	r0, [sp, #8]
 8004746:	9006      	str	r0, [sp, #24]
 8004748:	f8ad 3016 	strh.w	r3, [sp, #22]
 800474c:	4628      	mov	r0, r5
 800474e:	ab21      	add	r3, sp, #132	; 0x84
 8004750:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004752:	a902      	add	r1, sp, #8
 8004754:	9301      	str	r3, [sp, #4]
 8004756:	f001 fb7f 	bl	8005e58 <_svfiprintf_r>
 800475a:	1c43      	adds	r3, r0, #1
 800475c:	bfbc      	itt	lt
 800475e:	238b      	movlt	r3, #139	; 0x8b
 8004760:	602b      	strlt	r3, [r5, #0]
 8004762:	2c00      	cmp	r4, #0
 8004764:	d0dd      	beq.n	8004722 <sniprintf+0x16>
 8004766:	2200      	movs	r2, #0
 8004768:	9b02      	ldr	r3, [sp, #8]
 800476a:	701a      	strb	r2, [r3, #0]
 800476c:	e7d9      	b.n	8004722 <sniprintf+0x16>
 800476e:	bf00      	nop
 8004770:	20000020 	.word	0x20000020

08004774 <quorem>:
 8004774:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004778:	6903      	ldr	r3, [r0, #16]
 800477a:	690c      	ldr	r4, [r1, #16]
 800477c:	4607      	mov	r7, r0
 800477e:	42a3      	cmp	r3, r4
 8004780:	f2c0 8082 	blt.w	8004888 <quorem+0x114>
 8004784:	3c01      	subs	r4, #1
 8004786:	f100 0514 	add.w	r5, r0, #20
 800478a:	f101 0814 	add.w	r8, r1, #20
 800478e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004792:	9301      	str	r3, [sp, #4]
 8004794:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004798:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800479c:	3301      	adds	r3, #1
 800479e:	429a      	cmp	r2, r3
 80047a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80047a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80047a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80047ac:	d331      	bcc.n	8004812 <quorem+0x9e>
 80047ae:	f04f 0e00 	mov.w	lr, #0
 80047b2:	4640      	mov	r0, r8
 80047b4:	46ac      	mov	ip, r5
 80047b6:	46f2      	mov	sl, lr
 80047b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80047bc:	b293      	uxth	r3, r2
 80047be:	fb06 e303 	mla	r3, r6, r3, lr
 80047c2:	0c12      	lsrs	r2, r2, #16
 80047c4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	fb06 e202 	mla	r2, r6, r2, lr
 80047ce:	ebaa 0303 	sub.w	r3, sl, r3
 80047d2:	f8dc a000 	ldr.w	sl, [ip]
 80047d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80047da:	fa1f fa8a 	uxth.w	sl, sl
 80047de:	4453      	add	r3, sl
 80047e0:	f8dc a000 	ldr.w	sl, [ip]
 80047e4:	b292      	uxth	r2, r2
 80047e6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80047ea:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047f4:	4581      	cmp	r9, r0
 80047f6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80047fa:	f84c 3b04 	str.w	r3, [ip], #4
 80047fe:	d2db      	bcs.n	80047b8 <quorem+0x44>
 8004800:	f855 300b 	ldr.w	r3, [r5, fp]
 8004804:	b92b      	cbnz	r3, 8004812 <quorem+0x9e>
 8004806:	9b01      	ldr	r3, [sp, #4]
 8004808:	3b04      	subs	r3, #4
 800480a:	429d      	cmp	r5, r3
 800480c:	461a      	mov	r2, r3
 800480e:	d32f      	bcc.n	8004870 <quorem+0xfc>
 8004810:	613c      	str	r4, [r7, #16]
 8004812:	4638      	mov	r0, r7
 8004814:	f001 f8d0 	bl	80059b8 <__mcmp>
 8004818:	2800      	cmp	r0, #0
 800481a:	db25      	blt.n	8004868 <quorem+0xf4>
 800481c:	4628      	mov	r0, r5
 800481e:	f04f 0c00 	mov.w	ip, #0
 8004822:	3601      	adds	r6, #1
 8004824:	f858 1b04 	ldr.w	r1, [r8], #4
 8004828:	f8d0 e000 	ldr.w	lr, [r0]
 800482c:	b28b      	uxth	r3, r1
 800482e:	ebac 0303 	sub.w	r3, ip, r3
 8004832:	fa1f f28e 	uxth.w	r2, lr
 8004836:	4413      	add	r3, r2
 8004838:	0c0a      	lsrs	r2, r1, #16
 800483a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800483e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004842:	b29b      	uxth	r3, r3
 8004844:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004848:	45c1      	cmp	r9, r8
 800484a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800484e:	f840 3b04 	str.w	r3, [r0], #4
 8004852:	d2e7      	bcs.n	8004824 <quorem+0xb0>
 8004854:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004858:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800485c:	b922      	cbnz	r2, 8004868 <quorem+0xf4>
 800485e:	3b04      	subs	r3, #4
 8004860:	429d      	cmp	r5, r3
 8004862:	461a      	mov	r2, r3
 8004864:	d30a      	bcc.n	800487c <quorem+0x108>
 8004866:	613c      	str	r4, [r7, #16]
 8004868:	4630      	mov	r0, r6
 800486a:	b003      	add	sp, #12
 800486c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004870:	6812      	ldr	r2, [r2, #0]
 8004872:	3b04      	subs	r3, #4
 8004874:	2a00      	cmp	r2, #0
 8004876:	d1cb      	bne.n	8004810 <quorem+0x9c>
 8004878:	3c01      	subs	r4, #1
 800487a:	e7c6      	b.n	800480a <quorem+0x96>
 800487c:	6812      	ldr	r2, [r2, #0]
 800487e:	3b04      	subs	r3, #4
 8004880:	2a00      	cmp	r2, #0
 8004882:	d1f0      	bne.n	8004866 <quorem+0xf2>
 8004884:	3c01      	subs	r4, #1
 8004886:	e7eb      	b.n	8004860 <quorem+0xec>
 8004888:	2000      	movs	r0, #0
 800488a:	e7ee      	b.n	800486a <quorem+0xf6>
 800488c:	0000      	movs	r0, r0
	...

08004890 <_dtoa_r>:
 8004890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004894:	4616      	mov	r6, r2
 8004896:	461f      	mov	r7, r3
 8004898:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800489a:	b099      	sub	sp, #100	; 0x64
 800489c:	4605      	mov	r5, r0
 800489e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80048a2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80048a6:	b974      	cbnz	r4, 80048c6 <_dtoa_r+0x36>
 80048a8:	2010      	movs	r0, #16
 80048aa:	f000 fde3 	bl	8005474 <malloc>
 80048ae:	4602      	mov	r2, r0
 80048b0:	6268      	str	r0, [r5, #36]	; 0x24
 80048b2:	b920      	cbnz	r0, 80048be <_dtoa_r+0x2e>
 80048b4:	21ea      	movs	r1, #234	; 0xea
 80048b6:	4ba8      	ldr	r3, [pc, #672]	; (8004b58 <_dtoa_r+0x2c8>)
 80048b8:	48a8      	ldr	r0, [pc, #672]	; (8004b5c <_dtoa_r+0x2cc>)
 80048ba:	f001 fbdd 	bl	8006078 <__assert_func>
 80048be:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80048c2:	6004      	str	r4, [r0, #0]
 80048c4:	60c4      	str	r4, [r0, #12]
 80048c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048c8:	6819      	ldr	r1, [r3, #0]
 80048ca:	b151      	cbz	r1, 80048e2 <_dtoa_r+0x52>
 80048cc:	685a      	ldr	r2, [r3, #4]
 80048ce:	2301      	movs	r3, #1
 80048d0:	4093      	lsls	r3, r2
 80048d2:	604a      	str	r2, [r1, #4]
 80048d4:	608b      	str	r3, [r1, #8]
 80048d6:	4628      	mov	r0, r5
 80048d8:	f000 fe30 	bl	800553c <_Bfree>
 80048dc:	2200      	movs	r2, #0
 80048de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	1e3b      	subs	r3, r7, #0
 80048e4:	bfaf      	iteee	ge
 80048e6:	2300      	movge	r3, #0
 80048e8:	2201      	movlt	r2, #1
 80048ea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80048ee:	9305      	strlt	r3, [sp, #20]
 80048f0:	bfa8      	it	ge
 80048f2:	f8c8 3000 	strge.w	r3, [r8]
 80048f6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80048fa:	4b99      	ldr	r3, [pc, #612]	; (8004b60 <_dtoa_r+0x2d0>)
 80048fc:	bfb8      	it	lt
 80048fe:	f8c8 2000 	strlt.w	r2, [r8]
 8004902:	ea33 0309 	bics.w	r3, r3, r9
 8004906:	d119      	bne.n	800493c <_dtoa_r+0xac>
 8004908:	f242 730f 	movw	r3, #9999	; 0x270f
 800490c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800490e:	6013      	str	r3, [r2, #0]
 8004910:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004914:	4333      	orrs	r3, r6
 8004916:	f000 857f 	beq.w	8005418 <_dtoa_r+0xb88>
 800491a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800491c:	b953      	cbnz	r3, 8004934 <_dtoa_r+0xa4>
 800491e:	4b91      	ldr	r3, [pc, #580]	; (8004b64 <_dtoa_r+0x2d4>)
 8004920:	e022      	b.n	8004968 <_dtoa_r+0xd8>
 8004922:	4b91      	ldr	r3, [pc, #580]	; (8004b68 <_dtoa_r+0x2d8>)
 8004924:	9303      	str	r3, [sp, #12]
 8004926:	3308      	adds	r3, #8
 8004928:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	9803      	ldr	r0, [sp, #12]
 800492e:	b019      	add	sp, #100	; 0x64
 8004930:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004934:	4b8b      	ldr	r3, [pc, #556]	; (8004b64 <_dtoa_r+0x2d4>)
 8004936:	9303      	str	r3, [sp, #12]
 8004938:	3303      	adds	r3, #3
 800493a:	e7f5      	b.n	8004928 <_dtoa_r+0x98>
 800493c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004940:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8004944:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004948:	2200      	movs	r2, #0
 800494a:	2300      	movs	r3, #0
 800494c:	f7fc f844 	bl	80009d8 <__aeabi_dcmpeq>
 8004950:	4680      	mov	r8, r0
 8004952:	b158      	cbz	r0, 800496c <_dtoa_r+0xdc>
 8004954:	2301      	movs	r3, #1
 8004956:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8004958:	6013      	str	r3, [r2, #0]
 800495a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800495c:	2b00      	cmp	r3, #0
 800495e:	f000 8558 	beq.w	8005412 <_dtoa_r+0xb82>
 8004962:	4882      	ldr	r0, [pc, #520]	; (8004b6c <_dtoa_r+0x2dc>)
 8004964:	6018      	str	r0, [r3, #0]
 8004966:	1e43      	subs	r3, r0, #1
 8004968:	9303      	str	r3, [sp, #12]
 800496a:	e7df      	b.n	800492c <_dtoa_r+0x9c>
 800496c:	ab16      	add	r3, sp, #88	; 0x58
 800496e:	9301      	str	r3, [sp, #4]
 8004970:	ab17      	add	r3, sp, #92	; 0x5c
 8004972:	9300      	str	r3, [sp, #0]
 8004974:	4628      	mov	r0, r5
 8004976:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800497a:	f001 f8c5 	bl	8005b08 <__d2b>
 800497e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004982:	4683      	mov	fp, r0
 8004984:	2c00      	cmp	r4, #0
 8004986:	d07f      	beq.n	8004a88 <_dtoa_r+0x1f8>
 8004988:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800498c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800498e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8004992:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004996:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800499a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800499e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80049a2:	2200      	movs	r2, #0
 80049a4:	4b72      	ldr	r3, [pc, #456]	; (8004b70 <_dtoa_r+0x2e0>)
 80049a6:	f7fb fbf7 	bl	8000198 <__aeabi_dsub>
 80049aa:	a365      	add	r3, pc, #404	; (adr r3, 8004b40 <_dtoa_r+0x2b0>)
 80049ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b0:	f7fb fdaa 	bl	8000508 <__aeabi_dmul>
 80049b4:	a364      	add	r3, pc, #400	; (adr r3, 8004b48 <_dtoa_r+0x2b8>)
 80049b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ba:	f7fb fbef 	bl	800019c <__adddf3>
 80049be:	4606      	mov	r6, r0
 80049c0:	4620      	mov	r0, r4
 80049c2:	460f      	mov	r7, r1
 80049c4:	f7fb fd36 	bl	8000434 <__aeabi_i2d>
 80049c8:	a361      	add	r3, pc, #388	; (adr r3, 8004b50 <_dtoa_r+0x2c0>)
 80049ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ce:	f7fb fd9b 	bl	8000508 <__aeabi_dmul>
 80049d2:	4602      	mov	r2, r0
 80049d4:	460b      	mov	r3, r1
 80049d6:	4630      	mov	r0, r6
 80049d8:	4639      	mov	r1, r7
 80049da:	f7fb fbdf 	bl	800019c <__adddf3>
 80049de:	4606      	mov	r6, r0
 80049e0:	460f      	mov	r7, r1
 80049e2:	f7fc f841 	bl	8000a68 <__aeabi_d2iz>
 80049e6:	2200      	movs	r2, #0
 80049e8:	4682      	mov	sl, r0
 80049ea:	2300      	movs	r3, #0
 80049ec:	4630      	mov	r0, r6
 80049ee:	4639      	mov	r1, r7
 80049f0:	f7fb fffc 	bl	80009ec <__aeabi_dcmplt>
 80049f4:	b148      	cbz	r0, 8004a0a <_dtoa_r+0x17a>
 80049f6:	4650      	mov	r0, sl
 80049f8:	f7fb fd1c 	bl	8000434 <__aeabi_i2d>
 80049fc:	4632      	mov	r2, r6
 80049fe:	463b      	mov	r3, r7
 8004a00:	f7fb ffea 	bl	80009d8 <__aeabi_dcmpeq>
 8004a04:	b908      	cbnz	r0, 8004a0a <_dtoa_r+0x17a>
 8004a06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a0a:	f1ba 0f16 	cmp.w	sl, #22
 8004a0e:	d858      	bhi.n	8004ac2 <_dtoa_r+0x232>
 8004a10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004a14:	4b57      	ldr	r3, [pc, #348]	; (8004b74 <_dtoa_r+0x2e4>)
 8004a16:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1e:	f7fb ffe5 	bl	80009ec <__aeabi_dcmplt>
 8004a22:	2800      	cmp	r0, #0
 8004a24:	d04f      	beq.n	8004ac6 <_dtoa_r+0x236>
 8004a26:	2300      	movs	r3, #0
 8004a28:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8004a2e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8004a30:	1b1c      	subs	r4, r3, r4
 8004a32:	1e63      	subs	r3, r4, #1
 8004a34:	9309      	str	r3, [sp, #36]	; 0x24
 8004a36:	bf49      	itett	mi
 8004a38:	f1c4 0301 	rsbmi	r3, r4, #1
 8004a3c:	2300      	movpl	r3, #0
 8004a3e:	9306      	strmi	r3, [sp, #24]
 8004a40:	2300      	movmi	r3, #0
 8004a42:	bf54      	ite	pl
 8004a44:	9306      	strpl	r3, [sp, #24]
 8004a46:	9309      	strmi	r3, [sp, #36]	; 0x24
 8004a48:	f1ba 0f00 	cmp.w	sl, #0
 8004a4c:	db3d      	blt.n	8004aca <_dtoa_r+0x23a>
 8004a4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a50:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8004a54:	4453      	add	r3, sl
 8004a56:	9309      	str	r3, [sp, #36]	; 0x24
 8004a58:	2300      	movs	r3, #0
 8004a5a:	930a      	str	r3, [sp, #40]	; 0x28
 8004a5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a5e:	2b09      	cmp	r3, #9
 8004a60:	f200 808c 	bhi.w	8004b7c <_dtoa_r+0x2ec>
 8004a64:	2b05      	cmp	r3, #5
 8004a66:	bfc4      	itt	gt
 8004a68:	3b04      	subgt	r3, #4
 8004a6a:	9322      	strgt	r3, [sp, #136]	; 0x88
 8004a6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004a6e:	bfc8      	it	gt
 8004a70:	2400      	movgt	r4, #0
 8004a72:	f1a3 0302 	sub.w	r3, r3, #2
 8004a76:	bfd8      	it	le
 8004a78:	2401      	movle	r4, #1
 8004a7a:	2b03      	cmp	r3, #3
 8004a7c:	f200 808a 	bhi.w	8004b94 <_dtoa_r+0x304>
 8004a80:	e8df f003 	tbb	[pc, r3]
 8004a84:	5b4d4f2d 	.word	0x5b4d4f2d
 8004a88:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8004a8c:	441c      	add	r4, r3
 8004a8e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8004a92:	2b20      	cmp	r3, #32
 8004a94:	bfc3      	ittte	gt
 8004a96:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004a9a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8004a9e:	fa09 f303 	lslgt.w	r3, r9, r3
 8004aa2:	f1c3 0320 	rsble	r3, r3, #32
 8004aa6:	bfc6      	itte	gt
 8004aa8:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004aac:	4318      	orrgt	r0, r3
 8004aae:	fa06 f003 	lslle.w	r0, r6, r3
 8004ab2:	f7fb fcaf 	bl	8000414 <__aeabi_ui2d>
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004abc:	3c01      	subs	r4, #1
 8004abe:	9313      	str	r3, [sp, #76]	; 0x4c
 8004ac0:	e76f      	b.n	80049a2 <_dtoa_r+0x112>
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e7b2      	b.n	8004a2c <_dtoa_r+0x19c>
 8004ac6:	900f      	str	r0, [sp, #60]	; 0x3c
 8004ac8:	e7b1      	b.n	8004a2e <_dtoa_r+0x19e>
 8004aca:	9b06      	ldr	r3, [sp, #24]
 8004acc:	eba3 030a 	sub.w	r3, r3, sl
 8004ad0:	9306      	str	r3, [sp, #24]
 8004ad2:	f1ca 0300 	rsb	r3, sl, #0
 8004ad6:	930a      	str	r3, [sp, #40]	; 0x28
 8004ad8:	2300      	movs	r3, #0
 8004ada:	930e      	str	r3, [sp, #56]	; 0x38
 8004adc:	e7be      	b.n	8004a5c <_dtoa_r+0x1cc>
 8004ade:	2300      	movs	r3, #0
 8004ae0:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ae2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	dc58      	bgt.n	8004b9a <_dtoa_r+0x30a>
 8004ae8:	f04f 0901 	mov.w	r9, #1
 8004aec:	464b      	mov	r3, r9
 8004aee:	f8cd 9020 	str.w	r9, [sp, #32]
 8004af2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8004af6:	2200      	movs	r2, #0
 8004af8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8004afa:	6042      	str	r2, [r0, #4]
 8004afc:	2204      	movs	r2, #4
 8004afe:	f102 0614 	add.w	r6, r2, #20
 8004b02:	429e      	cmp	r6, r3
 8004b04:	6841      	ldr	r1, [r0, #4]
 8004b06:	d94e      	bls.n	8004ba6 <_dtoa_r+0x316>
 8004b08:	4628      	mov	r0, r5
 8004b0a:	f000 fcd7 	bl	80054bc <_Balloc>
 8004b0e:	9003      	str	r0, [sp, #12]
 8004b10:	2800      	cmp	r0, #0
 8004b12:	d14c      	bne.n	8004bae <_dtoa_r+0x31e>
 8004b14:	4602      	mov	r2, r0
 8004b16:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004b1a:	4b17      	ldr	r3, [pc, #92]	; (8004b78 <_dtoa_r+0x2e8>)
 8004b1c:	e6cc      	b.n	80048b8 <_dtoa_r+0x28>
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e7de      	b.n	8004ae0 <_dtoa_r+0x250>
 8004b22:	2300      	movs	r3, #0
 8004b24:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b26:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004b28:	eb0a 0903 	add.w	r9, sl, r3
 8004b2c:	f109 0301 	add.w	r3, r9, #1
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	9308      	str	r3, [sp, #32]
 8004b34:	bfb8      	it	lt
 8004b36:	2301      	movlt	r3, #1
 8004b38:	e7dd      	b.n	8004af6 <_dtoa_r+0x266>
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e7f2      	b.n	8004b24 <_dtoa_r+0x294>
 8004b3e:	bf00      	nop
 8004b40:	636f4361 	.word	0x636f4361
 8004b44:	3fd287a7 	.word	0x3fd287a7
 8004b48:	8b60c8b3 	.word	0x8b60c8b3
 8004b4c:	3fc68a28 	.word	0x3fc68a28
 8004b50:	509f79fb 	.word	0x509f79fb
 8004b54:	3fd34413 	.word	0x3fd34413
 8004b58:	08006ce1 	.word	0x08006ce1
 8004b5c:	08006cf8 	.word	0x08006cf8
 8004b60:	7ff00000 	.word	0x7ff00000
 8004b64:	08006cdd 	.word	0x08006cdd
 8004b68:	08006cd4 	.word	0x08006cd4
 8004b6c:	08006cb1 	.word	0x08006cb1
 8004b70:	3ff80000 	.word	0x3ff80000
 8004b74:	08006de8 	.word	0x08006de8
 8004b78:	08006d53 	.word	0x08006d53
 8004b7c:	2401      	movs	r4, #1
 8004b7e:	2300      	movs	r3, #0
 8004b80:	940b      	str	r4, [sp, #44]	; 0x2c
 8004b82:	9322      	str	r3, [sp, #136]	; 0x88
 8004b84:	f04f 39ff 	mov.w	r9, #4294967295
 8004b88:	2200      	movs	r2, #0
 8004b8a:	2312      	movs	r3, #18
 8004b8c:	f8cd 9020 	str.w	r9, [sp, #32]
 8004b90:	9223      	str	r2, [sp, #140]	; 0x8c
 8004b92:	e7b0      	b.n	8004af6 <_dtoa_r+0x266>
 8004b94:	2301      	movs	r3, #1
 8004b96:	930b      	str	r3, [sp, #44]	; 0x2c
 8004b98:	e7f4      	b.n	8004b84 <_dtoa_r+0x2f4>
 8004b9a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8004b9e:	464b      	mov	r3, r9
 8004ba0:	f8cd 9020 	str.w	r9, [sp, #32]
 8004ba4:	e7a7      	b.n	8004af6 <_dtoa_r+0x266>
 8004ba6:	3101      	adds	r1, #1
 8004ba8:	6041      	str	r1, [r0, #4]
 8004baa:	0052      	lsls	r2, r2, #1
 8004bac:	e7a7      	b.n	8004afe <_dtoa_r+0x26e>
 8004bae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004bb0:	9a03      	ldr	r2, [sp, #12]
 8004bb2:	601a      	str	r2, [r3, #0]
 8004bb4:	9b08      	ldr	r3, [sp, #32]
 8004bb6:	2b0e      	cmp	r3, #14
 8004bb8:	f200 80a8 	bhi.w	8004d0c <_dtoa_r+0x47c>
 8004bbc:	2c00      	cmp	r4, #0
 8004bbe:	f000 80a5 	beq.w	8004d0c <_dtoa_r+0x47c>
 8004bc2:	f1ba 0f00 	cmp.w	sl, #0
 8004bc6:	dd34      	ble.n	8004c32 <_dtoa_r+0x3a2>
 8004bc8:	4a9a      	ldr	r2, [pc, #616]	; (8004e34 <_dtoa_r+0x5a4>)
 8004bca:	f00a 030f 	and.w	r3, sl, #15
 8004bce:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004bd2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8004bd6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004bda:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004bde:	ea4f 142a 	mov.w	r4, sl, asr #4
 8004be2:	d016      	beq.n	8004c12 <_dtoa_r+0x382>
 8004be4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004be8:	4b93      	ldr	r3, [pc, #588]	; (8004e38 <_dtoa_r+0x5a8>)
 8004bea:	2703      	movs	r7, #3
 8004bec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004bf0:	f7fb fdb4 	bl	800075c <__aeabi_ddiv>
 8004bf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bf8:	f004 040f 	and.w	r4, r4, #15
 8004bfc:	4e8e      	ldr	r6, [pc, #568]	; (8004e38 <_dtoa_r+0x5a8>)
 8004bfe:	b954      	cbnz	r4, 8004c16 <_dtoa_r+0x386>
 8004c00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004c04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c08:	f7fb fda8 	bl	800075c <__aeabi_ddiv>
 8004c0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c10:	e029      	b.n	8004c66 <_dtoa_r+0x3d6>
 8004c12:	2702      	movs	r7, #2
 8004c14:	e7f2      	b.n	8004bfc <_dtoa_r+0x36c>
 8004c16:	07e1      	lsls	r1, r4, #31
 8004c18:	d508      	bpl.n	8004c2c <_dtoa_r+0x39c>
 8004c1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c1e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004c22:	f7fb fc71 	bl	8000508 <__aeabi_dmul>
 8004c26:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004c2a:	3701      	adds	r7, #1
 8004c2c:	1064      	asrs	r4, r4, #1
 8004c2e:	3608      	adds	r6, #8
 8004c30:	e7e5      	b.n	8004bfe <_dtoa_r+0x36e>
 8004c32:	f000 80a5 	beq.w	8004d80 <_dtoa_r+0x4f0>
 8004c36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8004c3a:	f1ca 0400 	rsb	r4, sl, #0
 8004c3e:	4b7d      	ldr	r3, [pc, #500]	; (8004e34 <_dtoa_r+0x5a4>)
 8004c40:	f004 020f 	and.w	r2, r4, #15
 8004c44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c4c:	f7fb fc5c 	bl	8000508 <__aeabi_dmul>
 8004c50:	2702      	movs	r7, #2
 8004c52:	2300      	movs	r3, #0
 8004c54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004c58:	4e77      	ldr	r6, [pc, #476]	; (8004e38 <_dtoa_r+0x5a8>)
 8004c5a:	1124      	asrs	r4, r4, #4
 8004c5c:	2c00      	cmp	r4, #0
 8004c5e:	f040 8084 	bne.w	8004d6a <_dtoa_r+0x4da>
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1d2      	bne.n	8004c0c <_dtoa_r+0x37c>
 8004c66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	f000 808b 	beq.w	8004d84 <_dtoa_r+0x4f4>
 8004c6e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8004c72:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8004c76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	4b6f      	ldr	r3, [pc, #444]	; (8004e3c <_dtoa_r+0x5ac>)
 8004c7e:	f7fb feb5 	bl	80009ec <__aeabi_dcmplt>
 8004c82:	2800      	cmp	r0, #0
 8004c84:	d07e      	beq.n	8004d84 <_dtoa_r+0x4f4>
 8004c86:	9b08      	ldr	r3, [sp, #32]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d07b      	beq.n	8004d84 <_dtoa_r+0x4f4>
 8004c8c:	f1b9 0f00 	cmp.w	r9, #0
 8004c90:	dd38      	ble.n	8004d04 <_dtoa_r+0x474>
 8004c92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004c96:	2200      	movs	r2, #0
 8004c98:	4b69      	ldr	r3, [pc, #420]	; (8004e40 <_dtoa_r+0x5b0>)
 8004c9a:	f7fb fc35 	bl	8000508 <__aeabi_dmul>
 8004c9e:	464c      	mov	r4, r9
 8004ca0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ca4:	f10a 38ff 	add.w	r8, sl, #4294967295
 8004ca8:	3701      	adds	r7, #1
 8004caa:	4638      	mov	r0, r7
 8004cac:	f7fb fbc2 	bl	8000434 <__aeabi_i2d>
 8004cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cb4:	f7fb fc28 	bl	8000508 <__aeabi_dmul>
 8004cb8:	2200      	movs	r2, #0
 8004cba:	4b62      	ldr	r3, [pc, #392]	; (8004e44 <_dtoa_r+0x5b4>)
 8004cbc:	f7fb fa6e 	bl	800019c <__adddf3>
 8004cc0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8004cc4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004cc8:	9611      	str	r6, [sp, #68]	; 0x44
 8004cca:	2c00      	cmp	r4, #0
 8004ccc:	d15d      	bne.n	8004d8a <_dtoa_r+0x4fa>
 8004cce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	4b5c      	ldr	r3, [pc, #368]	; (8004e48 <_dtoa_r+0x5b8>)
 8004cd6:	f7fb fa5f 	bl	8000198 <__aeabi_dsub>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	460b      	mov	r3, r1
 8004cde:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004ce2:	4633      	mov	r3, r6
 8004ce4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004ce6:	f7fb fe9f 	bl	8000a28 <__aeabi_dcmpgt>
 8004cea:	2800      	cmp	r0, #0
 8004cec:	f040 829c 	bne.w	8005228 <_dtoa_r+0x998>
 8004cf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004cf4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004cf6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8004cfa:	f7fb fe77 	bl	80009ec <__aeabi_dcmplt>
 8004cfe:	2800      	cmp	r0, #0
 8004d00:	f040 8290 	bne.w	8005224 <_dtoa_r+0x994>
 8004d04:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8004d08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004d0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	f2c0 8152 	blt.w	8004fb8 <_dtoa_r+0x728>
 8004d14:	f1ba 0f0e 	cmp.w	sl, #14
 8004d18:	f300 814e 	bgt.w	8004fb8 <_dtoa_r+0x728>
 8004d1c:	4b45      	ldr	r3, [pc, #276]	; (8004e34 <_dtoa_r+0x5a4>)
 8004d1e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8004d22:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004d26:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8004d2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f280 80db 	bge.w	8004ee8 <_dtoa_r+0x658>
 8004d32:	9b08      	ldr	r3, [sp, #32]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	f300 80d7 	bgt.w	8004ee8 <_dtoa_r+0x658>
 8004d3a:	f040 8272 	bne.w	8005222 <_dtoa_r+0x992>
 8004d3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d42:	2200      	movs	r2, #0
 8004d44:	4b40      	ldr	r3, [pc, #256]	; (8004e48 <_dtoa_r+0x5b8>)
 8004d46:	f7fb fbdf 	bl	8000508 <__aeabi_dmul>
 8004d4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d4e:	f7fb fe61 	bl	8000a14 <__aeabi_dcmpge>
 8004d52:	9c08      	ldr	r4, [sp, #32]
 8004d54:	4626      	mov	r6, r4
 8004d56:	2800      	cmp	r0, #0
 8004d58:	f040 8248 	bne.w	80051ec <_dtoa_r+0x95c>
 8004d5c:	2331      	movs	r3, #49	; 0x31
 8004d5e:	9f03      	ldr	r7, [sp, #12]
 8004d60:	f10a 0a01 	add.w	sl, sl, #1
 8004d64:	f807 3b01 	strb.w	r3, [r7], #1
 8004d68:	e244      	b.n	80051f4 <_dtoa_r+0x964>
 8004d6a:	07e2      	lsls	r2, r4, #31
 8004d6c:	d505      	bpl.n	8004d7a <_dtoa_r+0x4ea>
 8004d6e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004d72:	f7fb fbc9 	bl	8000508 <__aeabi_dmul>
 8004d76:	2301      	movs	r3, #1
 8004d78:	3701      	adds	r7, #1
 8004d7a:	1064      	asrs	r4, r4, #1
 8004d7c:	3608      	adds	r6, #8
 8004d7e:	e76d      	b.n	8004c5c <_dtoa_r+0x3cc>
 8004d80:	2702      	movs	r7, #2
 8004d82:	e770      	b.n	8004c66 <_dtoa_r+0x3d6>
 8004d84:	46d0      	mov	r8, sl
 8004d86:	9c08      	ldr	r4, [sp, #32]
 8004d88:	e78f      	b.n	8004caa <_dtoa_r+0x41a>
 8004d8a:	9903      	ldr	r1, [sp, #12]
 8004d8c:	4b29      	ldr	r3, [pc, #164]	; (8004e34 <_dtoa_r+0x5a4>)
 8004d8e:	4421      	add	r1, r4
 8004d90:	9112      	str	r1, [sp, #72]	; 0x48
 8004d92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004d94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004d98:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8004d9c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004da0:	2900      	cmp	r1, #0
 8004da2:	d055      	beq.n	8004e50 <_dtoa_r+0x5c0>
 8004da4:	2000      	movs	r0, #0
 8004da6:	4929      	ldr	r1, [pc, #164]	; (8004e4c <_dtoa_r+0x5bc>)
 8004da8:	f7fb fcd8 	bl	800075c <__aeabi_ddiv>
 8004dac:	463b      	mov	r3, r7
 8004dae:	4632      	mov	r2, r6
 8004db0:	f7fb f9f2 	bl	8000198 <__aeabi_dsub>
 8004db4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004db8:	9f03      	ldr	r7, [sp, #12]
 8004dba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004dbe:	f7fb fe53 	bl	8000a68 <__aeabi_d2iz>
 8004dc2:	4604      	mov	r4, r0
 8004dc4:	f7fb fb36 	bl	8000434 <__aeabi_i2d>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	460b      	mov	r3, r1
 8004dcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004dd0:	f7fb f9e2 	bl	8000198 <__aeabi_dsub>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	3430      	adds	r4, #48	; 0x30
 8004dda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004dde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004de2:	f807 4b01 	strb.w	r4, [r7], #1
 8004de6:	f7fb fe01 	bl	80009ec <__aeabi_dcmplt>
 8004dea:	2800      	cmp	r0, #0
 8004dec:	d174      	bne.n	8004ed8 <_dtoa_r+0x648>
 8004dee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004df2:	2000      	movs	r0, #0
 8004df4:	4911      	ldr	r1, [pc, #68]	; (8004e3c <_dtoa_r+0x5ac>)
 8004df6:	f7fb f9cf 	bl	8000198 <__aeabi_dsub>
 8004dfa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004dfe:	f7fb fdf5 	bl	80009ec <__aeabi_dcmplt>
 8004e02:	2800      	cmp	r0, #0
 8004e04:	f040 80b7 	bne.w	8004f76 <_dtoa_r+0x6e6>
 8004e08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e0a:	429f      	cmp	r7, r3
 8004e0c:	f43f af7a 	beq.w	8004d04 <_dtoa_r+0x474>
 8004e10:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e14:	2200      	movs	r2, #0
 8004e16:	4b0a      	ldr	r3, [pc, #40]	; (8004e40 <_dtoa_r+0x5b0>)
 8004e18:	f7fb fb76 	bl	8000508 <__aeabi_dmul>
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e26:	4b06      	ldr	r3, [pc, #24]	; (8004e40 <_dtoa_r+0x5b0>)
 8004e28:	f7fb fb6e 	bl	8000508 <__aeabi_dmul>
 8004e2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e30:	e7c3      	b.n	8004dba <_dtoa_r+0x52a>
 8004e32:	bf00      	nop
 8004e34:	08006de8 	.word	0x08006de8
 8004e38:	08006dc0 	.word	0x08006dc0
 8004e3c:	3ff00000 	.word	0x3ff00000
 8004e40:	40240000 	.word	0x40240000
 8004e44:	401c0000 	.word	0x401c0000
 8004e48:	40140000 	.word	0x40140000
 8004e4c:	3fe00000 	.word	0x3fe00000
 8004e50:	4630      	mov	r0, r6
 8004e52:	4639      	mov	r1, r7
 8004e54:	f7fb fb58 	bl	8000508 <__aeabi_dmul>
 8004e58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8004e5e:	9c03      	ldr	r4, [sp, #12]
 8004e60:	9314      	str	r3, [sp, #80]	; 0x50
 8004e62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e66:	f7fb fdff 	bl	8000a68 <__aeabi_d2iz>
 8004e6a:	9015      	str	r0, [sp, #84]	; 0x54
 8004e6c:	f7fb fae2 	bl	8000434 <__aeabi_i2d>
 8004e70:	4602      	mov	r2, r0
 8004e72:	460b      	mov	r3, r1
 8004e74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e78:	f7fb f98e 	bl	8000198 <__aeabi_dsub>
 8004e7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004e7e:	4606      	mov	r6, r0
 8004e80:	3330      	adds	r3, #48	; 0x30
 8004e82:	f804 3b01 	strb.w	r3, [r4], #1
 8004e86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e88:	460f      	mov	r7, r1
 8004e8a:	429c      	cmp	r4, r3
 8004e8c:	f04f 0200 	mov.w	r2, #0
 8004e90:	d124      	bne.n	8004edc <_dtoa_r+0x64c>
 8004e92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004e96:	4bb0      	ldr	r3, [pc, #704]	; (8005158 <_dtoa_r+0x8c8>)
 8004e98:	f7fb f980 	bl	800019c <__adddf3>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	460b      	mov	r3, r1
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	4639      	mov	r1, r7
 8004ea4:	f7fb fdc0 	bl	8000a28 <__aeabi_dcmpgt>
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	d163      	bne.n	8004f74 <_dtoa_r+0x6e4>
 8004eac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8004eb0:	2000      	movs	r0, #0
 8004eb2:	49a9      	ldr	r1, [pc, #676]	; (8005158 <_dtoa_r+0x8c8>)
 8004eb4:	f7fb f970 	bl	8000198 <__aeabi_dsub>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	460b      	mov	r3, r1
 8004ebc:	4630      	mov	r0, r6
 8004ebe:	4639      	mov	r1, r7
 8004ec0:	f7fb fd94 	bl	80009ec <__aeabi_dcmplt>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	f43f af1d 	beq.w	8004d04 <_dtoa_r+0x474>
 8004eca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8004ecc:	1e7b      	subs	r3, r7, #1
 8004ece:	9314      	str	r3, [sp, #80]	; 0x50
 8004ed0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8004ed4:	2b30      	cmp	r3, #48	; 0x30
 8004ed6:	d0f8      	beq.n	8004eca <_dtoa_r+0x63a>
 8004ed8:	46c2      	mov	sl, r8
 8004eda:	e03b      	b.n	8004f54 <_dtoa_r+0x6c4>
 8004edc:	4b9f      	ldr	r3, [pc, #636]	; (800515c <_dtoa_r+0x8cc>)
 8004ede:	f7fb fb13 	bl	8000508 <__aeabi_dmul>
 8004ee2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004ee6:	e7bc      	b.n	8004e62 <_dtoa_r+0x5d2>
 8004ee8:	9f03      	ldr	r7, [sp, #12]
 8004eea:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8004eee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004ef2:	4640      	mov	r0, r8
 8004ef4:	4649      	mov	r1, r9
 8004ef6:	f7fb fc31 	bl	800075c <__aeabi_ddiv>
 8004efa:	f7fb fdb5 	bl	8000a68 <__aeabi_d2iz>
 8004efe:	4604      	mov	r4, r0
 8004f00:	f7fb fa98 	bl	8000434 <__aeabi_i2d>
 8004f04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f08:	f7fb fafe 	bl	8000508 <__aeabi_dmul>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	460b      	mov	r3, r1
 8004f10:	4640      	mov	r0, r8
 8004f12:	4649      	mov	r1, r9
 8004f14:	f7fb f940 	bl	8000198 <__aeabi_dsub>
 8004f18:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8004f1c:	f807 6b01 	strb.w	r6, [r7], #1
 8004f20:	9e03      	ldr	r6, [sp, #12]
 8004f22:	f8dd c020 	ldr.w	ip, [sp, #32]
 8004f26:	1bbe      	subs	r6, r7, r6
 8004f28:	45b4      	cmp	ip, r6
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	d136      	bne.n	8004f9e <_dtoa_r+0x70e>
 8004f30:	f7fb f934 	bl	800019c <__adddf3>
 8004f34:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f38:	4680      	mov	r8, r0
 8004f3a:	4689      	mov	r9, r1
 8004f3c:	f7fb fd74 	bl	8000a28 <__aeabi_dcmpgt>
 8004f40:	bb58      	cbnz	r0, 8004f9a <_dtoa_r+0x70a>
 8004f42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004f46:	4640      	mov	r0, r8
 8004f48:	4649      	mov	r1, r9
 8004f4a:	f7fb fd45 	bl	80009d8 <__aeabi_dcmpeq>
 8004f4e:	b108      	cbz	r0, 8004f54 <_dtoa_r+0x6c4>
 8004f50:	07e1      	lsls	r1, r4, #31
 8004f52:	d422      	bmi.n	8004f9a <_dtoa_r+0x70a>
 8004f54:	4628      	mov	r0, r5
 8004f56:	4659      	mov	r1, fp
 8004f58:	f000 faf0 	bl	800553c <_Bfree>
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	703b      	strb	r3, [r7, #0]
 8004f60:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8004f62:	f10a 0001 	add.w	r0, sl, #1
 8004f66:	6018      	str	r0, [r3, #0]
 8004f68:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f43f acde 	beq.w	800492c <_dtoa_r+0x9c>
 8004f70:	601f      	str	r7, [r3, #0]
 8004f72:	e4db      	b.n	800492c <_dtoa_r+0x9c>
 8004f74:	4627      	mov	r7, r4
 8004f76:	463b      	mov	r3, r7
 8004f78:	461f      	mov	r7, r3
 8004f7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004f7e:	2a39      	cmp	r2, #57	; 0x39
 8004f80:	d107      	bne.n	8004f92 <_dtoa_r+0x702>
 8004f82:	9a03      	ldr	r2, [sp, #12]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d1f7      	bne.n	8004f78 <_dtoa_r+0x6e8>
 8004f88:	2230      	movs	r2, #48	; 0x30
 8004f8a:	9903      	ldr	r1, [sp, #12]
 8004f8c:	f108 0801 	add.w	r8, r8, #1
 8004f90:	700a      	strb	r2, [r1, #0]
 8004f92:	781a      	ldrb	r2, [r3, #0]
 8004f94:	3201      	adds	r2, #1
 8004f96:	701a      	strb	r2, [r3, #0]
 8004f98:	e79e      	b.n	8004ed8 <_dtoa_r+0x648>
 8004f9a:	46d0      	mov	r8, sl
 8004f9c:	e7eb      	b.n	8004f76 <_dtoa_r+0x6e6>
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	4b6e      	ldr	r3, [pc, #440]	; (800515c <_dtoa_r+0x8cc>)
 8004fa2:	f7fb fab1 	bl	8000508 <__aeabi_dmul>
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	2300      	movs	r3, #0
 8004faa:	4680      	mov	r8, r0
 8004fac:	4689      	mov	r9, r1
 8004fae:	f7fb fd13 	bl	80009d8 <__aeabi_dcmpeq>
 8004fb2:	2800      	cmp	r0, #0
 8004fb4:	d09b      	beq.n	8004eee <_dtoa_r+0x65e>
 8004fb6:	e7cd      	b.n	8004f54 <_dtoa_r+0x6c4>
 8004fb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004fba:	2a00      	cmp	r2, #0
 8004fbc:	f000 80d0 	beq.w	8005160 <_dtoa_r+0x8d0>
 8004fc0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004fc2:	2a01      	cmp	r2, #1
 8004fc4:	f300 80ae 	bgt.w	8005124 <_dtoa_r+0x894>
 8004fc8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004fca:	2a00      	cmp	r2, #0
 8004fcc:	f000 80a6 	beq.w	800511c <_dtoa_r+0x88c>
 8004fd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004fd4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8004fd6:	9f06      	ldr	r7, [sp, #24]
 8004fd8:	9a06      	ldr	r2, [sp, #24]
 8004fda:	2101      	movs	r1, #1
 8004fdc:	441a      	add	r2, r3
 8004fde:	9206      	str	r2, [sp, #24]
 8004fe0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	441a      	add	r2, r3
 8004fe6:	9209      	str	r2, [sp, #36]	; 0x24
 8004fe8:	f000 fb5e 	bl	80056a8 <__i2b>
 8004fec:	4606      	mov	r6, r0
 8004fee:	2f00      	cmp	r7, #0
 8004ff0:	dd0c      	ble.n	800500c <_dtoa_r+0x77c>
 8004ff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	dd09      	ble.n	800500c <_dtoa_r+0x77c>
 8004ff8:	42bb      	cmp	r3, r7
 8004ffa:	bfa8      	it	ge
 8004ffc:	463b      	movge	r3, r7
 8004ffe:	9a06      	ldr	r2, [sp, #24]
 8005000:	1aff      	subs	r7, r7, r3
 8005002:	1ad2      	subs	r2, r2, r3
 8005004:	9206      	str	r2, [sp, #24]
 8005006:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	9309      	str	r3, [sp, #36]	; 0x24
 800500c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800500e:	b1f3      	cbz	r3, 800504e <_dtoa_r+0x7be>
 8005010:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005012:	2b00      	cmp	r3, #0
 8005014:	f000 80a8 	beq.w	8005168 <_dtoa_r+0x8d8>
 8005018:	2c00      	cmp	r4, #0
 800501a:	dd10      	ble.n	800503e <_dtoa_r+0x7ae>
 800501c:	4631      	mov	r1, r6
 800501e:	4622      	mov	r2, r4
 8005020:	4628      	mov	r0, r5
 8005022:	f000 fbff 	bl	8005824 <__pow5mult>
 8005026:	465a      	mov	r2, fp
 8005028:	4601      	mov	r1, r0
 800502a:	4606      	mov	r6, r0
 800502c:	4628      	mov	r0, r5
 800502e:	f000 fb51 	bl	80056d4 <__multiply>
 8005032:	4680      	mov	r8, r0
 8005034:	4659      	mov	r1, fp
 8005036:	4628      	mov	r0, r5
 8005038:	f000 fa80 	bl	800553c <_Bfree>
 800503c:	46c3      	mov	fp, r8
 800503e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005040:	1b1a      	subs	r2, r3, r4
 8005042:	d004      	beq.n	800504e <_dtoa_r+0x7be>
 8005044:	4659      	mov	r1, fp
 8005046:	4628      	mov	r0, r5
 8005048:	f000 fbec 	bl	8005824 <__pow5mult>
 800504c:	4683      	mov	fp, r0
 800504e:	2101      	movs	r1, #1
 8005050:	4628      	mov	r0, r5
 8005052:	f000 fb29 	bl	80056a8 <__i2b>
 8005056:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005058:	4604      	mov	r4, r0
 800505a:	2b00      	cmp	r3, #0
 800505c:	f340 8086 	ble.w	800516c <_dtoa_r+0x8dc>
 8005060:	461a      	mov	r2, r3
 8005062:	4601      	mov	r1, r0
 8005064:	4628      	mov	r0, r5
 8005066:	f000 fbdd 	bl	8005824 <__pow5mult>
 800506a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800506c:	4604      	mov	r4, r0
 800506e:	2b01      	cmp	r3, #1
 8005070:	dd7f      	ble.n	8005172 <_dtoa_r+0x8e2>
 8005072:	f04f 0800 	mov.w	r8, #0
 8005076:	6923      	ldr	r3, [r4, #16]
 8005078:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800507c:	6918      	ldr	r0, [r3, #16]
 800507e:	f000 fac5 	bl	800560c <__hi0bits>
 8005082:	f1c0 0020 	rsb	r0, r0, #32
 8005086:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005088:	4418      	add	r0, r3
 800508a:	f010 001f 	ands.w	r0, r0, #31
 800508e:	f000 8092 	beq.w	80051b6 <_dtoa_r+0x926>
 8005092:	f1c0 0320 	rsb	r3, r0, #32
 8005096:	2b04      	cmp	r3, #4
 8005098:	f340 808a 	ble.w	80051b0 <_dtoa_r+0x920>
 800509c:	f1c0 001c 	rsb	r0, r0, #28
 80050a0:	9b06      	ldr	r3, [sp, #24]
 80050a2:	4407      	add	r7, r0
 80050a4:	4403      	add	r3, r0
 80050a6:	9306      	str	r3, [sp, #24]
 80050a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050aa:	4403      	add	r3, r0
 80050ac:	9309      	str	r3, [sp, #36]	; 0x24
 80050ae:	9b06      	ldr	r3, [sp, #24]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	dd05      	ble.n	80050c0 <_dtoa_r+0x830>
 80050b4:	4659      	mov	r1, fp
 80050b6:	461a      	mov	r2, r3
 80050b8:	4628      	mov	r0, r5
 80050ba:	f000 fc0d 	bl	80058d8 <__lshift>
 80050be:	4683      	mov	fp, r0
 80050c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	dd05      	ble.n	80050d2 <_dtoa_r+0x842>
 80050c6:	4621      	mov	r1, r4
 80050c8:	461a      	mov	r2, r3
 80050ca:	4628      	mov	r0, r5
 80050cc:	f000 fc04 	bl	80058d8 <__lshift>
 80050d0:	4604      	mov	r4, r0
 80050d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d070      	beq.n	80051ba <_dtoa_r+0x92a>
 80050d8:	4621      	mov	r1, r4
 80050da:	4658      	mov	r0, fp
 80050dc:	f000 fc6c 	bl	80059b8 <__mcmp>
 80050e0:	2800      	cmp	r0, #0
 80050e2:	da6a      	bge.n	80051ba <_dtoa_r+0x92a>
 80050e4:	2300      	movs	r3, #0
 80050e6:	4659      	mov	r1, fp
 80050e8:	220a      	movs	r2, #10
 80050ea:	4628      	mov	r0, r5
 80050ec:	f000 fa48 	bl	8005580 <__multadd>
 80050f0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80050f2:	4683      	mov	fp, r0
 80050f4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	f000 8194 	beq.w	8005426 <_dtoa_r+0xb96>
 80050fe:	4631      	mov	r1, r6
 8005100:	2300      	movs	r3, #0
 8005102:	220a      	movs	r2, #10
 8005104:	4628      	mov	r0, r5
 8005106:	f000 fa3b 	bl	8005580 <__multadd>
 800510a:	f1b9 0f00 	cmp.w	r9, #0
 800510e:	4606      	mov	r6, r0
 8005110:	f300 8093 	bgt.w	800523a <_dtoa_r+0x9aa>
 8005114:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005116:	2b02      	cmp	r3, #2
 8005118:	dc57      	bgt.n	80051ca <_dtoa_r+0x93a>
 800511a:	e08e      	b.n	800523a <_dtoa_r+0x9aa>
 800511c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800511e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005122:	e757      	b.n	8004fd4 <_dtoa_r+0x744>
 8005124:	9b08      	ldr	r3, [sp, #32]
 8005126:	1e5c      	subs	r4, r3, #1
 8005128:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800512a:	42a3      	cmp	r3, r4
 800512c:	bfb7      	itett	lt
 800512e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005130:	1b1c      	subge	r4, r3, r4
 8005132:	1ae2      	sublt	r2, r4, r3
 8005134:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005136:	bfbe      	ittt	lt
 8005138:	940a      	strlt	r4, [sp, #40]	; 0x28
 800513a:	189b      	addlt	r3, r3, r2
 800513c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800513e:	9b08      	ldr	r3, [sp, #32]
 8005140:	bfb8      	it	lt
 8005142:	2400      	movlt	r4, #0
 8005144:	2b00      	cmp	r3, #0
 8005146:	bfbb      	ittet	lt
 8005148:	9b06      	ldrlt	r3, [sp, #24]
 800514a:	9a08      	ldrlt	r2, [sp, #32]
 800514c:	9f06      	ldrge	r7, [sp, #24]
 800514e:	1a9f      	sublt	r7, r3, r2
 8005150:	bfac      	ite	ge
 8005152:	9b08      	ldrge	r3, [sp, #32]
 8005154:	2300      	movlt	r3, #0
 8005156:	e73f      	b.n	8004fd8 <_dtoa_r+0x748>
 8005158:	3fe00000 	.word	0x3fe00000
 800515c:	40240000 	.word	0x40240000
 8005160:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005162:	9f06      	ldr	r7, [sp, #24]
 8005164:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005166:	e742      	b.n	8004fee <_dtoa_r+0x75e>
 8005168:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800516a:	e76b      	b.n	8005044 <_dtoa_r+0x7b4>
 800516c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800516e:	2b01      	cmp	r3, #1
 8005170:	dc19      	bgt.n	80051a6 <_dtoa_r+0x916>
 8005172:	9b04      	ldr	r3, [sp, #16]
 8005174:	b9bb      	cbnz	r3, 80051a6 <_dtoa_r+0x916>
 8005176:	9b05      	ldr	r3, [sp, #20]
 8005178:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800517c:	b99b      	cbnz	r3, 80051a6 <_dtoa_r+0x916>
 800517e:	9b05      	ldr	r3, [sp, #20]
 8005180:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005184:	0d1b      	lsrs	r3, r3, #20
 8005186:	051b      	lsls	r3, r3, #20
 8005188:	b183      	cbz	r3, 80051ac <_dtoa_r+0x91c>
 800518a:	f04f 0801 	mov.w	r8, #1
 800518e:	9b06      	ldr	r3, [sp, #24]
 8005190:	3301      	adds	r3, #1
 8005192:	9306      	str	r3, [sp, #24]
 8005194:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005196:	3301      	adds	r3, #1
 8005198:	9309      	str	r3, [sp, #36]	; 0x24
 800519a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800519c:	2b00      	cmp	r3, #0
 800519e:	f47f af6a 	bne.w	8005076 <_dtoa_r+0x7e6>
 80051a2:	2001      	movs	r0, #1
 80051a4:	e76f      	b.n	8005086 <_dtoa_r+0x7f6>
 80051a6:	f04f 0800 	mov.w	r8, #0
 80051aa:	e7f6      	b.n	800519a <_dtoa_r+0x90a>
 80051ac:	4698      	mov	r8, r3
 80051ae:	e7f4      	b.n	800519a <_dtoa_r+0x90a>
 80051b0:	f43f af7d 	beq.w	80050ae <_dtoa_r+0x81e>
 80051b4:	4618      	mov	r0, r3
 80051b6:	301c      	adds	r0, #28
 80051b8:	e772      	b.n	80050a0 <_dtoa_r+0x810>
 80051ba:	9b08      	ldr	r3, [sp, #32]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	dc36      	bgt.n	800522e <_dtoa_r+0x99e>
 80051c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80051c2:	2b02      	cmp	r3, #2
 80051c4:	dd33      	ble.n	800522e <_dtoa_r+0x99e>
 80051c6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80051ca:	f1b9 0f00 	cmp.w	r9, #0
 80051ce:	d10d      	bne.n	80051ec <_dtoa_r+0x95c>
 80051d0:	4621      	mov	r1, r4
 80051d2:	464b      	mov	r3, r9
 80051d4:	2205      	movs	r2, #5
 80051d6:	4628      	mov	r0, r5
 80051d8:	f000 f9d2 	bl	8005580 <__multadd>
 80051dc:	4601      	mov	r1, r0
 80051de:	4604      	mov	r4, r0
 80051e0:	4658      	mov	r0, fp
 80051e2:	f000 fbe9 	bl	80059b8 <__mcmp>
 80051e6:	2800      	cmp	r0, #0
 80051e8:	f73f adb8 	bgt.w	8004d5c <_dtoa_r+0x4cc>
 80051ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80051ee:	9f03      	ldr	r7, [sp, #12]
 80051f0:	ea6f 0a03 	mvn.w	sl, r3
 80051f4:	f04f 0800 	mov.w	r8, #0
 80051f8:	4621      	mov	r1, r4
 80051fa:	4628      	mov	r0, r5
 80051fc:	f000 f99e 	bl	800553c <_Bfree>
 8005200:	2e00      	cmp	r6, #0
 8005202:	f43f aea7 	beq.w	8004f54 <_dtoa_r+0x6c4>
 8005206:	f1b8 0f00 	cmp.w	r8, #0
 800520a:	d005      	beq.n	8005218 <_dtoa_r+0x988>
 800520c:	45b0      	cmp	r8, r6
 800520e:	d003      	beq.n	8005218 <_dtoa_r+0x988>
 8005210:	4641      	mov	r1, r8
 8005212:	4628      	mov	r0, r5
 8005214:	f000 f992 	bl	800553c <_Bfree>
 8005218:	4631      	mov	r1, r6
 800521a:	4628      	mov	r0, r5
 800521c:	f000 f98e 	bl	800553c <_Bfree>
 8005220:	e698      	b.n	8004f54 <_dtoa_r+0x6c4>
 8005222:	2400      	movs	r4, #0
 8005224:	4626      	mov	r6, r4
 8005226:	e7e1      	b.n	80051ec <_dtoa_r+0x95c>
 8005228:	46c2      	mov	sl, r8
 800522a:	4626      	mov	r6, r4
 800522c:	e596      	b.n	8004d5c <_dtoa_r+0x4cc>
 800522e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005230:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005234:	2b00      	cmp	r3, #0
 8005236:	f000 80fd 	beq.w	8005434 <_dtoa_r+0xba4>
 800523a:	2f00      	cmp	r7, #0
 800523c:	dd05      	ble.n	800524a <_dtoa_r+0x9ba>
 800523e:	4631      	mov	r1, r6
 8005240:	463a      	mov	r2, r7
 8005242:	4628      	mov	r0, r5
 8005244:	f000 fb48 	bl	80058d8 <__lshift>
 8005248:	4606      	mov	r6, r0
 800524a:	f1b8 0f00 	cmp.w	r8, #0
 800524e:	d05c      	beq.n	800530a <_dtoa_r+0xa7a>
 8005250:	4628      	mov	r0, r5
 8005252:	6871      	ldr	r1, [r6, #4]
 8005254:	f000 f932 	bl	80054bc <_Balloc>
 8005258:	4607      	mov	r7, r0
 800525a:	b928      	cbnz	r0, 8005268 <_dtoa_r+0x9d8>
 800525c:	4602      	mov	r2, r0
 800525e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005262:	4b7f      	ldr	r3, [pc, #508]	; (8005460 <_dtoa_r+0xbd0>)
 8005264:	f7ff bb28 	b.w	80048b8 <_dtoa_r+0x28>
 8005268:	6932      	ldr	r2, [r6, #16]
 800526a:	f106 010c 	add.w	r1, r6, #12
 800526e:	3202      	adds	r2, #2
 8005270:	0092      	lsls	r2, r2, #2
 8005272:	300c      	adds	r0, #12
 8005274:	f000 f914 	bl	80054a0 <memcpy>
 8005278:	2201      	movs	r2, #1
 800527a:	4639      	mov	r1, r7
 800527c:	4628      	mov	r0, r5
 800527e:	f000 fb2b 	bl	80058d8 <__lshift>
 8005282:	46b0      	mov	r8, r6
 8005284:	4606      	mov	r6, r0
 8005286:	9b03      	ldr	r3, [sp, #12]
 8005288:	3301      	adds	r3, #1
 800528a:	9308      	str	r3, [sp, #32]
 800528c:	9b03      	ldr	r3, [sp, #12]
 800528e:	444b      	add	r3, r9
 8005290:	930a      	str	r3, [sp, #40]	; 0x28
 8005292:	9b04      	ldr	r3, [sp, #16]
 8005294:	f003 0301 	and.w	r3, r3, #1
 8005298:	9309      	str	r3, [sp, #36]	; 0x24
 800529a:	9b08      	ldr	r3, [sp, #32]
 800529c:	4621      	mov	r1, r4
 800529e:	3b01      	subs	r3, #1
 80052a0:	4658      	mov	r0, fp
 80052a2:	9304      	str	r3, [sp, #16]
 80052a4:	f7ff fa66 	bl	8004774 <quorem>
 80052a8:	4603      	mov	r3, r0
 80052aa:	4641      	mov	r1, r8
 80052ac:	3330      	adds	r3, #48	; 0x30
 80052ae:	9006      	str	r0, [sp, #24]
 80052b0:	4658      	mov	r0, fp
 80052b2:	930b      	str	r3, [sp, #44]	; 0x2c
 80052b4:	f000 fb80 	bl	80059b8 <__mcmp>
 80052b8:	4632      	mov	r2, r6
 80052ba:	4681      	mov	r9, r0
 80052bc:	4621      	mov	r1, r4
 80052be:	4628      	mov	r0, r5
 80052c0:	f000 fb96 	bl	80059f0 <__mdiff>
 80052c4:	68c2      	ldr	r2, [r0, #12]
 80052c6:	4607      	mov	r7, r0
 80052c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052ca:	bb02      	cbnz	r2, 800530e <_dtoa_r+0xa7e>
 80052cc:	4601      	mov	r1, r0
 80052ce:	4658      	mov	r0, fp
 80052d0:	f000 fb72 	bl	80059b8 <__mcmp>
 80052d4:	4602      	mov	r2, r0
 80052d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052d8:	4639      	mov	r1, r7
 80052da:	4628      	mov	r0, r5
 80052dc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80052e0:	f000 f92c 	bl	800553c <_Bfree>
 80052e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80052e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052e8:	9f08      	ldr	r7, [sp, #32]
 80052ea:	ea43 0102 	orr.w	r1, r3, r2
 80052ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052f0:	430b      	orrs	r3, r1
 80052f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80052f4:	d10d      	bne.n	8005312 <_dtoa_r+0xa82>
 80052f6:	2b39      	cmp	r3, #57	; 0x39
 80052f8:	d029      	beq.n	800534e <_dtoa_r+0xabe>
 80052fa:	f1b9 0f00 	cmp.w	r9, #0
 80052fe:	dd01      	ble.n	8005304 <_dtoa_r+0xa74>
 8005300:	9b06      	ldr	r3, [sp, #24]
 8005302:	3331      	adds	r3, #49	; 0x31
 8005304:	9a04      	ldr	r2, [sp, #16]
 8005306:	7013      	strb	r3, [r2, #0]
 8005308:	e776      	b.n	80051f8 <_dtoa_r+0x968>
 800530a:	4630      	mov	r0, r6
 800530c:	e7b9      	b.n	8005282 <_dtoa_r+0x9f2>
 800530e:	2201      	movs	r2, #1
 8005310:	e7e2      	b.n	80052d8 <_dtoa_r+0xa48>
 8005312:	f1b9 0f00 	cmp.w	r9, #0
 8005316:	db06      	blt.n	8005326 <_dtoa_r+0xa96>
 8005318:	9922      	ldr	r1, [sp, #136]	; 0x88
 800531a:	ea41 0909 	orr.w	r9, r1, r9
 800531e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005320:	ea59 0101 	orrs.w	r1, r9, r1
 8005324:	d120      	bne.n	8005368 <_dtoa_r+0xad8>
 8005326:	2a00      	cmp	r2, #0
 8005328:	ddec      	ble.n	8005304 <_dtoa_r+0xa74>
 800532a:	4659      	mov	r1, fp
 800532c:	2201      	movs	r2, #1
 800532e:	4628      	mov	r0, r5
 8005330:	9308      	str	r3, [sp, #32]
 8005332:	f000 fad1 	bl	80058d8 <__lshift>
 8005336:	4621      	mov	r1, r4
 8005338:	4683      	mov	fp, r0
 800533a:	f000 fb3d 	bl	80059b8 <__mcmp>
 800533e:	2800      	cmp	r0, #0
 8005340:	9b08      	ldr	r3, [sp, #32]
 8005342:	dc02      	bgt.n	800534a <_dtoa_r+0xaba>
 8005344:	d1de      	bne.n	8005304 <_dtoa_r+0xa74>
 8005346:	07da      	lsls	r2, r3, #31
 8005348:	d5dc      	bpl.n	8005304 <_dtoa_r+0xa74>
 800534a:	2b39      	cmp	r3, #57	; 0x39
 800534c:	d1d8      	bne.n	8005300 <_dtoa_r+0xa70>
 800534e:	2339      	movs	r3, #57	; 0x39
 8005350:	9a04      	ldr	r2, [sp, #16]
 8005352:	7013      	strb	r3, [r2, #0]
 8005354:	463b      	mov	r3, r7
 8005356:	461f      	mov	r7, r3
 8005358:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800535c:	3b01      	subs	r3, #1
 800535e:	2a39      	cmp	r2, #57	; 0x39
 8005360:	d050      	beq.n	8005404 <_dtoa_r+0xb74>
 8005362:	3201      	adds	r2, #1
 8005364:	701a      	strb	r2, [r3, #0]
 8005366:	e747      	b.n	80051f8 <_dtoa_r+0x968>
 8005368:	2a00      	cmp	r2, #0
 800536a:	dd03      	ble.n	8005374 <_dtoa_r+0xae4>
 800536c:	2b39      	cmp	r3, #57	; 0x39
 800536e:	d0ee      	beq.n	800534e <_dtoa_r+0xabe>
 8005370:	3301      	adds	r3, #1
 8005372:	e7c7      	b.n	8005304 <_dtoa_r+0xa74>
 8005374:	9a08      	ldr	r2, [sp, #32]
 8005376:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005378:	f802 3c01 	strb.w	r3, [r2, #-1]
 800537c:	428a      	cmp	r2, r1
 800537e:	d02a      	beq.n	80053d6 <_dtoa_r+0xb46>
 8005380:	4659      	mov	r1, fp
 8005382:	2300      	movs	r3, #0
 8005384:	220a      	movs	r2, #10
 8005386:	4628      	mov	r0, r5
 8005388:	f000 f8fa 	bl	8005580 <__multadd>
 800538c:	45b0      	cmp	r8, r6
 800538e:	4683      	mov	fp, r0
 8005390:	f04f 0300 	mov.w	r3, #0
 8005394:	f04f 020a 	mov.w	r2, #10
 8005398:	4641      	mov	r1, r8
 800539a:	4628      	mov	r0, r5
 800539c:	d107      	bne.n	80053ae <_dtoa_r+0xb1e>
 800539e:	f000 f8ef 	bl	8005580 <__multadd>
 80053a2:	4680      	mov	r8, r0
 80053a4:	4606      	mov	r6, r0
 80053a6:	9b08      	ldr	r3, [sp, #32]
 80053a8:	3301      	adds	r3, #1
 80053aa:	9308      	str	r3, [sp, #32]
 80053ac:	e775      	b.n	800529a <_dtoa_r+0xa0a>
 80053ae:	f000 f8e7 	bl	8005580 <__multadd>
 80053b2:	4631      	mov	r1, r6
 80053b4:	4680      	mov	r8, r0
 80053b6:	2300      	movs	r3, #0
 80053b8:	220a      	movs	r2, #10
 80053ba:	4628      	mov	r0, r5
 80053bc:	f000 f8e0 	bl	8005580 <__multadd>
 80053c0:	4606      	mov	r6, r0
 80053c2:	e7f0      	b.n	80053a6 <_dtoa_r+0xb16>
 80053c4:	f1b9 0f00 	cmp.w	r9, #0
 80053c8:	bfcc      	ite	gt
 80053ca:	464f      	movgt	r7, r9
 80053cc:	2701      	movle	r7, #1
 80053ce:	f04f 0800 	mov.w	r8, #0
 80053d2:	9a03      	ldr	r2, [sp, #12]
 80053d4:	4417      	add	r7, r2
 80053d6:	4659      	mov	r1, fp
 80053d8:	2201      	movs	r2, #1
 80053da:	4628      	mov	r0, r5
 80053dc:	9308      	str	r3, [sp, #32]
 80053de:	f000 fa7b 	bl	80058d8 <__lshift>
 80053e2:	4621      	mov	r1, r4
 80053e4:	4683      	mov	fp, r0
 80053e6:	f000 fae7 	bl	80059b8 <__mcmp>
 80053ea:	2800      	cmp	r0, #0
 80053ec:	dcb2      	bgt.n	8005354 <_dtoa_r+0xac4>
 80053ee:	d102      	bne.n	80053f6 <_dtoa_r+0xb66>
 80053f0:	9b08      	ldr	r3, [sp, #32]
 80053f2:	07db      	lsls	r3, r3, #31
 80053f4:	d4ae      	bmi.n	8005354 <_dtoa_r+0xac4>
 80053f6:	463b      	mov	r3, r7
 80053f8:	461f      	mov	r7, r3
 80053fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80053fe:	2a30      	cmp	r2, #48	; 0x30
 8005400:	d0fa      	beq.n	80053f8 <_dtoa_r+0xb68>
 8005402:	e6f9      	b.n	80051f8 <_dtoa_r+0x968>
 8005404:	9a03      	ldr	r2, [sp, #12]
 8005406:	429a      	cmp	r2, r3
 8005408:	d1a5      	bne.n	8005356 <_dtoa_r+0xac6>
 800540a:	2331      	movs	r3, #49	; 0x31
 800540c:	f10a 0a01 	add.w	sl, sl, #1
 8005410:	e779      	b.n	8005306 <_dtoa_r+0xa76>
 8005412:	4b14      	ldr	r3, [pc, #80]	; (8005464 <_dtoa_r+0xbd4>)
 8005414:	f7ff baa8 	b.w	8004968 <_dtoa_r+0xd8>
 8005418:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800541a:	2b00      	cmp	r3, #0
 800541c:	f47f aa81 	bne.w	8004922 <_dtoa_r+0x92>
 8005420:	4b11      	ldr	r3, [pc, #68]	; (8005468 <_dtoa_r+0xbd8>)
 8005422:	f7ff baa1 	b.w	8004968 <_dtoa_r+0xd8>
 8005426:	f1b9 0f00 	cmp.w	r9, #0
 800542a:	dc03      	bgt.n	8005434 <_dtoa_r+0xba4>
 800542c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800542e:	2b02      	cmp	r3, #2
 8005430:	f73f aecb 	bgt.w	80051ca <_dtoa_r+0x93a>
 8005434:	9f03      	ldr	r7, [sp, #12]
 8005436:	4621      	mov	r1, r4
 8005438:	4658      	mov	r0, fp
 800543a:	f7ff f99b 	bl	8004774 <quorem>
 800543e:	9a03      	ldr	r2, [sp, #12]
 8005440:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005444:	f807 3b01 	strb.w	r3, [r7], #1
 8005448:	1aba      	subs	r2, r7, r2
 800544a:	4591      	cmp	r9, r2
 800544c:	ddba      	ble.n	80053c4 <_dtoa_r+0xb34>
 800544e:	4659      	mov	r1, fp
 8005450:	2300      	movs	r3, #0
 8005452:	220a      	movs	r2, #10
 8005454:	4628      	mov	r0, r5
 8005456:	f000 f893 	bl	8005580 <__multadd>
 800545a:	4683      	mov	fp, r0
 800545c:	e7eb      	b.n	8005436 <_dtoa_r+0xba6>
 800545e:	bf00      	nop
 8005460:	08006d53 	.word	0x08006d53
 8005464:	08006cb0 	.word	0x08006cb0
 8005468:	08006cd4 	.word	0x08006cd4

0800546c <_localeconv_r>:
 800546c:	4800      	ldr	r0, [pc, #0]	; (8005470 <_localeconv_r+0x4>)
 800546e:	4770      	bx	lr
 8005470:	20000174 	.word	0x20000174

08005474 <malloc>:
 8005474:	4b02      	ldr	r3, [pc, #8]	; (8005480 <malloc+0xc>)
 8005476:	4601      	mov	r1, r0
 8005478:	6818      	ldr	r0, [r3, #0]
 800547a:	f000 bc1d 	b.w	8005cb8 <_malloc_r>
 800547e:	bf00      	nop
 8005480:	20000020 	.word	0x20000020

08005484 <memchr>:
 8005484:	4603      	mov	r3, r0
 8005486:	b510      	push	{r4, lr}
 8005488:	b2c9      	uxtb	r1, r1
 800548a:	4402      	add	r2, r0
 800548c:	4293      	cmp	r3, r2
 800548e:	4618      	mov	r0, r3
 8005490:	d101      	bne.n	8005496 <memchr+0x12>
 8005492:	2000      	movs	r0, #0
 8005494:	e003      	b.n	800549e <memchr+0x1a>
 8005496:	7804      	ldrb	r4, [r0, #0]
 8005498:	3301      	adds	r3, #1
 800549a:	428c      	cmp	r4, r1
 800549c:	d1f6      	bne.n	800548c <memchr+0x8>
 800549e:	bd10      	pop	{r4, pc}

080054a0 <memcpy>:
 80054a0:	440a      	add	r2, r1
 80054a2:	4291      	cmp	r1, r2
 80054a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80054a8:	d100      	bne.n	80054ac <memcpy+0xc>
 80054aa:	4770      	bx	lr
 80054ac:	b510      	push	{r4, lr}
 80054ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054b2:	4291      	cmp	r1, r2
 80054b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054b8:	d1f9      	bne.n	80054ae <memcpy+0xe>
 80054ba:	bd10      	pop	{r4, pc}

080054bc <_Balloc>:
 80054bc:	b570      	push	{r4, r5, r6, lr}
 80054be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80054c0:	4604      	mov	r4, r0
 80054c2:	460d      	mov	r5, r1
 80054c4:	b976      	cbnz	r6, 80054e4 <_Balloc+0x28>
 80054c6:	2010      	movs	r0, #16
 80054c8:	f7ff ffd4 	bl	8005474 <malloc>
 80054cc:	4602      	mov	r2, r0
 80054ce:	6260      	str	r0, [r4, #36]	; 0x24
 80054d0:	b920      	cbnz	r0, 80054dc <_Balloc+0x20>
 80054d2:	2166      	movs	r1, #102	; 0x66
 80054d4:	4b17      	ldr	r3, [pc, #92]	; (8005534 <_Balloc+0x78>)
 80054d6:	4818      	ldr	r0, [pc, #96]	; (8005538 <_Balloc+0x7c>)
 80054d8:	f000 fdce 	bl	8006078 <__assert_func>
 80054dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80054e0:	6006      	str	r6, [r0, #0]
 80054e2:	60c6      	str	r6, [r0, #12]
 80054e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80054e6:	68f3      	ldr	r3, [r6, #12]
 80054e8:	b183      	cbz	r3, 800550c <_Balloc+0x50>
 80054ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80054f2:	b9b8      	cbnz	r0, 8005524 <_Balloc+0x68>
 80054f4:	2101      	movs	r1, #1
 80054f6:	fa01 f605 	lsl.w	r6, r1, r5
 80054fa:	1d72      	adds	r2, r6, #5
 80054fc:	4620      	mov	r0, r4
 80054fe:	0092      	lsls	r2, r2, #2
 8005500:	f000 fb5e 	bl	8005bc0 <_calloc_r>
 8005504:	b160      	cbz	r0, 8005520 <_Balloc+0x64>
 8005506:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800550a:	e00e      	b.n	800552a <_Balloc+0x6e>
 800550c:	2221      	movs	r2, #33	; 0x21
 800550e:	2104      	movs	r1, #4
 8005510:	4620      	mov	r0, r4
 8005512:	f000 fb55 	bl	8005bc0 <_calloc_r>
 8005516:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005518:	60f0      	str	r0, [r6, #12]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d1e4      	bne.n	80054ea <_Balloc+0x2e>
 8005520:	2000      	movs	r0, #0
 8005522:	bd70      	pop	{r4, r5, r6, pc}
 8005524:	6802      	ldr	r2, [r0, #0]
 8005526:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800552a:	2300      	movs	r3, #0
 800552c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005530:	e7f7      	b.n	8005522 <_Balloc+0x66>
 8005532:	bf00      	nop
 8005534:	08006ce1 	.word	0x08006ce1
 8005538:	08006d64 	.word	0x08006d64

0800553c <_Bfree>:
 800553c:	b570      	push	{r4, r5, r6, lr}
 800553e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005540:	4605      	mov	r5, r0
 8005542:	460c      	mov	r4, r1
 8005544:	b976      	cbnz	r6, 8005564 <_Bfree+0x28>
 8005546:	2010      	movs	r0, #16
 8005548:	f7ff ff94 	bl	8005474 <malloc>
 800554c:	4602      	mov	r2, r0
 800554e:	6268      	str	r0, [r5, #36]	; 0x24
 8005550:	b920      	cbnz	r0, 800555c <_Bfree+0x20>
 8005552:	218a      	movs	r1, #138	; 0x8a
 8005554:	4b08      	ldr	r3, [pc, #32]	; (8005578 <_Bfree+0x3c>)
 8005556:	4809      	ldr	r0, [pc, #36]	; (800557c <_Bfree+0x40>)
 8005558:	f000 fd8e 	bl	8006078 <__assert_func>
 800555c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005560:	6006      	str	r6, [r0, #0]
 8005562:	60c6      	str	r6, [r0, #12]
 8005564:	b13c      	cbz	r4, 8005576 <_Bfree+0x3a>
 8005566:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005568:	6862      	ldr	r2, [r4, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005570:	6021      	str	r1, [r4, #0]
 8005572:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005576:	bd70      	pop	{r4, r5, r6, pc}
 8005578:	08006ce1 	.word	0x08006ce1
 800557c:	08006d64 	.word	0x08006d64

08005580 <__multadd>:
 8005580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005584:	4607      	mov	r7, r0
 8005586:	460c      	mov	r4, r1
 8005588:	461e      	mov	r6, r3
 800558a:	2000      	movs	r0, #0
 800558c:	690d      	ldr	r5, [r1, #16]
 800558e:	f101 0c14 	add.w	ip, r1, #20
 8005592:	f8dc 3000 	ldr.w	r3, [ip]
 8005596:	3001      	adds	r0, #1
 8005598:	b299      	uxth	r1, r3
 800559a:	fb02 6101 	mla	r1, r2, r1, r6
 800559e:	0c1e      	lsrs	r6, r3, #16
 80055a0:	0c0b      	lsrs	r3, r1, #16
 80055a2:	fb02 3306 	mla	r3, r2, r6, r3
 80055a6:	b289      	uxth	r1, r1
 80055a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80055ac:	4285      	cmp	r5, r0
 80055ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80055b2:	f84c 1b04 	str.w	r1, [ip], #4
 80055b6:	dcec      	bgt.n	8005592 <__multadd+0x12>
 80055b8:	b30e      	cbz	r6, 80055fe <__multadd+0x7e>
 80055ba:	68a3      	ldr	r3, [r4, #8]
 80055bc:	42ab      	cmp	r3, r5
 80055be:	dc19      	bgt.n	80055f4 <__multadd+0x74>
 80055c0:	6861      	ldr	r1, [r4, #4]
 80055c2:	4638      	mov	r0, r7
 80055c4:	3101      	adds	r1, #1
 80055c6:	f7ff ff79 	bl	80054bc <_Balloc>
 80055ca:	4680      	mov	r8, r0
 80055cc:	b928      	cbnz	r0, 80055da <__multadd+0x5a>
 80055ce:	4602      	mov	r2, r0
 80055d0:	21b5      	movs	r1, #181	; 0xb5
 80055d2:	4b0c      	ldr	r3, [pc, #48]	; (8005604 <__multadd+0x84>)
 80055d4:	480c      	ldr	r0, [pc, #48]	; (8005608 <__multadd+0x88>)
 80055d6:	f000 fd4f 	bl	8006078 <__assert_func>
 80055da:	6922      	ldr	r2, [r4, #16]
 80055dc:	f104 010c 	add.w	r1, r4, #12
 80055e0:	3202      	adds	r2, #2
 80055e2:	0092      	lsls	r2, r2, #2
 80055e4:	300c      	adds	r0, #12
 80055e6:	f7ff ff5b 	bl	80054a0 <memcpy>
 80055ea:	4621      	mov	r1, r4
 80055ec:	4638      	mov	r0, r7
 80055ee:	f7ff ffa5 	bl	800553c <_Bfree>
 80055f2:	4644      	mov	r4, r8
 80055f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80055f8:	3501      	adds	r5, #1
 80055fa:	615e      	str	r6, [r3, #20]
 80055fc:	6125      	str	r5, [r4, #16]
 80055fe:	4620      	mov	r0, r4
 8005600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005604:	08006d53 	.word	0x08006d53
 8005608:	08006d64 	.word	0x08006d64

0800560c <__hi0bits>:
 800560c:	0c02      	lsrs	r2, r0, #16
 800560e:	0412      	lsls	r2, r2, #16
 8005610:	4603      	mov	r3, r0
 8005612:	b9ca      	cbnz	r2, 8005648 <__hi0bits+0x3c>
 8005614:	0403      	lsls	r3, r0, #16
 8005616:	2010      	movs	r0, #16
 8005618:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800561c:	bf04      	itt	eq
 800561e:	021b      	lsleq	r3, r3, #8
 8005620:	3008      	addeq	r0, #8
 8005622:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005626:	bf04      	itt	eq
 8005628:	011b      	lsleq	r3, r3, #4
 800562a:	3004      	addeq	r0, #4
 800562c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005630:	bf04      	itt	eq
 8005632:	009b      	lsleq	r3, r3, #2
 8005634:	3002      	addeq	r0, #2
 8005636:	2b00      	cmp	r3, #0
 8005638:	db05      	blt.n	8005646 <__hi0bits+0x3a>
 800563a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800563e:	f100 0001 	add.w	r0, r0, #1
 8005642:	bf08      	it	eq
 8005644:	2020      	moveq	r0, #32
 8005646:	4770      	bx	lr
 8005648:	2000      	movs	r0, #0
 800564a:	e7e5      	b.n	8005618 <__hi0bits+0xc>

0800564c <__lo0bits>:
 800564c:	6803      	ldr	r3, [r0, #0]
 800564e:	4602      	mov	r2, r0
 8005650:	f013 0007 	ands.w	r0, r3, #7
 8005654:	d00b      	beq.n	800566e <__lo0bits+0x22>
 8005656:	07d9      	lsls	r1, r3, #31
 8005658:	d421      	bmi.n	800569e <__lo0bits+0x52>
 800565a:	0798      	lsls	r0, r3, #30
 800565c:	bf49      	itett	mi
 800565e:	085b      	lsrmi	r3, r3, #1
 8005660:	089b      	lsrpl	r3, r3, #2
 8005662:	2001      	movmi	r0, #1
 8005664:	6013      	strmi	r3, [r2, #0]
 8005666:	bf5c      	itt	pl
 8005668:	2002      	movpl	r0, #2
 800566a:	6013      	strpl	r3, [r2, #0]
 800566c:	4770      	bx	lr
 800566e:	b299      	uxth	r1, r3
 8005670:	b909      	cbnz	r1, 8005676 <__lo0bits+0x2a>
 8005672:	2010      	movs	r0, #16
 8005674:	0c1b      	lsrs	r3, r3, #16
 8005676:	b2d9      	uxtb	r1, r3
 8005678:	b909      	cbnz	r1, 800567e <__lo0bits+0x32>
 800567a:	3008      	adds	r0, #8
 800567c:	0a1b      	lsrs	r3, r3, #8
 800567e:	0719      	lsls	r1, r3, #28
 8005680:	bf04      	itt	eq
 8005682:	091b      	lsreq	r3, r3, #4
 8005684:	3004      	addeq	r0, #4
 8005686:	0799      	lsls	r1, r3, #30
 8005688:	bf04      	itt	eq
 800568a:	089b      	lsreq	r3, r3, #2
 800568c:	3002      	addeq	r0, #2
 800568e:	07d9      	lsls	r1, r3, #31
 8005690:	d403      	bmi.n	800569a <__lo0bits+0x4e>
 8005692:	085b      	lsrs	r3, r3, #1
 8005694:	f100 0001 	add.w	r0, r0, #1
 8005698:	d003      	beq.n	80056a2 <__lo0bits+0x56>
 800569a:	6013      	str	r3, [r2, #0]
 800569c:	4770      	bx	lr
 800569e:	2000      	movs	r0, #0
 80056a0:	4770      	bx	lr
 80056a2:	2020      	movs	r0, #32
 80056a4:	4770      	bx	lr
	...

080056a8 <__i2b>:
 80056a8:	b510      	push	{r4, lr}
 80056aa:	460c      	mov	r4, r1
 80056ac:	2101      	movs	r1, #1
 80056ae:	f7ff ff05 	bl	80054bc <_Balloc>
 80056b2:	4602      	mov	r2, r0
 80056b4:	b928      	cbnz	r0, 80056c2 <__i2b+0x1a>
 80056b6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80056ba:	4b04      	ldr	r3, [pc, #16]	; (80056cc <__i2b+0x24>)
 80056bc:	4804      	ldr	r0, [pc, #16]	; (80056d0 <__i2b+0x28>)
 80056be:	f000 fcdb 	bl	8006078 <__assert_func>
 80056c2:	2301      	movs	r3, #1
 80056c4:	6144      	str	r4, [r0, #20]
 80056c6:	6103      	str	r3, [r0, #16]
 80056c8:	bd10      	pop	{r4, pc}
 80056ca:	bf00      	nop
 80056cc:	08006d53 	.word	0x08006d53
 80056d0:	08006d64 	.word	0x08006d64

080056d4 <__multiply>:
 80056d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d8:	4691      	mov	r9, r2
 80056da:	690a      	ldr	r2, [r1, #16]
 80056dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80056e0:	460c      	mov	r4, r1
 80056e2:	429a      	cmp	r2, r3
 80056e4:	bfbe      	ittt	lt
 80056e6:	460b      	movlt	r3, r1
 80056e8:	464c      	movlt	r4, r9
 80056ea:	4699      	movlt	r9, r3
 80056ec:	6927      	ldr	r7, [r4, #16]
 80056ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80056f2:	68a3      	ldr	r3, [r4, #8]
 80056f4:	6861      	ldr	r1, [r4, #4]
 80056f6:	eb07 060a 	add.w	r6, r7, sl
 80056fa:	42b3      	cmp	r3, r6
 80056fc:	b085      	sub	sp, #20
 80056fe:	bfb8      	it	lt
 8005700:	3101      	addlt	r1, #1
 8005702:	f7ff fedb 	bl	80054bc <_Balloc>
 8005706:	b930      	cbnz	r0, 8005716 <__multiply+0x42>
 8005708:	4602      	mov	r2, r0
 800570a:	f240 115d 	movw	r1, #349	; 0x15d
 800570e:	4b43      	ldr	r3, [pc, #268]	; (800581c <__multiply+0x148>)
 8005710:	4843      	ldr	r0, [pc, #268]	; (8005820 <__multiply+0x14c>)
 8005712:	f000 fcb1 	bl	8006078 <__assert_func>
 8005716:	f100 0514 	add.w	r5, r0, #20
 800571a:	462b      	mov	r3, r5
 800571c:	2200      	movs	r2, #0
 800571e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005722:	4543      	cmp	r3, r8
 8005724:	d321      	bcc.n	800576a <__multiply+0x96>
 8005726:	f104 0314 	add.w	r3, r4, #20
 800572a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800572e:	f109 0314 	add.w	r3, r9, #20
 8005732:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005736:	9202      	str	r2, [sp, #8]
 8005738:	1b3a      	subs	r2, r7, r4
 800573a:	3a15      	subs	r2, #21
 800573c:	f022 0203 	bic.w	r2, r2, #3
 8005740:	3204      	adds	r2, #4
 8005742:	f104 0115 	add.w	r1, r4, #21
 8005746:	428f      	cmp	r7, r1
 8005748:	bf38      	it	cc
 800574a:	2204      	movcc	r2, #4
 800574c:	9201      	str	r2, [sp, #4]
 800574e:	9a02      	ldr	r2, [sp, #8]
 8005750:	9303      	str	r3, [sp, #12]
 8005752:	429a      	cmp	r2, r3
 8005754:	d80c      	bhi.n	8005770 <__multiply+0x9c>
 8005756:	2e00      	cmp	r6, #0
 8005758:	dd03      	ble.n	8005762 <__multiply+0x8e>
 800575a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800575e:	2b00      	cmp	r3, #0
 8005760:	d059      	beq.n	8005816 <__multiply+0x142>
 8005762:	6106      	str	r6, [r0, #16]
 8005764:	b005      	add	sp, #20
 8005766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800576a:	f843 2b04 	str.w	r2, [r3], #4
 800576e:	e7d8      	b.n	8005722 <__multiply+0x4e>
 8005770:	f8b3 a000 	ldrh.w	sl, [r3]
 8005774:	f1ba 0f00 	cmp.w	sl, #0
 8005778:	d023      	beq.n	80057c2 <__multiply+0xee>
 800577a:	46a9      	mov	r9, r5
 800577c:	f04f 0c00 	mov.w	ip, #0
 8005780:	f104 0e14 	add.w	lr, r4, #20
 8005784:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005788:	f8d9 1000 	ldr.w	r1, [r9]
 800578c:	fa1f fb82 	uxth.w	fp, r2
 8005790:	b289      	uxth	r1, r1
 8005792:	fb0a 110b 	mla	r1, sl, fp, r1
 8005796:	4461      	add	r1, ip
 8005798:	f8d9 c000 	ldr.w	ip, [r9]
 800579c:	0c12      	lsrs	r2, r2, #16
 800579e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80057a2:	fb0a c202 	mla	r2, sl, r2, ip
 80057a6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80057aa:	b289      	uxth	r1, r1
 80057ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80057b0:	4577      	cmp	r7, lr
 80057b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80057b6:	f849 1b04 	str.w	r1, [r9], #4
 80057ba:	d8e3      	bhi.n	8005784 <__multiply+0xb0>
 80057bc:	9a01      	ldr	r2, [sp, #4]
 80057be:	f845 c002 	str.w	ip, [r5, r2]
 80057c2:	9a03      	ldr	r2, [sp, #12]
 80057c4:	3304      	adds	r3, #4
 80057c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80057ca:	f1b9 0f00 	cmp.w	r9, #0
 80057ce:	d020      	beq.n	8005812 <__multiply+0x13e>
 80057d0:	46ae      	mov	lr, r5
 80057d2:	f04f 0a00 	mov.w	sl, #0
 80057d6:	6829      	ldr	r1, [r5, #0]
 80057d8:	f104 0c14 	add.w	ip, r4, #20
 80057dc:	f8bc b000 	ldrh.w	fp, [ip]
 80057e0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80057e4:	b289      	uxth	r1, r1
 80057e6:	fb09 220b 	mla	r2, r9, fp, r2
 80057ea:	4492      	add	sl, r2
 80057ec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80057f0:	f84e 1b04 	str.w	r1, [lr], #4
 80057f4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80057f8:	f8be 1000 	ldrh.w	r1, [lr]
 80057fc:	0c12      	lsrs	r2, r2, #16
 80057fe:	fb09 1102 	mla	r1, r9, r2, r1
 8005802:	4567      	cmp	r7, ip
 8005804:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005808:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800580c:	d8e6      	bhi.n	80057dc <__multiply+0x108>
 800580e:	9a01      	ldr	r2, [sp, #4]
 8005810:	50a9      	str	r1, [r5, r2]
 8005812:	3504      	adds	r5, #4
 8005814:	e79b      	b.n	800574e <__multiply+0x7a>
 8005816:	3e01      	subs	r6, #1
 8005818:	e79d      	b.n	8005756 <__multiply+0x82>
 800581a:	bf00      	nop
 800581c:	08006d53 	.word	0x08006d53
 8005820:	08006d64 	.word	0x08006d64

08005824 <__pow5mult>:
 8005824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005828:	4615      	mov	r5, r2
 800582a:	f012 0203 	ands.w	r2, r2, #3
 800582e:	4606      	mov	r6, r0
 8005830:	460f      	mov	r7, r1
 8005832:	d007      	beq.n	8005844 <__pow5mult+0x20>
 8005834:	4c25      	ldr	r4, [pc, #148]	; (80058cc <__pow5mult+0xa8>)
 8005836:	3a01      	subs	r2, #1
 8005838:	2300      	movs	r3, #0
 800583a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800583e:	f7ff fe9f 	bl	8005580 <__multadd>
 8005842:	4607      	mov	r7, r0
 8005844:	10ad      	asrs	r5, r5, #2
 8005846:	d03d      	beq.n	80058c4 <__pow5mult+0xa0>
 8005848:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800584a:	b97c      	cbnz	r4, 800586c <__pow5mult+0x48>
 800584c:	2010      	movs	r0, #16
 800584e:	f7ff fe11 	bl	8005474 <malloc>
 8005852:	4602      	mov	r2, r0
 8005854:	6270      	str	r0, [r6, #36]	; 0x24
 8005856:	b928      	cbnz	r0, 8005864 <__pow5mult+0x40>
 8005858:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800585c:	4b1c      	ldr	r3, [pc, #112]	; (80058d0 <__pow5mult+0xac>)
 800585e:	481d      	ldr	r0, [pc, #116]	; (80058d4 <__pow5mult+0xb0>)
 8005860:	f000 fc0a 	bl	8006078 <__assert_func>
 8005864:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005868:	6004      	str	r4, [r0, #0]
 800586a:	60c4      	str	r4, [r0, #12]
 800586c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005870:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005874:	b94c      	cbnz	r4, 800588a <__pow5mult+0x66>
 8005876:	f240 2171 	movw	r1, #625	; 0x271
 800587a:	4630      	mov	r0, r6
 800587c:	f7ff ff14 	bl	80056a8 <__i2b>
 8005880:	2300      	movs	r3, #0
 8005882:	4604      	mov	r4, r0
 8005884:	f8c8 0008 	str.w	r0, [r8, #8]
 8005888:	6003      	str	r3, [r0, #0]
 800588a:	f04f 0900 	mov.w	r9, #0
 800588e:	07eb      	lsls	r3, r5, #31
 8005890:	d50a      	bpl.n	80058a8 <__pow5mult+0x84>
 8005892:	4639      	mov	r1, r7
 8005894:	4622      	mov	r2, r4
 8005896:	4630      	mov	r0, r6
 8005898:	f7ff ff1c 	bl	80056d4 <__multiply>
 800589c:	4680      	mov	r8, r0
 800589e:	4639      	mov	r1, r7
 80058a0:	4630      	mov	r0, r6
 80058a2:	f7ff fe4b 	bl	800553c <_Bfree>
 80058a6:	4647      	mov	r7, r8
 80058a8:	106d      	asrs	r5, r5, #1
 80058aa:	d00b      	beq.n	80058c4 <__pow5mult+0xa0>
 80058ac:	6820      	ldr	r0, [r4, #0]
 80058ae:	b938      	cbnz	r0, 80058c0 <__pow5mult+0x9c>
 80058b0:	4622      	mov	r2, r4
 80058b2:	4621      	mov	r1, r4
 80058b4:	4630      	mov	r0, r6
 80058b6:	f7ff ff0d 	bl	80056d4 <__multiply>
 80058ba:	6020      	str	r0, [r4, #0]
 80058bc:	f8c0 9000 	str.w	r9, [r0]
 80058c0:	4604      	mov	r4, r0
 80058c2:	e7e4      	b.n	800588e <__pow5mult+0x6a>
 80058c4:	4638      	mov	r0, r7
 80058c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058ca:	bf00      	nop
 80058cc:	08006eb0 	.word	0x08006eb0
 80058d0:	08006ce1 	.word	0x08006ce1
 80058d4:	08006d64 	.word	0x08006d64

080058d8 <__lshift>:
 80058d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058dc:	460c      	mov	r4, r1
 80058de:	4607      	mov	r7, r0
 80058e0:	4691      	mov	r9, r2
 80058e2:	6923      	ldr	r3, [r4, #16]
 80058e4:	6849      	ldr	r1, [r1, #4]
 80058e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80058ea:	68a3      	ldr	r3, [r4, #8]
 80058ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80058f0:	f108 0601 	add.w	r6, r8, #1
 80058f4:	42b3      	cmp	r3, r6
 80058f6:	db0b      	blt.n	8005910 <__lshift+0x38>
 80058f8:	4638      	mov	r0, r7
 80058fa:	f7ff fddf 	bl	80054bc <_Balloc>
 80058fe:	4605      	mov	r5, r0
 8005900:	b948      	cbnz	r0, 8005916 <__lshift+0x3e>
 8005902:	4602      	mov	r2, r0
 8005904:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005908:	4b29      	ldr	r3, [pc, #164]	; (80059b0 <__lshift+0xd8>)
 800590a:	482a      	ldr	r0, [pc, #168]	; (80059b4 <__lshift+0xdc>)
 800590c:	f000 fbb4 	bl	8006078 <__assert_func>
 8005910:	3101      	adds	r1, #1
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	e7ee      	b.n	80058f4 <__lshift+0x1c>
 8005916:	2300      	movs	r3, #0
 8005918:	f100 0114 	add.w	r1, r0, #20
 800591c:	f100 0210 	add.w	r2, r0, #16
 8005920:	4618      	mov	r0, r3
 8005922:	4553      	cmp	r3, sl
 8005924:	db37      	blt.n	8005996 <__lshift+0xbe>
 8005926:	6920      	ldr	r0, [r4, #16]
 8005928:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800592c:	f104 0314 	add.w	r3, r4, #20
 8005930:	f019 091f 	ands.w	r9, r9, #31
 8005934:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005938:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800593c:	d02f      	beq.n	800599e <__lshift+0xc6>
 800593e:	468a      	mov	sl, r1
 8005940:	f04f 0c00 	mov.w	ip, #0
 8005944:	f1c9 0e20 	rsb	lr, r9, #32
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	fa02 f209 	lsl.w	r2, r2, r9
 800594e:	ea42 020c 	orr.w	r2, r2, ip
 8005952:	f84a 2b04 	str.w	r2, [sl], #4
 8005956:	f853 2b04 	ldr.w	r2, [r3], #4
 800595a:	4298      	cmp	r0, r3
 800595c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005960:	d8f2      	bhi.n	8005948 <__lshift+0x70>
 8005962:	1b03      	subs	r3, r0, r4
 8005964:	3b15      	subs	r3, #21
 8005966:	f023 0303 	bic.w	r3, r3, #3
 800596a:	3304      	adds	r3, #4
 800596c:	f104 0215 	add.w	r2, r4, #21
 8005970:	4290      	cmp	r0, r2
 8005972:	bf38      	it	cc
 8005974:	2304      	movcc	r3, #4
 8005976:	f841 c003 	str.w	ip, [r1, r3]
 800597a:	f1bc 0f00 	cmp.w	ip, #0
 800597e:	d001      	beq.n	8005984 <__lshift+0xac>
 8005980:	f108 0602 	add.w	r6, r8, #2
 8005984:	3e01      	subs	r6, #1
 8005986:	4638      	mov	r0, r7
 8005988:	4621      	mov	r1, r4
 800598a:	612e      	str	r6, [r5, #16]
 800598c:	f7ff fdd6 	bl	800553c <_Bfree>
 8005990:	4628      	mov	r0, r5
 8005992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005996:	f842 0f04 	str.w	r0, [r2, #4]!
 800599a:	3301      	adds	r3, #1
 800599c:	e7c1      	b.n	8005922 <__lshift+0x4a>
 800599e:	3904      	subs	r1, #4
 80059a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80059a4:	4298      	cmp	r0, r3
 80059a6:	f841 2f04 	str.w	r2, [r1, #4]!
 80059aa:	d8f9      	bhi.n	80059a0 <__lshift+0xc8>
 80059ac:	e7ea      	b.n	8005984 <__lshift+0xac>
 80059ae:	bf00      	nop
 80059b0:	08006d53 	.word	0x08006d53
 80059b4:	08006d64 	.word	0x08006d64

080059b8 <__mcmp>:
 80059b8:	4603      	mov	r3, r0
 80059ba:	690a      	ldr	r2, [r1, #16]
 80059bc:	6900      	ldr	r0, [r0, #16]
 80059be:	b530      	push	{r4, r5, lr}
 80059c0:	1a80      	subs	r0, r0, r2
 80059c2:	d10d      	bne.n	80059e0 <__mcmp+0x28>
 80059c4:	3314      	adds	r3, #20
 80059c6:	3114      	adds	r1, #20
 80059c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80059cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80059d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80059d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80059d8:	4295      	cmp	r5, r2
 80059da:	d002      	beq.n	80059e2 <__mcmp+0x2a>
 80059dc:	d304      	bcc.n	80059e8 <__mcmp+0x30>
 80059de:	2001      	movs	r0, #1
 80059e0:	bd30      	pop	{r4, r5, pc}
 80059e2:	42a3      	cmp	r3, r4
 80059e4:	d3f4      	bcc.n	80059d0 <__mcmp+0x18>
 80059e6:	e7fb      	b.n	80059e0 <__mcmp+0x28>
 80059e8:	f04f 30ff 	mov.w	r0, #4294967295
 80059ec:	e7f8      	b.n	80059e0 <__mcmp+0x28>
	...

080059f0 <__mdiff>:
 80059f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059f4:	460d      	mov	r5, r1
 80059f6:	4607      	mov	r7, r0
 80059f8:	4611      	mov	r1, r2
 80059fa:	4628      	mov	r0, r5
 80059fc:	4614      	mov	r4, r2
 80059fe:	f7ff ffdb 	bl	80059b8 <__mcmp>
 8005a02:	1e06      	subs	r6, r0, #0
 8005a04:	d111      	bne.n	8005a2a <__mdiff+0x3a>
 8005a06:	4631      	mov	r1, r6
 8005a08:	4638      	mov	r0, r7
 8005a0a:	f7ff fd57 	bl	80054bc <_Balloc>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	b928      	cbnz	r0, 8005a1e <__mdiff+0x2e>
 8005a12:	f240 2132 	movw	r1, #562	; 0x232
 8005a16:	4b3a      	ldr	r3, [pc, #232]	; (8005b00 <__mdiff+0x110>)
 8005a18:	483a      	ldr	r0, [pc, #232]	; (8005b04 <__mdiff+0x114>)
 8005a1a:	f000 fb2d 	bl	8006078 <__assert_func>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8005a24:	4610      	mov	r0, r2
 8005a26:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a2a:	bfa4      	itt	ge
 8005a2c:	4623      	movge	r3, r4
 8005a2e:	462c      	movge	r4, r5
 8005a30:	4638      	mov	r0, r7
 8005a32:	6861      	ldr	r1, [r4, #4]
 8005a34:	bfa6      	itte	ge
 8005a36:	461d      	movge	r5, r3
 8005a38:	2600      	movge	r6, #0
 8005a3a:	2601      	movlt	r6, #1
 8005a3c:	f7ff fd3e 	bl	80054bc <_Balloc>
 8005a40:	4602      	mov	r2, r0
 8005a42:	b918      	cbnz	r0, 8005a4c <__mdiff+0x5c>
 8005a44:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005a48:	4b2d      	ldr	r3, [pc, #180]	; (8005b00 <__mdiff+0x110>)
 8005a4a:	e7e5      	b.n	8005a18 <__mdiff+0x28>
 8005a4c:	f102 0814 	add.w	r8, r2, #20
 8005a50:	46c2      	mov	sl, r8
 8005a52:	f04f 0c00 	mov.w	ip, #0
 8005a56:	6927      	ldr	r7, [r4, #16]
 8005a58:	60c6      	str	r6, [r0, #12]
 8005a5a:	692e      	ldr	r6, [r5, #16]
 8005a5c:	f104 0014 	add.w	r0, r4, #20
 8005a60:	f105 0914 	add.w	r9, r5, #20
 8005a64:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8005a68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005a6c:	3410      	adds	r4, #16
 8005a6e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8005a72:	f859 3b04 	ldr.w	r3, [r9], #4
 8005a76:	fa1f f18b 	uxth.w	r1, fp
 8005a7a:	448c      	add	ip, r1
 8005a7c:	b299      	uxth	r1, r3
 8005a7e:	0c1b      	lsrs	r3, r3, #16
 8005a80:	ebac 0101 	sub.w	r1, ip, r1
 8005a84:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005a88:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005a8c:	b289      	uxth	r1, r1
 8005a8e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005a92:	454e      	cmp	r6, r9
 8005a94:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005a98:	f84a 3b04 	str.w	r3, [sl], #4
 8005a9c:	d8e7      	bhi.n	8005a6e <__mdiff+0x7e>
 8005a9e:	1b73      	subs	r3, r6, r5
 8005aa0:	3b15      	subs	r3, #21
 8005aa2:	f023 0303 	bic.w	r3, r3, #3
 8005aa6:	3515      	adds	r5, #21
 8005aa8:	3304      	adds	r3, #4
 8005aaa:	42ae      	cmp	r6, r5
 8005aac:	bf38      	it	cc
 8005aae:	2304      	movcc	r3, #4
 8005ab0:	4418      	add	r0, r3
 8005ab2:	4443      	add	r3, r8
 8005ab4:	461e      	mov	r6, r3
 8005ab6:	4605      	mov	r5, r0
 8005ab8:	4575      	cmp	r5, lr
 8005aba:	d30e      	bcc.n	8005ada <__mdiff+0xea>
 8005abc:	f10e 0103 	add.w	r1, lr, #3
 8005ac0:	1a09      	subs	r1, r1, r0
 8005ac2:	f021 0103 	bic.w	r1, r1, #3
 8005ac6:	3803      	subs	r0, #3
 8005ac8:	4586      	cmp	lr, r0
 8005aca:	bf38      	it	cc
 8005acc:	2100      	movcc	r1, #0
 8005ace:	4419      	add	r1, r3
 8005ad0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005ad4:	b18b      	cbz	r3, 8005afa <__mdiff+0x10a>
 8005ad6:	6117      	str	r7, [r2, #16]
 8005ad8:	e7a4      	b.n	8005a24 <__mdiff+0x34>
 8005ada:	f855 8b04 	ldr.w	r8, [r5], #4
 8005ade:	fa1f f188 	uxth.w	r1, r8
 8005ae2:	4461      	add	r1, ip
 8005ae4:	140c      	asrs	r4, r1, #16
 8005ae6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005aea:	b289      	uxth	r1, r1
 8005aec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8005af0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005af4:	f846 1b04 	str.w	r1, [r6], #4
 8005af8:	e7de      	b.n	8005ab8 <__mdiff+0xc8>
 8005afa:	3f01      	subs	r7, #1
 8005afc:	e7e8      	b.n	8005ad0 <__mdiff+0xe0>
 8005afe:	bf00      	nop
 8005b00:	08006d53 	.word	0x08006d53
 8005b04:	08006d64 	.word	0x08006d64

08005b08 <__d2b>:
 8005b08:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005b0c:	2101      	movs	r1, #1
 8005b0e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8005b12:	4690      	mov	r8, r2
 8005b14:	461d      	mov	r5, r3
 8005b16:	f7ff fcd1 	bl	80054bc <_Balloc>
 8005b1a:	4604      	mov	r4, r0
 8005b1c:	b930      	cbnz	r0, 8005b2c <__d2b+0x24>
 8005b1e:	4602      	mov	r2, r0
 8005b20:	f240 310a 	movw	r1, #778	; 0x30a
 8005b24:	4b24      	ldr	r3, [pc, #144]	; (8005bb8 <__d2b+0xb0>)
 8005b26:	4825      	ldr	r0, [pc, #148]	; (8005bbc <__d2b+0xb4>)
 8005b28:	f000 faa6 	bl	8006078 <__assert_func>
 8005b2c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8005b30:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8005b34:	bb2d      	cbnz	r5, 8005b82 <__d2b+0x7a>
 8005b36:	9301      	str	r3, [sp, #4]
 8005b38:	f1b8 0300 	subs.w	r3, r8, #0
 8005b3c:	d026      	beq.n	8005b8c <__d2b+0x84>
 8005b3e:	4668      	mov	r0, sp
 8005b40:	9300      	str	r3, [sp, #0]
 8005b42:	f7ff fd83 	bl	800564c <__lo0bits>
 8005b46:	9900      	ldr	r1, [sp, #0]
 8005b48:	b1f0      	cbz	r0, 8005b88 <__d2b+0x80>
 8005b4a:	9a01      	ldr	r2, [sp, #4]
 8005b4c:	f1c0 0320 	rsb	r3, r0, #32
 8005b50:	fa02 f303 	lsl.w	r3, r2, r3
 8005b54:	430b      	orrs	r3, r1
 8005b56:	40c2      	lsrs	r2, r0
 8005b58:	6163      	str	r3, [r4, #20]
 8005b5a:	9201      	str	r2, [sp, #4]
 8005b5c:	9b01      	ldr	r3, [sp, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bf14      	ite	ne
 8005b62:	2102      	movne	r1, #2
 8005b64:	2101      	moveq	r1, #1
 8005b66:	61a3      	str	r3, [r4, #24]
 8005b68:	6121      	str	r1, [r4, #16]
 8005b6a:	b1c5      	cbz	r5, 8005b9e <__d2b+0x96>
 8005b6c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8005b70:	4405      	add	r5, r0
 8005b72:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005b76:	603d      	str	r5, [r7, #0]
 8005b78:	6030      	str	r0, [r6, #0]
 8005b7a:	4620      	mov	r0, r4
 8005b7c:	b002      	add	sp, #8
 8005b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b86:	e7d6      	b.n	8005b36 <__d2b+0x2e>
 8005b88:	6161      	str	r1, [r4, #20]
 8005b8a:	e7e7      	b.n	8005b5c <__d2b+0x54>
 8005b8c:	a801      	add	r0, sp, #4
 8005b8e:	f7ff fd5d 	bl	800564c <__lo0bits>
 8005b92:	2101      	movs	r1, #1
 8005b94:	9b01      	ldr	r3, [sp, #4]
 8005b96:	6121      	str	r1, [r4, #16]
 8005b98:	6163      	str	r3, [r4, #20]
 8005b9a:	3020      	adds	r0, #32
 8005b9c:	e7e5      	b.n	8005b6a <__d2b+0x62>
 8005b9e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8005ba2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005ba6:	6038      	str	r0, [r7, #0]
 8005ba8:	6918      	ldr	r0, [r3, #16]
 8005baa:	f7ff fd2f 	bl	800560c <__hi0bits>
 8005bae:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8005bb2:	6031      	str	r1, [r6, #0]
 8005bb4:	e7e1      	b.n	8005b7a <__d2b+0x72>
 8005bb6:	bf00      	nop
 8005bb8:	08006d53 	.word	0x08006d53
 8005bbc:	08006d64 	.word	0x08006d64

08005bc0 <_calloc_r>:
 8005bc0:	b570      	push	{r4, r5, r6, lr}
 8005bc2:	fba1 5402 	umull	r5, r4, r1, r2
 8005bc6:	b934      	cbnz	r4, 8005bd6 <_calloc_r+0x16>
 8005bc8:	4629      	mov	r1, r5
 8005bca:	f000 f875 	bl	8005cb8 <_malloc_r>
 8005bce:	4606      	mov	r6, r0
 8005bd0:	b928      	cbnz	r0, 8005bde <_calloc_r+0x1e>
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	bd70      	pop	{r4, r5, r6, pc}
 8005bd6:	220c      	movs	r2, #12
 8005bd8:	2600      	movs	r6, #0
 8005bda:	6002      	str	r2, [r0, #0]
 8005bdc:	e7f9      	b.n	8005bd2 <_calloc_r+0x12>
 8005bde:	462a      	mov	r2, r5
 8005be0:	4621      	mov	r1, r4
 8005be2:	f7fe f92b 	bl	8003e3c <memset>
 8005be6:	e7f4      	b.n	8005bd2 <_calloc_r+0x12>

08005be8 <_free_r>:
 8005be8:	b538      	push	{r3, r4, r5, lr}
 8005bea:	4605      	mov	r5, r0
 8005bec:	2900      	cmp	r1, #0
 8005bee:	d040      	beq.n	8005c72 <_free_r+0x8a>
 8005bf0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005bf4:	1f0c      	subs	r4, r1, #4
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	bfb8      	it	lt
 8005bfa:	18e4      	addlt	r4, r4, r3
 8005bfc:	f000 fa98 	bl	8006130 <__malloc_lock>
 8005c00:	4a1c      	ldr	r2, [pc, #112]	; (8005c74 <_free_r+0x8c>)
 8005c02:	6813      	ldr	r3, [r2, #0]
 8005c04:	b933      	cbnz	r3, 8005c14 <_free_r+0x2c>
 8005c06:	6063      	str	r3, [r4, #4]
 8005c08:	6014      	str	r4, [r2, #0]
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005c10:	f000 ba94 	b.w	800613c <__malloc_unlock>
 8005c14:	42a3      	cmp	r3, r4
 8005c16:	d908      	bls.n	8005c2a <_free_r+0x42>
 8005c18:	6820      	ldr	r0, [r4, #0]
 8005c1a:	1821      	adds	r1, r4, r0
 8005c1c:	428b      	cmp	r3, r1
 8005c1e:	bf01      	itttt	eq
 8005c20:	6819      	ldreq	r1, [r3, #0]
 8005c22:	685b      	ldreq	r3, [r3, #4]
 8005c24:	1809      	addeq	r1, r1, r0
 8005c26:	6021      	streq	r1, [r4, #0]
 8005c28:	e7ed      	b.n	8005c06 <_free_r+0x1e>
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	b10b      	cbz	r3, 8005c34 <_free_r+0x4c>
 8005c30:	42a3      	cmp	r3, r4
 8005c32:	d9fa      	bls.n	8005c2a <_free_r+0x42>
 8005c34:	6811      	ldr	r1, [r2, #0]
 8005c36:	1850      	adds	r0, r2, r1
 8005c38:	42a0      	cmp	r0, r4
 8005c3a:	d10b      	bne.n	8005c54 <_free_r+0x6c>
 8005c3c:	6820      	ldr	r0, [r4, #0]
 8005c3e:	4401      	add	r1, r0
 8005c40:	1850      	adds	r0, r2, r1
 8005c42:	4283      	cmp	r3, r0
 8005c44:	6011      	str	r1, [r2, #0]
 8005c46:	d1e0      	bne.n	8005c0a <_free_r+0x22>
 8005c48:	6818      	ldr	r0, [r3, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	4401      	add	r1, r0
 8005c4e:	6011      	str	r1, [r2, #0]
 8005c50:	6053      	str	r3, [r2, #4]
 8005c52:	e7da      	b.n	8005c0a <_free_r+0x22>
 8005c54:	d902      	bls.n	8005c5c <_free_r+0x74>
 8005c56:	230c      	movs	r3, #12
 8005c58:	602b      	str	r3, [r5, #0]
 8005c5a:	e7d6      	b.n	8005c0a <_free_r+0x22>
 8005c5c:	6820      	ldr	r0, [r4, #0]
 8005c5e:	1821      	adds	r1, r4, r0
 8005c60:	428b      	cmp	r3, r1
 8005c62:	bf01      	itttt	eq
 8005c64:	6819      	ldreq	r1, [r3, #0]
 8005c66:	685b      	ldreq	r3, [r3, #4]
 8005c68:	1809      	addeq	r1, r1, r0
 8005c6a:	6021      	streq	r1, [r4, #0]
 8005c6c:	6063      	str	r3, [r4, #4]
 8005c6e:	6054      	str	r4, [r2, #4]
 8005c70:	e7cb      	b.n	8005c0a <_free_r+0x22>
 8005c72:	bd38      	pop	{r3, r4, r5, pc}
 8005c74:	2000045c 	.word	0x2000045c

08005c78 <sbrk_aligned>:
 8005c78:	b570      	push	{r4, r5, r6, lr}
 8005c7a:	4e0e      	ldr	r6, [pc, #56]	; (8005cb4 <sbrk_aligned+0x3c>)
 8005c7c:	460c      	mov	r4, r1
 8005c7e:	6831      	ldr	r1, [r6, #0]
 8005c80:	4605      	mov	r5, r0
 8005c82:	b911      	cbnz	r1, 8005c8a <sbrk_aligned+0x12>
 8005c84:	f000 f9e8 	bl	8006058 <_sbrk_r>
 8005c88:	6030      	str	r0, [r6, #0]
 8005c8a:	4621      	mov	r1, r4
 8005c8c:	4628      	mov	r0, r5
 8005c8e:	f000 f9e3 	bl	8006058 <_sbrk_r>
 8005c92:	1c43      	adds	r3, r0, #1
 8005c94:	d00a      	beq.n	8005cac <sbrk_aligned+0x34>
 8005c96:	1cc4      	adds	r4, r0, #3
 8005c98:	f024 0403 	bic.w	r4, r4, #3
 8005c9c:	42a0      	cmp	r0, r4
 8005c9e:	d007      	beq.n	8005cb0 <sbrk_aligned+0x38>
 8005ca0:	1a21      	subs	r1, r4, r0
 8005ca2:	4628      	mov	r0, r5
 8005ca4:	f000 f9d8 	bl	8006058 <_sbrk_r>
 8005ca8:	3001      	adds	r0, #1
 8005caa:	d101      	bne.n	8005cb0 <sbrk_aligned+0x38>
 8005cac:	f04f 34ff 	mov.w	r4, #4294967295
 8005cb0:	4620      	mov	r0, r4
 8005cb2:	bd70      	pop	{r4, r5, r6, pc}
 8005cb4:	20000460 	.word	0x20000460

08005cb8 <_malloc_r>:
 8005cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cbc:	1ccd      	adds	r5, r1, #3
 8005cbe:	f025 0503 	bic.w	r5, r5, #3
 8005cc2:	3508      	adds	r5, #8
 8005cc4:	2d0c      	cmp	r5, #12
 8005cc6:	bf38      	it	cc
 8005cc8:	250c      	movcc	r5, #12
 8005cca:	2d00      	cmp	r5, #0
 8005ccc:	4607      	mov	r7, r0
 8005cce:	db01      	blt.n	8005cd4 <_malloc_r+0x1c>
 8005cd0:	42a9      	cmp	r1, r5
 8005cd2:	d905      	bls.n	8005ce0 <_malloc_r+0x28>
 8005cd4:	230c      	movs	r3, #12
 8005cd6:	2600      	movs	r6, #0
 8005cd8:	603b      	str	r3, [r7, #0]
 8005cda:	4630      	mov	r0, r6
 8005cdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ce0:	4e2e      	ldr	r6, [pc, #184]	; (8005d9c <_malloc_r+0xe4>)
 8005ce2:	f000 fa25 	bl	8006130 <__malloc_lock>
 8005ce6:	6833      	ldr	r3, [r6, #0]
 8005ce8:	461c      	mov	r4, r3
 8005cea:	bb34      	cbnz	r4, 8005d3a <_malloc_r+0x82>
 8005cec:	4629      	mov	r1, r5
 8005cee:	4638      	mov	r0, r7
 8005cf0:	f7ff ffc2 	bl	8005c78 <sbrk_aligned>
 8005cf4:	1c43      	adds	r3, r0, #1
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	d14d      	bne.n	8005d96 <_malloc_r+0xde>
 8005cfa:	6834      	ldr	r4, [r6, #0]
 8005cfc:	4626      	mov	r6, r4
 8005cfe:	2e00      	cmp	r6, #0
 8005d00:	d140      	bne.n	8005d84 <_malloc_r+0xcc>
 8005d02:	6823      	ldr	r3, [r4, #0]
 8005d04:	4631      	mov	r1, r6
 8005d06:	4638      	mov	r0, r7
 8005d08:	eb04 0803 	add.w	r8, r4, r3
 8005d0c:	f000 f9a4 	bl	8006058 <_sbrk_r>
 8005d10:	4580      	cmp	r8, r0
 8005d12:	d13a      	bne.n	8005d8a <_malloc_r+0xd2>
 8005d14:	6821      	ldr	r1, [r4, #0]
 8005d16:	3503      	adds	r5, #3
 8005d18:	1a6d      	subs	r5, r5, r1
 8005d1a:	f025 0503 	bic.w	r5, r5, #3
 8005d1e:	3508      	adds	r5, #8
 8005d20:	2d0c      	cmp	r5, #12
 8005d22:	bf38      	it	cc
 8005d24:	250c      	movcc	r5, #12
 8005d26:	4638      	mov	r0, r7
 8005d28:	4629      	mov	r1, r5
 8005d2a:	f7ff ffa5 	bl	8005c78 <sbrk_aligned>
 8005d2e:	3001      	adds	r0, #1
 8005d30:	d02b      	beq.n	8005d8a <_malloc_r+0xd2>
 8005d32:	6823      	ldr	r3, [r4, #0]
 8005d34:	442b      	add	r3, r5
 8005d36:	6023      	str	r3, [r4, #0]
 8005d38:	e00e      	b.n	8005d58 <_malloc_r+0xa0>
 8005d3a:	6822      	ldr	r2, [r4, #0]
 8005d3c:	1b52      	subs	r2, r2, r5
 8005d3e:	d41e      	bmi.n	8005d7e <_malloc_r+0xc6>
 8005d40:	2a0b      	cmp	r2, #11
 8005d42:	d916      	bls.n	8005d72 <_malloc_r+0xba>
 8005d44:	1961      	adds	r1, r4, r5
 8005d46:	42a3      	cmp	r3, r4
 8005d48:	6025      	str	r5, [r4, #0]
 8005d4a:	bf18      	it	ne
 8005d4c:	6059      	strne	r1, [r3, #4]
 8005d4e:	6863      	ldr	r3, [r4, #4]
 8005d50:	bf08      	it	eq
 8005d52:	6031      	streq	r1, [r6, #0]
 8005d54:	5162      	str	r2, [r4, r5]
 8005d56:	604b      	str	r3, [r1, #4]
 8005d58:	4638      	mov	r0, r7
 8005d5a:	f104 060b 	add.w	r6, r4, #11
 8005d5e:	f000 f9ed 	bl	800613c <__malloc_unlock>
 8005d62:	f026 0607 	bic.w	r6, r6, #7
 8005d66:	1d23      	adds	r3, r4, #4
 8005d68:	1af2      	subs	r2, r6, r3
 8005d6a:	d0b6      	beq.n	8005cda <_malloc_r+0x22>
 8005d6c:	1b9b      	subs	r3, r3, r6
 8005d6e:	50a3      	str	r3, [r4, r2]
 8005d70:	e7b3      	b.n	8005cda <_malloc_r+0x22>
 8005d72:	6862      	ldr	r2, [r4, #4]
 8005d74:	42a3      	cmp	r3, r4
 8005d76:	bf0c      	ite	eq
 8005d78:	6032      	streq	r2, [r6, #0]
 8005d7a:	605a      	strne	r2, [r3, #4]
 8005d7c:	e7ec      	b.n	8005d58 <_malloc_r+0xa0>
 8005d7e:	4623      	mov	r3, r4
 8005d80:	6864      	ldr	r4, [r4, #4]
 8005d82:	e7b2      	b.n	8005cea <_malloc_r+0x32>
 8005d84:	4634      	mov	r4, r6
 8005d86:	6876      	ldr	r6, [r6, #4]
 8005d88:	e7b9      	b.n	8005cfe <_malloc_r+0x46>
 8005d8a:	230c      	movs	r3, #12
 8005d8c:	4638      	mov	r0, r7
 8005d8e:	603b      	str	r3, [r7, #0]
 8005d90:	f000 f9d4 	bl	800613c <__malloc_unlock>
 8005d94:	e7a1      	b.n	8005cda <_malloc_r+0x22>
 8005d96:	6025      	str	r5, [r4, #0]
 8005d98:	e7de      	b.n	8005d58 <_malloc_r+0xa0>
 8005d9a:	bf00      	nop
 8005d9c:	2000045c 	.word	0x2000045c

08005da0 <__ssputs_r>:
 8005da0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005da4:	688e      	ldr	r6, [r1, #8]
 8005da6:	4682      	mov	sl, r0
 8005da8:	429e      	cmp	r6, r3
 8005daa:	460c      	mov	r4, r1
 8005dac:	4690      	mov	r8, r2
 8005dae:	461f      	mov	r7, r3
 8005db0:	d838      	bhi.n	8005e24 <__ssputs_r+0x84>
 8005db2:	898a      	ldrh	r2, [r1, #12]
 8005db4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005db8:	d032      	beq.n	8005e20 <__ssputs_r+0x80>
 8005dba:	6825      	ldr	r5, [r4, #0]
 8005dbc:	6909      	ldr	r1, [r1, #16]
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	eba5 0901 	sub.w	r9, r5, r1
 8005dc4:	6965      	ldr	r5, [r4, #20]
 8005dc6:	444b      	add	r3, r9
 8005dc8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005dcc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005dd0:	106d      	asrs	r5, r5, #1
 8005dd2:	429d      	cmp	r5, r3
 8005dd4:	bf38      	it	cc
 8005dd6:	461d      	movcc	r5, r3
 8005dd8:	0553      	lsls	r3, r2, #21
 8005dda:	d531      	bpl.n	8005e40 <__ssputs_r+0xa0>
 8005ddc:	4629      	mov	r1, r5
 8005dde:	f7ff ff6b 	bl	8005cb8 <_malloc_r>
 8005de2:	4606      	mov	r6, r0
 8005de4:	b950      	cbnz	r0, 8005dfc <__ssputs_r+0x5c>
 8005de6:	230c      	movs	r3, #12
 8005de8:	f04f 30ff 	mov.w	r0, #4294967295
 8005dec:	f8ca 3000 	str.w	r3, [sl]
 8005df0:	89a3      	ldrh	r3, [r4, #12]
 8005df2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005df6:	81a3      	strh	r3, [r4, #12]
 8005df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dfc:	464a      	mov	r2, r9
 8005dfe:	6921      	ldr	r1, [r4, #16]
 8005e00:	f7ff fb4e 	bl	80054a0 <memcpy>
 8005e04:	89a3      	ldrh	r3, [r4, #12]
 8005e06:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005e0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e0e:	81a3      	strh	r3, [r4, #12]
 8005e10:	6126      	str	r6, [r4, #16]
 8005e12:	444e      	add	r6, r9
 8005e14:	6026      	str	r6, [r4, #0]
 8005e16:	463e      	mov	r6, r7
 8005e18:	6165      	str	r5, [r4, #20]
 8005e1a:	eba5 0509 	sub.w	r5, r5, r9
 8005e1e:	60a5      	str	r5, [r4, #8]
 8005e20:	42be      	cmp	r6, r7
 8005e22:	d900      	bls.n	8005e26 <__ssputs_r+0x86>
 8005e24:	463e      	mov	r6, r7
 8005e26:	4632      	mov	r2, r6
 8005e28:	4641      	mov	r1, r8
 8005e2a:	6820      	ldr	r0, [r4, #0]
 8005e2c:	f000 f966 	bl	80060fc <memmove>
 8005e30:	68a3      	ldr	r3, [r4, #8]
 8005e32:	2000      	movs	r0, #0
 8005e34:	1b9b      	subs	r3, r3, r6
 8005e36:	60a3      	str	r3, [r4, #8]
 8005e38:	6823      	ldr	r3, [r4, #0]
 8005e3a:	4433      	add	r3, r6
 8005e3c:	6023      	str	r3, [r4, #0]
 8005e3e:	e7db      	b.n	8005df8 <__ssputs_r+0x58>
 8005e40:	462a      	mov	r2, r5
 8005e42:	f000 f981 	bl	8006148 <_realloc_r>
 8005e46:	4606      	mov	r6, r0
 8005e48:	2800      	cmp	r0, #0
 8005e4a:	d1e1      	bne.n	8005e10 <__ssputs_r+0x70>
 8005e4c:	4650      	mov	r0, sl
 8005e4e:	6921      	ldr	r1, [r4, #16]
 8005e50:	f7ff feca 	bl	8005be8 <_free_r>
 8005e54:	e7c7      	b.n	8005de6 <__ssputs_r+0x46>
	...

08005e58 <_svfiprintf_r>:
 8005e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e5c:	4698      	mov	r8, r3
 8005e5e:	898b      	ldrh	r3, [r1, #12]
 8005e60:	4607      	mov	r7, r0
 8005e62:	061b      	lsls	r3, r3, #24
 8005e64:	460d      	mov	r5, r1
 8005e66:	4614      	mov	r4, r2
 8005e68:	b09d      	sub	sp, #116	; 0x74
 8005e6a:	d50e      	bpl.n	8005e8a <_svfiprintf_r+0x32>
 8005e6c:	690b      	ldr	r3, [r1, #16]
 8005e6e:	b963      	cbnz	r3, 8005e8a <_svfiprintf_r+0x32>
 8005e70:	2140      	movs	r1, #64	; 0x40
 8005e72:	f7ff ff21 	bl	8005cb8 <_malloc_r>
 8005e76:	6028      	str	r0, [r5, #0]
 8005e78:	6128      	str	r0, [r5, #16]
 8005e7a:	b920      	cbnz	r0, 8005e86 <_svfiprintf_r+0x2e>
 8005e7c:	230c      	movs	r3, #12
 8005e7e:	603b      	str	r3, [r7, #0]
 8005e80:	f04f 30ff 	mov.w	r0, #4294967295
 8005e84:	e0d1      	b.n	800602a <_svfiprintf_r+0x1d2>
 8005e86:	2340      	movs	r3, #64	; 0x40
 8005e88:	616b      	str	r3, [r5, #20]
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	9309      	str	r3, [sp, #36]	; 0x24
 8005e8e:	2320      	movs	r3, #32
 8005e90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005e94:	2330      	movs	r3, #48	; 0x30
 8005e96:	f04f 0901 	mov.w	r9, #1
 8005e9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005e9e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8006044 <_svfiprintf_r+0x1ec>
 8005ea2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ea6:	4623      	mov	r3, r4
 8005ea8:	469a      	mov	sl, r3
 8005eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005eae:	b10a      	cbz	r2, 8005eb4 <_svfiprintf_r+0x5c>
 8005eb0:	2a25      	cmp	r2, #37	; 0x25
 8005eb2:	d1f9      	bne.n	8005ea8 <_svfiprintf_r+0x50>
 8005eb4:	ebba 0b04 	subs.w	fp, sl, r4
 8005eb8:	d00b      	beq.n	8005ed2 <_svfiprintf_r+0x7a>
 8005eba:	465b      	mov	r3, fp
 8005ebc:	4622      	mov	r2, r4
 8005ebe:	4629      	mov	r1, r5
 8005ec0:	4638      	mov	r0, r7
 8005ec2:	f7ff ff6d 	bl	8005da0 <__ssputs_r>
 8005ec6:	3001      	adds	r0, #1
 8005ec8:	f000 80aa 	beq.w	8006020 <_svfiprintf_r+0x1c8>
 8005ecc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ece:	445a      	add	r2, fp
 8005ed0:	9209      	str	r2, [sp, #36]	; 0x24
 8005ed2:	f89a 3000 	ldrb.w	r3, [sl]
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f000 80a2 	beq.w	8006020 <_svfiprintf_r+0x1c8>
 8005edc:	2300      	movs	r3, #0
 8005ede:	f04f 32ff 	mov.w	r2, #4294967295
 8005ee2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005ee6:	f10a 0a01 	add.w	sl, sl, #1
 8005eea:	9304      	str	r3, [sp, #16]
 8005eec:	9307      	str	r3, [sp, #28]
 8005eee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005ef2:	931a      	str	r3, [sp, #104]	; 0x68
 8005ef4:	4654      	mov	r4, sl
 8005ef6:	2205      	movs	r2, #5
 8005ef8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005efc:	4851      	ldr	r0, [pc, #324]	; (8006044 <_svfiprintf_r+0x1ec>)
 8005efe:	f7ff fac1 	bl	8005484 <memchr>
 8005f02:	9a04      	ldr	r2, [sp, #16]
 8005f04:	b9d8      	cbnz	r0, 8005f3e <_svfiprintf_r+0xe6>
 8005f06:	06d0      	lsls	r0, r2, #27
 8005f08:	bf44      	itt	mi
 8005f0a:	2320      	movmi	r3, #32
 8005f0c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f10:	0711      	lsls	r1, r2, #28
 8005f12:	bf44      	itt	mi
 8005f14:	232b      	movmi	r3, #43	; 0x2b
 8005f16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005f1a:	f89a 3000 	ldrb.w	r3, [sl]
 8005f1e:	2b2a      	cmp	r3, #42	; 0x2a
 8005f20:	d015      	beq.n	8005f4e <_svfiprintf_r+0xf6>
 8005f22:	4654      	mov	r4, sl
 8005f24:	2000      	movs	r0, #0
 8005f26:	f04f 0c0a 	mov.w	ip, #10
 8005f2a:	9a07      	ldr	r2, [sp, #28]
 8005f2c:	4621      	mov	r1, r4
 8005f2e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005f32:	3b30      	subs	r3, #48	; 0x30
 8005f34:	2b09      	cmp	r3, #9
 8005f36:	d94e      	bls.n	8005fd6 <_svfiprintf_r+0x17e>
 8005f38:	b1b0      	cbz	r0, 8005f68 <_svfiprintf_r+0x110>
 8005f3a:	9207      	str	r2, [sp, #28]
 8005f3c:	e014      	b.n	8005f68 <_svfiprintf_r+0x110>
 8005f3e:	eba0 0308 	sub.w	r3, r0, r8
 8005f42:	fa09 f303 	lsl.w	r3, r9, r3
 8005f46:	4313      	orrs	r3, r2
 8005f48:	46a2      	mov	sl, r4
 8005f4a:	9304      	str	r3, [sp, #16]
 8005f4c:	e7d2      	b.n	8005ef4 <_svfiprintf_r+0x9c>
 8005f4e:	9b03      	ldr	r3, [sp, #12]
 8005f50:	1d19      	adds	r1, r3, #4
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	9103      	str	r1, [sp, #12]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	bfbb      	ittet	lt
 8005f5a:	425b      	neglt	r3, r3
 8005f5c:	f042 0202 	orrlt.w	r2, r2, #2
 8005f60:	9307      	strge	r3, [sp, #28]
 8005f62:	9307      	strlt	r3, [sp, #28]
 8005f64:	bfb8      	it	lt
 8005f66:	9204      	strlt	r2, [sp, #16]
 8005f68:	7823      	ldrb	r3, [r4, #0]
 8005f6a:	2b2e      	cmp	r3, #46	; 0x2e
 8005f6c:	d10c      	bne.n	8005f88 <_svfiprintf_r+0x130>
 8005f6e:	7863      	ldrb	r3, [r4, #1]
 8005f70:	2b2a      	cmp	r3, #42	; 0x2a
 8005f72:	d135      	bne.n	8005fe0 <_svfiprintf_r+0x188>
 8005f74:	9b03      	ldr	r3, [sp, #12]
 8005f76:	3402      	adds	r4, #2
 8005f78:	1d1a      	adds	r2, r3, #4
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	9203      	str	r2, [sp, #12]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	bfb8      	it	lt
 8005f82:	f04f 33ff 	movlt.w	r3, #4294967295
 8005f86:	9305      	str	r3, [sp, #20]
 8005f88:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006048 <_svfiprintf_r+0x1f0>
 8005f8c:	2203      	movs	r2, #3
 8005f8e:	4650      	mov	r0, sl
 8005f90:	7821      	ldrb	r1, [r4, #0]
 8005f92:	f7ff fa77 	bl	8005484 <memchr>
 8005f96:	b140      	cbz	r0, 8005faa <_svfiprintf_r+0x152>
 8005f98:	2340      	movs	r3, #64	; 0x40
 8005f9a:	eba0 000a 	sub.w	r0, r0, sl
 8005f9e:	fa03 f000 	lsl.w	r0, r3, r0
 8005fa2:	9b04      	ldr	r3, [sp, #16]
 8005fa4:	3401      	adds	r4, #1
 8005fa6:	4303      	orrs	r3, r0
 8005fa8:	9304      	str	r3, [sp, #16]
 8005faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fae:	2206      	movs	r2, #6
 8005fb0:	4826      	ldr	r0, [pc, #152]	; (800604c <_svfiprintf_r+0x1f4>)
 8005fb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005fb6:	f7ff fa65 	bl	8005484 <memchr>
 8005fba:	2800      	cmp	r0, #0
 8005fbc:	d038      	beq.n	8006030 <_svfiprintf_r+0x1d8>
 8005fbe:	4b24      	ldr	r3, [pc, #144]	; (8006050 <_svfiprintf_r+0x1f8>)
 8005fc0:	bb1b      	cbnz	r3, 800600a <_svfiprintf_r+0x1b2>
 8005fc2:	9b03      	ldr	r3, [sp, #12]
 8005fc4:	3307      	adds	r3, #7
 8005fc6:	f023 0307 	bic.w	r3, r3, #7
 8005fca:	3308      	adds	r3, #8
 8005fcc:	9303      	str	r3, [sp, #12]
 8005fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005fd0:	4433      	add	r3, r6
 8005fd2:	9309      	str	r3, [sp, #36]	; 0x24
 8005fd4:	e767      	b.n	8005ea6 <_svfiprintf_r+0x4e>
 8005fd6:	460c      	mov	r4, r1
 8005fd8:	2001      	movs	r0, #1
 8005fda:	fb0c 3202 	mla	r2, ip, r2, r3
 8005fde:	e7a5      	b.n	8005f2c <_svfiprintf_r+0xd4>
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	f04f 0c0a 	mov.w	ip, #10
 8005fe6:	4619      	mov	r1, r3
 8005fe8:	3401      	adds	r4, #1
 8005fea:	9305      	str	r3, [sp, #20]
 8005fec:	4620      	mov	r0, r4
 8005fee:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ff2:	3a30      	subs	r2, #48	; 0x30
 8005ff4:	2a09      	cmp	r2, #9
 8005ff6:	d903      	bls.n	8006000 <_svfiprintf_r+0x1a8>
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d0c5      	beq.n	8005f88 <_svfiprintf_r+0x130>
 8005ffc:	9105      	str	r1, [sp, #20]
 8005ffe:	e7c3      	b.n	8005f88 <_svfiprintf_r+0x130>
 8006000:	4604      	mov	r4, r0
 8006002:	2301      	movs	r3, #1
 8006004:	fb0c 2101 	mla	r1, ip, r1, r2
 8006008:	e7f0      	b.n	8005fec <_svfiprintf_r+0x194>
 800600a:	ab03      	add	r3, sp, #12
 800600c:	9300      	str	r3, [sp, #0]
 800600e:	462a      	mov	r2, r5
 8006010:	4638      	mov	r0, r7
 8006012:	4b10      	ldr	r3, [pc, #64]	; (8006054 <_svfiprintf_r+0x1fc>)
 8006014:	a904      	add	r1, sp, #16
 8006016:	f7fd ffb7 	bl	8003f88 <_printf_float>
 800601a:	1c42      	adds	r2, r0, #1
 800601c:	4606      	mov	r6, r0
 800601e:	d1d6      	bne.n	8005fce <_svfiprintf_r+0x176>
 8006020:	89ab      	ldrh	r3, [r5, #12]
 8006022:	065b      	lsls	r3, r3, #25
 8006024:	f53f af2c 	bmi.w	8005e80 <_svfiprintf_r+0x28>
 8006028:	9809      	ldr	r0, [sp, #36]	; 0x24
 800602a:	b01d      	add	sp, #116	; 0x74
 800602c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006030:	ab03      	add	r3, sp, #12
 8006032:	9300      	str	r3, [sp, #0]
 8006034:	462a      	mov	r2, r5
 8006036:	4638      	mov	r0, r7
 8006038:	4b06      	ldr	r3, [pc, #24]	; (8006054 <_svfiprintf_r+0x1fc>)
 800603a:	a904      	add	r1, sp, #16
 800603c:	f7fe fa40 	bl	80044c0 <_printf_i>
 8006040:	e7eb      	b.n	800601a <_svfiprintf_r+0x1c2>
 8006042:	bf00      	nop
 8006044:	08006ebc 	.word	0x08006ebc
 8006048:	08006ec2 	.word	0x08006ec2
 800604c:	08006ec6 	.word	0x08006ec6
 8006050:	08003f89 	.word	0x08003f89
 8006054:	08005da1 	.word	0x08005da1

08006058 <_sbrk_r>:
 8006058:	b538      	push	{r3, r4, r5, lr}
 800605a:	2300      	movs	r3, #0
 800605c:	4d05      	ldr	r5, [pc, #20]	; (8006074 <_sbrk_r+0x1c>)
 800605e:	4604      	mov	r4, r0
 8006060:	4608      	mov	r0, r1
 8006062:	602b      	str	r3, [r5, #0]
 8006064:	f7fc f840 	bl	80020e8 <_sbrk>
 8006068:	1c43      	adds	r3, r0, #1
 800606a:	d102      	bne.n	8006072 <_sbrk_r+0x1a>
 800606c:	682b      	ldr	r3, [r5, #0]
 800606e:	b103      	cbz	r3, 8006072 <_sbrk_r+0x1a>
 8006070:	6023      	str	r3, [r4, #0]
 8006072:	bd38      	pop	{r3, r4, r5, pc}
 8006074:	20000464 	.word	0x20000464

08006078 <__assert_func>:
 8006078:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800607a:	4614      	mov	r4, r2
 800607c:	461a      	mov	r2, r3
 800607e:	4b09      	ldr	r3, [pc, #36]	; (80060a4 <__assert_func+0x2c>)
 8006080:	4605      	mov	r5, r0
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	68d8      	ldr	r0, [r3, #12]
 8006086:	b14c      	cbz	r4, 800609c <__assert_func+0x24>
 8006088:	4b07      	ldr	r3, [pc, #28]	; (80060a8 <__assert_func+0x30>)
 800608a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800608e:	9100      	str	r1, [sp, #0]
 8006090:	462b      	mov	r3, r5
 8006092:	4906      	ldr	r1, [pc, #24]	; (80060ac <__assert_func+0x34>)
 8006094:	f000 f80e 	bl	80060b4 <fiprintf>
 8006098:	f000 faaa 	bl	80065f0 <abort>
 800609c:	4b04      	ldr	r3, [pc, #16]	; (80060b0 <__assert_func+0x38>)
 800609e:	461c      	mov	r4, r3
 80060a0:	e7f3      	b.n	800608a <__assert_func+0x12>
 80060a2:	bf00      	nop
 80060a4:	20000020 	.word	0x20000020
 80060a8:	08006ecd 	.word	0x08006ecd
 80060ac:	08006eda 	.word	0x08006eda
 80060b0:	08006f08 	.word	0x08006f08

080060b4 <fiprintf>:
 80060b4:	b40e      	push	{r1, r2, r3}
 80060b6:	b503      	push	{r0, r1, lr}
 80060b8:	4601      	mov	r1, r0
 80060ba:	ab03      	add	r3, sp, #12
 80060bc:	4805      	ldr	r0, [pc, #20]	; (80060d4 <fiprintf+0x20>)
 80060be:	f853 2b04 	ldr.w	r2, [r3], #4
 80060c2:	6800      	ldr	r0, [r0, #0]
 80060c4:	9301      	str	r3, [sp, #4]
 80060c6:	f000 f895 	bl	80061f4 <_vfiprintf_r>
 80060ca:	b002      	add	sp, #8
 80060cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80060d0:	b003      	add	sp, #12
 80060d2:	4770      	bx	lr
 80060d4:	20000020 	.word	0x20000020

080060d8 <__ascii_mbtowc>:
 80060d8:	b082      	sub	sp, #8
 80060da:	b901      	cbnz	r1, 80060de <__ascii_mbtowc+0x6>
 80060dc:	a901      	add	r1, sp, #4
 80060de:	b142      	cbz	r2, 80060f2 <__ascii_mbtowc+0x1a>
 80060e0:	b14b      	cbz	r3, 80060f6 <__ascii_mbtowc+0x1e>
 80060e2:	7813      	ldrb	r3, [r2, #0]
 80060e4:	600b      	str	r3, [r1, #0]
 80060e6:	7812      	ldrb	r2, [r2, #0]
 80060e8:	1e10      	subs	r0, r2, #0
 80060ea:	bf18      	it	ne
 80060ec:	2001      	movne	r0, #1
 80060ee:	b002      	add	sp, #8
 80060f0:	4770      	bx	lr
 80060f2:	4610      	mov	r0, r2
 80060f4:	e7fb      	b.n	80060ee <__ascii_mbtowc+0x16>
 80060f6:	f06f 0001 	mvn.w	r0, #1
 80060fa:	e7f8      	b.n	80060ee <__ascii_mbtowc+0x16>

080060fc <memmove>:
 80060fc:	4288      	cmp	r0, r1
 80060fe:	b510      	push	{r4, lr}
 8006100:	eb01 0402 	add.w	r4, r1, r2
 8006104:	d902      	bls.n	800610c <memmove+0x10>
 8006106:	4284      	cmp	r4, r0
 8006108:	4623      	mov	r3, r4
 800610a:	d807      	bhi.n	800611c <memmove+0x20>
 800610c:	1e43      	subs	r3, r0, #1
 800610e:	42a1      	cmp	r1, r4
 8006110:	d008      	beq.n	8006124 <memmove+0x28>
 8006112:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006116:	f803 2f01 	strb.w	r2, [r3, #1]!
 800611a:	e7f8      	b.n	800610e <memmove+0x12>
 800611c:	4601      	mov	r1, r0
 800611e:	4402      	add	r2, r0
 8006120:	428a      	cmp	r2, r1
 8006122:	d100      	bne.n	8006126 <memmove+0x2a>
 8006124:	bd10      	pop	{r4, pc}
 8006126:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800612a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800612e:	e7f7      	b.n	8006120 <memmove+0x24>

08006130 <__malloc_lock>:
 8006130:	4801      	ldr	r0, [pc, #4]	; (8006138 <__malloc_lock+0x8>)
 8006132:	f000 bc19 	b.w	8006968 <__retarget_lock_acquire_recursive>
 8006136:	bf00      	nop
 8006138:	20000468 	.word	0x20000468

0800613c <__malloc_unlock>:
 800613c:	4801      	ldr	r0, [pc, #4]	; (8006144 <__malloc_unlock+0x8>)
 800613e:	f000 bc14 	b.w	800696a <__retarget_lock_release_recursive>
 8006142:	bf00      	nop
 8006144:	20000468 	.word	0x20000468

08006148 <_realloc_r>:
 8006148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800614c:	4680      	mov	r8, r0
 800614e:	4614      	mov	r4, r2
 8006150:	460e      	mov	r6, r1
 8006152:	b921      	cbnz	r1, 800615e <_realloc_r+0x16>
 8006154:	4611      	mov	r1, r2
 8006156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800615a:	f7ff bdad 	b.w	8005cb8 <_malloc_r>
 800615e:	b92a      	cbnz	r2, 800616c <_realloc_r+0x24>
 8006160:	f7ff fd42 	bl	8005be8 <_free_r>
 8006164:	4625      	mov	r5, r4
 8006166:	4628      	mov	r0, r5
 8006168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800616c:	f000 fc64 	bl	8006a38 <_malloc_usable_size_r>
 8006170:	4284      	cmp	r4, r0
 8006172:	4607      	mov	r7, r0
 8006174:	d802      	bhi.n	800617c <_realloc_r+0x34>
 8006176:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800617a:	d812      	bhi.n	80061a2 <_realloc_r+0x5a>
 800617c:	4621      	mov	r1, r4
 800617e:	4640      	mov	r0, r8
 8006180:	f7ff fd9a 	bl	8005cb8 <_malloc_r>
 8006184:	4605      	mov	r5, r0
 8006186:	2800      	cmp	r0, #0
 8006188:	d0ed      	beq.n	8006166 <_realloc_r+0x1e>
 800618a:	42bc      	cmp	r4, r7
 800618c:	4622      	mov	r2, r4
 800618e:	4631      	mov	r1, r6
 8006190:	bf28      	it	cs
 8006192:	463a      	movcs	r2, r7
 8006194:	f7ff f984 	bl	80054a0 <memcpy>
 8006198:	4631      	mov	r1, r6
 800619a:	4640      	mov	r0, r8
 800619c:	f7ff fd24 	bl	8005be8 <_free_r>
 80061a0:	e7e1      	b.n	8006166 <_realloc_r+0x1e>
 80061a2:	4635      	mov	r5, r6
 80061a4:	e7df      	b.n	8006166 <_realloc_r+0x1e>

080061a6 <__sfputc_r>:
 80061a6:	6893      	ldr	r3, [r2, #8]
 80061a8:	b410      	push	{r4}
 80061aa:	3b01      	subs	r3, #1
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	6093      	str	r3, [r2, #8]
 80061b0:	da07      	bge.n	80061c2 <__sfputc_r+0x1c>
 80061b2:	6994      	ldr	r4, [r2, #24]
 80061b4:	42a3      	cmp	r3, r4
 80061b6:	db01      	blt.n	80061bc <__sfputc_r+0x16>
 80061b8:	290a      	cmp	r1, #10
 80061ba:	d102      	bne.n	80061c2 <__sfputc_r+0x1c>
 80061bc:	bc10      	pop	{r4}
 80061be:	f000 b949 	b.w	8006454 <__swbuf_r>
 80061c2:	6813      	ldr	r3, [r2, #0]
 80061c4:	1c58      	adds	r0, r3, #1
 80061c6:	6010      	str	r0, [r2, #0]
 80061c8:	7019      	strb	r1, [r3, #0]
 80061ca:	4608      	mov	r0, r1
 80061cc:	bc10      	pop	{r4}
 80061ce:	4770      	bx	lr

080061d0 <__sfputs_r>:
 80061d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d2:	4606      	mov	r6, r0
 80061d4:	460f      	mov	r7, r1
 80061d6:	4614      	mov	r4, r2
 80061d8:	18d5      	adds	r5, r2, r3
 80061da:	42ac      	cmp	r4, r5
 80061dc:	d101      	bne.n	80061e2 <__sfputs_r+0x12>
 80061de:	2000      	movs	r0, #0
 80061e0:	e007      	b.n	80061f2 <__sfputs_r+0x22>
 80061e2:	463a      	mov	r2, r7
 80061e4:	4630      	mov	r0, r6
 80061e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061ea:	f7ff ffdc 	bl	80061a6 <__sfputc_r>
 80061ee:	1c43      	adds	r3, r0, #1
 80061f0:	d1f3      	bne.n	80061da <__sfputs_r+0xa>
 80061f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080061f4 <_vfiprintf_r>:
 80061f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f8:	460d      	mov	r5, r1
 80061fa:	4614      	mov	r4, r2
 80061fc:	4698      	mov	r8, r3
 80061fe:	4606      	mov	r6, r0
 8006200:	b09d      	sub	sp, #116	; 0x74
 8006202:	b118      	cbz	r0, 800620c <_vfiprintf_r+0x18>
 8006204:	6983      	ldr	r3, [r0, #24]
 8006206:	b90b      	cbnz	r3, 800620c <_vfiprintf_r+0x18>
 8006208:	f000 fb10 	bl	800682c <__sinit>
 800620c:	4b89      	ldr	r3, [pc, #548]	; (8006434 <_vfiprintf_r+0x240>)
 800620e:	429d      	cmp	r5, r3
 8006210:	d11b      	bne.n	800624a <_vfiprintf_r+0x56>
 8006212:	6875      	ldr	r5, [r6, #4]
 8006214:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006216:	07d9      	lsls	r1, r3, #31
 8006218:	d405      	bmi.n	8006226 <_vfiprintf_r+0x32>
 800621a:	89ab      	ldrh	r3, [r5, #12]
 800621c:	059a      	lsls	r2, r3, #22
 800621e:	d402      	bmi.n	8006226 <_vfiprintf_r+0x32>
 8006220:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006222:	f000 fba1 	bl	8006968 <__retarget_lock_acquire_recursive>
 8006226:	89ab      	ldrh	r3, [r5, #12]
 8006228:	071b      	lsls	r3, r3, #28
 800622a:	d501      	bpl.n	8006230 <_vfiprintf_r+0x3c>
 800622c:	692b      	ldr	r3, [r5, #16]
 800622e:	b9eb      	cbnz	r3, 800626c <_vfiprintf_r+0x78>
 8006230:	4629      	mov	r1, r5
 8006232:	4630      	mov	r0, r6
 8006234:	f000 f96e 	bl	8006514 <__swsetup_r>
 8006238:	b1c0      	cbz	r0, 800626c <_vfiprintf_r+0x78>
 800623a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800623c:	07dc      	lsls	r4, r3, #31
 800623e:	d50e      	bpl.n	800625e <_vfiprintf_r+0x6a>
 8006240:	f04f 30ff 	mov.w	r0, #4294967295
 8006244:	b01d      	add	sp, #116	; 0x74
 8006246:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800624a:	4b7b      	ldr	r3, [pc, #492]	; (8006438 <_vfiprintf_r+0x244>)
 800624c:	429d      	cmp	r5, r3
 800624e:	d101      	bne.n	8006254 <_vfiprintf_r+0x60>
 8006250:	68b5      	ldr	r5, [r6, #8]
 8006252:	e7df      	b.n	8006214 <_vfiprintf_r+0x20>
 8006254:	4b79      	ldr	r3, [pc, #484]	; (800643c <_vfiprintf_r+0x248>)
 8006256:	429d      	cmp	r5, r3
 8006258:	bf08      	it	eq
 800625a:	68f5      	ldreq	r5, [r6, #12]
 800625c:	e7da      	b.n	8006214 <_vfiprintf_r+0x20>
 800625e:	89ab      	ldrh	r3, [r5, #12]
 8006260:	0598      	lsls	r0, r3, #22
 8006262:	d4ed      	bmi.n	8006240 <_vfiprintf_r+0x4c>
 8006264:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006266:	f000 fb80 	bl	800696a <__retarget_lock_release_recursive>
 800626a:	e7e9      	b.n	8006240 <_vfiprintf_r+0x4c>
 800626c:	2300      	movs	r3, #0
 800626e:	9309      	str	r3, [sp, #36]	; 0x24
 8006270:	2320      	movs	r3, #32
 8006272:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006276:	2330      	movs	r3, #48	; 0x30
 8006278:	f04f 0901 	mov.w	r9, #1
 800627c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006280:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006440 <_vfiprintf_r+0x24c>
 8006284:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006288:	4623      	mov	r3, r4
 800628a:	469a      	mov	sl, r3
 800628c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006290:	b10a      	cbz	r2, 8006296 <_vfiprintf_r+0xa2>
 8006292:	2a25      	cmp	r2, #37	; 0x25
 8006294:	d1f9      	bne.n	800628a <_vfiprintf_r+0x96>
 8006296:	ebba 0b04 	subs.w	fp, sl, r4
 800629a:	d00b      	beq.n	80062b4 <_vfiprintf_r+0xc0>
 800629c:	465b      	mov	r3, fp
 800629e:	4622      	mov	r2, r4
 80062a0:	4629      	mov	r1, r5
 80062a2:	4630      	mov	r0, r6
 80062a4:	f7ff ff94 	bl	80061d0 <__sfputs_r>
 80062a8:	3001      	adds	r0, #1
 80062aa:	f000 80aa 	beq.w	8006402 <_vfiprintf_r+0x20e>
 80062ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80062b0:	445a      	add	r2, fp
 80062b2:	9209      	str	r2, [sp, #36]	; 0x24
 80062b4:	f89a 3000 	ldrb.w	r3, [sl]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	f000 80a2 	beq.w	8006402 <_vfiprintf_r+0x20e>
 80062be:	2300      	movs	r3, #0
 80062c0:	f04f 32ff 	mov.w	r2, #4294967295
 80062c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062c8:	f10a 0a01 	add.w	sl, sl, #1
 80062cc:	9304      	str	r3, [sp, #16]
 80062ce:	9307      	str	r3, [sp, #28]
 80062d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062d4:	931a      	str	r3, [sp, #104]	; 0x68
 80062d6:	4654      	mov	r4, sl
 80062d8:	2205      	movs	r2, #5
 80062da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062de:	4858      	ldr	r0, [pc, #352]	; (8006440 <_vfiprintf_r+0x24c>)
 80062e0:	f7ff f8d0 	bl	8005484 <memchr>
 80062e4:	9a04      	ldr	r2, [sp, #16]
 80062e6:	b9d8      	cbnz	r0, 8006320 <_vfiprintf_r+0x12c>
 80062e8:	06d1      	lsls	r1, r2, #27
 80062ea:	bf44      	itt	mi
 80062ec:	2320      	movmi	r3, #32
 80062ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062f2:	0713      	lsls	r3, r2, #28
 80062f4:	bf44      	itt	mi
 80062f6:	232b      	movmi	r3, #43	; 0x2b
 80062f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006300:	2b2a      	cmp	r3, #42	; 0x2a
 8006302:	d015      	beq.n	8006330 <_vfiprintf_r+0x13c>
 8006304:	4654      	mov	r4, sl
 8006306:	2000      	movs	r0, #0
 8006308:	f04f 0c0a 	mov.w	ip, #10
 800630c:	9a07      	ldr	r2, [sp, #28]
 800630e:	4621      	mov	r1, r4
 8006310:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006314:	3b30      	subs	r3, #48	; 0x30
 8006316:	2b09      	cmp	r3, #9
 8006318:	d94e      	bls.n	80063b8 <_vfiprintf_r+0x1c4>
 800631a:	b1b0      	cbz	r0, 800634a <_vfiprintf_r+0x156>
 800631c:	9207      	str	r2, [sp, #28]
 800631e:	e014      	b.n	800634a <_vfiprintf_r+0x156>
 8006320:	eba0 0308 	sub.w	r3, r0, r8
 8006324:	fa09 f303 	lsl.w	r3, r9, r3
 8006328:	4313      	orrs	r3, r2
 800632a:	46a2      	mov	sl, r4
 800632c:	9304      	str	r3, [sp, #16]
 800632e:	e7d2      	b.n	80062d6 <_vfiprintf_r+0xe2>
 8006330:	9b03      	ldr	r3, [sp, #12]
 8006332:	1d19      	adds	r1, r3, #4
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	9103      	str	r1, [sp, #12]
 8006338:	2b00      	cmp	r3, #0
 800633a:	bfbb      	ittet	lt
 800633c:	425b      	neglt	r3, r3
 800633e:	f042 0202 	orrlt.w	r2, r2, #2
 8006342:	9307      	strge	r3, [sp, #28]
 8006344:	9307      	strlt	r3, [sp, #28]
 8006346:	bfb8      	it	lt
 8006348:	9204      	strlt	r2, [sp, #16]
 800634a:	7823      	ldrb	r3, [r4, #0]
 800634c:	2b2e      	cmp	r3, #46	; 0x2e
 800634e:	d10c      	bne.n	800636a <_vfiprintf_r+0x176>
 8006350:	7863      	ldrb	r3, [r4, #1]
 8006352:	2b2a      	cmp	r3, #42	; 0x2a
 8006354:	d135      	bne.n	80063c2 <_vfiprintf_r+0x1ce>
 8006356:	9b03      	ldr	r3, [sp, #12]
 8006358:	3402      	adds	r4, #2
 800635a:	1d1a      	adds	r2, r3, #4
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	9203      	str	r2, [sp, #12]
 8006360:	2b00      	cmp	r3, #0
 8006362:	bfb8      	it	lt
 8006364:	f04f 33ff 	movlt.w	r3, #4294967295
 8006368:	9305      	str	r3, [sp, #20]
 800636a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006444 <_vfiprintf_r+0x250>
 800636e:	2203      	movs	r2, #3
 8006370:	4650      	mov	r0, sl
 8006372:	7821      	ldrb	r1, [r4, #0]
 8006374:	f7ff f886 	bl	8005484 <memchr>
 8006378:	b140      	cbz	r0, 800638c <_vfiprintf_r+0x198>
 800637a:	2340      	movs	r3, #64	; 0x40
 800637c:	eba0 000a 	sub.w	r0, r0, sl
 8006380:	fa03 f000 	lsl.w	r0, r3, r0
 8006384:	9b04      	ldr	r3, [sp, #16]
 8006386:	3401      	adds	r4, #1
 8006388:	4303      	orrs	r3, r0
 800638a:	9304      	str	r3, [sp, #16]
 800638c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006390:	2206      	movs	r2, #6
 8006392:	482d      	ldr	r0, [pc, #180]	; (8006448 <_vfiprintf_r+0x254>)
 8006394:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006398:	f7ff f874 	bl	8005484 <memchr>
 800639c:	2800      	cmp	r0, #0
 800639e:	d03f      	beq.n	8006420 <_vfiprintf_r+0x22c>
 80063a0:	4b2a      	ldr	r3, [pc, #168]	; (800644c <_vfiprintf_r+0x258>)
 80063a2:	bb1b      	cbnz	r3, 80063ec <_vfiprintf_r+0x1f8>
 80063a4:	9b03      	ldr	r3, [sp, #12]
 80063a6:	3307      	adds	r3, #7
 80063a8:	f023 0307 	bic.w	r3, r3, #7
 80063ac:	3308      	adds	r3, #8
 80063ae:	9303      	str	r3, [sp, #12]
 80063b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063b2:	443b      	add	r3, r7
 80063b4:	9309      	str	r3, [sp, #36]	; 0x24
 80063b6:	e767      	b.n	8006288 <_vfiprintf_r+0x94>
 80063b8:	460c      	mov	r4, r1
 80063ba:	2001      	movs	r0, #1
 80063bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80063c0:	e7a5      	b.n	800630e <_vfiprintf_r+0x11a>
 80063c2:	2300      	movs	r3, #0
 80063c4:	f04f 0c0a 	mov.w	ip, #10
 80063c8:	4619      	mov	r1, r3
 80063ca:	3401      	adds	r4, #1
 80063cc:	9305      	str	r3, [sp, #20]
 80063ce:	4620      	mov	r0, r4
 80063d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063d4:	3a30      	subs	r2, #48	; 0x30
 80063d6:	2a09      	cmp	r2, #9
 80063d8:	d903      	bls.n	80063e2 <_vfiprintf_r+0x1ee>
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d0c5      	beq.n	800636a <_vfiprintf_r+0x176>
 80063de:	9105      	str	r1, [sp, #20]
 80063e0:	e7c3      	b.n	800636a <_vfiprintf_r+0x176>
 80063e2:	4604      	mov	r4, r0
 80063e4:	2301      	movs	r3, #1
 80063e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80063ea:	e7f0      	b.n	80063ce <_vfiprintf_r+0x1da>
 80063ec:	ab03      	add	r3, sp, #12
 80063ee:	9300      	str	r3, [sp, #0]
 80063f0:	462a      	mov	r2, r5
 80063f2:	4630      	mov	r0, r6
 80063f4:	4b16      	ldr	r3, [pc, #88]	; (8006450 <_vfiprintf_r+0x25c>)
 80063f6:	a904      	add	r1, sp, #16
 80063f8:	f7fd fdc6 	bl	8003f88 <_printf_float>
 80063fc:	4607      	mov	r7, r0
 80063fe:	1c78      	adds	r0, r7, #1
 8006400:	d1d6      	bne.n	80063b0 <_vfiprintf_r+0x1bc>
 8006402:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006404:	07d9      	lsls	r1, r3, #31
 8006406:	d405      	bmi.n	8006414 <_vfiprintf_r+0x220>
 8006408:	89ab      	ldrh	r3, [r5, #12]
 800640a:	059a      	lsls	r2, r3, #22
 800640c:	d402      	bmi.n	8006414 <_vfiprintf_r+0x220>
 800640e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006410:	f000 faab 	bl	800696a <__retarget_lock_release_recursive>
 8006414:	89ab      	ldrh	r3, [r5, #12]
 8006416:	065b      	lsls	r3, r3, #25
 8006418:	f53f af12 	bmi.w	8006240 <_vfiprintf_r+0x4c>
 800641c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800641e:	e711      	b.n	8006244 <_vfiprintf_r+0x50>
 8006420:	ab03      	add	r3, sp, #12
 8006422:	9300      	str	r3, [sp, #0]
 8006424:	462a      	mov	r2, r5
 8006426:	4630      	mov	r0, r6
 8006428:	4b09      	ldr	r3, [pc, #36]	; (8006450 <_vfiprintf_r+0x25c>)
 800642a:	a904      	add	r1, sp, #16
 800642c:	f7fe f848 	bl	80044c0 <_printf_i>
 8006430:	e7e4      	b.n	80063fc <_vfiprintf_r+0x208>
 8006432:	bf00      	nop
 8006434:	08007034 	.word	0x08007034
 8006438:	08007054 	.word	0x08007054
 800643c:	08007014 	.word	0x08007014
 8006440:	08006ebc 	.word	0x08006ebc
 8006444:	08006ec2 	.word	0x08006ec2
 8006448:	08006ec6 	.word	0x08006ec6
 800644c:	08003f89 	.word	0x08003f89
 8006450:	080061d1 	.word	0x080061d1

08006454 <__swbuf_r>:
 8006454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006456:	460e      	mov	r6, r1
 8006458:	4614      	mov	r4, r2
 800645a:	4605      	mov	r5, r0
 800645c:	b118      	cbz	r0, 8006466 <__swbuf_r+0x12>
 800645e:	6983      	ldr	r3, [r0, #24]
 8006460:	b90b      	cbnz	r3, 8006466 <__swbuf_r+0x12>
 8006462:	f000 f9e3 	bl	800682c <__sinit>
 8006466:	4b21      	ldr	r3, [pc, #132]	; (80064ec <__swbuf_r+0x98>)
 8006468:	429c      	cmp	r4, r3
 800646a:	d12b      	bne.n	80064c4 <__swbuf_r+0x70>
 800646c:	686c      	ldr	r4, [r5, #4]
 800646e:	69a3      	ldr	r3, [r4, #24]
 8006470:	60a3      	str	r3, [r4, #8]
 8006472:	89a3      	ldrh	r3, [r4, #12]
 8006474:	071a      	lsls	r2, r3, #28
 8006476:	d52f      	bpl.n	80064d8 <__swbuf_r+0x84>
 8006478:	6923      	ldr	r3, [r4, #16]
 800647a:	b36b      	cbz	r3, 80064d8 <__swbuf_r+0x84>
 800647c:	6923      	ldr	r3, [r4, #16]
 800647e:	6820      	ldr	r0, [r4, #0]
 8006480:	b2f6      	uxtb	r6, r6
 8006482:	1ac0      	subs	r0, r0, r3
 8006484:	6963      	ldr	r3, [r4, #20]
 8006486:	4637      	mov	r7, r6
 8006488:	4283      	cmp	r3, r0
 800648a:	dc04      	bgt.n	8006496 <__swbuf_r+0x42>
 800648c:	4621      	mov	r1, r4
 800648e:	4628      	mov	r0, r5
 8006490:	f000 f938 	bl	8006704 <_fflush_r>
 8006494:	bb30      	cbnz	r0, 80064e4 <__swbuf_r+0x90>
 8006496:	68a3      	ldr	r3, [r4, #8]
 8006498:	3001      	adds	r0, #1
 800649a:	3b01      	subs	r3, #1
 800649c:	60a3      	str	r3, [r4, #8]
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	1c5a      	adds	r2, r3, #1
 80064a2:	6022      	str	r2, [r4, #0]
 80064a4:	701e      	strb	r6, [r3, #0]
 80064a6:	6963      	ldr	r3, [r4, #20]
 80064a8:	4283      	cmp	r3, r0
 80064aa:	d004      	beq.n	80064b6 <__swbuf_r+0x62>
 80064ac:	89a3      	ldrh	r3, [r4, #12]
 80064ae:	07db      	lsls	r3, r3, #31
 80064b0:	d506      	bpl.n	80064c0 <__swbuf_r+0x6c>
 80064b2:	2e0a      	cmp	r6, #10
 80064b4:	d104      	bne.n	80064c0 <__swbuf_r+0x6c>
 80064b6:	4621      	mov	r1, r4
 80064b8:	4628      	mov	r0, r5
 80064ba:	f000 f923 	bl	8006704 <_fflush_r>
 80064be:	b988      	cbnz	r0, 80064e4 <__swbuf_r+0x90>
 80064c0:	4638      	mov	r0, r7
 80064c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064c4:	4b0a      	ldr	r3, [pc, #40]	; (80064f0 <__swbuf_r+0x9c>)
 80064c6:	429c      	cmp	r4, r3
 80064c8:	d101      	bne.n	80064ce <__swbuf_r+0x7a>
 80064ca:	68ac      	ldr	r4, [r5, #8]
 80064cc:	e7cf      	b.n	800646e <__swbuf_r+0x1a>
 80064ce:	4b09      	ldr	r3, [pc, #36]	; (80064f4 <__swbuf_r+0xa0>)
 80064d0:	429c      	cmp	r4, r3
 80064d2:	bf08      	it	eq
 80064d4:	68ec      	ldreq	r4, [r5, #12]
 80064d6:	e7ca      	b.n	800646e <__swbuf_r+0x1a>
 80064d8:	4621      	mov	r1, r4
 80064da:	4628      	mov	r0, r5
 80064dc:	f000 f81a 	bl	8006514 <__swsetup_r>
 80064e0:	2800      	cmp	r0, #0
 80064e2:	d0cb      	beq.n	800647c <__swbuf_r+0x28>
 80064e4:	f04f 37ff 	mov.w	r7, #4294967295
 80064e8:	e7ea      	b.n	80064c0 <__swbuf_r+0x6c>
 80064ea:	bf00      	nop
 80064ec:	08007034 	.word	0x08007034
 80064f0:	08007054 	.word	0x08007054
 80064f4:	08007014 	.word	0x08007014

080064f8 <__ascii_wctomb>:
 80064f8:	4603      	mov	r3, r0
 80064fa:	4608      	mov	r0, r1
 80064fc:	b141      	cbz	r1, 8006510 <__ascii_wctomb+0x18>
 80064fe:	2aff      	cmp	r2, #255	; 0xff
 8006500:	d904      	bls.n	800650c <__ascii_wctomb+0x14>
 8006502:	228a      	movs	r2, #138	; 0x8a
 8006504:	f04f 30ff 	mov.w	r0, #4294967295
 8006508:	601a      	str	r2, [r3, #0]
 800650a:	4770      	bx	lr
 800650c:	2001      	movs	r0, #1
 800650e:	700a      	strb	r2, [r1, #0]
 8006510:	4770      	bx	lr
	...

08006514 <__swsetup_r>:
 8006514:	4b32      	ldr	r3, [pc, #200]	; (80065e0 <__swsetup_r+0xcc>)
 8006516:	b570      	push	{r4, r5, r6, lr}
 8006518:	681d      	ldr	r5, [r3, #0]
 800651a:	4606      	mov	r6, r0
 800651c:	460c      	mov	r4, r1
 800651e:	b125      	cbz	r5, 800652a <__swsetup_r+0x16>
 8006520:	69ab      	ldr	r3, [r5, #24]
 8006522:	b913      	cbnz	r3, 800652a <__swsetup_r+0x16>
 8006524:	4628      	mov	r0, r5
 8006526:	f000 f981 	bl	800682c <__sinit>
 800652a:	4b2e      	ldr	r3, [pc, #184]	; (80065e4 <__swsetup_r+0xd0>)
 800652c:	429c      	cmp	r4, r3
 800652e:	d10f      	bne.n	8006550 <__swsetup_r+0x3c>
 8006530:	686c      	ldr	r4, [r5, #4]
 8006532:	89a3      	ldrh	r3, [r4, #12]
 8006534:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006538:	0719      	lsls	r1, r3, #28
 800653a:	d42c      	bmi.n	8006596 <__swsetup_r+0x82>
 800653c:	06dd      	lsls	r5, r3, #27
 800653e:	d411      	bmi.n	8006564 <__swsetup_r+0x50>
 8006540:	2309      	movs	r3, #9
 8006542:	6033      	str	r3, [r6, #0]
 8006544:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006548:	f04f 30ff 	mov.w	r0, #4294967295
 800654c:	81a3      	strh	r3, [r4, #12]
 800654e:	e03e      	b.n	80065ce <__swsetup_r+0xba>
 8006550:	4b25      	ldr	r3, [pc, #148]	; (80065e8 <__swsetup_r+0xd4>)
 8006552:	429c      	cmp	r4, r3
 8006554:	d101      	bne.n	800655a <__swsetup_r+0x46>
 8006556:	68ac      	ldr	r4, [r5, #8]
 8006558:	e7eb      	b.n	8006532 <__swsetup_r+0x1e>
 800655a:	4b24      	ldr	r3, [pc, #144]	; (80065ec <__swsetup_r+0xd8>)
 800655c:	429c      	cmp	r4, r3
 800655e:	bf08      	it	eq
 8006560:	68ec      	ldreq	r4, [r5, #12]
 8006562:	e7e6      	b.n	8006532 <__swsetup_r+0x1e>
 8006564:	0758      	lsls	r0, r3, #29
 8006566:	d512      	bpl.n	800658e <__swsetup_r+0x7a>
 8006568:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800656a:	b141      	cbz	r1, 800657e <__swsetup_r+0x6a>
 800656c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006570:	4299      	cmp	r1, r3
 8006572:	d002      	beq.n	800657a <__swsetup_r+0x66>
 8006574:	4630      	mov	r0, r6
 8006576:	f7ff fb37 	bl	8005be8 <_free_r>
 800657a:	2300      	movs	r3, #0
 800657c:	6363      	str	r3, [r4, #52]	; 0x34
 800657e:	89a3      	ldrh	r3, [r4, #12]
 8006580:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006584:	81a3      	strh	r3, [r4, #12]
 8006586:	2300      	movs	r3, #0
 8006588:	6063      	str	r3, [r4, #4]
 800658a:	6923      	ldr	r3, [r4, #16]
 800658c:	6023      	str	r3, [r4, #0]
 800658e:	89a3      	ldrh	r3, [r4, #12]
 8006590:	f043 0308 	orr.w	r3, r3, #8
 8006594:	81a3      	strh	r3, [r4, #12]
 8006596:	6923      	ldr	r3, [r4, #16]
 8006598:	b94b      	cbnz	r3, 80065ae <__swsetup_r+0x9a>
 800659a:	89a3      	ldrh	r3, [r4, #12]
 800659c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80065a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065a4:	d003      	beq.n	80065ae <__swsetup_r+0x9a>
 80065a6:	4621      	mov	r1, r4
 80065a8:	4630      	mov	r0, r6
 80065aa:	f000 fa05 	bl	80069b8 <__smakebuf_r>
 80065ae:	89a0      	ldrh	r0, [r4, #12]
 80065b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80065b4:	f010 0301 	ands.w	r3, r0, #1
 80065b8:	d00a      	beq.n	80065d0 <__swsetup_r+0xbc>
 80065ba:	2300      	movs	r3, #0
 80065bc:	60a3      	str	r3, [r4, #8]
 80065be:	6963      	ldr	r3, [r4, #20]
 80065c0:	425b      	negs	r3, r3
 80065c2:	61a3      	str	r3, [r4, #24]
 80065c4:	6923      	ldr	r3, [r4, #16]
 80065c6:	b943      	cbnz	r3, 80065da <__swsetup_r+0xc6>
 80065c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80065cc:	d1ba      	bne.n	8006544 <__swsetup_r+0x30>
 80065ce:	bd70      	pop	{r4, r5, r6, pc}
 80065d0:	0781      	lsls	r1, r0, #30
 80065d2:	bf58      	it	pl
 80065d4:	6963      	ldrpl	r3, [r4, #20]
 80065d6:	60a3      	str	r3, [r4, #8]
 80065d8:	e7f4      	b.n	80065c4 <__swsetup_r+0xb0>
 80065da:	2000      	movs	r0, #0
 80065dc:	e7f7      	b.n	80065ce <__swsetup_r+0xba>
 80065de:	bf00      	nop
 80065e0:	20000020 	.word	0x20000020
 80065e4:	08007034 	.word	0x08007034
 80065e8:	08007054 	.word	0x08007054
 80065ec:	08007014 	.word	0x08007014

080065f0 <abort>:
 80065f0:	2006      	movs	r0, #6
 80065f2:	b508      	push	{r3, lr}
 80065f4:	f000 fa50 	bl	8006a98 <raise>
 80065f8:	2001      	movs	r0, #1
 80065fa:	f7fb fd45 	bl	8002088 <_exit>
	...

08006600 <__sflush_r>:
 8006600:	898a      	ldrh	r2, [r1, #12]
 8006602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006604:	4605      	mov	r5, r0
 8006606:	0710      	lsls	r0, r2, #28
 8006608:	460c      	mov	r4, r1
 800660a:	d457      	bmi.n	80066bc <__sflush_r+0xbc>
 800660c:	684b      	ldr	r3, [r1, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	dc04      	bgt.n	800661c <__sflush_r+0x1c>
 8006612:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006614:	2b00      	cmp	r3, #0
 8006616:	dc01      	bgt.n	800661c <__sflush_r+0x1c>
 8006618:	2000      	movs	r0, #0
 800661a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800661c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800661e:	2e00      	cmp	r6, #0
 8006620:	d0fa      	beq.n	8006618 <__sflush_r+0x18>
 8006622:	2300      	movs	r3, #0
 8006624:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006628:	682f      	ldr	r7, [r5, #0]
 800662a:	602b      	str	r3, [r5, #0]
 800662c:	d032      	beq.n	8006694 <__sflush_r+0x94>
 800662e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006630:	89a3      	ldrh	r3, [r4, #12]
 8006632:	075a      	lsls	r2, r3, #29
 8006634:	d505      	bpl.n	8006642 <__sflush_r+0x42>
 8006636:	6863      	ldr	r3, [r4, #4]
 8006638:	1ac0      	subs	r0, r0, r3
 800663a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800663c:	b10b      	cbz	r3, 8006642 <__sflush_r+0x42>
 800663e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006640:	1ac0      	subs	r0, r0, r3
 8006642:	2300      	movs	r3, #0
 8006644:	4602      	mov	r2, r0
 8006646:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006648:	4628      	mov	r0, r5
 800664a:	6a21      	ldr	r1, [r4, #32]
 800664c:	47b0      	blx	r6
 800664e:	1c43      	adds	r3, r0, #1
 8006650:	89a3      	ldrh	r3, [r4, #12]
 8006652:	d106      	bne.n	8006662 <__sflush_r+0x62>
 8006654:	6829      	ldr	r1, [r5, #0]
 8006656:	291d      	cmp	r1, #29
 8006658:	d82c      	bhi.n	80066b4 <__sflush_r+0xb4>
 800665a:	4a29      	ldr	r2, [pc, #164]	; (8006700 <__sflush_r+0x100>)
 800665c:	40ca      	lsrs	r2, r1
 800665e:	07d6      	lsls	r6, r2, #31
 8006660:	d528      	bpl.n	80066b4 <__sflush_r+0xb4>
 8006662:	2200      	movs	r2, #0
 8006664:	6062      	str	r2, [r4, #4]
 8006666:	6922      	ldr	r2, [r4, #16]
 8006668:	04d9      	lsls	r1, r3, #19
 800666a:	6022      	str	r2, [r4, #0]
 800666c:	d504      	bpl.n	8006678 <__sflush_r+0x78>
 800666e:	1c42      	adds	r2, r0, #1
 8006670:	d101      	bne.n	8006676 <__sflush_r+0x76>
 8006672:	682b      	ldr	r3, [r5, #0]
 8006674:	b903      	cbnz	r3, 8006678 <__sflush_r+0x78>
 8006676:	6560      	str	r0, [r4, #84]	; 0x54
 8006678:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800667a:	602f      	str	r7, [r5, #0]
 800667c:	2900      	cmp	r1, #0
 800667e:	d0cb      	beq.n	8006618 <__sflush_r+0x18>
 8006680:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006684:	4299      	cmp	r1, r3
 8006686:	d002      	beq.n	800668e <__sflush_r+0x8e>
 8006688:	4628      	mov	r0, r5
 800668a:	f7ff faad 	bl	8005be8 <_free_r>
 800668e:	2000      	movs	r0, #0
 8006690:	6360      	str	r0, [r4, #52]	; 0x34
 8006692:	e7c2      	b.n	800661a <__sflush_r+0x1a>
 8006694:	6a21      	ldr	r1, [r4, #32]
 8006696:	2301      	movs	r3, #1
 8006698:	4628      	mov	r0, r5
 800669a:	47b0      	blx	r6
 800669c:	1c41      	adds	r1, r0, #1
 800669e:	d1c7      	bne.n	8006630 <__sflush_r+0x30>
 80066a0:	682b      	ldr	r3, [r5, #0]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d0c4      	beq.n	8006630 <__sflush_r+0x30>
 80066a6:	2b1d      	cmp	r3, #29
 80066a8:	d001      	beq.n	80066ae <__sflush_r+0xae>
 80066aa:	2b16      	cmp	r3, #22
 80066ac:	d101      	bne.n	80066b2 <__sflush_r+0xb2>
 80066ae:	602f      	str	r7, [r5, #0]
 80066b0:	e7b2      	b.n	8006618 <__sflush_r+0x18>
 80066b2:	89a3      	ldrh	r3, [r4, #12]
 80066b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066b8:	81a3      	strh	r3, [r4, #12]
 80066ba:	e7ae      	b.n	800661a <__sflush_r+0x1a>
 80066bc:	690f      	ldr	r7, [r1, #16]
 80066be:	2f00      	cmp	r7, #0
 80066c0:	d0aa      	beq.n	8006618 <__sflush_r+0x18>
 80066c2:	0793      	lsls	r3, r2, #30
 80066c4:	bf18      	it	ne
 80066c6:	2300      	movne	r3, #0
 80066c8:	680e      	ldr	r6, [r1, #0]
 80066ca:	bf08      	it	eq
 80066cc:	694b      	ldreq	r3, [r1, #20]
 80066ce:	1bf6      	subs	r6, r6, r7
 80066d0:	600f      	str	r7, [r1, #0]
 80066d2:	608b      	str	r3, [r1, #8]
 80066d4:	2e00      	cmp	r6, #0
 80066d6:	dd9f      	ble.n	8006618 <__sflush_r+0x18>
 80066d8:	4633      	mov	r3, r6
 80066da:	463a      	mov	r2, r7
 80066dc:	4628      	mov	r0, r5
 80066de:	6a21      	ldr	r1, [r4, #32]
 80066e0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80066e4:	47e0      	blx	ip
 80066e6:	2800      	cmp	r0, #0
 80066e8:	dc06      	bgt.n	80066f8 <__sflush_r+0xf8>
 80066ea:	89a3      	ldrh	r3, [r4, #12]
 80066ec:	f04f 30ff 	mov.w	r0, #4294967295
 80066f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066f4:	81a3      	strh	r3, [r4, #12]
 80066f6:	e790      	b.n	800661a <__sflush_r+0x1a>
 80066f8:	4407      	add	r7, r0
 80066fa:	1a36      	subs	r6, r6, r0
 80066fc:	e7ea      	b.n	80066d4 <__sflush_r+0xd4>
 80066fe:	bf00      	nop
 8006700:	20400001 	.word	0x20400001

08006704 <_fflush_r>:
 8006704:	b538      	push	{r3, r4, r5, lr}
 8006706:	690b      	ldr	r3, [r1, #16]
 8006708:	4605      	mov	r5, r0
 800670a:	460c      	mov	r4, r1
 800670c:	b913      	cbnz	r3, 8006714 <_fflush_r+0x10>
 800670e:	2500      	movs	r5, #0
 8006710:	4628      	mov	r0, r5
 8006712:	bd38      	pop	{r3, r4, r5, pc}
 8006714:	b118      	cbz	r0, 800671e <_fflush_r+0x1a>
 8006716:	6983      	ldr	r3, [r0, #24]
 8006718:	b90b      	cbnz	r3, 800671e <_fflush_r+0x1a>
 800671a:	f000 f887 	bl	800682c <__sinit>
 800671e:	4b14      	ldr	r3, [pc, #80]	; (8006770 <_fflush_r+0x6c>)
 8006720:	429c      	cmp	r4, r3
 8006722:	d11b      	bne.n	800675c <_fflush_r+0x58>
 8006724:	686c      	ldr	r4, [r5, #4]
 8006726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d0ef      	beq.n	800670e <_fflush_r+0xa>
 800672e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006730:	07d0      	lsls	r0, r2, #31
 8006732:	d404      	bmi.n	800673e <_fflush_r+0x3a>
 8006734:	0599      	lsls	r1, r3, #22
 8006736:	d402      	bmi.n	800673e <_fflush_r+0x3a>
 8006738:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800673a:	f000 f915 	bl	8006968 <__retarget_lock_acquire_recursive>
 800673e:	4628      	mov	r0, r5
 8006740:	4621      	mov	r1, r4
 8006742:	f7ff ff5d 	bl	8006600 <__sflush_r>
 8006746:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006748:	4605      	mov	r5, r0
 800674a:	07da      	lsls	r2, r3, #31
 800674c:	d4e0      	bmi.n	8006710 <_fflush_r+0xc>
 800674e:	89a3      	ldrh	r3, [r4, #12]
 8006750:	059b      	lsls	r3, r3, #22
 8006752:	d4dd      	bmi.n	8006710 <_fflush_r+0xc>
 8006754:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006756:	f000 f908 	bl	800696a <__retarget_lock_release_recursive>
 800675a:	e7d9      	b.n	8006710 <_fflush_r+0xc>
 800675c:	4b05      	ldr	r3, [pc, #20]	; (8006774 <_fflush_r+0x70>)
 800675e:	429c      	cmp	r4, r3
 8006760:	d101      	bne.n	8006766 <_fflush_r+0x62>
 8006762:	68ac      	ldr	r4, [r5, #8]
 8006764:	e7df      	b.n	8006726 <_fflush_r+0x22>
 8006766:	4b04      	ldr	r3, [pc, #16]	; (8006778 <_fflush_r+0x74>)
 8006768:	429c      	cmp	r4, r3
 800676a:	bf08      	it	eq
 800676c:	68ec      	ldreq	r4, [r5, #12]
 800676e:	e7da      	b.n	8006726 <_fflush_r+0x22>
 8006770:	08007034 	.word	0x08007034
 8006774:	08007054 	.word	0x08007054
 8006778:	08007014 	.word	0x08007014

0800677c <std>:
 800677c:	2300      	movs	r3, #0
 800677e:	b510      	push	{r4, lr}
 8006780:	4604      	mov	r4, r0
 8006782:	e9c0 3300 	strd	r3, r3, [r0]
 8006786:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800678a:	6083      	str	r3, [r0, #8]
 800678c:	8181      	strh	r1, [r0, #12]
 800678e:	6643      	str	r3, [r0, #100]	; 0x64
 8006790:	81c2      	strh	r2, [r0, #14]
 8006792:	6183      	str	r3, [r0, #24]
 8006794:	4619      	mov	r1, r3
 8006796:	2208      	movs	r2, #8
 8006798:	305c      	adds	r0, #92	; 0x5c
 800679a:	f7fd fb4f 	bl	8003e3c <memset>
 800679e:	4b05      	ldr	r3, [pc, #20]	; (80067b4 <std+0x38>)
 80067a0:	6224      	str	r4, [r4, #32]
 80067a2:	6263      	str	r3, [r4, #36]	; 0x24
 80067a4:	4b04      	ldr	r3, [pc, #16]	; (80067b8 <std+0x3c>)
 80067a6:	62a3      	str	r3, [r4, #40]	; 0x28
 80067a8:	4b04      	ldr	r3, [pc, #16]	; (80067bc <std+0x40>)
 80067aa:	62e3      	str	r3, [r4, #44]	; 0x2c
 80067ac:	4b04      	ldr	r3, [pc, #16]	; (80067c0 <std+0x44>)
 80067ae:	6323      	str	r3, [r4, #48]	; 0x30
 80067b0:	bd10      	pop	{r4, pc}
 80067b2:	bf00      	nop
 80067b4:	08006ad1 	.word	0x08006ad1
 80067b8:	08006af3 	.word	0x08006af3
 80067bc:	08006b2b 	.word	0x08006b2b
 80067c0:	08006b4f 	.word	0x08006b4f

080067c4 <_cleanup_r>:
 80067c4:	4901      	ldr	r1, [pc, #4]	; (80067cc <_cleanup_r+0x8>)
 80067c6:	f000 b8af 	b.w	8006928 <_fwalk_reent>
 80067ca:	bf00      	nop
 80067cc:	08006705 	.word	0x08006705

080067d0 <__sfmoreglue>:
 80067d0:	2268      	movs	r2, #104	; 0x68
 80067d2:	b570      	push	{r4, r5, r6, lr}
 80067d4:	1e4d      	subs	r5, r1, #1
 80067d6:	4355      	muls	r5, r2
 80067d8:	460e      	mov	r6, r1
 80067da:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80067de:	f7ff fa6b 	bl	8005cb8 <_malloc_r>
 80067e2:	4604      	mov	r4, r0
 80067e4:	b140      	cbz	r0, 80067f8 <__sfmoreglue+0x28>
 80067e6:	2100      	movs	r1, #0
 80067e8:	e9c0 1600 	strd	r1, r6, [r0]
 80067ec:	300c      	adds	r0, #12
 80067ee:	60a0      	str	r0, [r4, #8]
 80067f0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80067f4:	f7fd fb22 	bl	8003e3c <memset>
 80067f8:	4620      	mov	r0, r4
 80067fa:	bd70      	pop	{r4, r5, r6, pc}

080067fc <__sfp_lock_acquire>:
 80067fc:	4801      	ldr	r0, [pc, #4]	; (8006804 <__sfp_lock_acquire+0x8>)
 80067fe:	f000 b8b3 	b.w	8006968 <__retarget_lock_acquire_recursive>
 8006802:	bf00      	nop
 8006804:	20000469 	.word	0x20000469

08006808 <__sfp_lock_release>:
 8006808:	4801      	ldr	r0, [pc, #4]	; (8006810 <__sfp_lock_release+0x8>)
 800680a:	f000 b8ae 	b.w	800696a <__retarget_lock_release_recursive>
 800680e:	bf00      	nop
 8006810:	20000469 	.word	0x20000469

08006814 <__sinit_lock_acquire>:
 8006814:	4801      	ldr	r0, [pc, #4]	; (800681c <__sinit_lock_acquire+0x8>)
 8006816:	f000 b8a7 	b.w	8006968 <__retarget_lock_acquire_recursive>
 800681a:	bf00      	nop
 800681c:	2000046a 	.word	0x2000046a

08006820 <__sinit_lock_release>:
 8006820:	4801      	ldr	r0, [pc, #4]	; (8006828 <__sinit_lock_release+0x8>)
 8006822:	f000 b8a2 	b.w	800696a <__retarget_lock_release_recursive>
 8006826:	bf00      	nop
 8006828:	2000046a 	.word	0x2000046a

0800682c <__sinit>:
 800682c:	b510      	push	{r4, lr}
 800682e:	4604      	mov	r4, r0
 8006830:	f7ff fff0 	bl	8006814 <__sinit_lock_acquire>
 8006834:	69a3      	ldr	r3, [r4, #24]
 8006836:	b11b      	cbz	r3, 8006840 <__sinit+0x14>
 8006838:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800683c:	f7ff bff0 	b.w	8006820 <__sinit_lock_release>
 8006840:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006844:	6523      	str	r3, [r4, #80]	; 0x50
 8006846:	4b13      	ldr	r3, [pc, #76]	; (8006894 <__sinit+0x68>)
 8006848:	4a13      	ldr	r2, [pc, #76]	; (8006898 <__sinit+0x6c>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	62a2      	str	r2, [r4, #40]	; 0x28
 800684e:	42a3      	cmp	r3, r4
 8006850:	bf08      	it	eq
 8006852:	2301      	moveq	r3, #1
 8006854:	4620      	mov	r0, r4
 8006856:	bf08      	it	eq
 8006858:	61a3      	streq	r3, [r4, #24]
 800685a:	f000 f81f 	bl	800689c <__sfp>
 800685e:	6060      	str	r0, [r4, #4]
 8006860:	4620      	mov	r0, r4
 8006862:	f000 f81b 	bl	800689c <__sfp>
 8006866:	60a0      	str	r0, [r4, #8]
 8006868:	4620      	mov	r0, r4
 800686a:	f000 f817 	bl	800689c <__sfp>
 800686e:	2200      	movs	r2, #0
 8006870:	2104      	movs	r1, #4
 8006872:	60e0      	str	r0, [r4, #12]
 8006874:	6860      	ldr	r0, [r4, #4]
 8006876:	f7ff ff81 	bl	800677c <std>
 800687a:	2201      	movs	r2, #1
 800687c:	2109      	movs	r1, #9
 800687e:	68a0      	ldr	r0, [r4, #8]
 8006880:	f7ff ff7c 	bl	800677c <std>
 8006884:	2202      	movs	r2, #2
 8006886:	2112      	movs	r1, #18
 8006888:	68e0      	ldr	r0, [r4, #12]
 800688a:	f7ff ff77 	bl	800677c <std>
 800688e:	2301      	movs	r3, #1
 8006890:	61a3      	str	r3, [r4, #24]
 8006892:	e7d1      	b.n	8006838 <__sinit+0xc>
 8006894:	08006c9c 	.word	0x08006c9c
 8006898:	080067c5 	.word	0x080067c5

0800689c <__sfp>:
 800689c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800689e:	4607      	mov	r7, r0
 80068a0:	f7ff ffac 	bl	80067fc <__sfp_lock_acquire>
 80068a4:	4b1e      	ldr	r3, [pc, #120]	; (8006920 <__sfp+0x84>)
 80068a6:	681e      	ldr	r6, [r3, #0]
 80068a8:	69b3      	ldr	r3, [r6, #24]
 80068aa:	b913      	cbnz	r3, 80068b2 <__sfp+0x16>
 80068ac:	4630      	mov	r0, r6
 80068ae:	f7ff ffbd 	bl	800682c <__sinit>
 80068b2:	3648      	adds	r6, #72	; 0x48
 80068b4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80068b8:	3b01      	subs	r3, #1
 80068ba:	d503      	bpl.n	80068c4 <__sfp+0x28>
 80068bc:	6833      	ldr	r3, [r6, #0]
 80068be:	b30b      	cbz	r3, 8006904 <__sfp+0x68>
 80068c0:	6836      	ldr	r6, [r6, #0]
 80068c2:	e7f7      	b.n	80068b4 <__sfp+0x18>
 80068c4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80068c8:	b9d5      	cbnz	r5, 8006900 <__sfp+0x64>
 80068ca:	4b16      	ldr	r3, [pc, #88]	; (8006924 <__sfp+0x88>)
 80068cc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80068d0:	60e3      	str	r3, [r4, #12]
 80068d2:	6665      	str	r5, [r4, #100]	; 0x64
 80068d4:	f000 f847 	bl	8006966 <__retarget_lock_init_recursive>
 80068d8:	f7ff ff96 	bl	8006808 <__sfp_lock_release>
 80068dc:	2208      	movs	r2, #8
 80068de:	4629      	mov	r1, r5
 80068e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80068e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80068e8:	6025      	str	r5, [r4, #0]
 80068ea:	61a5      	str	r5, [r4, #24]
 80068ec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80068f0:	f7fd faa4 	bl	8003e3c <memset>
 80068f4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80068f8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80068fc:	4620      	mov	r0, r4
 80068fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006900:	3468      	adds	r4, #104	; 0x68
 8006902:	e7d9      	b.n	80068b8 <__sfp+0x1c>
 8006904:	2104      	movs	r1, #4
 8006906:	4638      	mov	r0, r7
 8006908:	f7ff ff62 	bl	80067d0 <__sfmoreglue>
 800690c:	4604      	mov	r4, r0
 800690e:	6030      	str	r0, [r6, #0]
 8006910:	2800      	cmp	r0, #0
 8006912:	d1d5      	bne.n	80068c0 <__sfp+0x24>
 8006914:	f7ff ff78 	bl	8006808 <__sfp_lock_release>
 8006918:	230c      	movs	r3, #12
 800691a:	603b      	str	r3, [r7, #0]
 800691c:	e7ee      	b.n	80068fc <__sfp+0x60>
 800691e:	bf00      	nop
 8006920:	08006c9c 	.word	0x08006c9c
 8006924:	ffff0001 	.word	0xffff0001

08006928 <_fwalk_reent>:
 8006928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800692c:	4606      	mov	r6, r0
 800692e:	4688      	mov	r8, r1
 8006930:	2700      	movs	r7, #0
 8006932:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006936:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800693a:	f1b9 0901 	subs.w	r9, r9, #1
 800693e:	d505      	bpl.n	800694c <_fwalk_reent+0x24>
 8006940:	6824      	ldr	r4, [r4, #0]
 8006942:	2c00      	cmp	r4, #0
 8006944:	d1f7      	bne.n	8006936 <_fwalk_reent+0xe>
 8006946:	4638      	mov	r0, r7
 8006948:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800694c:	89ab      	ldrh	r3, [r5, #12]
 800694e:	2b01      	cmp	r3, #1
 8006950:	d907      	bls.n	8006962 <_fwalk_reent+0x3a>
 8006952:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006956:	3301      	adds	r3, #1
 8006958:	d003      	beq.n	8006962 <_fwalk_reent+0x3a>
 800695a:	4629      	mov	r1, r5
 800695c:	4630      	mov	r0, r6
 800695e:	47c0      	blx	r8
 8006960:	4307      	orrs	r7, r0
 8006962:	3568      	adds	r5, #104	; 0x68
 8006964:	e7e9      	b.n	800693a <_fwalk_reent+0x12>

08006966 <__retarget_lock_init_recursive>:
 8006966:	4770      	bx	lr

08006968 <__retarget_lock_acquire_recursive>:
 8006968:	4770      	bx	lr

0800696a <__retarget_lock_release_recursive>:
 800696a:	4770      	bx	lr

0800696c <__swhatbuf_r>:
 800696c:	b570      	push	{r4, r5, r6, lr}
 800696e:	460e      	mov	r6, r1
 8006970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006974:	4614      	mov	r4, r2
 8006976:	2900      	cmp	r1, #0
 8006978:	461d      	mov	r5, r3
 800697a:	b096      	sub	sp, #88	; 0x58
 800697c:	da08      	bge.n	8006990 <__swhatbuf_r+0x24>
 800697e:	2200      	movs	r2, #0
 8006980:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006984:	602a      	str	r2, [r5, #0]
 8006986:	061a      	lsls	r2, r3, #24
 8006988:	d410      	bmi.n	80069ac <__swhatbuf_r+0x40>
 800698a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800698e:	e00e      	b.n	80069ae <__swhatbuf_r+0x42>
 8006990:	466a      	mov	r2, sp
 8006992:	f000 f903 	bl	8006b9c <_fstat_r>
 8006996:	2800      	cmp	r0, #0
 8006998:	dbf1      	blt.n	800697e <__swhatbuf_r+0x12>
 800699a:	9a01      	ldr	r2, [sp, #4]
 800699c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069a0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069a4:	425a      	negs	r2, r3
 80069a6:	415a      	adcs	r2, r3
 80069a8:	602a      	str	r2, [r5, #0]
 80069aa:	e7ee      	b.n	800698a <__swhatbuf_r+0x1e>
 80069ac:	2340      	movs	r3, #64	; 0x40
 80069ae:	2000      	movs	r0, #0
 80069b0:	6023      	str	r3, [r4, #0]
 80069b2:	b016      	add	sp, #88	; 0x58
 80069b4:	bd70      	pop	{r4, r5, r6, pc}
	...

080069b8 <__smakebuf_r>:
 80069b8:	898b      	ldrh	r3, [r1, #12]
 80069ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069bc:	079d      	lsls	r5, r3, #30
 80069be:	4606      	mov	r6, r0
 80069c0:	460c      	mov	r4, r1
 80069c2:	d507      	bpl.n	80069d4 <__smakebuf_r+0x1c>
 80069c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80069c8:	6023      	str	r3, [r4, #0]
 80069ca:	6123      	str	r3, [r4, #16]
 80069cc:	2301      	movs	r3, #1
 80069ce:	6163      	str	r3, [r4, #20]
 80069d0:	b002      	add	sp, #8
 80069d2:	bd70      	pop	{r4, r5, r6, pc}
 80069d4:	466a      	mov	r2, sp
 80069d6:	ab01      	add	r3, sp, #4
 80069d8:	f7ff ffc8 	bl	800696c <__swhatbuf_r>
 80069dc:	9900      	ldr	r1, [sp, #0]
 80069de:	4605      	mov	r5, r0
 80069e0:	4630      	mov	r0, r6
 80069e2:	f7ff f969 	bl	8005cb8 <_malloc_r>
 80069e6:	b948      	cbnz	r0, 80069fc <__smakebuf_r+0x44>
 80069e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069ec:	059a      	lsls	r2, r3, #22
 80069ee:	d4ef      	bmi.n	80069d0 <__smakebuf_r+0x18>
 80069f0:	f023 0303 	bic.w	r3, r3, #3
 80069f4:	f043 0302 	orr.w	r3, r3, #2
 80069f8:	81a3      	strh	r3, [r4, #12]
 80069fa:	e7e3      	b.n	80069c4 <__smakebuf_r+0xc>
 80069fc:	4b0d      	ldr	r3, [pc, #52]	; (8006a34 <__smakebuf_r+0x7c>)
 80069fe:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a00:	89a3      	ldrh	r3, [r4, #12]
 8006a02:	6020      	str	r0, [r4, #0]
 8006a04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a08:	81a3      	strh	r3, [r4, #12]
 8006a0a:	9b00      	ldr	r3, [sp, #0]
 8006a0c:	6120      	str	r0, [r4, #16]
 8006a0e:	6163      	str	r3, [r4, #20]
 8006a10:	9b01      	ldr	r3, [sp, #4]
 8006a12:	b15b      	cbz	r3, 8006a2c <__smakebuf_r+0x74>
 8006a14:	4630      	mov	r0, r6
 8006a16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a1a:	f000 f8d1 	bl	8006bc0 <_isatty_r>
 8006a1e:	b128      	cbz	r0, 8006a2c <__smakebuf_r+0x74>
 8006a20:	89a3      	ldrh	r3, [r4, #12]
 8006a22:	f023 0303 	bic.w	r3, r3, #3
 8006a26:	f043 0301 	orr.w	r3, r3, #1
 8006a2a:	81a3      	strh	r3, [r4, #12]
 8006a2c:	89a0      	ldrh	r0, [r4, #12]
 8006a2e:	4305      	orrs	r5, r0
 8006a30:	81a5      	strh	r5, [r4, #12]
 8006a32:	e7cd      	b.n	80069d0 <__smakebuf_r+0x18>
 8006a34:	080067c5 	.word	0x080067c5

08006a38 <_malloc_usable_size_r>:
 8006a38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a3c:	1f18      	subs	r0, r3, #4
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	bfbc      	itt	lt
 8006a42:	580b      	ldrlt	r3, [r1, r0]
 8006a44:	18c0      	addlt	r0, r0, r3
 8006a46:	4770      	bx	lr

08006a48 <_raise_r>:
 8006a48:	291f      	cmp	r1, #31
 8006a4a:	b538      	push	{r3, r4, r5, lr}
 8006a4c:	4604      	mov	r4, r0
 8006a4e:	460d      	mov	r5, r1
 8006a50:	d904      	bls.n	8006a5c <_raise_r+0x14>
 8006a52:	2316      	movs	r3, #22
 8006a54:	6003      	str	r3, [r0, #0]
 8006a56:	f04f 30ff 	mov.w	r0, #4294967295
 8006a5a:	bd38      	pop	{r3, r4, r5, pc}
 8006a5c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006a5e:	b112      	cbz	r2, 8006a66 <_raise_r+0x1e>
 8006a60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006a64:	b94b      	cbnz	r3, 8006a7a <_raise_r+0x32>
 8006a66:	4620      	mov	r0, r4
 8006a68:	f000 f830 	bl	8006acc <_getpid_r>
 8006a6c:	462a      	mov	r2, r5
 8006a6e:	4601      	mov	r1, r0
 8006a70:	4620      	mov	r0, r4
 8006a72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a76:	f000 b817 	b.w	8006aa8 <_kill_r>
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d00a      	beq.n	8006a94 <_raise_r+0x4c>
 8006a7e:	1c59      	adds	r1, r3, #1
 8006a80:	d103      	bne.n	8006a8a <_raise_r+0x42>
 8006a82:	2316      	movs	r3, #22
 8006a84:	6003      	str	r3, [r0, #0]
 8006a86:	2001      	movs	r0, #1
 8006a88:	e7e7      	b.n	8006a5a <_raise_r+0x12>
 8006a8a:	2400      	movs	r4, #0
 8006a8c:	4628      	mov	r0, r5
 8006a8e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006a92:	4798      	blx	r3
 8006a94:	2000      	movs	r0, #0
 8006a96:	e7e0      	b.n	8006a5a <_raise_r+0x12>

08006a98 <raise>:
 8006a98:	4b02      	ldr	r3, [pc, #8]	; (8006aa4 <raise+0xc>)
 8006a9a:	4601      	mov	r1, r0
 8006a9c:	6818      	ldr	r0, [r3, #0]
 8006a9e:	f7ff bfd3 	b.w	8006a48 <_raise_r>
 8006aa2:	bf00      	nop
 8006aa4:	20000020 	.word	0x20000020

08006aa8 <_kill_r>:
 8006aa8:	b538      	push	{r3, r4, r5, lr}
 8006aaa:	2300      	movs	r3, #0
 8006aac:	4d06      	ldr	r5, [pc, #24]	; (8006ac8 <_kill_r+0x20>)
 8006aae:	4604      	mov	r4, r0
 8006ab0:	4608      	mov	r0, r1
 8006ab2:	4611      	mov	r1, r2
 8006ab4:	602b      	str	r3, [r5, #0]
 8006ab6:	f7fb fadd 	bl	8002074 <_kill>
 8006aba:	1c43      	adds	r3, r0, #1
 8006abc:	d102      	bne.n	8006ac4 <_kill_r+0x1c>
 8006abe:	682b      	ldr	r3, [r5, #0]
 8006ac0:	b103      	cbz	r3, 8006ac4 <_kill_r+0x1c>
 8006ac2:	6023      	str	r3, [r4, #0]
 8006ac4:	bd38      	pop	{r3, r4, r5, pc}
 8006ac6:	bf00      	nop
 8006ac8:	20000464 	.word	0x20000464

08006acc <_getpid_r>:
 8006acc:	f7fb bad0 	b.w	8002070 <_getpid>

08006ad0 <__sread>:
 8006ad0:	b510      	push	{r4, lr}
 8006ad2:	460c      	mov	r4, r1
 8006ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ad8:	f000 f894 	bl	8006c04 <_read_r>
 8006adc:	2800      	cmp	r0, #0
 8006ade:	bfab      	itete	ge
 8006ae0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006ae2:	89a3      	ldrhlt	r3, [r4, #12]
 8006ae4:	181b      	addge	r3, r3, r0
 8006ae6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006aea:	bfac      	ite	ge
 8006aec:	6563      	strge	r3, [r4, #84]	; 0x54
 8006aee:	81a3      	strhlt	r3, [r4, #12]
 8006af0:	bd10      	pop	{r4, pc}

08006af2 <__swrite>:
 8006af2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006af6:	461f      	mov	r7, r3
 8006af8:	898b      	ldrh	r3, [r1, #12]
 8006afa:	4605      	mov	r5, r0
 8006afc:	05db      	lsls	r3, r3, #23
 8006afe:	460c      	mov	r4, r1
 8006b00:	4616      	mov	r6, r2
 8006b02:	d505      	bpl.n	8006b10 <__swrite+0x1e>
 8006b04:	2302      	movs	r3, #2
 8006b06:	2200      	movs	r2, #0
 8006b08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b0c:	f000 f868 	bl	8006be0 <_lseek_r>
 8006b10:	89a3      	ldrh	r3, [r4, #12]
 8006b12:	4632      	mov	r2, r6
 8006b14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006b18:	81a3      	strh	r3, [r4, #12]
 8006b1a:	4628      	mov	r0, r5
 8006b1c:	463b      	mov	r3, r7
 8006b1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006b22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006b26:	f000 b817 	b.w	8006b58 <_write_r>

08006b2a <__sseek>:
 8006b2a:	b510      	push	{r4, lr}
 8006b2c:	460c      	mov	r4, r1
 8006b2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b32:	f000 f855 	bl	8006be0 <_lseek_r>
 8006b36:	1c43      	adds	r3, r0, #1
 8006b38:	89a3      	ldrh	r3, [r4, #12]
 8006b3a:	bf15      	itete	ne
 8006b3c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006b3e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006b42:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006b46:	81a3      	strheq	r3, [r4, #12]
 8006b48:	bf18      	it	ne
 8006b4a:	81a3      	strhne	r3, [r4, #12]
 8006b4c:	bd10      	pop	{r4, pc}

08006b4e <__sclose>:
 8006b4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b52:	f000 b813 	b.w	8006b7c <_close_r>
	...

08006b58 <_write_r>:
 8006b58:	b538      	push	{r3, r4, r5, lr}
 8006b5a:	4604      	mov	r4, r0
 8006b5c:	4608      	mov	r0, r1
 8006b5e:	4611      	mov	r1, r2
 8006b60:	2200      	movs	r2, #0
 8006b62:	4d05      	ldr	r5, [pc, #20]	; (8006b78 <_write_r+0x20>)
 8006b64:	602a      	str	r2, [r5, #0]
 8006b66:	461a      	mov	r2, r3
 8006b68:	f7fb faa2 	bl	80020b0 <_write>
 8006b6c:	1c43      	adds	r3, r0, #1
 8006b6e:	d102      	bne.n	8006b76 <_write_r+0x1e>
 8006b70:	682b      	ldr	r3, [r5, #0]
 8006b72:	b103      	cbz	r3, 8006b76 <_write_r+0x1e>
 8006b74:	6023      	str	r3, [r4, #0]
 8006b76:	bd38      	pop	{r3, r4, r5, pc}
 8006b78:	20000464 	.word	0x20000464

08006b7c <_close_r>:
 8006b7c:	b538      	push	{r3, r4, r5, lr}
 8006b7e:	2300      	movs	r3, #0
 8006b80:	4d05      	ldr	r5, [pc, #20]	; (8006b98 <_close_r+0x1c>)
 8006b82:	4604      	mov	r4, r0
 8006b84:	4608      	mov	r0, r1
 8006b86:	602b      	str	r3, [r5, #0]
 8006b88:	f7fb faa0 	bl	80020cc <_close>
 8006b8c:	1c43      	adds	r3, r0, #1
 8006b8e:	d102      	bne.n	8006b96 <_close_r+0x1a>
 8006b90:	682b      	ldr	r3, [r5, #0]
 8006b92:	b103      	cbz	r3, 8006b96 <_close_r+0x1a>
 8006b94:	6023      	str	r3, [r4, #0]
 8006b96:	bd38      	pop	{r3, r4, r5, pc}
 8006b98:	20000464 	.word	0x20000464

08006b9c <_fstat_r>:
 8006b9c:	b538      	push	{r3, r4, r5, lr}
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	4d06      	ldr	r5, [pc, #24]	; (8006bbc <_fstat_r+0x20>)
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	4608      	mov	r0, r1
 8006ba6:	4611      	mov	r1, r2
 8006ba8:	602b      	str	r3, [r5, #0]
 8006baa:	f7fb fa93 	bl	80020d4 <_fstat>
 8006bae:	1c43      	adds	r3, r0, #1
 8006bb0:	d102      	bne.n	8006bb8 <_fstat_r+0x1c>
 8006bb2:	682b      	ldr	r3, [r5, #0]
 8006bb4:	b103      	cbz	r3, 8006bb8 <_fstat_r+0x1c>
 8006bb6:	6023      	str	r3, [r4, #0]
 8006bb8:	bd38      	pop	{r3, r4, r5, pc}
 8006bba:	bf00      	nop
 8006bbc:	20000464 	.word	0x20000464

08006bc0 <_isatty_r>:
 8006bc0:	b538      	push	{r3, r4, r5, lr}
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	4d05      	ldr	r5, [pc, #20]	; (8006bdc <_isatty_r+0x1c>)
 8006bc6:	4604      	mov	r4, r0
 8006bc8:	4608      	mov	r0, r1
 8006bca:	602b      	str	r3, [r5, #0]
 8006bcc:	f7fb fa88 	bl	80020e0 <_isatty>
 8006bd0:	1c43      	adds	r3, r0, #1
 8006bd2:	d102      	bne.n	8006bda <_isatty_r+0x1a>
 8006bd4:	682b      	ldr	r3, [r5, #0]
 8006bd6:	b103      	cbz	r3, 8006bda <_isatty_r+0x1a>
 8006bd8:	6023      	str	r3, [r4, #0]
 8006bda:	bd38      	pop	{r3, r4, r5, pc}
 8006bdc:	20000464 	.word	0x20000464

08006be0 <_lseek_r>:
 8006be0:	b538      	push	{r3, r4, r5, lr}
 8006be2:	4604      	mov	r4, r0
 8006be4:	4608      	mov	r0, r1
 8006be6:	4611      	mov	r1, r2
 8006be8:	2200      	movs	r2, #0
 8006bea:	4d05      	ldr	r5, [pc, #20]	; (8006c00 <_lseek_r+0x20>)
 8006bec:	602a      	str	r2, [r5, #0]
 8006bee:	461a      	mov	r2, r3
 8006bf0:	f7fb fa78 	bl	80020e4 <_lseek>
 8006bf4:	1c43      	adds	r3, r0, #1
 8006bf6:	d102      	bne.n	8006bfe <_lseek_r+0x1e>
 8006bf8:	682b      	ldr	r3, [r5, #0]
 8006bfa:	b103      	cbz	r3, 8006bfe <_lseek_r+0x1e>
 8006bfc:	6023      	str	r3, [r4, #0]
 8006bfe:	bd38      	pop	{r3, r4, r5, pc}
 8006c00:	20000464 	.word	0x20000464

08006c04 <_read_r>:
 8006c04:	b538      	push	{r3, r4, r5, lr}
 8006c06:	4604      	mov	r4, r0
 8006c08:	4608      	mov	r0, r1
 8006c0a:	4611      	mov	r1, r2
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	4d05      	ldr	r5, [pc, #20]	; (8006c24 <_read_r+0x20>)
 8006c10:	602a      	str	r2, [r5, #0]
 8006c12:	461a      	mov	r2, r3
 8006c14:	f7fb fa3e 	bl	8002094 <_read>
 8006c18:	1c43      	adds	r3, r0, #1
 8006c1a:	d102      	bne.n	8006c22 <_read_r+0x1e>
 8006c1c:	682b      	ldr	r3, [r5, #0]
 8006c1e:	b103      	cbz	r3, 8006c22 <_read_r+0x1e>
 8006c20:	6023      	str	r3, [r4, #0]
 8006c22:	bd38      	pop	{r3, r4, r5, pc}
 8006c24:	20000464 	.word	0x20000464

08006c28 <_init>:
 8006c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c2a:	bf00      	nop
 8006c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c2e:	bc08      	pop	{r3}
 8006c30:	469e      	mov	lr, r3
 8006c32:	4770      	bx	lr

08006c34 <_fini>:
 8006c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c36:	bf00      	nop
 8006c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c3a:	bc08      	pop	{r3}
 8006c3c:	469e      	mov	lr, r3
 8006c3e:	4770      	bx	lr
