// Seed: 1379831450
module module_0;
  id_1(
      id_2
  );
  assign module_1.type_13 = 0;
  wire id_3;
  assign module_2.id_26 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    output tri1 id_2,
    input  wire id_3,
    input  tri0 id_4,
    output wire id_5,
    output tri0 id_6
);
  tri1 id_8;
  wire id_9;
  always_comb id_8 = id_3 - id_8;
  assign id_5 = id_4;
  module_0 modCall_1 ();
  wire id_10;
  wire id_11;
  wire id_12;
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wor id_4,
    input wor id_5,
    input wire id_6,
    output tri0 id_7,
    input tri1 id_8
    , id_38,
    output supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri id_12,
    input tri1 id_13,
    input tri1 id_14,
    output supply1 id_15,
    output uwire id_16,
    input tri1 id_17,
    output wand id_18,
    input wor id_19,
    output tri0 id_20,
    output tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    input uwire id_24,
    input wire id_25,
    input tri id_26,
    input wor id_27,
    input tri1 id_28,
    input supply0 id_29,
    output tri0 id_30,
    input tri0 id_31,
    output wand id_32,
    input tri1 id_33,
    input wand id_34,
    input tri0 id_35,
    input wand id_36
);
  assign {1, id_17} = 1;
  module_0 modCall_1 ();
  wire id_39;
endmodule
