irun(64): 15.20-s065: (c) Copyright 1995-2018 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s065: Started on Dec 30, 2020 at 15:44:04 IST
irun
	-sv
	active.sv
	cnn.sv
	dot_product_parallel.sv
	dot_product.sv
	fcc.sv
	mannix_mem_farm.sv
	mannix.sv
	mem_intf_read.sv
	mem_intf_write.sv
	pool.sv
Recompiling... reason: file './pool.sv' is newer than expected.
	expected: Fri Dec 18 11:24:45 2020
	actual:   Wed Dec 30 15:44:00 2020
file: pool.sv
	module worklib.pool:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mannix
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mannix:sv <0x73bf8227>
			streams:   0, words:     0
		worklib.pool:sv <0x607a76ec>
			streams:   0, words:     0
      assign res_sum[i+1]=res_sum[i]+res_tmp[i+2];
                   |
ncelab: *W,BNDWRN (./dot_product_parallel.sv,28|19): Bit-select or part-select index out of declared bounds.
      assign res_sum[i+1]=res_sum[i]+res_tmp[i+2];
                                           |
ncelab: *W,BNDWRN (./dot_product_parallel.sv,28|43): Bit-select or part-select index out of declared bounds.
      assign res_sum[i+1]=res_sum[i]+res_tmp[i+2];
                                           |
ncelab: *W,BNDWRN (./dot_product_parallel.sv,28|43): Bit-select or part-select index out of declared bounds.
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:             11       8
		Interfaces:          11       2
		Registers:           88      25
		Scalar wires:         2       -
		Vectored wires:      23       -
		Always blocks:        4       4
		Cont. assignments:   10       4
		Pseudo assignments:  10       4
	Writing initial simulation snapshot: worklib.mannix:sv
Loading snapshot worklib.mannix:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
ncsim> source /opt/cadence/INCISIV/152/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	irun(64)	15.20-s065: Exiting on Dec 30, 2020 at 15:44:05 IST  (total: 00:00:01)
