// NONMATCHING: div=4 PURE SCHEDULING. mwcc hoists the independent
// `add r2,r4,#0x264` into the load-use delay slot after ldr [r4,#0x264];
// ROM places the `cmp` there instead. Same instructions, size 0xf8 matches,
// only the add/cmp/pool-load ordering differs. Logic verified vs ROM.
extern int func_0203d974(void);
extern void func_ov075_02115134(int c);
extern int func_0203da9c(void);
extern int func_ov075_02115098(int c, int a1);
extern unsigned char func_02020168(void);
extern void func_02020304(void);
extern void func_020200e0(void);
extern void func_ov075_0211a148(int c, int a, int b);
extern void func_02020334(void);
extern int func_0203d9b4(void);
extern int func_ov075_02116d40(int c);
extern void func_02020124(void);

extern int data_ov075_0211d780[];
extern int data_0208ee44[];

void func_ov075_021190a4(int c)
{
    if (func_0203d974() != 0) {
        if (*(int*)(c + 0x268) == 0) {
            func_ov075_02115134(*(int*)(c + 0x50));
            if (func_ov075_02115098(*(int*)(c + 0x50), func_0203da9c()) != 0)
                *(int*)(c + 0x268) = 1;
        }
        if (*(int*)(c + 0x268) != 0)
            *(unsigned char*)(c + 0x282) = 1;
    }

    if (func_02020168() != 0) {
        func_02020304();
        func_020200e0();
        func_ov075_0211a148(c, (int)data_ov075_0211d780, 5);
        return;
    }

    if (*(int*)(c + 0x264) > 0) {
        int *q = (int*)(((long long)(int)(c + 0x264)) & 0xFFFFFFFFFFFFFFFFLL);
        *q = *q - data_0208ee44[0];
        return;
    }

    if (*(unsigned char*)(c + 0x282) == 0)
        return;
    func_02020334();
    if (func_0203d9b4() == 0)
        return;
    if (func_ov075_02116d40(c) == 0)
        return;
    func_02020124();
}
