#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Oct  2 14:27:39 2025
# Process ID         : 323651
# Current directory  : /home/ugrad/lsich/lab2
# Command line       : vivado
# Log file           : /home/ugrad/lsich/lab2/vivado.log
# Journal file       : /home/ugrad/lsich/lab2/vivado.jou
# Running On         : cs730-test8.bu.edu
# Platform           : unknown
# Operating System   : unknown
# Processor Detail   : Intel(R) Core(TM) i5-4590 CPU @ 3.30GHz
# CPU Frequency      : 3675.574 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 33287 MB
# Swap memory        : 16844 MB
# Total Virtual      : 50132 MB
# Available Virtual  : 46404 MB
#-----------------------------------------------------------
start_gui
open_project /home/ugrad/lsich/lab2/lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
source light_controller_tb.tcl
close_sim
launch_simulation
source light_controller_tb.tcl
close_sim
launch_simulation
source light_controller_tb.tcl
close_sim
launch_simulation
source light_controller_tb.tcl
close_sim
launch_simulation
source light_controller_tb.tcl
close [ open /home/ugrad/lsich/lab2/lab2.srcs/sources_1/new/register_file.sv w ]
add_files /home/ugrad/lsich/lab2/lab2.srcs/sources_1/new/register_file.sv
update_compile_order -fileset sources_1
close_sim
