#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fd3ec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fa2320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1fa9a90 .functor NOT 1, L_0x1fffc40, C4<0>, C4<0>, C4<0>;
L_0x1fffa20 .functor XOR 2, L_0x1fff8c0, L_0x1fff980, C4<00>, C4<00>;
L_0x1fffb30 .functor XOR 2, L_0x1fffa20, L_0x1fffa90, C4<00>, C4<00>;
v0x1ffc320_0 .net *"_ivl_10", 1 0, L_0x1fffa90;  1 drivers
v0x1ffc420_0 .net *"_ivl_12", 1 0, L_0x1fffb30;  1 drivers
v0x1ffc500_0 .net *"_ivl_2", 1 0, L_0x1fff800;  1 drivers
v0x1ffc5c0_0 .net *"_ivl_4", 1 0, L_0x1fff8c0;  1 drivers
v0x1ffc6a0_0 .net *"_ivl_6", 1 0, L_0x1fff980;  1 drivers
v0x1ffc7d0_0 .net *"_ivl_8", 1 0, L_0x1fffa20;  1 drivers
v0x1ffc8b0_0 .net "a", 0 0, v0x1ffa260_0;  1 drivers
v0x1ffc950_0 .net "b", 0 0, v0x1ffa300_0;  1 drivers
v0x1ffc9f0_0 .net "c", 0 0, v0x1ffa3a0_0;  1 drivers
v0x1ffca90_0 .var "clk", 0 0;
v0x1ffcb30_0 .net "d", 0 0, v0x1ffa4e0_0;  1 drivers
v0x1ffcbd0_0 .net "out_pos_dut", 0 0, L_0x1fff670;  1 drivers
v0x1ffcc70_0 .net "out_pos_ref", 0 0, L_0x1ffe2b0;  1 drivers
v0x1ffcd10_0 .net "out_sop_dut", 0 0, L_0x1ffeb20;  1 drivers
v0x1ffcdb0_0 .net "out_sop_ref", 0 0, L_0x1fd53d0;  1 drivers
v0x1ffce50_0 .var/2u "stats1", 223 0;
v0x1ffcef0_0 .var/2u "strobe", 0 0;
v0x1ffd0a0_0 .net "tb_match", 0 0, L_0x1fffc40;  1 drivers
v0x1ffd170_0 .net "tb_mismatch", 0 0, L_0x1fa9a90;  1 drivers
v0x1ffd210_0 .net "wavedrom_enable", 0 0, v0x1ffa7b0_0;  1 drivers
v0x1ffd2e0_0 .net "wavedrom_title", 511 0, v0x1ffa850_0;  1 drivers
L_0x1fff800 .concat [ 1 1 0 0], L_0x1ffe2b0, L_0x1fd53d0;
L_0x1fff8c0 .concat [ 1 1 0 0], L_0x1ffe2b0, L_0x1fd53d0;
L_0x1fff980 .concat [ 1 1 0 0], L_0x1fff670, L_0x1ffeb20;
L_0x1fffa90 .concat [ 1 1 0 0], L_0x1ffe2b0, L_0x1fd53d0;
L_0x1fffc40 .cmp/eeq 2, L_0x1fff800, L_0x1fffb30;
S_0x1fa67c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fa2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fa9e70 .functor AND 1, v0x1ffa3a0_0, v0x1ffa4e0_0, C4<1>, C4<1>;
L_0x1faa250 .functor NOT 1, v0x1ffa260_0, C4<0>, C4<0>, C4<0>;
L_0x1faa630 .functor NOT 1, v0x1ffa300_0, C4<0>, C4<0>, C4<0>;
L_0x1faa8b0 .functor AND 1, L_0x1faa250, L_0x1faa630, C4<1>, C4<1>;
L_0x1fc19b0 .functor AND 1, L_0x1faa8b0, v0x1ffa3a0_0, C4<1>, C4<1>;
L_0x1fd53d0 .functor OR 1, L_0x1fa9e70, L_0x1fc19b0, C4<0>, C4<0>;
L_0x1ffd730 .functor NOT 1, v0x1ffa300_0, C4<0>, C4<0>, C4<0>;
L_0x1ffd7a0 .functor OR 1, L_0x1ffd730, v0x1ffa4e0_0, C4<0>, C4<0>;
L_0x1ffd8b0 .functor AND 1, v0x1ffa3a0_0, L_0x1ffd7a0, C4<1>, C4<1>;
L_0x1ffd970 .functor NOT 1, v0x1ffa260_0, C4<0>, C4<0>, C4<0>;
L_0x1ffda40 .functor OR 1, L_0x1ffd970, v0x1ffa300_0, C4<0>, C4<0>;
L_0x1ffdab0 .functor AND 1, L_0x1ffd8b0, L_0x1ffda40, C4<1>, C4<1>;
L_0x1ffdc30 .functor NOT 1, v0x1ffa300_0, C4<0>, C4<0>, C4<0>;
L_0x1ffdca0 .functor OR 1, L_0x1ffdc30, v0x1ffa4e0_0, C4<0>, C4<0>;
L_0x1ffdbc0 .functor AND 1, v0x1ffa3a0_0, L_0x1ffdca0, C4<1>, C4<1>;
L_0x1ffde30 .functor NOT 1, v0x1ffa260_0, C4<0>, C4<0>, C4<0>;
L_0x1ffdf30 .functor OR 1, L_0x1ffde30, v0x1ffa4e0_0, C4<0>, C4<0>;
L_0x1ffdff0 .functor AND 1, L_0x1ffdbc0, L_0x1ffdf30, C4<1>, C4<1>;
L_0x1ffe1a0 .functor XNOR 1, L_0x1ffdab0, L_0x1ffdff0, C4<0>, C4<0>;
v0x1fa93c0_0 .net *"_ivl_0", 0 0, L_0x1fa9e70;  1 drivers
v0x1fa97c0_0 .net *"_ivl_12", 0 0, L_0x1ffd730;  1 drivers
v0x1fa9ba0_0 .net *"_ivl_14", 0 0, L_0x1ffd7a0;  1 drivers
v0x1fa9f80_0 .net *"_ivl_16", 0 0, L_0x1ffd8b0;  1 drivers
v0x1faa360_0 .net *"_ivl_18", 0 0, L_0x1ffd970;  1 drivers
v0x1faa740_0 .net *"_ivl_2", 0 0, L_0x1faa250;  1 drivers
v0x1faa9c0_0 .net *"_ivl_20", 0 0, L_0x1ffda40;  1 drivers
v0x1ff87d0_0 .net *"_ivl_24", 0 0, L_0x1ffdc30;  1 drivers
v0x1ff88b0_0 .net *"_ivl_26", 0 0, L_0x1ffdca0;  1 drivers
v0x1ff8990_0 .net *"_ivl_28", 0 0, L_0x1ffdbc0;  1 drivers
v0x1ff8a70_0 .net *"_ivl_30", 0 0, L_0x1ffde30;  1 drivers
v0x1ff8b50_0 .net *"_ivl_32", 0 0, L_0x1ffdf30;  1 drivers
v0x1ff8c30_0 .net *"_ivl_36", 0 0, L_0x1ffe1a0;  1 drivers
L_0x7fb71fb19018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ff8cf0_0 .net *"_ivl_38", 0 0, L_0x7fb71fb19018;  1 drivers
v0x1ff8dd0_0 .net *"_ivl_4", 0 0, L_0x1faa630;  1 drivers
v0x1ff8eb0_0 .net *"_ivl_6", 0 0, L_0x1faa8b0;  1 drivers
v0x1ff8f90_0 .net *"_ivl_8", 0 0, L_0x1fc19b0;  1 drivers
v0x1ff9070_0 .net "a", 0 0, v0x1ffa260_0;  alias, 1 drivers
v0x1ff9130_0 .net "b", 0 0, v0x1ffa300_0;  alias, 1 drivers
v0x1ff91f0_0 .net "c", 0 0, v0x1ffa3a0_0;  alias, 1 drivers
v0x1ff92b0_0 .net "d", 0 0, v0x1ffa4e0_0;  alias, 1 drivers
v0x1ff9370_0 .net "out_pos", 0 0, L_0x1ffe2b0;  alias, 1 drivers
v0x1ff9430_0 .net "out_sop", 0 0, L_0x1fd53d0;  alias, 1 drivers
v0x1ff94f0_0 .net "pos0", 0 0, L_0x1ffdab0;  1 drivers
v0x1ff95b0_0 .net "pos1", 0 0, L_0x1ffdff0;  1 drivers
L_0x1ffe2b0 .functor MUXZ 1, L_0x7fb71fb19018, L_0x1ffdab0, L_0x1ffe1a0, C4<>;
S_0x1ff9730 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fa2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ffa260_0 .var "a", 0 0;
v0x1ffa300_0 .var "b", 0 0;
v0x1ffa3a0_0 .var "c", 0 0;
v0x1ffa440_0 .net "clk", 0 0, v0x1ffca90_0;  1 drivers
v0x1ffa4e0_0 .var "d", 0 0;
v0x1ffa5d0_0 .var/2u "fail", 0 0;
v0x1ffa670_0 .var/2u "fail1", 0 0;
v0x1ffa710_0 .net "tb_match", 0 0, L_0x1fffc40;  alias, 1 drivers
v0x1ffa7b0_0 .var "wavedrom_enable", 0 0;
v0x1ffa850_0 .var "wavedrom_title", 511 0;
E_0x1fb5350/0 .event negedge, v0x1ffa440_0;
E_0x1fb5350/1 .event posedge, v0x1ffa440_0;
E_0x1fb5350 .event/or E_0x1fb5350/0, E_0x1fb5350/1;
S_0x1ff9a60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ff9730;
 .timescale -12 -12;
v0x1ff9ca0_0 .var/2s "i", 31 0;
E_0x1fb51f0 .event posedge, v0x1ffa440_0;
S_0x1ff9da0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ff9730;
 .timescale -12 -12;
v0x1ff9fa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ffa080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ff9730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ffaa30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fa2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ffe460 .functor AND 1, v0x1ffa3a0_0, v0x1ffa4e0_0, C4<1>, C4<1>;
L_0x1ffe710 .functor NOT 1, v0x1ffa260_0, C4<0>, C4<0>, C4<0>;
L_0x1ffe7a0 .functor NOT 1, v0x1ffa300_0, C4<0>, C4<0>, C4<0>;
L_0x1ffe920 .functor AND 1, L_0x1ffe710, L_0x1ffe7a0, C4<1>, C4<1>;
L_0x1ffea60 .functor AND 1, L_0x1ffe920, v0x1ffa3a0_0, C4<1>, C4<1>;
L_0x1ffeb20 .functor OR 1, L_0x1ffe460, L_0x1ffea60, C4<0>, C4<0>;
L_0x1ffecc0 .functor NOT 1, v0x1ffa300_0, C4<0>, C4<0>, C4<0>;
L_0x1ffed30 .functor OR 1, L_0x1ffecc0, v0x1ffa4e0_0, C4<0>, C4<0>;
L_0x1ffee40 .functor AND 1, v0x1ffa3a0_0, L_0x1ffed30, C4<1>, C4<1>;
L_0x1ffef00 .functor NOT 1, v0x1ffa260_0, C4<0>, C4<0>, C4<0>;
L_0x1fff0e0 .functor OR 1, L_0x1ffef00, v0x1ffa300_0, C4<0>, C4<0>;
L_0x1fff150 .functor AND 1, L_0x1ffee40, L_0x1fff0e0, C4<1>, C4<1>;
L_0x1fff2d0 .functor NOT 1, v0x1ffa260_0, C4<0>, C4<0>, C4<0>;
L_0x1fff340 .functor OR 1, L_0x1fff2d0, v0x1ffa4e0_0, C4<0>, C4<0>;
L_0x1fff260 .functor AND 1, v0x1ffa3a0_0, L_0x1fff340, C4<1>, C4<1>;
L_0x1fff4d0 .functor XNOR 1, L_0x1fff150, L_0x1fff260, C4<0>, C4<0>;
v0x1ffabf0_0 .net *"_ivl_12", 0 0, L_0x1ffecc0;  1 drivers
v0x1ffacd0_0 .net *"_ivl_14", 0 0, L_0x1ffed30;  1 drivers
v0x1ffadb0_0 .net *"_ivl_16", 0 0, L_0x1ffee40;  1 drivers
v0x1ffaea0_0 .net *"_ivl_18", 0 0, L_0x1ffef00;  1 drivers
v0x1ffaf80_0 .net *"_ivl_2", 0 0, L_0x1ffe710;  1 drivers
v0x1ffb0b0_0 .net *"_ivl_20", 0 0, L_0x1fff0e0;  1 drivers
v0x1ffb190_0 .net *"_ivl_24", 0 0, L_0x1fff2d0;  1 drivers
v0x1ffb270_0 .net *"_ivl_26", 0 0, L_0x1fff340;  1 drivers
v0x1ffb350_0 .net *"_ivl_30", 0 0, L_0x1fff4d0;  1 drivers
L_0x7fb71fb19060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ffb4a0_0 .net *"_ivl_32", 0 0, L_0x7fb71fb19060;  1 drivers
v0x1ffb580_0 .net *"_ivl_4", 0 0, L_0x1ffe7a0;  1 drivers
v0x1ffb660_0 .net *"_ivl_6", 0 0, L_0x1ffe920;  1 drivers
v0x1ffb740_0 .net "a", 0 0, v0x1ffa260_0;  alias, 1 drivers
v0x1ffb7e0_0 .net "b", 0 0, v0x1ffa300_0;  alias, 1 drivers
v0x1ffb8d0_0 .net "c", 0 0, v0x1ffa3a0_0;  alias, 1 drivers
v0x1ffb9c0_0 .net "d", 0 0, v0x1ffa4e0_0;  alias, 1 drivers
v0x1ffbab0_0 .net "out_pos", 0 0, L_0x1fff670;  alias, 1 drivers
v0x1ffbc80_0 .net "out_sop", 0 0, L_0x1ffeb20;  alias, 1 drivers
v0x1ffbd40_0 .net "pos0", 0 0, L_0x1fff150;  1 drivers
v0x1ffbe00_0 .net "pos1", 0 0, L_0x1fff260;  1 drivers
v0x1ffbec0_0 .net "sop_term1", 0 0, L_0x1ffe460;  1 drivers
v0x1ffbf80_0 .net "sop_term2", 0 0, L_0x1ffea60;  1 drivers
L_0x1fff670 .functor MUXZ 1, L_0x7fb71fb19060, L_0x1fff150, L_0x1fff4d0, C4<>;
S_0x1ffc100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fa2320;
 .timescale -12 -12;
E_0x1f9e9f0 .event anyedge, v0x1ffcef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ffcef0_0;
    %nor/r;
    %assign/vec4 v0x1ffcef0_0, 0;
    %wait E_0x1f9e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ff9730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffa5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffa670_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ff9730;
T_4 ;
    %wait E_0x1fb5350;
    %load/vec4 v0x1ffa710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ffa5d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ff9730;
T_5 ;
    %wait E_0x1fb51f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %wait E_0x1fb51f0;
    %load/vec4 v0x1ffa5d0_0;
    %store/vec4 v0x1ffa670_0, 0, 1;
    %fork t_1, S_0x1ff9a60;
    %jmp t_0;
    .scope S_0x1ff9a60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ff9ca0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ff9ca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fb51f0;
    %load/vec4 v0x1ff9ca0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ff9ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ff9ca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ff9730;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fb5350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ffa4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ffa300_0, 0;
    %assign/vec4 v0x1ffa260_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ffa5d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ffa670_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fa2320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffca90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ffcef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fa2320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ffca90_0;
    %inv;
    %store/vec4 v0x1ffca90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fa2320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ffa440_0, v0x1ffd170_0, v0x1ffc8b0_0, v0x1ffc950_0, v0x1ffc9f0_0, v0x1ffcb30_0, v0x1ffcdb0_0, v0x1ffcd10_0, v0x1ffcc70_0, v0x1ffcbd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fa2320;
T_9 ;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fa2320;
T_10 ;
    %wait E_0x1fb5350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ffce50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffce50_0, 4, 32;
    %load/vec4 v0x1ffd0a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffce50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ffce50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffce50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ffcdb0_0;
    %load/vec4 v0x1ffcdb0_0;
    %load/vec4 v0x1ffcd10_0;
    %xor;
    %load/vec4 v0x1ffcdb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffce50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffce50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ffcc70_0;
    %load/vec4 v0x1ffcc70_0;
    %load/vec4 v0x1ffcbd0_0;
    %xor;
    %load/vec4 v0x1ffcc70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffce50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ffce50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ffce50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2013_q2/iter0/response25/top_module.sv";
