<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/memories
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/memories/implicit_en.v.html" target="file-frame">third_party/tools/yosys/tests/memories/implicit_en.v</a>
time_elapsed: 0.019s
ram usage: 9784 KB
</pre>
<pre class="log">

module test (
	clk,
	rd_addr,
	rd_data,
	wr_addr,
	wr_en,
	wr_data
);
	input clk;
	input [3:0] rd_addr;
	output reg [31:0] rd_data;
	input [3:0] wr_addr;
	input [3:0] wr_en;
	input [31:0] wr_data;
	reg [31:0] mem [0:15];
	always @(posedge clk) begin
		mem[wr_addr][7:0] &lt;= (wr_en[0] ? wr_data[7:0] : mem[wr_addr][7:0]);
		mem[wr_addr][15:8] &lt;= (wr_en[1] ? wr_data[15:8] : mem[wr_addr][15:8]);
		mem[wr_addr][23:16] &lt;= (wr_en[2] ? wr_data[23:16] : mem[wr_addr][23:16]);
		mem[wr_addr][31:24] &lt;= (wr_en[3] ? wr_data[31:24] : mem[wr_addr][31:24]);
		rd_data &lt;= mem[rd_addr];
	end
endmodule

</pre>
</body>