
Code.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004a3c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000158  00800060  00004a3c  00004ab0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001d1c  00000000  00000000  00004c08  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000c32  00000000  00000000  00006924  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 000001a0  00000000  00000000  00007556  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 000001f0  00000000  00000000  000076f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002ce6  00000000  00000000  000078e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001354  00000000  00000000  0000a5cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001308  00000000  00000000  0000b920  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000001c0  00000000  00000000  0000cc28  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000340  00000000  00000000  0000cde8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000021ec  00000000  00000000  0000d128  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000080  00000000  00000000  0000f314  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e3       	ldi	r30, 0x3C	; 60
      68:	fa e4       	ldi	r31, 0x4A	; 74
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 3b       	cpi	r26, 0xB8	; 184
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 99 24 	call	0x4932	; 0x4932 <main>
      7a:	0c 94 1c 25 	jmp	0x4a38	; 0x4a38 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__ashldi3>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	df 93       	push	r29
      8a:	cf 93       	push	r28
      8c:	cd b7       	in	r28, 0x3d	; 61
      8e:	de b7       	in	r29, 0x3e	; 62
      90:	60 97       	sbiw	r28, 0x10	; 16
      92:	0f b6       	in	r0, 0x3f	; 63
      94:	f8 94       	cli
      96:	de bf       	out	0x3e, r29	; 62
      98:	0f be       	out	0x3f, r0	; 63
      9a:	cd bf       	out	0x3d, r28	; 61
      9c:	a8 2f       	mov	r26, r24
      9e:	00 23       	and	r16, r16
      a0:	09 f4       	brne	.+2      	; 0xa4 <__ashldi3+0x22>
      a2:	61 c0       	rjmp	.+194    	; 0x166 <__ashldi3+0xe4>
      a4:	7e 01       	movw	r14, r28
      a6:	08 94       	sec
      a8:	e1 1c       	adc	r14, r1
      aa:	f1 1c       	adc	r15, r1
      ac:	88 e0       	ldi	r24, 0x08	; 8
      ae:	f7 01       	movw	r30, r14
      b0:	11 92       	st	Z+, r1
      b2:	8a 95       	dec	r24
      b4:	e9 f7       	brne	.-6      	; 0xb0 <__ashldi3+0x2e>
      b6:	29 83       	std	Y+1, r18	; 0x01
      b8:	3a 83       	std	Y+2, r19	; 0x02
      ba:	4b 83       	std	Y+3, r20	; 0x03
      bc:	5c 83       	std	Y+4, r21	; 0x04
      be:	6d 83       	std	Y+5, r22	; 0x05
      c0:	7e 83       	std	Y+6, r23	; 0x06
      c2:	af 83       	std	Y+7, r26	; 0x07
      c4:	98 87       	std	Y+8, r25	; 0x08
      c6:	80 e2       	ldi	r24, 0x20	; 32
      c8:	80 1b       	sub	r24, r16
      ca:	e8 2f       	mov	r30, r24
      cc:	ff 27       	eor	r31, r31
      ce:	e7 fd       	sbrc	r30, 7
      d0:	f0 95       	com	r31
      d2:	49 81       	ldd	r20, Y+1	; 0x01
      d4:	5a 81       	ldd	r21, Y+2	; 0x02
      d6:	6b 81       	ldd	r22, Y+3	; 0x03
      d8:	7c 81       	ldd	r23, Y+4	; 0x04
      da:	18 16       	cp	r1, r24
      dc:	84 f0       	brlt	.+32     	; 0xfe <__ashldi3+0x7c>
      de:	19 86       	std	Y+9, r1	; 0x09
      e0:	1a 86       	std	Y+10, r1	; 0x0a
      e2:	1b 86       	std	Y+11, r1	; 0x0b
      e4:	1c 86       	std	Y+12, r1	; 0x0c
      e6:	88 27       	eor	r24, r24
      e8:	99 27       	eor	r25, r25
      ea:	8e 1b       	sub	r24, r30
      ec:	9f 0b       	sbc	r25, r31
      ee:	04 c0       	rjmp	.+8      	; 0xf8 <__ashldi3+0x76>
      f0:	44 0f       	add	r20, r20
      f2:	55 1f       	adc	r21, r21
      f4:	66 1f       	adc	r22, r22
      f6:	77 1f       	adc	r23, r23
      f8:	8a 95       	dec	r24
      fa:	d2 f7       	brpl	.-12     	; 0xf0 <__ashldi3+0x6e>
      fc:	28 c0       	rjmp	.+80     	; 0x14e <__ashldi3+0xcc>
      fe:	20 2f       	mov	r18, r16
     100:	33 27       	eor	r19, r19
     102:	27 fd       	sbrc	r18, 7
     104:	30 95       	com	r19
     106:	db 01       	movw	r26, r22
     108:	ca 01       	movw	r24, r20
     10a:	02 2e       	mov	r0, r18
     10c:	04 c0       	rjmp	.+8      	; 0x116 <__ashldi3+0x94>
     10e:	88 0f       	add	r24, r24
     110:	99 1f       	adc	r25, r25
     112:	aa 1f       	adc	r26, r26
     114:	bb 1f       	adc	r27, r27
     116:	0a 94       	dec	r0
     118:	d2 f7       	brpl	.-12     	; 0x10e <__ashldi3+0x8c>
     11a:	89 87       	std	Y+9, r24	; 0x09
     11c:	9a 87       	std	Y+10, r25	; 0x0a
     11e:	ab 87       	std	Y+11, r26	; 0x0b
     120:	bc 87       	std	Y+12, r27	; 0x0c
     122:	04 c0       	rjmp	.+8      	; 0x12c <__ashldi3+0xaa>
     124:	76 95       	lsr	r23
     126:	67 95       	ror	r22
     128:	57 95       	ror	r21
     12a:	47 95       	ror	r20
     12c:	ea 95       	dec	r30
     12e:	d2 f7       	brpl	.-12     	; 0x124 <__ashldi3+0xa2>
     130:	8d 81       	ldd	r24, Y+5	; 0x05
     132:	9e 81       	ldd	r25, Y+6	; 0x06
     134:	af 81       	ldd	r26, Y+7	; 0x07
     136:	b8 85       	ldd	r27, Y+8	; 0x08
     138:	04 c0       	rjmp	.+8      	; 0x142 <__ashldi3+0xc0>
     13a:	88 0f       	add	r24, r24
     13c:	99 1f       	adc	r25, r25
     13e:	aa 1f       	adc	r26, r26
     140:	bb 1f       	adc	r27, r27
     142:	2a 95       	dec	r18
     144:	d2 f7       	brpl	.-12     	; 0x13a <__ashldi3+0xb8>
     146:	48 2b       	or	r20, r24
     148:	59 2b       	or	r21, r25
     14a:	6a 2b       	or	r22, r26
     14c:	7b 2b       	or	r23, r27
     14e:	4d 87       	std	Y+13, r20	; 0x0d
     150:	5e 87       	std	Y+14, r21	; 0x0e
     152:	6f 87       	std	Y+15, r22	; 0x0f
     154:	78 8b       	std	Y+16, r23	; 0x10
     156:	29 85       	ldd	r18, Y+9	; 0x09
     158:	3a 85       	ldd	r19, Y+10	; 0x0a
     15a:	4b 85       	ldd	r20, Y+11	; 0x0b
     15c:	5c 85       	ldd	r21, Y+12	; 0x0c
     15e:	6d 85       	ldd	r22, Y+13	; 0x0d
     160:	7e 85       	ldd	r23, Y+14	; 0x0e
     162:	af 85       	ldd	r26, Y+15	; 0x0f
     164:	98 89       	ldd	r25, Y+16	; 0x10
     166:	8a 2f       	mov	r24, r26
     168:	60 96       	adiw	r28, 0x10	; 16
     16a:	0f b6       	in	r0, 0x3f	; 63
     16c:	f8 94       	cli
     16e:	de bf       	out	0x3e, r29	; 62
     170:	0f be       	out	0x3f, r0	; 63
     172:	cd bf       	out	0x3d, r28	; 61
     174:	cf 91       	pop	r28
     176:	df 91       	pop	r29
     178:	0f 91       	pop	r16
     17a:	ff 90       	pop	r15
     17c:	ef 90       	pop	r14
     17e:	08 95       	ret

00000180 <__fixunssfsi>:
     180:	ef 92       	push	r14
     182:	ff 92       	push	r15
     184:	0f 93       	push	r16
     186:	1f 93       	push	r17
     188:	7b 01       	movw	r14, r22
     18a:	8c 01       	movw	r16, r24
     18c:	20 e0       	ldi	r18, 0x00	; 0
     18e:	30 e0       	ldi	r19, 0x00	; 0
     190:	40 e0       	ldi	r20, 0x00	; 0
     192:	5f e4       	ldi	r21, 0x4F	; 79
     194:	0e 94 a5 10 	call	0x214a	; 0x214a <__gesf2>
     198:	88 23       	and	r24, r24
     19a:	8c f0       	brlt	.+34     	; 0x1be <__fixunssfsi+0x3e>
     19c:	c8 01       	movw	r24, r16
     19e:	b7 01       	movw	r22, r14
     1a0:	20 e0       	ldi	r18, 0x00	; 0
     1a2:	30 e0       	ldi	r19, 0x00	; 0
     1a4:	40 e0       	ldi	r20, 0x00	; 0
     1a6:	5f e4       	ldi	r21, 0x4F	; 79
     1a8:	0e 94 1d 0f 	call	0x1e3a	; 0x1e3a <__subsf3>
     1ac:	0e 94 05 11 	call	0x220a	; 0x220a <__fixsfsi>
     1b0:	9b 01       	movw	r18, r22
     1b2:	ac 01       	movw	r20, r24
     1b4:	20 50       	subi	r18, 0x00	; 0
     1b6:	30 40       	sbci	r19, 0x00	; 0
     1b8:	40 40       	sbci	r20, 0x00	; 0
     1ba:	50 48       	sbci	r21, 0x80	; 128
     1bc:	06 c0       	rjmp	.+12     	; 0x1ca <__fixunssfsi+0x4a>
     1be:	c8 01       	movw	r24, r16
     1c0:	b7 01       	movw	r22, r14
     1c2:	0e 94 05 11 	call	0x220a	; 0x220a <__fixsfsi>
     1c6:	9b 01       	movw	r18, r22
     1c8:	ac 01       	movw	r20, r24
     1ca:	b9 01       	movw	r22, r18
     1cc:	ca 01       	movw	r24, r20
     1ce:	1f 91       	pop	r17
     1d0:	0f 91       	pop	r16
     1d2:	ff 90       	pop	r15
     1d4:	ef 90       	pop	r14
     1d6:	08 95       	ret

000001d8 <__udivdi3>:
     1d8:	ae e5       	ldi	r26, 0x5E	; 94
     1da:	b0 e0       	ldi	r27, 0x00	; 0
     1dc:	e2 ef       	ldi	r30, 0xF2	; 242
     1de:	f0 e0       	ldi	r31, 0x00	; 0
     1e0:	0c 94 e5 24 	jmp	0x49ca	; 0x49ca <__prologue_saves__>
     1e4:	a8 e0       	ldi	r26, 0x08	; 8
     1e6:	4e 01       	movw	r8, r28
     1e8:	08 94       	sec
     1ea:	81 1c       	adc	r8, r1
     1ec:	91 1c       	adc	r9, r1
     1ee:	f4 01       	movw	r30, r8
     1f0:	6a 2e       	mov	r6, r26
     1f2:	11 92       	st	Z+, r1
     1f4:	6a 94       	dec	r6
     1f6:	e9 f7       	brne	.-6      	; 0x1f2 <__udivdi3+0x1a>
     1f8:	29 83       	std	Y+1, r18	; 0x01
     1fa:	3a 83       	std	Y+2, r19	; 0x02
     1fc:	4b 83       	std	Y+3, r20	; 0x03
     1fe:	5c 83       	std	Y+4, r21	; 0x04
     200:	6d 83       	std	Y+5, r22	; 0x05
     202:	7e 83       	std	Y+6, r23	; 0x06
     204:	8f 83       	std	Y+7, r24	; 0x07
     206:	98 87       	std	Y+8, r25	; 0x08
     208:	ce 01       	movw	r24, r28
     20a:	09 96       	adiw	r24, 0x09	; 9
     20c:	fc 01       	movw	r30, r24
     20e:	11 92       	st	Z+, r1
     210:	aa 95       	dec	r26
     212:	e9 f7       	brne	.-6      	; 0x20e <__udivdi3+0x36>
     214:	a9 86       	std	Y+9, r10	; 0x09
     216:	ba 86       	std	Y+10, r11	; 0x0a
     218:	cb 86       	std	Y+11, r12	; 0x0b
     21a:	dc 86       	std	Y+12, r13	; 0x0c
     21c:	ed 86       	std	Y+13, r14	; 0x0d
     21e:	fe 86       	std	Y+14, r15	; 0x0e
     220:	0f 87       	std	Y+15, r16	; 0x0f
     222:	18 8b       	std	Y+16, r17	; 0x10
     224:	29 84       	ldd	r2, Y+9	; 0x09
     226:	3a 84       	ldd	r3, Y+10	; 0x0a
     228:	4b 84       	ldd	r4, Y+11	; 0x0b
     22a:	5c 84       	ldd	r5, Y+12	; 0x0c
     22c:	ed 84       	ldd	r14, Y+13	; 0x0d
     22e:	fe 84       	ldd	r15, Y+14	; 0x0e
     230:	0f 85       	ldd	r16, Y+15	; 0x0f
     232:	18 89       	ldd	r17, Y+16	; 0x10
     234:	69 80       	ldd	r6, Y+1	; 0x01
     236:	7a 80       	ldd	r7, Y+2	; 0x02
     238:	8b 80       	ldd	r8, Y+3	; 0x03
     23a:	9c 80       	ldd	r9, Y+4	; 0x04
     23c:	6d a6       	std	Y+45, r6	; 0x2d
     23e:	7e a6       	std	Y+46, r7	; 0x2e
     240:	8f a6       	std	Y+47, r8	; 0x2f
     242:	98 aa       	std	Y+48, r9	; 0x30
     244:	6d 80       	ldd	r6, Y+5	; 0x05
     246:	7e 80       	ldd	r7, Y+6	; 0x06
     248:	8f 80       	ldd	r8, Y+7	; 0x07
     24a:	98 84       	ldd	r9, Y+8	; 0x08
     24c:	e1 14       	cp	r14, r1
     24e:	f1 04       	cpc	r15, r1
     250:	01 05       	cpc	r16, r1
     252:	11 05       	cpc	r17, r1
     254:	09 f0       	breq	.+2      	; 0x258 <__udivdi3+0x80>
     256:	b3 c3       	rjmp	.+1894   	; 0x9be <__stack+0x15f>
     258:	62 14       	cp	r6, r2
     25a:	73 04       	cpc	r7, r3
     25c:	84 04       	cpc	r8, r4
     25e:	95 04       	cpc	r9, r5
     260:	08 f0       	brcs	.+2      	; 0x264 <__udivdi3+0x8c>
     262:	3d c1       	rjmp	.+634    	; 0x4de <__udivdi3+0x306>
     264:	00 e0       	ldi	r16, 0x00	; 0
     266:	20 16       	cp	r2, r16
     268:	00 e0       	ldi	r16, 0x00	; 0
     26a:	30 06       	cpc	r3, r16
     26c:	01 e0       	ldi	r16, 0x01	; 1
     26e:	40 06       	cpc	r4, r16
     270:	00 e0       	ldi	r16, 0x00	; 0
     272:	50 06       	cpc	r5, r16
     274:	88 f4       	brcc	.+34     	; 0x298 <__udivdi3+0xc0>
     276:	1f ef       	ldi	r17, 0xFF	; 255
     278:	21 16       	cp	r2, r17
     27a:	31 04       	cpc	r3, r1
     27c:	41 04       	cpc	r4, r1
     27e:	51 04       	cpc	r5, r1
     280:	39 f0       	breq	.+14     	; 0x290 <__udivdi3+0xb8>
     282:	30 f0       	brcs	.+12     	; 0x290 <__udivdi3+0xb8>
     284:	48 e0       	ldi	r20, 0x08	; 8
     286:	e4 2e       	mov	r14, r20
     288:	f1 2c       	mov	r15, r1
     28a:	01 2d       	mov	r16, r1
     28c:	11 2d       	mov	r17, r1
     28e:	18 c0       	rjmp	.+48     	; 0x2c0 <__udivdi3+0xe8>
     290:	ee 24       	eor	r14, r14
     292:	ff 24       	eor	r15, r15
     294:	87 01       	movw	r16, r14
     296:	14 c0       	rjmp	.+40     	; 0x2c0 <__udivdi3+0xe8>
     298:	20 e0       	ldi	r18, 0x00	; 0
     29a:	22 16       	cp	r2, r18
     29c:	20 e0       	ldi	r18, 0x00	; 0
     29e:	32 06       	cpc	r3, r18
     2a0:	20 e0       	ldi	r18, 0x00	; 0
     2a2:	42 06       	cpc	r4, r18
     2a4:	21 e0       	ldi	r18, 0x01	; 1
     2a6:	52 06       	cpc	r5, r18
     2a8:	30 f0       	brcs	.+12     	; 0x2b6 <__udivdi3+0xde>
     2aa:	38 e1       	ldi	r19, 0x18	; 24
     2ac:	e3 2e       	mov	r14, r19
     2ae:	f1 2c       	mov	r15, r1
     2b0:	01 2d       	mov	r16, r1
     2b2:	11 2d       	mov	r17, r1
     2b4:	05 c0       	rjmp	.+10     	; 0x2c0 <__udivdi3+0xe8>
     2b6:	20 e1       	ldi	r18, 0x10	; 16
     2b8:	e2 2e       	mov	r14, r18
     2ba:	f1 2c       	mov	r15, r1
     2bc:	01 2d       	mov	r16, r1
     2be:	11 2d       	mov	r17, r1
     2c0:	d2 01       	movw	r26, r4
     2c2:	c1 01       	movw	r24, r2
     2c4:	0e 2c       	mov	r0, r14
     2c6:	04 c0       	rjmp	.+8      	; 0x2d0 <__udivdi3+0xf8>
     2c8:	b6 95       	lsr	r27
     2ca:	a7 95       	ror	r26
     2cc:	97 95       	ror	r25
     2ce:	87 95       	ror	r24
     2d0:	0a 94       	dec	r0
     2d2:	d2 f7       	brpl	.-12     	; 0x2c8 <__udivdi3+0xf0>
     2d4:	89 58       	subi	r24, 0x89	; 137
     2d6:	9f 4f       	sbci	r25, 0xFF	; 255
     2d8:	dc 01       	movw	r26, r24
     2da:	2c 91       	ld	r18, X
     2dc:	80 e2       	ldi	r24, 0x20	; 32
     2de:	90 e0       	ldi	r25, 0x00	; 0
     2e0:	a0 e0       	ldi	r26, 0x00	; 0
     2e2:	b0 e0       	ldi	r27, 0x00	; 0
     2e4:	8e 19       	sub	r24, r14
     2e6:	9f 09       	sbc	r25, r15
     2e8:	a0 0b       	sbc	r26, r16
     2ea:	b1 0b       	sbc	r27, r17
     2ec:	7c 01       	movw	r14, r24
     2ee:	8d 01       	movw	r16, r26
     2f0:	e2 1a       	sub	r14, r18
     2f2:	f1 08       	sbc	r15, r1
     2f4:	01 09       	sbc	r16, r1
     2f6:	11 09       	sbc	r17, r1
     2f8:	e1 14       	cp	r14, r1
     2fa:	f1 04       	cpc	r15, r1
     2fc:	01 05       	cpc	r16, r1
     2fe:	11 05       	cpc	r17, r1
     300:	a1 f1       	breq	.+104    	; 0x36a <__udivdi3+0x192>
     302:	0e 2c       	mov	r0, r14
     304:	04 c0       	rjmp	.+8      	; 0x30e <__udivdi3+0x136>
     306:	22 0c       	add	r2, r2
     308:	33 1c       	adc	r3, r3
     30a:	44 1c       	adc	r4, r4
     30c:	55 1c       	adc	r5, r5
     30e:	0a 94       	dec	r0
     310:	d2 f7       	brpl	.-12     	; 0x306 <__udivdi3+0x12e>
     312:	a4 01       	movw	r20, r8
     314:	93 01       	movw	r18, r6
     316:	0e 2c       	mov	r0, r14
     318:	04 c0       	rjmp	.+8      	; 0x322 <__udivdi3+0x14a>
     31a:	22 0f       	add	r18, r18
     31c:	33 1f       	adc	r19, r19
     31e:	44 1f       	adc	r20, r20
     320:	55 1f       	adc	r21, r21
     322:	0a 94       	dec	r0
     324:	d2 f7       	brpl	.-12     	; 0x31a <__udivdi3+0x142>
     326:	80 e2       	ldi	r24, 0x20	; 32
     328:	90 e0       	ldi	r25, 0x00	; 0
     32a:	8e 19       	sub	r24, r14
     32c:	9f 09       	sbc	r25, r15
     32e:	6d a4       	ldd	r6, Y+45	; 0x2d
     330:	7e a4       	ldd	r7, Y+46	; 0x2e
     332:	8f a4       	ldd	r8, Y+47	; 0x2f
     334:	98 a8       	ldd	r9, Y+48	; 0x30
     336:	04 c0       	rjmp	.+8      	; 0x340 <__udivdi3+0x168>
     338:	96 94       	lsr	r9
     33a:	87 94       	ror	r8
     33c:	77 94       	ror	r7
     33e:	67 94       	ror	r6
     340:	8a 95       	dec	r24
     342:	d2 f7       	brpl	.-12     	; 0x338 <__udivdi3+0x160>
     344:	62 2a       	or	r6, r18
     346:	73 2a       	or	r7, r19
     348:	84 2a       	or	r8, r20
     34a:	95 2a       	or	r9, r21
     34c:	ad a4       	ldd	r10, Y+45	; 0x2d
     34e:	be a4       	ldd	r11, Y+46	; 0x2e
     350:	cf a4       	ldd	r12, Y+47	; 0x2f
     352:	d8 a8       	ldd	r13, Y+48	; 0x30
     354:	04 c0       	rjmp	.+8      	; 0x35e <__udivdi3+0x186>
     356:	aa 0c       	add	r10, r10
     358:	bb 1c       	adc	r11, r11
     35a:	cc 1c       	adc	r12, r12
     35c:	dd 1c       	adc	r13, r13
     35e:	ea 94       	dec	r14
     360:	d2 f7       	brpl	.-12     	; 0x356 <__udivdi3+0x17e>
     362:	ad a6       	std	Y+45, r10	; 0x2d
     364:	be a6       	std	Y+46, r11	; 0x2e
     366:	cf a6       	std	Y+47, r12	; 0x2f
     368:	d8 aa       	std	Y+48, r13	; 0x30
     36a:	62 01       	movw	r12, r4
     36c:	ee 24       	eor	r14, r14
     36e:	ff 24       	eor	r15, r15
     370:	cd aa       	std	Y+53, r12	; 0x35
     372:	de aa       	std	Y+54, r13	; 0x36
     374:	ef aa       	std	Y+55, r14	; 0x37
     376:	f8 ae       	std	Y+56, r15	; 0x38
     378:	92 01       	movw	r18, r4
     37a:	81 01       	movw	r16, r2
     37c:	20 70       	andi	r18, 0x00	; 0
     37e:	30 70       	andi	r19, 0x00	; 0
     380:	09 af       	std	Y+57, r16	; 0x39
     382:	1a af       	std	Y+58, r17	; 0x3a
     384:	2b af       	std	Y+59, r18	; 0x3b
     386:	3c af       	std	Y+60, r19	; 0x3c
     388:	c4 01       	movw	r24, r8
     38a:	b3 01       	movw	r22, r6
     38c:	a7 01       	movw	r20, r14
     38e:	96 01       	movw	r18, r12
     390:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     394:	7b 01       	movw	r14, r22
     396:	8c 01       	movw	r16, r24
     398:	c4 01       	movw	r24, r8
     39a:	b3 01       	movw	r22, r6
     39c:	2d a9       	ldd	r18, Y+53	; 0x35
     39e:	3e a9       	ldd	r19, Y+54	; 0x36
     3a0:	4f a9       	ldd	r20, Y+55	; 0x37
     3a2:	58 ad       	ldd	r21, Y+56	; 0x38
     3a4:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     3a8:	c9 01       	movw	r24, r18
     3aa:	da 01       	movw	r26, r20
     3ac:	3c 01       	movw	r6, r24
     3ae:	4d 01       	movw	r8, r26
     3b0:	c4 01       	movw	r24, r8
     3b2:	b3 01       	movw	r22, r6
     3b4:	29 ad       	ldd	r18, Y+57	; 0x39
     3b6:	3a ad       	ldd	r19, Y+58	; 0x3a
     3b8:	4b ad       	ldd	r20, Y+59	; 0x3b
     3ba:	5c ad       	ldd	r21, Y+60	; 0x3c
     3bc:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     3c0:	9b 01       	movw	r18, r22
     3c2:	ac 01       	movw	r20, r24
     3c4:	87 01       	movw	r16, r14
     3c6:	ff 24       	eor	r15, r15
     3c8:	ee 24       	eor	r14, r14
     3ca:	ad a4       	ldd	r10, Y+45	; 0x2d
     3cc:	be a4       	ldd	r11, Y+46	; 0x2e
     3ce:	cf a4       	ldd	r12, Y+47	; 0x2f
     3d0:	d8 a8       	ldd	r13, Y+48	; 0x30
     3d2:	c6 01       	movw	r24, r12
     3d4:	aa 27       	eor	r26, r26
     3d6:	bb 27       	eor	r27, r27
     3d8:	57 01       	movw	r10, r14
     3da:	68 01       	movw	r12, r16
     3dc:	a8 2a       	or	r10, r24
     3de:	b9 2a       	or	r11, r25
     3e0:	ca 2a       	or	r12, r26
     3e2:	db 2a       	or	r13, r27
     3e4:	a2 16       	cp	r10, r18
     3e6:	b3 06       	cpc	r11, r19
     3e8:	c4 06       	cpc	r12, r20
     3ea:	d5 06       	cpc	r13, r21
     3ec:	e0 f4       	brcc	.+56     	; 0x426 <__udivdi3+0x24e>
     3ee:	08 94       	sec
     3f0:	61 08       	sbc	r6, r1
     3f2:	71 08       	sbc	r7, r1
     3f4:	81 08       	sbc	r8, r1
     3f6:	91 08       	sbc	r9, r1
     3f8:	a2 0c       	add	r10, r2
     3fa:	b3 1c       	adc	r11, r3
     3fc:	c4 1c       	adc	r12, r4
     3fe:	d5 1c       	adc	r13, r5
     400:	a2 14       	cp	r10, r2
     402:	b3 04       	cpc	r11, r3
     404:	c4 04       	cpc	r12, r4
     406:	d5 04       	cpc	r13, r5
     408:	70 f0       	brcs	.+28     	; 0x426 <__udivdi3+0x24e>
     40a:	a2 16       	cp	r10, r18
     40c:	b3 06       	cpc	r11, r19
     40e:	c4 06       	cpc	r12, r20
     410:	d5 06       	cpc	r13, r21
     412:	48 f4       	brcc	.+18     	; 0x426 <__udivdi3+0x24e>
     414:	08 94       	sec
     416:	61 08       	sbc	r6, r1
     418:	71 08       	sbc	r7, r1
     41a:	81 08       	sbc	r8, r1
     41c:	91 08       	sbc	r9, r1
     41e:	a2 0c       	add	r10, r2
     420:	b3 1c       	adc	r11, r3
     422:	c4 1c       	adc	r12, r4
     424:	d5 1c       	adc	r13, r5
     426:	a2 1a       	sub	r10, r18
     428:	b3 0a       	sbc	r11, r19
     42a:	c4 0a       	sbc	r12, r20
     42c:	d5 0a       	sbc	r13, r21
     42e:	c6 01       	movw	r24, r12
     430:	b5 01       	movw	r22, r10
     432:	2d a9       	ldd	r18, Y+53	; 0x35
     434:	3e a9       	ldd	r19, Y+54	; 0x36
     436:	4f a9       	ldd	r20, Y+55	; 0x37
     438:	58 ad       	ldd	r21, Y+56	; 0x38
     43a:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     43e:	7b 01       	movw	r14, r22
     440:	8c 01       	movw	r16, r24
     442:	c6 01       	movw	r24, r12
     444:	b5 01       	movw	r22, r10
     446:	2d a9       	ldd	r18, Y+53	; 0x35
     448:	3e a9       	ldd	r19, Y+54	; 0x36
     44a:	4f a9       	ldd	r20, Y+55	; 0x37
     44c:	58 ad       	ldd	r21, Y+56	; 0x38
     44e:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     452:	c9 01       	movw	r24, r18
     454:	da 01       	movw	r26, r20
     456:	5c 01       	movw	r10, r24
     458:	6d 01       	movw	r12, r26
     45a:	c6 01       	movw	r24, r12
     45c:	b5 01       	movw	r22, r10
     45e:	29 ad       	ldd	r18, Y+57	; 0x39
     460:	3a ad       	ldd	r19, Y+58	; 0x3a
     462:	4b ad       	ldd	r20, Y+59	; 0x3b
     464:	5c ad       	ldd	r21, Y+60	; 0x3c
     466:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     46a:	9b 01       	movw	r18, r22
     46c:	ac 01       	movw	r20, r24
     46e:	87 01       	movw	r16, r14
     470:	ff 24       	eor	r15, r15
     472:	ee 24       	eor	r14, r14
     474:	8d a5       	ldd	r24, Y+45	; 0x2d
     476:	9e a5       	ldd	r25, Y+46	; 0x2e
     478:	af a5       	ldd	r26, Y+47	; 0x2f
     47a:	b8 a9       	ldd	r27, Y+48	; 0x30
     47c:	a0 70       	andi	r26, 0x00	; 0
     47e:	b0 70       	andi	r27, 0x00	; 0
     480:	e8 2a       	or	r14, r24
     482:	f9 2a       	or	r15, r25
     484:	0a 2b       	or	r16, r26
     486:	1b 2b       	or	r17, r27
     488:	e2 16       	cp	r14, r18
     48a:	f3 06       	cpc	r15, r19
     48c:	04 07       	cpc	r16, r20
     48e:	15 07       	cpc	r17, r21
     490:	c0 f4       	brcc	.+48     	; 0x4c2 <__udivdi3+0x2ea>
     492:	08 94       	sec
     494:	a1 08       	sbc	r10, r1
     496:	b1 08       	sbc	r11, r1
     498:	c1 08       	sbc	r12, r1
     49a:	d1 08       	sbc	r13, r1
     49c:	e2 0c       	add	r14, r2
     49e:	f3 1c       	adc	r15, r3
     4a0:	04 1d       	adc	r16, r4
     4a2:	15 1d       	adc	r17, r5
     4a4:	e2 14       	cp	r14, r2
     4a6:	f3 04       	cpc	r15, r3
     4a8:	04 05       	cpc	r16, r4
     4aa:	15 05       	cpc	r17, r5
     4ac:	50 f0       	brcs	.+20     	; 0x4c2 <__udivdi3+0x2ea>
     4ae:	e2 16       	cp	r14, r18
     4b0:	f3 06       	cpc	r15, r19
     4b2:	04 07       	cpc	r16, r20
     4b4:	15 07       	cpc	r17, r21
     4b6:	28 f4       	brcc	.+10     	; 0x4c2 <__udivdi3+0x2ea>
     4b8:	08 94       	sec
     4ba:	a1 08       	sbc	r10, r1
     4bc:	b1 08       	sbc	r11, r1
     4be:	c1 08       	sbc	r12, r1
     4c0:	d1 08       	sbc	r13, r1
     4c2:	d3 01       	movw	r26, r6
     4c4:	99 27       	eor	r25, r25
     4c6:	88 27       	eor	r24, r24
     4c8:	86 01       	movw	r16, r12
     4ca:	75 01       	movw	r14, r10
     4cc:	e8 2a       	or	r14, r24
     4ce:	f9 2a       	or	r15, r25
     4d0:	0a 2b       	or	r16, r26
     4d2:	1b 2b       	or	r17, r27
     4d4:	e9 aa       	std	Y+49, r14	; 0x31
     4d6:	fa aa       	std	Y+50, r15	; 0x32
     4d8:	0b ab       	std	Y+51, r16	; 0x33
     4da:	1c ab       	std	Y+52, r17	; 0x34
     4dc:	cf c4       	rjmp	.+2462   	; 0xe7c <__stack+0x61d>
     4de:	21 14       	cp	r2, r1
     4e0:	31 04       	cpc	r3, r1
     4e2:	41 04       	cpc	r4, r1
     4e4:	51 04       	cpc	r5, r1
     4e6:	71 f4       	brne	.+28     	; 0x504 <__udivdi3+0x32c>
     4e8:	61 e0       	ldi	r22, 0x01	; 1
     4ea:	70 e0       	ldi	r23, 0x00	; 0
     4ec:	80 e0       	ldi	r24, 0x00	; 0
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	30 e0       	ldi	r19, 0x00	; 0
     4f4:	40 e0       	ldi	r20, 0x00	; 0
     4f6:	50 e0       	ldi	r21, 0x00	; 0
     4f8:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     4fc:	c9 01       	movw	r24, r18
     4fe:	da 01       	movw	r26, r20
     500:	1c 01       	movw	r2, r24
     502:	2d 01       	movw	r4, r26
     504:	00 e0       	ldi	r16, 0x00	; 0
     506:	20 16       	cp	r2, r16
     508:	00 e0       	ldi	r16, 0x00	; 0
     50a:	30 06       	cpc	r3, r16
     50c:	01 e0       	ldi	r16, 0x01	; 1
     50e:	40 06       	cpc	r4, r16
     510:	00 e0       	ldi	r16, 0x00	; 0
     512:	50 06       	cpc	r5, r16
     514:	88 f4       	brcc	.+34     	; 0x538 <__udivdi3+0x360>
     516:	1f ef       	ldi	r17, 0xFF	; 255
     518:	21 16       	cp	r2, r17
     51a:	31 04       	cpc	r3, r1
     51c:	41 04       	cpc	r4, r1
     51e:	51 04       	cpc	r5, r1
     520:	31 f0       	breq	.+12     	; 0x52e <__udivdi3+0x356>
     522:	28 f0       	brcs	.+10     	; 0x52e <__udivdi3+0x356>
     524:	48 e0       	ldi	r20, 0x08	; 8
     526:	50 e0       	ldi	r21, 0x00	; 0
     528:	60 e0       	ldi	r22, 0x00	; 0
     52a:	70 e0       	ldi	r23, 0x00	; 0
     52c:	17 c0       	rjmp	.+46     	; 0x55c <__udivdi3+0x384>
     52e:	40 e0       	ldi	r20, 0x00	; 0
     530:	50 e0       	ldi	r21, 0x00	; 0
     532:	60 e0       	ldi	r22, 0x00	; 0
     534:	70 e0       	ldi	r23, 0x00	; 0
     536:	12 c0       	rjmp	.+36     	; 0x55c <__udivdi3+0x384>
     538:	20 e0       	ldi	r18, 0x00	; 0
     53a:	22 16       	cp	r2, r18
     53c:	20 e0       	ldi	r18, 0x00	; 0
     53e:	32 06       	cpc	r3, r18
     540:	20 e0       	ldi	r18, 0x00	; 0
     542:	42 06       	cpc	r4, r18
     544:	21 e0       	ldi	r18, 0x01	; 1
     546:	52 06       	cpc	r5, r18
     548:	28 f0       	brcs	.+10     	; 0x554 <__udivdi3+0x37c>
     54a:	48 e1       	ldi	r20, 0x18	; 24
     54c:	50 e0       	ldi	r21, 0x00	; 0
     54e:	60 e0       	ldi	r22, 0x00	; 0
     550:	70 e0       	ldi	r23, 0x00	; 0
     552:	04 c0       	rjmp	.+8      	; 0x55c <__udivdi3+0x384>
     554:	40 e1       	ldi	r20, 0x10	; 16
     556:	50 e0       	ldi	r21, 0x00	; 0
     558:	60 e0       	ldi	r22, 0x00	; 0
     55a:	70 e0       	ldi	r23, 0x00	; 0
     55c:	d2 01       	movw	r26, r4
     55e:	c1 01       	movw	r24, r2
     560:	04 2e       	mov	r0, r20
     562:	04 c0       	rjmp	.+8      	; 0x56c <__udivdi3+0x394>
     564:	b6 95       	lsr	r27
     566:	a7 95       	ror	r26
     568:	97 95       	ror	r25
     56a:	87 95       	ror	r24
     56c:	0a 94       	dec	r0
     56e:	d2 f7       	brpl	.-12     	; 0x564 <__udivdi3+0x38c>
     570:	89 58       	subi	r24, 0x89	; 137
     572:	9f 4f       	sbci	r25, 0xFF	; 255
     574:	dc 01       	movw	r26, r24
     576:	2c 91       	ld	r18, X
     578:	e0 e2       	ldi	r30, 0x20	; 32
     57a:	ee 2e       	mov	r14, r30
     57c:	f1 2c       	mov	r15, r1
     57e:	01 2d       	mov	r16, r1
     580:	11 2d       	mov	r17, r1
     582:	d8 01       	movw	r26, r16
     584:	c7 01       	movw	r24, r14
     586:	84 1b       	sub	r24, r20
     588:	95 0b       	sbc	r25, r21
     58a:	a6 0b       	sbc	r26, r22
     58c:	b7 0b       	sbc	r27, r23
     58e:	82 1b       	sub	r24, r18
     590:	91 09       	sbc	r25, r1
     592:	a1 09       	sbc	r26, r1
     594:	b1 09       	sbc	r27, r1
     596:	00 97       	sbiw	r24, 0x00	; 0
     598:	a1 05       	cpc	r26, r1
     59a:	b1 05       	cpc	r27, r1
     59c:	61 f4       	brne	.+24     	; 0x5b6 <__udivdi3+0x3de>
     59e:	64 01       	movw	r12, r8
     5a0:	53 01       	movw	r10, r6
     5a2:	a2 18       	sub	r10, r2
     5a4:	b3 08       	sbc	r11, r3
     5a6:	c4 08       	sbc	r12, r4
     5a8:	d5 08       	sbc	r13, r5
     5aa:	31 e0       	ldi	r19, 0x01	; 1
     5ac:	63 2e       	mov	r6, r19
     5ae:	71 2c       	mov	r7, r1
     5b0:	81 2c       	mov	r8, r1
     5b2:	91 2c       	mov	r9, r1
     5b4:	1e c1       	rjmp	.+572    	; 0x7f2 <__udivdi3+0x61a>
     5b6:	6f 96       	adiw	r28, 0x1f	; 31
     5b8:	8f af       	std	Y+63, r24	; 0x3f
     5ba:	6f 97       	sbiw	r28, 0x1f	; 31
     5bc:	08 2e       	mov	r0, r24
     5be:	04 c0       	rjmp	.+8      	; 0x5c8 <__udivdi3+0x3f0>
     5c0:	22 0c       	add	r2, r2
     5c2:	33 1c       	adc	r3, r3
     5c4:	44 1c       	adc	r4, r4
     5c6:	55 1c       	adc	r5, r5
     5c8:	0a 94       	dec	r0
     5ca:	d2 f7       	brpl	.-12     	; 0x5c0 <__udivdi3+0x3e8>
     5cc:	ee 2d       	mov	r30, r14
     5ce:	e8 1b       	sub	r30, r24
     5d0:	64 01       	movw	r12, r8
     5d2:	53 01       	movw	r10, r6
     5d4:	0e 2e       	mov	r0, r30
     5d6:	04 c0       	rjmp	.+8      	; 0x5e0 <__udivdi3+0x408>
     5d8:	d6 94       	lsr	r13
     5da:	c7 94       	ror	r12
     5dc:	b7 94       	ror	r11
     5de:	a7 94       	ror	r10
     5e0:	0a 94       	dec	r0
     5e2:	d2 f7       	brpl	.-12     	; 0x5d8 <__udivdi3+0x400>
     5e4:	a4 01       	movw	r20, r8
     5e6:	93 01       	movw	r18, r6
     5e8:	6f 96       	adiw	r28, 0x1f	; 31
     5ea:	0f ac       	ldd	r0, Y+63	; 0x3f
     5ec:	6f 97       	sbiw	r28, 0x1f	; 31
     5ee:	04 c0       	rjmp	.+8      	; 0x5f8 <__udivdi3+0x420>
     5f0:	22 0f       	add	r18, r18
     5f2:	33 1f       	adc	r19, r19
     5f4:	44 1f       	adc	r20, r20
     5f6:	55 1f       	adc	r21, r21
     5f8:	0a 94       	dec	r0
     5fa:	d2 f7       	brpl	.-12     	; 0x5f0 <__udivdi3+0x418>
     5fc:	6d a4       	ldd	r6, Y+45	; 0x2d
     5fe:	7e a4       	ldd	r7, Y+46	; 0x2e
     600:	8f a4       	ldd	r8, Y+47	; 0x2f
     602:	98 a8       	ldd	r9, Y+48	; 0x30
     604:	0e 2e       	mov	r0, r30
     606:	04 c0       	rjmp	.+8      	; 0x610 <__udivdi3+0x438>
     608:	96 94       	lsr	r9
     60a:	87 94       	ror	r8
     60c:	77 94       	ror	r7
     60e:	67 94       	ror	r6
     610:	0a 94       	dec	r0
     612:	d2 f7       	brpl	.-12     	; 0x608 <__udivdi3+0x430>
     614:	84 01       	movw	r16, r8
     616:	73 01       	movw	r14, r6
     618:	e2 2a       	or	r14, r18
     61a:	f3 2a       	or	r15, r19
     61c:	04 2b       	or	r16, r20
     61e:	15 2b       	or	r17, r21
     620:	e9 a6       	std	Y+41, r14	; 0x29
     622:	fa a6       	std	Y+42, r15	; 0x2a
     624:	0b a7       	std	Y+43, r16	; 0x2b
     626:	1c a7       	std	Y+44, r17	; 0x2c
     628:	32 01       	movw	r6, r4
     62a:	88 24       	eor	r8, r8
     62c:	99 24       	eor	r9, r9
     62e:	92 01       	movw	r18, r4
     630:	81 01       	movw	r16, r2
     632:	20 70       	andi	r18, 0x00	; 0
     634:	30 70       	andi	r19, 0x00	; 0
     636:	21 96       	adiw	r28, 0x01	; 1
     638:	0c af       	std	Y+60, r16	; 0x3c
     63a:	1d af       	std	Y+61, r17	; 0x3d
     63c:	2e af       	std	Y+62, r18	; 0x3e
     63e:	3f af       	std	Y+63, r19	; 0x3f
     640:	21 97       	sbiw	r28, 0x01	; 1
     642:	c6 01       	movw	r24, r12
     644:	b5 01       	movw	r22, r10
     646:	a4 01       	movw	r20, r8
     648:	93 01       	movw	r18, r6
     64a:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     64e:	7b 01       	movw	r14, r22
     650:	8c 01       	movw	r16, r24
     652:	c6 01       	movw	r24, r12
     654:	b5 01       	movw	r22, r10
     656:	a4 01       	movw	r20, r8
     658:	93 01       	movw	r18, r6
     65a:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     65e:	c9 01       	movw	r24, r18
     660:	da 01       	movw	r26, r20
     662:	25 96       	adiw	r28, 0x05	; 5
     664:	8c af       	std	Y+60, r24	; 0x3c
     666:	9d af       	std	Y+61, r25	; 0x3d
     668:	ae af       	std	Y+62, r26	; 0x3e
     66a:	bf af       	std	Y+63, r27	; 0x3f
     66c:	25 97       	sbiw	r28, 0x05	; 5
     66e:	bc 01       	movw	r22, r24
     670:	cd 01       	movw	r24, r26
     672:	21 96       	adiw	r28, 0x01	; 1
     674:	2c ad       	ldd	r18, Y+60	; 0x3c
     676:	3d ad       	ldd	r19, Y+61	; 0x3d
     678:	4e ad       	ldd	r20, Y+62	; 0x3e
     67a:	5f ad       	ldd	r21, Y+63	; 0x3f
     67c:	21 97       	sbiw	r28, 0x01	; 1
     67e:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     682:	9b 01       	movw	r18, r22
     684:	ac 01       	movw	r20, r24
     686:	87 01       	movw	r16, r14
     688:	ff 24       	eor	r15, r15
     68a:	ee 24       	eor	r14, r14
     68c:	a9 a4       	ldd	r10, Y+41	; 0x29
     68e:	ba a4       	ldd	r11, Y+42	; 0x2a
     690:	cb a4       	ldd	r12, Y+43	; 0x2b
     692:	dc a4       	ldd	r13, Y+44	; 0x2c
     694:	c6 01       	movw	r24, r12
     696:	aa 27       	eor	r26, r26
     698:	bb 27       	eor	r27, r27
     69a:	5c 01       	movw	r10, r24
     69c:	6d 01       	movw	r12, r26
     69e:	ae 28       	or	r10, r14
     6a0:	bf 28       	or	r11, r15
     6a2:	c0 2a       	or	r12, r16
     6a4:	d1 2a       	or	r13, r17
     6a6:	a2 16       	cp	r10, r18
     6a8:	b3 06       	cpc	r11, r19
     6aa:	c4 06       	cpc	r12, r20
     6ac:	d5 06       	cpc	r13, r21
     6ae:	60 f5       	brcc	.+88     	; 0x708 <__udivdi3+0x530>
     6b0:	25 96       	adiw	r28, 0x05	; 5
     6b2:	6c ad       	ldd	r22, Y+60	; 0x3c
     6b4:	7d ad       	ldd	r23, Y+61	; 0x3d
     6b6:	8e ad       	ldd	r24, Y+62	; 0x3e
     6b8:	9f ad       	ldd	r25, Y+63	; 0x3f
     6ba:	25 97       	sbiw	r28, 0x05	; 5
     6bc:	61 50       	subi	r22, 0x01	; 1
     6be:	70 40       	sbci	r23, 0x00	; 0
     6c0:	80 40       	sbci	r24, 0x00	; 0
     6c2:	90 40       	sbci	r25, 0x00	; 0
     6c4:	25 96       	adiw	r28, 0x05	; 5
     6c6:	6c af       	std	Y+60, r22	; 0x3c
     6c8:	7d af       	std	Y+61, r23	; 0x3d
     6ca:	8e af       	std	Y+62, r24	; 0x3e
     6cc:	9f af       	std	Y+63, r25	; 0x3f
     6ce:	25 97       	sbiw	r28, 0x05	; 5
     6d0:	a2 0c       	add	r10, r2
     6d2:	b3 1c       	adc	r11, r3
     6d4:	c4 1c       	adc	r12, r4
     6d6:	d5 1c       	adc	r13, r5
     6d8:	a2 14       	cp	r10, r2
     6da:	b3 04       	cpc	r11, r3
     6dc:	c4 04       	cpc	r12, r4
     6de:	d5 04       	cpc	r13, r5
     6e0:	98 f0       	brcs	.+38     	; 0x708 <__udivdi3+0x530>
     6e2:	a2 16       	cp	r10, r18
     6e4:	b3 06       	cpc	r11, r19
     6e6:	c4 06       	cpc	r12, r20
     6e8:	d5 06       	cpc	r13, r21
     6ea:	70 f4       	brcc	.+28     	; 0x708 <__udivdi3+0x530>
     6ec:	61 50       	subi	r22, 0x01	; 1
     6ee:	70 40       	sbci	r23, 0x00	; 0
     6f0:	80 40       	sbci	r24, 0x00	; 0
     6f2:	90 40       	sbci	r25, 0x00	; 0
     6f4:	25 96       	adiw	r28, 0x05	; 5
     6f6:	6c af       	std	Y+60, r22	; 0x3c
     6f8:	7d af       	std	Y+61, r23	; 0x3d
     6fa:	8e af       	std	Y+62, r24	; 0x3e
     6fc:	9f af       	std	Y+63, r25	; 0x3f
     6fe:	25 97       	sbiw	r28, 0x05	; 5
     700:	a2 0c       	add	r10, r2
     702:	b3 1c       	adc	r11, r3
     704:	c4 1c       	adc	r12, r4
     706:	d5 1c       	adc	r13, r5
     708:	a2 1a       	sub	r10, r18
     70a:	b3 0a       	sbc	r11, r19
     70c:	c4 0a       	sbc	r12, r20
     70e:	d5 0a       	sbc	r13, r21
     710:	c6 01       	movw	r24, r12
     712:	b5 01       	movw	r22, r10
     714:	a4 01       	movw	r20, r8
     716:	93 01       	movw	r18, r6
     718:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     71c:	7b 01       	movw	r14, r22
     71e:	8c 01       	movw	r16, r24
     720:	c6 01       	movw	r24, r12
     722:	b5 01       	movw	r22, r10
     724:	a4 01       	movw	r20, r8
     726:	93 01       	movw	r18, r6
     728:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     72c:	c9 01       	movw	r24, r18
     72e:	da 01       	movw	r26, r20
     730:	3c 01       	movw	r6, r24
     732:	4d 01       	movw	r8, r26
     734:	c4 01       	movw	r24, r8
     736:	b3 01       	movw	r22, r6
     738:	21 96       	adiw	r28, 0x01	; 1
     73a:	2c ad       	ldd	r18, Y+60	; 0x3c
     73c:	3d ad       	ldd	r19, Y+61	; 0x3d
     73e:	4e ad       	ldd	r20, Y+62	; 0x3e
     740:	5f ad       	ldd	r21, Y+63	; 0x3f
     742:	21 97       	sbiw	r28, 0x01	; 1
     744:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     748:	9b 01       	movw	r18, r22
     74a:	ac 01       	movw	r20, r24
     74c:	87 01       	movw	r16, r14
     74e:	ff 24       	eor	r15, r15
     750:	ee 24       	eor	r14, r14
     752:	89 a5       	ldd	r24, Y+41	; 0x29
     754:	9a a5       	ldd	r25, Y+42	; 0x2a
     756:	ab a5       	ldd	r26, Y+43	; 0x2b
     758:	bc a5       	ldd	r27, Y+44	; 0x2c
     75a:	a0 70       	andi	r26, 0x00	; 0
     75c:	b0 70       	andi	r27, 0x00	; 0
     75e:	57 01       	movw	r10, r14
     760:	68 01       	movw	r12, r16
     762:	a8 2a       	or	r10, r24
     764:	b9 2a       	or	r11, r25
     766:	ca 2a       	or	r12, r26
     768:	db 2a       	or	r13, r27
     76a:	a2 16       	cp	r10, r18
     76c:	b3 06       	cpc	r11, r19
     76e:	c4 06       	cpc	r12, r20
     770:	d5 06       	cpc	r13, r21
     772:	e0 f4       	brcc	.+56     	; 0x7ac <__udivdi3+0x5d4>
     774:	08 94       	sec
     776:	61 08       	sbc	r6, r1
     778:	71 08       	sbc	r7, r1
     77a:	81 08       	sbc	r8, r1
     77c:	91 08       	sbc	r9, r1
     77e:	a2 0c       	add	r10, r2
     780:	b3 1c       	adc	r11, r3
     782:	c4 1c       	adc	r12, r4
     784:	d5 1c       	adc	r13, r5
     786:	a2 14       	cp	r10, r2
     788:	b3 04       	cpc	r11, r3
     78a:	c4 04       	cpc	r12, r4
     78c:	d5 04       	cpc	r13, r5
     78e:	70 f0       	brcs	.+28     	; 0x7ac <__udivdi3+0x5d4>
     790:	a2 16       	cp	r10, r18
     792:	b3 06       	cpc	r11, r19
     794:	c4 06       	cpc	r12, r20
     796:	d5 06       	cpc	r13, r21
     798:	48 f4       	brcc	.+18     	; 0x7ac <__udivdi3+0x5d4>
     79a:	08 94       	sec
     79c:	61 08       	sbc	r6, r1
     79e:	71 08       	sbc	r7, r1
     7a0:	81 08       	sbc	r8, r1
     7a2:	91 08       	sbc	r9, r1
     7a4:	a2 0c       	add	r10, r2
     7a6:	b3 1c       	adc	r11, r3
     7a8:	c4 1c       	adc	r12, r4
     7aa:	d5 1c       	adc	r13, r5
     7ac:	8d a5       	ldd	r24, Y+45	; 0x2d
     7ae:	9e a5       	ldd	r25, Y+46	; 0x2e
     7b0:	af a5       	ldd	r26, Y+47	; 0x2f
     7b2:	b8 a9       	ldd	r27, Y+48	; 0x30
     7b4:	6f 96       	adiw	r28, 0x1f	; 31
     7b6:	0f ac       	ldd	r0, Y+63	; 0x3f
     7b8:	6f 97       	sbiw	r28, 0x1f	; 31
     7ba:	04 c0       	rjmp	.+8      	; 0x7c4 <__udivdi3+0x5ec>
     7bc:	88 0f       	add	r24, r24
     7be:	99 1f       	adc	r25, r25
     7c0:	aa 1f       	adc	r26, r26
     7c2:	bb 1f       	adc	r27, r27
     7c4:	0a 94       	dec	r0
     7c6:	d2 f7       	brpl	.-12     	; 0x7bc <__udivdi3+0x5e4>
     7c8:	8d a7       	std	Y+45, r24	; 0x2d
     7ca:	9e a7       	std	Y+46, r25	; 0x2e
     7cc:	af a7       	std	Y+47, r26	; 0x2f
     7ce:	b8 ab       	std	Y+48, r27	; 0x30
     7d0:	a2 1a       	sub	r10, r18
     7d2:	b3 0a       	sbc	r11, r19
     7d4:	c4 0a       	sbc	r12, r20
     7d6:	d5 0a       	sbc	r13, r21
     7d8:	25 96       	adiw	r28, 0x05	; 5
     7da:	ec ac       	ldd	r14, Y+60	; 0x3c
     7dc:	fd ac       	ldd	r15, Y+61	; 0x3d
     7de:	0e ad       	ldd	r16, Y+62	; 0x3e
     7e0:	1f ad       	ldd	r17, Y+63	; 0x3f
     7e2:	25 97       	sbiw	r28, 0x05	; 5
     7e4:	d7 01       	movw	r26, r14
     7e6:	99 27       	eor	r25, r25
     7e8:	88 27       	eor	r24, r24
     7ea:	68 2a       	or	r6, r24
     7ec:	79 2a       	or	r7, r25
     7ee:	8a 2a       	or	r8, r26
     7f0:	9b 2a       	or	r9, r27
     7f2:	82 01       	movw	r16, r4
     7f4:	22 27       	eor	r18, r18
     7f6:	33 27       	eor	r19, r19
     7f8:	29 96       	adiw	r28, 0x09	; 9
     7fa:	0c af       	std	Y+60, r16	; 0x3c
     7fc:	1d af       	std	Y+61, r17	; 0x3d
     7fe:	2e af       	std	Y+62, r18	; 0x3e
     800:	3f af       	std	Y+63, r19	; 0x3f
     802:	29 97       	sbiw	r28, 0x09	; 9
     804:	a2 01       	movw	r20, r4
     806:	91 01       	movw	r18, r2
     808:	40 70       	andi	r20, 0x00	; 0
     80a:	50 70       	andi	r21, 0x00	; 0
     80c:	2d 96       	adiw	r28, 0x0d	; 13
     80e:	2c af       	std	Y+60, r18	; 0x3c
     810:	3d af       	std	Y+61, r19	; 0x3d
     812:	4e af       	std	Y+62, r20	; 0x3e
     814:	5f af       	std	Y+63, r21	; 0x3f
     816:	2d 97       	sbiw	r28, 0x0d	; 13
     818:	c6 01       	movw	r24, r12
     81a:	b5 01       	movw	r22, r10
     81c:	29 96       	adiw	r28, 0x09	; 9
     81e:	2c ad       	ldd	r18, Y+60	; 0x3c
     820:	3d ad       	ldd	r19, Y+61	; 0x3d
     822:	4e ad       	ldd	r20, Y+62	; 0x3e
     824:	5f ad       	ldd	r21, Y+63	; 0x3f
     826:	29 97       	sbiw	r28, 0x09	; 9
     828:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     82c:	7b 01       	movw	r14, r22
     82e:	8c 01       	movw	r16, r24
     830:	c6 01       	movw	r24, r12
     832:	b5 01       	movw	r22, r10
     834:	29 96       	adiw	r28, 0x09	; 9
     836:	2c ad       	ldd	r18, Y+60	; 0x3c
     838:	3d ad       	ldd	r19, Y+61	; 0x3d
     83a:	4e ad       	ldd	r20, Y+62	; 0x3e
     83c:	5f ad       	ldd	r21, Y+63	; 0x3f
     83e:	29 97       	sbiw	r28, 0x09	; 9
     840:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     844:	c9 01       	movw	r24, r18
     846:	da 01       	movw	r26, r20
     848:	61 96       	adiw	r28, 0x11	; 17
     84a:	8c af       	std	Y+60, r24	; 0x3c
     84c:	9d af       	std	Y+61, r25	; 0x3d
     84e:	ae af       	std	Y+62, r26	; 0x3e
     850:	bf af       	std	Y+63, r27	; 0x3f
     852:	61 97       	sbiw	r28, 0x11	; 17
     854:	bc 01       	movw	r22, r24
     856:	cd 01       	movw	r24, r26
     858:	2d 96       	adiw	r28, 0x0d	; 13
     85a:	2c ad       	ldd	r18, Y+60	; 0x3c
     85c:	3d ad       	ldd	r19, Y+61	; 0x3d
     85e:	4e ad       	ldd	r20, Y+62	; 0x3e
     860:	5f ad       	ldd	r21, Y+63	; 0x3f
     862:	2d 97       	sbiw	r28, 0x0d	; 13
     864:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     868:	9b 01       	movw	r18, r22
     86a:	ac 01       	movw	r20, r24
     86c:	87 01       	movw	r16, r14
     86e:	ff 24       	eor	r15, r15
     870:	ee 24       	eor	r14, r14
     872:	ad a4       	ldd	r10, Y+45	; 0x2d
     874:	be a4       	ldd	r11, Y+46	; 0x2e
     876:	cf a4       	ldd	r12, Y+47	; 0x2f
     878:	d8 a8       	ldd	r13, Y+48	; 0x30
     87a:	c6 01       	movw	r24, r12
     87c:	aa 27       	eor	r26, r26
     87e:	bb 27       	eor	r27, r27
     880:	57 01       	movw	r10, r14
     882:	68 01       	movw	r12, r16
     884:	a8 2a       	or	r10, r24
     886:	b9 2a       	or	r11, r25
     888:	ca 2a       	or	r12, r26
     88a:	db 2a       	or	r13, r27
     88c:	a2 16       	cp	r10, r18
     88e:	b3 06       	cpc	r11, r19
     890:	c4 06       	cpc	r12, r20
     892:	d5 06       	cpc	r13, r21
     894:	60 f5       	brcc	.+88     	; 0x8ee <__stack+0x8f>
     896:	61 96       	adiw	r28, 0x11	; 17
     898:	6c ad       	ldd	r22, Y+60	; 0x3c
     89a:	7d ad       	ldd	r23, Y+61	; 0x3d
     89c:	8e ad       	ldd	r24, Y+62	; 0x3e
     89e:	9f ad       	ldd	r25, Y+63	; 0x3f
     8a0:	61 97       	sbiw	r28, 0x11	; 17
     8a2:	61 50       	subi	r22, 0x01	; 1
     8a4:	70 40       	sbci	r23, 0x00	; 0
     8a6:	80 40       	sbci	r24, 0x00	; 0
     8a8:	90 40       	sbci	r25, 0x00	; 0
     8aa:	61 96       	adiw	r28, 0x11	; 17
     8ac:	6c af       	std	Y+60, r22	; 0x3c
     8ae:	7d af       	std	Y+61, r23	; 0x3d
     8b0:	8e af       	std	Y+62, r24	; 0x3e
     8b2:	9f af       	std	Y+63, r25	; 0x3f
     8b4:	61 97       	sbiw	r28, 0x11	; 17
     8b6:	a2 0c       	add	r10, r2
     8b8:	b3 1c       	adc	r11, r3
     8ba:	c4 1c       	adc	r12, r4
     8bc:	d5 1c       	adc	r13, r5
     8be:	a2 14       	cp	r10, r2
     8c0:	b3 04       	cpc	r11, r3
     8c2:	c4 04       	cpc	r12, r4
     8c4:	d5 04       	cpc	r13, r5
     8c6:	98 f0       	brcs	.+38     	; 0x8ee <__stack+0x8f>
     8c8:	a2 16       	cp	r10, r18
     8ca:	b3 06       	cpc	r11, r19
     8cc:	c4 06       	cpc	r12, r20
     8ce:	d5 06       	cpc	r13, r21
     8d0:	70 f4       	brcc	.+28     	; 0x8ee <__stack+0x8f>
     8d2:	61 50       	subi	r22, 0x01	; 1
     8d4:	70 40       	sbci	r23, 0x00	; 0
     8d6:	80 40       	sbci	r24, 0x00	; 0
     8d8:	90 40       	sbci	r25, 0x00	; 0
     8da:	61 96       	adiw	r28, 0x11	; 17
     8dc:	6c af       	std	Y+60, r22	; 0x3c
     8de:	7d af       	std	Y+61, r23	; 0x3d
     8e0:	8e af       	std	Y+62, r24	; 0x3e
     8e2:	9f af       	std	Y+63, r25	; 0x3f
     8e4:	61 97       	sbiw	r28, 0x11	; 17
     8e6:	a2 0c       	add	r10, r2
     8e8:	b3 1c       	adc	r11, r3
     8ea:	c4 1c       	adc	r12, r4
     8ec:	d5 1c       	adc	r13, r5
     8ee:	a2 1a       	sub	r10, r18
     8f0:	b3 0a       	sbc	r11, r19
     8f2:	c4 0a       	sbc	r12, r20
     8f4:	d5 0a       	sbc	r13, r21
     8f6:	c6 01       	movw	r24, r12
     8f8:	b5 01       	movw	r22, r10
     8fa:	29 96       	adiw	r28, 0x09	; 9
     8fc:	2c ad       	ldd	r18, Y+60	; 0x3c
     8fe:	3d ad       	ldd	r19, Y+61	; 0x3d
     900:	4e ad       	ldd	r20, Y+62	; 0x3e
     902:	5f ad       	ldd	r21, Y+63	; 0x3f
     904:	29 97       	sbiw	r28, 0x09	; 9
     906:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     90a:	7b 01       	movw	r14, r22
     90c:	8c 01       	movw	r16, r24
     90e:	c6 01       	movw	r24, r12
     910:	b5 01       	movw	r22, r10
     912:	29 96       	adiw	r28, 0x09	; 9
     914:	2c ad       	ldd	r18, Y+60	; 0x3c
     916:	3d ad       	ldd	r19, Y+61	; 0x3d
     918:	4e ad       	ldd	r20, Y+62	; 0x3e
     91a:	5f ad       	ldd	r21, Y+63	; 0x3f
     91c:	29 97       	sbiw	r28, 0x09	; 9
     91e:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     922:	c9 01       	movw	r24, r18
     924:	da 01       	movw	r26, r20
     926:	5c 01       	movw	r10, r24
     928:	6d 01       	movw	r12, r26
     92a:	c6 01       	movw	r24, r12
     92c:	b5 01       	movw	r22, r10
     92e:	2d 96       	adiw	r28, 0x0d	; 13
     930:	2c ad       	ldd	r18, Y+60	; 0x3c
     932:	3d ad       	ldd	r19, Y+61	; 0x3d
     934:	4e ad       	ldd	r20, Y+62	; 0x3e
     936:	5f ad       	ldd	r21, Y+63	; 0x3f
     938:	2d 97       	sbiw	r28, 0x0d	; 13
     93a:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     93e:	9b 01       	movw	r18, r22
     940:	ac 01       	movw	r20, r24
     942:	87 01       	movw	r16, r14
     944:	ff 24       	eor	r15, r15
     946:	ee 24       	eor	r14, r14
     948:	8d a5       	ldd	r24, Y+45	; 0x2d
     94a:	9e a5       	ldd	r25, Y+46	; 0x2e
     94c:	af a5       	ldd	r26, Y+47	; 0x2f
     94e:	b8 a9       	ldd	r27, Y+48	; 0x30
     950:	a0 70       	andi	r26, 0x00	; 0
     952:	b0 70       	andi	r27, 0x00	; 0
     954:	e8 2a       	or	r14, r24
     956:	f9 2a       	or	r15, r25
     958:	0a 2b       	or	r16, r26
     95a:	1b 2b       	or	r17, r27
     95c:	e2 16       	cp	r14, r18
     95e:	f3 06       	cpc	r15, r19
     960:	04 07       	cpc	r16, r20
     962:	15 07       	cpc	r17, r21
     964:	c0 f4       	brcc	.+48     	; 0x996 <__stack+0x137>
     966:	08 94       	sec
     968:	a1 08       	sbc	r10, r1
     96a:	b1 08       	sbc	r11, r1
     96c:	c1 08       	sbc	r12, r1
     96e:	d1 08       	sbc	r13, r1
     970:	e2 0c       	add	r14, r2
     972:	f3 1c       	adc	r15, r3
     974:	04 1d       	adc	r16, r4
     976:	15 1d       	adc	r17, r5
     978:	e2 14       	cp	r14, r2
     97a:	f3 04       	cpc	r15, r3
     97c:	04 05       	cpc	r16, r4
     97e:	15 05       	cpc	r17, r5
     980:	50 f0       	brcs	.+20     	; 0x996 <__stack+0x137>
     982:	e2 16       	cp	r14, r18
     984:	f3 06       	cpc	r15, r19
     986:	04 07       	cpc	r16, r20
     988:	15 07       	cpc	r17, r21
     98a:	28 f4       	brcc	.+10     	; 0x996 <__stack+0x137>
     98c:	08 94       	sec
     98e:	a1 08       	sbc	r10, r1
     990:	b1 08       	sbc	r11, r1
     992:	c1 08       	sbc	r12, r1
     994:	d1 08       	sbc	r13, r1
     996:	61 96       	adiw	r28, 0x11	; 17
     998:	ec ac       	ldd	r14, Y+60	; 0x3c
     99a:	fd ac       	ldd	r15, Y+61	; 0x3d
     99c:	0e ad       	ldd	r16, Y+62	; 0x3e
     99e:	1f ad       	ldd	r17, Y+63	; 0x3f
     9a0:	61 97       	sbiw	r28, 0x11	; 17
     9a2:	d7 01       	movw	r26, r14
     9a4:	99 27       	eor	r25, r25
     9a6:	88 27       	eor	r24, r24
     9a8:	96 01       	movw	r18, r12
     9aa:	85 01       	movw	r16, r10
     9ac:	08 2b       	or	r16, r24
     9ae:	19 2b       	or	r17, r25
     9b0:	2a 2b       	or	r18, r26
     9b2:	3b 2b       	or	r19, r27
     9b4:	09 ab       	std	Y+49, r16	; 0x31
     9b6:	1a ab       	std	Y+50, r17	; 0x32
     9b8:	2b ab       	std	Y+51, r18	; 0x33
     9ba:	3c ab       	std	Y+52, r19	; 0x34
     9bc:	62 c2       	rjmp	.+1220   	; 0xe82 <__stack+0x623>
     9be:	6e 14       	cp	r6, r14
     9c0:	7f 04       	cpc	r7, r15
     9c2:	80 06       	cpc	r8, r16
     9c4:	91 06       	cpc	r9, r17
     9c6:	08 f4       	brcc	.+2      	; 0x9ca <__stack+0x16b>
     9c8:	51 c2       	rjmp	.+1186   	; 0xe6c <__stack+0x60d>
     9ca:	20 e0       	ldi	r18, 0x00	; 0
     9cc:	e2 16       	cp	r14, r18
     9ce:	20 e0       	ldi	r18, 0x00	; 0
     9d0:	f2 06       	cpc	r15, r18
     9d2:	21 e0       	ldi	r18, 0x01	; 1
     9d4:	02 07       	cpc	r16, r18
     9d6:	20 e0       	ldi	r18, 0x00	; 0
     9d8:	12 07       	cpc	r17, r18
     9da:	88 f4       	brcc	.+34     	; 0x9fe <__stack+0x19f>
     9dc:	3f ef       	ldi	r19, 0xFF	; 255
     9de:	e3 16       	cp	r14, r19
     9e0:	f1 04       	cpc	r15, r1
     9e2:	01 05       	cpc	r16, r1
     9e4:	11 05       	cpc	r17, r1
     9e6:	31 f0       	breq	.+12     	; 0x9f4 <__stack+0x195>
     9e8:	28 f0       	brcs	.+10     	; 0x9f4 <__stack+0x195>
     9ea:	48 e0       	ldi	r20, 0x08	; 8
     9ec:	50 e0       	ldi	r21, 0x00	; 0
     9ee:	60 e0       	ldi	r22, 0x00	; 0
     9f0:	70 e0       	ldi	r23, 0x00	; 0
     9f2:	17 c0       	rjmp	.+46     	; 0xa22 <__stack+0x1c3>
     9f4:	40 e0       	ldi	r20, 0x00	; 0
     9f6:	50 e0       	ldi	r21, 0x00	; 0
     9f8:	60 e0       	ldi	r22, 0x00	; 0
     9fa:	70 e0       	ldi	r23, 0x00	; 0
     9fc:	12 c0       	rjmp	.+36     	; 0xa22 <__stack+0x1c3>
     9fe:	40 e0       	ldi	r20, 0x00	; 0
     a00:	e4 16       	cp	r14, r20
     a02:	40 e0       	ldi	r20, 0x00	; 0
     a04:	f4 06       	cpc	r15, r20
     a06:	40 e0       	ldi	r20, 0x00	; 0
     a08:	04 07       	cpc	r16, r20
     a0a:	41 e0       	ldi	r20, 0x01	; 1
     a0c:	14 07       	cpc	r17, r20
     a0e:	28 f0       	brcs	.+10     	; 0xa1a <__stack+0x1bb>
     a10:	48 e1       	ldi	r20, 0x18	; 24
     a12:	50 e0       	ldi	r21, 0x00	; 0
     a14:	60 e0       	ldi	r22, 0x00	; 0
     a16:	70 e0       	ldi	r23, 0x00	; 0
     a18:	04 c0       	rjmp	.+8      	; 0xa22 <__stack+0x1c3>
     a1a:	40 e1       	ldi	r20, 0x10	; 16
     a1c:	50 e0       	ldi	r21, 0x00	; 0
     a1e:	60 e0       	ldi	r22, 0x00	; 0
     a20:	70 e0       	ldi	r23, 0x00	; 0
     a22:	d8 01       	movw	r26, r16
     a24:	c7 01       	movw	r24, r14
     a26:	04 2e       	mov	r0, r20
     a28:	04 c0       	rjmp	.+8      	; 0xa32 <__stack+0x1d3>
     a2a:	b6 95       	lsr	r27
     a2c:	a7 95       	ror	r26
     a2e:	97 95       	ror	r25
     a30:	87 95       	ror	r24
     a32:	0a 94       	dec	r0
     a34:	d2 f7       	brpl	.-12     	; 0xa2a <__stack+0x1cb>
     a36:	89 58       	subi	r24, 0x89	; 137
     a38:	9f 4f       	sbci	r25, 0xFF	; 255
     a3a:	dc 01       	movw	r26, r24
     a3c:	2c 91       	ld	r18, X
     a3e:	30 e2       	ldi	r19, 0x20	; 32
     a40:	a3 2e       	mov	r10, r19
     a42:	b1 2c       	mov	r11, r1
     a44:	c1 2c       	mov	r12, r1
     a46:	d1 2c       	mov	r13, r1
     a48:	d6 01       	movw	r26, r12
     a4a:	c5 01       	movw	r24, r10
     a4c:	84 1b       	sub	r24, r20
     a4e:	95 0b       	sbc	r25, r21
     a50:	a6 0b       	sbc	r26, r22
     a52:	b7 0b       	sbc	r27, r23
     a54:	82 1b       	sub	r24, r18
     a56:	91 09       	sbc	r25, r1
     a58:	a1 09       	sbc	r26, r1
     a5a:	b1 09       	sbc	r27, r1
     a5c:	00 97       	sbiw	r24, 0x00	; 0
     a5e:	a1 05       	cpc	r26, r1
     a60:	b1 05       	cpc	r27, r1
     a62:	89 f4       	brne	.+34     	; 0xa86 <__stack+0x227>
     a64:	e6 14       	cp	r14, r6
     a66:	f7 04       	cpc	r15, r7
     a68:	08 05       	cpc	r16, r8
     a6a:	19 05       	cpc	r17, r9
     a6c:	08 f4       	brcc	.+2      	; 0xa70 <__stack+0x211>
     a6e:	f2 c1       	rjmp	.+996    	; 0xe54 <__stack+0x5f5>
     a70:	6d a4       	ldd	r6, Y+45	; 0x2d
     a72:	7e a4       	ldd	r7, Y+46	; 0x2e
     a74:	8f a4       	ldd	r8, Y+47	; 0x2f
     a76:	98 a8       	ldd	r9, Y+48	; 0x30
     a78:	62 14       	cp	r6, r2
     a7a:	73 04       	cpc	r7, r3
     a7c:	84 04       	cpc	r8, r4
     a7e:	95 04       	cpc	r9, r5
     a80:	08 f0       	brcs	.+2      	; 0xa84 <__stack+0x225>
     a82:	e8 c1       	rjmp	.+976    	; 0xe54 <__stack+0x5f5>
     a84:	f3 c1       	rjmp	.+998    	; 0xe6c <__stack+0x60d>
     a86:	6e 96       	adiw	r28, 0x1e	; 30
     a88:	8f af       	std	Y+63, r24	; 0x3f
     a8a:	6e 97       	sbiw	r28, 0x1e	; 30
     a8c:	08 2e       	mov	r0, r24
     a8e:	04 c0       	rjmp	.+8      	; 0xa98 <__stack+0x239>
     a90:	ee 0c       	add	r14, r14
     a92:	ff 1c       	adc	r15, r15
     a94:	00 1f       	adc	r16, r16
     a96:	11 1f       	adc	r17, r17
     a98:	0a 94       	dec	r0
     a9a:	d2 f7       	brpl	.-12     	; 0xa90 <__stack+0x231>
     a9c:	6a 2d       	mov	r22, r10
     a9e:	68 1b       	sub	r22, r24
     aa0:	d2 01       	movw	r26, r4
     aa2:	c1 01       	movw	r24, r2
     aa4:	06 2e       	mov	r0, r22
     aa6:	04 c0       	rjmp	.+8      	; 0xab0 <__stack+0x251>
     aa8:	b6 95       	lsr	r27
     aaa:	a7 95       	ror	r26
     aac:	97 95       	ror	r25
     aae:	87 95       	ror	r24
     ab0:	0a 94       	dec	r0
     ab2:	d2 f7       	brpl	.-12     	; 0xaa8 <__stack+0x249>
     ab4:	5c 01       	movw	r10, r24
     ab6:	6d 01       	movw	r12, r26
     ab8:	ae 28       	or	r10, r14
     aba:	bf 28       	or	r11, r15
     abc:	c0 2a       	or	r12, r16
     abe:	d1 2a       	or	r13, r17
     ac0:	ad a2       	std	Y+37, r10	; 0x25
     ac2:	be a2       	std	Y+38, r11	; 0x26
     ac4:	cf a2       	std	Y+39, r12	; 0x27
     ac6:	d8 a6       	std	Y+40, r13	; 0x28
     ac8:	72 01       	movw	r14, r4
     aca:	61 01       	movw	r12, r2
     acc:	6e 96       	adiw	r28, 0x1e	; 30
     ace:	0f ac       	ldd	r0, Y+63	; 0x3f
     ad0:	6e 97       	sbiw	r28, 0x1e	; 30
     ad2:	04 c0       	rjmp	.+8      	; 0xadc <__stack+0x27d>
     ad4:	cc 0c       	add	r12, r12
     ad6:	dd 1c       	adc	r13, r13
     ad8:	ee 1c       	adc	r14, r14
     ada:	ff 1c       	adc	r15, r15
     adc:	0a 94       	dec	r0
     ade:	d2 f7       	brpl	.-12     	; 0xad4 <__stack+0x275>
     ae0:	c9 a2       	std	Y+33, r12	; 0x21
     ae2:	da a2       	std	Y+34, r13	; 0x22
     ae4:	eb a2       	std	Y+35, r14	; 0x23
     ae6:	fc a2       	std	Y+36, r15	; 0x24
     ae8:	64 01       	movw	r12, r8
     aea:	53 01       	movw	r10, r6
     aec:	06 2e       	mov	r0, r22
     aee:	04 c0       	rjmp	.+8      	; 0xaf8 <__stack+0x299>
     af0:	d6 94       	lsr	r13
     af2:	c7 94       	ror	r12
     af4:	b7 94       	ror	r11
     af6:	a7 94       	ror	r10
     af8:	0a 94       	dec	r0
     afa:	d2 f7       	brpl	.-12     	; 0xaf0 <__stack+0x291>
     afc:	d4 01       	movw	r26, r8
     afe:	c3 01       	movw	r24, r6
     b00:	6e 96       	adiw	r28, 0x1e	; 30
     b02:	0f ac       	ldd	r0, Y+63	; 0x3f
     b04:	6e 97       	sbiw	r28, 0x1e	; 30
     b06:	04 c0       	rjmp	.+8      	; 0xb10 <__stack+0x2b1>
     b08:	88 0f       	add	r24, r24
     b0a:	99 1f       	adc	r25, r25
     b0c:	aa 1f       	adc	r26, r26
     b0e:	bb 1f       	adc	r27, r27
     b10:	0a 94       	dec	r0
     b12:	d2 f7       	brpl	.-12     	; 0xb08 <__stack+0x2a9>
     b14:	ed a4       	ldd	r14, Y+45	; 0x2d
     b16:	fe a4       	ldd	r15, Y+46	; 0x2e
     b18:	0f a5       	ldd	r16, Y+47	; 0x2f
     b1a:	18 a9       	ldd	r17, Y+48	; 0x30
     b1c:	04 c0       	rjmp	.+8      	; 0xb26 <__stack+0x2c7>
     b1e:	16 95       	lsr	r17
     b20:	07 95       	ror	r16
     b22:	f7 94       	ror	r15
     b24:	e7 94       	ror	r14
     b26:	6a 95       	dec	r22
     b28:	d2 f7       	brpl	.-12     	; 0xb1e <__stack+0x2bf>
     b2a:	37 01       	movw	r6, r14
     b2c:	48 01       	movw	r8, r16
     b2e:	68 2a       	or	r6, r24
     b30:	79 2a       	or	r7, r25
     b32:	8a 2a       	or	r8, r26
     b34:	9b 2a       	or	r9, r27
     b36:	6d 8e       	std	Y+29, r6	; 0x1d
     b38:	7e 8e       	std	Y+30, r7	; 0x1e
     b3a:	8f 8e       	std	Y+31, r8	; 0x1f
     b3c:	98 a2       	std	Y+32, r9	; 0x20
     b3e:	ed a0       	ldd	r14, Y+37	; 0x25
     b40:	fe a0       	ldd	r15, Y+38	; 0x26
     b42:	0f a1       	ldd	r16, Y+39	; 0x27
     b44:	18 a5       	ldd	r17, Y+40	; 0x28
     b46:	38 01       	movw	r6, r16
     b48:	88 24       	eor	r8, r8
     b4a:	99 24       	eor	r9, r9
     b4c:	98 01       	movw	r18, r16
     b4e:	87 01       	movw	r16, r14
     b50:	20 70       	andi	r18, 0x00	; 0
     b52:	30 70       	andi	r19, 0x00	; 0
     b54:	65 96       	adiw	r28, 0x15	; 21
     b56:	0c af       	std	Y+60, r16	; 0x3c
     b58:	1d af       	std	Y+61, r17	; 0x3d
     b5a:	2e af       	std	Y+62, r18	; 0x3e
     b5c:	3f af       	std	Y+63, r19	; 0x3f
     b5e:	65 97       	sbiw	r28, 0x15	; 21
     b60:	c6 01       	movw	r24, r12
     b62:	b5 01       	movw	r22, r10
     b64:	a4 01       	movw	r20, r8
     b66:	93 01       	movw	r18, r6
     b68:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     b6c:	7b 01       	movw	r14, r22
     b6e:	8c 01       	movw	r16, r24
     b70:	c6 01       	movw	r24, r12
     b72:	b5 01       	movw	r22, r10
     b74:	a4 01       	movw	r20, r8
     b76:	93 01       	movw	r18, r6
     b78:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     b7c:	c9 01       	movw	r24, r18
     b7e:	da 01       	movw	r26, r20
     b80:	1c 01       	movw	r2, r24
     b82:	2d 01       	movw	r4, r26
     b84:	c2 01       	movw	r24, r4
     b86:	b1 01       	movw	r22, r2
     b88:	65 96       	adiw	r28, 0x15	; 21
     b8a:	2c ad       	ldd	r18, Y+60	; 0x3c
     b8c:	3d ad       	ldd	r19, Y+61	; 0x3d
     b8e:	4e ad       	ldd	r20, Y+62	; 0x3e
     b90:	5f ad       	ldd	r21, Y+63	; 0x3f
     b92:	65 97       	sbiw	r28, 0x15	; 21
     b94:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     b98:	9b 01       	movw	r18, r22
     b9a:	ac 01       	movw	r20, r24
     b9c:	87 01       	movw	r16, r14
     b9e:	ff 24       	eor	r15, r15
     ba0:	ee 24       	eor	r14, r14
     ba2:	ad 8c       	ldd	r10, Y+29	; 0x1d
     ba4:	be 8c       	ldd	r11, Y+30	; 0x1e
     ba6:	cf 8c       	ldd	r12, Y+31	; 0x1f
     ba8:	d8 a0       	ldd	r13, Y+32	; 0x20
     baa:	c6 01       	movw	r24, r12
     bac:	aa 27       	eor	r26, r26
     bae:	bb 27       	eor	r27, r27
     bb0:	57 01       	movw	r10, r14
     bb2:	68 01       	movw	r12, r16
     bb4:	a8 2a       	or	r10, r24
     bb6:	b9 2a       	or	r11, r25
     bb8:	ca 2a       	or	r12, r26
     bba:	db 2a       	or	r13, r27
     bbc:	a2 16       	cp	r10, r18
     bbe:	b3 06       	cpc	r11, r19
     bc0:	c4 06       	cpc	r12, r20
     bc2:	d5 06       	cpc	r13, r21
     bc4:	00 f5       	brcc	.+64     	; 0xc06 <__stack+0x3a7>
     bc6:	08 94       	sec
     bc8:	21 08       	sbc	r2, r1
     bca:	31 08       	sbc	r3, r1
     bcc:	41 08       	sbc	r4, r1
     bce:	51 08       	sbc	r5, r1
     bd0:	ed a0       	ldd	r14, Y+37	; 0x25
     bd2:	fe a0       	ldd	r15, Y+38	; 0x26
     bd4:	0f a1       	ldd	r16, Y+39	; 0x27
     bd6:	18 a5       	ldd	r17, Y+40	; 0x28
     bd8:	ae 0c       	add	r10, r14
     bda:	bf 1c       	adc	r11, r15
     bdc:	c0 1e       	adc	r12, r16
     bde:	d1 1e       	adc	r13, r17
     be0:	ae 14       	cp	r10, r14
     be2:	bf 04       	cpc	r11, r15
     be4:	c0 06       	cpc	r12, r16
     be6:	d1 06       	cpc	r13, r17
     be8:	70 f0       	brcs	.+28     	; 0xc06 <__stack+0x3a7>
     bea:	a2 16       	cp	r10, r18
     bec:	b3 06       	cpc	r11, r19
     bee:	c4 06       	cpc	r12, r20
     bf0:	d5 06       	cpc	r13, r21
     bf2:	48 f4       	brcc	.+18     	; 0xc06 <__stack+0x3a7>
     bf4:	08 94       	sec
     bf6:	21 08       	sbc	r2, r1
     bf8:	31 08       	sbc	r3, r1
     bfa:	41 08       	sbc	r4, r1
     bfc:	51 08       	sbc	r5, r1
     bfe:	ae 0c       	add	r10, r14
     c00:	bf 1c       	adc	r11, r15
     c02:	c0 1e       	adc	r12, r16
     c04:	d1 1e       	adc	r13, r17
     c06:	a2 1a       	sub	r10, r18
     c08:	b3 0a       	sbc	r11, r19
     c0a:	c4 0a       	sbc	r12, r20
     c0c:	d5 0a       	sbc	r13, r21
     c0e:	c6 01       	movw	r24, r12
     c10:	b5 01       	movw	r22, r10
     c12:	a4 01       	movw	r20, r8
     c14:	93 01       	movw	r18, r6
     c16:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     c1a:	7b 01       	movw	r14, r22
     c1c:	8c 01       	movw	r16, r24
     c1e:	c6 01       	movw	r24, r12
     c20:	b5 01       	movw	r22, r10
     c22:	a4 01       	movw	r20, r8
     c24:	93 01       	movw	r18, r6
     c26:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
     c2a:	c9 01       	movw	r24, r18
     c2c:	da 01       	movw	r26, r20
     c2e:	3c 01       	movw	r6, r24
     c30:	4d 01       	movw	r8, r26
     c32:	c4 01       	movw	r24, r8
     c34:	b3 01       	movw	r22, r6
     c36:	65 96       	adiw	r28, 0x15	; 21
     c38:	2c ad       	ldd	r18, Y+60	; 0x3c
     c3a:	3d ad       	ldd	r19, Y+61	; 0x3d
     c3c:	4e ad       	ldd	r20, Y+62	; 0x3e
     c3e:	5f ad       	ldd	r21, Y+63	; 0x3f
     c40:	65 97       	sbiw	r28, 0x15	; 21
     c42:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     c46:	9b 01       	movw	r18, r22
     c48:	ac 01       	movw	r20, r24
     c4a:	87 01       	movw	r16, r14
     c4c:	ff 24       	eor	r15, r15
     c4e:	ee 24       	eor	r14, r14
     c50:	8d 8d       	ldd	r24, Y+29	; 0x1d
     c52:	9e 8d       	ldd	r25, Y+30	; 0x1e
     c54:	af 8d       	ldd	r26, Y+31	; 0x1f
     c56:	b8 a1       	ldd	r27, Y+32	; 0x20
     c58:	a0 70       	andi	r26, 0x00	; 0
     c5a:	b0 70       	andi	r27, 0x00	; 0
     c5c:	57 01       	movw	r10, r14
     c5e:	68 01       	movw	r12, r16
     c60:	a8 2a       	or	r10, r24
     c62:	b9 2a       	or	r11, r25
     c64:	ca 2a       	or	r12, r26
     c66:	db 2a       	or	r13, r27
     c68:	a2 16       	cp	r10, r18
     c6a:	b3 06       	cpc	r11, r19
     c6c:	c4 06       	cpc	r12, r20
     c6e:	d5 06       	cpc	r13, r21
     c70:	00 f5       	brcc	.+64     	; 0xcb2 <__stack+0x453>
     c72:	08 94       	sec
     c74:	61 08       	sbc	r6, r1
     c76:	71 08       	sbc	r7, r1
     c78:	81 08       	sbc	r8, r1
     c7a:	91 08       	sbc	r9, r1
     c7c:	6d a1       	ldd	r22, Y+37	; 0x25
     c7e:	7e a1       	ldd	r23, Y+38	; 0x26
     c80:	8f a1       	ldd	r24, Y+39	; 0x27
     c82:	98 a5       	ldd	r25, Y+40	; 0x28
     c84:	a6 0e       	add	r10, r22
     c86:	b7 1e       	adc	r11, r23
     c88:	c8 1e       	adc	r12, r24
     c8a:	d9 1e       	adc	r13, r25
     c8c:	a6 16       	cp	r10, r22
     c8e:	b7 06       	cpc	r11, r23
     c90:	c8 06       	cpc	r12, r24
     c92:	d9 06       	cpc	r13, r25
     c94:	70 f0       	brcs	.+28     	; 0xcb2 <__stack+0x453>
     c96:	a2 16       	cp	r10, r18
     c98:	b3 06       	cpc	r11, r19
     c9a:	c4 06       	cpc	r12, r20
     c9c:	d5 06       	cpc	r13, r21
     c9e:	48 f4       	brcc	.+18     	; 0xcb2 <__stack+0x453>
     ca0:	08 94       	sec
     ca2:	61 08       	sbc	r6, r1
     ca4:	71 08       	sbc	r7, r1
     ca6:	81 08       	sbc	r8, r1
     ca8:	91 08       	sbc	r9, r1
     caa:	a6 0e       	add	r10, r22
     cac:	b7 1e       	adc	r11, r23
     cae:	c8 1e       	adc	r12, r24
     cb0:	d9 1e       	adc	r13, r25
     cb2:	d6 01       	movw	r26, r12
     cb4:	c5 01       	movw	r24, r10
     cb6:	82 1b       	sub	r24, r18
     cb8:	93 0b       	sbc	r25, r19
     cba:	a4 0b       	sbc	r26, r20
     cbc:	b5 0b       	sbc	r27, r21
     cbe:	89 8f       	std	Y+25, r24	; 0x19
     cc0:	9a 8f       	std	Y+26, r25	; 0x1a
     cc2:	ab 8f       	std	Y+27, r26	; 0x1b
     cc4:	bc 8f       	std	Y+28, r27	; 0x1c
     cc6:	d1 01       	movw	r26, r2
     cc8:	99 27       	eor	r25, r25
     cca:	88 27       	eor	r24, r24
     ccc:	64 01       	movw	r12, r8
     cce:	53 01       	movw	r10, r6
     cd0:	a8 2a       	or	r10, r24
     cd2:	b9 2a       	or	r11, r25
     cd4:	ca 2a       	or	r12, r26
     cd6:	db 2a       	or	r13, r27
     cd8:	a9 aa       	std	Y+49, r10	; 0x31
     cda:	ba aa       	std	Y+50, r11	; 0x32
     cdc:	cb aa       	std	Y+51, r12	; 0x33
     cde:	dc aa       	std	Y+52, r13	; 0x34
     ce0:	86 01       	movw	r16, r12
     ce2:	75 01       	movw	r14, r10
     ce4:	2f ef       	ldi	r18, 0xFF	; 255
     ce6:	3f ef       	ldi	r19, 0xFF	; 255
     ce8:	40 e0       	ldi	r20, 0x00	; 0
     cea:	50 e0       	ldi	r21, 0x00	; 0
     cec:	e2 22       	and	r14, r18
     cee:	f3 22       	and	r15, r19
     cf0:	04 23       	and	r16, r20
     cf2:	15 23       	and	r17, r21
     cf4:	a6 01       	movw	r20, r12
     cf6:	66 27       	eor	r22, r22
     cf8:	77 27       	eor	r23, r23
     cfa:	6d 96       	adiw	r28, 0x1d	; 29
     cfc:	4c af       	std	Y+60, r20	; 0x3c
     cfe:	5d af       	std	Y+61, r21	; 0x3d
     d00:	6e af       	std	Y+62, r22	; 0x3e
     d02:	7f af       	std	Y+63, r23	; 0x3f
     d04:	6d 97       	sbiw	r28, 0x1d	; 29
     d06:	a9 a0       	ldd	r10, Y+33	; 0x21
     d08:	ba a0       	ldd	r11, Y+34	; 0x22
     d0a:	cb a0       	ldd	r12, Y+35	; 0x23
     d0c:	dc a0       	ldd	r13, Y+36	; 0x24
     d0e:	6f ef       	ldi	r22, 0xFF	; 255
     d10:	7f ef       	ldi	r23, 0xFF	; 255
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	a6 22       	and	r10, r22
     d18:	b7 22       	and	r11, r23
     d1a:	c8 22       	and	r12, r24
     d1c:	d9 22       	and	r13, r25
     d1e:	89 a1       	ldd	r24, Y+33	; 0x21
     d20:	9a a1       	ldd	r25, Y+34	; 0x22
     d22:	ab a1       	ldd	r26, Y+35	; 0x23
     d24:	bc a1       	ldd	r27, Y+36	; 0x24
     d26:	1d 01       	movw	r2, r26
     d28:	44 24       	eor	r4, r4
     d2a:	55 24       	eor	r5, r5
     d2c:	c8 01       	movw	r24, r16
     d2e:	b7 01       	movw	r22, r14
     d30:	a6 01       	movw	r20, r12
     d32:	95 01       	movw	r18, r10
     d34:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     d38:	69 96       	adiw	r28, 0x19	; 25
     d3a:	6c af       	std	Y+60, r22	; 0x3c
     d3c:	7d af       	std	Y+61, r23	; 0x3d
     d3e:	8e af       	std	Y+62, r24	; 0x3e
     d40:	9f af       	std	Y+63, r25	; 0x3f
     d42:	69 97       	sbiw	r28, 0x19	; 25
     d44:	c8 01       	movw	r24, r16
     d46:	b7 01       	movw	r22, r14
     d48:	a2 01       	movw	r20, r4
     d4a:	91 01       	movw	r18, r2
     d4c:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     d50:	3b 01       	movw	r6, r22
     d52:	4c 01       	movw	r8, r24
     d54:	6d 96       	adiw	r28, 0x1d	; 29
     d56:	6c ad       	ldd	r22, Y+60	; 0x3c
     d58:	7d ad       	ldd	r23, Y+61	; 0x3d
     d5a:	8e ad       	ldd	r24, Y+62	; 0x3e
     d5c:	9f ad       	ldd	r25, Y+63	; 0x3f
     d5e:	6d 97       	sbiw	r28, 0x1d	; 29
     d60:	a6 01       	movw	r20, r12
     d62:	95 01       	movw	r18, r10
     d64:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     d68:	7b 01       	movw	r14, r22
     d6a:	8c 01       	movw	r16, r24
     d6c:	6d 96       	adiw	r28, 0x1d	; 29
     d6e:	6c ad       	ldd	r22, Y+60	; 0x3c
     d70:	7d ad       	ldd	r23, Y+61	; 0x3d
     d72:	8e ad       	ldd	r24, Y+62	; 0x3e
     d74:	9f ad       	ldd	r25, Y+63	; 0x3f
     d76:	6d 97       	sbiw	r28, 0x1d	; 29
     d78:	a2 01       	movw	r20, r4
     d7a:	91 01       	movw	r18, r2
     d7c:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
     d80:	5b 01       	movw	r10, r22
     d82:	6c 01       	movw	r12, r24
     d84:	a8 01       	movw	r20, r16
     d86:	97 01       	movw	r18, r14
     d88:	26 0d       	add	r18, r6
     d8a:	37 1d       	adc	r19, r7
     d8c:	48 1d       	adc	r20, r8
     d8e:	59 1d       	adc	r21, r9
     d90:	69 96       	adiw	r28, 0x19	; 25
     d92:	6c ac       	ldd	r6, Y+60	; 0x3c
     d94:	7d ac       	ldd	r7, Y+61	; 0x3d
     d96:	8e ac       	ldd	r8, Y+62	; 0x3e
     d98:	9f ac       	ldd	r9, Y+63	; 0x3f
     d9a:	69 97       	sbiw	r28, 0x19	; 25
     d9c:	c4 01       	movw	r24, r8
     d9e:	aa 27       	eor	r26, r26
     da0:	bb 27       	eor	r27, r27
     da2:	28 0f       	add	r18, r24
     da4:	39 1f       	adc	r19, r25
     da6:	4a 1f       	adc	r20, r26
     da8:	5b 1f       	adc	r21, r27
     daa:	2e 15       	cp	r18, r14
     dac:	3f 05       	cpc	r19, r15
     dae:	40 07       	cpc	r20, r16
     db0:	51 07       	cpc	r21, r17
     db2:	48 f4       	brcc	.+18     	; 0xdc6 <__stack+0x567>
     db4:	e1 2c       	mov	r14, r1
     db6:	f1 2c       	mov	r15, r1
     db8:	61 e0       	ldi	r22, 0x01	; 1
     dba:	06 2f       	mov	r16, r22
     dbc:	11 2d       	mov	r17, r1
     dbe:	ae 0c       	add	r10, r14
     dc0:	bf 1c       	adc	r11, r15
     dc2:	c0 1e       	adc	r12, r16
     dc4:	d1 1e       	adc	r13, r17
     dc6:	ca 01       	movw	r24, r20
     dc8:	aa 27       	eor	r26, r26
     dca:	bb 27       	eor	r27, r27
     dcc:	bc 01       	movw	r22, r24
     dce:	cd 01       	movw	r24, r26
     dd0:	6a 0d       	add	r22, r10
     dd2:	7b 1d       	adc	r23, r11
     dd4:	8c 1d       	adc	r24, r12
     dd6:	9d 1d       	adc	r25, r13
     dd8:	69 8c       	ldd	r6, Y+25	; 0x19
     dda:	7a 8c       	ldd	r7, Y+26	; 0x1a
     ddc:	8b 8c       	ldd	r8, Y+27	; 0x1b
     dde:	9c 8c       	ldd	r9, Y+28	; 0x1c
     de0:	66 16       	cp	r6, r22
     de2:	77 06       	cpc	r7, r23
     de4:	88 06       	cpc	r8, r24
     de6:	99 06       	cpc	r9, r25
     de8:	40 f1       	brcs	.+80     	; 0xe3a <__stack+0x5db>
     dea:	66 15       	cp	r22, r6
     dec:	77 05       	cpc	r23, r7
     dee:	88 05       	cpc	r24, r8
     df0:	99 05       	cpc	r25, r9
     df2:	09 f0       	breq	.+2      	; 0xdf6 <__stack+0x597>
     df4:	43 c0       	rjmp	.+134    	; 0xe7c <__stack+0x61d>
     df6:	d9 01       	movw	r26, r18
     df8:	99 27       	eor	r25, r25
     dfa:	88 27       	eor	r24, r24
     dfc:	69 96       	adiw	r28, 0x19	; 25
     dfe:	2c ad       	ldd	r18, Y+60	; 0x3c
     e00:	3d ad       	ldd	r19, Y+61	; 0x3d
     e02:	4e ad       	ldd	r20, Y+62	; 0x3e
     e04:	5f ad       	ldd	r21, Y+63	; 0x3f
     e06:	69 97       	sbiw	r28, 0x19	; 25
     e08:	40 70       	andi	r20, 0x00	; 0
     e0a:	50 70       	andi	r21, 0x00	; 0
     e0c:	82 0f       	add	r24, r18
     e0e:	93 1f       	adc	r25, r19
     e10:	a4 1f       	adc	r26, r20
     e12:	b5 1f       	adc	r27, r21
     e14:	2d a5       	ldd	r18, Y+45	; 0x2d
     e16:	3e a5       	ldd	r19, Y+46	; 0x2e
     e18:	4f a5       	ldd	r20, Y+47	; 0x2f
     e1a:	58 a9       	ldd	r21, Y+48	; 0x30
     e1c:	6e 96       	adiw	r28, 0x1e	; 30
     e1e:	0f ac       	ldd	r0, Y+63	; 0x3f
     e20:	6e 97       	sbiw	r28, 0x1e	; 30
     e22:	04 c0       	rjmp	.+8      	; 0xe2c <__stack+0x5cd>
     e24:	22 0f       	add	r18, r18
     e26:	33 1f       	adc	r19, r19
     e28:	44 1f       	adc	r20, r20
     e2a:	55 1f       	adc	r21, r21
     e2c:	0a 94       	dec	r0
     e2e:	d2 f7       	brpl	.-12     	; 0xe24 <__stack+0x5c5>
     e30:	28 17       	cp	r18, r24
     e32:	39 07       	cpc	r19, r25
     e34:	4a 07       	cpc	r20, r26
     e36:	5b 07       	cpc	r21, r27
     e38:	08 f5       	brcc	.+66     	; 0xe7c <__stack+0x61d>
     e3a:	09 a9       	ldd	r16, Y+49	; 0x31
     e3c:	1a a9       	ldd	r17, Y+50	; 0x32
     e3e:	2b a9       	ldd	r18, Y+51	; 0x33
     e40:	3c a9       	ldd	r19, Y+52	; 0x34
     e42:	01 50       	subi	r16, 0x01	; 1
     e44:	10 40       	sbci	r17, 0x00	; 0
     e46:	20 40       	sbci	r18, 0x00	; 0
     e48:	30 40       	sbci	r19, 0x00	; 0
     e4a:	09 ab       	std	Y+49, r16	; 0x31
     e4c:	1a ab       	std	Y+50, r17	; 0x32
     e4e:	2b ab       	std	Y+51, r18	; 0x33
     e50:	3c ab       	std	Y+52, r19	; 0x34
     e52:	14 c0       	rjmp	.+40     	; 0xe7c <__stack+0x61d>
     e54:	66 24       	eor	r6, r6
     e56:	77 24       	eor	r7, r7
     e58:	43 01       	movw	r8, r6
     e5a:	21 e0       	ldi	r18, 0x01	; 1
     e5c:	30 e0       	ldi	r19, 0x00	; 0
     e5e:	40 e0       	ldi	r20, 0x00	; 0
     e60:	50 e0       	ldi	r21, 0x00	; 0
     e62:	29 ab       	std	Y+49, r18	; 0x31
     e64:	3a ab       	std	Y+50, r19	; 0x32
     e66:	4b ab       	std	Y+51, r20	; 0x33
     e68:	5c ab       	std	Y+52, r21	; 0x34
     e6a:	0b c0       	rjmp	.+22     	; 0xe82 <__stack+0x623>
     e6c:	66 24       	eor	r6, r6
     e6e:	77 24       	eor	r7, r7
     e70:	43 01       	movw	r8, r6
     e72:	19 aa       	std	Y+49, r1	; 0x31
     e74:	1a aa       	std	Y+50, r1	; 0x32
     e76:	1b aa       	std	Y+51, r1	; 0x33
     e78:	1c aa       	std	Y+52, r1	; 0x34
     e7a:	03 c0       	rjmp	.+6      	; 0xe82 <__stack+0x623>
     e7c:	66 24       	eor	r6, r6
     e7e:	77 24       	eor	r7, r7
     e80:	43 01       	movw	r8, r6
     e82:	fe 01       	movw	r30, r28
     e84:	71 96       	adiw	r30, 0x11	; 17
     e86:	88 e0       	ldi	r24, 0x08	; 8
     e88:	df 01       	movw	r26, r30
     e8a:	1d 92       	st	X+, r1
     e8c:	8a 95       	dec	r24
     e8e:	e9 f7       	brne	.-6      	; 0xe8a <__stack+0x62b>
     e90:	a9 a8       	ldd	r10, Y+49	; 0x31
     e92:	ba a8       	ldd	r11, Y+50	; 0x32
     e94:	cb a8       	ldd	r12, Y+51	; 0x33
     e96:	dc a8       	ldd	r13, Y+52	; 0x34
     e98:	a9 8a       	std	Y+17, r10	; 0x11
     e9a:	ba 8a       	std	Y+18, r11	; 0x12
     e9c:	cb 8a       	std	Y+19, r12	; 0x13
     e9e:	dc 8a       	std	Y+20, r13	; 0x14
     ea0:	6d 8a       	std	Y+21, r6	; 0x15
     ea2:	7e 8a       	std	Y+22, r7	; 0x16
     ea4:	8f 8a       	std	Y+23, r8	; 0x17
     ea6:	98 8e       	std	Y+24, r9	; 0x18
     ea8:	29 a9       	ldd	r18, Y+49	; 0x31
     eaa:	3a 89       	ldd	r19, Y+18	; 0x12
     eac:	4b 89       	ldd	r20, Y+19	; 0x13
     eae:	5c 89       	ldd	r21, Y+20	; 0x14
     eb0:	66 2d       	mov	r22, r6
     eb2:	7e 89       	ldd	r23, Y+22	; 0x16
     eb4:	8f 89       	ldd	r24, Y+23	; 0x17
     eb6:	98 8d       	ldd	r25, Y+24	; 0x18
     eb8:	c2 5a       	subi	r28, 0xA2	; 162
     eba:	df 4f       	sbci	r29, 0xFF	; 255
     ebc:	e2 e1       	ldi	r30, 0x12	; 18
     ebe:	0c 94 01 25 	jmp	0x4a02	; 0x4a02 <__epilogue_restores__>

00000ec2 <__umoddi3>:
     ec2:	ab e5       	ldi	r26, 0x5B	; 91
     ec4:	b0 e0       	ldi	r27, 0x00	; 0
     ec6:	e7 e6       	ldi	r30, 0x67	; 103
     ec8:	f7 e0       	ldi	r31, 0x07	; 7
     eca:	0c 94 e5 24 	jmp	0x49ca	; 0x49ca <__prologue_saves__>
     ece:	a8 e0       	ldi	r26, 0x08	; 8
     ed0:	4e 01       	movw	r8, r28
     ed2:	08 94       	sec
     ed4:	81 1c       	adc	r8, r1
     ed6:	91 1c       	adc	r9, r1
     ed8:	f4 01       	movw	r30, r8
     eda:	6a 2e       	mov	r6, r26
     edc:	11 92       	st	Z+, r1
     ede:	6a 94       	dec	r6
     ee0:	e9 f7       	brne	.-6      	; 0xedc <__umoddi3+0x1a>
     ee2:	29 83       	std	Y+1, r18	; 0x01
     ee4:	3a 83       	std	Y+2, r19	; 0x02
     ee6:	4b 83       	std	Y+3, r20	; 0x03
     ee8:	5c 83       	std	Y+4, r21	; 0x04
     eea:	6d 83       	std	Y+5, r22	; 0x05
     eec:	7e 83       	std	Y+6, r23	; 0x06
     eee:	8f 83       	std	Y+7, r24	; 0x07
     ef0:	98 87       	std	Y+8, r25	; 0x08
     ef2:	ce 01       	movw	r24, r28
     ef4:	09 96       	adiw	r24, 0x09	; 9
     ef6:	fc 01       	movw	r30, r24
     ef8:	11 92       	st	Z+, r1
     efa:	aa 95       	dec	r26
     efc:	e9 f7       	brne	.-6      	; 0xef8 <__umoddi3+0x36>
     efe:	a9 86       	std	Y+9, r10	; 0x09
     f00:	ba 86       	std	Y+10, r11	; 0x0a
     f02:	cb 86       	std	Y+11, r12	; 0x0b
     f04:	dc 86       	std	Y+12, r13	; 0x0c
     f06:	ed 86       	std	Y+13, r14	; 0x0d
     f08:	fe 86       	std	Y+14, r15	; 0x0e
     f0a:	0f 87       	std	Y+15, r16	; 0x0f
     f0c:	18 8b       	std	Y+16, r17	; 0x10
     f0e:	29 84       	ldd	r2, Y+9	; 0x09
     f10:	3a 84       	ldd	r3, Y+10	; 0x0a
     f12:	4b 84       	ldd	r4, Y+11	; 0x0b
     f14:	5c 84       	ldd	r5, Y+12	; 0x0c
     f16:	ad 84       	ldd	r10, Y+13	; 0x0d
     f18:	be 84       	ldd	r11, Y+14	; 0x0e
     f1a:	cf 84       	ldd	r12, Y+15	; 0x0f
     f1c:	d8 88       	ldd	r13, Y+16	; 0x10
     f1e:	29 81       	ldd	r18, Y+1	; 0x01
     f20:	3a 81       	ldd	r19, Y+2	; 0x02
     f22:	4b 81       	ldd	r20, Y+3	; 0x03
     f24:	5c 81       	ldd	r21, Y+4	; 0x04
     f26:	69 96       	adiw	r28, 0x19	; 25
     f28:	2f af       	std	Y+63, r18	; 0x3f
     f2a:	69 97       	sbiw	r28, 0x19	; 25
     f2c:	6a 96       	adiw	r28, 0x1a	; 26
     f2e:	3f af       	std	Y+63, r19	; 0x3f
     f30:	6a 97       	sbiw	r28, 0x1a	; 26
     f32:	6b 96       	adiw	r28, 0x1b	; 27
     f34:	4f af       	std	Y+63, r20	; 0x3f
     f36:	6b 97       	sbiw	r28, 0x1b	; 27
     f38:	6c 96       	adiw	r28, 0x1c	; 28
     f3a:	5f af       	std	Y+63, r21	; 0x3f
     f3c:	6c 97       	sbiw	r28, 0x1c	; 28
     f3e:	6c 96       	adiw	r28, 0x1c	; 28
     f40:	6c ac       	ldd	r6, Y+60	; 0x3c
     f42:	7d ac       	ldd	r7, Y+61	; 0x3d
     f44:	8e ac       	ldd	r8, Y+62	; 0x3e
     f46:	9f ac       	ldd	r9, Y+63	; 0x3f
     f48:	6c 97       	sbiw	r28, 0x1c	; 28
     f4a:	69 aa       	std	Y+49, r6	; 0x31
     f4c:	7a aa       	std	Y+50, r7	; 0x32
     f4e:	8b aa       	std	Y+51, r8	; 0x33
     f50:	9c aa       	std	Y+52, r9	; 0x34
     f52:	6d 81       	ldd	r22, Y+5	; 0x05
     f54:	7e 81       	ldd	r23, Y+6	; 0x06
     f56:	8f 81       	ldd	r24, Y+7	; 0x07
     f58:	98 85       	ldd	r25, Y+8	; 0x08
     f5a:	3b 01       	movw	r6, r22
     f5c:	4c 01       	movw	r8, r24
     f5e:	6d aa       	std	Y+53, r6	; 0x35
     f60:	7e aa       	std	Y+54, r7	; 0x36
     f62:	8f aa       	std	Y+55, r8	; 0x37
     f64:	98 ae       	std	Y+56, r9	; 0x38
     f66:	a1 14       	cp	r10, r1
     f68:	b1 04       	cpc	r11, r1
     f6a:	c1 04       	cpc	r12, r1
     f6c:	d1 04       	cpc	r13, r1
     f6e:	09 f0       	breq	.+2      	; 0xf72 <__umoddi3+0xb0>
     f70:	04 c3       	rjmp	.+1544   	; 0x157a <__umoddi3+0x6b8>
     f72:	62 14       	cp	r6, r2
     f74:	73 04       	cpc	r7, r3
     f76:	84 04       	cpc	r8, r4
     f78:	95 04       	cpc	r9, r5
     f7a:	08 f0       	brcs	.+2      	; 0xf7e <__umoddi3+0xbc>
     f7c:	00 c1       	rjmp	.+512    	; 0x117e <__umoddi3+0x2bc>
     f7e:	00 e0       	ldi	r16, 0x00	; 0
     f80:	20 16       	cp	r2, r16
     f82:	00 e0       	ldi	r16, 0x00	; 0
     f84:	30 06       	cpc	r3, r16
     f86:	01 e0       	ldi	r16, 0x01	; 1
     f88:	40 06       	cpc	r4, r16
     f8a:	00 e0       	ldi	r16, 0x00	; 0
     f8c:	50 06       	cpc	r5, r16
     f8e:	88 f4       	brcc	.+34     	; 0xfb2 <__umoddi3+0xf0>
     f90:	1f ef       	ldi	r17, 0xFF	; 255
     f92:	21 16       	cp	r2, r17
     f94:	31 04       	cpc	r3, r1
     f96:	41 04       	cpc	r4, r1
     f98:	51 04       	cpc	r5, r1
     f9a:	39 f0       	breq	.+14     	; 0xfaa <__umoddi3+0xe8>
     f9c:	30 f0       	brcs	.+12     	; 0xfaa <__umoddi3+0xe8>
     f9e:	88 e0       	ldi	r24, 0x08	; 8
     fa0:	e8 2e       	mov	r14, r24
     fa2:	f1 2c       	mov	r15, r1
     fa4:	01 2d       	mov	r16, r1
     fa6:	11 2d       	mov	r17, r1
     fa8:	18 c0       	rjmp	.+48     	; 0xfda <__umoddi3+0x118>
     faa:	ee 24       	eor	r14, r14
     fac:	ff 24       	eor	r15, r15
     fae:	87 01       	movw	r16, r14
     fb0:	14 c0       	rjmp	.+40     	; 0xfda <__umoddi3+0x118>
     fb2:	40 e0       	ldi	r20, 0x00	; 0
     fb4:	24 16       	cp	r2, r20
     fb6:	40 e0       	ldi	r20, 0x00	; 0
     fb8:	34 06       	cpc	r3, r20
     fba:	40 e0       	ldi	r20, 0x00	; 0
     fbc:	44 06       	cpc	r4, r20
     fbe:	41 e0       	ldi	r20, 0x01	; 1
     fc0:	54 06       	cpc	r5, r20
     fc2:	30 f0       	brcs	.+12     	; 0xfd0 <__umoddi3+0x10e>
     fc4:	b8 e1       	ldi	r27, 0x18	; 24
     fc6:	eb 2e       	mov	r14, r27
     fc8:	f1 2c       	mov	r15, r1
     fca:	01 2d       	mov	r16, r1
     fcc:	11 2d       	mov	r17, r1
     fce:	05 c0       	rjmp	.+10     	; 0xfda <__umoddi3+0x118>
     fd0:	a0 e1       	ldi	r26, 0x10	; 16
     fd2:	ea 2e       	mov	r14, r26
     fd4:	f1 2c       	mov	r15, r1
     fd6:	01 2d       	mov	r16, r1
     fd8:	11 2d       	mov	r17, r1
     fda:	d2 01       	movw	r26, r4
     fdc:	c1 01       	movw	r24, r2
     fde:	0e 2c       	mov	r0, r14
     fe0:	04 c0       	rjmp	.+8      	; 0xfea <__umoddi3+0x128>
     fe2:	b6 95       	lsr	r27
     fe4:	a7 95       	ror	r26
     fe6:	97 95       	ror	r25
     fe8:	87 95       	ror	r24
     fea:	0a 94       	dec	r0
     fec:	d2 f7       	brpl	.-12     	; 0xfe2 <__umoddi3+0x120>
     fee:	89 58       	subi	r24, 0x89	; 137
     ff0:	9f 4f       	sbci	r25, 0xFF	; 255
     ff2:	dc 01       	movw	r26, r24
     ff4:	2c 91       	ld	r18, X
     ff6:	80 e2       	ldi	r24, 0x20	; 32
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	a0 e0       	ldi	r26, 0x00	; 0
     ffc:	b0 e0       	ldi	r27, 0x00	; 0
     ffe:	8e 19       	sub	r24, r14
    1000:	9f 09       	sbc	r25, r15
    1002:	a0 0b       	sbc	r26, r16
    1004:	b1 0b       	sbc	r27, r17
    1006:	5c 01       	movw	r10, r24
    1008:	6d 01       	movw	r12, r26
    100a:	a2 1a       	sub	r10, r18
    100c:	b1 08       	sbc	r11, r1
    100e:	c1 08       	sbc	r12, r1
    1010:	d1 08       	sbc	r13, r1
    1012:	a9 ae       	std	Y+57, r10	; 0x39
    1014:	ba ae       	std	Y+58, r11	; 0x3a
    1016:	cb ae       	std	Y+59, r12	; 0x3b
    1018:	dc ae       	std	Y+60, r13	; 0x3c
    101a:	a1 14       	cp	r10, r1
    101c:	b1 04       	cpc	r11, r1
    101e:	c1 04       	cpc	r12, r1
    1020:	d1 04       	cpc	r13, r1
    1022:	09 f4       	brne	.+2      	; 0x1026 <__umoddi3+0x164>
    1024:	3f c0       	rjmp	.+126    	; 0x10a4 <__umoddi3+0x1e2>
    1026:	69 ad       	ldd	r22, Y+57	; 0x39
    1028:	06 2e       	mov	r0, r22
    102a:	04 c0       	rjmp	.+8      	; 0x1034 <__umoddi3+0x172>
    102c:	22 0c       	add	r2, r2
    102e:	33 1c       	adc	r3, r3
    1030:	44 1c       	adc	r4, r4
    1032:	55 1c       	adc	r5, r5
    1034:	0a 94       	dec	r0
    1036:	d2 f7       	brpl	.-12     	; 0x102c <__umoddi3+0x16a>
    1038:	a4 01       	movw	r20, r8
    103a:	93 01       	movw	r18, r6
    103c:	06 2e       	mov	r0, r22
    103e:	04 c0       	rjmp	.+8      	; 0x1048 <__umoddi3+0x186>
    1040:	22 0f       	add	r18, r18
    1042:	33 1f       	adc	r19, r19
    1044:	44 1f       	adc	r20, r20
    1046:	55 1f       	adc	r21, r21
    1048:	0a 94       	dec	r0
    104a:	d2 f7       	brpl	.-12     	; 0x1040 <__umoddi3+0x17e>
    104c:	80 e2       	ldi	r24, 0x20	; 32
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	8a 19       	sub	r24, r10
    1052:	9b 09       	sbc	r25, r11
    1054:	6c 96       	adiw	r28, 0x1c	; 28
    1056:	cc ac       	ldd	r12, Y+60	; 0x3c
    1058:	dd ac       	ldd	r13, Y+61	; 0x3d
    105a:	ee ac       	ldd	r14, Y+62	; 0x3e
    105c:	ff ac       	ldd	r15, Y+63	; 0x3f
    105e:	6c 97       	sbiw	r28, 0x1c	; 28
    1060:	04 c0       	rjmp	.+8      	; 0x106a <__umoddi3+0x1a8>
    1062:	f6 94       	lsr	r15
    1064:	e7 94       	ror	r14
    1066:	d7 94       	ror	r13
    1068:	c7 94       	ror	r12
    106a:	8a 95       	dec	r24
    106c:	d2 f7       	brpl	.-12     	; 0x1062 <__umoddi3+0x1a0>
    106e:	87 01       	movw	r16, r14
    1070:	76 01       	movw	r14, r12
    1072:	e2 2a       	or	r14, r18
    1074:	f3 2a       	or	r15, r19
    1076:	04 2b       	or	r16, r20
    1078:	15 2b       	or	r17, r21
    107a:	ed aa       	std	Y+53, r14	; 0x35
    107c:	fe aa       	std	Y+54, r15	; 0x36
    107e:	0f ab       	std	Y+55, r16	; 0x37
    1080:	18 af       	std	Y+56, r17	; 0x38
    1082:	6c 96       	adiw	r28, 0x1c	; 28
    1084:	8c ad       	ldd	r24, Y+60	; 0x3c
    1086:	9d ad       	ldd	r25, Y+61	; 0x3d
    1088:	ae ad       	ldd	r26, Y+62	; 0x3e
    108a:	bf ad       	ldd	r27, Y+63	; 0x3f
    108c:	6c 97       	sbiw	r28, 0x1c	; 28
    108e:	04 c0       	rjmp	.+8      	; 0x1098 <__umoddi3+0x1d6>
    1090:	88 0f       	add	r24, r24
    1092:	99 1f       	adc	r25, r25
    1094:	aa 1f       	adc	r26, r26
    1096:	bb 1f       	adc	r27, r27
    1098:	6a 95       	dec	r22
    109a:	d2 f7       	brpl	.-12     	; 0x1090 <__umoddi3+0x1ce>
    109c:	89 ab       	std	Y+49, r24	; 0x31
    109e:	9a ab       	std	Y+50, r25	; 0x32
    10a0:	ab ab       	std	Y+51, r26	; 0x33
    10a2:	bc ab       	std	Y+52, r27	; 0x34
    10a4:	32 01       	movw	r6, r4
    10a6:	88 24       	eor	r8, r8
    10a8:	99 24       	eor	r9, r9
    10aa:	b2 01       	movw	r22, r4
    10ac:	a1 01       	movw	r20, r2
    10ae:	60 70       	andi	r22, 0x00	; 0
    10b0:	70 70       	andi	r23, 0x00	; 0
    10b2:	21 96       	adiw	r28, 0x01	; 1
    10b4:	4c af       	std	Y+60, r20	; 0x3c
    10b6:	5d af       	std	Y+61, r21	; 0x3d
    10b8:	6e af       	std	Y+62, r22	; 0x3e
    10ba:	7f af       	std	Y+63, r23	; 0x3f
    10bc:	21 97       	sbiw	r28, 0x01	; 1
    10be:	6d a9       	ldd	r22, Y+53	; 0x35
    10c0:	7e a9       	ldd	r23, Y+54	; 0x36
    10c2:	8f a9       	ldd	r24, Y+55	; 0x37
    10c4:	98 ad       	ldd	r25, Y+56	; 0x38
    10c6:	a4 01       	movw	r20, r8
    10c8:	93 01       	movw	r18, r6
    10ca:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    10ce:	7b 01       	movw	r14, r22
    10d0:	8c 01       	movw	r16, r24
    10d2:	6d a9       	ldd	r22, Y+53	; 0x35
    10d4:	7e a9       	ldd	r23, Y+54	; 0x36
    10d6:	8f a9       	ldd	r24, Y+55	; 0x37
    10d8:	98 ad       	ldd	r25, Y+56	; 0x38
    10da:	a4 01       	movw	r20, r8
    10dc:	93 01       	movw	r18, r6
    10de:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    10e2:	ca 01       	movw	r24, r20
    10e4:	b9 01       	movw	r22, r18
    10e6:	21 96       	adiw	r28, 0x01	; 1
    10e8:	2c ad       	ldd	r18, Y+60	; 0x3c
    10ea:	3d ad       	ldd	r19, Y+61	; 0x3d
    10ec:	4e ad       	ldd	r20, Y+62	; 0x3e
    10ee:	5f ad       	ldd	r21, Y+63	; 0x3f
    10f0:	21 97       	sbiw	r28, 0x01	; 1
    10f2:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    10f6:	9b 01       	movw	r18, r22
    10f8:	ac 01       	movw	r20, r24
    10fa:	87 01       	movw	r16, r14
    10fc:	ff 24       	eor	r15, r15
    10fe:	ee 24       	eor	r14, r14
    1100:	a9 a8       	ldd	r10, Y+49	; 0x31
    1102:	ba a8       	ldd	r11, Y+50	; 0x32
    1104:	cb a8       	ldd	r12, Y+51	; 0x33
    1106:	dc a8       	ldd	r13, Y+52	; 0x34
    1108:	c6 01       	movw	r24, r12
    110a:	aa 27       	eor	r26, r26
    110c:	bb 27       	eor	r27, r27
    110e:	57 01       	movw	r10, r14
    1110:	68 01       	movw	r12, r16
    1112:	a8 2a       	or	r10, r24
    1114:	b9 2a       	or	r11, r25
    1116:	ca 2a       	or	r12, r26
    1118:	db 2a       	or	r13, r27
    111a:	a2 16       	cp	r10, r18
    111c:	b3 06       	cpc	r11, r19
    111e:	c4 06       	cpc	r12, r20
    1120:	d5 06       	cpc	r13, r21
    1122:	90 f4       	brcc	.+36     	; 0x1148 <__umoddi3+0x286>
    1124:	a2 0c       	add	r10, r2
    1126:	b3 1c       	adc	r11, r3
    1128:	c4 1c       	adc	r12, r4
    112a:	d5 1c       	adc	r13, r5
    112c:	a2 14       	cp	r10, r2
    112e:	b3 04       	cpc	r11, r3
    1130:	c4 04       	cpc	r12, r4
    1132:	d5 04       	cpc	r13, r5
    1134:	48 f0       	brcs	.+18     	; 0x1148 <__umoddi3+0x286>
    1136:	a2 16       	cp	r10, r18
    1138:	b3 06       	cpc	r11, r19
    113a:	c4 06       	cpc	r12, r20
    113c:	d5 06       	cpc	r13, r21
    113e:	20 f4       	brcc	.+8      	; 0x1148 <__umoddi3+0x286>
    1140:	a2 0c       	add	r10, r2
    1142:	b3 1c       	adc	r11, r3
    1144:	c4 1c       	adc	r12, r4
    1146:	d5 1c       	adc	r13, r5
    1148:	a2 1a       	sub	r10, r18
    114a:	b3 0a       	sbc	r11, r19
    114c:	c4 0a       	sbc	r12, r20
    114e:	d5 0a       	sbc	r13, r21
    1150:	c6 01       	movw	r24, r12
    1152:	b5 01       	movw	r22, r10
    1154:	a4 01       	movw	r20, r8
    1156:	93 01       	movw	r18, r6
    1158:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    115c:	7b 01       	movw	r14, r22
    115e:	8c 01       	movw	r16, r24
    1160:	c6 01       	movw	r24, r12
    1162:	b5 01       	movw	r22, r10
    1164:	a4 01       	movw	r20, r8
    1166:	93 01       	movw	r18, r6
    1168:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    116c:	ca 01       	movw	r24, r20
    116e:	b9 01       	movw	r22, r18
    1170:	21 96       	adiw	r28, 0x01	; 1
    1172:	2c ad       	ldd	r18, Y+60	; 0x3c
    1174:	3d ad       	ldd	r19, Y+61	; 0x3d
    1176:	4e ad       	ldd	r20, Y+62	; 0x3e
    1178:	5f ad       	ldd	r21, Y+63	; 0x3f
    117a:	21 97       	sbiw	r28, 0x01	; 1
    117c:	ba c1       	rjmp	.+884    	; 0x14f2 <__umoddi3+0x630>
    117e:	21 14       	cp	r2, r1
    1180:	31 04       	cpc	r3, r1
    1182:	41 04       	cpc	r4, r1
    1184:	51 04       	cpc	r5, r1
    1186:	71 f4       	brne	.+28     	; 0x11a4 <__umoddi3+0x2e2>
    1188:	61 e0       	ldi	r22, 0x01	; 1
    118a:	70 e0       	ldi	r23, 0x00	; 0
    118c:	80 e0       	ldi	r24, 0x00	; 0
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	20 e0       	ldi	r18, 0x00	; 0
    1192:	30 e0       	ldi	r19, 0x00	; 0
    1194:	40 e0       	ldi	r20, 0x00	; 0
    1196:	50 e0       	ldi	r21, 0x00	; 0
    1198:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    119c:	c9 01       	movw	r24, r18
    119e:	da 01       	movw	r26, r20
    11a0:	1c 01       	movw	r2, r24
    11a2:	2d 01       	movw	r4, r26
    11a4:	00 e0       	ldi	r16, 0x00	; 0
    11a6:	20 16       	cp	r2, r16
    11a8:	00 e0       	ldi	r16, 0x00	; 0
    11aa:	30 06       	cpc	r3, r16
    11ac:	01 e0       	ldi	r16, 0x01	; 1
    11ae:	40 06       	cpc	r4, r16
    11b0:	00 e0       	ldi	r16, 0x00	; 0
    11b2:	50 06       	cpc	r5, r16
    11b4:	88 f4       	brcc	.+34     	; 0x11d8 <__umoddi3+0x316>
    11b6:	1f ef       	ldi	r17, 0xFF	; 255
    11b8:	21 16       	cp	r2, r17
    11ba:	31 04       	cpc	r3, r1
    11bc:	41 04       	cpc	r4, r1
    11be:	51 04       	cpc	r5, r1
    11c0:	39 f0       	breq	.+14     	; 0x11d0 <__umoddi3+0x30e>
    11c2:	30 f0       	brcs	.+12     	; 0x11d0 <__umoddi3+0x30e>
    11c4:	68 e0       	ldi	r22, 0x08	; 8
    11c6:	e6 2e       	mov	r14, r22
    11c8:	f1 2c       	mov	r15, r1
    11ca:	01 2d       	mov	r16, r1
    11cc:	11 2d       	mov	r17, r1
    11ce:	18 c0       	rjmp	.+48     	; 0x1200 <__umoddi3+0x33e>
    11d0:	ee 24       	eor	r14, r14
    11d2:	ff 24       	eor	r15, r15
    11d4:	87 01       	movw	r16, r14
    11d6:	14 c0       	rjmp	.+40     	; 0x1200 <__umoddi3+0x33e>
    11d8:	40 e0       	ldi	r20, 0x00	; 0
    11da:	24 16       	cp	r2, r20
    11dc:	40 e0       	ldi	r20, 0x00	; 0
    11de:	34 06       	cpc	r3, r20
    11e0:	40 e0       	ldi	r20, 0x00	; 0
    11e2:	44 06       	cpc	r4, r20
    11e4:	41 e0       	ldi	r20, 0x01	; 1
    11e6:	54 06       	cpc	r5, r20
    11e8:	30 f0       	brcs	.+12     	; 0x11f6 <__umoddi3+0x334>
    11ea:	58 e1       	ldi	r21, 0x18	; 24
    11ec:	e5 2e       	mov	r14, r21
    11ee:	f1 2c       	mov	r15, r1
    11f0:	01 2d       	mov	r16, r1
    11f2:	11 2d       	mov	r17, r1
    11f4:	05 c0       	rjmp	.+10     	; 0x1200 <__umoddi3+0x33e>
    11f6:	40 e1       	ldi	r20, 0x10	; 16
    11f8:	e4 2e       	mov	r14, r20
    11fa:	f1 2c       	mov	r15, r1
    11fc:	01 2d       	mov	r16, r1
    11fe:	11 2d       	mov	r17, r1
    1200:	d2 01       	movw	r26, r4
    1202:	c1 01       	movw	r24, r2
    1204:	0e 2c       	mov	r0, r14
    1206:	04 c0       	rjmp	.+8      	; 0x1210 <__umoddi3+0x34e>
    1208:	b6 95       	lsr	r27
    120a:	a7 95       	ror	r26
    120c:	97 95       	ror	r25
    120e:	87 95       	ror	r24
    1210:	0a 94       	dec	r0
    1212:	d2 f7       	brpl	.-12     	; 0x1208 <__umoddi3+0x346>
    1214:	89 58       	subi	r24, 0x89	; 137
    1216:	9f 4f       	sbci	r25, 0xFF	; 255
    1218:	dc 01       	movw	r26, r24
    121a:	2c 91       	ld	r18, X
    121c:	30 e2       	ldi	r19, 0x20	; 32
    121e:	a3 2e       	mov	r10, r19
    1220:	b1 2c       	mov	r11, r1
    1222:	c1 2c       	mov	r12, r1
    1224:	d1 2c       	mov	r13, r1
    1226:	d6 01       	movw	r26, r12
    1228:	c5 01       	movw	r24, r10
    122a:	8e 19       	sub	r24, r14
    122c:	9f 09       	sbc	r25, r15
    122e:	a0 0b       	sbc	r26, r16
    1230:	b1 0b       	sbc	r27, r17
    1232:	7c 01       	movw	r14, r24
    1234:	8d 01       	movw	r16, r26
    1236:	e2 1a       	sub	r14, r18
    1238:	f1 08       	sbc	r15, r1
    123a:	01 09       	sbc	r16, r1
    123c:	11 09       	sbc	r17, r1
    123e:	e9 ae       	std	Y+57, r14	; 0x39
    1240:	fa ae       	std	Y+58, r15	; 0x3a
    1242:	0b af       	std	Y+59, r16	; 0x3b
    1244:	1c af       	std	Y+60, r17	; 0x3c
    1246:	e1 14       	cp	r14, r1
    1248:	f1 04       	cpc	r15, r1
    124a:	01 05       	cpc	r16, r1
    124c:	11 05       	cpc	r17, r1
    124e:	39 f4       	brne	.+14     	; 0x125e <__umoddi3+0x39c>
    1250:	64 01       	movw	r12, r8
    1252:	53 01       	movw	r10, r6
    1254:	a2 18       	sub	r10, r2
    1256:	b3 08       	sbc	r11, r3
    1258:	c4 08       	sbc	r12, r4
    125a:	d5 08       	sbc	r13, r5
    125c:	e2 c0       	rjmp	.+452    	; 0x1422 <__umoddi3+0x560>
    125e:	f9 ac       	ldd	r15, Y+57	; 0x39
    1260:	68 96       	adiw	r28, 0x18	; 24
    1262:	ff ae       	std	Y+63, r15	; 0x3f
    1264:	68 97       	sbiw	r28, 0x18	; 24
    1266:	0f 2c       	mov	r0, r15
    1268:	04 c0       	rjmp	.+8      	; 0x1272 <__umoddi3+0x3b0>
    126a:	22 0c       	add	r2, r2
    126c:	33 1c       	adc	r3, r3
    126e:	44 1c       	adc	r4, r4
    1270:	55 1c       	adc	r5, r5
    1272:	0a 94       	dec	r0
    1274:	d2 f7       	brpl	.-12     	; 0x126a <__umoddi3+0x3a8>
    1276:	8a 2d       	mov	r24, r10
    1278:	8f 19       	sub	r24, r15
    127a:	64 01       	movw	r12, r8
    127c:	53 01       	movw	r10, r6
    127e:	08 2e       	mov	r0, r24
    1280:	04 c0       	rjmp	.+8      	; 0x128a <__umoddi3+0x3c8>
    1282:	d6 94       	lsr	r13
    1284:	c7 94       	ror	r12
    1286:	b7 94       	ror	r11
    1288:	a7 94       	ror	r10
    128a:	0a 94       	dec	r0
    128c:	d2 f7       	brpl	.-12     	; 0x1282 <__umoddi3+0x3c0>
    128e:	a4 01       	movw	r20, r8
    1290:	93 01       	movw	r18, r6
    1292:	04 c0       	rjmp	.+8      	; 0x129c <__umoddi3+0x3da>
    1294:	22 0f       	add	r18, r18
    1296:	33 1f       	adc	r19, r19
    1298:	44 1f       	adc	r20, r20
    129a:	55 1f       	adc	r21, r21
    129c:	fa 94       	dec	r15
    129e:	d2 f7       	brpl	.-12     	; 0x1294 <__umoddi3+0x3d2>
    12a0:	6c 96       	adiw	r28, 0x1c	; 28
    12a2:	6c ac       	ldd	r6, Y+60	; 0x3c
    12a4:	7d ac       	ldd	r7, Y+61	; 0x3d
    12a6:	8e ac       	ldd	r8, Y+62	; 0x3e
    12a8:	9f ac       	ldd	r9, Y+63	; 0x3f
    12aa:	6c 97       	sbiw	r28, 0x1c	; 28
    12ac:	04 c0       	rjmp	.+8      	; 0x12b6 <__umoddi3+0x3f4>
    12ae:	96 94       	lsr	r9
    12b0:	87 94       	ror	r8
    12b2:	77 94       	ror	r7
    12b4:	67 94       	ror	r6
    12b6:	8a 95       	dec	r24
    12b8:	d2 f7       	brpl	.-12     	; 0x12ae <__umoddi3+0x3ec>
    12ba:	84 01       	movw	r16, r8
    12bc:	73 01       	movw	r14, r6
    12be:	e2 2a       	or	r14, r18
    12c0:	f3 2a       	or	r15, r19
    12c2:	04 2b       	or	r16, r20
    12c4:	15 2b       	or	r17, r21
    12c6:	ed a6       	std	Y+45, r14	; 0x2d
    12c8:	fe a6       	std	Y+46, r15	; 0x2e
    12ca:	0f a7       	std	Y+47, r16	; 0x2f
    12cc:	18 ab       	std	Y+48, r17	; 0x30
    12ce:	32 01       	movw	r6, r4
    12d0:	88 24       	eor	r8, r8
    12d2:	99 24       	eor	r9, r9
    12d4:	b2 01       	movw	r22, r4
    12d6:	a1 01       	movw	r20, r2
    12d8:	60 70       	andi	r22, 0x00	; 0
    12da:	70 70       	andi	r23, 0x00	; 0
    12dc:	25 96       	adiw	r28, 0x05	; 5
    12de:	4c af       	std	Y+60, r20	; 0x3c
    12e0:	5d af       	std	Y+61, r21	; 0x3d
    12e2:	6e af       	std	Y+62, r22	; 0x3e
    12e4:	7f af       	std	Y+63, r23	; 0x3f
    12e6:	25 97       	sbiw	r28, 0x05	; 5
    12e8:	c6 01       	movw	r24, r12
    12ea:	b5 01       	movw	r22, r10
    12ec:	a4 01       	movw	r20, r8
    12ee:	93 01       	movw	r18, r6
    12f0:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    12f4:	7b 01       	movw	r14, r22
    12f6:	8c 01       	movw	r16, r24
    12f8:	c6 01       	movw	r24, r12
    12fa:	b5 01       	movw	r22, r10
    12fc:	a4 01       	movw	r20, r8
    12fe:	93 01       	movw	r18, r6
    1300:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    1304:	ca 01       	movw	r24, r20
    1306:	b9 01       	movw	r22, r18
    1308:	25 96       	adiw	r28, 0x05	; 5
    130a:	2c ad       	ldd	r18, Y+60	; 0x3c
    130c:	3d ad       	ldd	r19, Y+61	; 0x3d
    130e:	4e ad       	ldd	r20, Y+62	; 0x3e
    1310:	5f ad       	ldd	r21, Y+63	; 0x3f
    1312:	25 97       	sbiw	r28, 0x05	; 5
    1314:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    1318:	9b 01       	movw	r18, r22
    131a:	ac 01       	movw	r20, r24
    131c:	87 01       	movw	r16, r14
    131e:	ff 24       	eor	r15, r15
    1320:	ee 24       	eor	r14, r14
    1322:	ad a4       	ldd	r10, Y+45	; 0x2d
    1324:	be a4       	ldd	r11, Y+46	; 0x2e
    1326:	cf a4       	ldd	r12, Y+47	; 0x2f
    1328:	d8 a8       	ldd	r13, Y+48	; 0x30
    132a:	c6 01       	movw	r24, r12
    132c:	aa 27       	eor	r26, r26
    132e:	bb 27       	eor	r27, r27
    1330:	5c 01       	movw	r10, r24
    1332:	6d 01       	movw	r12, r26
    1334:	ae 28       	or	r10, r14
    1336:	bf 28       	or	r11, r15
    1338:	c0 2a       	or	r12, r16
    133a:	d1 2a       	or	r13, r17
    133c:	a2 16       	cp	r10, r18
    133e:	b3 06       	cpc	r11, r19
    1340:	c4 06       	cpc	r12, r20
    1342:	d5 06       	cpc	r13, r21
    1344:	90 f4       	brcc	.+36     	; 0x136a <__umoddi3+0x4a8>
    1346:	a2 0c       	add	r10, r2
    1348:	b3 1c       	adc	r11, r3
    134a:	c4 1c       	adc	r12, r4
    134c:	d5 1c       	adc	r13, r5
    134e:	a2 14       	cp	r10, r2
    1350:	b3 04       	cpc	r11, r3
    1352:	c4 04       	cpc	r12, r4
    1354:	d5 04       	cpc	r13, r5
    1356:	48 f0       	brcs	.+18     	; 0x136a <__umoddi3+0x4a8>
    1358:	a2 16       	cp	r10, r18
    135a:	b3 06       	cpc	r11, r19
    135c:	c4 06       	cpc	r12, r20
    135e:	d5 06       	cpc	r13, r21
    1360:	20 f4       	brcc	.+8      	; 0x136a <__umoddi3+0x4a8>
    1362:	a2 0c       	add	r10, r2
    1364:	b3 1c       	adc	r11, r3
    1366:	c4 1c       	adc	r12, r4
    1368:	d5 1c       	adc	r13, r5
    136a:	a2 1a       	sub	r10, r18
    136c:	b3 0a       	sbc	r11, r19
    136e:	c4 0a       	sbc	r12, r20
    1370:	d5 0a       	sbc	r13, r21
    1372:	c6 01       	movw	r24, r12
    1374:	b5 01       	movw	r22, r10
    1376:	a4 01       	movw	r20, r8
    1378:	93 01       	movw	r18, r6
    137a:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    137e:	7b 01       	movw	r14, r22
    1380:	8c 01       	movw	r16, r24
    1382:	c6 01       	movw	r24, r12
    1384:	b5 01       	movw	r22, r10
    1386:	a4 01       	movw	r20, r8
    1388:	93 01       	movw	r18, r6
    138a:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    138e:	ca 01       	movw	r24, r20
    1390:	b9 01       	movw	r22, r18
    1392:	25 96       	adiw	r28, 0x05	; 5
    1394:	2c ad       	ldd	r18, Y+60	; 0x3c
    1396:	3d ad       	ldd	r19, Y+61	; 0x3d
    1398:	4e ad       	ldd	r20, Y+62	; 0x3e
    139a:	5f ad       	ldd	r21, Y+63	; 0x3f
    139c:	25 97       	sbiw	r28, 0x05	; 5
    139e:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    13a2:	9b 01       	movw	r18, r22
    13a4:	ac 01       	movw	r20, r24
    13a6:	87 01       	movw	r16, r14
    13a8:	ff 24       	eor	r15, r15
    13aa:	ee 24       	eor	r14, r14
    13ac:	8d a5       	ldd	r24, Y+45	; 0x2d
    13ae:	9e a5       	ldd	r25, Y+46	; 0x2e
    13b0:	af a5       	ldd	r26, Y+47	; 0x2f
    13b2:	b8 a9       	ldd	r27, Y+48	; 0x30
    13b4:	a0 70       	andi	r26, 0x00	; 0
    13b6:	b0 70       	andi	r27, 0x00	; 0
    13b8:	57 01       	movw	r10, r14
    13ba:	68 01       	movw	r12, r16
    13bc:	a8 2a       	or	r10, r24
    13be:	b9 2a       	or	r11, r25
    13c0:	ca 2a       	or	r12, r26
    13c2:	db 2a       	or	r13, r27
    13c4:	a2 16       	cp	r10, r18
    13c6:	b3 06       	cpc	r11, r19
    13c8:	c4 06       	cpc	r12, r20
    13ca:	d5 06       	cpc	r13, r21
    13cc:	90 f4       	brcc	.+36     	; 0x13f2 <__umoddi3+0x530>
    13ce:	a2 0c       	add	r10, r2
    13d0:	b3 1c       	adc	r11, r3
    13d2:	c4 1c       	adc	r12, r4
    13d4:	d5 1c       	adc	r13, r5
    13d6:	a2 14       	cp	r10, r2
    13d8:	b3 04       	cpc	r11, r3
    13da:	c4 04       	cpc	r12, r4
    13dc:	d5 04       	cpc	r13, r5
    13de:	48 f0       	brcs	.+18     	; 0x13f2 <__umoddi3+0x530>
    13e0:	a2 16       	cp	r10, r18
    13e2:	b3 06       	cpc	r11, r19
    13e4:	c4 06       	cpc	r12, r20
    13e6:	d5 06       	cpc	r13, r21
    13e8:	20 f4       	brcc	.+8      	; 0x13f2 <__umoddi3+0x530>
    13ea:	a2 0c       	add	r10, r2
    13ec:	b3 1c       	adc	r11, r3
    13ee:	c4 1c       	adc	r12, r4
    13f0:	d5 1c       	adc	r13, r5
    13f2:	6c 96       	adiw	r28, 0x1c	; 28
    13f4:	ec ac       	ldd	r14, Y+60	; 0x3c
    13f6:	fd ac       	ldd	r15, Y+61	; 0x3d
    13f8:	0e ad       	ldd	r16, Y+62	; 0x3e
    13fa:	1f ad       	ldd	r17, Y+63	; 0x3f
    13fc:	6c 97       	sbiw	r28, 0x1c	; 28
    13fe:	68 96       	adiw	r28, 0x18	; 24
    1400:	0f ac       	ldd	r0, Y+63	; 0x3f
    1402:	68 97       	sbiw	r28, 0x18	; 24
    1404:	04 c0       	rjmp	.+8      	; 0x140e <__umoddi3+0x54c>
    1406:	ee 0c       	add	r14, r14
    1408:	ff 1c       	adc	r15, r15
    140a:	00 1f       	adc	r16, r16
    140c:	11 1f       	adc	r17, r17
    140e:	0a 94       	dec	r0
    1410:	d2 f7       	brpl	.-12     	; 0x1406 <__umoddi3+0x544>
    1412:	e9 aa       	std	Y+49, r14	; 0x31
    1414:	fa aa       	std	Y+50, r15	; 0x32
    1416:	0b ab       	std	Y+51, r16	; 0x33
    1418:	1c ab       	std	Y+52, r17	; 0x34
    141a:	a2 1a       	sub	r10, r18
    141c:	b3 0a       	sbc	r11, r19
    141e:	c4 0a       	sbc	r12, r20
    1420:	d5 0a       	sbc	r13, r21
    1422:	32 01       	movw	r6, r4
    1424:	88 24       	eor	r8, r8
    1426:	99 24       	eor	r9, r9
    1428:	b2 01       	movw	r22, r4
    142a:	a1 01       	movw	r20, r2
    142c:	60 70       	andi	r22, 0x00	; 0
    142e:	70 70       	andi	r23, 0x00	; 0
    1430:	29 96       	adiw	r28, 0x09	; 9
    1432:	4c af       	std	Y+60, r20	; 0x3c
    1434:	5d af       	std	Y+61, r21	; 0x3d
    1436:	6e af       	std	Y+62, r22	; 0x3e
    1438:	7f af       	std	Y+63, r23	; 0x3f
    143a:	29 97       	sbiw	r28, 0x09	; 9
    143c:	c6 01       	movw	r24, r12
    143e:	b5 01       	movw	r22, r10
    1440:	a4 01       	movw	r20, r8
    1442:	93 01       	movw	r18, r6
    1444:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    1448:	7b 01       	movw	r14, r22
    144a:	8c 01       	movw	r16, r24
    144c:	c6 01       	movw	r24, r12
    144e:	b5 01       	movw	r22, r10
    1450:	a4 01       	movw	r20, r8
    1452:	93 01       	movw	r18, r6
    1454:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    1458:	ca 01       	movw	r24, r20
    145a:	b9 01       	movw	r22, r18
    145c:	29 96       	adiw	r28, 0x09	; 9
    145e:	2c ad       	ldd	r18, Y+60	; 0x3c
    1460:	3d ad       	ldd	r19, Y+61	; 0x3d
    1462:	4e ad       	ldd	r20, Y+62	; 0x3e
    1464:	5f ad       	ldd	r21, Y+63	; 0x3f
    1466:	29 97       	sbiw	r28, 0x09	; 9
    1468:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    146c:	9b 01       	movw	r18, r22
    146e:	ac 01       	movw	r20, r24
    1470:	87 01       	movw	r16, r14
    1472:	ff 24       	eor	r15, r15
    1474:	ee 24       	eor	r14, r14
    1476:	a9 a8       	ldd	r10, Y+49	; 0x31
    1478:	ba a8       	ldd	r11, Y+50	; 0x32
    147a:	cb a8       	ldd	r12, Y+51	; 0x33
    147c:	dc a8       	ldd	r13, Y+52	; 0x34
    147e:	c6 01       	movw	r24, r12
    1480:	aa 27       	eor	r26, r26
    1482:	bb 27       	eor	r27, r27
    1484:	57 01       	movw	r10, r14
    1486:	68 01       	movw	r12, r16
    1488:	a8 2a       	or	r10, r24
    148a:	b9 2a       	or	r11, r25
    148c:	ca 2a       	or	r12, r26
    148e:	db 2a       	or	r13, r27
    1490:	a2 16       	cp	r10, r18
    1492:	b3 06       	cpc	r11, r19
    1494:	c4 06       	cpc	r12, r20
    1496:	d5 06       	cpc	r13, r21
    1498:	90 f4       	brcc	.+36     	; 0x14be <__umoddi3+0x5fc>
    149a:	a2 0c       	add	r10, r2
    149c:	b3 1c       	adc	r11, r3
    149e:	c4 1c       	adc	r12, r4
    14a0:	d5 1c       	adc	r13, r5
    14a2:	a2 14       	cp	r10, r2
    14a4:	b3 04       	cpc	r11, r3
    14a6:	c4 04       	cpc	r12, r4
    14a8:	d5 04       	cpc	r13, r5
    14aa:	48 f0       	brcs	.+18     	; 0x14be <__umoddi3+0x5fc>
    14ac:	a2 16       	cp	r10, r18
    14ae:	b3 06       	cpc	r11, r19
    14b0:	c4 06       	cpc	r12, r20
    14b2:	d5 06       	cpc	r13, r21
    14b4:	20 f4       	brcc	.+8      	; 0x14be <__umoddi3+0x5fc>
    14b6:	a2 0c       	add	r10, r2
    14b8:	b3 1c       	adc	r11, r3
    14ba:	c4 1c       	adc	r12, r4
    14bc:	d5 1c       	adc	r13, r5
    14be:	a2 1a       	sub	r10, r18
    14c0:	b3 0a       	sbc	r11, r19
    14c2:	c4 0a       	sbc	r12, r20
    14c4:	d5 0a       	sbc	r13, r21
    14c6:	c6 01       	movw	r24, r12
    14c8:	b5 01       	movw	r22, r10
    14ca:	a4 01       	movw	r20, r8
    14cc:	93 01       	movw	r18, r6
    14ce:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    14d2:	7b 01       	movw	r14, r22
    14d4:	8c 01       	movw	r16, r24
    14d6:	c6 01       	movw	r24, r12
    14d8:	b5 01       	movw	r22, r10
    14da:	a4 01       	movw	r20, r8
    14dc:	93 01       	movw	r18, r6
    14de:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    14e2:	ca 01       	movw	r24, r20
    14e4:	b9 01       	movw	r22, r18
    14e6:	29 96       	adiw	r28, 0x09	; 9
    14e8:	2c ad       	ldd	r18, Y+60	; 0x3c
    14ea:	3d ad       	ldd	r19, Y+61	; 0x3d
    14ec:	4e ad       	ldd	r20, Y+62	; 0x3e
    14ee:	5f ad       	ldd	r21, Y+63	; 0x3f
    14f0:	29 97       	sbiw	r28, 0x09	; 9
    14f2:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    14f6:	9b 01       	movw	r18, r22
    14f8:	ac 01       	movw	r20, r24
    14fa:	87 01       	movw	r16, r14
    14fc:	ff 24       	eor	r15, r15
    14fe:	ee 24       	eor	r14, r14
    1500:	89 a9       	ldd	r24, Y+49	; 0x31
    1502:	9a a9       	ldd	r25, Y+50	; 0x32
    1504:	ab a9       	ldd	r26, Y+51	; 0x33
    1506:	bc a9       	ldd	r27, Y+52	; 0x34
    1508:	a0 70       	andi	r26, 0x00	; 0
    150a:	b0 70       	andi	r27, 0x00	; 0
    150c:	e8 2a       	or	r14, r24
    150e:	f9 2a       	or	r15, r25
    1510:	0a 2b       	or	r16, r26
    1512:	1b 2b       	or	r17, r27
    1514:	e2 16       	cp	r14, r18
    1516:	f3 06       	cpc	r15, r19
    1518:	04 07       	cpc	r16, r20
    151a:	15 07       	cpc	r17, r21
    151c:	90 f4       	brcc	.+36     	; 0x1542 <__umoddi3+0x680>
    151e:	e2 0c       	add	r14, r2
    1520:	f3 1c       	adc	r15, r3
    1522:	04 1d       	adc	r16, r4
    1524:	15 1d       	adc	r17, r5
    1526:	e2 14       	cp	r14, r2
    1528:	f3 04       	cpc	r15, r3
    152a:	04 05       	cpc	r16, r4
    152c:	15 05       	cpc	r17, r5
    152e:	48 f0       	brcs	.+18     	; 0x1542 <__umoddi3+0x680>
    1530:	e2 16       	cp	r14, r18
    1532:	f3 06       	cpc	r15, r19
    1534:	04 07       	cpc	r16, r20
    1536:	15 07       	cpc	r17, r21
    1538:	20 f4       	brcc	.+8      	; 0x1542 <__umoddi3+0x680>
    153a:	e2 0c       	add	r14, r2
    153c:	f3 1c       	adc	r15, r3
    153e:	04 1d       	adc	r16, r4
    1540:	15 1d       	adc	r17, r5
    1542:	e2 1a       	sub	r14, r18
    1544:	f3 0a       	sbc	r15, r19
    1546:	04 0b       	sbc	r16, r20
    1548:	15 0b       	sbc	r17, r21
    154a:	d8 01       	movw	r26, r16
    154c:	c7 01       	movw	r24, r14
    154e:	09 ac       	ldd	r0, Y+57	; 0x39
    1550:	04 c0       	rjmp	.+8      	; 0x155a <__umoddi3+0x698>
    1552:	b6 95       	lsr	r27
    1554:	a7 95       	ror	r26
    1556:	97 95       	ror	r25
    1558:	87 95       	ror	r24
    155a:	0a 94       	dec	r0
    155c:	d2 f7       	brpl	.-12     	; 0x1552 <__umoddi3+0x690>
    155e:	89 8b       	std	Y+17, r24	; 0x11
    1560:	9a 8b       	std	Y+18, r25	; 0x12
    1562:	ab 8b       	std	Y+19, r26	; 0x13
    1564:	bc 8b       	std	Y+20, r27	; 0x14
    1566:	1d 8a       	std	Y+21, r1	; 0x15
    1568:	1e 8a       	std	Y+22, r1	; 0x16
    156a:	1f 8a       	std	Y+23, r1	; 0x17
    156c:	18 8e       	std	Y+24, r1	; 0x18
    156e:	28 2f       	mov	r18, r24
    1570:	3a 89       	ldd	r19, Y+18	; 0x12
    1572:	4b 89       	ldd	r20, Y+19	; 0x13
    1574:	5c 89       	ldd	r21, Y+20	; 0x14
    1576:	6d 89       	ldd	r22, Y+21	; 0x15
    1578:	0c c3       	rjmp	.+1560   	; 0x1b92 <__umoddi3+0xcd0>
    157a:	6a 14       	cp	r6, r10
    157c:	7b 04       	cpc	r7, r11
    157e:	8c 04       	cpc	r8, r12
    1580:	9d 04       	cpc	r9, r13
    1582:	08 f4       	brcc	.+2      	; 0x1586 <__umoddi3+0x6c4>
    1584:	09 c3       	rjmp	.+1554   	; 0x1b98 <__umoddi3+0xcd6>
    1586:	00 e0       	ldi	r16, 0x00	; 0
    1588:	a0 16       	cp	r10, r16
    158a:	00 e0       	ldi	r16, 0x00	; 0
    158c:	b0 06       	cpc	r11, r16
    158e:	01 e0       	ldi	r16, 0x01	; 1
    1590:	c0 06       	cpc	r12, r16
    1592:	00 e0       	ldi	r16, 0x00	; 0
    1594:	d0 06       	cpc	r13, r16
    1596:	88 f4       	brcc	.+34     	; 0x15ba <__umoddi3+0x6f8>
    1598:	1f ef       	ldi	r17, 0xFF	; 255
    159a:	a1 16       	cp	r10, r17
    159c:	b1 04       	cpc	r11, r1
    159e:	c1 04       	cpc	r12, r1
    15a0:	d1 04       	cpc	r13, r1
    15a2:	39 f0       	breq	.+14     	; 0x15b2 <__umoddi3+0x6f0>
    15a4:	30 f0       	brcs	.+12     	; 0x15b2 <__umoddi3+0x6f0>
    15a6:	28 e0       	ldi	r18, 0x08	; 8
    15a8:	e2 2e       	mov	r14, r18
    15aa:	f1 2c       	mov	r15, r1
    15ac:	01 2d       	mov	r16, r1
    15ae:	11 2d       	mov	r17, r1
    15b0:	18 c0       	rjmp	.+48     	; 0x15e2 <__umoddi3+0x720>
    15b2:	ee 24       	eor	r14, r14
    15b4:	ff 24       	eor	r15, r15
    15b6:	87 01       	movw	r16, r14
    15b8:	14 c0       	rjmp	.+40     	; 0x15e2 <__umoddi3+0x720>
    15ba:	40 e0       	ldi	r20, 0x00	; 0
    15bc:	a4 16       	cp	r10, r20
    15be:	40 e0       	ldi	r20, 0x00	; 0
    15c0:	b4 06       	cpc	r11, r20
    15c2:	40 e0       	ldi	r20, 0x00	; 0
    15c4:	c4 06       	cpc	r12, r20
    15c6:	41 e0       	ldi	r20, 0x01	; 1
    15c8:	d4 06       	cpc	r13, r20
    15ca:	30 f0       	brcs	.+12     	; 0x15d8 <__umoddi3+0x716>
    15cc:	98 e1       	ldi	r25, 0x18	; 24
    15ce:	e9 2e       	mov	r14, r25
    15d0:	f1 2c       	mov	r15, r1
    15d2:	01 2d       	mov	r16, r1
    15d4:	11 2d       	mov	r17, r1
    15d6:	05 c0       	rjmp	.+10     	; 0x15e2 <__umoddi3+0x720>
    15d8:	80 e1       	ldi	r24, 0x10	; 16
    15da:	e8 2e       	mov	r14, r24
    15dc:	f1 2c       	mov	r15, r1
    15de:	01 2d       	mov	r16, r1
    15e0:	11 2d       	mov	r17, r1
    15e2:	d6 01       	movw	r26, r12
    15e4:	c5 01       	movw	r24, r10
    15e6:	0e 2c       	mov	r0, r14
    15e8:	04 c0       	rjmp	.+8      	; 0x15f2 <__umoddi3+0x730>
    15ea:	b6 95       	lsr	r27
    15ec:	a7 95       	ror	r26
    15ee:	97 95       	ror	r25
    15f0:	87 95       	ror	r24
    15f2:	0a 94       	dec	r0
    15f4:	d2 f7       	brpl	.-12     	; 0x15ea <__umoddi3+0x728>
    15f6:	89 58       	subi	r24, 0x89	; 137
    15f8:	9f 4f       	sbci	r25, 0xFF	; 255
    15fa:	dc 01       	movw	r26, r24
    15fc:	2c 91       	ld	r18, X
    15fe:	80 e2       	ldi	r24, 0x20	; 32
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	a0 e0       	ldi	r26, 0x00	; 0
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	8e 19       	sub	r24, r14
    1608:	9f 09       	sbc	r25, r15
    160a:	a0 0b       	sbc	r26, r16
    160c:	b1 0b       	sbc	r27, r17
    160e:	82 1b       	sub	r24, r18
    1610:	91 09       	sbc	r25, r1
    1612:	a1 09       	sbc	r26, r1
    1614:	b1 09       	sbc	r27, r1
    1616:	00 97       	sbiw	r24, 0x00	; 0
    1618:	a1 05       	cpc	r26, r1
    161a:	b1 05       	cpc	r27, r1
    161c:	09 f0       	breq	.+2      	; 0x1620 <__umoddi3+0x75e>
    161e:	4f c0       	rjmp	.+158    	; 0x16be <__umoddi3+0x7fc>
    1620:	a6 14       	cp	r10, r6
    1622:	b7 04       	cpc	r11, r7
    1624:	c8 04       	cpc	r12, r8
    1626:	d9 04       	cpc	r13, r9
    1628:	58 f0       	brcs	.+22     	; 0x1640 <__umoddi3+0x77e>
    162a:	6c 96       	adiw	r28, 0x1c	; 28
    162c:	ec ac       	ldd	r14, Y+60	; 0x3c
    162e:	fd ac       	ldd	r15, Y+61	; 0x3d
    1630:	0e ad       	ldd	r16, Y+62	; 0x3e
    1632:	1f ad       	ldd	r17, Y+63	; 0x3f
    1634:	6c 97       	sbiw	r28, 0x1c	; 28
    1636:	e2 14       	cp	r14, r2
    1638:	f3 04       	cpc	r15, r3
    163a:	04 05       	cpc	r16, r4
    163c:	15 05       	cpc	r17, r5
    163e:	68 f1       	brcs	.+90     	; 0x169a <__umoddi3+0x7d8>
    1640:	6c 96       	adiw	r28, 0x1c	; 28
    1642:	ec ac       	ldd	r14, Y+60	; 0x3c
    1644:	fd ac       	ldd	r15, Y+61	; 0x3d
    1646:	0e ad       	ldd	r16, Y+62	; 0x3e
    1648:	1f ad       	ldd	r17, Y+63	; 0x3f
    164a:	6c 97       	sbiw	r28, 0x1c	; 28
    164c:	e2 18       	sub	r14, r2
    164e:	f3 08       	sbc	r15, r3
    1650:	04 09       	sbc	r16, r4
    1652:	15 09       	sbc	r17, r5
    1654:	a4 01       	movw	r20, r8
    1656:	93 01       	movw	r18, r6
    1658:	2a 19       	sub	r18, r10
    165a:	3b 09       	sbc	r19, r11
    165c:	4c 09       	sbc	r20, r12
    165e:	5d 09       	sbc	r21, r13
    1660:	aa 24       	eor	r10, r10
    1662:	bb 24       	eor	r11, r11
    1664:	65 01       	movw	r12, r10
    1666:	6c 96       	adiw	r28, 0x1c	; 28
    1668:	6c ad       	ldd	r22, Y+60	; 0x3c
    166a:	7d ad       	ldd	r23, Y+61	; 0x3d
    166c:	8e ad       	ldd	r24, Y+62	; 0x3e
    166e:	9f ad       	ldd	r25, Y+63	; 0x3f
    1670:	6c 97       	sbiw	r28, 0x1c	; 28
    1672:	6e 15       	cp	r22, r14
    1674:	7f 05       	cpc	r23, r15
    1676:	80 07       	cpc	r24, r16
    1678:	91 07       	cpc	r25, r17
    167a:	28 f4       	brcc	.+10     	; 0x1686 <__umoddi3+0x7c4>
    167c:	b1 e0       	ldi	r27, 0x01	; 1
    167e:	ab 2e       	mov	r10, r27
    1680:	b1 2c       	mov	r11, r1
    1682:	c1 2c       	mov	r12, r1
    1684:	d1 2c       	mov	r13, r1
    1686:	da 01       	movw	r26, r20
    1688:	c9 01       	movw	r24, r18
    168a:	8a 19       	sub	r24, r10
    168c:	9b 09       	sbc	r25, r11
    168e:	ac 09       	sbc	r26, r12
    1690:	bd 09       	sbc	r27, r13
    1692:	8d ab       	std	Y+53, r24	; 0x35
    1694:	9e ab       	std	Y+54, r25	; 0x36
    1696:	af ab       	std	Y+55, r26	; 0x37
    1698:	b8 af       	std	Y+56, r27	; 0x38
    169a:	e9 8a       	std	Y+17, r14	; 0x11
    169c:	fa 8a       	std	Y+18, r15	; 0x12
    169e:	0b 8b       	std	Y+19, r16	; 0x13
    16a0:	1c 8b       	std	Y+20, r17	; 0x14
    16a2:	6d a8       	ldd	r6, Y+53	; 0x35
    16a4:	7e a8       	ldd	r7, Y+54	; 0x36
    16a6:	8f a8       	ldd	r8, Y+55	; 0x37
    16a8:	98 ac       	ldd	r9, Y+56	; 0x38
    16aa:	6d 8a       	std	Y+21, r6	; 0x15
    16ac:	7e 8a       	std	Y+22, r7	; 0x16
    16ae:	8f 8a       	std	Y+23, r8	; 0x17
    16b0:	98 8e       	std	Y+24, r9	; 0x18
    16b2:	2e 2d       	mov	r18, r14
    16b4:	3a 89       	ldd	r19, Y+18	; 0x12
    16b6:	4b 89       	ldd	r20, Y+19	; 0x13
    16b8:	5c 89       	ldd	r21, Y+20	; 0x14
    16ba:	6d a9       	ldd	r22, Y+53	; 0x35
    16bc:	6a c2       	rjmp	.+1236   	; 0x1b92 <__umoddi3+0xcd0>
    16be:	67 96       	adiw	r28, 0x17	; 23
    16c0:	8f af       	std	Y+63, r24	; 0x3f
    16c2:	67 97       	sbiw	r28, 0x17	; 23
    16c4:	a6 01       	movw	r20, r12
    16c6:	95 01       	movw	r18, r10
    16c8:	08 2e       	mov	r0, r24
    16ca:	04 c0       	rjmp	.+8      	; 0x16d4 <__umoddi3+0x812>
    16cc:	22 0f       	add	r18, r18
    16ce:	33 1f       	adc	r19, r19
    16d0:	44 1f       	adc	r20, r20
    16d2:	55 1f       	adc	r21, r21
    16d4:	0a 94       	dec	r0
    16d6:	d2 f7       	brpl	.-12     	; 0x16cc <__umoddi3+0x80a>
    16d8:	a0 e2       	ldi	r26, 0x20	; 32
    16da:	aa 2e       	mov	r10, r26
    16dc:	a8 1a       	sub	r10, r24
    16de:	66 96       	adiw	r28, 0x16	; 22
    16e0:	af ae       	std	Y+63, r10	; 0x3f
    16e2:	66 97       	sbiw	r28, 0x16	; 22
    16e4:	d2 01       	movw	r26, r4
    16e6:	c1 01       	movw	r24, r2
    16e8:	04 c0       	rjmp	.+8      	; 0x16f2 <__umoddi3+0x830>
    16ea:	b6 95       	lsr	r27
    16ec:	a7 95       	ror	r26
    16ee:	97 95       	ror	r25
    16f0:	87 95       	ror	r24
    16f2:	aa 94       	dec	r10
    16f4:	d2 f7       	brpl	.-12     	; 0x16ea <__umoddi3+0x828>
    16f6:	6c 01       	movw	r12, r24
    16f8:	7d 01       	movw	r14, r26
    16fa:	c2 2a       	or	r12, r18
    16fc:	d3 2a       	or	r13, r19
    16fe:	e4 2a       	or	r14, r20
    1700:	f5 2a       	or	r15, r21
    1702:	c9 a6       	std	Y+41, r12	; 0x29
    1704:	da a6       	std	Y+42, r13	; 0x2a
    1706:	eb a6       	std	Y+43, r14	; 0x2b
    1708:	fc a6       	std	Y+44, r15	; 0x2c
    170a:	82 01       	movw	r16, r4
    170c:	71 01       	movw	r14, r2
    170e:	67 96       	adiw	r28, 0x17	; 23
    1710:	0f ac       	ldd	r0, Y+63	; 0x3f
    1712:	67 97       	sbiw	r28, 0x17	; 23
    1714:	04 c0       	rjmp	.+8      	; 0x171e <__umoddi3+0x85c>
    1716:	ee 0c       	add	r14, r14
    1718:	ff 1c       	adc	r15, r15
    171a:	00 1f       	adc	r16, r16
    171c:	11 1f       	adc	r17, r17
    171e:	0a 94       	dec	r0
    1720:	d2 f7       	brpl	.-12     	; 0x1716 <__umoddi3+0x854>
    1722:	ed a2       	std	Y+37, r14	; 0x25
    1724:	fe a2       	std	Y+38, r15	; 0x26
    1726:	0f a3       	std	Y+39, r16	; 0x27
    1728:	18 a7       	std	Y+40, r17	; 0x28
    172a:	64 01       	movw	r12, r8
    172c:	53 01       	movw	r10, r6
    172e:	66 96       	adiw	r28, 0x16	; 22
    1730:	0f ac       	ldd	r0, Y+63	; 0x3f
    1732:	66 97       	sbiw	r28, 0x16	; 22
    1734:	04 c0       	rjmp	.+8      	; 0x173e <__umoddi3+0x87c>
    1736:	d6 94       	lsr	r13
    1738:	c7 94       	ror	r12
    173a:	b7 94       	ror	r11
    173c:	a7 94       	ror	r10
    173e:	0a 94       	dec	r0
    1740:	d2 f7       	brpl	.-12     	; 0x1736 <__umoddi3+0x874>
    1742:	a4 01       	movw	r20, r8
    1744:	93 01       	movw	r18, r6
    1746:	67 96       	adiw	r28, 0x17	; 23
    1748:	0f ac       	ldd	r0, Y+63	; 0x3f
    174a:	67 97       	sbiw	r28, 0x17	; 23
    174c:	04 c0       	rjmp	.+8      	; 0x1756 <__umoddi3+0x894>
    174e:	22 0f       	add	r18, r18
    1750:	33 1f       	adc	r19, r19
    1752:	44 1f       	adc	r20, r20
    1754:	55 1f       	adc	r21, r21
    1756:	0a 94       	dec	r0
    1758:	d2 f7       	brpl	.-12     	; 0x174e <__umoddi3+0x88c>
    175a:	6c 96       	adiw	r28, 0x1c	; 28
    175c:	8c ad       	ldd	r24, Y+60	; 0x3c
    175e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1760:	ae ad       	ldd	r26, Y+62	; 0x3e
    1762:	bf ad       	ldd	r27, Y+63	; 0x3f
    1764:	6c 97       	sbiw	r28, 0x1c	; 28
    1766:	66 96       	adiw	r28, 0x16	; 22
    1768:	0f ac       	ldd	r0, Y+63	; 0x3f
    176a:	66 97       	sbiw	r28, 0x16	; 22
    176c:	04 c0       	rjmp	.+8      	; 0x1776 <__umoddi3+0x8b4>
    176e:	b6 95       	lsr	r27
    1770:	a7 95       	ror	r26
    1772:	97 95       	ror	r25
    1774:	87 95       	ror	r24
    1776:	0a 94       	dec	r0
    1778:	d2 f7       	brpl	.-12     	; 0x176e <__umoddi3+0x8ac>
    177a:	3c 01       	movw	r6, r24
    177c:	4d 01       	movw	r8, r26
    177e:	62 2a       	or	r6, r18
    1780:	73 2a       	or	r7, r19
    1782:	84 2a       	or	r8, r20
    1784:	95 2a       	or	r9, r21
    1786:	69 a2       	std	Y+33, r6	; 0x21
    1788:	7a a2       	std	Y+34, r7	; 0x22
    178a:	8b a2       	std	Y+35, r8	; 0x23
    178c:	9c a2       	std	Y+36, r9	; 0x24
    178e:	6c 96       	adiw	r28, 0x1c	; 28
    1790:	ec ac       	ldd	r14, Y+60	; 0x3c
    1792:	fd ac       	ldd	r15, Y+61	; 0x3d
    1794:	0e ad       	ldd	r16, Y+62	; 0x3e
    1796:	1f ad       	ldd	r17, Y+63	; 0x3f
    1798:	6c 97       	sbiw	r28, 0x1c	; 28
    179a:	67 96       	adiw	r28, 0x17	; 23
    179c:	0f ac       	ldd	r0, Y+63	; 0x3f
    179e:	67 97       	sbiw	r28, 0x17	; 23
    17a0:	04 c0       	rjmp	.+8      	; 0x17aa <__umoddi3+0x8e8>
    17a2:	ee 0c       	add	r14, r14
    17a4:	ff 1c       	adc	r15, r15
    17a6:	00 1f       	adc	r16, r16
    17a8:	11 1f       	adc	r17, r17
    17aa:	0a 94       	dec	r0
    17ac:	d2 f7       	brpl	.-12     	; 0x17a2 <__umoddi3+0x8e0>
    17ae:	ed 8e       	std	Y+29, r14	; 0x1d
    17b0:	fe 8e       	std	Y+30, r15	; 0x1e
    17b2:	0f 8f       	std	Y+31, r16	; 0x1f
    17b4:	18 a3       	std	Y+32, r17	; 0x20
    17b6:	49 a5       	ldd	r20, Y+41	; 0x29
    17b8:	5a a5       	ldd	r21, Y+42	; 0x2a
    17ba:	6b a5       	ldd	r22, Y+43	; 0x2b
    17bc:	7c a5       	ldd	r23, Y+44	; 0x2c
    17be:	3b 01       	movw	r6, r22
    17c0:	88 24       	eor	r8, r8
    17c2:	99 24       	eor	r9, r9
    17c4:	60 70       	andi	r22, 0x00	; 0
    17c6:	70 70       	andi	r23, 0x00	; 0
    17c8:	2d 96       	adiw	r28, 0x0d	; 13
    17ca:	4c af       	std	Y+60, r20	; 0x3c
    17cc:	5d af       	std	Y+61, r21	; 0x3d
    17ce:	6e af       	std	Y+62, r22	; 0x3e
    17d0:	7f af       	std	Y+63, r23	; 0x3f
    17d2:	2d 97       	sbiw	r28, 0x0d	; 13
    17d4:	c6 01       	movw	r24, r12
    17d6:	b5 01       	movw	r22, r10
    17d8:	a4 01       	movw	r20, r8
    17da:	93 01       	movw	r18, r6
    17dc:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    17e0:	7b 01       	movw	r14, r22
    17e2:	8c 01       	movw	r16, r24
    17e4:	c6 01       	movw	r24, r12
    17e6:	b5 01       	movw	r22, r10
    17e8:	a4 01       	movw	r20, r8
    17ea:	93 01       	movw	r18, r6
    17ec:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    17f0:	c9 01       	movw	r24, r18
    17f2:	da 01       	movw	r26, r20
    17f4:	1c 01       	movw	r2, r24
    17f6:	2d 01       	movw	r4, r26
    17f8:	c2 01       	movw	r24, r4
    17fa:	b1 01       	movw	r22, r2
    17fc:	2d 96       	adiw	r28, 0x0d	; 13
    17fe:	2c ad       	ldd	r18, Y+60	; 0x3c
    1800:	3d ad       	ldd	r19, Y+61	; 0x3d
    1802:	4e ad       	ldd	r20, Y+62	; 0x3e
    1804:	5f ad       	ldd	r21, Y+63	; 0x3f
    1806:	2d 97       	sbiw	r28, 0x0d	; 13
    1808:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    180c:	9b 01       	movw	r18, r22
    180e:	ac 01       	movw	r20, r24
    1810:	87 01       	movw	r16, r14
    1812:	ff 24       	eor	r15, r15
    1814:	ee 24       	eor	r14, r14
    1816:	a9 a0       	ldd	r10, Y+33	; 0x21
    1818:	ba a0       	ldd	r11, Y+34	; 0x22
    181a:	cb a0       	ldd	r12, Y+35	; 0x23
    181c:	dc a0       	ldd	r13, Y+36	; 0x24
    181e:	c6 01       	movw	r24, r12
    1820:	aa 27       	eor	r26, r26
    1822:	bb 27       	eor	r27, r27
    1824:	57 01       	movw	r10, r14
    1826:	68 01       	movw	r12, r16
    1828:	a8 2a       	or	r10, r24
    182a:	b9 2a       	or	r11, r25
    182c:	ca 2a       	or	r12, r26
    182e:	db 2a       	or	r13, r27
    1830:	a2 16       	cp	r10, r18
    1832:	b3 06       	cpc	r11, r19
    1834:	c4 06       	cpc	r12, r20
    1836:	d5 06       	cpc	r13, r21
    1838:	00 f5       	brcc	.+64     	; 0x187a <__umoddi3+0x9b8>
    183a:	08 94       	sec
    183c:	21 08       	sbc	r2, r1
    183e:	31 08       	sbc	r3, r1
    1840:	41 08       	sbc	r4, r1
    1842:	51 08       	sbc	r5, r1
    1844:	e9 a4       	ldd	r14, Y+41	; 0x29
    1846:	fa a4       	ldd	r15, Y+42	; 0x2a
    1848:	0b a5       	ldd	r16, Y+43	; 0x2b
    184a:	1c a5       	ldd	r17, Y+44	; 0x2c
    184c:	ae 0c       	add	r10, r14
    184e:	bf 1c       	adc	r11, r15
    1850:	c0 1e       	adc	r12, r16
    1852:	d1 1e       	adc	r13, r17
    1854:	ae 14       	cp	r10, r14
    1856:	bf 04       	cpc	r11, r15
    1858:	c0 06       	cpc	r12, r16
    185a:	d1 06       	cpc	r13, r17
    185c:	70 f0       	brcs	.+28     	; 0x187a <__umoddi3+0x9b8>
    185e:	a2 16       	cp	r10, r18
    1860:	b3 06       	cpc	r11, r19
    1862:	c4 06       	cpc	r12, r20
    1864:	d5 06       	cpc	r13, r21
    1866:	48 f4       	brcc	.+18     	; 0x187a <__umoddi3+0x9b8>
    1868:	08 94       	sec
    186a:	21 08       	sbc	r2, r1
    186c:	31 08       	sbc	r3, r1
    186e:	41 08       	sbc	r4, r1
    1870:	51 08       	sbc	r5, r1
    1872:	ae 0c       	add	r10, r14
    1874:	bf 1c       	adc	r11, r15
    1876:	c0 1e       	adc	r12, r16
    1878:	d1 1e       	adc	r13, r17
    187a:	a2 1a       	sub	r10, r18
    187c:	b3 0a       	sbc	r11, r19
    187e:	c4 0a       	sbc	r12, r20
    1880:	d5 0a       	sbc	r13, r21
    1882:	c6 01       	movw	r24, r12
    1884:	b5 01       	movw	r22, r10
    1886:	a4 01       	movw	r20, r8
    1888:	93 01       	movw	r18, r6
    188a:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    188e:	7b 01       	movw	r14, r22
    1890:	8c 01       	movw	r16, r24
    1892:	c6 01       	movw	r24, r12
    1894:	b5 01       	movw	r22, r10
    1896:	a4 01       	movw	r20, r8
    1898:	93 01       	movw	r18, r6
    189a:	0e 94 c3 24 	call	0x4986	; 0x4986 <__udivmodsi4>
    189e:	c9 01       	movw	r24, r18
    18a0:	da 01       	movw	r26, r20
    18a2:	3c 01       	movw	r6, r24
    18a4:	4d 01       	movw	r8, r26
    18a6:	c4 01       	movw	r24, r8
    18a8:	b3 01       	movw	r22, r6
    18aa:	2d 96       	adiw	r28, 0x0d	; 13
    18ac:	2c ad       	ldd	r18, Y+60	; 0x3c
    18ae:	3d ad       	ldd	r19, Y+61	; 0x3d
    18b0:	4e ad       	ldd	r20, Y+62	; 0x3e
    18b2:	5f ad       	ldd	r21, Y+63	; 0x3f
    18b4:	2d 97       	sbiw	r28, 0x0d	; 13
    18b6:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    18ba:	9b 01       	movw	r18, r22
    18bc:	ac 01       	movw	r20, r24
    18be:	87 01       	movw	r16, r14
    18c0:	ff 24       	eor	r15, r15
    18c2:	ee 24       	eor	r14, r14
    18c4:	89 a1       	ldd	r24, Y+33	; 0x21
    18c6:	9a a1       	ldd	r25, Y+34	; 0x22
    18c8:	ab a1       	ldd	r26, Y+35	; 0x23
    18ca:	bc a1       	ldd	r27, Y+36	; 0x24
    18cc:	a0 70       	andi	r26, 0x00	; 0
    18ce:	b0 70       	andi	r27, 0x00	; 0
    18d0:	57 01       	movw	r10, r14
    18d2:	68 01       	movw	r12, r16
    18d4:	a8 2a       	or	r10, r24
    18d6:	b9 2a       	or	r11, r25
    18d8:	ca 2a       	or	r12, r26
    18da:	db 2a       	or	r13, r27
    18dc:	a2 16       	cp	r10, r18
    18de:	b3 06       	cpc	r11, r19
    18e0:	c4 06       	cpc	r12, r20
    18e2:	d5 06       	cpc	r13, r21
    18e4:	00 f5       	brcc	.+64     	; 0x1926 <__umoddi3+0xa64>
    18e6:	08 94       	sec
    18e8:	61 08       	sbc	r6, r1
    18ea:	71 08       	sbc	r7, r1
    18ec:	81 08       	sbc	r8, r1
    18ee:	91 08       	sbc	r9, r1
    18f0:	69 a5       	ldd	r22, Y+41	; 0x29
    18f2:	7a a5       	ldd	r23, Y+42	; 0x2a
    18f4:	8b a5       	ldd	r24, Y+43	; 0x2b
    18f6:	9c a5       	ldd	r25, Y+44	; 0x2c
    18f8:	a6 0e       	add	r10, r22
    18fa:	b7 1e       	adc	r11, r23
    18fc:	c8 1e       	adc	r12, r24
    18fe:	d9 1e       	adc	r13, r25
    1900:	a6 16       	cp	r10, r22
    1902:	b7 06       	cpc	r11, r23
    1904:	c8 06       	cpc	r12, r24
    1906:	d9 06       	cpc	r13, r25
    1908:	70 f0       	brcs	.+28     	; 0x1926 <__umoddi3+0xa64>
    190a:	a2 16       	cp	r10, r18
    190c:	b3 06       	cpc	r11, r19
    190e:	c4 06       	cpc	r12, r20
    1910:	d5 06       	cpc	r13, r21
    1912:	48 f4       	brcc	.+18     	; 0x1926 <__umoddi3+0xa64>
    1914:	08 94       	sec
    1916:	61 08       	sbc	r6, r1
    1918:	71 08       	sbc	r7, r1
    191a:	81 08       	sbc	r8, r1
    191c:	91 08       	sbc	r9, r1
    191e:	a6 0e       	add	r10, r22
    1920:	b7 1e       	adc	r11, r23
    1922:	c8 1e       	adc	r12, r24
    1924:	d9 1e       	adc	r13, r25
    1926:	d6 01       	movw	r26, r12
    1928:	c5 01       	movw	r24, r10
    192a:	82 1b       	sub	r24, r18
    192c:	93 0b       	sbc	r25, r19
    192e:	a4 0b       	sbc	r26, r20
    1930:	b5 0b       	sbc	r27, r21
    1932:	89 8f       	std	Y+25, r24	; 0x19
    1934:	9a 8f       	std	Y+26, r25	; 0x1a
    1936:	ab 8f       	std	Y+27, r26	; 0x1b
    1938:	bc 8f       	std	Y+28, r27	; 0x1c
    193a:	d1 01       	movw	r26, r2
    193c:	99 27       	eor	r25, r25
    193e:	88 27       	eor	r24, r24
    1940:	84 01       	movw	r16, r8
    1942:	73 01       	movw	r14, r6
    1944:	e8 2a       	or	r14, r24
    1946:	f9 2a       	or	r15, r25
    1948:	0a 2b       	or	r16, r26
    194a:	1b 2b       	or	r17, r27
    194c:	4f ef       	ldi	r20, 0xFF	; 255
    194e:	a4 2e       	mov	r10, r20
    1950:	4f ef       	ldi	r20, 0xFF	; 255
    1952:	b4 2e       	mov	r11, r20
    1954:	c1 2c       	mov	r12, r1
    1956:	d1 2c       	mov	r13, r1
    1958:	ae 20       	and	r10, r14
    195a:	bf 20       	and	r11, r15
    195c:	c0 22       	and	r12, r16
    195e:	d1 22       	and	r13, r17
    1960:	78 01       	movw	r14, r16
    1962:	00 27       	eor	r16, r16
    1964:	11 27       	eor	r17, r17
    1966:	6d a0       	ldd	r6, Y+37	; 0x25
    1968:	7e a0       	ldd	r7, Y+38	; 0x26
    196a:	8f a0       	ldd	r8, Y+39	; 0x27
    196c:	98 a4       	ldd	r9, Y+40	; 0x28
    196e:	4f ef       	ldi	r20, 0xFF	; 255
    1970:	5f ef       	ldi	r21, 0xFF	; 255
    1972:	60 e0       	ldi	r22, 0x00	; 0
    1974:	70 e0       	ldi	r23, 0x00	; 0
    1976:	64 22       	and	r6, r20
    1978:	75 22       	and	r7, r21
    197a:	86 22       	and	r8, r22
    197c:	97 22       	and	r9, r23
    197e:	8d a1       	ldd	r24, Y+37	; 0x25
    1980:	9e a1       	ldd	r25, Y+38	; 0x26
    1982:	af a1       	ldd	r26, Y+39	; 0x27
    1984:	b8 a5       	ldd	r27, Y+40	; 0x28
    1986:	bd 01       	movw	r22, r26
    1988:	88 27       	eor	r24, r24
    198a:	99 27       	eor	r25, r25
    198c:	65 96       	adiw	r28, 0x15	; 21
    198e:	6c af       	std	Y+60, r22	; 0x3c
    1990:	7d af       	std	Y+61, r23	; 0x3d
    1992:	8e af       	std	Y+62, r24	; 0x3e
    1994:	9f af       	std	Y+63, r25	; 0x3f
    1996:	65 97       	sbiw	r28, 0x15	; 21
    1998:	c6 01       	movw	r24, r12
    199a:	b5 01       	movw	r22, r10
    199c:	a4 01       	movw	r20, r8
    199e:	93 01       	movw	r18, r6
    19a0:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    19a4:	61 96       	adiw	r28, 0x11	; 17
    19a6:	6c af       	std	Y+60, r22	; 0x3c
    19a8:	7d af       	std	Y+61, r23	; 0x3d
    19aa:	8e af       	std	Y+62, r24	; 0x3e
    19ac:	9f af       	std	Y+63, r25	; 0x3f
    19ae:	61 97       	sbiw	r28, 0x11	; 17
    19b0:	c6 01       	movw	r24, r12
    19b2:	b5 01       	movw	r22, r10
    19b4:	65 96       	adiw	r28, 0x15	; 21
    19b6:	2c ad       	ldd	r18, Y+60	; 0x3c
    19b8:	3d ad       	ldd	r19, Y+61	; 0x3d
    19ba:	4e ad       	ldd	r20, Y+62	; 0x3e
    19bc:	5f ad       	ldd	r21, Y+63	; 0x3f
    19be:	65 97       	sbiw	r28, 0x15	; 21
    19c0:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    19c4:	1b 01       	movw	r2, r22
    19c6:	2c 01       	movw	r4, r24
    19c8:	c8 01       	movw	r24, r16
    19ca:	b7 01       	movw	r22, r14
    19cc:	a4 01       	movw	r20, r8
    19ce:	93 01       	movw	r18, r6
    19d0:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    19d4:	5b 01       	movw	r10, r22
    19d6:	6c 01       	movw	r12, r24
    19d8:	c8 01       	movw	r24, r16
    19da:	b7 01       	movw	r22, r14
    19dc:	65 96       	adiw	r28, 0x15	; 21
    19de:	2c ad       	ldd	r18, Y+60	; 0x3c
    19e0:	3d ad       	ldd	r19, Y+61	; 0x3d
    19e2:	4e ad       	ldd	r20, Y+62	; 0x3e
    19e4:	5f ad       	ldd	r21, Y+63	; 0x3f
    19e6:	65 97       	sbiw	r28, 0x15	; 21
    19e8:	0e 94 a4 24 	call	0x4948	; 0x4948 <__mulsi3>
    19ec:	7b 01       	movw	r14, r22
    19ee:	8c 01       	movw	r16, r24
    19f0:	a6 01       	movw	r20, r12
    19f2:	95 01       	movw	r18, r10
    19f4:	22 0d       	add	r18, r2
    19f6:	33 1d       	adc	r19, r3
    19f8:	44 1d       	adc	r20, r4
    19fa:	55 1d       	adc	r21, r5
    19fc:	61 96       	adiw	r28, 0x11	; 17
    19fe:	6c ac       	ldd	r6, Y+60	; 0x3c
    1a00:	7d ac       	ldd	r7, Y+61	; 0x3d
    1a02:	8e ac       	ldd	r8, Y+62	; 0x3e
    1a04:	9f ac       	ldd	r9, Y+63	; 0x3f
    1a06:	61 97       	sbiw	r28, 0x11	; 17
    1a08:	c4 01       	movw	r24, r8
    1a0a:	aa 27       	eor	r26, r26
    1a0c:	bb 27       	eor	r27, r27
    1a0e:	28 0f       	add	r18, r24
    1a10:	39 1f       	adc	r19, r25
    1a12:	4a 1f       	adc	r20, r26
    1a14:	5b 1f       	adc	r21, r27
    1a16:	2a 15       	cp	r18, r10
    1a18:	3b 05       	cpc	r19, r11
    1a1a:	4c 05       	cpc	r20, r12
    1a1c:	5d 05       	cpc	r21, r13
    1a1e:	48 f4       	brcc	.+18     	; 0x1a32 <__umoddi3+0xb70>
    1a20:	81 2c       	mov	r8, r1
    1a22:	91 2c       	mov	r9, r1
    1a24:	e1 e0       	ldi	r30, 0x01	; 1
    1a26:	ae 2e       	mov	r10, r30
    1a28:	b1 2c       	mov	r11, r1
    1a2a:	e8 0c       	add	r14, r8
    1a2c:	f9 1c       	adc	r15, r9
    1a2e:	0a 1d       	adc	r16, r10
    1a30:	1b 1d       	adc	r17, r11
    1a32:	ca 01       	movw	r24, r20
    1a34:	aa 27       	eor	r26, r26
    1a36:	bb 27       	eor	r27, r27
    1a38:	57 01       	movw	r10, r14
    1a3a:	68 01       	movw	r12, r16
    1a3c:	a8 0e       	add	r10, r24
    1a3e:	b9 1e       	adc	r11, r25
    1a40:	ca 1e       	adc	r12, r26
    1a42:	db 1e       	adc	r13, r27
    1a44:	a9 01       	movw	r20, r18
    1a46:	33 27       	eor	r19, r19
    1a48:	22 27       	eor	r18, r18
    1a4a:	61 96       	adiw	r28, 0x11	; 17
    1a4c:	8c ad       	ldd	r24, Y+60	; 0x3c
    1a4e:	9d ad       	ldd	r25, Y+61	; 0x3d
    1a50:	ae ad       	ldd	r26, Y+62	; 0x3e
    1a52:	bf ad       	ldd	r27, Y+63	; 0x3f
    1a54:	61 97       	sbiw	r28, 0x11	; 17
    1a56:	a0 70       	andi	r26, 0x00	; 0
    1a58:	b0 70       	andi	r27, 0x00	; 0
    1a5a:	28 0f       	add	r18, r24
    1a5c:	39 1f       	adc	r19, r25
    1a5e:	4a 1f       	adc	r20, r26
    1a60:	5b 1f       	adc	r21, r27
    1a62:	e9 8c       	ldd	r14, Y+25	; 0x19
    1a64:	fa 8c       	ldd	r15, Y+26	; 0x1a
    1a66:	0b 8d       	ldd	r16, Y+27	; 0x1b
    1a68:	1c 8d       	ldd	r17, Y+28	; 0x1c
    1a6a:	ea 14       	cp	r14, r10
    1a6c:	fb 04       	cpc	r15, r11
    1a6e:	0c 05       	cpc	r16, r12
    1a70:	1d 05       	cpc	r17, r13
    1a72:	70 f0       	brcs	.+28     	; 0x1a90 <__umoddi3+0xbce>
    1a74:	ae 14       	cp	r10, r14
    1a76:	bf 04       	cpc	r11, r15
    1a78:	c0 06       	cpc	r12, r16
    1a7a:	d1 06       	cpc	r13, r17
    1a7c:	69 f5       	brne	.+90     	; 0x1ad8 <__umoddi3+0xc16>
    1a7e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1a80:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1a82:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1a84:	98 a1       	ldd	r25, Y+32	; 0x20
    1a86:	62 17       	cp	r22, r18
    1a88:	73 07       	cpc	r23, r19
    1a8a:	84 07       	cpc	r24, r20
    1a8c:	95 07       	cpc	r25, r21
    1a8e:	20 f5       	brcc	.+72     	; 0x1ad8 <__umoddi3+0xc16>
    1a90:	da 01       	movw	r26, r20
    1a92:	c9 01       	movw	r24, r18
    1a94:	6d a0       	ldd	r6, Y+37	; 0x25
    1a96:	7e a0       	ldd	r7, Y+38	; 0x26
    1a98:	8f a0       	ldd	r8, Y+39	; 0x27
    1a9a:	98 a4       	ldd	r9, Y+40	; 0x28
    1a9c:	86 19       	sub	r24, r6
    1a9e:	97 09       	sbc	r25, r7
    1aa0:	a8 09       	sbc	r26, r8
    1aa2:	b9 09       	sbc	r27, r9
    1aa4:	e9 a4       	ldd	r14, Y+41	; 0x29
    1aa6:	fa a4       	ldd	r15, Y+42	; 0x2a
    1aa8:	0b a5       	ldd	r16, Y+43	; 0x2b
    1aaa:	1c a5       	ldd	r17, Y+44	; 0x2c
    1aac:	ae 18       	sub	r10, r14
    1aae:	bf 08       	sbc	r11, r15
    1ab0:	c0 0a       	sbc	r12, r16
    1ab2:	d1 0a       	sbc	r13, r17
    1ab4:	ee 24       	eor	r14, r14
    1ab6:	ff 24       	eor	r15, r15
    1ab8:	87 01       	movw	r16, r14
    1aba:	28 17       	cp	r18, r24
    1abc:	39 07       	cpc	r19, r25
    1abe:	4a 07       	cpc	r20, r26
    1ac0:	5b 07       	cpc	r21, r27
    1ac2:	28 f4       	brcc	.+10     	; 0x1ace <__umoddi3+0xc0c>
    1ac4:	21 e0       	ldi	r18, 0x01	; 1
    1ac6:	e2 2e       	mov	r14, r18
    1ac8:	f1 2c       	mov	r15, r1
    1aca:	01 2d       	mov	r16, r1
    1acc:	11 2d       	mov	r17, r1
    1ace:	ae 18       	sub	r10, r14
    1ad0:	bf 08       	sbc	r11, r15
    1ad2:	c0 0a       	sbc	r12, r16
    1ad4:	d1 0a       	sbc	r13, r17
    1ad6:	02 c0       	rjmp	.+4      	; 0x1adc <__umoddi3+0xc1a>
    1ad8:	da 01       	movw	r26, r20
    1ada:	c9 01       	movw	r24, r18
    1adc:	6d 8c       	ldd	r6, Y+29	; 0x1d
    1ade:	7e 8c       	ldd	r7, Y+30	; 0x1e
    1ae0:	8f 8c       	ldd	r8, Y+31	; 0x1f
    1ae2:	98 a0       	ldd	r9, Y+32	; 0x20
    1ae4:	68 1a       	sub	r6, r24
    1ae6:	79 0a       	sbc	r7, r25
    1ae8:	8a 0a       	sbc	r8, r26
    1aea:	9b 0a       	sbc	r9, r27
    1aec:	49 8d       	ldd	r20, Y+25	; 0x19
    1aee:	5a 8d       	ldd	r21, Y+26	; 0x1a
    1af0:	6b 8d       	ldd	r22, Y+27	; 0x1b
    1af2:	7c 8d       	ldd	r23, Y+28	; 0x1c
    1af4:	4a 19       	sub	r20, r10
    1af6:	5b 09       	sbc	r21, r11
    1af8:	6c 09       	sbc	r22, r12
    1afa:	7d 09       	sbc	r23, r13
    1afc:	5a 01       	movw	r10, r20
    1afe:	6b 01       	movw	r12, r22
    1b00:	22 24       	eor	r2, r2
    1b02:	33 24       	eor	r3, r3
    1b04:	21 01       	movw	r4, r2
    1b06:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1b08:	7e 8d       	ldd	r23, Y+30	; 0x1e
    1b0a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b0c:	98 a1       	ldd	r25, Y+32	; 0x20
    1b0e:	66 15       	cp	r22, r6
    1b10:	77 05       	cpc	r23, r7
    1b12:	88 05       	cpc	r24, r8
    1b14:	99 05       	cpc	r25, r9
    1b16:	28 f4       	brcc	.+10     	; 0x1b22 <__umoddi3+0xc60>
    1b18:	81 e0       	ldi	r24, 0x01	; 1
    1b1a:	28 2e       	mov	r2, r24
    1b1c:	31 2c       	mov	r3, r1
    1b1e:	41 2c       	mov	r4, r1
    1b20:	51 2c       	mov	r5, r1
    1b22:	86 01       	movw	r16, r12
    1b24:	75 01       	movw	r14, r10
    1b26:	e2 18       	sub	r14, r2
    1b28:	f3 08       	sbc	r15, r3
    1b2a:	04 09       	sbc	r16, r4
    1b2c:	15 09       	sbc	r17, r5
    1b2e:	a8 01       	movw	r20, r16
    1b30:	97 01       	movw	r18, r14
    1b32:	66 96       	adiw	r28, 0x16	; 22
    1b34:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b36:	66 97       	sbiw	r28, 0x16	; 22
    1b38:	04 c0       	rjmp	.+8      	; 0x1b42 <__umoddi3+0xc80>
    1b3a:	22 0f       	add	r18, r18
    1b3c:	33 1f       	adc	r19, r19
    1b3e:	44 1f       	adc	r20, r20
    1b40:	55 1f       	adc	r21, r21
    1b42:	0a 94       	dec	r0
    1b44:	d2 f7       	brpl	.-12     	; 0x1b3a <__umoddi3+0xc78>
    1b46:	d4 01       	movw	r26, r8
    1b48:	c3 01       	movw	r24, r6
    1b4a:	67 96       	adiw	r28, 0x17	; 23
    1b4c:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b4e:	67 97       	sbiw	r28, 0x17	; 23
    1b50:	04 c0       	rjmp	.+8      	; 0x1b5a <__umoddi3+0xc98>
    1b52:	b6 95       	lsr	r27
    1b54:	a7 95       	ror	r26
    1b56:	97 95       	ror	r25
    1b58:	87 95       	ror	r24
    1b5a:	0a 94       	dec	r0
    1b5c:	d2 f7       	brpl	.-12     	; 0x1b52 <__umoddi3+0xc90>
    1b5e:	28 2b       	or	r18, r24
    1b60:	39 2b       	or	r19, r25
    1b62:	4a 2b       	or	r20, r26
    1b64:	5b 2b       	or	r21, r27
    1b66:	29 8b       	std	Y+17, r18	; 0x11
    1b68:	3a 8b       	std	Y+18, r19	; 0x12
    1b6a:	4b 8b       	std	Y+19, r20	; 0x13
    1b6c:	5c 8b       	std	Y+20, r21	; 0x14
    1b6e:	67 96       	adiw	r28, 0x17	; 23
    1b70:	0f ac       	ldd	r0, Y+63	; 0x3f
    1b72:	67 97       	sbiw	r28, 0x17	; 23
    1b74:	04 c0       	rjmp	.+8      	; 0x1b7e <__umoddi3+0xcbc>
    1b76:	16 95       	lsr	r17
    1b78:	07 95       	ror	r16
    1b7a:	f7 94       	ror	r15
    1b7c:	e7 94       	ror	r14
    1b7e:	0a 94       	dec	r0
    1b80:	d2 f7       	brpl	.-12     	; 0x1b76 <__umoddi3+0xcb4>
    1b82:	ed 8a       	std	Y+21, r14	; 0x15
    1b84:	fe 8a       	std	Y+22, r15	; 0x16
    1b86:	0f 8b       	std	Y+23, r16	; 0x17
    1b88:	18 8f       	std	Y+24, r17	; 0x18
    1b8a:	3a 89       	ldd	r19, Y+18	; 0x12
    1b8c:	4b 89       	ldd	r20, Y+19	; 0x13
    1b8e:	5c 89       	ldd	r21, Y+20	; 0x14
    1b90:	6e 2d       	mov	r22, r14
    1b92:	7e 89       	ldd	r23, Y+22	; 0x16
    1b94:	8f 89       	ldd	r24, Y+23	; 0x17
    1b96:	98 8d       	ldd	r25, Y+24	; 0x18
    1b98:	c5 5a       	subi	r28, 0xA5	; 165
    1b9a:	df 4f       	sbci	r29, 0xFF	; 255
    1b9c:	e2 e1       	ldi	r30, 0x12	; 18
    1b9e:	0c 94 01 25 	jmp	0x4a02	; 0x4a02 <__epilogue_restores__>

00001ba2 <_fpadd_parts>:
    1ba2:	a0 e0       	ldi	r26, 0x00	; 0
    1ba4:	b0 e0       	ldi	r27, 0x00	; 0
    1ba6:	e7 ed       	ldi	r30, 0xD7	; 215
    1ba8:	fd e0       	ldi	r31, 0x0D	; 13
    1baa:	0c 94 e5 24 	jmp	0x49ca	; 0x49ca <__prologue_saves__>
    1bae:	dc 01       	movw	r26, r24
    1bb0:	2b 01       	movw	r4, r22
    1bb2:	fa 01       	movw	r30, r20
    1bb4:	9c 91       	ld	r25, X
    1bb6:	92 30       	cpi	r25, 0x02	; 2
    1bb8:	08 f4       	brcc	.+2      	; 0x1bbc <_fpadd_parts+0x1a>
    1bba:	39 c1       	rjmp	.+626    	; 0x1e2e <_fpadd_parts+0x28c>
    1bbc:	eb 01       	movw	r28, r22
    1bbe:	88 81       	ld	r24, Y
    1bc0:	82 30       	cpi	r24, 0x02	; 2
    1bc2:	08 f4       	brcc	.+2      	; 0x1bc6 <_fpadd_parts+0x24>
    1bc4:	33 c1       	rjmp	.+614    	; 0x1e2c <_fpadd_parts+0x28a>
    1bc6:	94 30       	cpi	r25, 0x04	; 4
    1bc8:	69 f4       	brne	.+26     	; 0x1be4 <_fpadd_parts+0x42>
    1bca:	84 30       	cpi	r24, 0x04	; 4
    1bcc:	09 f0       	breq	.+2      	; 0x1bd0 <_fpadd_parts+0x2e>
    1bce:	2f c1       	rjmp	.+606    	; 0x1e2e <_fpadd_parts+0x28c>
    1bd0:	11 96       	adiw	r26, 0x01	; 1
    1bd2:	9c 91       	ld	r25, X
    1bd4:	11 97       	sbiw	r26, 0x01	; 1
    1bd6:	89 81       	ldd	r24, Y+1	; 0x01
    1bd8:	98 17       	cp	r25, r24
    1bda:	09 f4       	brne	.+2      	; 0x1bde <_fpadd_parts+0x3c>
    1bdc:	28 c1       	rjmp	.+592    	; 0x1e2e <_fpadd_parts+0x28c>
    1bde:	af e6       	ldi	r26, 0x6F	; 111
    1be0:	b0 e0       	ldi	r27, 0x00	; 0
    1be2:	25 c1       	rjmp	.+586    	; 0x1e2e <_fpadd_parts+0x28c>
    1be4:	84 30       	cpi	r24, 0x04	; 4
    1be6:	09 f4       	brne	.+2      	; 0x1bea <_fpadd_parts+0x48>
    1be8:	21 c1       	rjmp	.+578    	; 0x1e2c <_fpadd_parts+0x28a>
    1bea:	82 30       	cpi	r24, 0x02	; 2
    1bec:	a9 f4       	brne	.+42     	; 0x1c18 <_fpadd_parts+0x76>
    1bee:	92 30       	cpi	r25, 0x02	; 2
    1bf0:	09 f0       	breq	.+2      	; 0x1bf4 <_fpadd_parts+0x52>
    1bf2:	1d c1       	rjmp	.+570    	; 0x1e2e <_fpadd_parts+0x28c>
    1bf4:	9a 01       	movw	r18, r20
    1bf6:	ad 01       	movw	r20, r26
    1bf8:	88 e0       	ldi	r24, 0x08	; 8
    1bfa:	ea 01       	movw	r28, r20
    1bfc:	09 90       	ld	r0, Y+
    1bfe:	ae 01       	movw	r20, r28
    1c00:	e9 01       	movw	r28, r18
    1c02:	09 92       	st	Y+, r0
    1c04:	9e 01       	movw	r18, r28
    1c06:	81 50       	subi	r24, 0x01	; 1
    1c08:	c1 f7       	brne	.-16     	; 0x1bfa <_fpadd_parts+0x58>
    1c0a:	e2 01       	movw	r28, r4
    1c0c:	89 81       	ldd	r24, Y+1	; 0x01
    1c0e:	11 96       	adiw	r26, 0x01	; 1
    1c10:	9c 91       	ld	r25, X
    1c12:	89 23       	and	r24, r25
    1c14:	81 83       	std	Z+1, r24	; 0x01
    1c16:	08 c1       	rjmp	.+528    	; 0x1e28 <_fpadd_parts+0x286>
    1c18:	92 30       	cpi	r25, 0x02	; 2
    1c1a:	09 f4       	brne	.+2      	; 0x1c1e <_fpadd_parts+0x7c>
    1c1c:	07 c1       	rjmp	.+526    	; 0x1e2c <_fpadd_parts+0x28a>
    1c1e:	12 96       	adiw	r26, 0x02	; 2
    1c20:	2d 90       	ld	r2, X+
    1c22:	3c 90       	ld	r3, X
    1c24:	13 97       	sbiw	r26, 0x03	; 3
    1c26:	eb 01       	movw	r28, r22
    1c28:	8a 81       	ldd	r24, Y+2	; 0x02
    1c2a:	9b 81       	ldd	r25, Y+3	; 0x03
    1c2c:	14 96       	adiw	r26, 0x04	; 4
    1c2e:	ad 90       	ld	r10, X+
    1c30:	bd 90       	ld	r11, X+
    1c32:	cd 90       	ld	r12, X+
    1c34:	dc 90       	ld	r13, X
    1c36:	17 97       	sbiw	r26, 0x07	; 7
    1c38:	ec 80       	ldd	r14, Y+4	; 0x04
    1c3a:	fd 80       	ldd	r15, Y+5	; 0x05
    1c3c:	0e 81       	ldd	r16, Y+6	; 0x06
    1c3e:	1f 81       	ldd	r17, Y+7	; 0x07
    1c40:	91 01       	movw	r18, r2
    1c42:	28 1b       	sub	r18, r24
    1c44:	39 0b       	sbc	r19, r25
    1c46:	b9 01       	movw	r22, r18
    1c48:	37 ff       	sbrs	r19, 7
    1c4a:	04 c0       	rjmp	.+8      	; 0x1c54 <_fpadd_parts+0xb2>
    1c4c:	66 27       	eor	r22, r22
    1c4e:	77 27       	eor	r23, r23
    1c50:	62 1b       	sub	r22, r18
    1c52:	73 0b       	sbc	r23, r19
    1c54:	60 32       	cpi	r22, 0x20	; 32
    1c56:	71 05       	cpc	r23, r1
    1c58:	0c f0       	brlt	.+2      	; 0x1c5c <_fpadd_parts+0xba>
    1c5a:	61 c0       	rjmp	.+194    	; 0x1d1e <_fpadd_parts+0x17c>
    1c5c:	12 16       	cp	r1, r18
    1c5e:	13 06       	cpc	r1, r19
    1c60:	6c f5       	brge	.+90     	; 0x1cbc <_fpadd_parts+0x11a>
    1c62:	37 01       	movw	r6, r14
    1c64:	48 01       	movw	r8, r16
    1c66:	06 2e       	mov	r0, r22
    1c68:	04 c0       	rjmp	.+8      	; 0x1c72 <_fpadd_parts+0xd0>
    1c6a:	96 94       	lsr	r9
    1c6c:	87 94       	ror	r8
    1c6e:	77 94       	ror	r7
    1c70:	67 94       	ror	r6
    1c72:	0a 94       	dec	r0
    1c74:	d2 f7       	brpl	.-12     	; 0x1c6a <_fpadd_parts+0xc8>
    1c76:	21 e0       	ldi	r18, 0x01	; 1
    1c78:	30 e0       	ldi	r19, 0x00	; 0
    1c7a:	40 e0       	ldi	r20, 0x00	; 0
    1c7c:	50 e0       	ldi	r21, 0x00	; 0
    1c7e:	04 c0       	rjmp	.+8      	; 0x1c88 <_fpadd_parts+0xe6>
    1c80:	22 0f       	add	r18, r18
    1c82:	33 1f       	adc	r19, r19
    1c84:	44 1f       	adc	r20, r20
    1c86:	55 1f       	adc	r21, r21
    1c88:	6a 95       	dec	r22
    1c8a:	d2 f7       	brpl	.-12     	; 0x1c80 <_fpadd_parts+0xde>
    1c8c:	21 50       	subi	r18, 0x01	; 1
    1c8e:	30 40       	sbci	r19, 0x00	; 0
    1c90:	40 40       	sbci	r20, 0x00	; 0
    1c92:	50 40       	sbci	r21, 0x00	; 0
    1c94:	2e 21       	and	r18, r14
    1c96:	3f 21       	and	r19, r15
    1c98:	40 23       	and	r20, r16
    1c9a:	51 23       	and	r21, r17
    1c9c:	21 15       	cp	r18, r1
    1c9e:	31 05       	cpc	r19, r1
    1ca0:	41 05       	cpc	r20, r1
    1ca2:	51 05       	cpc	r21, r1
    1ca4:	21 f0       	breq	.+8      	; 0x1cae <_fpadd_parts+0x10c>
    1ca6:	21 e0       	ldi	r18, 0x01	; 1
    1ca8:	30 e0       	ldi	r19, 0x00	; 0
    1caa:	40 e0       	ldi	r20, 0x00	; 0
    1cac:	50 e0       	ldi	r21, 0x00	; 0
    1cae:	79 01       	movw	r14, r18
    1cb0:	8a 01       	movw	r16, r20
    1cb2:	e6 28       	or	r14, r6
    1cb4:	f7 28       	or	r15, r7
    1cb6:	08 29       	or	r16, r8
    1cb8:	19 29       	or	r17, r9
    1cba:	3c c0       	rjmp	.+120    	; 0x1d34 <_fpadd_parts+0x192>
    1cbc:	23 2b       	or	r18, r19
    1cbe:	d1 f1       	breq	.+116    	; 0x1d34 <_fpadd_parts+0x192>
    1cc0:	26 0e       	add	r2, r22
    1cc2:	37 1e       	adc	r3, r23
    1cc4:	35 01       	movw	r6, r10
    1cc6:	46 01       	movw	r8, r12
    1cc8:	06 2e       	mov	r0, r22
    1cca:	04 c0       	rjmp	.+8      	; 0x1cd4 <_fpadd_parts+0x132>
    1ccc:	96 94       	lsr	r9
    1cce:	87 94       	ror	r8
    1cd0:	77 94       	ror	r7
    1cd2:	67 94       	ror	r6
    1cd4:	0a 94       	dec	r0
    1cd6:	d2 f7       	brpl	.-12     	; 0x1ccc <_fpadd_parts+0x12a>
    1cd8:	21 e0       	ldi	r18, 0x01	; 1
    1cda:	30 e0       	ldi	r19, 0x00	; 0
    1cdc:	40 e0       	ldi	r20, 0x00	; 0
    1cde:	50 e0       	ldi	r21, 0x00	; 0
    1ce0:	04 c0       	rjmp	.+8      	; 0x1cea <_fpadd_parts+0x148>
    1ce2:	22 0f       	add	r18, r18
    1ce4:	33 1f       	adc	r19, r19
    1ce6:	44 1f       	adc	r20, r20
    1ce8:	55 1f       	adc	r21, r21
    1cea:	6a 95       	dec	r22
    1cec:	d2 f7       	brpl	.-12     	; 0x1ce2 <_fpadd_parts+0x140>
    1cee:	21 50       	subi	r18, 0x01	; 1
    1cf0:	30 40       	sbci	r19, 0x00	; 0
    1cf2:	40 40       	sbci	r20, 0x00	; 0
    1cf4:	50 40       	sbci	r21, 0x00	; 0
    1cf6:	2a 21       	and	r18, r10
    1cf8:	3b 21       	and	r19, r11
    1cfa:	4c 21       	and	r20, r12
    1cfc:	5d 21       	and	r21, r13
    1cfe:	21 15       	cp	r18, r1
    1d00:	31 05       	cpc	r19, r1
    1d02:	41 05       	cpc	r20, r1
    1d04:	51 05       	cpc	r21, r1
    1d06:	21 f0       	breq	.+8      	; 0x1d10 <_fpadd_parts+0x16e>
    1d08:	21 e0       	ldi	r18, 0x01	; 1
    1d0a:	30 e0       	ldi	r19, 0x00	; 0
    1d0c:	40 e0       	ldi	r20, 0x00	; 0
    1d0e:	50 e0       	ldi	r21, 0x00	; 0
    1d10:	59 01       	movw	r10, r18
    1d12:	6a 01       	movw	r12, r20
    1d14:	a6 28       	or	r10, r6
    1d16:	b7 28       	or	r11, r7
    1d18:	c8 28       	or	r12, r8
    1d1a:	d9 28       	or	r13, r9
    1d1c:	0b c0       	rjmp	.+22     	; 0x1d34 <_fpadd_parts+0x192>
    1d1e:	82 15       	cp	r24, r2
    1d20:	93 05       	cpc	r25, r3
    1d22:	2c f0       	brlt	.+10     	; 0x1d2e <_fpadd_parts+0x18c>
    1d24:	1c 01       	movw	r2, r24
    1d26:	aa 24       	eor	r10, r10
    1d28:	bb 24       	eor	r11, r11
    1d2a:	65 01       	movw	r12, r10
    1d2c:	03 c0       	rjmp	.+6      	; 0x1d34 <_fpadd_parts+0x192>
    1d2e:	ee 24       	eor	r14, r14
    1d30:	ff 24       	eor	r15, r15
    1d32:	87 01       	movw	r16, r14
    1d34:	11 96       	adiw	r26, 0x01	; 1
    1d36:	9c 91       	ld	r25, X
    1d38:	d2 01       	movw	r26, r4
    1d3a:	11 96       	adiw	r26, 0x01	; 1
    1d3c:	8c 91       	ld	r24, X
    1d3e:	98 17       	cp	r25, r24
    1d40:	09 f4       	brne	.+2      	; 0x1d44 <_fpadd_parts+0x1a2>
    1d42:	45 c0       	rjmp	.+138    	; 0x1dce <_fpadd_parts+0x22c>
    1d44:	99 23       	and	r25, r25
    1d46:	39 f0       	breq	.+14     	; 0x1d56 <_fpadd_parts+0x1b4>
    1d48:	a8 01       	movw	r20, r16
    1d4a:	97 01       	movw	r18, r14
    1d4c:	2a 19       	sub	r18, r10
    1d4e:	3b 09       	sbc	r19, r11
    1d50:	4c 09       	sbc	r20, r12
    1d52:	5d 09       	sbc	r21, r13
    1d54:	06 c0       	rjmp	.+12     	; 0x1d62 <_fpadd_parts+0x1c0>
    1d56:	a6 01       	movw	r20, r12
    1d58:	95 01       	movw	r18, r10
    1d5a:	2e 19       	sub	r18, r14
    1d5c:	3f 09       	sbc	r19, r15
    1d5e:	40 0b       	sbc	r20, r16
    1d60:	51 0b       	sbc	r21, r17
    1d62:	57 fd       	sbrc	r21, 7
    1d64:	08 c0       	rjmp	.+16     	; 0x1d76 <_fpadd_parts+0x1d4>
    1d66:	11 82       	std	Z+1, r1	; 0x01
    1d68:	33 82       	std	Z+3, r3	; 0x03
    1d6a:	22 82       	std	Z+2, r2	; 0x02
    1d6c:	24 83       	std	Z+4, r18	; 0x04
    1d6e:	35 83       	std	Z+5, r19	; 0x05
    1d70:	46 83       	std	Z+6, r20	; 0x06
    1d72:	57 83       	std	Z+7, r21	; 0x07
    1d74:	1d c0       	rjmp	.+58     	; 0x1db0 <_fpadd_parts+0x20e>
    1d76:	81 e0       	ldi	r24, 0x01	; 1
    1d78:	81 83       	std	Z+1, r24	; 0x01
    1d7a:	33 82       	std	Z+3, r3	; 0x03
    1d7c:	22 82       	std	Z+2, r2	; 0x02
    1d7e:	88 27       	eor	r24, r24
    1d80:	99 27       	eor	r25, r25
    1d82:	dc 01       	movw	r26, r24
    1d84:	82 1b       	sub	r24, r18
    1d86:	93 0b       	sbc	r25, r19
    1d88:	a4 0b       	sbc	r26, r20
    1d8a:	b5 0b       	sbc	r27, r21
    1d8c:	84 83       	std	Z+4, r24	; 0x04
    1d8e:	95 83       	std	Z+5, r25	; 0x05
    1d90:	a6 83       	std	Z+6, r26	; 0x06
    1d92:	b7 83       	std	Z+7, r27	; 0x07
    1d94:	0d c0       	rjmp	.+26     	; 0x1db0 <_fpadd_parts+0x20e>
    1d96:	22 0f       	add	r18, r18
    1d98:	33 1f       	adc	r19, r19
    1d9a:	44 1f       	adc	r20, r20
    1d9c:	55 1f       	adc	r21, r21
    1d9e:	24 83       	std	Z+4, r18	; 0x04
    1da0:	35 83       	std	Z+5, r19	; 0x05
    1da2:	46 83       	std	Z+6, r20	; 0x06
    1da4:	57 83       	std	Z+7, r21	; 0x07
    1da6:	82 81       	ldd	r24, Z+2	; 0x02
    1da8:	93 81       	ldd	r25, Z+3	; 0x03
    1daa:	01 97       	sbiw	r24, 0x01	; 1
    1dac:	93 83       	std	Z+3, r25	; 0x03
    1dae:	82 83       	std	Z+2, r24	; 0x02
    1db0:	24 81       	ldd	r18, Z+4	; 0x04
    1db2:	35 81       	ldd	r19, Z+5	; 0x05
    1db4:	46 81       	ldd	r20, Z+6	; 0x06
    1db6:	57 81       	ldd	r21, Z+7	; 0x07
    1db8:	da 01       	movw	r26, r20
    1dba:	c9 01       	movw	r24, r18
    1dbc:	01 97       	sbiw	r24, 0x01	; 1
    1dbe:	a1 09       	sbc	r26, r1
    1dc0:	b1 09       	sbc	r27, r1
    1dc2:	8f 5f       	subi	r24, 0xFF	; 255
    1dc4:	9f 4f       	sbci	r25, 0xFF	; 255
    1dc6:	af 4f       	sbci	r26, 0xFF	; 255
    1dc8:	bf 43       	sbci	r27, 0x3F	; 63
    1dca:	28 f3       	brcs	.-54     	; 0x1d96 <_fpadd_parts+0x1f4>
    1dcc:	0b c0       	rjmp	.+22     	; 0x1de4 <_fpadd_parts+0x242>
    1dce:	91 83       	std	Z+1, r25	; 0x01
    1dd0:	33 82       	std	Z+3, r3	; 0x03
    1dd2:	22 82       	std	Z+2, r2	; 0x02
    1dd4:	ea 0c       	add	r14, r10
    1dd6:	fb 1c       	adc	r15, r11
    1dd8:	0c 1d       	adc	r16, r12
    1dda:	1d 1d       	adc	r17, r13
    1ddc:	e4 82       	std	Z+4, r14	; 0x04
    1dde:	f5 82       	std	Z+5, r15	; 0x05
    1de0:	06 83       	std	Z+6, r16	; 0x06
    1de2:	17 83       	std	Z+7, r17	; 0x07
    1de4:	83 e0       	ldi	r24, 0x03	; 3
    1de6:	80 83       	st	Z, r24
    1de8:	24 81       	ldd	r18, Z+4	; 0x04
    1dea:	35 81       	ldd	r19, Z+5	; 0x05
    1dec:	46 81       	ldd	r20, Z+6	; 0x06
    1dee:	57 81       	ldd	r21, Z+7	; 0x07
    1df0:	57 ff       	sbrs	r21, 7
    1df2:	1a c0       	rjmp	.+52     	; 0x1e28 <_fpadd_parts+0x286>
    1df4:	c9 01       	movw	r24, r18
    1df6:	aa 27       	eor	r26, r26
    1df8:	97 fd       	sbrc	r25, 7
    1dfa:	a0 95       	com	r26
    1dfc:	ba 2f       	mov	r27, r26
    1dfe:	81 70       	andi	r24, 0x01	; 1
    1e00:	90 70       	andi	r25, 0x00	; 0
    1e02:	a0 70       	andi	r26, 0x00	; 0
    1e04:	b0 70       	andi	r27, 0x00	; 0
    1e06:	56 95       	lsr	r21
    1e08:	47 95       	ror	r20
    1e0a:	37 95       	ror	r19
    1e0c:	27 95       	ror	r18
    1e0e:	82 2b       	or	r24, r18
    1e10:	93 2b       	or	r25, r19
    1e12:	a4 2b       	or	r26, r20
    1e14:	b5 2b       	or	r27, r21
    1e16:	84 83       	std	Z+4, r24	; 0x04
    1e18:	95 83       	std	Z+5, r25	; 0x05
    1e1a:	a6 83       	std	Z+6, r26	; 0x06
    1e1c:	b7 83       	std	Z+7, r27	; 0x07
    1e1e:	82 81       	ldd	r24, Z+2	; 0x02
    1e20:	93 81       	ldd	r25, Z+3	; 0x03
    1e22:	01 96       	adiw	r24, 0x01	; 1
    1e24:	93 83       	std	Z+3, r25	; 0x03
    1e26:	82 83       	std	Z+2, r24	; 0x02
    1e28:	df 01       	movw	r26, r30
    1e2a:	01 c0       	rjmp	.+2      	; 0x1e2e <_fpadd_parts+0x28c>
    1e2c:	d2 01       	movw	r26, r4
    1e2e:	cd 01       	movw	r24, r26
    1e30:	cd b7       	in	r28, 0x3d	; 61
    1e32:	de b7       	in	r29, 0x3e	; 62
    1e34:	e2 e1       	ldi	r30, 0x12	; 18
    1e36:	0c 94 01 25 	jmp	0x4a02	; 0x4a02 <__epilogue_restores__>

00001e3a <__subsf3>:
    1e3a:	a0 e2       	ldi	r26, 0x20	; 32
    1e3c:	b0 e0       	ldi	r27, 0x00	; 0
    1e3e:	e3 e2       	ldi	r30, 0x23	; 35
    1e40:	ff e0       	ldi	r31, 0x0F	; 15
    1e42:	0c 94 f1 24 	jmp	0x49e2	; 0x49e2 <__prologue_saves__+0x18>
    1e46:	69 83       	std	Y+1, r22	; 0x01
    1e48:	7a 83       	std	Y+2, r23	; 0x02
    1e4a:	8b 83       	std	Y+3, r24	; 0x03
    1e4c:	9c 83       	std	Y+4, r25	; 0x04
    1e4e:	2d 83       	std	Y+5, r18	; 0x05
    1e50:	3e 83       	std	Y+6, r19	; 0x06
    1e52:	4f 83       	std	Y+7, r20	; 0x07
    1e54:	58 87       	std	Y+8, r21	; 0x08
    1e56:	e9 e0       	ldi	r30, 0x09	; 9
    1e58:	ee 2e       	mov	r14, r30
    1e5a:	f1 2c       	mov	r15, r1
    1e5c:	ec 0e       	add	r14, r28
    1e5e:	fd 1e       	adc	r15, r29
    1e60:	ce 01       	movw	r24, r28
    1e62:	01 96       	adiw	r24, 0x01	; 1
    1e64:	b7 01       	movw	r22, r14
    1e66:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    1e6a:	8e 01       	movw	r16, r28
    1e6c:	0f 5e       	subi	r16, 0xEF	; 239
    1e6e:	1f 4f       	sbci	r17, 0xFF	; 255
    1e70:	ce 01       	movw	r24, r28
    1e72:	05 96       	adiw	r24, 0x05	; 5
    1e74:	b8 01       	movw	r22, r16
    1e76:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    1e7a:	8a 89       	ldd	r24, Y+18	; 0x12
    1e7c:	91 e0       	ldi	r25, 0x01	; 1
    1e7e:	89 27       	eor	r24, r25
    1e80:	8a 8b       	std	Y+18, r24	; 0x12
    1e82:	c7 01       	movw	r24, r14
    1e84:	b8 01       	movw	r22, r16
    1e86:	ae 01       	movw	r20, r28
    1e88:	47 5e       	subi	r20, 0xE7	; 231
    1e8a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e8c:	0e 94 d1 0d 	call	0x1ba2	; 0x1ba2 <_fpadd_parts>
    1e90:	0e 94 59 11 	call	0x22b2	; 0x22b2 <__pack_f>
    1e94:	a0 96       	adiw	r28, 0x20	; 32
    1e96:	e6 e0       	ldi	r30, 0x06	; 6
    1e98:	0c 94 0d 25 	jmp	0x4a1a	; 0x4a1a <__epilogue_restores__+0x18>

00001e9c <__addsf3>:
    1e9c:	a0 e2       	ldi	r26, 0x20	; 32
    1e9e:	b0 e0       	ldi	r27, 0x00	; 0
    1ea0:	e4 e5       	ldi	r30, 0x54	; 84
    1ea2:	ff e0       	ldi	r31, 0x0F	; 15
    1ea4:	0c 94 f1 24 	jmp	0x49e2	; 0x49e2 <__prologue_saves__+0x18>
    1ea8:	69 83       	std	Y+1, r22	; 0x01
    1eaa:	7a 83       	std	Y+2, r23	; 0x02
    1eac:	8b 83       	std	Y+3, r24	; 0x03
    1eae:	9c 83       	std	Y+4, r25	; 0x04
    1eb0:	2d 83       	std	Y+5, r18	; 0x05
    1eb2:	3e 83       	std	Y+6, r19	; 0x06
    1eb4:	4f 83       	std	Y+7, r20	; 0x07
    1eb6:	58 87       	std	Y+8, r21	; 0x08
    1eb8:	f9 e0       	ldi	r31, 0x09	; 9
    1eba:	ef 2e       	mov	r14, r31
    1ebc:	f1 2c       	mov	r15, r1
    1ebe:	ec 0e       	add	r14, r28
    1ec0:	fd 1e       	adc	r15, r29
    1ec2:	ce 01       	movw	r24, r28
    1ec4:	01 96       	adiw	r24, 0x01	; 1
    1ec6:	b7 01       	movw	r22, r14
    1ec8:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    1ecc:	8e 01       	movw	r16, r28
    1ece:	0f 5e       	subi	r16, 0xEF	; 239
    1ed0:	1f 4f       	sbci	r17, 0xFF	; 255
    1ed2:	ce 01       	movw	r24, r28
    1ed4:	05 96       	adiw	r24, 0x05	; 5
    1ed6:	b8 01       	movw	r22, r16
    1ed8:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    1edc:	c7 01       	movw	r24, r14
    1ede:	b8 01       	movw	r22, r16
    1ee0:	ae 01       	movw	r20, r28
    1ee2:	47 5e       	subi	r20, 0xE7	; 231
    1ee4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ee6:	0e 94 d1 0d 	call	0x1ba2	; 0x1ba2 <_fpadd_parts>
    1eea:	0e 94 59 11 	call	0x22b2	; 0x22b2 <__pack_f>
    1eee:	a0 96       	adiw	r28, 0x20	; 32
    1ef0:	e6 e0       	ldi	r30, 0x06	; 6
    1ef2:	0c 94 0d 25 	jmp	0x4a1a	; 0x4a1a <__epilogue_restores__+0x18>

00001ef6 <__mulsf3>:
    1ef6:	a0 e2       	ldi	r26, 0x20	; 32
    1ef8:	b0 e0       	ldi	r27, 0x00	; 0
    1efa:	e1 e8       	ldi	r30, 0x81	; 129
    1efc:	ff e0       	ldi	r31, 0x0F	; 15
    1efe:	0c 94 e5 24 	jmp	0x49ca	; 0x49ca <__prologue_saves__>
    1f02:	69 83       	std	Y+1, r22	; 0x01
    1f04:	7a 83       	std	Y+2, r23	; 0x02
    1f06:	8b 83       	std	Y+3, r24	; 0x03
    1f08:	9c 83       	std	Y+4, r25	; 0x04
    1f0a:	2d 83       	std	Y+5, r18	; 0x05
    1f0c:	3e 83       	std	Y+6, r19	; 0x06
    1f0e:	4f 83       	std	Y+7, r20	; 0x07
    1f10:	58 87       	std	Y+8, r21	; 0x08
    1f12:	ce 01       	movw	r24, r28
    1f14:	01 96       	adiw	r24, 0x01	; 1
    1f16:	be 01       	movw	r22, r28
    1f18:	67 5f       	subi	r22, 0xF7	; 247
    1f1a:	7f 4f       	sbci	r23, 0xFF	; 255
    1f1c:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    1f20:	ce 01       	movw	r24, r28
    1f22:	05 96       	adiw	r24, 0x05	; 5
    1f24:	be 01       	movw	r22, r28
    1f26:	6f 5e       	subi	r22, 0xEF	; 239
    1f28:	7f 4f       	sbci	r23, 0xFF	; 255
    1f2a:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    1f2e:	99 85       	ldd	r25, Y+9	; 0x09
    1f30:	92 30       	cpi	r25, 0x02	; 2
    1f32:	88 f0       	brcs	.+34     	; 0x1f56 <__mulsf3+0x60>
    1f34:	89 89       	ldd	r24, Y+17	; 0x11
    1f36:	82 30       	cpi	r24, 0x02	; 2
    1f38:	c8 f0       	brcs	.+50     	; 0x1f6c <__mulsf3+0x76>
    1f3a:	94 30       	cpi	r25, 0x04	; 4
    1f3c:	19 f4       	brne	.+6      	; 0x1f44 <__mulsf3+0x4e>
    1f3e:	82 30       	cpi	r24, 0x02	; 2
    1f40:	51 f4       	brne	.+20     	; 0x1f56 <__mulsf3+0x60>
    1f42:	04 c0       	rjmp	.+8      	; 0x1f4c <__mulsf3+0x56>
    1f44:	84 30       	cpi	r24, 0x04	; 4
    1f46:	29 f4       	brne	.+10     	; 0x1f52 <__mulsf3+0x5c>
    1f48:	92 30       	cpi	r25, 0x02	; 2
    1f4a:	81 f4       	brne	.+32     	; 0x1f6c <__mulsf3+0x76>
    1f4c:	8f e6       	ldi	r24, 0x6F	; 111
    1f4e:	90 e0       	ldi	r25, 0x00	; 0
    1f50:	c6 c0       	rjmp	.+396    	; 0x20de <__mulsf3+0x1e8>
    1f52:	92 30       	cpi	r25, 0x02	; 2
    1f54:	49 f4       	brne	.+18     	; 0x1f68 <__mulsf3+0x72>
    1f56:	20 e0       	ldi	r18, 0x00	; 0
    1f58:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f5a:	8a 89       	ldd	r24, Y+18	; 0x12
    1f5c:	98 13       	cpse	r25, r24
    1f5e:	21 e0       	ldi	r18, 0x01	; 1
    1f60:	2a 87       	std	Y+10, r18	; 0x0a
    1f62:	ce 01       	movw	r24, r28
    1f64:	09 96       	adiw	r24, 0x09	; 9
    1f66:	bb c0       	rjmp	.+374    	; 0x20de <__mulsf3+0x1e8>
    1f68:	82 30       	cpi	r24, 0x02	; 2
    1f6a:	49 f4       	brne	.+18     	; 0x1f7e <__mulsf3+0x88>
    1f6c:	20 e0       	ldi	r18, 0x00	; 0
    1f6e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f70:	8a 89       	ldd	r24, Y+18	; 0x12
    1f72:	98 13       	cpse	r25, r24
    1f74:	21 e0       	ldi	r18, 0x01	; 1
    1f76:	2a 8b       	std	Y+18, r18	; 0x12
    1f78:	ce 01       	movw	r24, r28
    1f7a:	41 96       	adiw	r24, 0x11	; 17
    1f7c:	b0 c0       	rjmp	.+352    	; 0x20de <__mulsf3+0x1e8>
    1f7e:	2d 84       	ldd	r2, Y+13	; 0x0d
    1f80:	3e 84       	ldd	r3, Y+14	; 0x0e
    1f82:	4f 84       	ldd	r4, Y+15	; 0x0f
    1f84:	58 88       	ldd	r5, Y+16	; 0x10
    1f86:	6d 88       	ldd	r6, Y+21	; 0x15
    1f88:	7e 88       	ldd	r7, Y+22	; 0x16
    1f8a:	8f 88       	ldd	r8, Y+23	; 0x17
    1f8c:	98 8c       	ldd	r9, Y+24	; 0x18
    1f8e:	ee 24       	eor	r14, r14
    1f90:	ff 24       	eor	r15, r15
    1f92:	87 01       	movw	r16, r14
    1f94:	aa 24       	eor	r10, r10
    1f96:	bb 24       	eor	r11, r11
    1f98:	65 01       	movw	r12, r10
    1f9a:	40 e0       	ldi	r20, 0x00	; 0
    1f9c:	50 e0       	ldi	r21, 0x00	; 0
    1f9e:	60 e0       	ldi	r22, 0x00	; 0
    1fa0:	70 e0       	ldi	r23, 0x00	; 0
    1fa2:	e0 e0       	ldi	r30, 0x00	; 0
    1fa4:	f0 e0       	ldi	r31, 0x00	; 0
    1fa6:	c1 01       	movw	r24, r2
    1fa8:	81 70       	andi	r24, 0x01	; 1
    1faa:	90 70       	andi	r25, 0x00	; 0
    1fac:	89 2b       	or	r24, r25
    1fae:	e9 f0       	breq	.+58     	; 0x1fea <__mulsf3+0xf4>
    1fb0:	e6 0c       	add	r14, r6
    1fb2:	f7 1c       	adc	r15, r7
    1fb4:	08 1d       	adc	r16, r8
    1fb6:	19 1d       	adc	r17, r9
    1fb8:	9a 01       	movw	r18, r20
    1fba:	ab 01       	movw	r20, r22
    1fbc:	2a 0d       	add	r18, r10
    1fbe:	3b 1d       	adc	r19, r11
    1fc0:	4c 1d       	adc	r20, r12
    1fc2:	5d 1d       	adc	r21, r13
    1fc4:	80 e0       	ldi	r24, 0x00	; 0
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	a0 e0       	ldi	r26, 0x00	; 0
    1fca:	b0 e0       	ldi	r27, 0x00	; 0
    1fcc:	e6 14       	cp	r14, r6
    1fce:	f7 04       	cpc	r15, r7
    1fd0:	08 05       	cpc	r16, r8
    1fd2:	19 05       	cpc	r17, r9
    1fd4:	20 f4       	brcc	.+8      	; 0x1fde <__mulsf3+0xe8>
    1fd6:	81 e0       	ldi	r24, 0x01	; 1
    1fd8:	90 e0       	ldi	r25, 0x00	; 0
    1fda:	a0 e0       	ldi	r26, 0x00	; 0
    1fdc:	b0 e0       	ldi	r27, 0x00	; 0
    1fde:	ba 01       	movw	r22, r20
    1fe0:	a9 01       	movw	r20, r18
    1fe2:	48 0f       	add	r20, r24
    1fe4:	59 1f       	adc	r21, r25
    1fe6:	6a 1f       	adc	r22, r26
    1fe8:	7b 1f       	adc	r23, r27
    1fea:	aa 0c       	add	r10, r10
    1fec:	bb 1c       	adc	r11, r11
    1fee:	cc 1c       	adc	r12, r12
    1ff0:	dd 1c       	adc	r13, r13
    1ff2:	97 fe       	sbrs	r9, 7
    1ff4:	08 c0       	rjmp	.+16     	; 0x2006 <__mulsf3+0x110>
    1ff6:	81 e0       	ldi	r24, 0x01	; 1
    1ff8:	90 e0       	ldi	r25, 0x00	; 0
    1ffa:	a0 e0       	ldi	r26, 0x00	; 0
    1ffc:	b0 e0       	ldi	r27, 0x00	; 0
    1ffe:	a8 2a       	or	r10, r24
    2000:	b9 2a       	or	r11, r25
    2002:	ca 2a       	or	r12, r26
    2004:	db 2a       	or	r13, r27
    2006:	31 96       	adiw	r30, 0x01	; 1
    2008:	e0 32       	cpi	r30, 0x20	; 32
    200a:	f1 05       	cpc	r31, r1
    200c:	49 f0       	breq	.+18     	; 0x2020 <__mulsf3+0x12a>
    200e:	66 0c       	add	r6, r6
    2010:	77 1c       	adc	r7, r7
    2012:	88 1c       	adc	r8, r8
    2014:	99 1c       	adc	r9, r9
    2016:	56 94       	lsr	r5
    2018:	47 94       	ror	r4
    201a:	37 94       	ror	r3
    201c:	27 94       	ror	r2
    201e:	c3 cf       	rjmp	.-122    	; 0x1fa6 <__mulsf3+0xb0>
    2020:	fa 85       	ldd	r31, Y+10	; 0x0a
    2022:	ea 89       	ldd	r30, Y+18	; 0x12
    2024:	2b 89       	ldd	r18, Y+19	; 0x13
    2026:	3c 89       	ldd	r19, Y+20	; 0x14
    2028:	8b 85       	ldd	r24, Y+11	; 0x0b
    202a:	9c 85       	ldd	r25, Y+12	; 0x0c
    202c:	28 0f       	add	r18, r24
    202e:	39 1f       	adc	r19, r25
    2030:	2e 5f       	subi	r18, 0xFE	; 254
    2032:	3f 4f       	sbci	r19, 0xFF	; 255
    2034:	17 c0       	rjmp	.+46     	; 0x2064 <__mulsf3+0x16e>
    2036:	ca 01       	movw	r24, r20
    2038:	81 70       	andi	r24, 0x01	; 1
    203a:	90 70       	andi	r25, 0x00	; 0
    203c:	89 2b       	or	r24, r25
    203e:	61 f0       	breq	.+24     	; 0x2058 <__mulsf3+0x162>
    2040:	16 95       	lsr	r17
    2042:	07 95       	ror	r16
    2044:	f7 94       	ror	r15
    2046:	e7 94       	ror	r14
    2048:	80 e0       	ldi	r24, 0x00	; 0
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	a0 e0       	ldi	r26, 0x00	; 0
    204e:	b0 e8       	ldi	r27, 0x80	; 128
    2050:	e8 2a       	or	r14, r24
    2052:	f9 2a       	or	r15, r25
    2054:	0a 2b       	or	r16, r26
    2056:	1b 2b       	or	r17, r27
    2058:	76 95       	lsr	r23
    205a:	67 95       	ror	r22
    205c:	57 95       	ror	r21
    205e:	47 95       	ror	r20
    2060:	2f 5f       	subi	r18, 0xFF	; 255
    2062:	3f 4f       	sbci	r19, 0xFF	; 255
    2064:	77 fd       	sbrc	r23, 7
    2066:	e7 cf       	rjmp	.-50     	; 0x2036 <__mulsf3+0x140>
    2068:	0c c0       	rjmp	.+24     	; 0x2082 <__mulsf3+0x18c>
    206a:	44 0f       	add	r20, r20
    206c:	55 1f       	adc	r21, r21
    206e:	66 1f       	adc	r22, r22
    2070:	77 1f       	adc	r23, r23
    2072:	17 fd       	sbrc	r17, 7
    2074:	41 60       	ori	r20, 0x01	; 1
    2076:	ee 0c       	add	r14, r14
    2078:	ff 1c       	adc	r15, r15
    207a:	00 1f       	adc	r16, r16
    207c:	11 1f       	adc	r17, r17
    207e:	21 50       	subi	r18, 0x01	; 1
    2080:	30 40       	sbci	r19, 0x00	; 0
    2082:	40 30       	cpi	r20, 0x00	; 0
    2084:	90 e0       	ldi	r25, 0x00	; 0
    2086:	59 07       	cpc	r21, r25
    2088:	90 e0       	ldi	r25, 0x00	; 0
    208a:	69 07       	cpc	r22, r25
    208c:	90 e4       	ldi	r25, 0x40	; 64
    208e:	79 07       	cpc	r23, r25
    2090:	60 f3       	brcs	.-40     	; 0x206a <__mulsf3+0x174>
    2092:	2b 8f       	std	Y+27, r18	; 0x1b
    2094:	3c 8f       	std	Y+28, r19	; 0x1c
    2096:	db 01       	movw	r26, r22
    2098:	ca 01       	movw	r24, r20
    209a:	8f 77       	andi	r24, 0x7F	; 127
    209c:	90 70       	andi	r25, 0x00	; 0
    209e:	a0 70       	andi	r26, 0x00	; 0
    20a0:	b0 70       	andi	r27, 0x00	; 0
    20a2:	80 34       	cpi	r24, 0x40	; 64
    20a4:	91 05       	cpc	r25, r1
    20a6:	a1 05       	cpc	r26, r1
    20a8:	b1 05       	cpc	r27, r1
    20aa:	61 f4       	brne	.+24     	; 0x20c4 <__mulsf3+0x1ce>
    20ac:	47 fd       	sbrc	r20, 7
    20ae:	0a c0       	rjmp	.+20     	; 0x20c4 <__mulsf3+0x1ce>
    20b0:	e1 14       	cp	r14, r1
    20b2:	f1 04       	cpc	r15, r1
    20b4:	01 05       	cpc	r16, r1
    20b6:	11 05       	cpc	r17, r1
    20b8:	29 f0       	breq	.+10     	; 0x20c4 <__mulsf3+0x1ce>
    20ba:	40 5c       	subi	r20, 0xC0	; 192
    20bc:	5f 4f       	sbci	r21, 0xFF	; 255
    20be:	6f 4f       	sbci	r22, 0xFF	; 255
    20c0:	7f 4f       	sbci	r23, 0xFF	; 255
    20c2:	40 78       	andi	r20, 0x80	; 128
    20c4:	1a 8e       	std	Y+26, r1	; 0x1a
    20c6:	fe 17       	cp	r31, r30
    20c8:	11 f0       	breq	.+4      	; 0x20ce <__mulsf3+0x1d8>
    20ca:	81 e0       	ldi	r24, 0x01	; 1
    20cc:	8a 8f       	std	Y+26, r24	; 0x1a
    20ce:	4d 8f       	std	Y+29, r20	; 0x1d
    20d0:	5e 8f       	std	Y+30, r21	; 0x1e
    20d2:	6f 8f       	std	Y+31, r22	; 0x1f
    20d4:	78 a3       	std	Y+32, r23	; 0x20
    20d6:	83 e0       	ldi	r24, 0x03	; 3
    20d8:	89 8f       	std	Y+25, r24	; 0x19
    20da:	ce 01       	movw	r24, r28
    20dc:	49 96       	adiw	r24, 0x19	; 25
    20de:	0e 94 59 11 	call	0x22b2	; 0x22b2 <__pack_f>
    20e2:	a0 96       	adiw	r28, 0x20	; 32
    20e4:	e2 e1       	ldi	r30, 0x12	; 18
    20e6:	0c 94 01 25 	jmp	0x4a02	; 0x4a02 <__epilogue_restores__>

000020ea <__gtsf2>:
    20ea:	a8 e1       	ldi	r26, 0x18	; 24
    20ec:	b0 e0       	ldi	r27, 0x00	; 0
    20ee:	eb e7       	ldi	r30, 0x7B	; 123
    20f0:	f0 e1       	ldi	r31, 0x10	; 16
    20f2:	0c 94 f1 24 	jmp	0x49e2	; 0x49e2 <__prologue_saves__+0x18>
    20f6:	69 83       	std	Y+1, r22	; 0x01
    20f8:	7a 83       	std	Y+2, r23	; 0x02
    20fa:	8b 83       	std	Y+3, r24	; 0x03
    20fc:	9c 83       	std	Y+4, r25	; 0x04
    20fe:	2d 83       	std	Y+5, r18	; 0x05
    2100:	3e 83       	std	Y+6, r19	; 0x06
    2102:	4f 83       	std	Y+7, r20	; 0x07
    2104:	58 87       	std	Y+8, r21	; 0x08
    2106:	89 e0       	ldi	r24, 0x09	; 9
    2108:	e8 2e       	mov	r14, r24
    210a:	f1 2c       	mov	r15, r1
    210c:	ec 0e       	add	r14, r28
    210e:	fd 1e       	adc	r15, r29
    2110:	ce 01       	movw	r24, r28
    2112:	01 96       	adiw	r24, 0x01	; 1
    2114:	b7 01       	movw	r22, r14
    2116:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    211a:	8e 01       	movw	r16, r28
    211c:	0f 5e       	subi	r16, 0xEF	; 239
    211e:	1f 4f       	sbci	r17, 0xFF	; 255
    2120:	ce 01       	movw	r24, r28
    2122:	05 96       	adiw	r24, 0x05	; 5
    2124:	b8 01       	movw	r22, r16
    2126:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    212a:	89 85       	ldd	r24, Y+9	; 0x09
    212c:	82 30       	cpi	r24, 0x02	; 2
    212e:	40 f0       	brcs	.+16     	; 0x2140 <__gtsf2+0x56>
    2130:	89 89       	ldd	r24, Y+17	; 0x11
    2132:	82 30       	cpi	r24, 0x02	; 2
    2134:	28 f0       	brcs	.+10     	; 0x2140 <__gtsf2+0x56>
    2136:	c7 01       	movw	r24, r14
    2138:	b8 01       	movw	r22, r16
    213a:	0e 94 a6 12 	call	0x254c	; 0x254c <__fpcmp_parts_f>
    213e:	01 c0       	rjmp	.+2      	; 0x2142 <__gtsf2+0x58>
    2140:	8f ef       	ldi	r24, 0xFF	; 255
    2142:	68 96       	adiw	r28, 0x18	; 24
    2144:	e6 e0       	ldi	r30, 0x06	; 6
    2146:	0c 94 0d 25 	jmp	0x4a1a	; 0x4a1a <__epilogue_restores__+0x18>

0000214a <__gesf2>:
    214a:	a8 e1       	ldi	r26, 0x18	; 24
    214c:	b0 e0       	ldi	r27, 0x00	; 0
    214e:	eb ea       	ldi	r30, 0xAB	; 171
    2150:	f0 e1       	ldi	r31, 0x10	; 16
    2152:	0c 94 f1 24 	jmp	0x49e2	; 0x49e2 <__prologue_saves__+0x18>
    2156:	69 83       	std	Y+1, r22	; 0x01
    2158:	7a 83       	std	Y+2, r23	; 0x02
    215a:	8b 83       	std	Y+3, r24	; 0x03
    215c:	9c 83       	std	Y+4, r25	; 0x04
    215e:	2d 83       	std	Y+5, r18	; 0x05
    2160:	3e 83       	std	Y+6, r19	; 0x06
    2162:	4f 83       	std	Y+7, r20	; 0x07
    2164:	58 87       	std	Y+8, r21	; 0x08
    2166:	89 e0       	ldi	r24, 0x09	; 9
    2168:	e8 2e       	mov	r14, r24
    216a:	f1 2c       	mov	r15, r1
    216c:	ec 0e       	add	r14, r28
    216e:	fd 1e       	adc	r15, r29
    2170:	ce 01       	movw	r24, r28
    2172:	01 96       	adiw	r24, 0x01	; 1
    2174:	b7 01       	movw	r22, r14
    2176:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    217a:	8e 01       	movw	r16, r28
    217c:	0f 5e       	subi	r16, 0xEF	; 239
    217e:	1f 4f       	sbci	r17, 0xFF	; 255
    2180:	ce 01       	movw	r24, r28
    2182:	05 96       	adiw	r24, 0x05	; 5
    2184:	b8 01       	movw	r22, r16
    2186:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    218a:	89 85       	ldd	r24, Y+9	; 0x09
    218c:	82 30       	cpi	r24, 0x02	; 2
    218e:	40 f0       	brcs	.+16     	; 0x21a0 <__gesf2+0x56>
    2190:	89 89       	ldd	r24, Y+17	; 0x11
    2192:	82 30       	cpi	r24, 0x02	; 2
    2194:	28 f0       	brcs	.+10     	; 0x21a0 <__gesf2+0x56>
    2196:	c7 01       	movw	r24, r14
    2198:	b8 01       	movw	r22, r16
    219a:	0e 94 a6 12 	call	0x254c	; 0x254c <__fpcmp_parts_f>
    219e:	01 c0       	rjmp	.+2      	; 0x21a2 <__gesf2+0x58>
    21a0:	8f ef       	ldi	r24, 0xFF	; 255
    21a2:	68 96       	adiw	r28, 0x18	; 24
    21a4:	e6 e0       	ldi	r30, 0x06	; 6
    21a6:	0c 94 0d 25 	jmp	0x4a1a	; 0x4a1a <__epilogue_restores__+0x18>

000021aa <__ltsf2>:
    21aa:	a8 e1       	ldi	r26, 0x18	; 24
    21ac:	b0 e0       	ldi	r27, 0x00	; 0
    21ae:	eb ed       	ldi	r30, 0xDB	; 219
    21b0:	f0 e1       	ldi	r31, 0x10	; 16
    21b2:	0c 94 f1 24 	jmp	0x49e2	; 0x49e2 <__prologue_saves__+0x18>
    21b6:	69 83       	std	Y+1, r22	; 0x01
    21b8:	7a 83       	std	Y+2, r23	; 0x02
    21ba:	8b 83       	std	Y+3, r24	; 0x03
    21bc:	9c 83       	std	Y+4, r25	; 0x04
    21be:	2d 83       	std	Y+5, r18	; 0x05
    21c0:	3e 83       	std	Y+6, r19	; 0x06
    21c2:	4f 83       	std	Y+7, r20	; 0x07
    21c4:	58 87       	std	Y+8, r21	; 0x08
    21c6:	89 e0       	ldi	r24, 0x09	; 9
    21c8:	e8 2e       	mov	r14, r24
    21ca:	f1 2c       	mov	r15, r1
    21cc:	ec 0e       	add	r14, r28
    21ce:	fd 1e       	adc	r15, r29
    21d0:	ce 01       	movw	r24, r28
    21d2:	01 96       	adiw	r24, 0x01	; 1
    21d4:	b7 01       	movw	r22, r14
    21d6:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    21da:	8e 01       	movw	r16, r28
    21dc:	0f 5e       	subi	r16, 0xEF	; 239
    21de:	1f 4f       	sbci	r17, 0xFF	; 255
    21e0:	ce 01       	movw	r24, r28
    21e2:	05 96       	adiw	r24, 0x05	; 5
    21e4:	b8 01       	movw	r22, r16
    21e6:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    21ea:	89 85       	ldd	r24, Y+9	; 0x09
    21ec:	82 30       	cpi	r24, 0x02	; 2
    21ee:	40 f0       	brcs	.+16     	; 0x2200 <__ltsf2+0x56>
    21f0:	89 89       	ldd	r24, Y+17	; 0x11
    21f2:	82 30       	cpi	r24, 0x02	; 2
    21f4:	28 f0       	brcs	.+10     	; 0x2200 <__ltsf2+0x56>
    21f6:	c7 01       	movw	r24, r14
    21f8:	b8 01       	movw	r22, r16
    21fa:	0e 94 a6 12 	call	0x254c	; 0x254c <__fpcmp_parts_f>
    21fe:	01 c0       	rjmp	.+2      	; 0x2202 <__ltsf2+0x58>
    2200:	81 e0       	ldi	r24, 0x01	; 1
    2202:	68 96       	adiw	r28, 0x18	; 24
    2204:	e6 e0       	ldi	r30, 0x06	; 6
    2206:	0c 94 0d 25 	jmp	0x4a1a	; 0x4a1a <__epilogue_restores__+0x18>

0000220a <__fixsfsi>:
    220a:	ac e0       	ldi	r26, 0x0C	; 12
    220c:	b0 e0       	ldi	r27, 0x00	; 0
    220e:	eb e0       	ldi	r30, 0x0B	; 11
    2210:	f1 e1       	ldi	r31, 0x11	; 17
    2212:	0c 94 f5 24 	jmp	0x49ea	; 0x49ea <__prologue_saves__+0x20>
    2216:	69 83       	std	Y+1, r22	; 0x01
    2218:	7a 83       	std	Y+2, r23	; 0x02
    221a:	8b 83       	std	Y+3, r24	; 0x03
    221c:	9c 83       	std	Y+4, r25	; 0x04
    221e:	ce 01       	movw	r24, r28
    2220:	01 96       	adiw	r24, 0x01	; 1
    2222:	be 01       	movw	r22, r28
    2224:	6b 5f       	subi	r22, 0xFB	; 251
    2226:	7f 4f       	sbci	r23, 0xFF	; 255
    2228:	0e 94 2e 12 	call	0x245c	; 0x245c <__unpack_f>
    222c:	8d 81       	ldd	r24, Y+5	; 0x05
    222e:	82 30       	cpi	r24, 0x02	; 2
    2230:	61 f1       	breq	.+88     	; 0x228a <__fixsfsi+0x80>
    2232:	82 30       	cpi	r24, 0x02	; 2
    2234:	50 f1       	brcs	.+84     	; 0x228a <__fixsfsi+0x80>
    2236:	84 30       	cpi	r24, 0x04	; 4
    2238:	21 f4       	brne	.+8      	; 0x2242 <__fixsfsi+0x38>
    223a:	8e 81       	ldd	r24, Y+6	; 0x06
    223c:	88 23       	and	r24, r24
    223e:	51 f1       	breq	.+84     	; 0x2294 <__fixsfsi+0x8a>
    2240:	2e c0       	rjmp	.+92     	; 0x229e <__fixsfsi+0x94>
    2242:	2f 81       	ldd	r18, Y+7	; 0x07
    2244:	38 85       	ldd	r19, Y+8	; 0x08
    2246:	37 fd       	sbrc	r19, 7
    2248:	20 c0       	rjmp	.+64     	; 0x228a <__fixsfsi+0x80>
    224a:	6e 81       	ldd	r22, Y+6	; 0x06
    224c:	2f 31       	cpi	r18, 0x1F	; 31
    224e:	31 05       	cpc	r19, r1
    2250:	1c f0       	brlt	.+6      	; 0x2258 <__fixsfsi+0x4e>
    2252:	66 23       	and	r22, r22
    2254:	f9 f0       	breq	.+62     	; 0x2294 <__fixsfsi+0x8a>
    2256:	23 c0       	rjmp	.+70     	; 0x229e <__fixsfsi+0x94>
    2258:	8e e1       	ldi	r24, 0x1E	; 30
    225a:	90 e0       	ldi	r25, 0x00	; 0
    225c:	82 1b       	sub	r24, r18
    225e:	93 0b       	sbc	r25, r19
    2260:	29 85       	ldd	r18, Y+9	; 0x09
    2262:	3a 85       	ldd	r19, Y+10	; 0x0a
    2264:	4b 85       	ldd	r20, Y+11	; 0x0b
    2266:	5c 85       	ldd	r21, Y+12	; 0x0c
    2268:	04 c0       	rjmp	.+8      	; 0x2272 <__fixsfsi+0x68>
    226a:	56 95       	lsr	r21
    226c:	47 95       	ror	r20
    226e:	37 95       	ror	r19
    2270:	27 95       	ror	r18
    2272:	8a 95       	dec	r24
    2274:	d2 f7       	brpl	.-12     	; 0x226a <__fixsfsi+0x60>
    2276:	66 23       	and	r22, r22
    2278:	b1 f0       	breq	.+44     	; 0x22a6 <__fixsfsi+0x9c>
    227a:	50 95       	com	r21
    227c:	40 95       	com	r20
    227e:	30 95       	com	r19
    2280:	21 95       	neg	r18
    2282:	3f 4f       	sbci	r19, 0xFF	; 255
    2284:	4f 4f       	sbci	r20, 0xFF	; 255
    2286:	5f 4f       	sbci	r21, 0xFF	; 255
    2288:	0e c0       	rjmp	.+28     	; 0x22a6 <__fixsfsi+0x9c>
    228a:	20 e0       	ldi	r18, 0x00	; 0
    228c:	30 e0       	ldi	r19, 0x00	; 0
    228e:	40 e0       	ldi	r20, 0x00	; 0
    2290:	50 e0       	ldi	r21, 0x00	; 0
    2292:	09 c0       	rjmp	.+18     	; 0x22a6 <__fixsfsi+0x9c>
    2294:	2f ef       	ldi	r18, 0xFF	; 255
    2296:	3f ef       	ldi	r19, 0xFF	; 255
    2298:	4f ef       	ldi	r20, 0xFF	; 255
    229a:	5f e7       	ldi	r21, 0x7F	; 127
    229c:	04 c0       	rjmp	.+8      	; 0x22a6 <__fixsfsi+0x9c>
    229e:	20 e0       	ldi	r18, 0x00	; 0
    22a0:	30 e0       	ldi	r19, 0x00	; 0
    22a2:	40 e0       	ldi	r20, 0x00	; 0
    22a4:	50 e8       	ldi	r21, 0x80	; 128
    22a6:	b9 01       	movw	r22, r18
    22a8:	ca 01       	movw	r24, r20
    22aa:	2c 96       	adiw	r28, 0x0c	; 12
    22ac:	e2 e0       	ldi	r30, 0x02	; 2
    22ae:	0c 94 11 25 	jmp	0x4a22	; 0x4a22 <__epilogue_restores__+0x20>

000022b2 <__pack_f>:
    22b2:	df 92       	push	r13
    22b4:	ef 92       	push	r14
    22b6:	ff 92       	push	r15
    22b8:	0f 93       	push	r16
    22ba:	1f 93       	push	r17
    22bc:	fc 01       	movw	r30, r24
    22be:	e4 80       	ldd	r14, Z+4	; 0x04
    22c0:	f5 80       	ldd	r15, Z+5	; 0x05
    22c2:	06 81       	ldd	r16, Z+6	; 0x06
    22c4:	17 81       	ldd	r17, Z+7	; 0x07
    22c6:	d1 80       	ldd	r13, Z+1	; 0x01
    22c8:	80 81       	ld	r24, Z
    22ca:	82 30       	cpi	r24, 0x02	; 2
    22cc:	48 f4       	brcc	.+18     	; 0x22e0 <__pack_f+0x2e>
    22ce:	80 e0       	ldi	r24, 0x00	; 0
    22d0:	90 e0       	ldi	r25, 0x00	; 0
    22d2:	a0 e1       	ldi	r26, 0x10	; 16
    22d4:	b0 e0       	ldi	r27, 0x00	; 0
    22d6:	e8 2a       	or	r14, r24
    22d8:	f9 2a       	or	r15, r25
    22da:	0a 2b       	or	r16, r26
    22dc:	1b 2b       	or	r17, r27
    22de:	a5 c0       	rjmp	.+330    	; 0x242a <__pack_f+0x178>
    22e0:	84 30       	cpi	r24, 0x04	; 4
    22e2:	09 f4       	brne	.+2      	; 0x22e6 <__pack_f+0x34>
    22e4:	9f c0       	rjmp	.+318    	; 0x2424 <__pack_f+0x172>
    22e6:	82 30       	cpi	r24, 0x02	; 2
    22e8:	21 f4       	brne	.+8      	; 0x22f2 <__pack_f+0x40>
    22ea:	ee 24       	eor	r14, r14
    22ec:	ff 24       	eor	r15, r15
    22ee:	87 01       	movw	r16, r14
    22f0:	05 c0       	rjmp	.+10     	; 0x22fc <__pack_f+0x4a>
    22f2:	e1 14       	cp	r14, r1
    22f4:	f1 04       	cpc	r15, r1
    22f6:	01 05       	cpc	r16, r1
    22f8:	11 05       	cpc	r17, r1
    22fa:	19 f4       	brne	.+6      	; 0x2302 <__pack_f+0x50>
    22fc:	e0 e0       	ldi	r30, 0x00	; 0
    22fe:	f0 e0       	ldi	r31, 0x00	; 0
    2300:	96 c0       	rjmp	.+300    	; 0x242e <__pack_f+0x17c>
    2302:	62 81       	ldd	r22, Z+2	; 0x02
    2304:	73 81       	ldd	r23, Z+3	; 0x03
    2306:	9f ef       	ldi	r25, 0xFF	; 255
    2308:	62 38       	cpi	r22, 0x82	; 130
    230a:	79 07       	cpc	r23, r25
    230c:	0c f0       	brlt	.+2      	; 0x2310 <__pack_f+0x5e>
    230e:	5b c0       	rjmp	.+182    	; 0x23c6 <__pack_f+0x114>
    2310:	22 e8       	ldi	r18, 0x82	; 130
    2312:	3f ef       	ldi	r19, 0xFF	; 255
    2314:	26 1b       	sub	r18, r22
    2316:	37 0b       	sbc	r19, r23
    2318:	2a 31       	cpi	r18, 0x1A	; 26
    231a:	31 05       	cpc	r19, r1
    231c:	2c f0       	brlt	.+10     	; 0x2328 <__pack_f+0x76>
    231e:	20 e0       	ldi	r18, 0x00	; 0
    2320:	30 e0       	ldi	r19, 0x00	; 0
    2322:	40 e0       	ldi	r20, 0x00	; 0
    2324:	50 e0       	ldi	r21, 0x00	; 0
    2326:	2a c0       	rjmp	.+84     	; 0x237c <__pack_f+0xca>
    2328:	b8 01       	movw	r22, r16
    232a:	a7 01       	movw	r20, r14
    232c:	02 2e       	mov	r0, r18
    232e:	04 c0       	rjmp	.+8      	; 0x2338 <__pack_f+0x86>
    2330:	76 95       	lsr	r23
    2332:	67 95       	ror	r22
    2334:	57 95       	ror	r21
    2336:	47 95       	ror	r20
    2338:	0a 94       	dec	r0
    233a:	d2 f7       	brpl	.-12     	; 0x2330 <__pack_f+0x7e>
    233c:	81 e0       	ldi	r24, 0x01	; 1
    233e:	90 e0       	ldi	r25, 0x00	; 0
    2340:	a0 e0       	ldi	r26, 0x00	; 0
    2342:	b0 e0       	ldi	r27, 0x00	; 0
    2344:	04 c0       	rjmp	.+8      	; 0x234e <__pack_f+0x9c>
    2346:	88 0f       	add	r24, r24
    2348:	99 1f       	adc	r25, r25
    234a:	aa 1f       	adc	r26, r26
    234c:	bb 1f       	adc	r27, r27
    234e:	2a 95       	dec	r18
    2350:	d2 f7       	brpl	.-12     	; 0x2346 <__pack_f+0x94>
    2352:	01 97       	sbiw	r24, 0x01	; 1
    2354:	a1 09       	sbc	r26, r1
    2356:	b1 09       	sbc	r27, r1
    2358:	8e 21       	and	r24, r14
    235a:	9f 21       	and	r25, r15
    235c:	a0 23       	and	r26, r16
    235e:	b1 23       	and	r27, r17
    2360:	00 97       	sbiw	r24, 0x00	; 0
    2362:	a1 05       	cpc	r26, r1
    2364:	b1 05       	cpc	r27, r1
    2366:	21 f0       	breq	.+8      	; 0x2370 <__pack_f+0xbe>
    2368:	81 e0       	ldi	r24, 0x01	; 1
    236a:	90 e0       	ldi	r25, 0x00	; 0
    236c:	a0 e0       	ldi	r26, 0x00	; 0
    236e:	b0 e0       	ldi	r27, 0x00	; 0
    2370:	9a 01       	movw	r18, r20
    2372:	ab 01       	movw	r20, r22
    2374:	28 2b       	or	r18, r24
    2376:	39 2b       	or	r19, r25
    2378:	4a 2b       	or	r20, r26
    237a:	5b 2b       	or	r21, r27
    237c:	da 01       	movw	r26, r20
    237e:	c9 01       	movw	r24, r18
    2380:	8f 77       	andi	r24, 0x7F	; 127
    2382:	90 70       	andi	r25, 0x00	; 0
    2384:	a0 70       	andi	r26, 0x00	; 0
    2386:	b0 70       	andi	r27, 0x00	; 0
    2388:	80 34       	cpi	r24, 0x40	; 64
    238a:	91 05       	cpc	r25, r1
    238c:	a1 05       	cpc	r26, r1
    238e:	b1 05       	cpc	r27, r1
    2390:	39 f4       	brne	.+14     	; 0x23a0 <__pack_f+0xee>
    2392:	27 ff       	sbrs	r18, 7
    2394:	09 c0       	rjmp	.+18     	; 0x23a8 <__pack_f+0xf6>
    2396:	20 5c       	subi	r18, 0xC0	; 192
    2398:	3f 4f       	sbci	r19, 0xFF	; 255
    239a:	4f 4f       	sbci	r20, 0xFF	; 255
    239c:	5f 4f       	sbci	r21, 0xFF	; 255
    239e:	04 c0       	rjmp	.+8      	; 0x23a8 <__pack_f+0xf6>
    23a0:	21 5c       	subi	r18, 0xC1	; 193
    23a2:	3f 4f       	sbci	r19, 0xFF	; 255
    23a4:	4f 4f       	sbci	r20, 0xFF	; 255
    23a6:	5f 4f       	sbci	r21, 0xFF	; 255
    23a8:	e0 e0       	ldi	r30, 0x00	; 0
    23aa:	f0 e0       	ldi	r31, 0x00	; 0
    23ac:	20 30       	cpi	r18, 0x00	; 0
    23ae:	a0 e0       	ldi	r26, 0x00	; 0
    23b0:	3a 07       	cpc	r19, r26
    23b2:	a0 e0       	ldi	r26, 0x00	; 0
    23b4:	4a 07       	cpc	r20, r26
    23b6:	a0 e4       	ldi	r26, 0x40	; 64
    23b8:	5a 07       	cpc	r21, r26
    23ba:	10 f0       	brcs	.+4      	; 0x23c0 <__pack_f+0x10e>
    23bc:	e1 e0       	ldi	r30, 0x01	; 1
    23be:	f0 e0       	ldi	r31, 0x00	; 0
    23c0:	79 01       	movw	r14, r18
    23c2:	8a 01       	movw	r16, r20
    23c4:	27 c0       	rjmp	.+78     	; 0x2414 <__pack_f+0x162>
    23c6:	60 38       	cpi	r22, 0x80	; 128
    23c8:	71 05       	cpc	r23, r1
    23ca:	64 f5       	brge	.+88     	; 0x2424 <__pack_f+0x172>
    23cc:	fb 01       	movw	r30, r22
    23ce:	e1 58       	subi	r30, 0x81	; 129
    23d0:	ff 4f       	sbci	r31, 0xFF	; 255
    23d2:	d8 01       	movw	r26, r16
    23d4:	c7 01       	movw	r24, r14
    23d6:	8f 77       	andi	r24, 0x7F	; 127
    23d8:	90 70       	andi	r25, 0x00	; 0
    23da:	a0 70       	andi	r26, 0x00	; 0
    23dc:	b0 70       	andi	r27, 0x00	; 0
    23de:	80 34       	cpi	r24, 0x40	; 64
    23e0:	91 05       	cpc	r25, r1
    23e2:	a1 05       	cpc	r26, r1
    23e4:	b1 05       	cpc	r27, r1
    23e6:	39 f4       	brne	.+14     	; 0x23f6 <__pack_f+0x144>
    23e8:	e7 fe       	sbrs	r14, 7
    23ea:	0d c0       	rjmp	.+26     	; 0x2406 <__pack_f+0x154>
    23ec:	80 e4       	ldi	r24, 0x40	; 64
    23ee:	90 e0       	ldi	r25, 0x00	; 0
    23f0:	a0 e0       	ldi	r26, 0x00	; 0
    23f2:	b0 e0       	ldi	r27, 0x00	; 0
    23f4:	04 c0       	rjmp	.+8      	; 0x23fe <__pack_f+0x14c>
    23f6:	8f e3       	ldi	r24, 0x3F	; 63
    23f8:	90 e0       	ldi	r25, 0x00	; 0
    23fa:	a0 e0       	ldi	r26, 0x00	; 0
    23fc:	b0 e0       	ldi	r27, 0x00	; 0
    23fe:	e8 0e       	add	r14, r24
    2400:	f9 1e       	adc	r15, r25
    2402:	0a 1f       	adc	r16, r26
    2404:	1b 1f       	adc	r17, r27
    2406:	17 ff       	sbrs	r17, 7
    2408:	05 c0       	rjmp	.+10     	; 0x2414 <__pack_f+0x162>
    240a:	16 95       	lsr	r17
    240c:	07 95       	ror	r16
    240e:	f7 94       	ror	r15
    2410:	e7 94       	ror	r14
    2412:	31 96       	adiw	r30, 0x01	; 1
    2414:	87 e0       	ldi	r24, 0x07	; 7
    2416:	16 95       	lsr	r17
    2418:	07 95       	ror	r16
    241a:	f7 94       	ror	r15
    241c:	e7 94       	ror	r14
    241e:	8a 95       	dec	r24
    2420:	d1 f7       	brne	.-12     	; 0x2416 <__pack_f+0x164>
    2422:	05 c0       	rjmp	.+10     	; 0x242e <__pack_f+0x17c>
    2424:	ee 24       	eor	r14, r14
    2426:	ff 24       	eor	r15, r15
    2428:	87 01       	movw	r16, r14
    242a:	ef ef       	ldi	r30, 0xFF	; 255
    242c:	f0 e0       	ldi	r31, 0x00	; 0
    242e:	6e 2f       	mov	r22, r30
    2430:	67 95       	ror	r22
    2432:	66 27       	eor	r22, r22
    2434:	67 95       	ror	r22
    2436:	90 2f       	mov	r25, r16
    2438:	9f 77       	andi	r25, 0x7F	; 127
    243a:	d7 94       	ror	r13
    243c:	dd 24       	eor	r13, r13
    243e:	d7 94       	ror	r13
    2440:	8e 2f       	mov	r24, r30
    2442:	86 95       	lsr	r24
    2444:	49 2f       	mov	r20, r25
    2446:	46 2b       	or	r20, r22
    2448:	58 2f       	mov	r21, r24
    244a:	5d 29       	or	r21, r13
    244c:	b7 01       	movw	r22, r14
    244e:	ca 01       	movw	r24, r20
    2450:	1f 91       	pop	r17
    2452:	0f 91       	pop	r16
    2454:	ff 90       	pop	r15
    2456:	ef 90       	pop	r14
    2458:	df 90       	pop	r13
    245a:	08 95       	ret

0000245c <__unpack_f>:
    245c:	fc 01       	movw	r30, r24
    245e:	db 01       	movw	r26, r22
    2460:	40 81       	ld	r20, Z
    2462:	51 81       	ldd	r21, Z+1	; 0x01
    2464:	22 81       	ldd	r18, Z+2	; 0x02
    2466:	62 2f       	mov	r22, r18
    2468:	6f 77       	andi	r22, 0x7F	; 127
    246a:	70 e0       	ldi	r23, 0x00	; 0
    246c:	22 1f       	adc	r18, r18
    246e:	22 27       	eor	r18, r18
    2470:	22 1f       	adc	r18, r18
    2472:	93 81       	ldd	r25, Z+3	; 0x03
    2474:	89 2f       	mov	r24, r25
    2476:	88 0f       	add	r24, r24
    2478:	82 2b       	or	r24, r18
    247a:	28 2f       	mov	r18, r24
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	99 1f       	adc	r25, r25
    2480:	99 27       	eor	r25, r25
    2482:	99 1f       	adc	r25, r25
    2484:	11 96       	adiw	r26, 0x01	; 1
    2486:	9c 93       	st	X, r25
    2488:	11 97       	sbiw	r26, 0x01	; 1
    248a:	21 15       	cp	r18, r1
    248c:	31 05       	cpc	r19, r1
    248e:	a9 f5       	brne	.+106    	; 0x24fa <__unpack_f+0x9e>
    2490:	41 15       	cp	r20, r1
    2492:	51 05       	cpc	r21, r1
    2494:	61 05       	cpc	r22, r1
    2496:	71 05       	cpc	r23, r1
    2498:	11 f4       	brne	.+4      	; 0x249e <__unpack_f+0x42>
    249a:	82 e0       	ldi	r24, 0x02	; 2
    249c:	37 c0       	rjmp	.+110    	; 0x250c <__unpack_f+0xb0>
    249e:	82 e8       	ldi	r24, 0x82	; 130
    24a0:	9f ef       	ldi	r25, 0xFF	; 255
    24a2:	13 96       	adiw	r26, 0x03	; 3
    24a4:	9c 93       	st	X, r25
    24a6:	8e 93       	st	-X, r24
    24a8:	12 97       	sbiw	r26, 0x02	; 2
    24aa:	9a 01       	movw	r18, r20
    24ac:	ab 01       	movw	r20, r22
    24ae:	67 e0       	ldi	r22, 0x07	; 7
    24b0:	22 0f       	add	r18, r18
    24b2:	33 1f       	adc	r19, r19
    24b4:	44 1f       	adc	r20, r20
    24b6:	55 1f       	adc	r21, r21
    24b8:	6a 95       	dec	r22
    24ba:	d1 f7       	brne	.-12     	; 0x24b0 <__unpack_f+0x54>
    24bc:	83 e0       	ldi	r24, 0x03	; 3
    24be:	8c 93       	st	X, r24
    24c0:	0d c0       	rjmp	.+26     	; 0x24dc <__unpack_f+0x80>
    24c2:	22 0f       	add	r18, r18
    24c4:	33 1f       	adc	r19, r19
    24c6:	44 1f       	adc	r20, r20
    24c8:	55 1f       	adc	r21, r21
    24ca:	12 96       	adiw	r26, 0x02	; 2
    24cc:	8d 91       	ld	r24, X+
    24ce:	9c 91       	ld	r25, X
    24d0:	13 97       	sbiw	r26, 0x03	; 3
    24d2:	01 97       	sbiw	r24, 0x01	; 1
    24d4:	13 96       	adiw	r26, 0x03	; 3
    24d6:	9c 93       	st	X, r25
    24d8:	8e 93       	st	-X, r24
    24da:	12 97       	sbiw	r26, 0x02	; 2
    24dc:	20 30       	cpi	r18, 0x00	; 0
    24de:	80 e0       	ldi	r24, 0x00	; 0
    24e0:	38 07       	cpc	r19, r24
    24e2:	80 e0       	ldi	r24, 0x00	; 0
    24e4:	48 07       	cpc	r20, r24
    24e6:	80 e4       	ldi	r24, 0x40	; 64
    24e8:	58 07       	cpc	r21, r24
    24ea:	58 f3       	brcs	.-42     	; 0x24c2 <__unpack_f+0x66>
    24ec:	14 96       	adiw	r26, 0x04	; 4
    24ee:	2d 93       	st	X+, r18
    24f0:	3d 93       	st	X+, r19
    24f2:	4d 93       	st	X+, r20
    24f4:	5c 93       	st	X, r21
    24f6:	17 97       	sbiw	r26, 0x07	; 7
    24f8:	08 95       	ret
    24fa:	2f 3f       	cpi	r18, 0xFF	; 255
    24fc:	31 05       	cpc	r19, r1
    24fe:	79 f4       	brne	.+30     	; 0x251e <__unpack_f+0xc2>
    2500:	41 15       	cp	r20, r1
    2502:	51 05       	cpc	r21, r1
    2504:	61 05       	cpc	r22, r1
    2506:	71 05       	cpc	r23, r1
    2508:	19 f4       	brne	.+6      	; 0x2510 <__unpack_f+0xb4>
    250a:	84 e0       	ldi	r24, 0x04	; 4
    250c:	8c 93       	st	X, r24
    250e:	08 95       	ret
    2510:	64 ff       	sbrs	r22, 4
    2512:	03 c0       	rjmp	.+6      	; 0x251a <__unpack_f+0xbe>
    2514:	81 e0       	ldi	r24, 0x01	; 1
    2516:	8c 93       	st	X, r24
    2518:	12 c0       	rjmp	.+36     	; 0x253e <__unpack_f+0xe2>
    251a:	1c 92       	st	X, r1
    251c:	10 c0       	rjmp	.+32     	; 0x253e <__unpack_f+0xe2>
    251e:	2f 57       	subi	r18, 0x7F	; 127
    2520:	30 40       	sbci	r19, 0x00	; 0
    2522:	13 96       	adiw	r26, 0x03	; 3
    2524:	3c 93       	st	X, r19
    2526:	2e 93       	st	-X, r18
    2528:	12 97       	sbiw	r26, 0x02	; 2
    252a:	83 e0       	ldi	r24, 0x03	; 3
    252c:	8c 93       	st	X, r24
    252e:	87 e0       	ldi	r24, 0x07	; 7
    2530:	44 0f       	add	r20, r20
    2532:	55 1f       	adc	r21, r21
    2534:	66 1f       	adc	r22, r22
    2536:	77 1f       	adc	r23, r23
    2538:	8a 95       	dec	r24
    253a:	d1 f7       	brne	.-12     	; 0x2530 <__unpack_f+0xd4>
    253c:	70 64       	ori	r23, 0x40	; 64
    253e:	14 96       	adiw	r26, 0x04	; 4
    2540:	4d 93       	st	X+, r20
    2542:	5d 93       	st	X+, r21
    2544:	6d 93       	st	X+, r22
    2546:	7c 93       	st	X, r23
    2548:	17 97       	sbiw	r26, 0x07	; 7
    254a:	08 95       	ret

0000254c <__fpcmp_parts_f>:
    254c:	1f 93       	push	r17
    254e:	dc 01       	movw	r26, r24
    2550:	fb 01       	movw	r30, r22
    2552:	9c 91       	ld	r25, X
    2554:	92 30       	cpi	r25, 0x02	; 2
    2556:	08 f4       	brcc	.+2      	; 0x255a <__fpcmp_parts_f+0xe>
    2558:	47 c0       	rjmp	.+142    	; 0x25e8 <__fpcmp_parts_f+0x9c>
    255a:	80 81       	ld	r24, Z
    255c:	82 30       	cpi	r24, 0x02	; 2
    255e:	08 f4       	brcc	.+2      	; 0x2562 <__fpcmp_parts_f+0x16>
    2560:	43 c0       	rjmp	.+134    	; 0x25e8 <__fpcmp_parts_f+0x9c>
    2562:	94 30       	cpi	r25, 0x04	; 4
    2564:	51 f4       	brne	.+20     	; 0x257a <__fpcmp_parts_f+0x2e>
    2566:	11 96       	adiw	r26, 0x01	; 1
    2568:	1c 91       	ld	r17, X
    256a:	84 30       	cpi	r24, 0x04	; 4
    256c:	99 f5       	brne	.+102    	; 0x25d4 <__fpcmp_parts_f+0x88>
    256e:	81 81       	ldd	r24, Z+1	; 0x01
    2570:	68 2f       	mov	r22, r24
    2572:	70 e0       	ldi	r23, 0x00	; 0
    2574:	61 1b       	sub	r22, r17
    2576:	71 09       	sbc	r23, r1
    2578:	3f c0       	rjmp	.+126    	; 0x25f8 <__fpcmp_parts_f+0xac>
    257a:	84 30       	cpi	r24, 0x04	; 4
    257c:	21 f0       	breq	.+8      	; 0x2586 <__fpcmp_parts_f+0x3a>
    257e:	92 30       	cpi	r25, 0x02	; 2
    2580:	31 f4       	brne	.+12     	; 0x258e <__fpcmp_parts_f+0x42>
    2582:	82 30       	cpi	r24, 0x02	; 2
    2584:	b9 f1       	breq	.+110    	; 0x25f4 <__fpcmp_parts_f+0xa8>
    2586:	81 81       	ldd	r24, Z+1	; 0x01
    2588:	88 23       	and	r24, r24
    258a:	89 f1       	breq	.+98     	; 0x25ee <__fpcmp_parts_f+0xa2>
    258c:	2d c0       	rjmp	.+90     	; 0x25e8 <__fpcmp_parts_f+0x9c>
    258e:	11 96       	adiw	r26, 0x01	; 1
    2590:	1c 91       	ld	r17, X
    2592:	11 97       	sbiw	r26, 0x01	; 1
    2594:	82 30       	cpi	r24, 0x02	; 2
    2596:	f1 f0       	breq	.+60     	; 0x25d4 <__fpcmp_parts_f+0x88>
    2598:	81 81       	ldd	r24, Z+1	; 0x01
    259a:	18 17       	cp	r17, r24
    259c:	d9 f4       	brne	.+54     	; 0x25d4 <__fpcmp_parts_f+0x88>
    259e:	12 96       	adiw	r26, 0x02	; 2
    25a0:	2d 91       	ld	r18, X+
    25a2:	3c 91       	ld	r19, X
    25a4:	13 97       	sbiw	r26, 0x03	; 3
    25a6:	82 81       	ldd	r24, Z+2	; 0x02
    25a8:	93 81       	ldd	r25, Z+3	; 0x03
    25aa:	82 17       	cp	r24, r18
    25ac:	93 07       	cpc	r25, r19
    25ae:	94 f0       	brlt	.+36     	; 0x25d4 <__fpcmp_parts_f+0x88>
    25b0:	28 17       	cp	r18, r24
    25b2:	39 07       	cpc	r19, r25
    25b4:	bc f0       	brlt	.+46     	; 0x25e4 <__fpcmp_parts_f+0x98>
    25b6:	14 96       	adiw	r26, 0x04	; 4
    25b8:	8d 91       	ld	r24, X+
    25ba:	9d 91       	ld	r25, X+
    25bc:	0d 90       	ld	r0, X+
    25be:	bc 91       	ld	r27, X
    25c0:	a0 2d       	mov	r26, r0
    25c2:	24 81       	ldd	r18, Z+4	; 0x04
    25c4:	35 81       	ldd	r19, Z+5	; 0x05
    25c6:	46 81       	ldd	r20, Z+6	; 0x06
    25c8:	57 81       	ldd	r21, Z+7	; 0x07
    25ca:	28 17       	cp	r18, r24
    25cc:	39 07       	cpc	r19, r25
    25ce:	4a 07       	cpc	r20, r26
    25d0:	5b 07       	cpc	r21, r27
    25d2:	18 f4       	brcc	.+6      	; 0x25da <__fpcmp_parts_f+0x8e>
    25d4:	11 23       	and	r17, r17
    25d6:	41 f0       	breq	.+16     	; 0x25e8 <__fpcmp_parts_f+0x9c>
    25d8:	0a c0       	rjmp	.+20     	; 0x25ee <__fpcmp_parts_f+0xa2>
    25da:	82 17       	cp	r24, r18
    25dc:	93 07       	cpc	r25, r19
    25de:	a4 07       	cpc	r26, r20
    25e0:	b5 07       	cpc	r27, r21
    25e2:	40 f4       	brcc	.+16     	; 0x25f4 <__fpcmp_parts_f+0xa8>
    25e4:	11 23       	and	r17, r17
    25e6:	19 f0       	breq	.+6      	; 0x25ee <__fpcmp_parts_f+0xa2>
    25e8:	61 e0       	ldi	r22, 0x01	; 1
    25ea:	70 e0       	ldi	r23, 0x00	; 0
    25ec:	05 c0       	rjmp	.+10     	; 0x25f8 <__fpcmp_parts_f+0xac>
    25ee:	6f ef       	ldi	r22, 0xFF	; 255
    25f0:	7f ef       	ldi	r23, 0xFF	; 255
    25f2:	02 c0       	rjmp	.+4      	; 0x25f8 <__fpcmp_parts_f+0xac>
    25f4:	60 e0       	ldi	r22, 0x00	; 0
    25f6:	70 e0       	ldi	r23, 0x00	; 0
    25f8:	cb 01       	movw	r24, r22
    25fa:	1f 91       	pop	r17
    25fc:	08 95       	ret

000025fe <CLCD_voidInit>:
/*
* Breif : This Function Apply initialization sequence for LCD module
* Parameters : nothing
* return : nothing
*/
void CLCD_voidInit        ( void ){
    25fe:	0f 93       	push	r16
    2600:	1f 93       	push	r17
    2602:	df 93       	push	r29
    2604:	cf 93       	push	r28
    2606:	cd b7       	in	r28, 0x3d	; 61
    2608:	de b7       	in	r29, 0x3e	; 62
    260a:	c6 54       	subi	r28, 0x46	; 70
    260c:	d0 40       	sbci	r29, 0x00	; 0
    260e:	0f b6       	in	r0, 0x3f	; 63
    2610:	f8 94       	cli
    2612:	de bf       	out	0x3e, r29	; 62
    2614:	0f be       	out	0x3f, r0	; 63
    2616:	cd bf       	out	0x3d, r28	; 61
    2618:	fe 01       	movw	r30, r28
    261a:	ed 5b       	subi	r30, 0xBD	; 189
    261c:	ff 4f       	sbci	r31, 0xFF	; 255
    261e:	80 e0       	ldi	r24, 0x00	; 0
    2620:	90 e0       	ldi	r25, 0x00	; 0
    2622:	a8 e4       	ldi	r26, 0x48	; 72
    2624:	b2 e4       	ldi	r27, 0x42	; 66
    2626:	80 83       	st	Z, r24
    2628:	91 83       	std	Z+1, r25	; 0x01
    262a:	a2 83       	std	Z+2, r26	; 0x02
    262c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    262e:	8e 01       	movw	r16, r28
    2630:	01 5c       	subi	r16, 0xC1	; 193
    2632:	1f 4f       	sbci	r17, 0xFF	; 255
    2634:	fe 01       	movw	r30, r28
    2636:	ed 5b       	subi	r30, 0xBD	; 189
    2638:	ff 4f       	sbci	r31, 0xFF	; 255
    263a:	60 81       	ld	r22, Z
    263c:	71 81       	ldd	r23, Z+1	; 0x01
    263e:	82 81       	ldd	r24, Z+2	; 0x02
    2640:	93 81       	ldd	r25, Z+3	; 0x03
    2642:	20 e0       	ldi	r18, 0x00	; 0
    2644:	30 e0       	ldi	r19, 0x00	; 0
    2646:	4a ef       	ldi	r20, 0xFA	; 250
    2648:	54 e4       	ldi	r21, 0x44	; 68
    264a:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    264e:	dc 01       	movw	r26, r24
    2650:	cb 01       	movw	r24, r22
    2652:	f8 01       	movw	r30, r16
    2654:	80 83       	st	Z, r24
    2656:	91 83       	std	Z+1, r25	; 0x01
    2658:	a2 83       	std	Z+2, r26	; 0x02
    265a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    265c:	fe 01       	movw	r30, r28
    265e:	ff 96       	adiw	r30, 0x3f	; 63
    2660:	60 81       	ld	r22, Z
    2662:	71 81       	ldd	r23, Z+1	; 0x01
    2664:	82 81       	ldd	r24, Z+2	; 0x02
    2666:	93 81       	ldd	r25, Z+3	; 0x03
    2668:	20 e0       	ldi	r18, 0x00	; 0
    266a:	30 e0       	ldi	r19, 0x00	; 0
    266c:	40 e8       	ldi	r20, 0x80	; 128
    266e:	5f e3       	ldi	r21, 0x3F	; 63
    2670:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    2674:	88 23       	and	r24, r24
    2676:	2c f4       	brge	.+10     	; 0x2682 <CLCD_voidInit+0x84>
		__ticks = 1;
    2678:	81 e0       	ldi	r24, 0x01	; 1
    267a:	90 e0       	ldi	r25, 0x00	; 0
    267c:	9e af       	std	Y+62, r25	; 0x3e
    267e:	8d af       	std	Y+61, r24	; 0x3d
    2680:	46 c0       	rjmp	.+140    	; 0x270e <CLCD_voidInit+0x110>
	else if (__tmp > 65535)
    2682:	fe 01       	movw	r30, r28
    2684:	ff 96       	adiw	r30, 0x3f	; 63
    2686:	60 81       	ld	r22, Z
    2688:	71 81       	ldd	r23, Z+1	; 0x01
    268a:	82 81       	ldd	r24, Z+2	; 0x02
    268c:	93 81       	ldd	r25, Z+3	; 0x03
    268e:	20 e0       	ldi	r18, 0x00	; 0
    2690:	3f ef       	ldi	r19, 0xFF	; 255
    2692:	4f e7       	ldi	r20, 0x7F	; 127
    2694:	57 e4       	ldi	r21, 0x47	; 71
    2696:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    269a:	18 16       	cp	r1, r24
    269c:	64 f5       	brge	.+88     	; 0x26f6 <CLCD_voidInit+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    269e:	fe 01       	movw	r30, r28
    26a0:	ed 5b       	subi	r30, 0xBD	; 189
    26a2:	ff 4f       	sbci	r31, 0xFF	; 255
    26a4:	60 81       	ld	r22, Z
    26a6:	71 81       	ldd	r23, Z+1	; 0x01
    26a8:	82 81       	ldd	r24, Z+2	; 0x02
    26aa:	93 81       	ldd	r25, Z+3	; 0x03
    26ac:	20 e0       	ldi	r18, 0x00	; 0
    26ae:	30 e0       	ldi	r19, 0x00	; 0
    26b0:	40 e2       	ldi	r20, 0x20	; 32
    26b2:	51 e4       	ldi	r21, 0x41	; 65
    26b4:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    26b8:	dc 01       	movw	r26, r24
    26ba:	cb 01       	movw	r24, r22
    26bc:	bc 01       	movw	r22, r24
    26be:	cd 01       	movw	r24, r26
    26c0:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    26c4:	dc 01       	movw	r26, r24
    26c6:	cb 01       	movw	r24, r22
    26c8:	9e af       	std	Y+62, r25	; 0x3e
    26ca:	8d af       	std	Y+61, r24	; 0x3d
    26cc:	0f c0       	rjmp	.+30     	; 0x26ec <CLCD_voidInit+0xee>
    26ce:	88 ec       	ldi	r24, 0xC8	; 200
    26d0:	90 e0       	ldi	r25, 0x00	; 0
    26d2:	9c af       	std	Y+60, r25	; 0x3c
    26d4:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    26d6:	8b ad       	ldd	r24, Y+59	; 0x3b
    26d8:	9c ad       	ldd	r25, Y+60	; 0x3c
    26da:	01 97       	sbiw	r24, 0x01	; 1
    26dc:	f1 f7       	brne	.-4      	; 0x26da <CLCD_voidInit+0xdc>
    26de:	9c af       	std	Y+60, r25	; 0x3c
    26e0:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26e2:	8d ad       	ldd	r24, Y+61	; 0x3d
    26e4:	9e ad       	ldd	r25, Y+62	; 0x3e
    26e6:	01 97       	sbiw	r24, 0x01	; 1
    26e8:	9e af       	std	Y+62, r25	; 0x3e
    26ea:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26ec:	8d ad       	ldd	r24, Y+61	; 0x3d
    26ee:	9e ad       	ldd	r25, Y+62	; 0x3e
    26f0:	00 97       	sbiw	r24, 0x00	; 0
    26f2:	69 f7       	brne	.-38     	; 0x26ce <CLCD_voidInit+0xd0>
    26f4:	16 c0       	rjmp	.+44     	; 0x2722 <CLCD_voidInit+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26f6:	fe 01       	movw	r30, r28
    26f8:	ff 96       	adiw	r30, 0x3f	; 63
    26fa:	60 81       	ld	r22, Z
    26fc:	71 81       	ldd	r23, Z+1	; 0x01
    26fe:	82 81       	ldd	r24, Z+2	; 0x02
    2700:	93 81       	ldd	r25, Z+3	; 0x03
    2702:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2706:	dc 01       	movw	r26, r24
    2708:	cb 01       	movw	r24, r22
    270a:	9e af       	std	Y+62, r25	; 0x3e
    270c:	8d af       	std	Y+61, r24	; 0x3d
    270e:	8d ad       	ldd	r24, Y+61	; 0x3d
    2710:	9e ad       	ldd	r25, Y+62	; 0x3e
    2712:	9a af       	std	Y+58, r25	; 0x3a
    2714:	89 af       	std	Y+57, r24	; 0x39
    2716:	89 ad       	ldd	r24, Y+57	; 0x39
    2718:	9a ad       	ldd	r25, Y+58	; 0x3a
    271a:	01 97       	sbiw	r24, 0x01	; 1
    271c:	f1 f7       	brne	.-4      	; 0x271a <CLCD_voidInit+0x11c>
    271e:	9a af       	std	Y+58, r25	; 0x3a
    2720:	89 af       	std	Y+57, r24	; 0x39

	#elif   CLCD_MODE == 4

	// 1- must wait more than 30 ms before any action (VDD rises to 4.5 v)
	_delay_ms(50);
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN4,DIO_PIN_OUTPUT);
    2722:	80 e0       	ldi	r24, 0x00	; 0
    2724:	64 e0       	ldi	r22, 0x04	; 4
    2726:	41 e0       	ldi	r20, 0x01	; 1
    2728:	0e 94 9b 1d 	call	0x3b36	; 0x3b36 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN5,DIO_PIN_OUTPUT);
    272c:	80 e0       	ldi	r24, 0x00	; 0
    272e:	65 e0       	ldi	r22, 0x05	; 5
    2730:	41 e0       	ldi	r20, 0x01	; 1
    2732:	0e 94 9b 1d 	call	0x3b36	; 0x3b36 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN6,DIO_PIN_OUTPUT);
    2736:	80 e0       	ldi	r24, 0x00	; 0
    2738:	66 e0       	ldi	r22, 0x06	; 6
    273a:	41 e0       	ldi	r20, 0x01	; 1
    273c:	0e 94 9b 1d 	call	0x3b36	; 0x3b36 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection      (CLCD_DATA_PORT,DIO_PIN7,DIO_PIN_OUTPUT);
    2740:	80 e0       	ldi	r24, 0x00	; 0
    2742:	67 e0       	ldi	r22, 0x07	; 7
    2744:	41 e0       	ldi	r20, 0x01	; 1
    2746:	0e 94 9b 1d 	call	0x3b36	; 0x3b36 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_OUTPUT  );
    274a:	81 e0       	ldi	r24, 0x01	; 1
    274c:	61 e0       	ldi	r22, 0x01	; 1
    274e:	41 e0       	ldi	r20, 0x01	; 1
    2750:	0e 94 9b 1d 	call	0x3b36	; 0x3b36 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_OUTPUT  );
    2754:	81 e0       	ldi	r24, 0x01	; 1
    2756:	62 e0       	ldi	r22, 0x02	; 2
    2758:	41 e0       	ldi	r20, 0x01	; 1
    275a:	0e 94 9b 1d 	call	0x3b36	; 0x3b36 <DIO_enumSetPinDirection>
	DIO_enumSetPinDirection  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_OUTPUT  );
    275e:	81 e0       	ldi	r24, 0x01	; 1
    2760:	63 e0       	ldi	r22, 0x03	; 3
    2762:	41 e0       	ldi	r20, 0x01	; 1
    2764:	0e 94 9b 1d 	call	0x3b36	; 0x3b36 <DIO_enumSetPinDirection>



	/*return home*/
	CLCD_voidSendCommand( lcd_Home );
    2768:	82 e0       	ldi	r24, 0x02	; 2
    276a:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <CLCD_voidSendCommand>
    276e:	80 e0       	ldi	r24, 0x00	; 0
    2770:	90 e0       	ldi	r25, 0x00	; 0
    2772:	a0 ef       	ldi	r26, 0xF0	; 240
    2774:	b1 e4       	ldi	r27, 0x41	; 65
    2776:	8d ab       	std	Y+53, r24	; 0x35
    2778:	9e ab       	std	Y+54, r25	; 0x36
    277a:	af ab       	std	Y+55, r26	; 0x37
    277c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    277e:	6d a9       	ldd	r22, Y+53	; 0x35
    2780:	7e a9       	ldd	r23, Y+54	; 0x36
    2782:	8f a9       	ldd	r24, Y+55	; 0x37
    2784:	98 ad       	ldd	r25, Y+56	; 0x38
    2786:	20 e0       	ldi	r18, 0x00	; 0
    2788:	30 e0       	ldi	r19, 0x00	; 0
    278a:	4a ef       	ldi	r20, 0xFA	; 250
    278c:	54 e4       	ldi	r21, 0x44	; 68
    278e:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    2792:	dc 01       	movw	r26, r24
    2794:	cb 01       	movw	r24, r22
    2796:	89 ab       	std	Y+49, r24	; 0x31
    2798:	9a ab       	std	Y+50, r25	; 0x32
    279a:	ab ab       	std	Y+51, r26	; 0x33
    279c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    279e:	69 a9       	ldd	r22, Y+49	; 0x31
    27a0:	7a a9       	ldd	r23, Y+50	; 0x32
    27a2:	8b a9       	ldd	r24, Y+51	; 0x33
    27a4:	9c a9       	ldd	r25, Y+52	; 0x34
    27a6:	20 e0       	ldi	r18, 0x00	; 0
    27a8:	30 e0       	ldi	r19, 0x00	; 0
    27aa:	40 e8       	ldi	r20, 0x80	; 128
    27ac:	5f e3       	ldi	r21, 0x3F	; 63
    27ae:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    27b2:	88 23       	and	r24, r24
    27b4:	2c f4       	brge	.+10     	; 0x27c0 <CLCD_voidInit+0x1c2>
		__ticks = 1;
    27b6:	81 e0       	ldi	r24, 0x01	; 1
    27b8:	90 e0       	ldi	r25, 0x00	; 0
    27ba:	98 ab       	std	Y+48, r25	; 0x30
    27bc:	8f a7       	std	Y+47, r24	; 0x2f
    27be:	3f c0       	rjmp	.+126    	; 0x283e <CLCD_voidInit+0x240>
	else if (__tmp > 65535)
    27c0:	69 a9       	ldd	r22, Y+49	; 0x31
    27c2:	7a a9       	ldd	r23, Y+50	; 0x32
    27c4:	8b a9       	ldd	r24, Y+51	; 0x33
    27c6:	9c a9       	ldd	r25, Y+52	; 0x34
    27c8:	20 e0       	ldi	r18, 0x00	; 0
    27ca:	3f ef       	ldi	r19, 0xFF	; 255
    27cc:	4f e7       	ldi	r20, 0x7F	; 127
    27ce:	57 e4       	ldi	r21, 0x47	; 71
    27d0:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    27d4:	18 16       	cp	r1, r24
    27d6:	4c f5       	brge	.+82     	; 0x282a <CLCD_voidInit+0x22c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27d8:	6d a9       	ldd	r22, Y+53	; 0x35
    27da:	7e a9       	ldd	r23, Y+54	; 0x36
    27dc:	8f a9       	ldd	r24, Y+55	; 0x37
    27de:	98 ad       	ldd	r25, Y+56	; 0x38
    27e0:	20 e0       	ldi	r18, 0x00	; 0
    27e2:	30 e0       	ldi	r19, 0x00	; 0
    27e4:	40 e2       	ldi	r20, 0x20	; 32
    27e6:	51 e4       	ldi	r21, 0x41	; 65
    27e8:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    27ec:	dc 01       	movw	r26, r24
    27ee:	cb 01       	movw	r24, r22
    27f0:	bc 01       	movw	r22, r24
    27f2:	cd 01       	movw	r24, r26
    27f4:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    27f8:	dc 01       	movw	r26, r24
    27fa:	cb 01       	movw	r24, r22
    27fc:	98 ab       	std	Y+48, r25	; 0x30
    27fe:	8f a7       	std	Y+47, r24	; 0x2f
    2800:	0f c0       	rjmp	.+30     	; 0x2820 <CLCD_voidInit+0x222>
    2802:	88 ec       	ldi	r24, 0xC8	; 200
    2804:	90 e0       	ldi	r25, 0x00	; 0
    2806:	9e a7       	std	Y+46, r25	; 0x2e
    2808:	8d a7       	std	Y+45, r24	; 0x2d
    280a:	8d a5       	ldd	r24, Y+45	; 0x2d
    280c:	9e a5       	ldd	r25, Y+46	; 0x2e
    280e:	01 97       	sbiw	r24, 0x01	; 1
    2810:	f1 f7       	brne	.-4      	; 0x280e <CLCD_voidInit+0x210>
    2812:	9e a7       	std	Y+46, r25	; 0x2e
    2814:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2816:	8f a5       	ldd	r24, Y+47	; 0x2f
    2818:	98 a9       	ldd	r25, Y+48	; 0x30
    281a:	01 97       	sbiw	r24, 0x01	; 1
    281c:	98 ab       	std	Y+48, r25	; 0x30
    281e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2820:	8f a5       	ldd	r24, Y+47	; 0x2f
    2822:	98 a9       	ldd	r25, Y+48	; 0x30
    2824:	00 97       	sbiw	r24, 0x00	; 0
    2826:	69 f7       	brne	.-38     	; 0x2802 <CLCD_voidInit+0x204>
    2828:	14 c0       	rjmp	.+40     	; 0x2852 <CLCD_voidInit+0x254>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    282a:	69 a9       	ldd	r22, Y+49	; 0x31
    282c:	7a a9       	ldd	r23, Y+50	; 0x32
    282e:	8b a9       	ldd	r24, Y+51	; 0x33
    2830:	9c a9       	ldd	r25, Y+52	; 0x34
    2832:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2836:	dc 01       	movw	r26, r24
    2838:	cb 01       	movw	r24, r22
    283a:	98 ab       	std	Y+48, r25	; 0x30
    283c:	8f a7       	std	Y+47, r24	; 0x2f
    283e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2840:	98 a9       	ldd	r25, Y+48	; 0x30
    2842:	9c a7       	std	Y+44, r25	; 0x2c
    2844:	8b a7       	std	Y+43, r24	; 0x2b
    2846:	8b a5       	ldd	r24, Y+43	; 0x2b
    2848:	9c a5       	ldd	r25, Y+44	; 0x2c
    284a:	01 97       	sbiw	r24, 0x01	; 1
    284c:	f1 f7       	brne	.-4      	; 0x284a <CLCD_voidInit+0x24c>
    284e:	9c a7       	std	Y+44, r25	; 0x2c
    2850:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(30);

	/*FUNCTION SET Command*/
	CLCD_voidSendCommand( FOUR_BITS ); // 4 Bit Mode
    2852:	88 e2       	ldi	r24, 0x28	; 40
    2854:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <CLCD_voidSendCommand>
    2858:	80 e0       	ldi	r24, 0x00	; 0
    285a:	90 e0       	ldi	r25, 0x00	; 0
    285c:	a0 e8       	ldi	r26, 0x80	; 128
    285e:	bf e3       	ldi	r27, 0x3F	; 63
    2860:	8f a3       	std	Y+39, r24	; 0x27
    2862:	98 a7       	std	Y+40, r25	; 0x28
    2864:	a9 a7       	std	Y+41, r26	; 0x29
    2866:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2868:	6f a1       	ldd	r22, Y+39	; 0x27
    286a:	78 a5       	ldd	r23, Y+40	; 0x28
    286c:	89 a5       	ldd	r24, Y+41	; 0x29
    286e:	9a a5       	ldd	r25, Y+42	; 0x2a
    2870:	20 e0       	ldi	r18, 0x00	; 0
    2872:	30 e0       	ldi	r19, 0x00	; 0
    2874:	4a ef       	ldi	r20, 0xFA	; 250
    2876:	54 e4       	ldi	r21, 0x44	; 68
    2878:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    287c:	dc 01       	movw	r26, r24
    287e:	cb 01       	movw	r24, r22
    2880:	8b a3       	std	Y+35, r24	; 0x23
    2882:	9c a3       	std	Y+36, r25	; 0x24
    2884:	ad a3       	std	Y+37, r26	; 0x25
    2886:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2888:	6b a1       	ldd	r22, Y+35	; 0x23
    288a:	7c a1       	ldd	r23, Y+36	; 0x24
    288c:	8d a1       	ldd	r24, Y+37	; 0x25
    288e:	9e a1       	ldd	r25, Y+38	; 0x26
    2890:	20 e0       	ldi	r18, 0x00	; 0
    2892:	30 e0       	ldi	r19, 0x00	; 0
    2894:	40 e8       	ldi	r20, 0x80	; 128
    2896:	5f e3       	ldi	r21, 0x3F	; 63
    2898:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    289c:	88 23       	and	r24, r24
    289e:	2c f4       	brge	.+10     	; 0x28aa <CLCD_voidInit+0x2ac>
		__ticks = 1;
    28a0:	81 e0       	ldi	r24, 0x01	; 1
    28a2:	90 e0       	ldi	r25, 0x00	; 0
    28a4:	9a a3       	std	Y+34, r25	; 0x22
    28a6:	89 a3       	std	Y+33, r24	; 0x21
    28a8:	3f c0       	rjmp	.+126    	; 0x2928 <CLCD_voidInit+0x32a>
	else if (__tmp > 65535)
    28aa:	6b a1       	ldd	r22, Y+35	; 0x23
    28ac:	7c a1       	ldd	r23, Y+36	; 0x24
    28ae:	8d a1       	ldd	r24, Y+37	; 0x25
    28b0:	9e a1       	ldd	r25, Y+38	; 0x26
    28b2:	20 e0       	ldi	r18, 0x00	; 0
    28b4:	3f ef       	ldi	r19, 0xFF	; 255
    28b6:	4f e7       	ldi	r20, 0x7F	; 127
    28b8:	57 e4       	ldi	r21, 0x47	; 71
    28ba:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    28be:	18 16       	cp	r1, r24
    28c0:	4c f5       	brge	.+82     	; 0x2914 <CLCD_voidInit+0x316>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28c2:	6f a1       	ldd	r22, Y+39	; 0x27
    28c4:	78 a5       	ldd	r23, Y+40	; 0x28
    28c6:	89 a5       	ldd	r24, Y+41	; 0x29
    28c8:	9a a5       	ldd	r25, Y+42	; 0x2a
    28ca:	20 e0       	ldi	r18, 0x00	; 0
    28cc:	30 e0       	ldi	r19, 0x00	; 0
    28ce:	40 e2       	ldi	r20, 0x20	; 32
    28d0:	51 e4       	ldi	r21, 0x41	; 65
    28d2:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    28d6:	dc 01       	movw	r26, r24
    28d8:	cb 01       	movw	r24, r22
    28da:	bc 01       	movw	r22, r24
    28dc:	cd 01       	movw	r24, r26
    28de:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    28e2:	dc 01       	movw	r26, r24
    28e4:	cb 01       	movw	r24, r22
    28e6:	9a a3       	std	Y+34, r25	; 0x22
    28e8:	89 a3       	std	Y+33, r24	; 0x21
    28ea:	0f c0       	rjmp	.+30     	; 0x290a <CLCD_voidInit+0x30c>
    28ec:	88 ec       	ldi	r24, 0xC8	; 200
    28ee:	90 e0       	ldi	r25, 0x00	; 0
    28f0:	98 a3       	std	Y+32, r25	; 0x20
    28f2:	8f 8f       	std	Y+31, r24	; 0x1f
    28f4:	8f 8d       	ldd	r24, Y+31	; 0x1f
    28f6:	98 a1       	ldd	r25, Y+32	; 0x20
    28f8:	01 97       	sbiw	r24, 0x01	; 1
    28fa:	f1 f7       	brne	.-4      	; 0x28f8 <CLCD_voidInit+0x2fa>
    28fc:	98 a3       	std	Y+32, r25	; 0x20
    28fe:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2900:	89 a1       	ldd	r24, Y+33	; 0x21
    2902:	9a a1       	ldd	r25, Y+34	; 0x22
    2904:	01 97       	sbiw	r24, 0x01	; 1
    2906:	9a a3       	std	Y+34, r25	; 0x22
    2908:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    290a:	89 a1       	ldd	r24, Y+33	; 0x21
    290c:	9a a1       	ldd	r25, Y+34	; 0x22
    290e:	00 97       	sbiw	r24, 0x00	; 0
    2910:	69 f7       	brne	.-38     	; 0x28ec <CLCD_voidInit+0x2ee>
    2912:	14 c0       	rjmp	.+40     	; 0x293c <CLCD_voidInit+0x33e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2914:	6b a1       	ldd	r22, Y+35	; 0x23
    2916:	7c a1       	ldd	r23, Y+36	; 0x24
    2918:	8d a1       	ldd	r24, Y+37	; 0x25
    291a:	9e a1       	ldd	r25, Y+38	; 0x26
    291c:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2920:	dc 01       	movw	r26, r24
    2922:	cb 01       	movw	r24, r22
    2924:	9a a3       	std	Y+34, r25	; 0x22
    2926:	89 a3       	std	Y+33, r24	; 0x21
    2928:	89 a1       	ldd	r24, Y+33	; 0x21
    292a:	9a a1       	ldd	r25, Y+34	; 0x22
    292c:	9e 8f       	std	Y+30, r25	; 0x1e
    292e:	8d 8f       	std	Y+29, r24	; 0x1d
    2930:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2932:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2934:	01 97       	sbiw	r24, 0x01	; 1
    2936:	f1 f7       	brne	.-4      	; 0x2934 <CLCD_voidInit+0x336>
    2938:	9e 8f       	std	Y+30, r25	; 0x1e
    293a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	/* DISPLAY & Cursor (ON / OFF) Control */
	CLCD_voidSendCommand( lcd_DisplayOn_CursorOff );
    293c:	8c e0       	ldi	r24, 0x0C	; 12
    293e:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <CLCD_voidSendCommand>
    2942:	80 e0       	ldi	r24, 0x00	; 0
    2944:	90 e0       	ldi	r25, 0x00	; 0
    2946:	a0 e8       	ldi	r26, 0x80	; 128
    2948:	bf e3       	ldi	r27, 0x3F	; 63
    294a:	89 8f       	std	Y+25, r24	; 0x19
    294c:	9a 8f       	std	Y+26, r25	; 0x1a
    294e:	ab 8f       	std	Y+27, r26	; 0x1b
    2950:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2952:	69 8d       	ldd	r22, Y+25	; 0x19
    2954:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2956:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2958:	9c 8d       	ldd	r25, Y+28	; 0x1c
    295a:	20 e0       	ldi	r18, 0x00	; 0
    295c:	30 e0       	ldi	r19, 0x00	; 0
    295e:	4a ef       	ldi	r20, 0xFA	; 250
    2960:	54 e4       	ldi	r21, 0x44	; 68
    2962:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    2966:	dc 01       	movw	r26, r24
    2968:	cb 01       	movw	r24, r22
    296a:	8d 8b       	std	Y+21, r24	; 0x15
    296c:	9e 8b       	std	Y+22, r25	; 0x16
    296e:	af 8b       	std	Y+23, r26	; 0x17
    2970:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2972:	6d 89       	ldd	r22, Y+21	; 0x15
    2974:	7e 89       	ldd	r23, Y+22	; 0x16
    2976:	8f 89       	ldd	r24, Y+23	; 0x17
    2978:	98 8d       	ldd	r25, Y+24	; 0x18
    297a:	20 e0       	ldi	r18, 0x00	; 0
    297c:	30 e0       	ldi	r19, 0x00	; 0
    297e:	40 e8       	ldi	r20, 0x80	; 128
    2980:	5f e3       	ldi	r21, 0x3F	; 63
    2982:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    2986:	88 23       	and	r24, r24
    2988:	2c f4       	brge	.+10     	; 0x2994 <CLCD_voidInit+0x396>
		__ticks = 1;
    298a:	81 e0       	ldi	r24, 0x01	; 1
    298c:	90 e0       	ldi	r25, 0x00	; 0
    298e:	9c 8b       	std	Y+20, r25	; 0x14
    2990:	8b 8b       	std	Y+19, r24	; 0x13
    2992:	3f c0       	rjmp	.+126    	; 0x2a12 <CLCD_voidInit+0x414>
	else if (__tmp > 65535)
    2994:	6d 89       	ldd	r22, Y+21	; 0x15
    2996:	7e 89       	ldd	r23, Y+22	; 0x16
    2998:	8f 89       	ldd	r24, Y+23	; 0x17
    299a:	98 8d       	ldd	r25, Y+24	; 0x18
    299c:	20 e0       	ldi	r18, 0x00	; 0
    299e:	3f ef       	ldi	r19, 0xFF	; 255
    29a0:	4f e7       	ldi	r20, 0x7F	; 127
    29a2:	57 e4       	ldi	r21, 0x47	; 71
    29a4:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    29a8:	18 16       	cp	r1, r24
    29aa:	4c f5       	brge	.+82     	; 0x29fe <CLCD_voidInit+0x400>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29ac:	69 8d       	ldd	r22, Y+25	; 0x19
    29ae:	7a 8d       	ldd	r23, Y+26	; 0x1a
    29b0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    29b2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    29b4:	20 e0       	ldi	r18, 0x00	; 0
    29b6:	30 e0       	ldi	r19, 0x00	; 0
    29b8:	40 e2       	ldi	r20, 0x20	; 32
    29ba:	51 e4       	ldi	r21, 0x41	; 65
    29bc:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    29c0:	dc 01       	movw	r26, r24
    29c2:	cb 01       	movw	r24, r22
    29c4:	bc 01       	movw	r22, r24
    29c6:	cd 01       	movw	r24, r26
    29c8:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    29cc:	dc 01       	movw	r26, r24
    29ce:	cb 01       	movw	r24, r22
    29d0:	9c 8b       	std	Y+20, r25	; 0x14
    29d2:	8b 8b       	std	Y+19, r24	; 0x13
    29d4:	0f c0       	rjmp	.+30     	; 0x29f4 <CLCD_voidInit+0x3f6>
    29d6:	88 ec       	ldi	r24, 0xC8	; 200
    29d8:	90 e0       	ldi	r25, 0x00	; 0
    29da:	9a 8b       	std	Y+18, r25	; 0x12
    29dc:	89 8b       	std	Y+17, r24	; 0x11
    29de:	89 89       	ldd	r24, Y+17	; 0x11
    29e0:	9a 89       	ldd	r25, Y+18	; 0x12
    29e2:	01 97       	sbiw	r24, 0x01	; 1
    29e4:	f1 f7       	brne	.-4      	; 0x29e2 <CLCD_voidInit+0x3e4>
    29e6:	9a 8b       	std	Y+18, r25	; 0x12
    29e8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29ea:	8b 89       	ldd	r24, Y+19	; 0x13
    29ec:	9c 89       	ldd	r25, Y+20	; 0x14
    29ee:	01 97       	sbiw	r24, 0x01	; 1
    29f0:	9c 8b       	std	Y+20, r25	; 0x14
    29f2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29f4:	8b 89       	ldd	r24, Y+19	; 0x13
    29f6:	9c 89       	ldd	r25, Y+20	; 0x14
    29f8:	00 97       	sbiw	r24, 0x00	; 0
    29fa:	69 f7       	brne	.-38     	; 0x29d6 <CLCD_voidInit+0x3d8>
    29fc:	14 c0       	rjmp	.+40     	; 0x2a26 <CLCD_voidInit+0x428>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29fe:	6d 89       	ldd	r22, Y+21	; 0x15
    2a00:	7e 89       	ldd	r23, Y+22	; 0x16
    2a02:	8f 89       	ldd	r24, Y+23	; 0x17
    2a04:	98 8d       	ldd	r25, Y+24	; 0x18
    2a06:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2a0a:	dc 01       	movw	r26, r24
    2a0c:	cb 01       	movw	r24, r22
    2a0e:	9c 8b       	std	Y+20, r25	; 0x14
    2a10:	8b 8b       	std	Y+19, r24	; 0x13
    2a12:	8b 89       	ldd	r24, Y+19	; 0x13
    2a14:	9c 89       	ldd	r25, Y+20	; 0x14
    2a16:	98 8b       	std	Y+16, r25	; 0x10
    2a18:	8f 87       	std	Y+15, r24	; 0x0f
    2a1a:	8f 85       	ldd	r24, Y+15	; 0x0f
    2a1c:	98 89       	ldd	r25, Y+16	; 0x10
    2a1e:	01 97       	sbiw	r24, 0x01	; 1
    2a20:	f1 f7       	brne	.-4      	; 0x2a1e <CLCD_voidInit+0x420>
    2a22:	98 8b       	std	Y+16, r25	; 0x10
    2a24:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);

	/* DISPLAY CLEAR */
	CLCD_voidClearScreen();
    2a26:	0e 94 12 1c 	call	0x3824	; 0x3824 <CLCD_voidClearScreen>

	/* ENTRY MODE  Set*/
	CLCD_voidSendCommand( lcd_EntryMode );
    2a2a:	86 e0       	ldi	r24, 0x06	; 6
    2a2c:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <CLCD_voidSendCommand>
    2a30:	80 e0       	ldi	r24, 0x00	; 0
    2a32:	90 e0       	ldi	r25, 0x00	; 0
    2a34:	a0 e8       	ldi	r26, 0x80	; 128
    2a36:	bf e3       	ldi	r27, 0x3F	; 63
    2a38:	8b 87       	std	Y+11, r24	; 0x0b
    2a3a:	9c 87       	std	Y+12, r25	; 0x0c
    2a3c:	ad 87       	std	Y+13, r26	; 0x0d
    2a3e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a40:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a42:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a44:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a46:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a48:	20 e0       	ldi	r18, 0x00	; 0
    2a4a:	30 e0       	ldi	r19, 0x00	; 0
    2a4c:	4a ef       	ldi	r20, 0xFA	; 250
    2a4e:	54 e4       	ldi	r21, 0x44	; 68
    2a50:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    2a54:	dc 01       	movw	r26, r24
    2a56:	cb 01       	movw	r24, r22
    2a58:	8f 83       	std	Y+7, r24	; 0x07
    2a5a:	98 87       	std	Y+8, r25	; 0x08
    2a5c:	a9 87       	std	Y+9, r26	; 0x09
    2a5e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a60:	6f 81       	ldd	r22, Y+7	; 0x07
    2a62:	78 85       	ldd	r23, Y+8	; 0x08
    2a64:	89 85       	ldd	r24, Y+9	; 0x09
    2a66:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a68:	20 e0       	ldi	r18, 0x00	; 0
    2a6a:	30 e0       	ldi	r19, 0x00	; 0
    2a6c:	40 e8       	ldi	r20, 0x80	; 128
    2a6e:	5f e3       	ldi	r21, 0x3F	; 63
    2a70:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    2a74:	88 23       	and	r24, r24
    2a76:	2c f4       	brge	.+10     	; 0x2a82 <CLCD_voidInit+0x484>
		__ticks = 1;
    2a78:	81 e0       	ldi	r24, 0x01	; 1
    2a7a:	90 e0       	ldi	r25, 0x00	; 0
    2a7c:	9e 83       	std	Y+6, r25	; 0x06
    2a7e:	8d 83       	std	Y+5, r24	; 0x05
    2a80:	3f c0       	rjmp	.+126    	; 0x2b00 <CLCD_voidInit+0x502>
	else if (__tmp > 65535)
    2a82:	6f 81       	ldd	r22, Y+7	; 0x07
    2a84:	78 85       	ldd	r23, Y+8	; 0x08
    2a86:	89 85       	ldd	r24, Y+9	; 0x09
    2a88:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a8a:	20 e0       	ldi	r18, 0x00	; 0
    2a8c:	3f ef       	ldi	r19, 0xFF	; 255
    2a8e:	4f e7       	ldi	r20, 0x7F	; 127
    2a90:	57 e4       	ldi	r21, 0x47	; 71
    2a92:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    2a96:	18 16       	cp	r1, r24
    2a98:	4c f5       	brge	.+82     	; 0x2aec <CLCD_voidInit+0x4ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a9a:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a9c:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a9e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2aa0:	9e 85       	ldd	r25, Y+14	; 0x0e
    2aa2:	20 e0       	ldi	r18, 0x00	; 0
    2aa4:	30 e0       	ldi	r19, 0x00	; 0
    2aa6:	40 e2       	ldi	r20, 0x20	; 32
    2aa8:	51 e4       	ldi	r21, 0x41	; 65
    2aaa:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    2aae:	dc 01       	movw	r26, r24
    2ab0:	cb 01       	movw	r24, r22
    2ab2:	bc 01       	movw	r22, r24
    2ab4:	cd 01       	movw	r24, r26
    2ab6:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2aba:	dc 01       	movw	r26, r24
    2abc:	cb 01       	movw	r24, r22
    2abe:	9e 83       	std	Y+6, r25	; 0x06
    2ac0:	8d 83       	std	Y+5, r24	; 0x05
    2ac2:	0f c0       	rjmp	.+30     	; 0x2ae2 <CLCD_voidInit+0x4e4>
    2ac4:	88 ec       	ldi	r24, 0xC8	; 200
    2ac6:	90 e0       	ldi	r25, 0x00	; 0
    2ac8:	9c 83       	std	Y+4, r25	; 0x04
    2aca:	8b 83       	std	Y+3, r24	; 0x03
    2acc:	8b 81       	ldd	r24, Y+3	; 0x03
    2ace:	9c 81       	ldd	r25, Y+4	; 0x04
    2ad0:	01 97       	sbiw	r24, 0x01	; 1
    2ad2:	f1 f7       	brne	.-4      	; 0x2ad0 <CLCD_voidInit+0x4d2>
    2ad4:	9c 83       	std	Y+4, r25	; 0x04
    2ad6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ad8:	8d 81       	ldd	r24, Y+5	; 0x05
    2ada:	9e 81       	ldd	r25, Y+6	; 0x06
    2adc:	01 97       	sbiw	r24, 0x01	; 1
    2ade:	9e 83       	std	Y+6, r25	; 0x06
    2ae0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ae2:	8d 81       	ldd	r24, Y+5	; 0x05
    2ae4:	9e 81       	ldd	r25, Y+6	; 0x06
    2ae6:	00 97       	sbiw	r24, 0x00	; 0
    2ae8:	69 f7       	brne	.-38     	; 0x2ac4 <CLCD_voidInit+0x4c6>
    2aea:	14 c0       	rjmp	.+40     	; 0x2b14 <CLCD_voidInit+0x516>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2aec:	6f 81       	ldd	r22, Y+7	; 0x07
    2aee:	78 85       	ldd	r23, Y+8	; 0x08
    2af0:	89 85       	ldd	r24, Y+9	; 0x09
    2af2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2af4:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2af8:	dc 01       	movw	r26, r24
    2afa:	cb 01       	movw	r24, r22
    2afc:	9e 83       	std	Y+6, r25	; 0x06
    2afe:	8d 83       	std	Y+5, r24	; 0x05
    2b00:	8d 81       	ldd	r24, Y+5	; 0x05
    2b02:	9e 81       	ldd	r25, Y+6	; 0x06
    2b04:	9a 83       	std	Y+2, r25	; 0x02
    2b06:	89 83       	std	Y+1, r24	; 0x01
    2b08:	89 81       	ldd	r24, Y+1	; 0x01
    2b0a:	9a 81       	ldd	r25, Y+2	; 0x02
    2b0c:	01 97       	sbiw	r24, 0x01	; 1
    2b0e:	f1 f7       	brne	.-4      	; 0x2b0c <CLCD_voidInit+0x50e>
    2b10:	9a 83       	std	Y+2, r25	; 0x02
    2b12:	89 83       	std	Y+1, r24	; 0x01
	#endif




}
    2b14:	ca 5b       	subi	r28, 0xBA	; 186
    2b16:	df 4f       	sbci	r29, 0xFF	; 255
    2b18:	0f b6       	in	r0, 0x3f	; 63
    2b1a:	f8 94       	cli
    2b1c:	de bf       	out	0x3e, r29	; 62
    2b1e:	0f be       	out	0x3f, r0	; 63
    2b20:	cd bf       	out	0x3d, r28	; 61
    2b22:	cf 91       	pop	r28
    2b24:	df 91       	pop	r29
    2b26:	1f 91       	pop	r17
    2b28:	0f 91       	pop	r16
    2b2a:	08 95       	ret

00002b2c <CLCD_voidSendData>:
* Breif : This Function send data to the port which is defined in config.h
* Parameters :
            => Copy_u8Data --> Data that you want to display (for every pixel )
* return : nothing
*/
void CLCD_voidSendData    ( u8 Copy_u8Data ){
    2b2c:	df 93       	push	r29
    2b2e:	cf 93       	push	r28
    2b30:	cd b7       	in	r28, 0x3d	; 61
    2b32:	de b7       	in	r29, 0x3e	; 62
    2b34:	2f 97       	sbiw	r28, 0x0f	; 15
    2b36:	0f b6       	in	r0, 0x3f	; 63
    2b38:	f8 94       	cli
    2b3a:	de bf       	out	0x3e, r29	; 62
    2b3c:	0f be       	out	0x3f, r0	; 63
    2b3e:	cd bf       	out	0x3d, r28	; 61
    2b40:	8f 87       	std	Y+15, r24	; 0x0f
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_HIGH );
    2b42:	81 e0       	ldi	r24, 0x01	; 1
    2b44:	61 e0       	ldi	r22, 0x01	; 1
    2b46:	41 e0       	ldi	r20, 0x01	; 1
    2b48:	0e 94 aa 1e 	call	0x3d54	; 0x3d54 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2b4c:	81 e0       	ldi	r24, 0x01	; 1
    2b4e:	62 e0       	ldi	r22, 0x02	; 2
    2b50:	40 e0       	ldi	r20, 0x00	; 0
    2b52:	0e 94 aa 1e 	call	0x3d54	; 0x3d54 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,(Copy_u8Data>>4));            // send the most 4 bits of data to high nibbles
    2b56:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b58:	98 2f       	mov	r25, r24
    2b5a:	92 95       	swap	r25
    2b5c:	9f 70       	andi	r25, 0x0F	; 15
    2b5e:	80 e0       	ldi	r24, 0x00	; 0
    2b60:	69 2f       	mov	r22, r25
    2b62:	0e 94 a5 23 	call	0x474a	; 0x474a <DIO_voidWriteHighNibbles>
	CLCD_voidSendFallingEdge();
    2b66:	0e 94 9a 1c 	call	0x3934	; 0x3934 <CLCD_voidSendFallingEdge>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Data);               // send the least 4 bits of data to high nibbles
    2b6a:	80 e0       	ldi	r24, 0x00	; 0
    2b6c:	6f 85       	ldd	r22, Y+15	; 0x0f
    2b6e:	0e 94 a5 23 	call	0x474a	; 0x474a <DIO_voidWriteHighNibbles>
	CLCD_voidSendFallingEdge();
    2b72:	0e 94 9a 1c 	call	0x3934	; 0x3934 <CLCD_voidSendFallingEdge>
    2b76:	80 e0       	ldi	r24, 0x00	; 0
    2b78:	90 e0       	ldi	r25, 0x00	; 0
    2b7a:	a0 e8       	ldi	r26, 0x80	; 128
    2b7c:	bf e3       	ldi	r27, 0x3F	; 63
    2b7e:	8b 87       	std	Y+11, r24	; 0x0b
    2b80:	9c 87       	std	Y+12, r25	; 0x0c
    2b82:	ad 87       	std	Y+13, r26	; 0x0d
    2b84:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b86:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b88:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b8a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b8c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b8e:	20 e0       	ldi	r18, 0x00	; 0
    2b90:	30 e0       	ldi	r19, 0x00	; 0
    2b92:	4a ef       	ldi	r20, 0xFA	; 250
    2b94:	54 e4       	ldi	r21, 0x44	; 68
    2b96:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    2b9a:	dc 01       	movw	r26, r24
    2b9c:	cb 01       	movw	r24, r22
    2b9e:	8f 83       	std	Y+7, r24	; 0x07
    2ba0:	98 87       	std	Y+8, r25	; 0x08
    2ba2:	a9 87       	std	Y+9, r26	; 0x09
    2ba4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2ba6:	6f 81       	ldd	r22, Y+7	; 0x07
    2ba8:	78 85       	ldd	r23, Y+8	; 0x08
    2baa:	89 85       	ldd	r24, Y+9	; 0x09
    2bac:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bae:	20 e0       	ldi	r18, 0x00	; 0
    2bb0:	30 e0       	ldi	r19, 0x00	; 0
    2bb2:	40 e8       	ldi	r20, 0x80	; 128
    2bb4:	5f e3       	ldi	r21, 0x3F	; 63
    2bb6:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    2bba:	88 23       	and	r24, r24
    2bbc:	2c f4       	brge	.+10     	; 0x2bc8 <CLCD_voidSendData+0x9c>
		__ticks = 1;
    2bbe:	81 e0       	ldi	r24, 0x01	; 1
    2bc0:	90 e0       	ldi	r25, 0x00	; 0
    2bc2:	9e 83       	std	Y+6, r25	; 0x06
    2bc4:	8d 83       	std	Y+5, r24	; 0x05
    2bc6:	3f c0       	rjmp	.+126    	; 0x2c46 <CLCD_voidSendData+0x11a>
	else if (__tmp > 65535)
    2bc8:	6f 81       	ldd	r22, Y+7	; 0x07
    2bca:	78 85       	ldd	r23, Y+8	; 0x08
    2bcc:	89 85       	ldd	r24, Y+9	; 0x09
    2bce:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bd0:	20 e0       	ldi	r18, 0x00	; 0
    2bd2:	3f ef       	ldi	r19, 0xFF	; 255
    2bd4:	4f e7       	ldi	r20, 0x7F	; 127
    2bd6:	57 e4       	ldi	r21, 0x47	; 71
    2bd8:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    2bdc:	18 16       	cp	r1, r24
    2bde:	4c f5       	brge	.+82     	; 0x2c32 <CLCD_voidSendData+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2be0:	6b 85       	ldd	r22, Y+11	; 0x0b
    2be2:	7c 85       	ldd	r23, Y+12	; 0x0c
    2be4:	8d 85       	ldd	r24, Y+13	; 0x0d
    2be6:	9e 85       	ldd	r25, Y+14	; 0x0e
    2be8:	20 e0       	ldi	r18, 0x00	; 0
    2bea:	30 e0       	ldi	r19, 0x00	; 0
    2bec:	40 e2       	ldi	r20, 0x20	; 32
    2bee:	51 e4       	ldi	r21, 0x41	; 65
    2bf0:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    2bf4:	dc 01       	movw	r26, r24
    2bf6:	cb 01       	movw	r24, r22
    2bf8:	bc 01       	movw	r22, r24
    2bfa:	cd 01       	movw	r24, r26
    2bfc:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2c00:	dc 01       	movw	r26, r24
    2c02:	cb 01       	movw	r24, r22
    2c04:	9e 83       	std	Y+6, r25	; 0x06
    2c06:	8d 83       	std	Y+5, r24	; 0x05
    2c08:	0f c0       	rjmp	.+30     	; 0x2c28 <CLCD_voidSendData+0xfc>
    2c0a:	88 ec       	ldi	r24, 0xC8	; 200
    2c0c:	90 e0       	ldi	r25, 0x00	; 0
    2c0e:	9c 83       	std	Y+4, r25	; 0x04
    2c10:	8b 83       	std	Y+3, r24	; 0x03
    2c12:	8b 81       	ldd	r24, Y+3	; 0x03
    2c14:	9c 81       	ldd	r25, Y+4	; 0x04
    2c16:	01 97       	sbiw	r24, 0x01	; 1
    2c18:	f1 f7       	brne	.-4      	; 0x2c16 <CLCD_voidSendData+0xea>
    2c1a:	9c 83       	std	Y+4, r25	; 0x04
    2c1c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c1e:	8d 81       	ldd	r24, Y+5	; 0x05
    2c20:	9e 81       	ldd	r25, Y+6	; 0x06
    2c22:	01 97       	sbiw	r24, 0x01	; 1
    2c24:	9e 83       	std	Y+6, r25	; 0x06
    2c26:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c28:	8d 81       	ldd	r24, Y+5	; 0x05
    2c2a:	9e 81       	ldd	r25, Y+6	; 0x06
    2c2c:	00 97       	sbiw	r24, 0x00	; 0
    2c2e:	69 f7       	brne	.-38     	; 0x2c0a <CLCD_voidSendData+0xde>
    2c30:	14 c0       	rjmp	.+40     	; 0x2c5a <CLCD_voidSendData+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c32:	6f 81       	ldd	r22, Y+7	; 0x07
    2c34:	78 85       	ldd	r23, Y+8	; 0x08
    2c36:	89 85       	ldd	r24, Y+9	; 0x09
    2c38:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c3a:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2c3e:	dc 01       	movw	r26, r24
    2c40:	cb 01       	movw	r24, r22
    2c42:	9e 83       	std	Y+6, r25	; 0x06
    2c44:	8d 83       	std	Y+5, r24	; 0x05
    2c46:	8d 81       	ldd	r24, Y+5	; 0x05
    2c48:	9e 81       	ldd	r25, Y+6	; 0x06
    2c4a:	9a 83       	std	Y+2, r25	; 0x02
    2c4c:	89 83       	std	Y+1, r24	; 0x01
    2c4e:	89 81       	ldd	r24, Y+1	; 0x01
    2c50:	9a 81       	ldd	r25, Y+2	; 0x02
    2c52:	01 97       	sbiw	r24, 0x01	; 1
    2c54:	f1 f7       	brne	.-4      	; 0x2c52 <CLCD_voidSendData+0x126>
    2c56:	9a 83       	std	Y+2, r25	; 0x02
    2c58:	89 83       	std	Y+1, r24	; 0x01

	#endif

	_delay_ms(1);

}
    2c5a:	2f 96       	adiw	r28, 0x0f	; 15
    2c5c:	0f b6       	in	r0, 0x3f	; 63
    2c5e:	f8 94       	cli
    2c60:	de bf       	out	0x3e, r29	; 62
    2c62:	0f be       	out	0x3f, r0	; 63
    2c64:	cd bf       	out	0x3d, r28	; 61
    2c66:	cf 91       	pop	r28
    2c68:	df 91       	pop	r29
    2c6a:	08 95       	ret

00002c6c <CLCD_voidSendCommand>:
* Parameters :
            => Copy_u8Command --> Command number
* return : nothing
*Hint : RS pin Mode is the difference between this function and the previous (CLCD_voidSendData)
*/
void CLCD_voidSendCommand ( u8 Copy_u8Command ){
    2c6c:	df 93       	push	r29
    2c6e:	cf 93       	push	r28
    2c70:	cd b7       	in	r28, 0x3d	; 61
    2c72:	de b7       	in	r29, 0x3e	; 62
    2c74:	2f 97       	sbiw	r28, 0x0f	; 15
    2c76:	0f b6       	in	r0, 0x3f	; 63
    2c78:	f8 94       	cli
    2c7a:	de bf       	out	0x3e, r29	; 62
    2c7c:	0f be       	out	0x3f, r0	; 63
    2c7e:	cd bf       	out	0x3d, r28	; 61
    2c80:	8f 87       	std	Y+15, r24	; 0x0f
	CLCD_voidSendFallingEdge();

	//<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<      4 Bits Mode       >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
	#elif   CLCD_MODE == 4

	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RS , DIO_PIN_LOW  );
    2c82:	81 e0       	ldi	r24, 0x01	; 1
    2c84:	61 e0       	ldi	r22, 0x01	; 1
    2c86:	40 e0       	ldi	r20, 0x00	; 0
    2c88:	0e 94 aa 1e 	call	0x3d54	; 0x3d54 <DIO_enumSetPinValue>
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_RW , DIO_PIN_LOW  );
    2c8c:	81 e0       	ldi	r24, 0x01	; 1
    2c8e:	62 e0       	ldi	r22, 0x02	; 2
    2c90:	40 e0       	ldi	r20, 0x00	; 0
    2c92:	0e 94 aa 1e 	call	0x3d54	; 0x3d54 <DIO_enumSetPinValue>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command>>4);             // send the most 4 bits of data to high nibbles
    2c96:	8f 85       	ldd	r24, Y+15	; 0x0f
    2c98:	98 2f       	mov	r25, r24
    2c9a:	92 95       	swap	r25
    2c9c:	9f 70       	andi	r25, 0x0F	; 15
    2c9e:	80 e0       	ldi	r24, 0x00	; 0
    2ca0:	69 2f       	mov	r22, r25
    2ca2:	0e 94 a5 23 	call	0x474a	; 0x474a <DIO_voidWriteHighNibbles>
	CLCD_voidSendFallingEdge();
    2ca6:	0e 94 9a 1c 	call	0x3934	; 0x3934 <CLCD_voidSendFallingEdge>
	DIO_voidWriteHighNibbles (CLCD_DATA_PORT ,Copy_u8Command);                // send the least 4 bits of data to high nibbles
    2caa:	80 e0       	ldi	r24, 0x00	; 0
    2cac:	6f 85       	ldd	r22, Y+15	; 0x0f
    2cae:	0e 94 a5 23 	call	0x474a	; 0x474a <DIO_voidWriteHighNibbles>
	CLCD_voidSendFallingEdge();
    2cb2:	0e 94 9a 1c 	call	0x3934	; 0x3934 <CLCD_voidSendFallingEdge>
    2cb6:	80 e0       	ldi	r24, 0x00	; 0
    2cb8:	90 e0       	ldi	r25, 0x00	; 0
    2cba:	a0 e8       	ldi	r26, 0x80	; 128
    2cbc:	bf e3       	ldi	r27, 0x3F	; 63
    2cbe:	8b 87       	std	Y+11, r24	; 0x0b
    2cc0:	9c 87       	std	Y+12, r25	; 0x0c
    2cc2:	ad 87       	std	Y+13, r26	; 0x0d
    2cc4:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2cc6:	6b 85       	ldd	r22, Y+11	; 0x0b
    2cc8:	7c 85       	ldd	r23, Y+12	; 0x0c
    2cca:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ccc:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cce:	20 e0       	ldi	r18, 0x00	; 0
    2cd0:	30 e0       	ldi	r19, 0x00	; 0
    2cd2:	4a ef       	ldi	r20, 0xFA	; 250
    2cd4:	54 e4       	ldi	r21, 0x44	; 68
    2cd6:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    2cda:	dc 01       	movw	r26, r24
    2cdc:	cb 01       	movw	r24, r22
    2cde:	8f 83       	std	Y+7, r24	; 0x07
    2ce0:	98 87       	std	Y+8, r25	; 0x08
    2ce2:	a9 87       	std	Y+9, r26	; 0x09
    2ce4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2ce6:	6f 81       	ldd	r22, Y+7	; 0x07
    2ce8:	78 85       	ldd	r23, Y+8	; 0x08
    2cea:	89 85       	ldd	r24, Y+9	; 0x09
    2cec:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cee:	20 e0       	ldi	r18, 0x00	; 0
    2cf0:	30 e0       	ldi	r19, 0x00	; 0
    2cf2:	40 e8       	ldi	r20, 0x80	; 128
    2cf4:	5f e3       	ldi	r21, 0x3F	; 63
    2cf6:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    2cfa:	88 23       	and	r24, r24
    2cfc:	2c f4       	brge	.+10     	; 0x2d08 <CLCD_voidSendCommand+0x9c>
		__ticks = 1;
    2cfe:	81 e0       	ldi	r24, 0x01	; 1
    2d00:	90 e0       	ldi	r25, 0x00	; 0
    2d02:	9e 83       	std	Y+6, r25	; 0x06
    2d04:	8d 83       	std	Y+5, r24	; 0x05
    2d06:	3f c0       	rjmp	.+126    	; 0x2d86 <CLCD_voidSendCommand+0x11a>
	else if (__tmp > 65535)
    2d08:	6f 81       	ldd	r22, Y+7	; 0x07
    2d0a:	78 85       	ldd	r23, Y+8	; 0x08
    2d0c:	89 85       	ldd	r24, Y+9	; 0x09
    2d0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d10:	20 e0       	ldi	r18, 0x00	; 0
    2d12:	3f ef       	ldi	r19, 0xFF	; 255
    2d14:	4f e7       	ldi	r20, 0x7F	; 127
    2d16:	57 e4       	ldi	r21, 0x47	; 71
    2d18:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    2d1c:	18 16       	cp	r1, r24
    2d1e:	4c f5       	brge	.+82     	; 0x2d72 <CLCD_voidSendCommand+0x106>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d20:	6b 85       	ldd	r22, Y+11	; 0x0b
    2d22:	7c 85       	ldd	r23, Y+12	; 0x0c
    2d24:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d26:	9e 85       	ldd	r25, Y+14	; 0x0e
    2d28:	20 e0       	ldi	r18, 0x00	; 0
    2d2a:	30 e0       	ldi	r19, 0x00	; 0
    2d2c:	40 e2       	ldi	r20, 0x20	; 32
    2d2e:	51 e4       	ldi	r21, 0x41	; 65
    2d30:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    2d34:	dc 01       	movw	r26, r24
    2d36:	cb 01       	movw	r24, r22
    2d38:	bc 01       	movw	r22, r24
    2d3a:	cd 01       	movw	r24, r26
    2d3c:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2d40:	dc 01       	movw	r26, r24
    2d42:	cb 01       	movw	r24, r22
    2d44:	9e 83       	std	Y+6, r25	; 0x06
    2d46:	8d 83       	std	Y+5, r24	; 0x05
    2d48:	0f c0       	rjmp	.+30     	; 0x2d68 <CLCD_voidSendCommand+0xfc>
    2d4a:	88 ec       	ldi	r24, 0xC8	; 200
    2d4c:	90 e0       	ldi	r25, 0x00	; 0
    2d4e:	9c 83       	std	Y+4, r25	; 0x04
    2d50:	8b 83       	std	Y+3, r24	; 0x03
    2d52:	8b 81       	ldd	r24, Y+3	; 0x03
    2d54:	9c 81       	ldd	r25, Y+4	; 0x04
    2d56:	01 97       	sbiw	r24, 0x01	; 1
    2d58:	f1 f7       	brne	.-4      	; 0x2d56 <CLCD_voidSendCommand+0xea>
    2d5a:	9c 83       	std	Y+4, r25	; 0x04
    2d5c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d5e:	8d 81       	ldd	r24, Y+5	; 0x05
    2d60:	9e 81       	ldd	r25, Y+6	; 0x06
    2d62:	01 97       	sbiw	r24, 0x01	; 1
    2d64:	9e 83       	std	Y+6, r25	; 0x06
    2d66:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d68:	8d 81       	ldd	r24, Y+5	; 0x05
    2d6a:	9e 81       	ldd	r25, Y+6	; 0x06
    2d6c:	00 97       	sbiw	r24, 0x00	; 0
    2d6e:	69 f7       	brne	.-38     	; 0x2d4a <CLCD_voidSendCommand+0xde>
    2d70:	14 c0       	rjmp	.+40     	; 0x2d9a <CLCD_voidSendCommand+0x12e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d72:	6f 81       	ldd	r22, Y+7	; 0x07
    2d74:	78 85       	ldd	r23, Y+8	; 0x08
    2d76:	89 85       	ldd	r24, Y+9	; 0x09
    2d78:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d7a:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    2d7e:	dc 01       	movw	r26, r24
    2d80:	cb 01       	movw	r24, r22
    2d82:	9e 83       	std	Y+6, r25	; 0x06
    2d84:	8d 83       	std	Y+5, r24	; 0x05
    2d86:	8d 81       	ldd	r24, Y+5	; 0x05
    2d88:	9e 81       	ldd	r25, Y+6	; 0x06
    2d8a:	9a 83       	std	Y+2, r25	; 0x02
    2d8c:	89 83       	std	Y+1, r24	; 0x01
    2d8e:	89 81       	ldd	r24, Y+1	; 0x01
    2d90:	9a 81       	ldd	r25, Y+2	; 0x02
    2d92:	01 97       	sbiw	r24, 0x01	; 1
    2d94:	f1 f7       	brne	.-4      	; 0x2d92 <CLCD_voidSendCommand+0x126>
    2d96:	9a 83       	std	Y+2, r25	; 0x02
    2d98:	89 83       	std	Y+1, r24	; 0x01

	#endif

	_delay_ms(1);

}
    2d9a:	2f 96       	adiw	r28, 0x0f	; 15
    2d9c:	0f b6       	in	r0, 0x3f	; 63
    2d9e:	f8 94       	cli
    2da0:	de bf       	out	0x3e, r29	; 62
    2da2:	0f be       	out	0x3f, r0	; 63
    2da4:	cd bf       	out	0x3d, r28	; 61
    2da6:	cf 91       	pop	r28
    2da8:	df 91       	pop	r29
    2daa:	08 95       	ret

00002dac <CLCD_voidSendString>:
* Breif : This Function send string to the port which is defined in config.h
* Parameters :
            => * Copy_u8ptrString  --> Pointer to the string
* return : nothing
*/
void CLCD_voidSendString  ( const u8 * Copy_u8ptrString ){
    2dac:	df 93       	push	r29
    2dae:	cf 93       	push	r28
    2db0:	00 d0       	rcall	.+0      	; 0x2db2 <CLCD_voidSendString+0x6>
    2db2:	0f 92       	push	r0
    2db4:	cd b7       	in	r28, 0x3d	; 61
    2db6:	de b7       	in	r29, 0x3e	; 62
    2db8:	9b 83       	std	Y+3, r25	; 0x03
    2dba:	8a 83       	std	Y+2, r24	; 0x02

	u8 LOC_u8Iterator = 0 ;
    2dbc:	19 82       	std	Y+1, r1	; 0x01
    2dbe:	0e c0       	rjmp	.+28     	; 0x2ddc <CLCD_voidSendString+0x30>

	while( Copy_u8ptrString[LOC_u8Iterator] != '\0' ){

		CLCD_voidSendData( Copy_u8ptrString[LOC_u8Iterator] );
    2dc0:	89 81       	ldd	r24, Y+1	; 0x01
    2dc2:	28 2f       	mov	r18, r24
    2dc4:	30 e0       	ldi	r19, 0x00	; 0
    2dc6:	8a 81       	ldd	r24, Y+2	; 0x02
    2dc8:	9b 81       	ldd	r25, Y+3	; 0x03
    2dca:	fc 01       	movw	r30, r24
    2dcc:	e2 0f       	add	r30, r18
    2dce:	f3 1f       	adc	r31, r19
    2dd0:	80 81       	ld	r24, Z
    2dd2:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <CLCD_voidSendData>
		LOC_u8Iterator++ ;
    2dd6:	89 81       	ldd	r24, Y+1	; 0x01
    2dd8:	8f 5f       	subi	r24, 0xFF	; 255
    2dda:	89 83       	std	Y+1, r24	; 0x01
*/
void CLCD_voidSendString  ( const u8 * Copy_u8ptrString ){

	u8 LOC_u8Iterator = 0 ;

	while( Copy_u8ptrString[LOC_u8Iterator] != '\0' ){
    2ddc:	89 81       	ldd	r24, Y+1	; 0x01
    2dde:	28 2f       	mov	r18, r24
    2de0:	30 e0       	ldi	r19, 0x00	; 0
    2de2:	8a 81       	ldd	r24, Y+2	; 0x02
    2de4:	9b 81       	ldd	r25, Y+3	; 0x03
    2de6:	fc 01       	movw	r30, r24
    2de8:	e2 0f       	add	r30, r18
    2dea:	f3 1f       	adc	r31, r19
    2dec:	80 81       	ld	r24, Z
    2dee:	88 23       	and	r24, r24
    2df0:	39 f7       	brne	.-50     	; 0x2dc0 <CLCD_voidSendString+0x14>
		CLCD_voidSendData( Copy_u8ptrString[LOC_u8Iterator] );
		LOC_u8Iterator++ ;

	}

}
    2df2:	0f 90       	pop	r0
    2df4:	0f 90       	pop	r0
    2df6:	0f 90       	pop	r0
    2df8:	cf 91       	pop	r28
    2dfa:	df 91       	pop	r29
    2dfc:	08 95       	ret

00002dfe <CLCD_voidSendNumber>:
* Breif : This Function send number to the port which is defined in config.h
* Parameters :
            => Copy_u64Number --> number that you want to display
* return : nothing
*/
void CLCD_voidSendNumber   ( u64 Copy_u64Number    ){
    2dfe:	af 92       	push	r10
    2e00:	bf 92       	push	r11
    2e02:	cf 92       	push	r12
    2e04:	df 92       	push	r13
    2e06:	ef 92       	push	r14
    2e08:	ff 92       	push	r15
    2e0a:	0f 93       	push	r16
    2e0c:	1f 93       	push	r17
    2e0e:	df 93       	push	r29
    2e10:	cf 93       	push	r28
    2e12:	cd b7       	in	r28, 0x3d	; 61
    2e14:	de b7       	in	r29, 0x3e	; 62
    2e16:	c6 56       	subi	r28, 0x66	; 102
    2e18:	d0 40       	sbci	r29, 0x00	; 0
    2e1a:	0f b6       	in	r0, 0x3f	; 63
    2e1c:	f8 94       	cli
    2e1e:	de bf       	out	0x3e, r29	; 62
    2e20:	0f be       	out	0x3f, r0	; 63
    2e22:	cd bf       	out	0x3d, r28	; 61
    2e24:	29 87       	std	Y+9, r18	; 0x09
    2e26:	3a 87       	std	Y+10, r19	; 0x0a
    2e28:	4b 87       	std	Y+11, r20	; 0x0b
    2e2a:	5c 87       	std	Y+12, r21	; 0x0c
    2e2c:	6d 87       	std	Y+13, r22	; 0x0d
    2e2e:	7e 87       	std	Y+14, r23	; 0x0e
    2e30:	8f 87       	std	Y+15, r24	; 0x0f
    2e32:	98 8b       	std	Y+16, r25	; 0x10

	u64 LOC_u64Reversed = 1 ;
    2e34:	81 e0       	ldi	r24, 0x01	; 1
    2e36:	89 83       	std	Y+1, r24	; 0x01
    2e38:	1a 82       	std	Y+2, r1	; 0x02
    2e3a:	1b 82       	std	Y+3, r1	; 0x03
    2e3c:	1c 82       	std	Y+4, r1	; 0x04
    2e3e:	1d 82       	std	Y+5, r1	; 0x05
    2e40:	1e 82       	std	Y+6, r1	; 0x06
    2e42:	1f 82       	std	Y+7, r1	; 0x07
    2e44:	18 86       	std	Y+8, r1	; 0x08

	if( Copy_u64Number == 0 ){ CLCD_voidSendData('0'); }
    2e46:	89 85       	ldd	r24, Y+9	; 0x09
    2e48:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e4a:	89 2b       	or	r24, r25
    2e4c:	9b 85       	ldd	r25, Y+11	; 0x0b
    2e4e:	89 2b       	or	r24, r25
    2e50:	9c 85       	ldd	r25, Y+12	; 0x0c
    2e52:	89 2b       	or	r24, r25
    2e54:	9d 85       	ldd	r25, Y+13	; 0x0d
    2e56:	89 2b       	or	r24, r25
    2e58:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e5a:	89 2b       	or	r24, r25
    2e5c:	9f 85       	ldd	r25, Y+15	; 0x0f
    2e5e:	89 2b       	or	r24, r25
    2e60:	98 89       	ldd	r25, Y+16	; 0x10
    2e62:	89 2b       	or	r24, r25
    2e64:	88 23       	and	r24, r24
    2e66:	09 f0       	breq	.+2      	; 0x2e6a <CLCD_voidSendNumber+0x6c>
    2e68:	62 c3       	rjmp	.+1732   	; 0x352e <CLCD_voidSendNumber+0x730>
    2e6a:	80 e3       	ldi	r24, 0x30	; 48
    2e6c:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <CLCD_voidSendData>
    2e70:	ef c3       	rjmp	.+2014   	; 0x3650 <CLCD_voidSendNumber+0x852>

	else{

		while( Copy_u64Number != 0 ){

			LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
    2e72:	29 81       	ldd	r18, Y+1	; 0x01
    2e74:	3a 81       	ldd	r19, Y+2	; 0x02
    2e76:	4b 81       	ldd	r20, Y+3	; 0x03
    2e78:	5c 81       	ldd	r21, Y+4	; 0x04
    2e7a:	6d 81       	ldd	r22, Y+5	; 0x05
    2e7c:	7e 81       	ldd	r23, Y+6	; 0x06
    2e7e:	8f 81       	ldd	r24, Y+7	; 0x07
    2e80:	98 85       	ldd	r25, Y+8	; 0x08
    2e82:	a2 2e       	mov	r10, r18
    2e84:	b3 2e       	mov	r11, r19
    2e86:	c4 2e       	mov	r12, r20
    2e88:	d5 2e       	mov	r13, r21
    2e8a:	e6 2e       	mov	r14, r22
    2e8c:	f7 2e       	mov	r15, r23
    2e8e:	08 2f       	mov	r16, r24
    2e90:	19 2f       	mov	r17, r25
    2e92:	2a 2d       	mov	r18, r10
    2e94:	3b 2d       	mov	r19, r11
    2e96:	4c 2d       	mov	r20, r12
    2e98:	5d 2d       	mov	r21, r13
    2e9a:	6e 2d       	mov	r22, r14
    2e9c:	7f 2d       	mov	r23, r15
    2e9e:	80 2f       	mov	r24, r16
    2ea0:	91 2f       	mov	r25, r17
    2ea2:	01 e0       	ldi	r16, 0x01	; 1
    2ea4:	0e 94 41 00 	call	0x82	; 0x82 <__ashldi3>
    2ea8:	29 a3       	std	Y+33, r18	; 0x21
    2eaa:	3a a3       	std	Y+34, r19	; 0x22
    2eac:	4b a3       	std	Y+35, r20	; 0x23
    2eae:	5c a3       	std	Y+36, r21	; 0x24
    2eb0:	6d a3       	std	Y+37, r22	; 0x25
    2eb2:	7e a3       	std	Y+38, r23	; 0x26
    2eb4:	8f a3       	std	Y+39, r24	; 0x27
    2eb6:	98 a7       	std	Y+40, r25	; 0x28
    2eb8:	29 a1       	ldd	r18, Y+33	; 0x21
    2eba:	3a a1       	ldd	r19, Y+34	; 0x22
    2ebc:	4b a1       	ldd	r20, Y+35	; 0x23
    2ebe:	5c a1       	ldd	r21, Y+36	; 0x24
    2ec0:	6d a1       	ldd	r22, Y+37	; 0x25
    2ec2:	7e a1       	ldd	r23, Y+38	; 0x26
    2ec4:	8f a1       	ldd	r24, Y+39	; 0x27
    2ec6:	98 a5       	ldd	r25, Y+40	; 0x28
    2ec8:	02 e0       	ldi	r16, 0x02	; 2
    2eca:	0e 94 41 00 	call	0x82	; 0x82 <__ashldi3>
    2ece:	29 a7       	std	Y+41, r18	; 0x29
    2ed0:	3a a7       	std	Y+42, r19	; 0x2a
    2ed2:	4b a7       	std	Y+43, r20	; 0x2b
    2ed4:	5c a7       	std	Y+44, r21	; 0x2c
    2ed6:	6d a7       	std	Y+45, r22	; 0x2d
    2ed8:	7e a7       	std	Y+46, r23	; 0x2e
    2eda:	8f a7       	std	Y+47, r24	; 0x2f
    2edc:	98 ab       	std	Y+48, r25	; 0x30
    2ede:	89 a1       	ldd	r24, Y+33	; 0x21
    2ee0:	99 a5       	ldd	r25, Y+41	; 0x29
    2ee2:	89 0f       	add	r24, r25
    2ee4:	89 ab       	std	Y+49, r24	; 0x31
    2ee6:	81 e0       	ldi	r24, 0x01	; 1
    2ee8:	89 af       	std	Y+57, r24	; 0x39
    2eea:	99 a9       	ldd	r25, Y+49	; 0x31
    2eec:	89 a1       	ldd	r24, Y+33	; 0x21
    2eee:	98 17       	cp	r25, r24
    2ef0:	08 f0       	brcs	.+2      	; 0x2ef4 <CLCD_voidSendNumber+0xf6>
    2ef2:	19 ae       	std	Y+57, r1	; 0x39
    2ef4:	9a a1       	ldd	r25, Y+34	; 0x22
    2ef6:	8a a5       	ldd	r24, Y+42	; 0x2a
    2ef8:	98 0f       	add	r25, r24
    2efa:	9a ab       	std	Y+50, r25	; 0x32
    2efc:	91 e0       	ldi	r25, 0x01	; 1
    2efe:	9a af       	std	Y+58, r25	; 0x3a
    2f00:	8a a9       	ldd	r24, Y+50	; 0x32
    2f02:	9a a1       	ldd	r25, Y+34	; 0x22
    2f04:	89 17       	cp	r24, r25
    2f06:	08 f0       	brcs	.+2      	; 0x2f0a <CLCD_voidSendNumber+0x10c>
    2f08:	1a ae       	std	Y+58, r1	; 0x3a
    2f0a:	89 ad       	ldd	r24, Y+57	; 0x39
    2f0c:	9a a9       	ldd	r25, Y+50	; 0x32
    2f0e:	89 0f       	add	r24, r25
    2f10:	8b af       	std	Y+59, r24	; 0x3b
    2f12:	81 e0       	ldi	r24, 0x01	; 1
    2f14:	8c af       	std	Y+60, r24	; 0x3c
    2f16:	9b ad       	ldd	r25, Y+59	; 0x3b
    2f18:	8a a9       	ldd	r24, Y+50	; 0x32
    2f1a:	98 17       	cp	r25, r24
    2f1c:	08 f0       	brcs	.+2      	; 0x2f20 <CLCD_voidSendNumber+0x122>
    2f1e:	1c ae       	std	Y+60, r1	; 0x3c
    2f20:	9a ad       	ldd	r25, Y+58	; 0x3a
    2f22:	8c ad       	ldd	r24, Y+60	; 0x3c
    2f24:	98 2b       	or	r25, r24
    2f26:	9a af       	std	Y+58, r25	; 0x3a
    2f28:	9b ad       	ldd	r25, Y+59	; 0x3b
    2f2a:	9a ab       	std	Y+50, r25	; 0x32
    2f2c:	8b a1       	ldd	r24, Y+35	; 0x23
    2f2e:	9b a5       	ldd	r25, Y+43	; 0x2b
    2f30:	89 0f       	add	r24, r25
    2f32:	8b ab       	std	Y+51, r24	; 0x33
    2f34:	81 e0       	ldi	r24, 0x01	; 1
    2f36:	8d af       	std	Y+61, r24	; 0x3d
    2f38:	9b a9       	ldd	r25, Y+51	; 0x33
    2f3a:	8b a1       	ldd	r24, Y+35	; 0x23
    2f3c:	98 17       	cp	r25, r24
    2f3e:	08 f0       	brcs	.+2      	; 0x2f42 <CLCD_voidSendNumber+0x144>
    2f40:	1d ae       	std	Y+61, r1	; 0x3d
    2f42:	9a ad       	ldd	r25, Y+58	; 0x3a
    2f44:	8b a9       	ldd	r24, Y+51	; 0x33
    2f46:	98 0f       	add	r25, r24
    2f48:	9e af       	std	Y+62, r25	; 0x3e
    2f4a:	91 e0       	ldi	r25, 0x01	; 1
    2f4c:	9f af       	std	Y+63, r25	; 0x3f
    2f4e:	8e ad       	ldd	r24, Y+62	; 0x3e
    2f50:	9b a9       	ldd	r25, Y+51	; 0x33
    2f52:	89 17       	cp	r24, r25
    2f54:	08 f0       	brcs	.+2      	; 0x2f58 <CLCD_voidSendNumber+0x15a>
    2f56:	1f ae       	std	Y+63, r1	; 0x3f
    2f58:	8d ad       	ldd	r24, Y+61	; 0x3d
    2f5a:	9f ad       	ldd	r25, Y+63	; 0x3f
    2f5c:	89 2b       	or	r24, r25
    2f5e:	8d af       	std	Y+61, r24	; 0x3d
    2f60:	8e ad       	ldd	r24, Y+62	; 0x3e
    2f62:	8b ab       	std	Y+51, r24	; 0x33
    2f64:	9c a1       	ldd	r25, Y+36	; 0x24
    2f66:	8c a5       	ldd	r24, Y+44	; 0x2c
    2f68:	98 0f       	add	r25, r24
    2f6a:	9c ab       	std	Y+52, r25	; 0x34
    2f6c:	91 e0       	ldi	r25, 0x01	; 1
    2f6e:	21 96       	adiw	r28, 0x01	; 1
    2f70:	9f af       	std	Y+63, r25	; 0x3f
    2f72:	21 97       	sbiw	r28, 0x01	; 1
    2f74:	8c a9       	ldd	r24, Y+52	; 0x34
    2f76:	9c a1       	ldd	r25, Y+36	; 0x24
    2f78:	89 17       	cp	r24, r25
    2f7a:	18 f0       	brcs	.+6      	; 0x2f82 <CLCD_voidSendNumber+0x184>
    2f7c:	21 96       	adiw	r28, 0x01	; 1
    2f7e:	1f ae       	std	Y+63, r1	; 0x3f
    2f80:	21 97       	sbiw	r28, 0x01	; 1
    2f82:	8d ad       	ldd	r24, Y+61	; 0x3d
    2f84:	9c a9       	ldd	r25, Y+52	; 0x34
    2f86:	89 0f       	add	r24, r25
    2f88:	22 96       	adiw	r28, 0x02	; 2
    2f8a:	8f af       	std	Y+63, r24	; 0x3f
    2f8c:	22 97       	sbiw	r28, 0x02	; 2
    2f8e:	81 e0       	ldi	r24, 0x01	; 1
    2f90:	23 96       	adiw	r28, 0x03	; 3
    2f92:	8f af       	std	Y+63, r24	; 0x3f
    2f94:	23 97       	sbiw	r28, 0x03	; 3
    2f96:	22 96       	adiw	r28, 0x02	; 2
    2f98:	9f ad       	ldd	r25, Y+63	; 0x3f
    2f9a:	22 97       	sbiw	r28, 0x02	; 2
    2f9c:	8c a9       	ldd	r24, Y+52	; 0x34
    2f9e:	98 17       	cp	r25, r24
    2fa0:	18 f0       	brcs	.+6      	; 0x2fa8 <CLCD_voidSendNumber+0x1aa>
    2fa2:	23 96       	adiw	r28, 0x03	; 3
    2fa4:	1f ae       	std	Y+63, r1	; 0x3f
    2fa6:	23 97       	sbiw	r28, 0x03	; 3
    2fa8:	21 96       	adiw	r28, 0x01	; 1
    2faa:	9f ad       	ldd	r25, Y+63	; 0x3f
    2fac:	21 97       	sbiw	r28, 0x01	; 1
    2fae:	23 96       	adiw	r28, 0x03	; 3
    2fb0:	8f ad       	ldd	r24, Y+63	; 0x3f
    2fb2:	23 97       	sbiw	r28, 0x03	; 3
    2fb4:	98 2b       	or	r25, r24
    2fb6:	21 96       	adiw	r28, 0x01	; 1
    2fb8:	9f af       	std	Y+63, r25	; 0x3f
    2fba:	21 97       	sbiw	r28, 0x01	; 1
    2fbc:	22 96       	adiw	r28, 0x02	; 2
    2fbe:	9f ad       	ldd	r25, Y+63	; 0x3f
    2fc0:	22 97       	sbiw	r28, 0x02	; 2
    2fc2:	9c ab       	std	Y+52, r25	; 0x34
    2fc4:	8d a1       	ldd	r24, Y+37	; 0x25
    2fc6:	9d a5       	ldd	r25, Y+45	; 0x2d
    2fc8:	89 0f       	add	r24, r25
    2fca:	8d ab       	std	Y+53, r24	; 0x35
    2fcc:	81 e0       	ldi	r24, 0x01	; 1
    2fce:	24 96       	adiw	r28, 0x04	; 4
    2fd0:	8f af       	std	Y+63, r24	; 0x3f
    2fd2:	24 97       	sbiw	r28, 0x04	; 4
    2fd4:	9d a9       	ldd	r25, Y+53	; 0x35
    2fd6:	8d a1       	ldd	r24, Y+37	; 0x25
    2fd8:	98 17       	cp	r25, r24
    2fda:	18 f0       	brcs	.+6      	; 0x2fe2 <CLCD_voidSendNumber+0x1e4>
    2fdc:	24 96       	adiw	r28, 0x04	; 4
    2fde:	1f ae       	std	Y+63, r1	; 0x3f
    2fe0:	24 97       	sbiw	r28, 0x04	; 4
    2fe2:	21 96       	adiw	r28, 0x01	; 1
    2fe4:	9f ad       	ldd	r25, Y+63	; 0x3f
    2fe6:	21 97       	sbiw	r28, 0x01	; 1
    2fe8:	8d a9       	ldd	r24, Y+53	; 0x35
    2fea:	98 0f       	add	r25, r24
    2fec:	25 96       	adiw	r28, 0x05	; 5
    2fee:	9f af       	std	Y+63, r25	; 0x3f
    2ff0:	25 97       	sbiw	r28, 0x05	; 5
    2ff2:	91 e0       	ldi	r25, 0x01	; 1
    2ff4:	26 96       	adiw	r28, 0x06	; 6
    2ff6:	9f af       	std	Y+63, r25	; 0x3f
    2ff8:	26 97       	sbiw	r28, 0x06	; 6
    2ffa:	25 96       	adiw	r28, 0x05	; 5
    2ffc:	8f ad       	ldd	r24, Y+63	; 0x3f
    2ffe:	25 97       	sbiw	r28, 0x05	; 5
    3000:	9d a9       	ldd	r25, Y+53	; 0x35
    3002:	89 17       	cp	r24, r25
    3004:	18 f0       	brcs	.+6      	; 0x300c <CLCD_voidSendNumber+0x20e>
    3006:	26 96       	adiw	r28, 0x06	; 6
    3008:	1f ae       	std	Y+63, r1	; 0x3f
    300a:	26 97       	sbiw	r28, 0x06	; 6
    300c:	24 96       	adiw	r28, 0x04	; 4
    300e:	8f ad       	ldd	r24, Y+63	; 0x3f
    3010:	24 97       	sbiw	r28, 0x04	; 4
    3012:	26 96       	adiw	r28, 0x06	; 6
    3014:	9f ad       	ldd	r25, Y+63	; 0x3f
    3016:	26 97       	sbiw	r28, 0x06	; 6
    3018:	89 2b       	or	r24, r25
    301a:	24 96       	adiw	r28, 0x04	; 4
    301c:	8f af       	std	Y+63, r24	; 0x3f
    301e:	24 97       	sbiw	r28, 0x04	; 4
    3020:	25 96       	adiw	r28, 0x05	; 5
    3022:	8f ad       	ldd	r24, Y+63	; 0x3f
    3024:	25 97       	sbiw	r28, 0x05	; 5
    3026:	8d ab       	std	Y+53, r24	; 0x35
    3028:	9e a1       	ldd	r25, Y+38	; 0x26
    302a:	8e a5       	ldd	r24, Y+46	; 0x2e
    302c:	98 0f       	add	r25, r24
    302e:	9e ab       	std	Y+54, r25	; 0x36
    3030:	91 e0       	ldi	r25, 0x01	; 1
    3032:	27 96       	adiw	r28, 0x07	; 7
    3034:	9f af       	std	Y+63, r25	; 0x3f
    3036:	27 97       	sbiw	r28, 0x07	; 7
    3038:	8e a9       	ldd	r24, Y+54	; 0x36
    303a:	9e a1       	ldd	r25, Y+38	; 0x26
    303c:	89 17       	cp	r24, r25
    303e:	18 f0       	brcs	.+6      	; 0x3046 <CLCD_voidSendNumber+0x248>
    3040:	27 96       	adiw	r28, 0x07	; 7
    3042:	1f ae       	std	Y+63, r1	; 0x3f
    3044:	27 97       	sbiw	r28, 0x07	; 7
    3046:	24 96       	adiw	r28, 0x04	; 4
    3048:	8f ad       	ldd	r24, Y+63	; 0x3f
    304a:	24 97       	sbiw	r28, 0x04	; 4
    304c:	9e a9       	ldd	r25, Y+54	; 0x36
    304e:	89 0f       	add	r24, r25
    3050:	28 96       	adiw	r28, 0x08	; 8
    3052:	8f af       	std	Y+63, r24	; 0x3f
    3054:	28 97       	sbiw	r28, 0x08	; 8
    3056:	81 e0       	ldi	r24, 0x01	; 1
    3058:	29 96       	adiw	r28, 0x09	; 9
    305a:	8f af       	std	Y+63, r24	; 0x3f
    305c:	29 97       	sbiw	r28, 0x09	; 9
    305e:	28 96       	adiw	r28, 0x08	; 8
    3060:	9f ad       	ldd	r25, Y+63	; 0x3f
    3062:	28 97       	sbiw	r28, 0x08	; 8
    3064:	8e a9       	ldd	r24, Y+54	; 0x36
    3066:	98 17       	cp	r25, r24
    3068:	18 f0       	brcs	.+6      	; 0x3070 <CLCD_voidSendNumber+0x272>
    306a:	29 96       	adiw	r28, 0x09	; 9
    306c:	1f ae       	std	Y+63, r1	; 0x3f
    306e:	29 97       	sbiw	r28, 0x09	; 9
    3070:	27 96       	adiw	r28, 0x07	; 7
    3072:	9f ad       	ldd	r25, Y+63	; 0x3f
    3074:	27 97       	sbiw	r28, 0x07	; 7
    3076:	29 96       	adiw	r28, 0x09	; 9
    3078:	8f ad       	ldd	r24, Y+63	; 0x3f
    307a:	29 97       	sbiw	r28, 0x09	; 9
    307c:	98 2b       	or	r25, r24
    307e:	27 96       	adiw	r28, 0x07	; 7
    3080:	9f af       	std	Y+63, r25	; 0x3f
    3082:	27 97       	sbiw	r28, 0x07	; 7
    3084:	28 96       	adiw	r28, 0x08	; 8
    3086:	9f ad       	ldd	r25, Y+63	; 0x3f
    3088:	28 97       	sbiw	r28, 0x08	; 8
    308a:	9e ab       	std	Y+54, r25	; 0x36
    308c:	8f a1       	ldd	r24, Y+39	; 0x27
    308e:	9f a5       	ldd	r25, Y+47	; 0x2f
    3090:	89 0f       	add	r24, r25
    3092:	8f ab       	std	Y+55, r24	; 0x37
    3094:	81 e0       	ldi	r24, 0x01	; 1
    3096:	2a 96       	adiw	r28, 0x0a	; 10
    3098:	8f af       	std	Y+63, r24	; 0x3f
    309a:	2a 97       	sbiw	r28, 0x0a	; 10
    309c:	9f a9       	ldd	r25, Y+55	; 0x37
    309e:	8f a1       	ldd	r24, Y+39	; 0x27
    30a0:	98 17       	cp	r25, r24
    30a2:	18 f0       	brcs	.+6      	; 0x30aa <CLCD_voidSendNumber+0x2ac>
    30a4:	2a 96       	adiw	r28, 0x0a	; 10
    30a6:	1f ae       	std	Y+63, r1	; 0x3f
    30a8:	2a 97       	sbiw	r28, 0x0a	; 10
    30aa:	27 96       	adiw	r28, 0x07	; 7
    30ac:	9f ad       	ldd	r25, Y+63	; 0x3f
    30ae:	27 97       	sbiw	r28, 0x07	; 7
    30b0:	8f a9       	ldd	r24, Y+55	; 0x37
    30b2:	98 0f       	add	r25, r24
    30b4:	2b 96       	adiw	r28, 0x0b	; 11
    30b6:	9f af       	std	Y+63, r25	; 0x3f
    30b8:	2b 97       	sbiw	r28, 0x0b	; 11
    30ba:	91 e0       	ldi	r25, 0x01	; 1
    30bc:	2c 96       	adiw	r28, 0x0c	; 12
    30be:	9f af       	std	Y+63, r25	; 0x3f
    30c0:	2c 97       	sbiw	r28, 0x0c	; 12
    30c2:	2b 96       	adiw	r28, 0x0b	; 11
    30c4:	8f ad       	ldd	r24, Y+63	; 0x3f
    30c6:	2b 97       	sbiw	r28, 0x0b	; 11
    30c8:	9f a9       	ldd	r25, Y+55	; 0x37
    30ca:	89 17       	cp	r24, r25
    30cc:	18 f0       	brcs	.+6      	; 0x30d4 <CLCD_voidSendNumber+0x2d6>
    30ce:	2c 96       	adiw	r28, 0x0c	; 12
    30d0:	1f ae       	std	Y+63, r1	; 0x3f
    30d2:	2c 97       	sbiw	r28, 0x0c	; 12
    30d4:	2a 96       	adiw	r28, 0x0a	; 10
    30d6:	8f ad       	ldd	r24, Y+63	; 0x3f
    30d8:	2a 97       	sbiw	r28, 0x0a	; 10
    30da:	2c 96       	adiw	r28, 0x0c	; 12
    30dc:	9f ad       	ldd	r25, Y+63	; 0x3f
    30de:	2c 97       	sbiw	r28, 0x0c	; 12
    30e0:	89 2b       	or	r24, r25
    30e2:	2a 96       	adiw	r28, 0x0a	; 10
    30e4:	8f af       	std	Y+63, r24	; 0x3f
    30e6:	2a 97       	sbiw	r28, 0x0a	; 10
    30e8:	2b 96       	adiw	r28, 0x0b	; 11
    30ea:	8f ad       	ldd	r24, Y+63	; 0x3f
    30ec:	2b 97       	sbiw	r28, 0x0b	; 11
    30ee:	8f ab       	std	Y+55, r24	; 0x37
    30f0:	98 a5       	ldd	r25, Y+40	; 0x28
    30f2:	88 a9       	ldd	r24, Y+48	; 0x30
    30f4:	98 0f       	add	r25, r24
    30f6:	98 af       	std	Y+56, r25	; 0x38
    30f8:	2a 96       	adiw	r28, 0x0a	; 10
    30fa:	8f ad       	ldd	r24, Y+63	; 0x3f
    30fc:	2a 97       	sbiw	r28, 0x0a	; 10
    30fe:	98 ad       	ldd	r25, Y+56	; 0x38
    3100:	89 0f       	add	r24, r25
    3102:	88 af       	std	Y+56, r24	; 0x38
    3104:	89 a9       	ldd	r24, Y+49	; 0x31
    3106:	89 8f       	std	Y+25, r24	; 0x19
    3108:	9a a9       	ldd	r25, Y+50	; 0x32
    310a:	9a 8f       	std	Y+26, r25	; 0x1a
    310c:	8b a9       	ldd	r24, Y+51	; 0x33
    310e:	8b 8f       	std	Y+27, r24	; 0x1b
    3110:	9c a9       	ldd	r25, Y+52	; 0x34
    3112:	9c 8f       	std	Y+28, r25	; 0x1c
    3114:	8d a9       	ldd	r24, Y+53	; 0x35
    3116:	8d 8f       	std	Y+29, r24	; 0x1d
    3118:	9e a9       	ldd	r25, Y+54	; 0x36
    311a:	9e 8f       	std	Y+30, r25	; 0x1e
    311c:	8f a9       	ldd	r24, Y+55	; 0x37
    311e:	8f 8f       	std	Y+31, r24	; 0x1f
    3120:	98 ad       	ldd	r25, Y+56	; 0x38
    3122:	98 a3       	std	Y+32, r25	; 0x20
    3124:	a9 84       	ldd	r10, Y+9	; 0x09
    3126:	ba 84       	ldd	r11, Y+10	; 0x0a
    3128:	cb 84       	ldd	r12, Y+11	; 0x0b
    312a:	dc 84       	ldd	r13, Y+12	; 0x0c
    312c:	ed 84       	ldd	r14, Y+13	; 0x0d
    312e:	fe 84       	ldd	r15, Y+14	; 0x0e
    3130:	0f 85       	ldd	r16, Y+15	; 0x0f
    3132:	18 89       	ldd	r17, Y+16	; 0x10
    3134:	2a 2d       	mov	r18, r10
    3136:	3b 2d       	mov	r19, r11
    3138:	4c 2d       	mov	r20, r12
    313a:	5d 2d       	mov	r21, r13
    313c:	6e 2d       	mov	r22, r14
    313e:	7f 2d       	mov	r23, r15
    3140:	80 2f       	mov	r24, r16
    3142:	91 2f       	mov	r25, r17
    3144:	0f 2e       	mov	r0, r31
    3146:	fa e0       	ldi	r31, 0x0A	; 10
    3148:	af 2e       	mov	r10, r31
    314a:	f0 2d       	mov	r31, r0
    314c:	bb 24       	eor	r11, r11
    314e:	cc 24       	eor	r12, r12
    3150:	dd 24       	eor	r13, r13
    3152:	ee 24       	eor	r14, r14
    3154:	ff 24       	eor	r15, r15
    3156:	00 e0       	ldi	r16, 0x00	; 0
    3158:	10 e0       	ldi	r17, 0x00	; 0
    315a:	0e 94 61 07 	call	0xec2	; 0xec2 <__umoddi3>
    315e:	a2 2e       	mov	r10, r18
    3160:	b3 2e       	mov	r11, r19
    3162:	c4 2e       	mov	r12, r20
    3164:	d5 2e       	mov	r13, r21
    3166:	e6 2e       	mov	r14, r22
    3168:	f7 2e       	mov	r15, r23
    316a:	08 2f       	mov	r16, r24
    316c:	19 2f       	mov	r17, r25
    316e:	a9 8a       	std	Y+17, r10	; 0x11
    3170:	ba 8a       	std	Y+18, r11	; 0x12
    3172:	cb 8a       	std	Y+19, r12	; 0x13
    3174:	dc 8a       	std	Y+20, r13	; 0x14
    3176:	ed 8a       	std	Y+21, r14	; 0x15
    3178:	fe 8a       	std	Y+22, r15	; 0x16
    317a:	0f 8b       	std	Y+23, r16	; 0x17
    317c:	18 8f       	std	Y+24, r17	; 0x18
    317e:	89 8d       	ldd	r24, Y+25	; 0x19
    3180:	99 89       	ldd	r25, Y+17	; 0x11
    3182:	89 0f       	add	r24, r25
    3184:	2d 96       	adiw	r28, 0x0d	; 13
    3186:	8f af       	std	Y+63, r24	; 0x3f
    3188:	2d 97       	sbiw	r28, 0x0d	; 13
    318a:	81 e0       	ldi	r24, 0x01	; 1
    318c:	65 96       	adiw	r28, 0x15	; 21
    318e:	8f af       	std	Y+63, r24	; 0x3f
    3190:	65 97       	sbiw	r28, 0x15	; 21
    3192:	2d 96       	adiw	r28, 0x0d	; 13
    3194:	9f ad       	ldd	r25, Y+63	; 0x3f
    3196:	2d 97       	sbiw	r28, 0x0d	; 13
    3198:	89 8d       	ldd	r24, Y+25	; 0x19
    319a:	98 17       	cp	r25, r24
    319c:	18 f0       	brcs	.+6      	; 0x31a4 <CLCD_voidSendNumber+0x3a6>
    319e:	65 96       	adiw	r28, 0x15	; 21
    31a0:	1f ae       	std	Y+63, r1	; 0x3f
    31a2:	65 97       	sbiw	r28, 0x15	; 21
    31a4:	9a 8d       	ldd	r25, Y+26	; 0x1a
    31a6:	8a 89       	ldd	r24, Y+18	; 0x12
    31a8:	98 0f       	add	r25, r24
    31aa:	2e 96       	adiw	r28, 0x0e	; 14
    31ac:	9f af       	std	Y+63, r25	; 0x3f
    31ae:	2e 97       	sbiw	r28, 0x0e	; 14
    31b0:	91 e0       	ldi	r25, 0x01	; 1
    31b2:	66 96       	adiw	r28, 0x16	; 22
    31b4:	9f af       	std	Y+63, r25	; 0x3f
    31b6:	66 97       	sbiw	r28, 0x16	; 22
    31b8:	2e 96       	adiw	r28, 0x0e	; 14
    31ba:	8f ad       	ldd	r24, Y+63	; 0x3f
    31bc:	2e 97       	sbiw	r28, 0x0e	; 14
    31be:	9a 8d       	ldd	r25, Y+26	; 0x1a
    31c0:	89 17       	cp	r24, r25
    31c2:	18 f0       	brcs	.+6      	; 0x31ca <CLCD_voidSendNumber+0x3cc>
    31c4:	66 96       	adiw	r28, 0x16	; 22
    31c6:	1f ae       	std	Y+63, r1	; 0x3f
    31c8:	66 97       	sbiw	r28, 0x16	; 22
    31ca:	65 96       	adiw	r28, 0x15	; 21
    31cc:	8f ad       	ldd	r24, Y+63	; 0x3f
    31ce:	65 97       	sbiw	r28, 0x15	; 21
    31d0:	2e 96       	adiw	r28, 0x0e	; 14
    31d2:	9f ad       	ldd	r25, Y+63	; 0x3f
    31d4:	2e 97       	sbiw	r28, 0x0e	; 14
    31d6:	89 0f       	add	r24, r25
    31d8:	67 96       	adiw	r28, 0x17	; 23
    31da:	8f af       	std	Y+63, r24	; 0x3f
    31dc:	67 97       	sbiw	r28, 0x17	; 23
    31de:	81 e0       	ldi	r24, 0x01	; 1
    31e0:	68 96       	adiw	r28, 0x18	; 24
    31e2:	8f af       	std	Y+63, r24	; 0x3f
    31e4:	68 97       	sbiw	r28, 0x18	; 24
    31e6:	67 96       	adiw	r28, 0x17	; 23
    31e8:	9f ad       	ldd	r25, Y+63	; 0x3f
    31ea:	67 97       	sbiw	r28, 0x17	; 23
    31ec:	2e 96       	adiw	r28, 0x0e	; 14
    31ee:	8f ad       	ldd	r24, Y+63	; 0x3f
    31f0:	2e 97       	sbiw	r28, 0x0e	; 14
    31f2:	98 17       	cp	r25, r24
    31f4:	18 f0       	brcs	.+6      	; 0x31fc <CLCD_voidSendNumber+0x3fe>
    31f6:	68 96       	adiw	r28, 0x18	; 24
    31f8:	1f ae       	std	Y+63, r1	; 0x3f
    31fa:	68 97       	sbiw	r28, 0x18	; 24
    31fc:	66 96       	adiw	r28, 0x16	; 22
    31fe:	9f ad       	ldd	r25, Y+63	; 0x3f
    3200:	66 97       	sbiw	r28, 0x16	; 22
    3202:	68 96       	adiw	r28, 0x18	; 24
    3204:	8f ad       	ldd	r24, Y+63	; 0x3f
    3206:	68 97       	sbiw	r28, 0x18	; 24
    3208:	98 2b       	or	r25, r24
    320a:	66 96       	adiw	r28, 0x16	; 22
    320c:	9f af       	std	Y+63, r25	; 0x3f
    320e:	66 97       	sbiw	r28, 0x16	; 22
    3210:	67 96       	adiw	r28, 0x17	; 23
    3212:	9f ad       	ldd	r25, Y+63	; 0x3f
    3214:	67 97       	sbiw	r28, 0x17	; 23
    3216:	2e 96       	adiw	r28, 0x0e	; 14
    3218:	9f af       	std	Y+63, r25	; 0x3f
    321a:	2e 97       	sbiw	r28, 0x0e	; 14
    321c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    321e:	9b 89       	ldd	r25, Y+19	; 0x13
    3220:	89 0f       	add	r24, r25
    3222:	2f 96       	adiw	r28, 0x0f	; 15
    3224:	8f af       	std	Y+63, r24	; 0x3f
    3226:	2f 97       	sbiw	r28, 0x0f	; 15
    3228:	81 e0       	ldi	r24, 0x01	; 1
    322a:	69 96       	adiw	r28, 0x19	; 25
    322c:	8f af       	std	Y+63, r24	; 0x3f
    322e:	69 97       	sbiw	r28, 0x19	; 25
    3230:	2f 96       	adiw	r28, 0x0f	; 15
    3232:	9f ad       	ldd	r25, Y+63	; 0x3f
    3234:	2f 97       	sbiw	r28, 0x0f	; 15
    3236:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3238:	98 17       	cp	r25, r24
    323a:	18 f0       	brcs	.+6      	; 0x3242 <CLCD_voidSendNumber+0x444>
    323c:	69 96       	adiw	r28, 0x19	; 25
    323e:	1f ae       	std	Y+63, r1	; 0x3f
    3240:	69 97       	sbiw	r28, 0x19	; 25
    3242:	66 96       	adiw	r28, 0x16	; 22
    3244:	9f ad       	ldd	r25, Y+63	; 0x3f
    3246:	66 97       	sbiw	r28, 0x16	; 22
    3248:	2f 96       	adiw	r28, 0x0f	; 15
    324a:	8f ad       	ldd	r24, Y+63	; 0x3f
    324c:	2f 97       	sbiw	r28, 0x0f	; 15
    324e:	98 0f       	add	r25, r24
    3250:	6a 96       	adiw	r28, 0x1a	; 26
    3252:	9f af       	std	Y+63, r25	; 0x3f
    3254:	6a 97       	sbiw	r28, 0x1a	; 26
    3256:	91 e0       	ldi	r25, 0x01	; 1
    3258:	6b 96       	adiw	r28, 0x1b	; 27
    325a:	9f af       	std	Y+63, r25	; 0x3f
    325c:	6b 97       	sbiw	r28, 0x1b	; 27
    325e:	6a 96       	adiw	r28, 0x1a	; 26
    3260:	8f ad       	ldd	r24, Y+63	; 0x3f
    3262:	6a 97       	sbiw	r28, 0x1a	; 26
    3264:	2f 96       	adiw	r28, 0x0f	; 15
    3266:	9f ad       	ldd	r25, Y+63	; 0x3f
    3268:	2f 97       	sbiw	r28, 0x0f	; 15
    326a:	89 17       	cp	r24, r25
    326c:	18 f0       	brcs	.+6      	; 0x3274 <CLCD_voidSendNumber+0x476>
    326e:	6b 96       	adiw	r28, 0x1b	; 27
    3270:	1f ae       	std	Y+63, r1	; 0x3f
    3272:	6b 97       	sbiw	r28, 0x1b	; 27
    3274:	69 96       	adiw	r28, 0x19	; 25
    3276:	8f ad       	ldd	r24, Y+63	; 0x3f
    3278:	69 97       	sbiw	r28, 0x19	; 25
    327a:	6b 96       	adiw	r28, 0x1b	; 27
    327c:	9f ad       	ldd	r25, Y+63	; 0x3f
    327e:	6b 97       	sbiw	r28, 0x1b	; 27
    3280:	89 2b       	or	r24, r25
    3282:	69 96       	adiw	r28, 0x19	; 25
    3284:	8f af       	std	Y+63, r24	; 0x3f
    3286:	69 97       	sbiw	r28, 0x19	; 25
    3288:	6a 96       	adiw	r28, 0x1a	; 26
    328a:	8f ad       	ldd	r24, Y+63	; 0x3f
    328c:	6a 97       	sbiw	r28, 0x1a	; 26
    328e:	2f 96       	adiw	r28, 0x0f	; 15
    3290:	8f af       	std	Y+63, r24	; 0x3f
    3292:	2f 97       	sbiw	r28, 0x0f	; 15
    3294:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3296:	8c 89       	ldd	r24, Y+20	; 0x14
    3298:	98 0f       	add	r25, r24
    329a:	60 96       	adiw	r28, 0x10	; 16
    329c:	9f af       	std	Y+63, r25	; 0x3f
    329e:	60 97       	sbiw	r28, 0x10	; 16
    32a0:	91 e0       	ldi	r25, 0x01	; 1
    32a2:	6c 96       	adiw	r28, 0x1c	; 28
    32a4:	9f af       	std	Y+63, r25	; 0x3f
    32a6:	6c 97       	sbiw	r28, 0x1c	; 28
    32a8:	60 96       	adiw	r28, 0x10	; 16
    32aa:	8f ad       	ldd	r24, Y+63	; 0x3f
    32ac:	60 97       	sbiw	r28, 0x10	; 16
    32ae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    32b0:	89 17       	cp	r24, r25
    32b2:	18 f0       	brcs	.+6      	; 0x32ba <CLCD_voidSendNumber+0x4bc>
    32b4:	6c 96       	adiw	r28, 0x1c	; 28
    32b6:	1f ae       	std	Y+63, r1	; 0x3f
    32b8:	6c 97       	sbiw	r28, 0x1c	; 28
    32ba:	69 96       	adiw	r28, 0x19	; 25
    32bc:	8f ad       	ldd	r24, Y+63	; 0x3f
    32be:	69 97       	sbiw	r28, 0x19	; 25
    32c0:	60 96       	adiw	r28, 0x10	; 16
    32c2:	9f ad       	ldd	r25, Y+63	; 0x3f
    32c4:	60 97       	sbiw	r28, 0x10	; 16
    32c6:	89 0f       	add	r24, r25
    32c8:	6d 96       	adiw	r28, 0x1d	; 29
    32ca:	8f af       	std	Y+63, r24	; 0x3f
    32cc:	6d 97       	sbiw	r28, 0x1d	; 29
    32ce:	81 e0       	ldi	r24, 0x01	; 1
    32d0:	6e 96       	adiw	r28, 0x1e	; 30
    32d2:	8f af       	std	Y+63, r24	; 0x3f
    32d4:	6e 97       	sbiw	r28, 0x1e	; 30
    32d6:	6d 96       	adiw	r28, 0x1d	; 29
    32d8:	9f ad       	ldd	r25, Y+63	; 0x3f
    32da:	6d 97       	sbiw	r28, 0x1d	; 29
    32dc:	60 96       	adiw	r28, 0x10	; 16
    32de:	8f ad       	ldd	r24, Y+63	; 0x3f
    32e0:	60 97       	sbiw	r28, 0x10	; 16
    32e2:	98 17       	cp	r25, r24
    32e4:	18 f0       	brcs	.+6      	; 0x32ec <CLCD_voidSendNumber+0x4ee>
    32e6:	6e 96       	adiw	r28, 0x1e	; 30
    32e8:	1f ae       	std	Y+63, r1	; 0x3f
    32ea:	6e 97       	sbiw	r28, 0x1e	; 30
    32ec:	6c 96       	adiw	r28, 0x1c	; 28
    32ee:	9f ad       	ldd	r25, Y+63	; 0x3f
    32f0:	6c 97       	sbiw	r28, 0x1c	; 28
    32f2:	6e 96       	adiw	r28, 0x1e	; 30
    32f4:	8f ad       	ldd	r24, Y+63	; 0x3f
    32f6:	6e 97       	sbiw	r28, 0x1e	; 30
    32f8:	98 2b       	or	r25, r24
    32fa:	6c 96       	adiw	r28, 0x1c	; 28
    32fc:	9f af       	std	Y+63, r25	; 0x3f
    32fe:	6c 97       	sbiw	r28, 0x1c	; 28
    3300:	6d 96       	adiw	r28, 0x1d	; 29
    3302:	9f ad       	ldd	r25, Y+63	; 0x3f
    3304:	6d 97       	sbiw	r28, 0x1d	; 29
    3306:	60 96       	adiw	r28, 0x10	; 16
    3308:	9f af       	std	Y+63, r25	; 0x3f
    330a:	60 97       	sbiw	r28, 0x10	; 16
    330c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    330e:	9d 89       	ldd	r25, Y+21	; 0x15
    3310:	89 0f       	add	r24, r25
    3312:	61 96       	adiw	r28, 0x11	; 17
    3314:	8f af       	std	Y+63, r24	; 0x3f
    3316:	61 97       	sbiw	r28, 0x11	; 17
    3318:	81 e0       	ldi	r24, 0x01	; 1
    331a:	6f 96       	adiw	r28, 0x1f	; 31
    331c:	8f af       	std	Y+63, r24	; 0x3f
    331e:	6f 97       	sbiw	r28, 0x1f	; 31
    3320:	61 96       	adiw	r28, 0x11	; 17
    3322:	9f ad       	ldd	r25, Y+63	; 0x3f
    3324:	61 97       	sbiw	r28, 0x11	; 17
    3326:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3328:	98 17       	cp	r25, r24
    332a:	18 f0       	brcs	.+6      	; 0x3332 <CLCD_voidSendNumber+0x534>
    332c:	6f 96       	adiw	r28, 0x1f	; 31
    332e:	1f ae       	std	Y+63, r1	; 0x3f
    3330:	6f 97       	sbiw	r28, 0x1f	; 31
    3332:	6c 96       	adiw	r28, 0x1c	; 28
    3334:	9f ad       	ldd	r25, Y+63	; 0x3f
    3336:	6c 97       	sbiw	r28, 0x1c	; 28
    3338:	61 96       	adiw	r28, 0x11	; 17
    333a:	8f ad       	ldd	r24, Y+63	; 0x3f
    333c:	61 97       	sbiw	r28, 0x11	; 17
    333e:	98 0f       	add	r25, r24
    3340:	a0 96       	adiw	r28, 0x20	; 32
    3342:	9f af       	std	Y+63, r25	; 0x3f
    3344:	a0 97       	sbiw	r28, 0x20	; 32
    3346:	91 e0       	ldi	r25, 0x01	; 1
    3348:	a1 96       	adiw	r28, 0x21	; 33
    334a:	9f af       	std	Y+63, r25	; 0x3f
    334c:	a1 97       	sbiw	r28, 0x21	; 33
    334e:	a0 96       	adiw	r28, 0x20	; 32
    3350:	8f ad       	ldd	r24, Y+63	; 0x3f
    3352:	a0 97       	sbiw	r28, 0x20	; 32
    3354:	61 96       	adiw	r28, 0x11	; 17
    3356:	9f ad       	ldd	r25, Y+63	; 0x3f
    3358:	61 97       	sbiw	r28, 0x11	; 17
    335a:	89 17       	cp	r24, r25
    335c:	18 f0       	brcs	.+6      	; 0x3364 <CLCD_voidSendNumber+0x566>
    335e:	a1 96       	adiw	r28, 0x21	; 33
    3360:	1f ae       	std	Y+63, r1	; 0x3f
    3362:	a1 97       	sbiw	r28, 0x21	; 33
    3364:	6f 96       	adiw	r28, 0x1f	; 31
    3366:	8f ad       	ldd	r24, Y+63	; 0x3f
    3368:	6f 97       	sbiw	r28, 0x1f	; 31
    336a:	a1 96       	adiw	r28, 0x21	; 33
    336c:	9f ad       	ldd	r25, Y+63	; 0x3f
    336e:	a1 97       	sbiw	r28, 0x21	; 33
    3370:	89 2b       	or	r24, r25
    3372:	6f 96       	adiw	r28, 0x1f	; 31
    3374:	8f af       	std	Y+63, r24	; 0x3f
    3376:	6f 97       	sbiw	r28, 0x1f	; 31
    3378:	a0 96       	adiw	r28, 0x20	; 32
    337a:	8f ad       	ldd	r24, Y+63	; 0x3f
    337c:	a0 97       	sbiw	r28, 0x20	; 32
    337e:	61 96       	adiw	r28, 0x11	; 17
    3380:	8f af       	std	Y+63, r24	; 0x3f
    3382:	61 97       	sbiw	r28, 0x11	; 17
    3384:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3386:	8e 89       	ldd	r24, Y+22	; 0x16
    3388:	98 0f       	add	r25, r24
    338a:	62 96       	adiw	r28, 0x12	; 18
    338c:	9f af       	std	Y+63, r25	; 0x3f
    338e:	62 97       	sbiw	r28, 0x12	; 18
    3390:	91 e0       	ldi	r25, 0x01	; 1
    3392:	a2 96       	adiw	r28, 0x22	; 34
    3394:	9f af       	std	Y+63, r25	; 0x3f
    3396:	a2 97       	sbiw	r28, 0x22	; 34
    3398:	62 96       	adiw	r28, 0x12	; 18
    339a:	8f ad       	ldd	r24, Y+63	; 0x3f
    339c:	62 97       	sbiw	r28, 0x12	; 18
    339e:	9e 8d       	ldd	r25, Y+30	; 0x1e
    33a0:	89 17       	cp	r24, r25
    33a2:	18 f0       	brcs	.+6      	; 0x33aa <CLCD_voidSendNumber+0x5ac>
    33a4:	a2 96       	adiw	r28, 0x22	; 34
    33a6:	1f ae       	std	Y+63, r1	; 0x3f
    33a8:	a2 97       	sbiw	r28, 0x22	; 34
    33aa:	6f 96       	adiw	r28, 0x1f	; 31
    33ac:	8f ad       	ldd	r24, Y+63	; 0x3f
    33ae:	6f 97       	sbiw	r28, 0x1f	; 31
    33b0:	62 96       	adiw	r28, 0x12	; 18
    33b2:	9f ad       	ldd	r25, Y+63	; 0x3f
    33b4:	62 97       	sbiw	r28, 0x12	; 18
    33b6:	89 0f       	add	r24, r25
    33b8:	a3 96       	adiw	r28, 0x23	; 35
    33ba:	8f af       	std	Y+63, r24	; 0x3f
    33bc:	a3 97       	sbiw	r28, 0x23	; 35
    33be:	81 e0       	ldi	r24, 0x01	; 1
    33c0:	a4 96       	adiw	r28, 0x24	; 36
    33c2:	8f af       	std	Y+63, r24	; 0x3f
    33c4:	a4 97       	sbiw	r28, 0x24	; 36
    33c6:	a3 96       	adiw	r28, 0x23	; 35
    33c8:	9f ad       	ldd	r25, Y+63	; 0x3f
    33ca:	a3 97       	sbiw	r28, 0x23	; 35
    33cc:	62 96       	adiw	r28, 0x12	; 18
    33ce:	8f ad       	ldd	r24, Y+63	; 0x3f
    33d0:	62 97       	sbiw	r28, 0x12	; 18
    33d2:	98 17       	cp	r25, r24
    33d4:	18 f0       	brcs	.+6      	; 0x33dc <CLCD_voidSendNumber+0x5de>
    33d6:	a4 96       	adiw	r28, 0x24	; 36
    33d8:	1f ae       	std	Y+63, r1	; 0x3f
    33da:	a4 97       	sbiw	r28, 0x24	; 36
    33dc:	a2 96       	adiw	r28, 0x22	; 34
    33de:	9f ad       	ldd	r25, Y+63	; 0x3f
    33e0:	a2 97       	sbiw	r28, 0x22	; 34
    33e2:	a4 96       	adiw	r28, 0x24	; 36
    33e4:	8f ad       	ldd	r24, Y+63	; 0x3f
    33e6:	a4 97       	sbiw	r28, 0x24	; 36
    33e8:	98 2b       	or	r25, r24
    33ea:	a2 96       	adiw	r28, 0x22	; 34
    33ec:	9f af       	std	Y+63, r25	; 0x3f
    33ee:	a2 97       	sbiw	r28, 0x22	; 34
    33f0:	a3 96       	adiw	r28, 0x23	; 35
    33f2:	9f ad       	ldd	r25, Y+63	; 0x3f
    33f4:	a3 97       	sbiw	r28, 0x23	; 35
    33f6:	62 96       	adiw	r28, 0x12	; 18
    33f8:	9f af       	std	Y+63, r25	; 0x3f
    33fa:	62 97       	sbiw	r28, 0x12	; 18
    33fc:	8f 8d       	ldd	r24, Y+31	; 0x1f
    33fe:	9f 89       	ldd	r25, Y+23	; 0x17
    3400:	89 0f       	add	r24, r25
    3402:	63 96       	adiw	r28, 0x13	; 19
    3404:	8f af       	std	Y+63, r24	; 0x3f
    3406:	63 97       	sbiw	r28, 0x13	; 19
    3408:	81 e0       	ldi	r24, 0x01	; 1
    340a:	a5 96       	adiw	r28, 0x25	; 37
    340c:	8f af       	std	Y+63, r24	; 0x3f
    340e:	a5 97       	sbiw	r28, 0x25	; 37
    3410:	63 96       	adiw	r28, 0x13	; 19
    3412:	9f ad       	ldd	r25, Y+63	; 0x3f
    3414:	63 97       	sbiw	r28, 0x13	; 19
    3416:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3418:	98 17       	cp	r25, r24
    341a:	18 f0       	brcs	.+6      	; 0x3422 <CLCD_voidSendNumber+0x624>
    341c:	a5 96       	adiw	r28, 0x25	; 37
    341e:	1f ae       	std	Y+63, r1	; 0x3f
    3420:	a5 97       	sbiw	r28, 0x25	; 37
    3422:	a2 96       	adiw	r28, 0x22	; 34
    3424:	9f ad       	ldd	r25, Y+63	; 0x3f
    3426:	a2 97       	sbiw	r28, 0x22	; 34
    3428:	63 96       	adiw	r28, 0x13	; 19
    342a:	8f ad       	ldd	r24, Y+63	; 0x3f
    342c:	63 97       	sbiw	r28, 0x13	; 19
    342e:	98 0f       	add	r25, r24
    3430:	a6 96       	adiw	r28, 0x26	; 38
    3432:	9f af       	std	Y+63, r25	; 0x3f
    3434:	a6 97       	sbiw	r28, 0x26	; 38
    3436:	91 e0       	ldi	r25, 0x01	; 1
    3438:	a7 96       	adiw	r28, 0x27	; 39
    343a:	9f af       	std	Y+63, r25	; 0x3f
    343c:	a7 97       	sbiw	r28, 0x27	; 39
    343e:	a6 96       	adiw	r28, 0x26	; 38
    3440:	8f ad       	ldd	r24, Y+63	; 0x3f
    3442:	a6 97       	sbiw	r28, 0x26	; 38
    3444:	63 96       	adiw	r28, 0x13	; 19
    3446:	9f ad       	ldd	r25, Y+63	; 0x3f
    3448:	63 97       	sbiw	r28, 0x13	; 19
    344a:	89 17       	cp	r24, r25
    344c:	18 f0       	brcs	.+6      	; 0x3454 <CLCD_voidSendNumber+0x656>
    344e:	a7 96       	adiw	r28, 0x27	; 39
    3450:	1f ae       	std	Y+63, r1	; 0x3f
    3452:	a7 97       	sbiw	r28, 0x27	; 39
    3454:	a5 96       	adiw	r28, 0x25	; 37
    3456:	8f ad       	ldd	r24, Y+63	; 0x3f
    3458:	a5 97       	sbiw	r28, 0x25	; 37
    345a:	a7 96       	adiw	r28, 0x27	; 39
    345c:	9f ad       	ldd	r25, Y+63	; 0x3f
    345e:	a7 97       	sbiw	r28, 0x27	; 39
    3460:	89 2b       	or	r24, r25
    3462:	a5 96       	adiw	r28, 0x25	; 37
    3464:	8f af       	std	Y+63, r24	; 0x3f
    3466:	a5 97       	sbiw	r28, 0x25	; 37
    3468:	a6 96       	adiw	r28, 0x26	; 38
    346a:	8f ad       	ldd	r24, Y+63	; 0x3f
    346c:	a6 97       	sbiw	r28, 0x26	; 38
    346e:	63 96       	adiw	r28, 0x13	; 19
    3470:	8f af       	std	Y+63, r24	; 0x3f
    3472:	63 97       	sbiw	r28, 0x13	; 19
    3474:	98 a1       	ldd	r25, Y+32	; 0x20
    3476:	88 8d       	ldd	r24, Y+24	; 0x18
    3478:	98 0f       	add	r25, r24
    347a:	64 96       	adiw	r28, 0x14	; 20
    347c:	9f af       	std	Y+63, r25	; 0x3f
    347e:	64 97       	sbiw	r28, 0x14	; 20
    3480:	a5 96       	adiw	r28, 0x25	; 37
    3482:	8f ad       	ldd	r24, Y+63	; 0x3f
    3484:	a5 97       	sbiw	r28, 0x25	; 37
    3486:	64 96       	adiw	r28, 0x14	; 20
    3488:	9f ad       	ldd	r25, Y+63	; 0x3f
    348a:	64 97       	sbiw	r28, 0x14	; 20
    348c:	89 0f       	add	r24, r25
    348e:	64 96       	adiw	r28, 0x14	; 20
    3490:	8f af       	std	Y+63, r24	; 0x3f
    3492:	64 97       	sbiw	r28, 0x14	; 20
    3494:	2d 96       	adiw	r28, 0x0d	; 13
    3496:	8f ad       	ldd	r24, Y+63	; 0x3f
    3498:	2d 97       	sbiw	r28, 0x0d	; 13
    349a:	89 83       	std	Y+1, r24	; 0x01
    349c:	2e 96       	adiw	r28, 0x0e	; 14
    349e:	9f ad       	ldd	r25, Y+63	; 0x3f
    34a0:	2e 97       	sbiw	r28, 0x0e	; 14
    34a2:	9a 83       	std	Y+2, r25	; 0x02
    34a4:	2f 96       	adiw	r28, 0x0f	; 15
    34a6:	8f ad       	ldd	r24, Y+63	; 0x3f
    34a8:	2f 97       	sbiw	r28, 0x0f	; 15
    34aa:	8b 83       	std	Y+3, r24	; 0x03
    34ac:	60 96       	adiw	r28, 0x10	; 16
    34ae:	9f ad       	ldd	r25, Y+63	; 0x3f
    34b0:	60 97       	sbiw	r28, 0x10	; 16
    34b2:	9c 83       	std	Y+4, r25	; 0x04
    34b4:	61 96       	adiw	r28, 0x11	; 17
    34b6:	8f ad       	ldd	r24, Y+63	; 0x3f
    34b8:	61 97       	sbiw	r28, 0x11	; 17
    34ba:	8d 83       	std	Y+5, r24	; 0x05
    34bc:	62 96       	adiw	r28, 0x12	; 18
    34be:	9f ad       	ldd	r25, Y+63	; 0x3f
    34c0:	62 97       	sbiw	r28, 0x12	; 18
    34c2:	9e 83       	std	Y+6, r25	; 0x06
    34c4:	63 96       	adiw	r28, 0x13	; 19
    34c6:	8f ad       	ldd	r24, Y+63	; 0x3f
    34c8:	63 97       	sbiw	r28, 0x13	; 19
    34ca:	8f 83       	std	Y+7, r24	; 0x07
    34cc:	64 96       	adiw	r28, 0x14	; 20
    34ce:	9f ad       	ldd	r25, Y+63	; 0x3f
    34d0:	64 97       	sbiw	r28, 0x14	; 20
    34d2:	98 87       	std	Y+8, r25	; 0x08
			Copy_u64Number /= 10 ;
    34d4:	a9 84       	ldd	r10, Y+9	; 0x09
    34d6:	ba 84       	ldd	r11, Y+10	; 0x0a
    34d8:	cb 84       	ldd	r12, Y+11	; 0x0b
    34da:	dc 84       	ldd	r13, Y+12	; 0x0c
    34dc:	ed 84       	ldd	r14, Y+13	; 0x0d
    34de:	fe 84       	ldd	r15, Y+14	; 0x0e
    34e0:	0f 85       	ldd	r16, Y+15	; 0x0f
    34e2:	18 89       	ldd	r17, Y+16	; 0x10
    34e4:	2a 2d       	mov	r18, r10
    34e6:	3b 2d       	mov	r19, r11
    34e8:	4c 2d       	mov	r20, r12
    34ea:	5d 2d       	mov	r21, r13
    34ec:	6e 2d       	mov	r22, r14
    34ee:	7f 2d       	mov	r23, r15
    34f0:	80 2f       	mov	r24, r16
    34f2:	91 2f       	mov	r25, r17
    34f4:	0f 2e       	mov	r0, r31
    34f6:	fa e0       	ldi	r31, 0x0A	; 10
    34f8:	af 2e       	mov	r10, r31
    34fa:	f0 2d       	mov	r31, r0
    34fc:	bb 24       	eor	r11, r11
    34fe:	cc 24       	eor	r12, r12
    3500:	dd 24       	eor	r13, r13
    3502:	ee 24       	eor	r14, r14
    3504:	ff 24       	eor	r15, r15
    3506:	00 e0       	ldi	r16, 0x00	; 0
    3508:	10 e0       	ldi	r17, 0x00	; 0
    350a:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <__udivdi3>
    350e:	a2 2e       	mov	r10, r18
    3510:	b3 2e       	mov	r11, r19
    3512:	c4 2e       	mov	r12, r20
    3514:	d5 2e       	mov	r13, r21
    3516:	e6 2e       	mov	r14, r22
    3518:	f7 2e       	mov	r15, r23
    351a:	08 2f       	mov	r16, r24
    351c:	19 2f       	mov	r17, r25
    351e:	a9 86       	std	Y+9, r10	; 0x09
    3520:	ba 86       	std	Y+10, r11	; 0x0a
    3522:	cb 86       	std	Y+11, r12	; 0x0b
    3524:	dc 86       	std	Y+12, r13	; 0x0c
    3526:	ed 86       	std	Y+13, r14	; 0x0d
    3528:	fe 86       	std	Y+14, r15	; 0x0e
    352a:	0f 87       	std	Y+15, r16	; 0x0f
    352c:	18 8b       	std	Y+16, r17	; 0x10

	if( Copy_u64Number == 0 ){ CLCD_voidSendData('0'); }

	else{

		while( Copy_u64Number != 0 ){
    352e:	89 85       	ldd	r24, Y+9	; 0x09
    3530:	9a 85       	ldd	r25, Y+10	; 0x0a
    3532:	89 2b       	or	r24, r25
    3534:	9b 85       	ldd	r25, Y+11	; 0x0b
    3536:	89 2b       	or	r24, r25
    3538:	9c 85       	ldd	r25, Y+12	; 0x0c
    353a:	89 2b       	or	r24, r25
    353c:	9d 85       	ldd	r25, Y+13	; 0x0d
    353e:	89 2b       	or	r24, r25
    3540:	9e 85       	ldd	r25, Y+14	; 0x0e
    3542:	89 2b       	or	r24, r25
    3544:	9f 85       	ldd	r25, Y+15	; 0x0f
    3546:	89 2b       	or	r24, r25
    3548:	98 89       	ldd	r25, Y+16	; 0x10
    354a:	89 2b       	or	r24, r25
    354c:	88 23       	and	r24, r24
    354e:	09 f0       	breq	.+2      	; 0x3552 <CLCD_voidSendNumber+0x754>
    3550:	90 cc       	rjmp	.-1760   	; 0x2e72 <CLCD_voidSendNumber+0x74>
    3552:	5e c0       	rjmp	.+188    	; 0x3610 <CLCD_voidSendNumber+0x812>
			Copy_u64Number /= 10 ;

		}
		while( LOC_u64Reversed != 1 ){

			CLCD_voidSendData( ( LOC_u64Reversed % 10 ) + 48 );
    3554:	a9 80       	ldd	r10, Y+1	; 0x01
    3556:	ba 80       	ldd	r11, Y+2	; 0x02
    3558:	cb 80       	ldd	r12, Y+3	; 0x03
    355a:	dc 80       	ldd	r13, Y+4	; 0x04
    355c:	ed 80       	ldd	r14, Y+5	; 0x05
    355e:	fe 80       	ldd	r15, Y+6	; 0x06
    3560:	0f 81       	ldd	r16, Y+7	; 0x07
    3562:	18 85       	ldd	r17, Y+8	; 0x08
    3564:	2a 2d       	mov	r18, r10
    3566:	3b 2d       	mov	r19, r11
    3568:	4c 2d       	mov	r20, r12
    356a:	5d 2d       	mov	r21, r13
    356c:	6e 2d       	mov	r22, r14
    356e:	7f 2d       	mov	r23, r15
    3570:	80 2f       	mov	r24, r16
    3572:	91 2f       	mov	r25, r17
    3574:	0f 2e       	mov	r0, r31
    3576:	fa e0       	ldi	r31, 0x0A	; 10
    3578:	af 2e       	mov	r10, r31
    357a:	f0 2d       	mov	r31, r0
    357c:	bb 24       	eor	r11, r11
    357e:	cc 24       	eor	r12, r12
    3580:	dd 24       	eor	r13, r13
    3582:	ee 24       	eor	r14, r14
    3584:	ff 24       	eor	r15, r15
    3586:	00 e0       	ldi	r16, 0x00	; 0
    3588:	10 e0       	ldi	r17, 0x00	; 0
    358a:	0e 94 61 07 	call	0xec2	; 0xec2 <__umoddi3>
    358e:	a2 2e       	mov	r10, r18
    3590:	b3 2e       	mov	r11, r19
    3592:	c4 2e       	mov	r12, r20
    3594:	d5 2e       	mov	r13, r21
    3596:	e6 2e       	mov	r14, r22
    3598:	f7 2e       	mov	r15, r23
    359a:	08 2f       	mov	r16, r24
    359c:	19 2f       	mov	r17, r25
    359e:	2a 2d       	mov	r18, r10
    35a0:	3b 2d       	mov	r19, r11
    35a2:	4c 2d       	mov	r20, r12
    35a4:	5d 2d       	mov	r21, r13
    35a6:	6e 2d       	mov	r22, r14
    35a8:	7f 2d       	mov	r23, r15
    35aa:	80 2f       	mov	r24, r16
    35ac:	91 2f       	mov	r25, r17
    35ae:	82 2f       	mov	r24, r18
    35b0:	80 5d       	subi	r24, 0xD0	; 208
    35b2:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <CLCD_voidSendData>
			LOC_u64Reversed /= 10 ;
    35b6:	a9 80       	ldd	r10, Y+1	; 0x01
    35b8:	ba 80       	ldd	r11, Y+2	; 0x02
    35ba:	cb 80       	ldd	r12, Y+3	; 0x03
    35bc:	dc 80       	ldd	r13, Y+4	; 0x04
    35be:	ed 80       	ldd	r14, Y+5	; 0x05
    35c0:	fe 80       	ldd	r15, Y+6	; 0x06
    35c2:	0f 81       	ldd	r16, Y+7	; 0x07
    35c4:	18 85       	ldd	r17, Y+8	; 0x08
    35c6:	2a 2d       	mov	r18, r10
    35c8:	3b 2d       	mov	r19, r11
    35ca:	4c 2d       	mov	r20, r12
    35cc:	5d 2d       	mov	r21, r13
    35ce:	6e 2d       	mov	r22, r14
    35d0:	7f 2d       	mov	r23, r15
    35d2:	80 2f       	mov	r24, r16
    35d4:	91 2f       	mov	r25, r17
    35d6:	0f 2e       	mov	r0, r31
    35d8:	fa e0       	ldi	r31, 0x0A	; 10
    35da:	af 2e       	mov	r10, r31
    35dc:	f0 2d       	mov	r31, r0
    35de:	bb 24       	eor	r11, r11
    35e0:	cc 24       	eor	r12, r12
    35e2:	dd 24       	eor	r13, r13
    35e4:	ee 24       	eor	r14, r14
    35e6:	ff 24       	eor	r15, r15
    35e8:	00 e0       	ldi	r16, 0x00	; 0
    35ea:	10 e0       	ldi	r17, 0x00	; 0
    35ec:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <__udivdi3>
    35f0:	a2 2e       	mov	r10, r18
    35f2:	b3 2e       	mov	r11, r19
    35f4:	c4 2e       	mov	r12, r20
    35f6:	d5 2e       	mov	r13, r21
    35f8:	e6 2e       	mov	r14, r22
    35fa:	f7 2e       	mov	r15, r23
    35fc:	08 2f       	mov	r16, r24
    35fe:	19 2f       	mov	r17, r25
    3600:	a9 82       	std	Y+1, r10	; 0x01
    3602:	ba 82       	std	Y+2, r11	; 0x02
    3604:	cb 82       	std	Y+3, r12	; 0x03
    3606:	dc 82       	std	Y+4, r13	; 0x04
    3608:	ed 82       	std	Y+5, r14	; 0x05
    360a:	fe 82       	std	Y+6, r15	; 0x06
    360c:	0f 83       	std	Y+7, r16	; 0x07
    360e:	18 87       	std	Y+8, r17	; 0x08

			LOC_u64Reversed = ( LOC_u64Reversed * 10 ) + ( Copy_u64Number % 10 );
			Copy_u64Number /= 10 ;

		}
		while( LOC_u64Reversed != 1 ){
    3610:	89 81       	ldd	r24, Y+1	; 0x01
    3612:	81 30       	cpi	r24, 0x01	; 1
    3614:	09 f0       	breq	.+2      	; 0x3618 <CLCD_voidSendNumber+0x81a>
    3616:	9e cf       	rjmp	.-196    	; 0x3554 <CLCD_voidSendNumber+0x756>
    3618:	8a 81       	ldd	r24, Y+2	; 0x02
    361a:	88 23       	and	r24, r24
    361c:	09 f0       	breq	.+2      	; 0x3620 <CLCD_voidSendNumber+0x822>
    361e:	9a cf       	rjmp	.-204    	; 0x3554 <CLCD_voidSendNumber+0x756>
    3620:	8b 81       	ldd	r24, Y+3	; 0x03
    3622:	88 23       	and	r24, r24
    3624:	09 f0       	breq	.+2      	; 0x3628 <CLCD_voidSendNumber+0x82a>
    3626:	96 cf       	rjmp	.-212    	; 0x3554 <CLCD_voidSendNumber+0x756>
    3628:	8c 81       	ldd	r24, Y+4	; 0x04
    362a:	88 23       	and	r24, r24
    362c:	09 f0       	breq	.+2      	; 0x3630 <CLCD_voidSendNumber+0x832>
    362e:	92 cf       	rjmp	.-220    	; 0x3554 <CLCD_voidSendNumber+0x756>
    3630:	8d 81       	ldd	r24, Y+5	; 0x05
    3632:	88 23       	and	r24, r24
    3634:	09 f0       	breq	.+2      	; 0x3638 <CLCD_voidSendNumber+0x83a>
    3636:	8e cf       	rjmp	.-228    	; 0x3554 <CLCD_voidSendNumber+0x756>
    3638:	8e 81       	ldd	r24, Y+6	; 0x06
    363a:	88 23       	and	r24, r24
    363c:	09 f0       	breq	.+2      	; 0x3640 <CLCD_voidSendNumber+0x842>
    363e:	8a cf       	rjmp	.-236    	; 0x3554 <CLCD_voidSendNumber+0x756>
    3640:	8f 81       	ldd	r24, Y+7	; 0x07
    3642:	88 23       	and	r24, r24
    3644:	09 f0       	breq	.+2      	; 0x3648 <CLCD_voidSendNumber+0x84a>
    3646:	86 cf       	rjmp	.-244    	; 0x3554 <CLCD_voidSendNumber+0x756>
    3648:	88 85       	ldd	r24, Y+8	; 0x08
    364a:	88 23       	and	r24, r24
    364c:	09 f0       	breq	.+2      	; 0x3650 <CLCD_voidSendNumber+0x852>
    364e:	82 cf       	rjmp	.-252    	; 0x3554 <CLCD_voidSendNumber+0x756>

		}

	}

}
    3650:	ca 59       	subi	r28, 0x9A	; 154
    3652:	df 4f       	sbci	r29, 0xFF	; 255
    3654:	0f b6       	in	r0, 0x3f	; 63
    3656:	f8 94       	cli
    3658:	de bf       	out	0x3e, r29	; 62
    365a:	0f be       	out	0x3f, r0	; 63
    365c:	cd bf       	out	0x3d, r28	; 61
    365e:	cf 91       	pop	r28
    3660:	df 91       	pop	r29
    3662:	1f 91       	pop	r17
    3664:	0f 91       	pop	r16
    3666:	ff 90       	pop	r15
    3668:	ef 90       	pop	r14
    366a:	df 90       	pop	r13
    366c:	cf 90       	pop	r12
    366e:	bf 90       	pop	r11
    3670:	af 90       	pop	r10
    3672:	08 95       	ret

00003674 <CLCD_voidSetPosition>:
*Hint :-
   In This function we send a command which =0b1xxxxxxx
   MSB = 1  ===> refers that it is command to set cursor
   xxxxxxx  ===> refers to AC ( Address Counter 7Bits / DDRAM Locations 128Location )
*/
void CLCD_voidSetPosition ( u8 Copy_u8Row , u8 Copy_u8Col ){
    3674:	df 93       	push	r29
    3676:	cf 93       	push	r28
    3678:	cd b7       	in	r28, 0x3d	; 61
    367a:	de b7       	in	r29, 0x3e	; 62
    367c:	61 97       	sbiw	r28, 0x11	; 17
    367e:	0f b6       	in	r0, 0x3f	; 63
    3680:	f8 94       	cli
    3682:	de bf       	out	0x3e, r29	; 62
    3684:	0f be       	out	0x3f, r0	; 63
    3686:	cd bf       	out	0x3d, r28	; 61
    3688:	88 8b       	std	Y+16, r24	; 0x10
    368a:	69 8b       	std	Y+17, r22	; 0x11

	u8 LOC_u8data ;

	/* In These cases will set at (0,0) ==> if the user enter invalid location */
	if(Copy_u8Row>2||Copy_u8Row<1||Copy_u8Col>16||Copy_u8Col<1)  //check
    368c:	88 89       	ldd	r24, Y+16	; 0x10
    368e:	83 30       	cpi	r24, 0x03	; 3
    3690:	48 f4       	brcc	.+18     	; 0x36a4 <CLCD_voidSetPosition+0x30>
    3692:	88 89       	ldd	r24, Y+16	; 0x10
    3694:	88 23       	and	r24, r24
    3696:	31 f0       	breq	.+12     	; 0x36a4 <CLCD_voidSetPosition+0x30>
    3698:	89 89       	ldd	r24, Y+17	; 0x11
    369a:	81 31       	cpi	r24, 0x11	; 17
    369c:	18 f4       	brcc	.+6      	; 0x36a4 <CLCD_voidSetPosition+0x30>
    369e:	89 89       	ldd	r24, Y+17	; 0x11
    36a0:	88 23       	and	r24, r24
    36a2:	19 f4       	brne	.+6      	; 0x36aa <CLCD_voidSetPosition+0x36>
	{
		LOC_u8data = lcd_SetCursor ;   // first location 
    36a4:	80 e8       	ldi	r24, 0x80	; 128
    36a6:	8f 87       	std	Y+15, r24	; 0x0f
    36a8:	0d c0       	rjmp	.+26     	; 0x36c4 <CLCD_voidSetPosition+0x50>
	}

	else if( Copy_u8Row == CLCD_ROW_1 ){
    36aa:	88 89       	ldd	r24, Y+16	; 0x10
    36ac:	81 30       	cpi	r24, 0x01	; 1
    36ae:	21 f4       	brne	.+8      	; 0x36b8 <CLCD_voidSetPosition+0x44>

		LOC_u8data = ( ( lcd_SetCursor ) + ( Copy_u8Col - 1 ) );              //Row1 -> 0x80+col-1
    36b0:	89 89       	ldd	r24, Y+17	; 0x11
    36b2:	81 58       	subi	r24, 0x81	; 129
    36b4:	8f 87       	std	Y+15, r24	; 0x0f
    36b6:	06 c0       	rjmp	.+12     	; 0x36c4 <CLCD_voidSetPosition+0x50>

	}

	else if( Copy_u8Row == CLCD_ROW_2 ){
    36b8:	88 89       	ldd	r24, Y+16	; 0x10
    36ba:	82 30       	cpi	r24, 0x02	; 2
    36bc:	19 f4       	brne	.+6      	; 0x36c4 <CLCD_voidSetPosition+0x50>

		LOC_u8data = ( ( lcd_SetCursor ) + (64) + ( Copy_u8Col - 1 ) );       //Row2 -> 0xc0+col-1
    36be:	89 89       	ldd	r24, Y+17	; 0x11
    36c0:	81 54       	subi	r24, 0x41	; 65
    36c2:	8f 87       	std	Y+15, r24	; 0x0f

	}
	CLCD_voidSendCommand ( LOC_u8data );
    36c4:	8f 85       	ldd	r24, Y+15	; 0x0f
    36c6:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <CLCD_voidSendCommand>
    36ca:	80 e0       	ldi	r24, 0x00	; 0
    36cc:	90 e0       	ldi	r25, 0x00	; 0
    36ce:	a0 e8       	ldi	r26, 0x80	; 128
    36d0:	bf e3       	ldi	r27, 0x3F	; 63
    36d2:	8b 87       	std	Y+11, r24	; 0x0b
    36d4:	9c 87       	std	Y+12, r25	; 0x0c
    36d6:	ad 87       	std	Y+13, r26	; 0x0d
    36d8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36da:	6b 85       	ldd	r22, Y+11	; 0x0b
    36dc:	7c 85       	ldd	r23, Y+12	; 0x0c
    36de:	8d 85       	ldd	r24, Y+13	; 0x0d
    36e0:	9e 85       	ldd	r25, Y+14	; 0x0e
    36e2:	20 e0       	ldi	r18, 0x00	; 0
    36e4:	30 e0       	ldi	r19, 0x00	; 0
    36e6:	4a ef       	ldi	r20, 0xFA	; 250
    36e8:	54 e4       	ldi	r21, 0x44	; 68
    36ea:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    36ee:	dc 01       	movw	r26, r24
    36f0:	cb 01       	movw	r24, r22
    36f2:	8f 83       	std	Y+7, r24	; 0x07
    36f4:	98 87       	std	Y+8, r25	; 0x08
    36f6:	a9 87       	std	Y+9, r26	; 0x09
    36f8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    36fa:	6f 81       	ldd	r22, Y+7	; 0x07
    36fc:	78 85       	ldd	r23, Y+8	; 0x08
    36fe:	89 85       	ldd	r24, Y+9	; 0x09
    3700:	9a 85       	ldd	r25, Y+10	; 0x0a
    3702:	20 e0       	ldi	r18, 0x00	; 0
    3704:	30 e0       	ldi	r19, 0x00	; 0
    3706:	40 e8       	ldi	r20, 0x80	; 128
    3708:	5f e3       	ldi	r21, 0x3F	; 63
    370a:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    370e:	88 23       	and	r24, r24
    3710:	2c f4       	brge	.+10     	; 0x371c <CLCD_voidSetPosition+0xa8>
		__ticks = 1;
    3712:	81 e0       	ldi	r24, 0x01	; 1
    3714:	90 e0       	ldi	r25, 0x00	; 0
    3716:	9e 83       	std	Y+6, r25	; 0x06
    3718:	8d 83       	std	Y+5, r24	; 0x05
    371a:	3f c0       	rjmp	.+126    	; 0x379a <CLCD_voidSetPosition+0x126>
	else if (__tmp > 65535)
    371c:	6f 81       	ldd	r22, Y+7	; 0x07
    371e:	78 85       	ldd	r23, Y+8	; 0x08
    3720:	89 85       	ldd	r24, Y+9	; 0x09
    3722:	9a 85       	ldd	r25, Y+10	; 0x0a
    3724:	20 e0       	ldi	r18, 0x00	; 0
    3726:	3f ef       	ldi	r19, 0xFF	; 255
    3728:	4f e7       	ldi	r20, 0x7F	; 127
    372a:	57 e4       	ldi	r21, 0x47	; 71
    372c:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    3730:	18 16       	cp	r1, r24
    3732:	4c f5       	brge	.+82     	; 0x3786 <CLCD_voidSetPosition+0x112>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3734:	6b 85       	ldd	r22, Y+11	; 0x0b
    3736:	7c 85       	ldd	r23, Y+12	; 0x0c
    3738:	8d 85       	ldd	r24, Y+13	; 0x0d
    373a:	9e 85       	ldd	r25, Y+14	; 0x0e
    373c:	20 e0       	ldi	r18, 0x00	; 0
    373e:	30 e0       	ldi	r19, 0x00	; 0
    3740:	40 e2       	ldi	r20, 0x20	; 32
    3742:	51 e4       	ldi	r21, 0x41	; 65
    3744:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    3748:	dc 01       	movw	r26, r24
    374a:	cb 01       	movw	r24, r22
    374c:	bc 01       	movw	r22, r24
    374e:	cd 01       	movw	r24, r26
    3750:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3754:	dc 01       	movw	r26, r24
    3756:	cb 01       	movw	r24, r22
    3758:	9e 83       	std	Y+6, r25	; 0x06
    375a:	8d 83       	std	Y+5, r24	; 0x05
    375c:	0f c0       	rjmp	.+30     	; 0x377c <CLCD_voidSetPosition+0x108>
    375e:	88 ec       	ldi	r24, 0xC8	; 200
    3760:	90 e0       	ldi	r25, 0x00	; 0
    3762:	9c 83       	std	Y+4, r25	; 0x04
    3764:	8b 83       	std	Y+3, r24	; 0x03
    3766:	8b 81       	ldd	r24, Y+3	; 0x03
    3768:	9c 81       	ldd	r25, Y+4	; 0x04
    376a:	01 97       	sbiw	r24, 0x01	; 1
    376c:	f1 f7       	brne	.-4      	; 0x376a <CLCD_voidSetPosition+0xf6>
    376e:	9c 83       	std	Y+4, r25	; 0x04
    3770:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3772:	8d 81       	ldd	r24, Y+5	; 0x05
    3774:	9e 81       	ldd	r25, Y+6	; 0x06
    3776:	01 97       	sbiw	r24, 0x01	; 1
    3778:	9e 83       	std	Y+6, r25	; 0x06
    377a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    377c:	8d 81       	ldd	r24, Y+5	; 0x05
    377e:	9e 81       	ldd	r25, Y+6	; 0x06
    3780:	00 97       	sbiw	r24, 0x00	; 0
    3782:	69 f7       	brne	.-38     	; 0x375e <CLCD_voidSetPosition+0xea>
    3784:	14 c0       	rjmp	.+40     	; 0x37ae <CLCD_voidSetPosition+0x13a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3786:	6f 81       	ldd	r22, Y+7	; 0x07
    3788:	78 85       	ldd	r23, Y+8	; 0x08
    378a:	89 85       	ldd	r24, Y+9	; 0x09
    378c:	9a 85       	ldd	r25, Y+10	; 0x0a
    378e:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3792:	dc 01       	movw	r26, r24
    3794:	cb 01       	movw	r24, r22
    3796:	9e 83       	std	Y+6, r25	; 0x06
    3798:	8d 83       	std	Y+5, r24	; 0x05
    379a:	8d 81       	ldd	r24, Y+5	; 0x05
    379c:	9e 81       	ldd	r25, Y+6	; 0x06
    379e:	9a 83       	std	Y+2, r25	; 0x02
    37a0:	89 83       	std	Y+1, r24	; 0x01
    37a2:	89 81       	ldd	r24, Y+1	; 0x01
    37a4:	9a 81       	ldd	r25, Y+2	; 0x02
    37a6:	01 97       	sbiw	r24, 0x01	; 1
    37a8:	f1 f7       	brne	.-4      	; 0x37a6 <CLCD_voidSetPosition+0x132>
    37aa:	9a 83       	std	Y+2, r25	; 0x02
    37ac:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);

}
    37ae:	61 96       	adiw	r28, 0x11	; 17
    37b0:	0f b6       	in	r0, 0x3f	; 63
    37b2:	f8 94       	cli
    37b4:	de bf       	out	0x3e, r29	; 62
    37b6:	0f be       	out	0x3f, r0	; 63
    37b8:	cd bf       	out	0x3d, r28	; 61
    37ba:	cf 91       	pop	r28
    37bc:	df 91       	pop	r29
    37be:	08 95       	ret

000037c0 <CLCD_voidSendExtraChar>:
			=> Copy_u8Col --> column number (CLCD_COL_1 ... CLCD_COL_16)
* return : nothing
* Hint :-
	Address Counter can refer to CGRAM and DDRAM
*/
void CLCD_voidSendExtraChar( u8 Copy_u8Row , u8 Copy_u8Col ){
    37c0:	df 93       	push	r29
    37c2:	cf 93       	push	r28
    37c4:	00 d0       	rcall	.+0      	; 0x37c6 <CLCD_voidSendExtraChar+0x6>
    37c6:	0f 92       	push	r0
    37c8:	cd b7       	in	r28, 0x3d	; 61
    37ca:	de b7       	in	r29, 0x3e	; 62
    37cc:	8a 83       	std	Y+2, r24	; 0x02
    37ce:	6b 83       	std	Y+3, r22	; 0x03

	u8 LOC_u8Iterator = 0 ;
    37d0:	19 82       	std	Y+1, r1	; 0x01
	/* 1- Go To CGRAM            */
	CLCD_voidSendCommand( lcd_CGRAM );  // Make AC refers to the first Place/Address at CGRAM
    37d2:	80 e4       	ldi	r24, 0x40	; 64
    37d4:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <CLCD_voidSendCommand>


	/* 2- Draw Character in CGRAM        */
	/* Hint : it will be copied to DDRAM automatically */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < sizeof(CLCD_u8ExtraChar) / sizeof(CLCD_u8ExtraChar[0]) ; LOC_u8Iterator++){
    37d8:	19 82       	std	Y+1, r1	; 0x01
    37da:	0c c0       	rjmp	.+24     	; 0x37f4 <CLCD_voidSendExtraChar+0x34>

		CLCD_voidSendData( CLCD_u8ExtraChar[LOC_u8Iterator] );
    37dc:	89 81       	ldd	r24, Y+1	; 0x01
    37de:	88 2f       	mov	r24, r24
    37e0:	90 e0       	ldi	r25, 0x00	; 0
    37e2:	fc 01       	movw	r30, r24
    37e4:	e9 58       	subi	r30, 0x89	; 137
    37e6:	fe 4f       	sbci	r31, 0xFE	; 254
    37e8:	80 81       	ld	r24, Z
    37ea:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <CLCD_voidSendData>
	CLCD_voidSendCommand( lcd_CGRAM );  // Make AC refers to the first Place/Address at CGRAM


	/* 2- Draw Character in CGRAM        */
	/* Hint : it will be copied to DDRAM automatically */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < sizeof(CLCD_u8ExtraChar) / sizeof(CLCD_u8ExtraChar[0]) ; LOC_u8Iterator++){
    37ee:	89 81       	ldd	r24, Y+1	; 0x01
    37f0:	8f 5f       	subi	r24, 0xFF	; 255
    37f2:	89 83       	std	Y+1, r24	; 0x01
    37f4:	89 81       	ldd	r24, Y+1	; 0x01
    37f6:	80 34       	cpi	r24, 0x40	; 64
    37f8:	88 f3       	brcs	.-30     	; 0x37dc <CLCD_voidSendExtraChar+0x1c>

	}


	/* 3- Back (AC) To DDRAM          */
	CLCD_voidSetPosition(Copy_u8Row,Copy_u8Col);
    37fa:	8a 81       	ldd	r24, Y+2	; 0x02
    37fc:	6b 81       	ldd	r22, Y+3	; 0x03
    37fe:	0e 94 3a 1b 	call	0x3674	; 0x3674 <CLCD_voidSetPosition>


	/* 4- Send Character Address */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < 8 ; LOC_u8Iterator++ ){
    3802:	19 82       	std	Y+1, r1	; 0x01
    3804:	06 c0       	rjmp	.+12     	; 0x3812 <CLCD_voidSendExtraChar+0x52>

		CLCD_voidSendData( LOC_u8Iterator );
    3806:	89 81       	ldd	r24, Y+1	; 0x01
    3808:	0e 94 96 15 	call	0x2b2c	; 0x2b2c <CLCD_voidSendData>
	/* 3- Back (AC) To DDRAM          */
	CLCD_voidSetPosition(Copy_u8Row,Copy_u8Col);


	/* 4- Send Character Address */
	for( LOC_u8Iterator = 0 ; LOC_u8Iterator < 8 ; LOC_u8Iterator++ ){
    380c:	89 81       	ldd	r24, Y+1	; 0x01
    380e:	8f 5f       	subi	r24, 0xFF	; 255
    3810:	89 83       	std	Y+1, r24	; 0x01
    3812:	89 81       	ldd	r24, Y+1	; 0x01
    3814:	88 30       	cpi	r24, 0x08	; 8
    3816:	b8 f3       	brcs	.-18     	; 0x3806 <CLCD_voidSendExtraChar+0x46>

		CLCD_voidSendData( LOC_u8Iterator );

	}

}
    3818:	0f 90       	pop	r0
    381a:	0f 90       	pop	r0
    381c:	0f 90       	pop	r0
    381e:	cf 91       	pop	r28
    3820:	df 91       	pop	r29
    3822:	08 95       	ret

00003824 <CLCD_voidClearScreen>:
* Breif : This Function clear LCD
* Parameters : nothing
* return : nothing
*/
void CLCD_voidClearScreen(void)
{
    3824:	df 93       	push	r29
    3826:	cf 93       	push	r28
    3828:	cd b7       	in	r28, 0x3d	; 61
    382a:	de b7       	in	r29, 0x3e	; 62
    382c:	2e 97       	sbiw	r28, 0x0e	; 14
    382e:	0f b6       	in	r0, 0x3f	; 63
    3830:	f8 94       	cli
    3832:	de bf       	out	0x3e, r29	; 62
    3834:	0f be       	out	0x3f, r0	; 63
    3836:	cd bf       	out	0x3d, r28	; 61
	CLCD_voidSendCommand(lcd_Clear);
    3838:	81 e0       	ldi	r24, 0x01	; 1
    383a:	0e 94 36 16 	call	0x2c6c	; 0x2c6c <CLCD_voidSendCommand>
    383e:	80 e0       	ldi	r24, 0x00	; 0
    3840:	90 e0       	ldi	r25, 0x00	; 0
    3842:	a0 e2       	ldi	r26, 0x20	; 32
    3844:	b1 e4       	ldi	r27, 0x41	; 65
    3846:	8b 87       	std	Y+11, r24	; 0x0b
    3848:	9c 87       	std	Y+12, r25	; 0x0c
    384a:	ad 87       	std	Y+13, r26	; 0x0d
    384c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    384e:	6b 85       	ldd	r22, Y+11	; 0x0b
    3850:	7c 85       	ldd	r23, Y+12	; 0x0c
    3852:	8d 85       	ldd	r24, Y+13	; 0x0d
    3854:	9e 85       	ldd	r25, Y+14	; 0x0e
    3856:	20 e0       	ldi	r18, 0x00	; 0
    3858:	30 e0       	ldi	r19, 0x00	; 0
    385a:	4a ef       	ldi	r20, 0xFA	; 250
    385c:	54 e4       	ldi	r21, 0x44	; 68
    385e:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    3862:	dc 01       	movw	r26, r24
    3864:	cb 01       	movw	r24, r22
    3866:	8f 83       	std	Y+7, r24	; 0x07
    3868:	98 87       	std	Y+8, r25	; 0x08
    386a:	a9 87       	std	Y+9, r26	; 0x09
    386c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    386e:	6f 81       	ldd	r22, Y+7	; 0x07
    3870:	78 85       	ldd	r23, Y+8	; 0x08
    3872:	89 85       	ldd	r24, Y+9	; 0x09
    3874:	9a 85       	ldd	r25, Y+10	; 0x0a
    3876:	20 e0       	ldi	r18, 0x00	; 0
    3878:	30 e0       	ldi	r19, 0x00	; 0
    387a:	40 e8       	ldi	r20, 0x80	; 128
    387c:	5f e3       	ldi	r21, 0x3F	; 63
    387e:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    3882:	88 23       	and	r24, r24
    3884:	2c f4       	brge	.+10     	; 0x3890 <CLCD_voidClearScreen+0x6c>
		__ticks = 1;
    3886:	81 e0       	ldi	r24, 0x01	; 1
    3888:	90 e0       	ldi	r25, 0x00	; 0
    388a:	9e 83       	std	Y+6, r25	; 0x06
    388c:	8d 83       	std	Y+5, r24	; 0x05
    388e:	3f c0       	rjmp	.+126    	; 0x390e <CLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    3890:	6f 81       	ldd	r22, Y+7	; 0x07
    3892:	78 85       	ldd	r23, Y+8	; 0x08
    3894:	89 85       	ldd	r24, Y+9	; 0x09
    3896:	9a 85       	ldd	r25, Y+10	; 0x0a
    3898:	20 e0       	ldi	r18, 0x00	; 0
    389a:	3f ef       	ldi	r19, 0xFF	; 255
    389c:	4f e7       	ldi	r20, 0x7F	; 127
    389e:	57 e4       	ldi	r21, 0x47	; 71
    38a0:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    38a4:	18 16       	cp	r1, r24
    38a6:	4c f5       	brge	.+82     	; 0x38fa <CLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    38a8:	6b 85       	ldd	r22, Y+11	; 0x0b
    38aa:	7c 85       	ldd	r23, Y+12	; 0x0c
    38ac:	8d 85       	ldd	r24, Y+13	; 0x0d
    38ae:	9e 85       	ldd	r25, Y+14	; 0x0e
    38b0:	20 e0       	ldi	r18, 0x00	; 0
    38b2:	30 e0       	ldi	r19, 0x00	; 0
    38b4:	40 e2       	ldi	r20, 0x20	; 32
    38b6:	51 e4       	ldi	r21, 0x41	; 65
    38b8:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    38bc:	dc 01       	movw	r26, r24
    38be:	cb 01       	movw	r24, r22
    38c0:	bc 01       	movw	r22, r24
    38c2:	cd 01       	movw	r24, r26
    38c4:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    38c8:	dc 01       	movw	r26, r24
    38ca:	cb 01       	movw	r24, r22
    38cc:	9e 83       	std	Y+6, r25	; 0x06
    38ce:	8d 83       	std	Y+5, r24	; 0x05
    38d0:	0f c0       	rjmp	.+30     	; 0x38f0 <CLCD_voidClearScreen+0xcc>
    38d2:	88 ec       	ldi	r24, 0xC8	; 200
    38d4:	90 e0       	ldi	r25, 0x00	; 0
    38d6:	9c 83       	std	Y+4, r25	; 0x04
    38d8:	8b 83       	std	Y+3, r24	; 0x03
    38da:	8b 81       	ldd	r24, Y+3	; 0x03
    38dc:	9c 81       	ldd	r25, Y+4	; 0x04
    38de:	01 97       	sbiw	r24, 0x01	; 1
    38e0:	f1 f7       	brne	.-4      	; 0x38de <CLCD_voidClearScreen+0xba>
    38e2:	9c 83       	std	Y+4, r25	; 0x04
    38e4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38e6:	8d 81       	ldd	r24, Y+5	; 0x05
    38e8:	9e 81       	ldd	r25, Y+6	; 0x06
    38ea:	01 97       	sbiw	r24, 0x01	; 1
    38ec:	9e 83       	std	Y+6, r25	; 0x06
    38ee:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    38f0:	8d 81       	ldd	r24, Y+5	; 0x05
    38f2:	9e 81       	ldd	r25, Y+6	; 0x06
    38f4:	00 97       	sbiw	r24, 0x00	; 0
    38f6:	69 f7       	brne	.-38     	; 0x38d2 <CLCD_voidClearScreen+0xae>
    38f8:	14 c0       	rjmp	.+40     	; 0x3922 <CLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    38fa:	6f 81       	ldd	r22, Y+7	; 0x07
    38fc:	78 85       	ldd	r23, Y+8	; 0x08
    38fe:	89 85       	ldd	r24, Y+9	; 0x09
    3900:	9a 85       	ldd	r25, Y+10	; 0x0a
    3902:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3906:	dc 01       	movw	r26, r24
    3908:	cb 01       	movw	r24, r22
    390a:	9e 83       	std	Y+6, r25	; 0x06
    390c:	8d 83       	std	Y+5, r24	; 0x05
    390e:	8d 81       	ldd	r24, Y+5	; 0x05
    3910:	9e 81       	ldd	r25, Y+6	; 0x06
    3912:	9a 83       	std	Y+2, r25	; 0x02
    3914:	89 83       	std	Y+1, r24	; 0x01
    3916:	89 81       	ldd	r24, Y+1	; 0x01
    3918:	9a 81       	ldd	r25, Y+2	; 0x02
    391a:	01 97       	sbiw	r24, 0x01	; 1
    391c:	f1 f7       	brne	.-4      	; 0x391a <CLCD_voidClearScreen+0xf6>
    391e:	9a 83       	std	Y+2, r25	; 0x02
    3920:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10); //wait more than 1.53 ms
}
    3922:	2e 96       	adiw	r28, 0x0e	; 14
    3924:	0f b6       	in	r0, 0x3f	; 63
    3926:	f8 94       	cli
    3928:	de bf       	out	0x3e, r29	; 62
    392a:	0f be       	out	0x3f, r0	; 63
    392c:	cd bf       	out	0x3d, r28	; 61
    392e:	cf 91       	pop	r28
    3930:	df 91       	pop	r29
    3932:	08 95       	ret

00003934 <CLCD_voidSendFallingEdge>:
*
* Hint : static Function to forbid calling it out this file
*
*/
static void CLCD_voidSendFallingEdge(void)
{
    3934:	df 93       	push	r29
    3936:	cf 93       	push	r28
    3938:	cd b7       	in	r28, 0x3d	; 61
    393a:	de b7       	in	r29, 0x3e	; 62
    393c:	6c 97       	sbiw	r28, 0x1c	; 28
    393e:	0f b6       	in	r0, 0x3f	; 63
    3940:	f8 94       	cli
    3942:	de bf       	out	0x3e, r29	; 62
    3944:	0f be       	out	0x3f, r0	; 63
    3946:	cd bf       	out	0x3d, r28	; 61
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_HIGH );
    3948:	81 e0       	ldi	r24, 0x01	; 1
    394a:	63 e0       	ldi	r22, 0x03	; 3
    394c:	41 e0       	ldi	r20, 0x01	; 1
    394e:	0e 94 aa 1e 	call	0x3d54	; 0x3d54 <DIO_enumSetPinValue>
    3952:	80 e0       	ldi	r24, 0x00	; 0
    3954:	90 e0       	ldi	r25, 0x00	; 0
    3956:	a0 e8       	ldi	r26, 0x80	; 128
    3958:	bf e3       	ldi	r27, 0x3F	; 63
    395a:	89 8f       	std	Y+25, r24	; 0x19
    395c:	9a 8f       	std	Y+26, r25	; 0x1a
    395e:	ab 8f       	std	Y+27, r26	; 0x1b
    3960:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3962:	69 8d       	ldd	r22, Y+25	; 0x19
    3964:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3966:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3968:	9c 8d       	ldd	r25, Y+28	; 0x1c
    396a:	20 e0       	ldi	r18, 0x00	; 0
    396c:	30 e0       	ldi	r19, 0x00	; 0
    396e:	4a ef       	ldi	r20, 0xFA	; 250
    3970:	54 e4       	ldi	r21, 0x44	; 68
    3972:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    3976:	dc 01       	movw	r26, r24
    3978:	cb 01       	movw	r24, r22
    397a:	8d 8b       	std	Y+21, r24	; 0x15
    397c:	9e 8b       	std	Y+22, r25	; 0x16
    397e:	af 8b       	std	Y+23, r26	; 0x17
    3980:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3982:	6d 89       	ldd	r22, Y+21	; 0x15
    3984:	7e 89       	ldd	r23, Y+22	; 0x16
    3986:	8f 89       	ldd	r24, Y+23	; 0x17
    3988:	98 8d       	ldd	r25, Y+24	; 0x18
    398a:	20 e0       	ldi	r18, 0x00	; 0
    398c:	30 e0       	ldi	r19, 0x00	; 0
    398e:	40 e8       	ldi	r20, 0x80	; 128
    3990:	5f e3       	ldi	r21, 0x3F	; 63
    3992:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    3996:	88 23       	and	r24, r24
    3998:	2c f4       	brge	.+10     	; 0x39a4 <CLCD_voidSendFallingEdge+0x70>
		__ticks = 1;
    399a:	81 e0       	ldi	r24, 0x01	; 1
    399c:	90 e0       	ldi	r25, 0x00	; 0
    399e:	9c 8b       	std	Y+20, r25	; 0x14
    39a0:	8b 8b       	std	Y+19, r24	; 0x13
    39a2:	3f c0       	rjmp	.+126    	; 0x3a22 <CLCD_voidSendFallingEdge+0xee>
	else if (__tmp > 65535)
    39a4:	6d 89       	ldd	r22, Y+21	; 0x15
    39a6:	7e 89       	ldd	r23, Y+22	; 0x16
    39a8:	8f 89       	ldd	r24, Y+23	; 0x17
    39aa:	98 8d       	ldd	r25, Y+24	; 0x18
    39ac:	20 e0       	ldi	r18, 0x00	; 0
    39ae:	3f ef       	ldi	r19, 0xFF	; 255
    39b0:	4f e7       	ldi	r20, 0x7F	; 127
    39b2:	57 e4       	ldi	r21, 0x47	; 71
    39b4:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    39b8:	18 16       	cp	r1, r24
    39ba:	4c f5       	brge	.+82     	; 0x3a0e <CLCD_voidSendFallingEdge+0xda>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    39bc:	69 8d       	ldd	r22, Y+25	; 0x19
    39be:	7a 8d       	ldd	r23, Y+26	; 0x1a
    39c0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    39c2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    39c4:	20 e0       	ldi	r18, 0x00	; 0
    39c6:	30 e0       	ldi	r19, 0x00	; 0
    39c8:	40 e2       	ldi	r20, 0x20	; 32
    39ca:	51 e4       	ldi	r21, 0x41	; 65
    39cc:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    39d0:	dc 01       	movw	r26, r24
    39d2:	cb 01       	movw	r24, r22
    39d4:	bc 01       	movw	r22, r24
    39d6:	cd 01       	movw	r24, r26
    39d8:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    39dc:	dc 01       	movw	r26, r24
    39de:	cb 01       	movw	r24, r22
    39e0:	9c 8b       	std	Y+20, r25	; 0x14
    39e2:	8b 8b       	std	Y+19, r24	; 0x13
    39e4:	0f c0       	rjmp	.+30     	; 0x3a04 <CLCD_voidSendFallingEdge+0xd0>
    39e6:	88 ec       	ldi	r24, 0xC8	; 200
    39e8:	90 e0       	ldi	r25, 0x00	; 0
    39ea:	9a 8b       	std	Y+18, r25	; 0x12
    39ec:	89 8b       	std	Y+17, r24	; 0x11
    39ee:	89 89       	ldd	r24, Y+17	; 0x11
    39f0:	9a 89       	ldd	r25, Y+18	; 0x12
    39f2:	01 97       	sbiw	r24, 0x01	; 1
    39f4:	f1 f7       	brne	.-4      	; 0x39f2 <CLCD_voidSendFallingEdge+0xbe>
    39f6:	9a 8b       	std	Y+18, r25	; 0x12
    39f8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    39fa:	8b 89       	ldd	r24, Y+19	; 0x13
    39fc:	9c 89       	ldd	r25, Y+20	; 0x14
    39fe:	01 97       	sbiw	r24, 0x01	; 1
    3a00:	9c 8b       	std	Y+20, r25	; 0x14
    3a02:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3a04:	8b 89       	ldd	r24, Y+19	; 0x13
    3a06:	9c 89       	ldd	r25, Y+20	; 0x14
    3a08:	00 97       	sbiw	r24, 0x00	; 0
    3a0a:	69 f7       	brne	.-38     	; 0x39e6 <CLCD_voidSendFallingEdge+0xb2>
    3a0c:	14 c0       	rjmp	.+40     	; 0x3a36 <CLCD_voidSendFallingEdge+0x102>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3a0e:	6d 89       	ldd	r22, Y+21	; 0x15
    3a10:	7e 89       	ldd	r23, Y+22	; 0x16
    3a12:	8f 89       	ldd	r24, Y+23	; 0x17
    3a14:	98 8d       	ldd	r25, Y+24	; 0x18
    3a16:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3a1a:	dc 01       	movw	r26, r24
    3a1c:	cb 01       	movw	r24, r22
    3a1e:	9c 8b       	std	Y+20, r25	; 0x14
    3a20:	8b 8b       	std	Y+19, r24	; 0x13
    3a22:	8b 89       	ldd	r24, Y+19	; 0x13
    3a24:	9c 89       	ldd	r25, Y+20	; 0x14
    3a26:	98 8b       	std	Y+16, r25	; 0x10
    3a28:	8f 87       	std	Y+15, r24	; 0x0f
    3a2a:	8f 85       	ldd	r24, Y+15	; 0x0f
    3a2c:	98 89       	ldd	r25, Y+16	; 0x10
    3a2e:	01 97       	sbiw	r24, 0x01	; 1
    3a30:	f1 f7       	brne	.-4      	; 0x3a2e <CLCD_voidSendFallingEdge+0xfa>
    3a32:	98 8b       	std	Y+16, r25	; 0x10
    3a34:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(1);
	DIO_enumSetPinValue  ( CLCD_CONTROL_PORT , CLCD_EN , DIO_PIN_LOW  );
    3a36:	81 e0       	ldi	r24, 0x01	; 1
    3a38:	63 e0       	ldi	r22, 0x03	; 3
    3a3a:	40 e0       	ldi	r20, 0x00	; 0
    3a3c:	0e 94 aa 1e 	call	0x3d54	; 0x3d54 <DIO_enumSetPinValue>
    3a40:	80 e0       	ldi	r24, 0x00	; 0
    3a42:	90 e0       	ldi	r25, 0x00	; 0
    3a44:	a0 e8       	ldi	r26, 0x80	; 128
    3a46:	bf e3       	ldi	r27, 0x3F	; 63
    3a48:	8b 87       	std	Y+11, r24	; 0x0b
    3a4a:	9c 87       	std	Y+12, r25	; 0x0c
    3a4c:	ad 87       	std	Y+13, r26	; 0x0d
    3a4e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a50:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a52:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a54:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a56:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a58:	20 e0       	ldi	r18, 0x00	; 0
    3a5a:	30 e0       	ldi	r19, 0x00	; 0
    3a5c:	4a ef       	ldi	r20, 0xFA	; 250
    3a5e:	54 e4       	ldi	r21, 0x44	; 68
    3a60:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    3a64:	dc 01       	movw	r26, r24
    3a66:	cb 01       	movw	r24, r22
    3a68:	8f 83       	std	Y+7, r24	; 0x07
    3a6a:	98 87       	std	Y+8, r25	; 0x08
    3a6c:	a9 87       	std	Y+9, r26	; 0x09
    3a6e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3a70:	6f 81       	ldd	r22, Y+7	; 0x07
    3a72:	78 85       	ldd	r23, Y+8	; 0x08
    3a74:	89 85       	ldd	r24, Y+9	; 0x09
    3a76:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a78:	20 e0       	ldi	r18, 0x00	; 0
    3a7a:	30 e0       	ldi	r19, 0x00	; 0
    3a7c:	40 e8       	ldi	r20, 0x80	; 128
    3a7e:	5f e3       	ldi	r21, 0x3F	; 63
    3a80:	0e 94 d5 10 	call	0x21aa	; 0x21aa <__ltsf2>
    3a84:	88 23       	and	r24, r24
    3a86:	2c f4       	brge	.+10     	; 0x3a92 <CLCD_voidSendFallingEdge+0x15e>
		__ticks = 1;
    3a88:	81 e0       	ldi	r24, 0x01	; 1
    3a8a:	90 e0       	ldi	r25, 0x00	; 0
    3a8c:	9e 83       	std	Y+6, r25	; 0x06
    3a8e:	8d 83       	std	Y+5, r24	; 0x05
    3a90:	3f c0       	rjmp	.+126    	; 0x3b10 <CLCD_voidSendFallingEdge+0x1dc>
	else if (__tmp > 65535)
    3a92:	6f 81       	ldd	r22, Y+7	; 0x07
    3a94:	78 85       	ldd	r23, Y+8	; 0x08
    3a96:	89 85       	ldd	r24, Y+9	; 0x09
    3a98:	9a 85       	ldd	r25, Y+10	; 0x0a
    3a9a:	20 e0       	ldi	r18, 0x00	; 0
    3a9c:	3f ef       	ldi	r19, 0xFF	; 255
    3a9e:	4f e7       	ldi	r20, 0x7F	; 127
    3aa0:	57 e4       	ldi	r21, 0x47	; 71
    3aa2:	0e 94 75 10 	call	0x20ea	; 0x20ea <__gtsf2>
    3aa6:	18 16       	cp	r1, r24
    3aa8:	4c f5       	brge	.+82     	; 0x3afc <CLCD_voidSendFallingEdge+0x1c8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3aaa:	6b 85       	ldd	r22, Y+11	; 0x0b
    3aac:	7c 85       	ldd	r23, Y+12	; 0x0c
    3aae:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ab0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ab2:	20 e0       	ldi	r18, 0x00	; 0
    3ab4:	30 e0       	ldi	r19, 0x00	; 0
    3ab6:	40 e2       	ldi	r20, 0x20	; 32
    3ab8:	51 e4       	ldi	r21, 0x41	; 65
    3aba:	0e 94 7b 0f 	call	0x1ef6	; 0x1ef6 <__mulsf3>
    3abe:	dc 01       	movw	r26, r24
    3ac0:	cb 01       	movw	r24, r22
    3ac2:	bc 01       	movw	r22, r24
    3ac4:	cd 01       	movw	r24, r26
    3ac6:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3aca:	dc 01       	movw	r26, r24
    3acc:	cb 01       	movw	r24, r22
    3ace:	9e 83       	std	Y+6, r25	; 0x06
    3ad0:	8d 83       	std	Y+5, r24	; 0x05
    3ad2:	0f c0       	rjmp	.+30     	; 0x3af2 <CLCD_voidSendFallingEdge+0x1be>
    3ad4:	88 ec       	ldi	r24, 0xC8	; 200
    3ad6:	90 e0       	ldi	r25, 0x00	; 0
    3ad8:	9c 83       	std	Y+4, r25	; 0x04
    3ada:	8b 83       	std	Y+3, r24	; 0x03
    3adc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ade:	9c 81       	ldd	r25, Y+4	; 0x04
    3ae0:	01 97       	sbiw	r24, 0x01	; 1
    3ae2:	f1 f7       	brne	.-4      	; 0x3ae0 <CLCD_voidSendFallingEdge+0x1ac>
    3ae4:	9c 83       	std	Y+4, r25	; 0x04
    3ae6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ae8:	8d 81       	ldd	r24, Y+5	; 0x05
    3aea:	9e 81       	ldd	r25, Y+6	; 0x06
    3aec:	01 97       	sbiw	r24, 0x01	; 1
    3aee:	9e 83       	std	Y+6, r25	; 0x06
    3af0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3af2:	8d 81       	ldd	r24, Y+5	; 0x05
    3af4:	9e 81       	ldd	r25, Y+6	; 0x06
    3af6:	00 97       	sbiw	r24, 0x00	; 0
    3af8:	69 f7       	brne	.-38     	; 0x3ad4 <CLCD_voidSendFallingEdge+0x1a0>
    3afa:	14 c0       	rjmp	.+40     	; 0x3b24 <CLCD_voidSendFallingEdge+0x1f0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3afc:	6f 81       	ldd	r22, Y+7	; 0x07
    3afe:	78 85       	ldd	r23, Y+8	; 0x08
    3b00:	89 85       	ldd	r24, Y+9	; 0x09
    3b02:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b04:	0e 94 c0 00 	call	0x180	; 0x180 <__fixunssfsi>
    3b08:	dc 01       	movw	r26, r24
    3b0a:	cb 01       	movw	r24, r22
    3b0c:	9e 83       	std	Y+6, r25	; 0x06
    3b0e:	8d 83       	std	Y+5, r24	; 0x05
    3b10:	8d 81       	ldd	r24, Y+5	; 0x05
    3b12:	9e 81       	ldd	r25, Y+6	; 0x06
    3b14:	9a 83       	std	Y+2, r25	; 0x02
    3b16:	89 83       	std	Y+1, r24	; 0x01
    3b18:	89 81       	ldd	r24, Y+1	; 0x01
    3b1a:	9a 81       	ldd	r25, Y+2	; 0x02
    3b1c:	01 97       	sbiw	r24, 0x01	; 1
    3b1e:	f1 f7       	brne	.-4      	; 0x3b1c <CLCD_voidSendFallingEdge+0x1e8>
    3b20:	9a 83       	std	Y+2, r25	; 0x02
    3b22:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    3b24:	6c 96       	adiw	r28, 0x1c	; 28
    3b26:	0f b6       	in	r0, 0x3f	; 63
    3b28:	f8 94       	cli
    3b2a:	de bf       	out	0x3e, r29	; 62
    3b2c:	0f be       	out	0x3f, r0	; 63
    3b2e:	cd bf       	out	0x3d, r28	; 61
    3b30:	cf 91       	pop	r28
    3b32:	df 91       	pop	r29
    3b34:	08 95       	ret

00003b36 <DIO_enumSetPinDirection>:
  	  =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
  	  =>Copy_u8Direction --> Pin Direction [ DIO_PIN_OUTPUT , DIO_PIN_INPUT ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPinDirection    (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Direction ) 
{
    3b36:	df 93       	push	r29
    3b38:	cf 93       	push	r28
    3b3a:	cd b7       	in	r28, 0x3d	; 61
    3b3c:	de b7       	in	r29, 0x3e	; 62
    3b3e:	28 97       	sbiw	r28, 0x08	; 8
    3b40:	0f b6       	in	r0, 0x3f	; 63
    3b42:	f8 94       	cli
    3b44:	de bf       	out	0x3e, r29	; 62
    3b46:	0f be       	out	0x3f, r0	; 63
    3b48:	cd bf       	out	0x3d, r28	; 61
    3b4a:	8a 83       	std	Y+2, r24	; 0x02
    3b4c:	6b 83       	std	Y+3, r22	; 0x03
    3b4e:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    3b50:	81 e0       	ldi	r24, 0x01	; 1
    3b52:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    3b54:	8a 81       	ldd	r24, Y+2	; 0x02
    3b56:	84 30       	cpi	r24, 0x04	; 4
    3b58:	08 f0       	brcs	.+2      	; 0x3b5c <DIO_enumSetPinDirection+0x26>
    3b5a:	f1 c0       	rjmp	.+482    	; 0x3d3e <DIO_enumSetPinDirection+0x208>
    3b5c:	8b 81       	ldd	r24, Y+3	; 0x03
    3b5e:	88 30       	cpi	r24, 0x08	; 8
    3b60:	08 f0       	brcs	.+2      	; 0x3b64 <DIO_enumSetPinDirection+0x2e>
    3b62:	ed c0       	rjmp	.+474    	; 0x3d3e <DIO_enumSetPinDirection+0x208>
	{
		if ( Copy_u8Direction == DIO_PIN_OUTPUT )
    3b64:	8c 81       	ldd	r24, Y+4	; 0x04
    3b66:	81 30       	cpi	r24, 0x01	; 1
    3b68:	09 f0       	breq	.+2      	; 0x3b6c <DIO_enumSetPinDirection+0x36>
    3b6a:	6f c0       	rjmp	.+222    	; 0x3c4a <DIO_enumSetPinDirection+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    3b6c:	8a 81       	ldd	r24, Y+2	; 0x02
    3b6e:	28 2f       	mov	r18, r24
    3b70:	30 e0       	ldi	r19, 0x00	; 0
    3b72:	38 87       	std	Y+8, r19	; 0x08
    3b74:	2f 83       	std	Y+7, r18	; 0x07
    3b76:	8f 81       	ldd	r24, Y+7	; 0x07
    3b78:	98 85       	ldd	r25, Y+8	; 0x08
    3b7a:	81 30       	cpi	r24, 0x01	; 1
    3b7c:	91 05       	cpc	r25, r1
    3b7e:	49 f1       	breq	.+82     	; 0x3bd2 <DIO_enumSetPinDirection+0x9c>
    3b80:	2f 81       	ldd	r18, Y+7	; 0x07
    3b82:	38 85       	ldd	r19, Y+8	; 0x08
    3b84:	22 30       	cpi	r18, 0x02	; 2
    3b86:	31 05       	cpc	r19, r1
    3b88:	2c f4       	brge	.+10     	; 0x3b94 <DIO_enumSetPinDirection+0x5e>
    3b8a:	8f 81       	ldd	r24, Y+7	; 0x07
    3b8c:	98 85       	ldd	r25, Y+8	; 0x08
    3b8e:	00 97       	sbiw	r24, 0x00	; 0
    3b90:	61 f0       	breq	.+24     	; 0x3baa <DIO_enumSetPinDirection+0x74>
    3b92:	d6 c0       	rjmp	.+428    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
    3b94:	2f 81       	ldd	r18, Y+7	; 0x07
    3b96:	38 85       	ldd	r19, Y+8	; 0x08
    3b98:	22 30       	cpi	r18, 0x02	; 2
    3b9a:	31 05       	cpc	r19, r1
    3b9c:	71 f1       	breq	.+92     	; 0x3bfa <DIO_enumSetPinDirection+0xc4>
    3b9e:	8f 81       	ldd	r24, Y+7	; 0x07
    3ba0:	98 85       	ldd	r25, Y+8	; 0x08
    3ba2:	83 30       	cpi	r24, 0x03	; 3
    3ba4:	91 05       	cpc	r25, r1
    3ba6:	e9 f1       	breq	.+122    	; 0x3c22 <DIO_enumSetPinDirection+0xec>
    3ba8:	cb c0       	rjmp	.+406    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: SET_BIT(DDRA_Register,Copy_u8PIN); break;
    3baa:	aa e3       	ldi	r26, 0x3A	; 58
    3bac:	b0 e0       	ldi	r27, 0x00	; 0
    3bae:	ea e3       	ldi	r30, 0x3A	; 58
    3bb0:	f0 e0       	ldi	r31, 0x00	; 0
    3bb2:	80 81       	ld	r24, Z
    3bb4:	48 2f       	mov	r20, r24
    3bb6:	8b 81       	ldd	r24, Y+3	; 0x03
    3bb8:	28 2f       	mov	r18, r24
    3bba:	30 e0       	ldi	r19, 0x00	; 0
    3bbc:	81 e0       	ldi	r24, 0x01	; 1
    3bbe:	90 e0       	ldi	r25, 0x00	; 0
    3bc0:	02 2e       	mov	r0, r18
    3bc2:	02 c0       	rjmp	.+4      	; 0x3bc8 <DIO_enumSetPinDirection+0x92>
    3bc4:	88 0f       	add	r24, r24
    3bc6:	99 1f       	adc	r25, r25
    3bc8:	0a 94       	dec	r0
    3bca:	e2 f7       	brpl	.-8      	; 0x3bc4 <DIO_enumSetPinDirection+0x8e>
    3bcc:	84 2b       	or	r24, r20
    3bce:	8c 93       	st	X, r24
    3bd0:	b7 c0       	rjmp	.+366    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: SET_BIT(DDRB_Register,Copy_u8PIN); break;
    3bd2:	a7 e3       	ldi	r26, 0x37	; 55
    3bd4:	b0 e0       	ldi	r27, 0x00	; 0
    3bd6:	e7 e3       	ldi	r30, 0x37	; 55
    3bd8:	f0 e0       	ldi	r31, 0x00	; 0
    3bda:	80 81       	ld	r24, Z
    3bdc:	48 2f       	mov	r20, r24
    3bde:	8b 81       	ldd	r24, Y+3	; 0x03
    3be0:	28 2f       	mov	r18, r24
    3be2:	30 e0       	ldi	r19, 0x00	; 0
    3be4:	81 e0       	ldi	r24, 0x01	; 1
    3be6:	90 e0       	ldi	r25, 0x00	; 0
    3be8:	02 2e       	mov	r0, r18
    3bea:	02 c0       	rjmp	.+4      	; 0x3bf0 <DIO_enumSetPinDirection+0xba>
    3bec:	88 0f       	add	r24, r24
    3bee:	99 1f       	adc	r25, r25
    3bf0:	0a 94       	dec	r0
    3bf2:	e2 f7       	brpl	.-8      	; 0x3bec <DIO_enumSetPinDirection+0xb6>
    3bf4:	84 2b       	or	r24, r20
    3bf6:	8c 93       	st	X, r24
    3bf8:	a3 c0       	rjmp	.+326    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: SET_BIT(DDRC_Register,Copy_u8PIN); break;
    3bfa:	a4 e3       	ldi	r26, 0x34	; 52
    3bfc:	b0 e0       	ldi	r27, 0x00	; 0
    3bfe:	e4 e3       	ldi	r30, 0x34	; 52
    3c00:	f0 e0       	ldi	r31, 0x00	; 0
    3c02:	80 81       	ld	r24, Z
    3c04:	48 2f       	mov	r20, r24
    3c06:	8b 81       	ldd	r24, Y+3	; 0x03
    3c08:	28 2f       	mov	r18, r24
    3c0a:	30 e0       	ldi	r19, 0x00	; 0
    3c0c:	81 e0       	ldi	r24, 0x01	; 1
    3c0e:	90 e0       	ldi	r25, 0x00	; 0
    3c10:	02 2e       	mov	r0, r18
    3c12:	02 c0       	rjmp	.+4      	; 0x3c18 <DIO_enumSetPinDirection+0xe2>
    3c14:	88 0f       	add	r24, r24
    3c16:	99 1f       	adc	r25, r25
    3c18:	0a 94       	dec	r0
    3c1a:	e2 f7       	brpl	.-8      	; 0x3c14 <DIO_enumSetPinDirection+0xde>
    3c1c:	84 2b       	or	r24, r20
    3c1e:	8c 93       	st	X, r24
    3c20:	8f c0       	rjmp	.+286    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: SET_BIT(DDRD_Register,Copy_u8PIN); break;
    3c22:	a1 e3       	ldi	r26, 0x31	; 49
    3c24:	b0 e0       	ldi	r27, 0x00	; 0
    3c26:	e1 e3       	ldi	r30, 0x31	; 49
    3c28:	f0 e0       	ldi	r31, 0x00	; 0
    3c2a:	80 81       	ld	r24, Z
    3c2c:	48 2f       	mov	r20, r24
    3c2e:	8b 81       	ldd	r24, Y+3	; 0x03
    3c30:	28 2f       	mov	r18, r24
    3c32:	30 e0       	ldi	r19, 0x00	; 0
    3c34:	81 e0       	ldi	r24, 0x01	; 1
    3c36:	90 e0       	ldi	r25, 0x00	; 0
    3c38:	02 2e       	mov	r0, r18
    3c3a:	02 c0       	rjmp	.+4      	; 0x3c40 <DIO_enumSetPinDirection+0x10a>
    3c3c:	88 0f       	add	r24, r24
    3c3e:	99 1f       	adc	r25, r25
    3c40:	0a 94       	dec	r0
    3c42:	e2 f7       	brpl	.-8      	; 0x3c3c <DIO_enumSetPinDirection+0x106>
    3c44:	84 2b       	or	r24, r20
    3c46:	8c 93       	st	X, r24
    3c48:	7b c0       	rjmp	.+246    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			}
		}

		else if ( Copy_u8Direction == DIO_PIN_INPUT )
    3c4a:	8c 81       	ldd	r24, Y+4	; 0x04
    3c4c:	88 23       	and	r24, r24
    3c4e:	09 f0       	breq	.+2      	; 0x3c52 <DIO_enumSetPinDirection+0x11c>
    3c50:	74 c0       	rjmp	.+232    	; 0x3d3a <DIO_enumSetPinDirection+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    3c52:	8a 81       	ldd	r24, Y+2	; 0x02
    3c54:	28 2f       	mov	r18, r24
    3c56:	30 e0       	ldi	r19, 0x00	; 0
    3c58:	3e 83       	std	Y+6, r19	; 0x06
    3c5a:	2d 83       	std	Y+5, r18	; 0x05
    3c5c:	8d 81       	ldd	r24, Y+5	; 0x05
    3c5e:	9e 81       	ldd	r25, Y+6	; 0x06
    3c60:	81 30       	cpi	r24, 0x01	; 1
    3c62:	91 05       	cpc	r25, r1
    3c64:	59 f1       	breq	.+86     	; 0x3cbc <DIO_enumSetPinDirection+0x186>
    3c66:	2d 81       	ldd	r18, Y+5	; 0x05
    3c68:	3e 81       	ldd	r19, Y+6	; 0x06
    3c6a:	22 30       	cpi	r18, 0x02	; 2
    3c6c:	31 05       	cpc	r19, r1
    3c6e:	2c f4       	brge	.+10     	; 0x3c7a <DIO_enumSetPinDirection+0x144>
    3c70:	8d 81       	ldd	r24, Y+5	; 0x05
    3c72:	9e 81       	ldd	r25, Y+6	; 0x06
    3c74:	00 97       	sbiw	r24, 0x00	; 0
    3c76:	69 f0       	breq	.+26     	; 0x3c92 <DIO_enumSetPinDirection+0x15c>
    3c78:	63 c0       	rjmp	.+198    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
    3c7a:	2d 81       	ldd	r18, Y+5	; 0x05
    3c7c:	3e 81       	ldd	r19, Y+6	; 0x06
    3c7e:	22 30       	cpi	r18, 0x02	; 2
    3c80:	31 05       	cpc	r19, r1
    3c82:	89 f1       	breq	.+98     	; 0x3ce6 <DIO_enumSetPinDirection+0x1b0>
    3c84:	8d 81       	ldd	r24, Y+5	; 0x05
    3c86:	9e 81       	ldd	r25, Y+6	; 0x06
    3c88:	83 30       	cpi	r24, 0x03	; 3
    3c8a:	91 05       	cpc	r25, r1
    3c8c:	09 f4       	brne	.+2      	; 0x3c90 <DIO_enumSetPinDirection+0x15a>
    3c8e:	40 c0       	rjmp	.+128    	; 0x3d10 <DIO_enumSetPinDirection+0x1da>
    3c90:	57 c0       	rjmp	.+174    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			{
			case DIO_PORTA: CLR_BIT(DDRA_Register,Copy_u8PIN); break;
    3c92:	aa e3       	ldi	r26, 0x3A	; 58
    3c94:	b0 e0       	ldi	r27, 0x00	; 0
    3c96:	ea e3       	ldi	r30, 0x3A	; 58
    3c98:	f0 e0       	ldi	r31, 0x00	; 0
    3c9a:	80 81       	ld	r24, Z
    3c9c:	48 2f       	mov	r20, r24
    3c9e:	8b 81       	ldd	r24, Y+3	; 0x03
    3ca0:	28 2f       	mov	r18, r24
    3ca2:	30 e0       	ldi	r19, 0x00	; 0
    3ca4:	81 e0       	ldi	r24, 0x01	; 1
    3ca6:	90 e0       	ldi	r25, 0x00	; 0
    3ca8:	02 2e       	mov	r0, r18
    3caa:	02 c0       	rjmp	.+4      	; 0x3cb0 <DIO_enumSetPinDirection+0x17a>
    3cac:	88 0f       	add	r24, r24
    3cae:	99 1f       	adc	r25, r25
    3cb0:	0a 94       	dec	r0
    3cb2:	e2 f7       	brpl	.-8      	; 0x3cac <DIO_enumSetPinDirection+0x176>
    3cb4:	80 95       	com	r24
    3cb6:	84 23       	and	r24, r20
    3cb8:	8c 93       	st	X, r24
    3cba:	42 c0       	rjmp	.+132    	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTB: CLR_BIT(DDRB_Register,Copy_u8PIN); break;
    3cbc:	a7 e3       	ldi	r26, 0x37	; 55
    3cbe:	b0 e0       	ldi	r27, 0x00	; 0
    3cc0:	e7 e3       	ldi	r30, 0x37	; 55
    3cc2:	f0 e0       	ldi	r31, 0x00	; 0
    3cc4:	80 81       	ld	r24, Z
    3cc6:	48 2f       	mov	r20, r24
    3cc8:	8b 81       	ldd	r24, Y+3	; 0x03
    3cca:	28 2f       	mov	r18, r24
    3ccc:	30 e0       	ldi	r19, 0x00	; 0
    3cce:	81 e0       	ldi	r24, 0x01	; 1
    3cd0:	90 e0       	ldi	r25, 0x00	; 0
    3cd2:	02 2e       	mov	r0, r18
    3cd4:	02 c0       	rjmp	.+4      	; 0x3cda <DIO_enumSetPinDirection+0x1a4>
    3cd6:	88 0f       	add	r24, r24
    3cd8:	99 1f       	adc	r25, r25
    3cda:	0a 94       	dec	r0
    3cdc:	e2 f7       	brpl	.-8      	; 0x3cd6 <DIO_enumSetPinDirection+0x1a0>
    3cde:	80 95       	com	r24
    3ce0:	84 23       	and	r24, r20
    3ce2:	8c 93       	st	X, r24
    3ce4:	2d c0       	rjmp	.+90     	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTC: CLR_BIT(DDRC_Register,Copy_u8PIN); break;
    3ce6:	a4 e3       	ldi	r26, 0x34	; 52
    3ce8:	b0 e0       	ldi	r27, 0x00	; 0
    3cea:	e4 e3       	ldi	r30, 0x34	; 52
    3cec:	f0 e0       	ldi	r31, 0x00	; 0
    3cee:	80 81       	ld	r24, Z
    3cf0:	48 2f       	mov	r20, r24
    3cf2:	8b 81       	ldd	r24, Y+3	; 0x03
    3cf4:	28 2f       	mov	r18, r24
    3cf6:	30 e0       	ldi	r19, 0x00	; 0
    3cf8:	81 e0       	ldi	r24, 0x01	; 1
    3cfa:	90 e0       	ldi	r25, 0x00	; 0
    3cfc:	02 2e       	mov	r0, r18
    3cfe:	02 c0       	rjmp	.+4      	; 0x3d04 <DIO_enumSetPinDirection+0x1ce>
    3d00:	88 0f       	add	r24, r24
    3d02:	99 1f       	adc	r25, r25
    3d04:	0a 94       	dec	r0
    3d06:	e2 f7       	brpl	.-8      	; 0x3d00 <DIO_enumSetPinDirection+0x1ca>
    3d08:	80 95       	com	r24
    3d0a:	84 23       	and	r24, r20
    3d0c:	8c 93       	st	X, r24
    3d0e:	18 c0       	rjmp	.+48     	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			case DIO_PORTD: CLR_BIT(DDRD_Register,Copy_u8PIN); break;
    3d10:	a1 e3       	ldi	r26, 0x31	; 49
    3d12:	b0 e0       	ldi	r27, 0x00	; 0
    3d14:	e1 e3       	ldi	r30, 0x31	; 49
    3d16:	f0 e0       	ldi	r31, 0x00	; 0
    3d18:	80 81       	ld	r24, Z
    3d1a:	48 2f       	mov	r20, r24
    3d1c:	8b 81       	ldd	r24, Y+3	; 0x03
    3d1e:	28 2f       	mov	r18, r24
    3d20:	30 e0       	ldi	r19, 0x00	; 0
    3d22:	81 e0       	ldi	r24, 0x01	; 1
    3d24:	90 e0       	ldi	r25, 0x00	; 0
    3d26:	02 2e       	mov	r0, r18
    3d28:	02 c0       	rjmp	.+4      	; 0x3d2e <DIO_enumSetPinDirection+0x1f8>
    3d2a:	88 0f       	add	r24, r24
    3d2c:	99 1f       	adc	r25, r25
    3d2e:	0a 94       	dec	r0
    3d30:	e2 f7       	brpl	.-8      	; 0x3d2a <DIO_enumSetPinDirection+0x1f4>
    3d32:	80 95       	com	r24
    3d34:	84 23       	and	r24, r20
    3d36:	8c 93       	st	X, r24
    3d38:	03 c0       	rjmp	.+6      	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    3d3a:	19 82       	std	Y+1, r1	; 0x01
    3d3c:	01 c0       	rjmp	.+2      	; 0x3d40 <DIO_enumSetPinDirection+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    3d3e:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    3d40:	89 81       	ldd	r24, Y+1	; 0x01

}
    3d42:	28 96       	adiw	r28, 0x08	; 8
    3d44:	0f b6       	in	r0, 0x3f	; 63
    3d46:	f8 94       	cli
    3d48:	de bf       	out	0x3e, r29	; 62
    3d4a:	0f be       	out	0x3f, r0	; 63
    3d4c:	cd bf       	out	0x3d, r28	; 61
    3d4e:	cf 91       	pop	r28
    3d50:	df 91       	pop	r29
    3d52:	08 95       	ret

00003d54 <DIO_enumSetPinValue>:
  	  =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
  	  =>Copy_u8Value --> Pin Direction [ DIO_PIN_HIGH , DIO_PIN_LOW ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPinValue      (u8 Copy_u8PORT , u8 Copy_u8PIN , u8 Copy_u8Value ) 
{
    3d54:	df 93       	push	r29
    3d56:	cf 93       	push	r28
    3d58:	cd b7       	in	r28, 0x3d	; 61
    3d5a:	de b7       	in	r29, 0x3e	; 62
    3d5c:	28 97       	sbiw	r28, 0x08	; 8
    3d5e:	0f b6       	in	r0, 0x3f	; 63
    3d60:	f8 94       	cli
    3d62:	de bf       	out	0x3e, r29	; 62
    3d64:	0f be       	out	0x3f, r0	; 63
    3d66:	cd bf       	out	0x3d, r28	; 61
    3d68:	8a 83       	std	Y+2, r24	; 0x02
    3d6a:	6b 83       	std	Y+3, r22	; 0x03
    3d6c:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    3d6e:	81 e0       	ldi	r24, 0x01	; 1
    3d70:	89 83       	std	Y+1, r24	; 0x01

	/* Make sure that the Port ID and Pin ID are in the valid range */
	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    3d72:	8a 81       	ldd	r24, Y+2	; 0x02
    3d74:	84 30       	cpi	r24, 0x04	; 4
    3d76:	08 f0       	brcs	.+2      	; 0x3d7a <DIO_enumSetPinValue+0x26>
    3d78:	f1 c0       	rjmp	.+482    	; 0x3f5c <DIO_enumSetPinValue+0x208>
    3d7a:	8b 81       	ldd	r24, Y+3	; 0x03
    3d7c:	88 30       	cpi	r24, 0x08	; 8
    3d7e:	08 f0       	brcs	.+2      	; 0x3d82 <DIO_enumSetPinValue+0x2e>
    3d80:	ed c0       	rjmp	.+474    	; 0x3f5c <DIO_enumSetPinValue+0x208>
	{
		if (Copy_u8Value == DIO_PIN_HIGH)
    3d82:	8c 81       	ldd	r24, Y+4	; 0x04
    3d84:	81 30       	cpi	r24, 0x01	; 1
    3d86:	09 f0       	breq	.+2      	; 0x3d8a <DIO_enumSetPinValue+0x36>
    3d88:	6f c0       	rjmp	.+222    	; 0x3e68 <DIO_enumSetPinValue+0x114>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    3d8a:	8a 81       	ldd	r24, Y+2	; 0x02
    3d8c:	28 2f       	mov	r18, r24
    3d8e:	30 e0       	ldi	r19, 0x00	; 0
    3d90:	38 87       	std	Y+8, r19	; 0x08
    3d92:	2f 83       	std	Y+7, r18	; 0x07
    3d94:	8f 81       	ldd	r24, Y+7	; 0x07
    3d96:	98 85       	ldd	r25, Y+8	; 0x08
    3d98:	81 30       	cpi	r24, 0x01	; 1
    3d9a:	91 05       	cpc	r25, r1
    3d9c:	49 f1       	breq	.+82     	; 0x3df0 <DIO_enumSetPinValue+0x9c>
    3d9e:	2f 81       	ldd	r18, Y+7	; 0x07
    3da0:	38 85       	ldd	r19, Y+8	; 0x08
    3da2:	22 30       	cpi	r18, 0x02	; 2
    3da4:	31 05       	cpc	r19, r1
    3da6:	2c f4       	brge	.+10     	; 0x3db2 <DIO_enumSetPinValue+0x5e>
    3da8:	8f 81       	ldd	r24, Y+7	; 0x07
    3daa:	98 85       	ldd	r25, Y+8	; 0x08
    3dac:	00 97       	sbiw	r24, 0x00	; 0
    3dae:	61 f0       	breq	.+24     	; 0x3dc8 <DIO_enumSetPinValue+0x74>
    3db0:	d6 c0       	rjmp	.+428    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
    3db2:	2f 81       	ldd	r18, Y+7	; 0x07
    3db4:	38 85       	ldd	r19, Y+8	; 0x08
    3db6:	22 30       	cpi	r18, 0x02	; 2
    3db8:	31 05       	cpc	r19, r1
    3dba:	71 f1       	breq	.+92     	; 0x3e18 <DIO_enumSetPinValue+0xc4>
    3dbc:	8f 81       	ldd	r24, Y+7	; 0x07
    3dbe:	98 85       	ldd	r25, Y+8	; 0x08
    3dc0:	83 30       	cpi	r24, 0x03	; 3
    3dc2:	91 05       	cpc	r25, r1
    3dc4:	e9 f1       	breq	.+122    	; 0x3e40 <DIO_enumSetPinValue+0xec>
    3dc6:	cb c0       	rjmp	.+406    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: SET_BIT(PORTA_Register,Copy_u8PIN); break;
    3dc8:	ab e3       	ldi	r26, 0x3B	; 59
    3dca:	b0 e0       	ldi	r27, 0x00	; 0
    3dcc:	eb e3       	ldi	r30, 0x3B	; 59
    3dce:	f0 e0       	ldi	r31, 0x00	; 0
    3dd0:	80 81       	ld	r24, Z
    3dd2:	48 2f       	mov	r20, r24
    3dd4:	8b 81       	ldd	r24, Y+3	; 0x03
    3dd6:	28 2f       	mov	r18, r24
    3dd8:	30 e0       	ldi	r19, 0x00	; 0
    3dda:	81 e0       	ldi	r24, 0x01	; 1
    3ddc:	90 e0       	ldi	r25, 0x00	; 0
    3dde:	02 2e       	mov	r0, r18
    3de0:	02 c0       	rjmp	.+4      	; 0x3de6 <DIO_enumSetPinValue+0x92>
    3de2:	88 0f       	add	r24, r24
    3de4:	99 1f       	adc	r25, r25
    3de6:	0a 94       	dec	r0
    3de8:	e2 f7       	brpl	.-8      	; 0x3de2 <DIO_enumSetPinValue+0x8e>
    3dea:	84 2b       	or	r24, r20
    3dec:	8c 93       	st	X, r24
    3dee:	b7 c0       	rjmp	.+366    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: SET_BIT(PORTB_Register,Copy_u8PIN); break;
    3df0:	a8 e3       	ldi	r26, 0x38	; 56
    3df2:	b0 e0       	ldi	r27, 0x00	; 0
    3df4:	e8 e3       	ldi	r30, 0x38	; 56
    3df6:	f0 e0       	ldi	r31, 0x00	; 0
    3df8:	80 81       	ld	r24, Z
    3dfa:	48 2f       	mov	r20, r24
    3dfc:	8b 81       	ldd	r24, Y+3	; 0x03
    3dfe:	28 2f       	mov	r18, r24
    3e00:	30 e0       	ldi	r19, 0x00	; 0
    3e02:	81 e0       	ldi	r24, 0x01	; 1
    3e04:	90 e0       	ldi	r25, 0x00	; 0
    3e06:	02 2e       	mov	r0, r18
    3e08:	02 c0       	rjmp	.+4      	; 0x3e0e <DIO_enumSetPinValue+0xba>
    3e0a:	88 0f       	add	r24, r24
    3e0c:	99 1f       	adc	r25, r25
    3e0e:	0a 94       	dec	r0
    3e10:	e2 f7       	brpl	.-8      	; 0x3e0a <DIO_enumSetPinValue+0xb6>
    3e12:	84 2b       	or	r24, r20
    3e14:	8c 93       	st	X, r24
    3e16:	a3 c0       	rjmp	.+326    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: SET_BIT(PORTC_Register,Copy_u8PIN); break;
    3e18:	a5 e3       	ldi	r26, 0x35	; 53
    3e1a:	b0 e0       	ldi	r27, 0x00	; 0
    3e1c:	e5 e3       	ldi	r30, 0x35	; 53
    3e1e:	f0 e0       	ldi	r31, 0x00	; 0
    3e20:	80 81       	ld	r24, Z
    3e22:	48 2f       	mov	r20, r24
    3e24:	8b 81       	ldd	r24, Y+3	; 0x03
    3e26:	28 2f       	mov	r18, r24
    3e28:	30 e0       	ldi	r19, 0x00	; 0
    3e2a:	81 e0       	ldi	r24, 0x01	; 1
    3e2c:	90 e0       	ldi	r25, 0x00	; 0
    3e2e:	02 2e       	mov	r0, r18
    3e30:	02 c0       	rjmp	.+4      	; 0x3e36 <DIO_enumSetPinValue+0xe2>
    3e32:	88 0f       	add	r24, r24
    3e34:	99 1f       	adc	r25, r25
    3e36:	0a 94       	dec	r0
    3e38:	e2 f7       	brpl	.-8      	; 0x3e32 <DIO_enumSetPinValue+0xde>
    3e3a:	84 2b       	or	r24, r20
    3e3c:	8c 93       	st	X, r24
    3e3e:	8f c0       	rjmp	.+286    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: SET_BIT(PORTD_Register,Copy_u8PIN); break;
    3e40:	a2 e3       	ldi	r26, 0x32	; 50
    3e42:	b0 e0       	ldi	r27, 0x00	; 0
    3e44:	e2 e3       	ldi	r30, 0x32	; 50
    3e46:	f0 e0       	ldi	r31, 0x00	; 0
    3e48:	80 81       	ld	r24, Z
    3e4a:	48 2f       	mov	r20, r24
    3e4c:	8b 81       	ldd	r24, Y+3	; 0x03
    3e4e:	28 2f       	mov	r18, r24
    3e50:	30 e0       	ldi	r19, 0x00	; 0
    3e52:	81 e0       	ldi	r24, 0x01	; 1
    3e54:	90 e0       	ldi	r25, 0x00	; 0
    3e56:	02 2e       	mov	r0, r18
    3e58:	02 c0       	rjmp	.+4      	; 0x3e5e <DIO_enumSetPinValue+0x10a>
    3e5a:	88 0f       	add	r24, r24
    3e5c:	99 1f       	adc	r25, r25
    3e5e:	0a 94       	dec	r0
    3e60:	e2 f7       	brpl	.-8      	; 0x3e5a <DIO_enumSetPinValue+0x106>
    3e62:	84 2b       	or	r24, r20
    3e64:	8c 93       	st	X, r24
    3e66:	7b c0       	rjmp	.+246    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			}

		}

		else if (Copy_u8Value == DIO_PIN_LOW)
    3e68:	8c 81       	ldd	r24, Y+4	; 0x04
    3e6a:	88 23       	and	r24, r24
    3e6c:	09 f0       	breq	.+2      	; 0x3e70 <DIO_enumSetPinValue+0x11c>
    3e6e:	74 c0       	rjmp	.+232    	; 0x3f58 <DIO_enumSetPinValue+0x204>
		{
			/* Check on the Required PORT Number */
			switch (Copy_u8PORT)
    3e70:	8a 81       	ldd	r24, Y+2	; 0x02
    3e72:	28 2f       	mov	r18, r24
    3e74:	30 e0       	ldi	r19, 0x00	; 0
    3e76:	3e 83       	std	Y+6, r19	; 0x06
    3e78:	2d 83       	std	Y+5, r18	; 0x05
    3e7a:	8d 81       	ldd	r24, Y+5	; 0x05
    3e7c:	9e 81       	ldd	r25, Y+6	; 0x06
    3e7e:	81 30       	cpi	r24, 0x01	; 1
    3e80:	91 05       	cpc	r25, r1
    3e82:	59 f1       	breq	.+86     	; 0x3eda <DIO_enumSetPinValue+0x186>
    3e84:	2d 81       	ldd	r18, Y+5	; 0x05
    3e86:	3e 81       	ldd	r19, Y+6	; 0x06
    3e88:	22 30       	cpi	r18, 0x02	; 2
    3e8a:	31 05       	cpc	r19, r1
    3e8c:	2c f4       	brge	.+10     	; 0x3e98 <DIO_enumSetPinValue+0x144>
    3e8e:	8d 81       	ldd	r24, Y+5	; 0x05
    3e90:	9e 81       	ldd	r25, Y+6	; 0x06
    3e92:	00 97       	sbiw	r24, 0x00	; 0
    3e94:	69 f0       	breq	.+26     	; 0x3eb0 <DIO_enumSetPinValue+0x15c>
    3e96:	63 c0       	rjmp	.+198    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
    3e98:	2d 81       	ldd	r18, Y+5	; 0x05
    3e9a:	3e 81       	ldd	r19, Y+6	; 0x06
    3e9c:	22 30       	cpi	r18, 0x02	; 2
    3e9e:	31 05       	cpc	r19, r1
    3ea0:	89 f1       	breq	.+98     	; 0x3f04 <DIO_enumSetPinValue+0x1b0>
    3ea2:	8d 81       	ldd	r24, Y+5	; 0x05
    3ea4:	9e 81       	ldd	r25, Y+6	; 0x06
    3ea6:	83 30       	cpi	r24, 0x03	; 3
    3ea8:	91 05       	cpc	r25, r1
    3eaa:	09 f4       	brne	.+2      	; 0x3eae <DIO_enumSetPinValue+0x15a>
    3eac:	40 c0       	rjmp	.+128    	; 0x3f2e <DIO_enumSetPinValue+0x1da>
    3eae:	57 c0       	rjmp	.+174    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			{
			case DIO_PORTA: CLR_BIT(PORTA_Register,Copy_u8PIN); break;
    3eb0:	ab e3       	ldi	r26, 0x3B	; 59
    3eb2:	b0 e0       	ldi	r27, 0x00	; 0
    3eb4:	eb e3       	ldi	r30, 0x3B	; 59
    3eb6:	f0 e0       	ldi	r31, 0x00	; 0
    3eb8:	80 81       	ld	r24, Z
    3eba:	48 2f       	mov	r20, r24
    3ebc:	8b 81       	ldd	r24, Y+3	; 0x03
    3ebe:	28 2f       	mov	r18, r24
    3ec0:	30 e0       	ldi	r19, 0x00	; 0
    3ec2:	81 e0       	ldi	r24, 0x01	; 1
    3ec4:	90 e0       	ldi	r25, 0x00	; 0
    3ec6:	02 2e       	mov	r0, r18
    3ec8:	02 c0       	rjmp	.+4      	; 0x3ece <DIO_enumSetPinValue+0x17a>
    3eca:	88 0f       	add	r24, r24
    3ecc:	99 1f       	adc	r25, r25
    3ece:	0a 94       	dec	r0
    3ed0:	e2 f7       	brpl	.-8      	; 0x3eca <DIO_enumSetPinValue+0x176>
    3ed2:	80 95       	com	r24
    3ed4:	84 23       	and	r24, r20
    3ed6:	8c 93       	st	X, r24
    3ed8:	42 c0       	rjmp	.+132    	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTB: CLR_BIT(PORTB_Register,Copy_u8PIN); break;
    3eda:	a8 e3       	ldi	r26, 0x38	; 56
    3edc:	b0 e0       	ldi	r27, 0x00	; 0
    3ede:	e8 e3       	ldi	r30, 0x38	; 56
    3ee0:	f0 e0       	ldi	r31, 0x00	; 0
    3ee2:	80 81       	ld	r24, Z
    3ee4:	48 2f       	mov	r20, r24
    3ee6:	8b 81       	ldd	r24, Y+3	; 0x03
    3ee8:	28 2f       	mov	r18, r24
    3eea:	30 e0       	ldi	r19, 0x00	; 0
    3eec:	81 e0       	ldi	r24, 0x01	; 1
    3eee:	90 e0       	ldi	r25, 0x00	; 0
    3ef0:	02 2e       	mov	r0, r18
    3ef2:	02 c0       	rjmp	.+4      	; 0x3ef8 <DIO_enumSetPinValue+0x1a4>
    3ef4:	88 0f       	add	r24, r24
    3ef6:	99 1f       	adc	r25, r25
    3ef8:	0a 94       	dec	r0
    3efa:	e2 f7       	brpl	.-8      	; 0x3ef4 <DIO_enumSetPinValue+0x1a0>
    3efc:	80 95       	com	r24
    3efe:	84 23       	and	r24, r20
    3f00:	8c 93       	st	X, r24
    3f02:	2d c0       	rjmp	.+90     	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTC: CLR_BIT(PORTC_Register,Copy_u8PIN); break;
    3f04:	a5 e3       	ldi	r26, 0x35	; 53
    3f06:	b0 e0       	ldi	r27, 0x00	; 0
    3f08:	e5 e3       	ldi	r30, 0x35	; 53
    3f0a:	f0 e0       	ldi	r31, 0x00	; 0
    3f0c:	80 81       	ld	r24, Z
    3f0e:	48 2f       	mov	r20, r24
    3f10:	8b 81       	ldd	r24, Y+3	; 0x03
    3f12:	28 2f       	mov	r18, r24
    3f14:	30 e0       	ldi	r19, 0x00	; 0
    3f16:	81 e0       	ldi	r24, 0x01	; 1
    3f18:	90 e0       	ldi	r25, 0x00	; 0
    3f1a:	02 2e       	mov	r0, r18
    3f1c:	02 c0       	rjmp	.+4      	; 0x3f22 <DIO_enumSetPinValue+0x1ce>
    3f1e:	88 0f       	add	r24, r24
    3f20:	99 1f       	adc	r25, r25
    3f22:	0a 94       	dec	r0
    3f24:	e2 f7       	brpl	.-8      	; 0x3f1e <DIO_enumSetPinValue+0x1ca>
    3f26:	80 95       	com	r24
    3f28:	84 23       	and	r24, r20
    3f2a:	8c 93       	st	X, r24
    3f2c:	18 c0       	rjmp	.+48     	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			case DIO_PORTD: CLR_BIT(PORTD_Register,Copy_u8PIN); break;
    3f2e:	a2 e3       	ldi	r26, 0x32	; 50
    3f30:	b0 e0       	ldi	r27, 0x00	; 0
    3f32:	e2 e3       	ldi	r30, 0x32	; 50
    3f34:	f0 e0       	ldi	r31, 0x00	; 0
    3f36:	80 81       	ld	r24, Z
    3f38:	48 2f       	mov	r20, r24
    3f3a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f3c:	28 2f       	mov	r18, r24
    3f3e:	30 e0       	ldi	r19, 0x00	; 0
    3f40:	81 e0       	ldi	r24, 0x01	; 1
    3f42:	90 e0       	ldi	r25, 0x00	; 0
    3f44:	02 2e       	mov	r0, r18
    3f46:	02 c0       	rjmp	.+4      	; 0x3f4c <DIO_enumSetPinValue+0x1f8>
    3f48:	88 0f       	add	r24, r24
    3f4a:	99 1f       	adc	r25, r25
    3f4c:	0a 94       	dec	r0
    3f4e:	e2 f7       	brpl	.-8      	; 0x3f48 <DIO_enumSetPinValue+0x1f4>
    3f50:	80 95       	com	r24
    3f52:	84 23       	and	r24, r20
    3f54:	8c 93       	st	X, r24
    3f56:	03 c0       	rjmp	.+6      	; 0x3f5e <DIO_enumSetPinValue+0x20a>
			}
		}

		else
		{
			LOC_enumState = DIO_NOK ;
    3f58:	19 82       	std	Y+1, r1	; 0x01
    3f5a:	01 c0       	rjmp	.+2      	; 0x3f5e <DIO_enumSetPinValue+0x20a>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    3f5c:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    3f5e:	89 81       	ldd	r24, Y+1	; 0x01

}
    3f60:	28 96       	adiw	r28, 0x08	; 8
    3f62:	0f b6       	in	r0, 0x3f	; 63
    3f64:	f8 94       	cli
    3f66:	de bf       	out	0x3e, r29	; 62
    3f68:	0f be       	out	0x3f, r0	; 63
    3f6a:	cd bf       	out	0x3d, r28	; 61
    3f6c:	cf 91       	pop	r28
    3f6e:	df 91       	pop	r29
    3f70:	08 95       	ret

00003f72 <DIO_enumGetPinValue>:
  	  => *Copy_PtrData  --> pointer to recieve the pin value
 * return : its status and recieve Pin Value in pointer
 */

DIO_ErrorStatus DIO_enumGetPinValue          (u8 Copy_u8PORT, u8 Copy_u8PIN, u8 * Copy_PtrData   )
{
    3f72:	df 93       	push	r29
    3f74:	cf 93       	push	r28
    3f76:	cd b7       	in	r28, 0x3d	; 61
    3f78:	de b7       	in	r29, 0x3e	; 62
    3f7a:	27 97       	sbiw	r28, 0x07	; 7
    3f7c:	0f b6       	in	r0, 0x3f	; 63
    3f7e:	f8 94       	cli
    3f80:	de bf       	out	0x3e, r29	; 62
    3f82:	0f be       	out	0x3f, r0	; 63
    3f84:	cd bf       	out	0x3d, r28	; 61
    3f86:	8a 83       	std	Y+2, r24	; 0x02
    3f88:	6b 83       	std	Y+3, r22	; 0x03
    3f8a:	5d 83       	std	Y+5, r21	; 0x05
    3f8c:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    3f8e:	81 e0       	ldi	r24, 0x01	; 1
    3f90:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    3f92:	8a 81       	ldd	r24, Y+2	; 0x02
    3f94:	84 30       	cpi	r24, 0x04	; 4
    3f96:	08 f0       	brcs	.+2      	; 0x3f9a <DIO_enumGetPinValue+0x28>
    3f98:	a6 c0       	rjmp	.+332    	; 0x40e6 <DIO_enumGetPinValue+0x174>
    3f9a:	8b 81       	ldd	r24, Y+3	; 0x03
    3f9c:	88 30       	cpi	r24, 0x08	; 8
    3f9e:	08 f0       	brcs	.+2      	; 0x3fa2 <DIO_enumGetPinValue+0x30>
    3fa0:	a2 c0       	rjmp	.+324    	; 0x40e6 <DIO_enumGetPinValue+0x174>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    3fa2:	8a 81       	ldd	r24, Y+2	; 0x02
    3fa4:	28 2f       	mov	r18, r24
    3fa6:	30 e0       	ldi	r19, 0x00	; 0
    3fa8:	3f 83       	std	Y+7, r19	; 0x07
    3faa:	2e 83       	std	Y+6, r18	; 0x06
    3fac:	4e 81       	ldd	r20, Y+6	; 0x06
    3fae:	5f 81       	ldd	r21, Y+7	; 0x07
    3fb0:	41 30       	cpi	r20, 0x01	; 1
    3fb2:	51 05       	cpc	r21, r1
    3fb4:	c1 f1       	breq	.+112    	; 0x4026 <DIO_enumGetPinValue+0xb4>
    3fb6:	8e 81       	ldd	r24, Y+6	; 0x06
    3fb8:	9f 81       	ldd	r25, Y+7	; 0x07
    3fba:	82 30       	cpi	r24, 0x02	; 2
    3fbc:	91 05       	cpc	r25, r1
    3fbe:	34 f4       	brge	.+12     	; 0x3fcc <DIO_enumGetPinValue+0x5a>
    3fc0:	2e 81       	ldd	r18, Y+6	; 0x06
    3fc2:	3f 81       	ldd	r19, Y+7	; 0x07
    3fc4:	21 15       	cp	r18, r1
    3fc6:	31 05       	cpc	r19, r1
    3fc8:	71 f0       	breq	.+28     	; 0x3fe6 <DIO_enumGetPinValue+0x74>
    3fca:	8e c0       	rjmp	.+284    	; 0x40e8 <DIO_enumGetPinValue+0x176>
    3fcc:	4e 81       	ldd	r20, Y+6	; 0x06
    3fce:	5f 81       	ldd	r21, Y+7	; 0x07
    3fd0:	42 30       	cpi	r20, 0x02	; 2
    3fd2:	51 05       	cpc	r21, r1
    3fd4:	09 f4       	brne	.+2      	; 0x3fd8 <DIO_enumGetPinValue+0x66>
    3fd6:	47 c0       	rjmp	.+142    	; 0x4066 <DIO_enumGetPinValue+0xf4>
    3fd8:	8e 81       	ldd	r24, Y+6	; 0x06
    3fda:	9f 81       	ldd	r25, Y+7	; 0x07
    3fdc:	83 30       	cpi	r24, 0x03	; 3
    3fde:	91 05       	cpc	r25, r1
    3fe0:	09 f4       	brne	.+2      	; 0x3fe4 <DIO_enumGetPinValue+0x72>
    3fe2:	61 c0       	rjmp	.+194    	; 0x40a6 <DIO_enumGetPinValue+0x134>
    3fe4:	81 c0       	rjmp	.+258    	; 0x40e8 <DIO_enumGetPinValue+0x176>
		{
		case DIO_PORTA: * Copy_PtrData = GET_BIT(PINA_Register,Copy_u8PIN); break;
    3fe6:	e9 e3       	ldi	r30, 0x39	; 57
    3fe8:	f0 e0       	ldi	r31, 0x00	; 0
    3fea:	80 81       	ld	r24, Z
    3fec:	48 2f       	mov	r20, r24
    3fee:	50 e0       	ldi	r21, 0x00	; 0
    3ff0:	8b 81       	ldd	r24, Y+3	; 0x03
    3ff2:	28 2f       	mov	r18, r24
    3ff4:	30 e0       	ldi	r19, 0x00	; 0
    3ff6:	81 e0       	ldi	r24, 0x01	; 1
    3ff8:	90 e0       	ldi	r25, 0x00	; 0
    3ffa:	02 c0       	rjmp	.+4      	; 0x4000 <DIO_enumGetPinValue+0x8e>
    3ffc:	88 0f       	add	r24, r24
    3ffe:	99 1f       	adc	r25, r25
    4000:	2a 95       	dec	r18
    4002:	e2 f7       	brpl	.-8      	; 0x3ffc <DIO_enumGetPinValue+0x8a>
    4004:	9a 01       	movw	r18, r20
    4006:	28 23       	and	r18, r24
    4008:	39 23       	and	r19, r25
    400a:	8b 81       	ldd	r24, Y+3	; 0x03
    400c:	88 2f       	mov	r24, r24
    400e:	90 e0       	ldi	r25, 0x00	; 0
    4010:	a9 01       	movw	r20, r18
    4012:	02 c0       	rjmp	.+4      	; 0x4018 <DIO_enumGetPinValue+0xa6>
    4014:	55 95       	asr	r21
    4016:	47 95       	ror	r20
    4018:	8a 95       	dec	r24
    401a:	e2 f7       	brpl	.-8      	; 0x4014 <DIO_enumGetPinValue+0xa2>
    401c:	ca 01       	movw	r24, r20
    401e:	ec 81       	ldd	r30, Y+4	; 0x04
    4020:	fd 81       	ldd	r31, Y+5	; 0x05
    4022:	80 83       	st	Z, r24
    4024:	61 c0       	rjmp	.+194    	; 0x40e8 <DIO_enumGetPinValue+0x176>
		case DIO_PORTB: * Copy_PtrData = GET_BIT(PINB_Register,Copy_u8PIN); break;
    4026:	e6 e3       	ldi	r30, 0x36	; 54
    4028:	f0 e0       	ldi	r31, 0x00	; 0
    402a:	80 81       	ld	r24, Z
    402c:	48 2f       	mov	r20, r24
    402e:	50 e0       	ldi	r21, 0x00	; 0
    4030:	8b 81       	ldd	r24, Y+3	; 0x03
    4032:	28 2f       	mov	r18, r24
    4034:	30 e0       	ldi	r19, 0x00	; 0
    4036:	81 e0       	ldi	r24, 0x01	; 1
    4038:	90 e0       	ldi	r25, 0x00	; 0
    403a:	02 c0       	rjmp	.+4      	; 0x4040 <DIO_enumGetPinValue+0xce>
    403c:	88 0f       	add	r24, r24
    403e:	99 1f       	adc	r25, r25
    4040:	2a 95       	dec	r18
    4042:	e2 f7       	brpl	.-8      	; 0x403c <DIO_enumGetPinValue+0xca>
    4044:	9a 01       	movw	r18, r20
    4046:	28 23       	and	r18, r24
    4048:	39 23       	and	r19, r25
    404a:	8b 81       	ldd	r24, Y+3	; 0x03
    404c:	88 2f       	mov	r24, r24
    404e:	90 e0       	ldi	r25, 0x00	; 0
    4050:	a9 01       	movw	r20, r18
    4052:	02 c0       	rjmp	.+4      	; 0x4058 <DIO_enumGetPinValue+0xe6>
    4054:	55 95       	asr	r21
    4056:	47 95       	ror	r20
    4058:	8a 95       	dec	r24
    405a:	e2 f7       	brpl	.-8      	; 0x4054 <DIO_enumGetPinValue+0xe2>
    405c:	ca 01       	movw	r24, r20
    405e:	ec 81       	ldd	r30, Y+4	; 0x04
    4060:	fd 81       	ldd	r31, Y+5	; 0x05
    4062:	80 83       	st	Z, r24
    4064:	41 c0       	rjmp	.+130    	; 0x40e8 <DIO_enumGetPinValue+0x176>
		case DIO_PORTC: * Copy_PtrData = GET_BIT(PINC_Register,Copy_u8PIN); break;
    4066:	e3 e3       	ldi	r30, 0x33	; 51
    4068:	f0 e0       	ldi	r31, 0x00	; 0
    406a:	80 81       	ld	r24, Z
    406c:	48 2f       	mov	r20, r24
    406e:	50 e0       	ldi	r21, 0x00	; 0
    4070:	8b 81       	ldd	r24, Y+3	; 0x03
    4072:	28 2f       	mov	r18, r24
    4074:	30 e0       	ldi	r19, 0x00	; 0
    4076:	81 e0       	ldi	r24, 0x01	; 1
    4078:	90 e0       	ldi	r25, 0x00	; 0
    407a:	02 c0       	rjmp	.+4      	; 0x4080 <DIO_enumGetPinValue+0x10e>
    407c:	88 0f       	add	r24, r24
    407e:	99 1f       	adc	r25, r25
    4080:	2a 95       	dec	r18
    4082:	e2 f7       	brpl	.-8      	; 0x407c <DIO_enumGetPinValue+0x10a>
    4084:	9a 01       	movw	r18, r20
    4086:	28 23       	and	r18, r24
    4088:	39 23       	and	r19, r25
    408a:	8b 81       	ldd	r24, Y+3	; 0x03
    408c:	88 2f       	mov	r24, r24
    408e:	90 e0       	ldi	r25, 0x00	; 0
    4090:	a9 01       	movw	r20, r18
    4092:	02 c0       	rjmp	.+4      	; 0x4098 <DIO_enumGetPinValue+0x126>
    4094:	55 95       	asr	r21
    4096:	47 95       	ror	r20
    4098:	8a 95       	dec	r24
    409a:	e2 f7       	brpl	.-8      	; 0x4094 <DIO_enumGetPinValue+0x122>
    409c:	ca 01       	movw	r24, r20
    409e:	ec 81       	ldd	r30, Y+4	; 0x04
    40a0:	fd 81       	ldd	r31, Y+5	; 0x05
    40a2:	80 83       	st	Z, r24
    40a4:	21 c0       	rjmp	.+66     	; 0x40e8 <DIO_enumGetPinValue+0x176>
		case DIO_PORTD: * Copy_PtrData = GET_BIT(PIND_Register,Copy_u8PIN); break;
    40a6:	e0 e3       	ldi	r30, 0x30	; 48
    40a8:	f0 e0       	ldi	r31, 0x00	; 0
    40aa:	80 81       	ld	r24, Z
    40ac:	48 2f       	mov	r20, r24
    40ae:	50 e0       	ldi	r21, 0x00	; 0
    40b0:	8b 81       	ldd	r24, Y+3	; 0x03
    40b2:	28 2f       	mov	r18, r24
    40b4:	30 e0       	ldi	r19, 0x00	; 0
    40b6:	81 e0       	ldi	r24, 0x01	; 1
    40b8:	90 e0       	ldi	r25, 0x00	; 0
    40ba:	02 c0       	rjmp	.+4      	; 0x40c0 <DIO_enumGetPinValue+0x14e>
    40bc:	88 0f       	add	r24, r24
    40be:	99 1f       	adc	r25, r25
    40c0:	2a 95       	dec	r18
    40c2:	e2 f7       	brpl	.-8      	; 0x40bc <DIO_enumGetPinValue+0x14a>
    40c4:	9a 01       	movw	r18, r20
    40c6:	28 23       	and	r18, r24
    40c8:	39 23       	and	r19, r25
    40ca:	8b 81       	ldd	r24, Y+3	; 0x03
    40cc:	88 2f       	mov	r24, r24
    40ce:	90 e0       	ldi	r25, 0x00	; 0
    40d0:	a9 01       	movw	r20, r18
    40d2:	02 c0       	rjmp	.+4      	; 0x40d8 <DIO_enumGetPinValue+0x166>
    40d4:	55 95       	asr	r21
    40d6:	47 95       	ror	r20
    40d8:	8a 95       	dec	r24
    40da:	e2 f7       	brpl	.-8      	; 0x40d4 <DIO_enumGetPinValue+0x162>
    40dc:	ca 01       	movw	r24, r20
    40de:	ec 81       	ldd	r30, Y+4	; 0x04
    40e0:	fd 81       	ldd	r31, Y+5	; 0x05
    40e2:	80 83       	st	Z, r24
    40e4:	01 c0       	rjmp	.+2      	; 0x40e8 <DIO_enumGetPinValue+0x176>
	}

	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    40e6:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    40e8:	89 81       	ldd	r24, Y+1	; 0x01
}
    40ea:	27 96       	adiw	r28, 0x07	; 7
    40ec:	0f b6       	in	r0, 0x3f	; 63
    40ee:	f8 94       	cli
    40f0:	de bf       	out	0x3e, r29	; 62
    40f2:	0f be       	out	0x3f, r0	; 63
    40f4:	cd bf       	out	0x3d, r28	; 61
    40f6:	cf 91       	pop	r28
    40f8:	df 91       	pop	r29
    40fa:	08 95       	ret

000040fc <DIO_enumTogglePinValue>:
  	  =>Copy_u8PORT --> Port Name [ DIO_PORTA ,	DIO_PORTB , DIO_PORTC , DIO_PORTD ]
  	  =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumTogglePinValue  ( u8 Copy_u8PORT, u8 Copy_u8PIN )
{
    40fc:	df 93       	push	r29
    40fe:	cf 93       	push	r28
    4100:	00 d0       	rcall	.+0      	; 0x4102 <DIO_enumTogglePinValue+0x6>
    4102:	00 d0       	rcall	.+0      	; 0x4104 <DIO_enumTogglePinValue+0x8>
    4104:	0f 92       	push	r0
    4106:	cd b7       	in	r28, 0x3d	; 61
    4108:	de b7       	in	r29, 0x3e	; 62
    410a:	8a 83       	std	Y+2, r24	; 0x02
    410c:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    410e:	81 e0       	ldi	r24, 0x01	; 1
    4110:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PIN <= DIO_PIN7)
    4112:	8b 81       	ldd	r24, Y+3	; 0x03
    4114:	88 30       	cpi	r24, 0x08	; 8
    4116:	08 f0       	brcs	.+2      	; 0x411a <DIO_enumTogglePinValue+0x1e>
    4118:	6f c0       	rjmp	.+222    	; 0x41f8 <DIO_enumTogglePinValue+0xfc>
	{
		switch (Copy_u8PORT)
    411a:	8a 81       	ldd	r24, Y+2	; 0x02
    411c:	28 2f       	mov	r18, r24
    411e:	30 e0       	ldi	r19, 0x00	; 0
    4120:	3d 83       	std	Y+5, r19	; 0x05
    4122:	2c 83       	std	Y+4, r18	; 0x04
    4124:	8c 81       	ldd	r24, Y+4	; 0x04
    4126:	9d 81       	ldd	r25, Y+5	; 0x05
    4128:	81 30       	cpi	r24, 0x01	; 1
    412a:	91 05       	cpc	r25, r1
    412c:	49 f1       	breq	.+82     	; 0x4180 <DIO_enumTogglePinValue+0x84>
    412e:	2c 81       	ldd	r18, Y+4	; 0x04
    4130:	3d 81       	ldd	r19, Y+5	; 0x05
    4132:	22 30       	cpi	r18, 0x02	; 2
    4134:	31 05       	cpc	r19, r1
    4136:	2c f4       	brge	.+10     	; 0x4142 <DIO_enumTogglePinValue+0x46>
    4138:	8c 81       	ldd	r24, Y+4	; 0x04
    413a:	9d 81       	ldd	r25, Y+5	; 0x05
    413c:	00 97       	sbiw	r24, 0x00	; 0
    413e:	61 f0       	breq	.+24     	; 0x4158 <DIO_enumTogglePinValue+0x5c>
    4140:	5c c0       	rjmp	.+184    	; 0x41fa <DIO_enumTogglePinValue+0xfe>
    4142:	2c 81       	ldd	r18, Y+4	; 0x04
    4144:	3d 81       	ldd	r19, Y+5	; 0x05
    4146:	22 30       	cpi	r18, 0x02	; 2
    4148:	31 05       	cpc	r19, r1
    414a:	71 f1       	breq	.+92     	; 0x41a8 <DIO_enumTogglePinValue+0xac>
    414c:	8c 81       	ldd	r24, Y+4	; 0x04
    414e:	9d 81       	ldd	r25, Y+5	; 0x05
    4150:	83 30       	cpi	r24, 0x03	; 3
    4152:	91 05       	cpc	r25, r1
    4154:	e9 f1       	breq	.+122    	; 0x41d0 <DIO_enumTogglePinValue+0xd4>
    4156:	51 c0       	rjmp	.+162    	; 0x41fa <DIO_enumTogglePinValue+0xfe>
		{
		case DIO_PORTA : TOG_BIT(PORTA_Register,Copy_u8PIN);
    4158:	ab e3       	ldi	r26, 0x3B	; 59
    415a:	b0 e0       	ldi	r27, 0x00	; 0
    415c:	eb e3       	ldi	r30, 0x3B	; 59
    415e:	f0 e0       	ldi	r31, 0x00	; 0
    4160:	80 81       	ld	r24, Z
    4162:	48 2f       	mov	r20, r24
    4164:	8b 81       	ldd	r24, Y+3	; 0x03
    4166:	28 2f       	mov	r18, r24
    4168:	30 e0       	ldi	r19, 0x00	; 0
    416a:	81 e0       	ldi	r24, 0x01	; 1
    416c:	90 e0       	ldi	r25, 0x00	; 0
    416e:	02 2e       	mov	r0, r18
    4170:	02 c0       	rjmp	.+4      	; 0x4176 <DIO_enumTogglePinValue+0x7a>
    4172:	88 0f       	add	r24, r24
    4174:	99 1f       	adc	r25, r25
    4176:	0a 94       	dec	r0
    4178:	e2 f7       	brpl	.-8      	; 0x4172 <DIO_enumTogglePinValue+0x76>
    417a:	84 27       	eor	r24, r20
    417c:	8c 93       	st	X, r24
    417e:	3d c0       	rjmp	.+122    	; 0x41fa <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTB : TOG_BIT(PORTB_Register,Copy_u8PIN);
    4180:	a8 e3       	ldi	r26, 0x38	; 56
    4182:	b0 e0       	ldi	r27, 0x00	; 0
    4184:	e8 e3       	ldi	r30, 0x38	; 56
    4186:	f0 e0       	ldi	r31, 0x00	; 0
    4188:	80 81       	ld	r24, Z
    418a:	48 2f       	mov	r20, r24
    418c:	8b 81       	ldd	r24, Y+3	; 0x03
    418e:	28 2f       	mov	r18, r24
    4190:	30 e0       	ldi	r19, 0x00	; 0
    4192:	81 e0       	ldi	r24, 0x01	; 1
    4194:	90 e0       	ldi	r25, 0x00	; 0
    4196:	02 2e       	mov	r0, r18
    4198:	02 c0       	rjmp	.+4      	; 0x419e <DIO_enumTogglePinValue+0xa2>
    419a:	88 0f       	add	r24, r24
    419c:	99 1f       	adc	r25, r25
    419e:	0a 94       	dec	r0
    41a0:	e2 f7       	brpl	.-8      	; 0x419a <DIO_enumTogglePinValue+0x9e>
    41a2:	84 27       	eor	r24, r20
    41a4:	8c 93       	st	X, r24
    41a6:	29 c0       	rjmp	.+82     	; 0x41fa <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTC : TOG_BIT(PORTC_Register,Copy_u8PIN);
    41a8:	a5 e3       	ldi	r26, 0x35	; 53
    41aa:	b0 e0       	ldi	r27, 0x00	; 0
    41ac:	e5 e3       	ldi	r30, 0x35	; 53
    41ae:	f0 e0       	ldi	r31, 0x00	; 0
    41b0:	80 81       	ld	r24, Z
    41b2:	48 2f       	mov	r20, r24
    41b4:	8b 81       	ldd	r24, Y+3	; 0x03
    41b6:	28 2f       	mov	r18, r24
    41b8:	30 e0       	ldi	r19, 0x00	; 0
    41ba:	81 e0       	ldi	r24, 0x01	; 1
    41bc:	90 e0       	ldi	r25, 0x00	; 0
    41be:	02 2e       	mov	r0, r18
    41c0:	02 c0       	rjmp	.+4      	; 0x41c6 <DIO_enumTogglePinValue+0xca>
    41c2:	88 0f       	add	r24, r24
    41c4:	99 1f       	adc	r25, r25
    41c6:	0a 94       	dec	r0
    41c8:	e2 f7       	brpl	.-8      	; 0x41c2 <DIO_enumTogglePinValue+0xc6>
    41ca:	84 27       	eor	r24, r20
    41cc:	8c 93       	st	X, r24
    41ce:	15 c0       	rjmp	.+42     	; 0x41fa <DIO_enumTogglePinValue+0xfe>
		break ;
		case DIO_PORTD : TOG_BIT(PORTD_Register,Copy_u8PIN);
    41d0:	a2 e3       	ldi	r26, 0x32	; 50
    41d2:	b0 e0       	ldi	r27, 0x00	; 0
    41d4:	e2 e3       	ldi	r30, 0x32	; 50
    41d6:	f0 e0       	ldi	r31, 0x00	; 0
    41d8:	80 81       	ld	r24, Z
    41da:	48 2f       	mov	r20, r24
    41dc:	8b 81       	ldd	r24, Y+3	; 0x03
    41de:	28 2f       	mov	r18, r24
    41e0:	30 e0       	ldi	r19, 0x00	; 0
    41e2:	81 e0       	ldi	r24, 0x01	; 1
    41e4:	90 e0       	ldi	r25, 0x00	; 0
    41e6:	02 2e       	mov	r0, r18
    41e8:	02 c0       	rjmp	.+4      	; 0x41ee <DIO_enumTogglePinValue+0xf2>
    41ea:	88 0f       	add	r24, r24
    41ec:	99 1f       	adc	r25, r25
    41ee:	0a 94       	dec	r0
    41f0:	e2 f7       	brpl	.-8      	; 0x41ea <DIO_enumTogglePinValue+0xee>
    41f2:	84 27       	eor	r24, r20
    41f4:	8c 93       	st	X, r24
    41f6:	01 c0       	rjmp	.+2      	; 0x41fa <DIO_enumTogglePinValue+0xfe>

	}
	else
	{
		/* in case of error in the Pin ID or PORT ID */
		LOC_enumState = DIO_NOK ;
    41f8:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState;
    41fa:	89 81       	ldd	r24, Y+1	; 0x01
}
    41fc:	0f 90       	pop	r0
    41fe:	0f 90       	pop	r0
    4200:	0f 90       	pop	r0
    4202:	0f 90       	pop	r0
    4204:	0f 90       	pop	r0
    4206:	cf 91       	pop	r28
    4208:	df 91       	pop	r29
    420a:	08 95       	ret

0000420c <DIO_enumConnectPullup>:
  	  =>Copy_u8PIN  --> Pin Number [ DIO_PIN0 , DIO_PIN1 , DIO_PIN2 , DIO_PIN3 , DIO_PIN4 , DIO_PIN5 , DIO_PIN6 , DIO_PIN7 ]
 	  =>Copy_u8ConnectPullup --> [DIO_PIN_HIGH , DIO_PIN_LOW ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumConnectPullup (u8 Copy_u8PORT ,u8 Copy_u8PIN, u8 Copy_u8ConnectPullup)
{
    420c:	df 93       	push	r29
    420e:	cf 93       	push	r28
    4210:	00 d0       	rcall	.+0      	; 0x4212 <DIO_enumConnectPullup+0x6>
    4212:	00 d0       	rcall	.+0      	; 0x4214 <DIO_enumConnectPullup+0x8>
    4214:	00 d0       	rcall	.+0      	; 0x4216 <DIO_enumConnectPullup+0xa>
    4216:	cd b7       	in	r28, 0x3d	; 61
    4218:	de b7       	in	r29, 0x3e	; 62
    421a:	8a 83       	std	Y+2, r24	; 0x02
    421c:	6b 83       	std	Y+3, r22	; 0x03
    421e:	4c 83       	std	Y+4, r20	; 0x04

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    4220:	81 e0       	ldi	r24, 0x01	; 1
    4222:	89 83       	std	Y+1, r24	; 0x01

	if ((Copy_u8PORT <= DIO_PORTD) && (Copy_u8PIN <= DIO_PIN7))
    4224:	8a 81       	ldd	r24, Y+2	; 0x02
    4226:	84 30       	cpi	r24, 0x04	; 4
    4228:	08 f0       	brcs	.+2      	; 0x422c <DIO_enumConnectPullup+0x20>
    422a:	3e c1       	rjmp	.+636    	; 0x44a8 <DIO_enumConnectPullup+0x29c>
    422c:	8b 81       	ldd	r24, Y+3	; 0x03
    422e:	88 30       	cpi	r24, 0x08	; 8
    4230:	08 f0       	brcs	.+2      	; 0x4234 <DIO_enumConnectPullup+0x28>
    4232:	3a c1       	rjmp	.+628    	; 0x44a8 <DIO_enumConnectPullup+0x29c>
	{
		switch(Copy_u8PORT)
    4234:	8a 81       	ldd	r24, Y+2	; 0x02
    4236:	28 2f       	mov	r18, r24
    4238:	30 e0       	ldi	r19, 0x00	; 0
    423a:	3e 83       	std	Y+6, r19	; 0x06
    423c:	2d 83       	std	Y+5, r18	; 0x05
    423e:	8d 81       	ldd	r24, Y+5	; 0x05
    4240:	9e 81       	ldd	r25, Y+6	; 0x06
    4242:	81 30       	cpi	r24, 0x01	; 1
    4244:	91 05       	cpc	r25, r1
    4246:	09 f4       	brne	.+2      	; 0x424a <DIO_enumConnectPullup+0x3e>
    4248:	5d c0       	rjmp	.+186    	; 0x4304 <DIO_enumConnectPullup+0xf8>
    424a:	2d 81       	ldd	r18, Y+5	; 0x05
    424c:	3e 81       	ldd	r19, Y+6	; 0x06
    424e:	22 30       	cpi	r18, 0x02	; 2
    4250:	31 05       	cpc	r19, r1
    4252:	2c f4       	brge	.+10     	; 0x425e <DIO_enumConnectPullup+0x52>
    4254:	8d 81       	ldd	r24, Y+5	; 0x05
    4256:	9e 81       	ldd	r25, Y+6	; 0x06
    4258:	00 97       	sbiw	r24, 0x00	; 0
    425a:	71 f0       	breq	.+28     	; 0x4278 <DIO_enumConnectPullup+0x6c>
    425c:	26 c1       	rjmp	.+588    	; 0x44aa <DIO_enumConnectPullup+0x29e>
    425e:	2d 81       	ldd	r18, Y+5	; 0x05
    4260:	3e 81       	ldd	r19, Y+6	; 0x06
    4262:	22 30       	cpi	r18, 0x02	; 2
    4264:	31 05       	cpc	r19, r1
    4266:	09 f4       	brne	.+2      	; 0x426a <DIO_enumConnectPullup+0x5e>
    4268:	93 c0       	rjmp	.+294    	; 0x4390 <DIO_enumConnectPullup+0x184>
    426a:	8d 81       	ldd	r24, Y+5	; 0x05
    426c:	9e 81       	ldd	r25, Y+6	; 0x06
    426e:	83 30       	cpi	r24, 0x03	; 3
    4270:	91 05       	cpc	r25, r1
    4272:	09 f4       	brne	.+2      	; 0x4276 <DIO_enumConnectPullup+0x6a>
    4274:	d3 c0       	rjmp	.+422    	; 0x441c <DIO_enumConnectPullup+0x210>
    4276:	19 c1       	rjmp	.+562    	; 0x44aa <DIO_enumConnectPullup+0x29e>
		{
		/* Connect or disconnect the pull up resistance to the given pin in port A */
		case DIO_PORTA:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    4278:	8c 81       	ldd	r24, Y+4	; 0x04
    427a:	81 30       	cpi	r24, 0x01	; 1
    427c:	71 f5       	brne	.+92     	; 0x42da <DIO_enumConnectPullup+0xce>
			{
				CLR_BIT(SFIOR,PUD);
    427e:	a0 e5       	ldi	r26, 0x50	; 80
    4280:	b0 e0       	ldi	r27, 0x00	; 0
    4282:	e0 e5       	ldi	r30, 0x50	; 80
    4284:	f0 e0       	ldi	r31, 0x00	; 0
    4286:	80 81       	ld	r24, Z
    4288:	8b 7f       	andi	r24, 0xFB	; 251
    428a:	8c 93       	st	X, r24
				CLR_BIT(DDRA_Register,Copy_u8PIN);
    428c:	aa e3       	ldi	r26, 0x3A	; 58
    428e:	b0 e0       	ldi	r27, 0x00	; 0
    4290:	ea e3       	ldi	r30, 0x3A	; 58
    4292:	f0 e0       	ldi	r31, 0x00	; 0
    4294:	80 81       	ld	r24, Z
    4296:	48 2f       	mov	r20, r24
    4298:	8b 81       	ldd	r24, Y+3	; 0x03
    429a:	28 2f       	mov	r18, r24
    429c:	30 e0       	ldi	r19, 0x00	; 0
    429e:	81 e0       	ldi	r24, 0x01	; 1
    42a0:	90 e0       	ldi	r25, 0x00	; 0
    42a2:	02 c0       	rjmp	.+4      	; 0x42a8 <DIO_enumConnectPullup+0x9c>
    42a4:	88 0f       	add	r24, r24
    42a6:	99 1f       	adc	r25, r25
    42a8:	2a 95       	dec	r18
    42aa:	e2 f7       	brpl	.-8      	; 0x42a4 <DIO_enumConnectPullup+0x98>
    42ac:	80 95       	com	r24
    42ae:	84 23       	and	r24, r20
    42b0:	8c 93       	st	X, r24
				SET_BIT(PORTA_Register,Copy_u8PIN);
    42b2:	ab e3       	ldi	r26, 0x3B	; 59
    42b4:	b0 e0       	ldi	r27, 0x00	; 0
    42b6:	eb e3       	ldi	r30, 0x3B	; 59
    42b8:	f0 e0       	ldi	r31, 0x00	; 0
    42ba:	80 81       	ld	r24, Z
    42bc:	48 2f       	mov	r20, r24
    42be:	8b 81       	ldd	r24, Y+3	; 0x03
    42c0:	28 2f       	mov	r18, r24
    42c2:	30 e0       	ldi	r19, 0x00	; 0
    42c4:	81 e0       	ldi	r24, 0x01	; 1
    42c6:	90 e0       	ldi	r25, 0x00	; 0
    42c8:	02 2e       	mov	r0, r18
    42ca:	02 c0       	rjmp	.+4      	; 0x42d0 <DIO_enumConnectPullup+0xc4>
    42cc:	88 0f       	add	r24, r24
    42ce:	99 1f       	adc	r25, r25
    42d0:	0a 94       	dec	r0
    42d2:	e2 f7       	brpl	.-8      	; 0x42cc <DIO_enumConnectPullup+0xc0>
    42d4:	84 2b       	or	r24, r20
    42d6:	8c 93       	st	X, r24
    42d8:	e8 c0       	rjmp	.+464    	; 0x44aa <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTA_Register,Copy_u8PIN);
    42da:	ab e3       	ldi	r26, 0x3B	; 59
    42dc:	b0 e0       	ldi	r27, 0x00	; 0
    42de:	eb e3       	ldi	r30, 0x3B	; 59
    42e0:	f0 e0       	ldi	r31, 0x00	; 0
    42e2:	80 81       	ld	r24, Z
    42e4:	48 2f       	mov	r20, r24
    42e6:	8b 81       	ldd	r24, Y+3	; 0x03
    42e8:	28 2f       	mov	r18, r24
    42ea:	30 e0       	ldi	r19, 0x00	; 0
    42ec:	81 e0       	ldi	r24, 0x01	; 1
    42ee:	90 e0       	ldi	r25, 0x00	; 0
    42f0:	02 2e       	mov	r0, r18
    42f2:	02 c0       	rjmp	.+4      	; 0x42f8 <DIO_enumConnectPullup+0xec>
    42f4:	88 0f       	add	r24, r24
    42f6:	99 1f       	adc	r25, r25
    42f8:	0a 94       	dec	r0
    42fa:	e2 f7       	brpl	.-8      	; 0x42f4 <DIO_enumConnectPullup+0xe8>
    42fc:	80 95       	com	r24
    42fe:	84 23       	and	r24, r20
    4300:	8c 93       	st	X, r24
    4302:	d3 c0       	rjmp	.+422    	; 0x44aa <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port B */
		case DIO_PORTB:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    4304:	8c 81       	ldd	r24, Y+4	; 0x04
    4306:	81 30       	cpi	r24, 0x01	; 1
    4308:	71 f5       	brne	.+92     	; 0x4366 <DIO_enumConnectPullup+0x15a>
			{
				CLR_BIT(SFIOR,PUD);
    430a:	a0 e5       	ldi	r26, 0x50	; 80
    430c:	b0 e0       	ldi	r27, 0x00	; 0
    430e:	e0 e5       	ldi	r30, 0x50	; 80
    4310:	f0 e0       	ldi	r31, 0x00	; 0
    4312:	80 81       	ld	r24, Z
    4314:	8b 7f       	andi	r24, 0xFB	; 251
    4316:	8c 93       	st	X, r24
				CLR_BIT(DDRB_Register,Copy_u8PIN);
    4318:	a7 e3       	ldi	r26, 0x37	; 55
    431a:	b0 e0       	ldi	r27, 0x00	; 0
    431c:	e7 e3       	ldi	r30, 0x37	; 55
    431e:	f0 e0       	ldi	r31, 0x00	; 0
    4320:	80 81       	ld	r24, Z
    4322:	48 2f       	mov	r20, r24
    4324:	8b 81       	ldd	r24, Y+3	; 0x03
    4326:	28 2f       	mov	r18, r24
    4328:	30 e0       	ldi	r19, 0x00	; 0
    432a:	81 e0       	ldi	r24, 0x01	; 1
    432c:	90 e0       	ldi	r25, 0x00	; 0
    432e:	02 c0       	rjmp	.+4      	; 0x4334 <DIO_enumConnectPullup+0x128>
    4330:	88 0f       	add	r24, r24
    4332:	99 1f       	adc	r25, r25
    4334:	2a 95       	dec	r18
    4336:	e2 f7       	brpl	.-8      	; 0x4330 <DIO_enumConnectPullup+0x124>
    4338:	80 95       	com	r24
    433a:	84 23       	and	r24, r20
    433c:	8c 93       	st	X, r24
				SET_BIT(PORTB_Register,Copy_u8PIN);
    433e:	a8 e3       	ldi	r26, 0x38	; 56
    4340:	b0 e0       	ldi	r27, 0x00	; 0
    4342:	e8 e3       	ldi	r30, 0x38	; 56
    4344:	f0 e0       	ldi	r31, 0x00	; 0
    4346:	80 81       	ld	r24, Z
    4348:	48 2f       	mov	r20, r24
    434a:	8b 81       	ldd	r24, Y+3	; 0x03
    434c:	28 2f       	mov	r18, r24
    434e:	30 e0       	ldi	r19, 0x00	; 0
    4350:	81 e0       	ldi	r24, 0x01	; 1
    4352:	90 e0       	ldi	r25, 0x00	; 0
    4354:	02 2e       	mov	r0, r18
    4356:	02 c0       	rjmp	.+4      	; 0x435c <DIO_enumConnectPullup+0x150>
    4358:	88 0f       	add	r24, r24
    435a:	99 1f       	adc	r25, r25
    435c:	0a 94       	dec	r0
    435e:	e2 f7       	brpl	.-8      	; 0x4358 <DIO_enumConnectPullup+0x14c>
    4360:	84 2b       	or	r24, r20
    4362:	8c 93       	st	X, r24
    4364:	a2 c0       	rjmp	.+324    	; 0x44aa <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTB_Register,Copy_u8PIN);
    4366:	a8 e3       	ldi	r26, 0x38	; 56
    4368:	b0 e0       	ldi	r27, 0x00	; 0
    436a:	e8 e3       	ldi	r30, 0x38	; 56
    436c:	f0 e0       	ldi	r31, 0x00	; 0
    436e:	80 81       	ld	r24, Z
    4370:	48 2f       	mov	r20, r24
    4372:	8b 81       	ldd	r24, Y+3	; 0x03
    4374:	28 2f       	mov	r18, r24
    4376:	30 e0       	ldi	r19, 0x00	; 0
    4378:	81 e0       	ldi	r24, 0x01	; 1
    437a:	90 e0       	ldi	r25, 0x00	; 0
    437c:	02 2e       	mov	r0, r18
    437e:	02 c0       	rjmp	.+4      	; 0x4384 <DIO_enumConnectPullup+0x178>
    4380:	88 0f       	add	r24, r24
    4382:	99 1f       	adc	r25, r25
    4384:	0a 94       	dec	r0
    4386:	e2 f7       	brpl	.-8      	; 0x4380 <DIO_enumConnectPullup+0x174>
    4388:	80 95       	com	r24
    438a:	84 23       	and	r24, r20
    438c:	8c 93       	st	X, r24
    438e:	8d c0       	rjmp	.+282    	; 0x44aa <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port C */
		case DIO_PORTC:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    4390:	8c 81       	ldd	r24, Y+4	; 0x04
    4392:	81 30       	cpi	r24, 0x01	; 1
    4394:	71 f5       	brne	.+92     	; 0x43f2 <DIO_enumConnectPullup+0x1e6>
			{
				CLR_BIT(SFIOR,PUD);
    4396:	a0 e5       	ldi	r26, 0x50	; 80
    4398:	b0 e0       	ldi	r27, 0x00	; 0
    439a:	e0 e5       	ldi	r30, 0x50	; 80
    439c:	f0 e0       	ldi	r31, 0x00	; 0
    439e:	80 81       	ld	r24, Z
    43a0:	8b 7f       	andi	r24, 0xFB	; 251
    43a2:	8c 93       	st	X, r24
				CLR_BIT(DDRC_Register,Copy_u8PIN);
    43a4:	a4 e3       	ldi	r26, 0x34	; 52
    43a6:	b0 e0       	ldi	r27, 0x00	; 0
    43a8:	e4 e3       	ldi	r30, 0x34	; 52
    43aa:	f0 e0       	ldi	r31, 0x00	; 0
    43ac:	80 81       	ld	r24, Z
    43ae:	48 2f       	mov	r20, r24
    43b0:	8b 81       	ldd	r24, Y+3	; 0x03
    43b2:	28 2f       	mov	r18, r24
    43b4:	30 e0       	ldi	r19, 0x00	; 0
    43b6:	81 e0       	ldi	r24, 0x01	; 1
    43b8:	90 e0       	ldi	r25, 0x00	; 0
    43ba:	02 c0       	rjmp	.+4      	; 0x43c0 <DIO_enumConnectPullup+0x1b4>
    43bc:	88 0f       	add	r24, r24
    43be:	99 1f       	adc	r25, r25
    43c0:	2a 95       	dec	r18
    43c2:	e2 f7       	brpl	.-8      	; 0x43bc <DIO_enumConnectPullup+0x1b0>
    43c4:	80 95       	com	r24
    43c6:	84 23       	and	r24, r20
    43c8:	8c 93       	st	X, r24
				SET_BIT(PORTC_Register,Copy_u8PIN);
    43ca:	a5 e3       	ldi	r26, 0x35	; 53
    43cc:	b0 e0       	ldi	r27, 0x00	; 0
    43ce:	e5 e3       	ldi	r30, 0x35	; 53
    43d0:	f0 e0       	ldi	r31, 0x00	; 0
    43d2:	80 81       	ld	r24, Z
    43d4:	48 2f       	mov	r20, r24
    43d6:	8b 81       	ldd	r24, Y+3	; 0x03
    43d8:	28 2f       	mov	r18, r24
    43da:	30 e0       	ldi	r19, 0x00	; 0
    43dc:	81 e0       	ldi	r24, 0x01	; 1
    43de:	90 e0       	ldi	r25, 0x00	; 0
    43e0:	02 2e       	mov	r0, r18
    43e2:	02 c0       	rjmp	.+4      	; 0x43e8 <DIO_enumConnectPullup+0x1dc>
    43e4:	88 0f       	add	r24, r24
    43e6:	99 1f       	adc	r25, r25
    43e8:	0a 94       	dec	r0
    43ea:	e2 f7       	brpl	.-8      	; 0x43e4 <DIO_enumConnectPullup+0x1d8>
    43ec:	84 2b       	or	r24, r20
    43ee:	8c 93       	st	X, r24
    43f0:	5c c0       	rjmp	.+184    	; 0x44aa <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTC_Register,Copy_u8PIN);
    43f2:	a5 e3       	ldi	r26, 0x35	; 53
    43f4:	b0 e0       	ldi	r27, 0x00	; 0
    43f6:	e5 e3       	ldi	r30, 0x35	; 53
    43f8:	f0 e0       	ldi	r31, 0x00	; 0
    43fa:	80 81       	ld	r24, Z
    43fc:	48 2f       	mov	r20, r24
    43fe:	8b 81       	ldd	r24, Y+3	; 0x03
    4400:	28 2f       	mov	r18, r24
    4402:	30 e0       	ldi	r19, 0x00	; 0
    4404:	81 e0       	ldi	r24, 0x01	; 1
    4406:	90 e0       	ldi	r25, 0x00	; 0
    4408:	02 2e       	mov	r0, r18
    440a:	02 c0       	rjmp	.+4      	; 0x4410 <DIO_enumConnectPullup+0x204>
    440c:	88 0f       	add	r24, r24
    440e:	99 1f       	adc	r25, r25
    4410:	0a 94       	dec	r0
    4412:	e2 f7       	brpl	.-8      	; 0x440c <DIO_enumConnectPullup+0x200>
    4414:	80 95       	com	r24
    4416:	84 23       	and	r24, r20
    4418:	8c 93       	st	X, r24
    441a:	47 c0       	rjmp	.+142    	; 0x44aa <DIO_enumConnectPullup+0x29e>
			}
			break;
			/* Connect or disconnect the pull up resistance to the given pin in port D */
		case DIO_PORTD:
			if(Copy_u8ConnectPullup==DIO_PIN_HIGH)
    441c:	8c 81       	ldd	r24, Y+4	; 0x04
    441e:	81 30       	cpi	r24, 0x01	; 1
    4420:	71 f5       	brne	.+92     	; 0x447e <DIO_enumConnectPullup+0x272>
			{
				CLR_BIT(SFIOR,PUD);
    4422:	a0 e5       	ldi	r26, 0x50	; 80
    4424:	b0 e0       	ldi	r27, 0x00	; 0
    4426:	e0 e5       	ldi	r30, 0x50	; 80
    4428:	f0 e0       	ldi	r31, 0x00	; 0
    442a:	80 81       	ld	r24, Z
    442c:	8b 7f       	andi	r24, 0xFB	; 251
    442e:	8c 93       	st	X, r24
				CLR_BIT(DDRD_Register,Copy_u8PIN);
    4430:	a1 e3       	ldi	r26, 0x31	; 49
    4432:	b0 e0       	ldi	r27, 0x00	; 0
    4434:	e1 e3       	ldi	r30, 0x31	; 49
    4436:	f0 e0       	ldi	r31, 0x00	; 0
    4438:	80 81       	ld	r24, Z
    443a:	48 2f       	mov	r20, r24
    443c:	8b 81       	ldd	r24, Y+3	; 0x03
    443e:	28 2f       	mov	r18, r24
    4440:	30 e0       	ldi	r19, 0x00	; 0
    4442:	81 e0       	ldi	r24, 0x01	; 1
    4444:	90 e0       	ldi	r25, 0x00	; 0
    4446:	02 c0       	rjmp	.+4      	; 0x444c <DIO_enumConnectPullup+0x240>
    4448:	88 0f       	add	r24, r24
    444a:	99 1f       	adc	r25, r25
    444c:	2a 95       	dec	r18
    444e:	e2 f7       	brpl	.-8      	; 0x4448 <DIO_enumConnectPullup+0x23c>
    4450:	80 95       	com	r24
    4452:	84 23       	and	r24, r20
    4454:	8c 93       	st	X, r24
				SET_BIT(PORTD_Register,Copy_u8PIN);
    4456:	a2 e3       	ldi	r26, 0x32	; 50
    4458:	b0 e0       	ldi	r27, 0x00	; 0
    445a:	e2 e3       	ldi	r30, 0x32	; 50
    445c:	f0 e0       	ldi	r31, 0x00	; 0
    445e:	80 81       	ld	r24, Z
    4460:	48 2f       	mov	r20, r24
    4462:	8b 81       	ldd	r24, Y+3	; 0x03
    4464:	28 2f       	mov	r18, r24
    4466:	30 e0       	ldi	r19, 0x00	; 0
    4468:	81 e0       	ldi	r24, 0x01	; 1
    446a:	90 e0       	ldi	r25, 0x00	; 0
    446c:	02 2e       	mov	r0, r18
    446e:	02 c0       	rjmp	.+4      	; 0x4474 <DIO_enumConnectPullup+0x268>
    4470:	88 0f       	add	r24, r24
    4472:	99 1f       	adc	r25, r25
    4474:	0a 94       	dec	r0
    4476:	e2 f7       	brpl	.-8      	; 0x4470 <DIO_enumConnectPullup+0x264>
    4478:	84 2b       	or	r24, r20
    447a:	8c 93       	st	X, r24
    447c:	16 c0       	rjmp	.+44     	; 0x44aa <DIO_enumConnectPullup+0x29e>
			}
			else
			{
				CLR_BIT(PORTD_Register,Copy_u8PIN);
    447e:	a2 e3       	ldi	r26, 0x32	; 50
    4480:	b0 e0       	ldi	r27, 0x00	; 0
    4482:	e2 e3       	ldi	r30, 0x32	; 50
    4484:	f0 e0       	ldi	r31, 0x00	; 0
    4486:	80 81       	ld	r24, Z
    4488:	48 2f       	mov	r20, r24
    448a:	8b 81       	ldd	r24, Y+3	; 0x03
    448c:	28 2f       	mov	r18, r24
    448e:	30 e0       	ldi	r19, 0x00	; 0
    4490:	81 e0       	ldi	r24, 0x01	; 1
    4492:	90 e0       	ldi	r25, 0x00	; 0
    4494:	02 2e       	mov	r0, r18
    4496:	02 c0       	rjmp	.+4      	; 0x449c <DIO_enumConnectPullup+0x290>
    4498:	88 0f       	add	r24, r24
    449a:	99 1f       	adc	r25, r25
    449c:	0a 94       	dec	r0
    449e:	e2 f7       	brpl	.-8      	; 0x4498 <DIO_enumConnectPullup+0x28c>
    44a0:	80 95       	com	r24
    44a2:	84 23       	and	r24, r20
    44a4:	8c 93       	st	X, r24
    44a6:	01 c0       	rjmp	.+2      	; 0x44aa <DIO_enumConnectPullup+0x29e>
		}
	}

	else
	{
		LOC_enumState = DIO_NOK ;
    44a8:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    44aa:	89 81       	ldd	r24, Y+1	; 0x01


}
    44ac:	26 96       	adiw	r28, 0x06	; 6
    44ae:	0f b6       	in	r0, 0x3f	; 63
    44b0:	f8 94       	cli
    44b2:	de bf       	out	0x3e, r29	; 62
    44b4:	0f be       	out	0x3f, r0	; 63
    44b6:	cd bf       	out	0x3d, r28	; 61
    44b8:	cf 91       	pop	r28
    44ba:	df 91       	pop	r29
    44bc:	08 95       	ret

000044be <DIO_enumSetPortDirection>:
 	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 	  =>Copy_u8Direction  --> Port direction [ DIO_PORT_OUTPUT , DIO_PORT_INPUT ]
 * return :  its status
 */
DIO_ErrorStatus DIO_enumSetPortDirection   (u8 Copy_u8PORT , u8 Copy_u8Direction ) 
{
    44be:	df 93       	push	r29
    44c0:	cf 93       	push	r28
    44c2:	00 d0       	rcall	.+0      	; 0x44c4 <DIO_enumSetPortDirection+0x6>
    44c4:	00 d0       	rcall	.+0      	; 0x44c6 <DIO_enumSetPortDirection+0x8>
    44c6:	0f 92       	push	r0
    44c8:	cd b7       	in	r28, 0x3d	; 61
    44ca:	de b7       	in	r29, 0x3e	; 62
    44cc:	8a 83       	std	Y+2, r24	; 0x02
    44ce:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    44d0:	81 e0       	ldi	r24, 0x01	; 1
    44d2:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) )
    44d4:	8a 81       	ldd	r24, Y+2	; 0x02
    44d6:	84 30       	cpi	r24, 0x04	; 4
    44d8:	a8 f5       	brcc	.+106    	; 0x4544 <DIO_enumSetPortDirection+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    44da:	8a 81       	ldd	r24, Y+2	; 0x02
    44dc:	28 2f       	mov	r18, r24
    44de:	30 e0       	ldi	r19, 0x00	; 0
    44e0:	3d 83       	std	Y+5, r19	; 0x05
    44e2:	2c 83       	std	Y+4, r18	; 0x04
    44e4:	8c 81       	ldd	r24, Y+4	; 0x04
    44e6:	9d 81       	ldd	r25, Y+5	; 0x05
    44e8:	81 30       	cpi	r24, 0x01	; 1
    44ea:	91 05       	cpc	r25, r1
    44ec:	d1 f0       	breq	.+52     	; 0x4522 <DIO_enumSetPortDirection+0x64>
    44ee:	2c 81       	ldd	r18, Y+4	; 0x04
    44f0:	3d 81       	ldd	r19, Y+5	; 0x05
    44f2:	22 30       	cpi	r18, 0x02	; 2
    44f4:	31 05       	cpc	r19, r1
    44f6:	2c f4       	brge	.+10     	; 0x4502 <DIO_enumSetPortDirection+0x44>
    44f8:	8c 81       	ldd	r24, Y+4	; 0x04
    44fa:	9d 81       	ldd	r25, Y+5	; 0x05
    44fc:	00 97       	sbiw	r24, 0x00	; 0
    44fe:	61 f0       	breq	.+24     	; 0x4518 <DIO_enumSetPortDirection+0x5a>
    4500:	1f c0       	rjmp	.+62     	; 0x4540 <DIO_enumSetPortDirection+0x82>
    4502:	2c 81       	ldd	r18, Y+4	; 0x04
    4504:	3d 81       	ldd	r19, Y+5	; 0x05
    4506:	22 30       	cpi	r18, 0x02	; 2
    4508:	31 05       	cpc	r19, r1
    450a:	81 f0       	breq	.+32     	; 0x452c <DIO_enumSetPortDirection+0x6e>
    450c:	8c 81       	ldd	r24, Y+4	; 0x04
    450e:	9d 81       	ldd	r25, Y+5	; 0x05
    4510:	83 30       	cpi	r24, 0x03	; 3
    4512:	91 05       	cpc	r25, r1
    4514:	81 f0       	breq	.+32     	; 0x4536 <DIO_enumSetPortDirection+0x78>
    4516:	14 c0       	rjmp	.+40     	; 0x4540 <DIO_enumSetPortDirection+0x82>
		{
		case     DIO_PORTA: DDRA_Register = Copy_u8Direction; break;
    4518:	ea e3       	ldi	r30, 0x3A	; 58
    451a:	f0 e0       	ldi	r31, 0x00	; 0
    451c:	8b 81       	ldd	r24, Y+3	; 0x03
    451e:	80 83       	st	Z, r24
    4520:	12 c0       	rjmp	.+36     	; 0x4546 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTB: DDRB_Register = Copy_u8Direction; break;
    4522:	e7 e3       	ldi	r30, 0x37	; 55
    4524:	f0 e0       	ldi	r31, 0x00	; 0
    4526:	8b 81       	ldd	r24, Y+3	; 0x03
    4528:	80 83       	st	Z, r24
    452a:	0d c0       	rjmp	.+26     	; 0x4546 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTC: DDRC_Register = Copy_u8Direction; break;
    452c:	e4 e3       	ldi	r30, 0x34	; 52
    452e:	f0 e0       	ldi	r31, 0x00	; 0
    4530:	8b 81       	ldd	r24, Y+3	; 0x03
    4532:	80 83       	st	Z, r24
    4534:	08 c0       	rjmp	.+16     	; 0x4546 <DIO_enumSetPortDirection+0x88>
		case     DIO_PORTD: DDRD_Register = Copy_u8Direction; break;
    4536:	e1 e3       	ldi	r30, 0x31	; 49
    4538:	f0 e0       	ldi	r31, 0x00	; 0
    453a:	8b 81       	ldd	r24, Y+3	; 0x03
    453c:	80 83       	st	Z, r24
    453e:	03 c0       	rjmp	.+6      	; 0x4546 <DIO_enumSetPortDirection+0x88>
		default: LOC_enumState =  DIO_NOK;    break;
    4540:	19 82       	std	Y+1, r1	; 0x01
    4542:	01 c0       	rjmp	.+2      	; 0x4546 <DIO_enumSetPortDirection+0x88>
		}	
	}
	else
	{
		LOC_enumState = DIO_NOK;
    4544:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    4546:	89 81       	ldd	r24, Y+1	; 0x01
}
    4548:	0f 90       	pop	r0
    454a:	0f 90       	pop	r0
    454c:	0f 90       	pop	r0
    454e:	0f 90       	pop	r0
    4550:	0f 90       	pop	r0
    4552:	cf 91       	pop	r28
    4554:	df 91       	pop	r29
    4556:	08 95       	ret

00004558 <DIO_enumSetPortValue>:
  	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 	  =>Copy_u8Value  --> The Value  [DIO_PORT_HIGH , DIO_PORT_LOW , Another Value]
 * return : its status
 */
DIO_ErrorStatus DIO_enumSetPortValue       (u8 Copy_u8PORT , u8 Copy_u8Value )
{
    4558:	df 93       	push	r29
    455a:	cf 93       	push	r28
    455c:	00 d0       	rcall	.+0      	; 0x455e <DIO_enumSetPortValue+0x6>
    455e:	00 d0       	rcall	.+0      	; 0x4560 <DIO_enumSetPortValue+0x8>
    4560:	0f 92       	push	r0
    4562:	cd b7       	in	r28, 0x3d	; 61
    4564:	de b7       	in	r29, 0x3e	; 62
    4566:	8a 83       	std	Y+2, r24	; 0x02
    4568:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    456a:	81 e0       	ldi	r24, 0x01	; 1
    456c:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD) && ( (Copy_u8Value<=255) || (Copy_u8Value==DIO_PORT_LOW) || (Copy_u8Value==DIO_PORT_HIGH) ) )
    456e:	8a 81       	ldd	r24, Y+2	; 0x02
    4570:	84 30       	cpi	r24, 0x04	; 4
    4572:	a8 f5       	brcc	.+106    	; 0x45de <DIO_enumSetPortValue+0x86>
	{
		/* Check on the Required PORT Number */
		switch (Copy_u8PORT)
    4574:	8a 81       	ldd	r24, Y+2	; 0x02
    4576:	28 2f       	mov	r18, r24
    4578:	30 e0       	ldi	r19, 0x00	; 0
    457a:	3d 83       	std	Y+5, r19	; 0x05
    457c:	2c 83       	std	Y+4, r18	; 0x04
    457e:	8c 81       	ldd	r24, Y+4	; 0x04
    4580:	9d 81       	ldd	r25, Y+5	; 0x05
    4582:	81 30       	cpi	r24, 0x01	; 1
    4584:	91 05       	cpc	r25, r1
    4586:	d1 f0       	breq	.+52     	; 0x45bc <DIO_enumSetPortValue+0x64>
    4588:	2c 81       	ldd	r18, Y+4	; 0x04
    458a:	3d 81       	ldd	r19, Y+5	; 0x05
    458c:	22 30       	cpi	r18, 0x02	; 2
    458e:	31 05       	cpc	r19, r1
    4590:	2c f4       	brge	.+10     	; 0x459c <DIO_enumSetPortValue+0x44>
    4592:	8c 81       	ldd	r24, Y+4	; 0x04
    4594:	9d 81       	ldd	r25, Y+5	; 0x05
    4596:	00 97       	sbiw	r24, 0x00	; 0
    4598:	61 f0       	breq	.+24     	; 0x45b2 <DIO_enumSetPortValue+0x5a>
    459a:	1f c0       	rjmp	.+62     	; 0x45da <DIO_enumSetPortValue+0x82>
    459c:	2c 81       	ldd	r18, Y+4	; 0x04
    459e:	3d 81       	ldd	r19, Y+5	; 0x05
    45a0:	22 30       	cpi	r18, 0x02	; 2
    45a2:	31 05       	cpc	r19, r1
    45a4:	81 f0       	breq	.+32     	; 0x45c6 <DIO_enumSetPortValue+0x6e>
    45a6:	8c 81       	ldd	r24, Y+4	; 0x04
    45a8:	9d 81       	ldd	r25, Y+5	; 0x05
    45aa:	83 30       	cpi	r24, 0x03	; 3
    45ac:	91 05       	cpc	r25, r1
    45ae:	81 f0       	breq	.+32     	; 0x45d0 <DIO_enumSetPortValue+0x78>
    45b0:	14 c0       	rjmp	.+40     	; 0x45da <DIO_enumSetPortValue+0x82>
		{
		case     DIO_PORTA: PORTA_Register = Copy_u8Value; break;
    45b2:	eb e3       	ldi	r30, 0x3B	; 59
    45b4:	f0 e0       	ldi	r31, 0x00	; 0
    45b6:	8b 81       	ldd	r24, Y+3	; 0x03
    45b8:	80 83       	st	Z, r24
    45ba:	12 c0       	rjmp	.+36     	; 0x45e0 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTB: PORTB_Register = Copy_u8Value; break;
    45bc:	e8 e3       	ldi	r30, 0x38	; 56
    45be:	f0 e0       	ldi	r31, 0x00	; 0
    45c0:	8b 81       	ldd	r24, Y+3	; 0x03
    45c2:	80 83       	st	Z, r24
    45c4:	0d c0       	rjmp	.+26     	; 0x45e0 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTC: PORTC_Register = Copy_u8Value; break;
    45c6:	e5 e3       	ldi	r30, 0x35	; 53
    45c8:	f0 e0       	ldi	r31, 0x00	; 0
    45ca:	8b 81       	ldd	r24, Y+3	; 0x03
    45cc:	80 83       	st	Z, r24
    45ce:	08 c0       	rjmp	.+16     	; 0x45e0 <DIO_enumSetPortValue+0x88>
		case     DIO_PORTD: PORTD_Register = Copy_u8Value; break;
    45d0:	e2 e3       	ldi	r30, 0x32	; 50
    45d2:	f0 e0       	ldi	r31, 0x00	; 0
    45d4:	8b 81       	ldd	r24, Y+3	; 0x03
    45d6:	80 83       	st	Z, r24
    45d8:	03 c0       	rjmp	.+6      	; 0x45e0 <DIO_enumSetPortValue+0x88>
		default: LOC_enumState = DIO_NOK;       break;
    45da:	19 82       	std	Y+1, r1	; 0x01
    45dc:	01 c0       	rjmp	.+2      	; 0x45e0 <DIO_enumSetPortValue+0x88>
		}	
	}
	else
	{
		LOC_enumState = DIO_NOK;
    45de:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    45e0:	89 81       	ldd	r24, Y+1	; 0x01
}
    45e2:	0f 90       	pop	r0
    45e4:	0f 90       	pop	r0
    45e6:	0f 90       	pop	r0
    45e8:	0f 90       	pop	r0
    45ea:	0f 90       	pop	r0
    45ec:	cf 91       	pop	r28
    45ee:	df 91       	pop	r29
    45f0:	08 95       	ret

000045f2 <DIO_enumTogglePortValue>:
 * Parameters :
 	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 * return : its status
 */
DIO_ErrorStatus DIO_enumTogglePortValue      (u8 Copy_u8PORT                       )
{
    45f2:	df 93       	push	r29
    45f4:	cf 93       	push	r28
    45f6:	00 d0       	rcall	.+0      	; 0x45f8 <DIO_enumTogglePortValue+0x6>
    45f8:	00 d0       	rcall	.+0      	; 0x45fa <DIO_enumTogglePortValue+0x8>
    45fa:	cd b7       	in	r28, 0x3d	; 61
    45fc:	de b7       	in	r29, 0x3e	; 62
    45fe:	8a 83       	std	Y+2, r24	; 0x02
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    4600:	81 e0       	ldi	r24, 0x01	; 1
    4602:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PORT <= DIO_PORTD)
    4604:	8a 81       	ldd	r24, Y+2	; 0x02
    4606:	84 30       	cpi	r24, 0x04	; 4
    4608:	08 f0       	brcs	.+2      	; 0x460c <DIO_enumTogglePortValue+0x1a>
    460a:	3f c0       	rjmp	.+126    	; 0x468a <DIO_enumTogglePortValue+0x98>
	{
		switch (Copy_u8PORT)
    460c:	8a 81       	ldd	r24, Y+2	; 0x02
    460e:	28 2f       	mov	r18, r24
    4610:	30 e0       	ldi	r19, 0x00	; 0
    4612:	3c 83       	std	Y+4, r19	; 0x04
    4614:	2b 83       	std	Y+3, r18	; 0x03
    4616:	8b 81       	ldd	r24, Y+3	; 0x03
    4618:	9c 81       	ldd	r25, Y+4	; 0x04
    461a:	81 30       	cpi	r24, 0x01	; 1
    461c:	91 05       	cpc	r25, r1
    461e:	e9 f0       	breq	.+58     	; 0x465a <DIO_enumTogglePortValue+0x68>
    4620:	2b 81       	ldd	r18, Y+3	; 0x03
    4622:	3c 81       	ldd	r19, Y+4	; 0x04
    4624:	22 30       	cpi	r18, 0x02	; 2
    4626:	31 05       	cpc	r19, r1
    4628:	2c f4       	brge	.+10     	; 0x4634 <DIO_enumTogglePortValue+0x42>
    462a:	8b 81       	ldd	r24, Y+3	; 0x03
    462c:	9c 81       	ldd	r25, Y+4	; 0x04
    462e:	00 97       	sbiw	r24, 0x00	; 0
    4630:	61 f0       	breq	.+24     	; 0x464a <DIO_enumTogglePortValue+0x58>
    4632:	2c c0       	rjmp	.+88     	; 0x468c <DIO_enumTogglePortValue+0x9a>
    4634:	2b 81       	ldd	r18, Y+3	; 0x03
    4636:	3c 81       	ldd	r19, Y+4	; 0x04
    4638:	22 30       	cpi	r18, 0x02	; 2
    463a:	31 05       	cpc	r19, r1
    463c:	b1 f0       	breq	.+44     	; 0x466a <DIO_enumTogglePortValue+0x78>
    463e:	8b 81       	ldd	r24, Y+3	; 0x03
    4640:	9c 81       	ldd	r25, Y+4	; 0x04
    4642:	83 30       	cpi	r24, 0x03	; 3
    4644:	91 05       	cpc	r25, r1
    4646:	c9 f0       	breq	.+50     	; 0x467a <DIO_enumTogglePortValue+0x88>
    4648:	21 c0       	rjmp	.+66     	; 0x468c <DIO_enumTogglePortValue+0x9a>
		{
		case DIO_PORTA : PORTA_Register = ~PORTA_Register ;
    464a:	ab e3       	ldi	r26, 0x3B	; 59
    464c:	b0 e0       	ldi	r27, 0x00	; 0
    464e:	eb e3       	ldi	r30, 0x3B	; 59
    4650:	f0 e0       	ldi	r31, 0x00	; 0
    4652:	80 81       	ld	r24, Z
    4654:	80 95       	com	r24
    4656:	8c 93       	st	X, r24
    4658:	19 c0       	rjmp	.+50     	; 0x468c <DIO_enumTogglePortValue+0x9a>
		break ;
		case DIO_PORTB : PORTB_Register = ~PORTB_Register ;
    465a:	a8 e3       	ldi	r26, 0x38	; 56
    465c:	b0 e0       	ldi	r27, 0x00	; 0
    465e:	e8 e3       	ldi	r30, 0x38	; 56
    4660:	f0 e0       	ldi	r31, 0x00	; 0
    4662:	80 81       	ld	r24, Z
    4664:	80 95       	com	r24
    4666:	8c 93       	st	X, r24
    4668:	11 c0       	rjmp	.+34     	; 0x468c <DIO_enumTogglePortValue+0x9a>
		break ;
		case DIO_PORTC : PORTC_Register = ~PORTC_Register ;
    466a:	a5 e3       	ldi	r26, 0x35	; 53
    466c:	b0 e0       	ldi	r27, 0x00	; 0
    466e:	e5 e3       	ldi	r30, 0x35	; 53
    4670:	f0 e0       	ldi	r31, 0x00	; 0
    4672:	80 81       	ld	r24, Z
    4674:	80 95       	com	r24
    4676:	8c 93       	st	X, r24
    4678:	09 c0       	rjmp	.+18     	; 0x468c <DIO_enumTogglePortValue+0x9a>
		break ;
		case DIO_PORTD : PORTD_Register = ~PORTD_Register ;
    467a:	a2 e3       	ldi	r26, 0x32	; 50
    467c:	b0 e0       	ldi	r27, 0x00	; 0
    467e:	e2 e3       	ldi	r30, 0x32	; 50
    4680:	f0 e0       	ldi	r31, 0x00	; 0
    4682:	80 81       	ld	r24, Z
    4684:	80 95       	com	r24
    4686:	8c 93       	st	X, r24
    4688:	01 c0       	rjmp	.+2      	; 0x468c <DIO_enumTogglePortValue+0x9a>
		break ;
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    468a:	19 82       	std	Y+1, r1	; 0x01
	}
	return LOC_enumState ;
    468c:	89 81       	ldd	r24, Y+1	; 0x01
}
    468e:	0f 90       	pop	r0
    4690:	0f 90       	pop	r0
    4692:	0f 90       	pop	r0
    4694:	0f 90       	pop	r0
    4696:	cf 91       	pop	r28
    4698:	df 91       	pop	r29
    469a:	08 95       	ret

0000469c <DIO_enumGetPortValue>:
 	  =>Copy_u8PORT --> Port Name [ DIO_PORTA , DIO_PORTB , DIO_PORTC , DIO_PORTD ]
 	  => *Copy_PtrData  --> pointer to recieve the port value
 * return : its status and recieve Port Value in pointer
 */
DIO_ErrorStatus   DIO_enumGetPortValue         ( u8 Copy_u8PORT  , u8 * Copy_PtrData )
{
    469c:	df 93       	push	r29
    469e:	cf 93       	push	r28
    46a0:	00 d0       	rcall	.+0      	; 0x46a2 <DIO_enumGetPortValue+0x6>
    46a2:	00 d0       	rcall	.+0      	; 0x46a4 <DIO_enumGetPortValue+0x8>
    46a4:	00 d0       	rcall	.+0      	; 0x46a6 <DIO_enumGetPortValue+0xa>
    46a6:	cd b7       	in	r28, 0x3d	; 61
    46a8:	de b7       	in	r29, 0x3e	; 62
    46aa:	8a 83       	std	Y+2, r24	; 0x02
    46ac:	7c 83       	std	Y+4, r23	; 0x04
    46ae:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    46b0:	81 e0       	ldi	r24, 0x01	; 1
    46b2:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD))
    46b4:	8a 81       	ldd	r24, Y+2	; 0x02
    46b6:	84 30       	cpi	r24, 0x04	; 4
    46b8:	e8 f5       	brcc	.+122    	; 0x4734 <DIO_enumGetPortValue+0x98>
	{
		switch (Copy_u8PORT)
    46ba:	8a 81       	ldd	r24, Y+2	; 0x02
    46bc:	28 2f       	mov	r18, r24
    46be:	30 e0       	ldi	r19, 0x00	; 0
    46c0:	3e 83       	std	Y+6, r19	; 0x06
    46c2:	2d 83       	std	Y+5, r18	; 0x05
    46c4:	8d 81       	ldd	r24, Y+5	; 0x05
    46c6:	9e 81       	ldd	r25, Y+6	; 0x06
    46c8:	81 30       	cpi	r24, 0x01	; 1
    46ca:	91 05       	cpc	r25, r1
    46cc:	e1 f0       	breq	.+56     	; 0x4706 <DIO_enumGetPortValue+0x6a>
    46ce:	2d 81       	ldd	r18, Y+5	; 0x05
    46d0:	3e 81       	ldd	r19, Y+6	; 0x06
    46d2:	22 30       	cpi	r18, 0x02	; 2
    46d4:	31 05       	cpc	r19, r1
    46d6:	2c f4       	brge	.+10     	; 0x46e2 <DIO_enumGetPortValue+0x46>
    46d8:	8d 81       	ldd	r24, Y+5	; 0x05
    46da:	9e 81       	ldd	r25, Y+6	; 0x06
    46dc:	00 97       	sbiw	r24, 0x00	; 0
    46de:	61 f0       	breq	.+24     	; 0x46f8 <DIO_enumGetPortValue+0x5c>
    46e0:	27 c0       	rjmp	.+78     	; 0x4730 <DIO_enumGetPortValue+0x94>
    46e2:	2d 81       	ldd	r18, Y+5	; 0x05
    46e4:	3e 81       	ldd	r19, Y+6	; 0x06
    46e6:	22 30       	cpi	r18, 0x02	; 2
    46e8:	31 05       	cpc	r19, r1
    46ea:	a1 f0       	breq	.+40     	; 0x4714 <DIO_enumGetPortValue+0x78>
    46ec:	8d 81       	ldd	r24, Y+5	; 0x05
    46ee:	9e 81       	ldd	r25, Y+6	; 0x06
    46f0:	83 30       	cpi	r24, 0x03	; 3
    46f2:	91 05       	cpc	r25, r1
    46f4:	b1 f0       	breq	.+44     	; 0x4722 <DIO_enumGetPortValue+0x86>
    46f6:	1c c0       	rjmp	.+56     	; 0x4730 <DIO_enumGetPortValue+0x94>
		{
		case DIO_PORTA :
			*Copy_PtrData = PINA_Register  ;
    46f8:	e9 e3       	ldi	r30, 0x39	; 57
    46fa:	f0 e0       	ldi	r31, 0x00	; 0
    46fc:	80 81       	ld	r24, Z
    46fe:	eb 81       	ldd	r30, Y+3	; 0x03
    4700:	fc 81       	ldd	r31, Y+4	; 0x04
    4702:	80 83       	st	Z, r24
    4704:	18 c0       	rjmp	.+48     	; 0x4736 <DIO_enumGetPortValue+0x9a>
			break ;
		case DIO_PORTB :
			*Copy_PtrData = PINB_Register  ;
    4706:	e6 e3       	ldi	r30, 0x36	; 54
    4708:	f0 e0       	ldi	r31, 0x00	; 0
    470a:	80 81       	ld	r24, Z
    470c:	eb 81       	ldd	r30, Y+3	; 0x03
    470e:	fc 81       	ldd	r31, Y+4	; 0x04
    4710:	80 83       	st	Z, r24
    4712:	11 c0       	rjmp	.+34     	; 0x4736 <DIO_enumGetPortValue+0x9a>
			break ;
		case DIO_PORTC :
			*Copy_PtrData = PINC_Register  ;
    4714:	e3 e3       	ldi	r30, 0x33	; 51
    4716:	f0 e0       	ldi	r31, 0x00	; 0
    4718:	80 81       	ld	r24, Z
    471a:	eb 81       	ldd	r30, Y+3	; 0x03
    471c:	fc 81       	ldd	r31, Y+4	; 0x04
    471e:	80 83       	st	Z, r24
    4720:	0a c0       	rjmp	.+20     	; 0x4736 <DIO_enumGetPortValue+0x9a>
			break ;
		case DIO_PORTD :
			*Copy_PtrData = PIND_Register  ;
    4722:	e0 e3       	ldi	r30, 0x30	; 48
    4724:	f0 e0       	ldi	r31, 0x00	; 0
    4726:	80 81       	ld	r24, Z
    4728:	eb 81       	ldd	r30, Y+3	; 0x03
    472a:	fc 81       	ldd	r31, Y+4	; 0x04
    472c:	80 83       	st	Z, r24
    472e:	03 c0       	rjmp	.+6      	; 0x4736 <DIO_enumGetPortValue+0x9a>
			break ;
		default : LOC_enumState = DIO_NOK ;
    4730:	19 82       	std	Y+1, r1	; 0x01
    4732:	01 c0       	rjmp	.+2      	; 0x4736 <DIO_enumGetPortValue+0x9a>
		break;
		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    4734:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    4736:	89 81       	ldd	r24, Y+1	; 0x01
}
    4738:	26 96       	adiw	r28, 0x06	; 6
    473a:	0f b6       	in	r0, 0x3f	; 63
    473c:	f8 94       	cli
    473e:	de bf       	out	0x3e, r29	; 62
    4740:	0f be       	out	0x3f, r0	; 63
    4742:	cd bf       	out	0x3d, r28	; 61
    4744:	cf 91       	pop	r28
    4746:	df 91       	pop	r29
    4748:	08 95       	ret

0000474a <DIO_voidWriteHighNibbles>:
 *Hint1 : High Nibbles = Most Pins [4:7]
 *Hint2 : This Function take the first 4 bits from the value (#) => xxxx#### AND put it in high nobbles
 *
 */
DIO_ErrorStatus DIO_voidWriteHighNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
    474a:	df 93       	push	r29
    474c:	cf 93       	push	r28
    474e:	00 d0       	rcall	.+0      	; 0x4750 <DIO_voidWriteHighNibbles+0x6>
    4750:	00 d0       	rcall	.+0      	; 0x4752 <DIO_voidWriteHighNibbles+0x8>
    4752:	0f 92       	push	r0
    4754:	cd b7       	in	r28, 0x3d	; 61
    4756:	de b7       	in	r29, 0x3e	; 62
    4758:	8a 83       	std	Y+2, r24	; 0x02
    475a:	6b 83       	std	Y+3, r22	; 0x03

	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    475c:	81 e0       	ldi	r24, 0x01	; 1
    475e:	89 83       	std	Y+1, r24	; 0x01

	if ( (Copy_u8PORT <= DIO_PORTD))
    4760:	8a 81       	ldd	r24, Y+2	; 0x02
    4762:	84 30       	cpi	r24, 0x04	; 4
    4764:	08 f0       	brcs	.+2      	; 0x4768 <DIO_voidWriteHighNibbles+0x1e>
    4766:	63 c0       	rjmp	.+198    	; 0x482e <DIO_voidWriteHighNibbles+0xe4>
	{
		Copy_u8value = (Copy_u8value<<4) ;
    4768:	8b 81       	ldd	r24, Y+3	; 0x03
    476a:	82 95       	swap	r24
    476c:	80 7f       	andi	r24, 0xF0	; 240
    476e:	8b 83       	std	Y+3, r24	; 0x03
		switch(Copy_u8PORT)
    4770:	8a 81       	ldd	r24, Y+2	; 0x02
    4772:	28 2f       	mov	r18, r24
    4774:	30 e0       	ldi	r19, 0x00	; 0
    4776:	3d 83       	std	Y+5, r19	; 0x05
    4778:	2c 83       	std	Y+4, r18	; 0x04
    477a:	8c 81       	ldd	r24, Y+4	; 0x04
    477c:	9d 81       	ldd	r25, Y+5	; 0x05
    477e:	81 30       	cpi	r24, 0x01	; 1
    4780:	91 05       	cpc	r25, r1
    4782:	29 f1       	breq	.+74     	; 0x47ce <DIO_voidWriteHighNibbles+0x84>
    4784:	2c 81       	ldd	r18, Y+4	; 0x04
    4786:	3d 81       	ldd	r19, Y+5	; 0x05
    4788:	22 30       	cpi	r18, 0x02	; 2
    478a:	31 05       	cpc	r19, r1
    478c:	2c f4       	brge	.+10     	; 0x4798 <DIO_voidWriteHighNibbles+0x4e>
    478e:	8c 81       	ldd	r24, Y+4	; 0x04
    4790:	9d 81       	ldd	r25, Y+5	; 0x05
    4792:	00 97       	sbiw	r24, 0x00	; 0
    4794:	61 f0       	breq	.+24     	; 0x47ae <DIO_voidWriteHighNibbles+0x64>
    4796:	4c c0       	rjmp	.+152    	; 0x4830 <DIO_voidWriteHighNibbles+0xe6>
    4798:	2c 81       	ldd	r18, Y+4	; 0x04
    479a:	3d 81       	ldd	r19, Y+5	; 0x05
    479c:	22 30       	cpi	r18, 0x02	; 2
    479e:	31 05       	cpc	r19, r1
    47a0:	31 f1       	breq	.+76     	; 0x47ee <DIO_voidWriteHighNibbles+0xa4>
    47a2:	8c 81       	ldd	r24, Y+4	; 0x04
    47a4:	9d 81       	ldd	r25, Y+5	; 0x05
    47a6:	83 30       	cpi	r24, 0x03	; 3
    47a8:	91 05       	cpc	r25, r1
    47aa:	89 f1       	breq	.+98     	; 0x480e <DIO_voidWriteHighNibbles+0xc4>
    47ac:	41 c0       	rjmp	.+130    	; 0x4830 <DIO_voidWriteHighNibbles+0xe6>
		{
		case DIO_PORTA :
			PORTA_Register&=0x0f;                   // make sure the high bits = 0000
    47ae:	ab e3       	ldi	r26, 0x3B	; 59
    47b0:	b0 e0       	ldi	r27, 0x00	; 0
    47b2:	eb e3       	ldi	r30, 0x3B	; 59
    47b4:	f0 e0       	ldi	r31, 0x00	; 0
    47b6:	80 81       	ld	r24, Z
    47b8:	8f 70       	andi	r24, 0x0F	; 15
    47ba:	8c 93       	st	X, r24
			PORTA_Register|=Copy_u8value;			//Set only the high nibble of the port A by the given value
    47bc:	ab e3       	ldi	r26, 0x3B	; 59
    47be:	b0 e0       	ldi	r27, 0x00	; 0
    47c0:	eb e3       	ldi	r30, 0x3B	; 59
    47c2:	f0 e0       	ldi	r31, 0x00	; 0
    47c4:	90 81       	ld	r25, Z
    47c6:	8b 81       	ldd	r24, Y+3	; 0x03
    47c8:	89 2b       	or	r24, r25
    47ca:	8c 93       	st	X, r24
    47cc:	31 c0       	rjmp	.+98     	; 0x4830 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTB:
			PORTB_Register&=0x0f;                 //Set only the high nibble of the port B by the given value
    47ce:	a8 e3       	ldi	r26, 0x38	; 56
    47d0:	b0 e0       	ldi	r27, 0x00	; 0
    47d2:	e8 e3       	ldi	r30, 0x38	; 56
    47d4:	f0 e0       	ldi	r31, 0x00	; 0
    47d6:	80 81       	ld	r24, Z
    47d8:	8f 70       	andi	r24, 0x0F	; 15
    47da:	8c 93       	st	X, r24
			PORTB_Register|=Copy_u8value;
    47dc:	a8 e3       	ldi	r26, 0x38	; 56
    47de:	b0 e0       	ldi	r27, 0x00	; 0
    47e0:	e8 e3       	ldi	r30, 0x38	; 56
    47e2:	f0 e0       	ldi	r31, 0x00	; 0
    47e4:	90 81       	ld	r25, Z
    47e6:	8b 81       	ldd	r24, Y+3	; 0x03
    47e8:	89 2b       	or	r24, r25
    47ea:	8c 93       	st	X, r24
    47ec:	21 c0       	rjmp	.+66     	; 0x4830 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTC :
			PORTC_Register&=0x0f;                 //Set only the high nibble of the port C by the given value
    47ee:	a5 e3       	ldi	r26, 0x35	; 53
    47f0:	b0 e0       	ldi	r27, 0x00	; 0
    47f2:	e5 e3       	ldi	r30, 0x35	; 53
    47f4:	f0 e0       	ldi	r31, 0x00	; 0
    47f6:	80 81       	ld	r24, Z
    47f8:	8f 70       	andi	r24, 0x0F	; 15
    47fa:	8c 93       	st	X, r24
			PORTC_Register|=Copy_u8value;
    47fc:	a5 e3       	ldi	r26, 0x35	; 53
    47fe:	b0 e0       	ldi	r27, 0x00	; 0
    4800:	e5 e3       	ldi	r30, 0x35	; 53
    4802:	f0 e0       	ldi	r31, 0x00	; 0
    4804:	90 81       	ld	r25, Z
    4806:	8b 81       	ldd	r24, Y+3	; 0x03
    4808:	89 2b       	or	r24, r25
    480a:	8c 93       	st	X, r24
    480c:	11 c0       	rjmp	.+34     	; 0x4830 <DIO_voidWriteHighNibbles+0xe6>
			break ;
		case DIO_PORTD:
			PORTD_Register&=0x0f;                 //Set only the high nibble of the port D by the given value
    480e:	a2 e3       	ldi	r26, 0x32	; 50
    4810:	b0 e0       	ldi	r27, 0x00	; 0
    4812:	e2 e3       	ldi	r30, 0x32	; 50
    4814:	f0 e0       	ldi	r31, 0x00	; 0
    4816:	80 81       	ld	r24, Z
    4818:	8f 70       	andi	r24, 0x0F	; 15
    481a:	8c 93       	st	X, r24
			PORTD_Register|=Copy_u8value;
    481c:	a2 e3       	ldi	r26, 0x32	; 50
    481e:	b0 e0       	ldi	r27, 0x00	; 0
    4820:	e2 e3       	ldi	r30, 0x32	; 50
    4822:	f0 e0       	ldi	r31, 0x00	; 0
    4824:	90 81       	ld	r25, Z
    4826:	8b 81       	ldd	r24, Y+3	; 0x03
    4828:	89 2b       	or	r24, r25
    482a:	8c 93       	st	X, r24
    482c:	01 c0       	rjmp	.+2      	; 0x4830 <DIO_voidWriteHighNibbles+0xe6>

		}
	}
	else
	{
		LOC_enumState = DIO_NOK;
    482e:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    4830:	89 81       	ldd	r24, Y+1	; 0x01

}
    4832:	0f 90       	pop	r0
    4834:	0f 90       	pop	r0
    4836:	0f 90       	pop	r0
    4838:	0f 90       	pop	r0
    483a:	0f 90       	pop	r0
    483c:	cf 91       	pop	r28
    483e:	df 91       	pop	r29
    4840:	08 95       	ret

00004842 <DIO_voidWriteLowNibbles>:
 *Hint1 : Low Nibbles = Least Pins [0:3]
 *Hint2 : This Function also take the first 4 bits from the value (#) => xxxx#### AND put it in low nobbles
 *
 */
DIO_ErrorStatus DIO_voidWriteLowNibbles(u8 Copy_u8PORT,u8 Copy_u8value)
{
    4842:	df 93       	push	r29
    4844:	cf 93       	push	r28
    4846:	00 d0       	rcall	.+0      	; 0x4848 <DIO_voidWriteLowNibbles+0x6>
    4848:	00 d0       	rcall	.+0      	; 0x484a <DIO_voidWriteLowNibbles+0x8>
    484a:	0f 92       	push	r0
    484c:	cd b7       	in	r28, 0x3d	; 61
    484e:	de b7       	in	r29, 0x3e	; 62
    4850:	8a 83       	std	Y+2, r24	; 0x02
    4852:	6b 83       	std	Y+3, r22	; 0x03
	DIO_ErrorStatus LOC_enumState = DIO_OK ;
    4854:	81 e0       	ldi	r24, 0x01	; 1
    4856:	89 83       	std	Y+1, r24	; 0x01


	if ( (Copy_u8PORT <= DIO_PORTD))
    4858:	8a 81       	ldd	r24, Y+2	; 0x02
    485a:	84 30       	cpi	r24, 0x04	; 4
    485c:	08 f0       	brcs	.+2      	; 0x4860 <DIO_voidWriteLowNibbles+0x1e>
    485e:	5f c0       	rjmp	.+190    	; 0x491e <DIO_voidWriteLowNibbles+0xdc>
	{
		switch(Copy_u8PORT)
    4860:	8a 81       	ldd	r24, Y+2	; 0x02
    4862:	28 2f       	mov	r18, r24
    4864:	30 e0       	ldi	r19, 0x00	; 0
    4866:	3d 83       	std	Y+5, r19	; 0x05
    4868:	2c 83       	std	Y+4, r18	; 0x04
    486a:	8c 81       	ldd	r24, Y+4	; 0x04
    486c:	9d 81       	ldd	r25, Y+5	; 0x05
    486e:	81 30       	cpi	r24, 0x01	; 1
    4870:	91 05       	cpc	r25, r1
    4872:	29 f1       	breq	.+74     	; 0x48be <DIO_voidWriteLowNibbles+0x7c>
    4874:	2c 81       	ldd	r18, Y+4	; 0x04
    4876:	3d 81       	ldd	r19, Y+5	; 0x05
    4878:	22 30       	cpi	r18, 0x02	; 2
    487a:	31 05       	cpc	r19, r1
    487c:	2c f4       	brge	.+10     	; 0x4888 <DIO_voidWriteLowNibbles+0x46>
    487e:	8c 81       	ldd	r24, Y+4	; 0x04
    4880:	9d 81       	ldd	r25, Y+5	; 0x05
    4882:	00 97       	sbiw	r24, 0x00	; 0
    4884:	61 f0       	breq	.+24     	; 0x489e <DIO_voidWriteLowNibbles+0x5c>
    4886:	4c c0       	rjmp	.+152    	; 0x4920 <DIO_voidWriteLowNibbles+0xde>
    4888:	2c 81       	ldd	r18, Y+4	; 0x04
    488a:	3d 81       	ldd	r19, Y+5	; 0x05
    488c:	22 30       	cpi	r18, 0x02	; 2
    488e:	31 05       	cpc	r19, r1
    4890:	31 f1       	breq	.+76     	; 0x48de <DIO_voidWriteLowNibbles+0x9c>
    4892:	8c 81       	ldd	r24, Y+4	; 0x04
    4894:	9d 81       	ldd	r25, Y+5	; 0x05
    4896:	83 30       	cpi	r24, 0x03	; 3
    4898:	91 05       	cpc	r25, r1
    489a:	89 f1       	breq	.+98     	; 0x48fe <DIO_voidWriteLowNibbles+0xbc>
    489c:	41 c0       	rjmp	.+130    	; 0x4920 <DIO_voidWriteLowNibbles+0xde>
		{
		Copy_u8value&=0x0f;
		case DIO_PORTA :
			PORTA_Register &= 0xf0;                 //Set only the high nibble of the port A by the given value
    489e:	ab e3       	ldi	r26, 0x3B	; 59
    48a0:	b0 e0       	ldi	r27, 0x00	; 0
    48a2:	eb e3       	ldi	r30, 0x3B	; 59
    48a4:	f0 e0       	ldi	r31, 0x00	; 0
    48a6:	80 81       	ld	r24, Z
    48a8:	80 7f       	andi	r24, 0xF0	; 240
    48aa:	8c 93       	st	X, r24
			PORTA_Register |= Copy_u8value;
    48ac:	ab e3       	ldi	r26, 0x3B	; 59
    48ae:	b0 e0       	ldi	r27, 0x00	; 0
    48b0:	eb e3       	ldi	r30, 0x3B	; 59
    48b2:	f0 e0       	ldi	r31, 0x00	; 0
    48b4:	90 81       	ld	r25, Z
    48b6:	8b 81       	ldd	r24, Y+3	; 0x03
    48b8:	89 2b       	or	r24, r25
    48ba:	8c 93       	st	X, r24
    48bc:	31 c0       	rjmp	.+98     	; 0x4920 <DIO_voidWriteLowNibbles+0xde>
			break ;
		case DIO_PORTB:
			PORTB_Register &= 0xf0;                 //Set only the high nibble of the port B by the given value
    48be:	a8 e3       	ldi	r26, 0x38	; 56
    48c0:	b0 e0       	ldi	r27, 0x00	; 0
    48c2:	e8 e3       	ldi	r30, 0x38	; 56
    48c4:	f0 e0       	ldi	r31, 0x00	; 0
    48c6:	80 81       	ld	r24, Z
    48c8:	80 7f       	andi	r24, 0xF0	; 240
    48ca:	8c 93       	st	X, r24
			PORTB_Register |= Copy_u8value;
    48cc:	a8 e3       	ldi	r26, 0x38	; 56
    48ce:	b0 e0       	ldi	r27, 0x00	; 0
    48d0:	e8 e3       	ldi	r30, 0x38	; 56
    48d2:	f0 e0       	ldi	r31, 0x00	; 0
    48d4:	90 81       	ld	r25, Z
    48d6:	8b 81       	ldd	r24, Y+3	; 0x03
    48d8:	89 2b       	or	r24, r25
    48da:	8c 93       	st	X, r24
    48dc:	21 c0       	rjmp	.+66     	; 0x4920 <DIO_voidWriteLowNibbles+0xde>
			break ;
		case DIO_PORTC :
			PORTC_Register &= 0xf0;                 //Set only the high nibble of the port C by the given value
    48de:	a5 e3       	ldi	r26, 0x35	; 53
    48e0:	b0 e0       	ldi	r27, 0x00	; 0
    48e2:	e5 e3       	ldi	r30, 0x35	; 53
    48e4:	f0 e0       	ldi	r31, 0x00	; 0
    48e6:	80 81       	ld	r24, Z
    48e8:	80 7f       	andi	r24, 0xF0	; 240
    48ea:	8c 93       	st	X, r24
			PORTC_Register |= Copy_u8value;
    48ec:	a5 e3       	ldi	r26, 0x35	; 53
    48ee:	b0 e0       	ldi	r27, 0x00	; 0
    48f0:	e5 e3       	ldi	r30, 0x35	; 53
    48f2:	f0 e0       	ldi	r31, 0x00	; 0
    48f4:	90 81       	ld	r25, Z
    48f6:	8b 81       	ldd	r24, Y+3	; 0x03
    48f8:	89 2b       	or	r24, r25
    48fa:	8c 93       	st	X, r24
    48fc:	11 c0       	rjmp	.+34     	; 0x4920 <DIO_voidWriteLowNibbles+0xde>
			break ;
		case DIO_PORTD:
			PORTD_Register &= 0xf0;                 //Set only the high nibble of the port D by the given value
    48fe:	a2 e3       	ldi	r26, 0x32	; 50
    4900:	b0 e0       	ldi	r27, 0x00	; 0
    4902:	e2 e3       	ldi	r30, 0x32	; 50
    4904:	f0 e0       	ldi	r31, 0x00	; 0
    4906:	80 81       	ld	r24, Z
    4908:	80 7f       	andi	r24, 0xF0	; 240
    490a:	8c 93       	st	X, r24
			PORTD_Register |= Copy_u8value;
    490c:	a2 e3       	ldi	r26, 0x32	; 50
    490e:	b0 e0       	ldi	r27, 0x00	; 0
    4910:	e2 e3       	ldi	r30, 0x32	; 50
    4912:	f0 e0       	ldi	r31, 0x00	; 0
    4914:	90 81       	ld	r25, Z
    4916:	8b 81       	ldd	r24, Y+3	; 0x03
    4918:	89 2b       	or	r24, r25
    491a:	8c 93       	st	X, r24
    491c:	01 c0       	rjmp	.+2      	; 0x4920 <DIO_voidWriteLowNibbles+0xde>


	}
	else
	{
		LOC_enumState = DIO_NOK;
    491e:	19 82       	std	Y+1, r1	; 0x01
	}

	return LOC_enumState ;
    4920:	89 81       	ldd	r24, Y+1	; 0x01

}
    4922:	0f 90       	pop	r0
    4924:	0f 90       	pop	r0
    4926:	0f 90       	pop	r0
    4928:	0f 90       	pop	r0
    492a:	0f 90       	pop	r0
    492c:	cf 91       	pop	r28
    492e:	df 91       	pop	r29
    4930:	08 95       	ret

00004932 <main>:
#include "CLCD_interface.h"

#include <util/delay.h>

int main(void)
{
    4932:	df 93       	push	r29
    4934:	cf 93       	push	r28
    4936:	cd b7       	in	r28, 0x3d	; 61
    4938:	de b7       	in	r29, 0x3e	; 62

	/* Initialization of LCD & KPD  */
	CLCD_voidInit();
    493a:	0e 94 ff 12 	call	0x25fe	; 0x25fe <CLCD_voidInit>

	CLCD_voidSendString((u8 *)"Learn in Depth");
    493e:	80 e6       	ldi	r24, 0x60	; 96
    4940:	90 e0       	ldi	r25, 0x00	; 0
    4942:	0e 94 d6 16 	call	0x2dac	; 0x2dac <CLCD_voidSendString>
    4946:	ff cf       	rjmp	.-2      	; 0x4946 <main+0x14>

00004948 <__mulsi3>:
    4948:	62 9f       	mul	r22, r18
    494a:	d0 01       	movw	r26, r0
    494c:	73 9f       	mul	r23, r19
    494e:	f0 01       	movw	r30, r0
    4950:	82 9f       	mul	r24, r18
    4952:	e0 0d       	add	r30, r0
    4954:	f1 1d       	adc	r31, r1
    4956:	64 9f       	mul	r22, r20
    4958:	e0 0d       	add	r30, r0
    495a:	f1 1d       	adc	r31, r1
    495c:	92 9f       	mul	r25, r18
    495e:	f0 0d       	add	r31, r0
    4960:	83 9f       	mul	r24, r19
    4962:	f0 0d       	add	r31, r0
    4964:	74 9f       	mul	r23, r20
    4966:	f0 0d       	add	r31, r0
    4968:	65 9f       	mul	r22, r21
    496a:	f0 0d       	add	r31, r0
    496c:	99 27       	eor	r25, r25
    496e:	72 9f       	mul	r23, r18
    4970:	b0 0d       	add	r27, r0
    4972:	e1 1d       	adc	r30, r1
    4974:	f9 1f       	adc	r31, r25
    4976:	63 9f       	mul	r22, r19
    4978:	b0 0d       	add	r27, r0
    497a:	e1 1d       	adc	r30, r1
    497c:	f9 1f       	adc	r31, r25
    497e:	bd 01       	movw	r22, r26
    4980:	cf 01       	movw	r24, r30
    4982:	11 24       	eor	r1, r1
    4984:	08 95       	ret

00004986 <__udivmodsi4>:
    4986:	a1 e2       	ldi	r26, 0x21	; 33
    4988:	1a 2e       	mov	r1, r26
    498a:	aa 1b       	sub	r26, r26
    498c:	bb 1b       	sub	r27, r27
    498e:	fd 01       	movw	r30, r26
    4990:	0d c0       	rjmp	.+26     	; 0x49ac <__udivmodsi4_ep>

00004992 <__udivmodsi4_loop>:
    4992:	aa 1f       	adc	r26, r26
    4994:	bb 1f       	adc	r27, r27
    4996:	ee 1f       	adc	r30, r30
    4998:	ff 1f       	adc	r31, r31
    499a:	a2 17       	cp	r26, r18
    499c:	b3 07       	cpc	r27, r19
    499e:	e4 07       	cpc	r30, r20
    49a0:	f5 07       	cpc	r31, r21
    49a2:	20 f0       	brcs	.+8      	; 0x49ac <__udivmodsi4_ep>
    49a4:	a2 1b       	sub	r26, r18
    49a6:	b3 0b       	sbc	r27, r19
    49a8:	e4 0b       	sbc	r30, r20
    49aa:	f5 0b       	sbc	r31, r21

000049ac <__udivmodsi4_ep>:
    49ac:	66 1f       	adc	r22, r22
    49ae:	77 1f       	adc	r23, r23
    49b0:	88 1f       	adc	r24, r24
    49b2:	99 1f       	adc	r25, r25
    49b4:	1a 94       	dec	r1
    49b6:	69 f7       	brne	.-38     	; 0x4992 <__udivmodsi4_loop>
    49b8:	60 95       	com	r22
    49ba:	70 95       	com	r23
    49bc:	80 95       	com	r24
    49be:	90 95       	com	r25
    49c0:	9b 01       	movw	r18, r22
    49c2:	ac 01       	movw	r20, r24
    49c4:	bd 01       	movw	r22, r26
    49c6:	cf 01       	movw	r24, r30
    49c8:	08 95       	ret

000049ca <__prologue_saves__>:
    49ca:	2f 92       	push	r2
    49cc:	3f 92       	push	r3
    49ce:	4f 92       	push	r4
    49d0:	5f 92       	push	r5
    49d2:	6f 92       	push	r6
    49d4:	7f 92       	push	r7
    49d6:	8f 92       	push	r8
    49d8:	9f 92       	push	r9
    49da:	af 92       	push	r10
    49dc:	bf 92       	push	r11
    49de:	cf 92       	push	r12
    49e0:	df 92       	push	r13
    49e2:	ef 92       	push	r14
    49e4:	ff 92       	push	r15
    49e6:	0f 93       	push	r16
    49e8:	1f 93       	push	r17
    49ea:	cf 93       	push	r28
    49ec:	df 93       	push	r29
    49ee:	cd b7       	in	r28, 0x3d	; 61
    49f0:	de b7       	in	r29, 0x3e	; 62
    49f2:	ca 1b       	sub	r28, r26
    49f4:	db 0b       	sbc	r29, r27
    49f6:	0f b6       	in	r0, 0x3f	; 63
    49f8:	f8 94       	cli
    49fa:	de bf       	out	0x3e, r29	; 62
    49fc:	0f be       	out	0x3f, r0	; 63
    49fe:	cd bf       	out	0x3d, r28	; 61
    4a00:	09 94       	ijmp

00004a02 <__epilogue_restores__>:
    4a02:	2a 88       	ldd	r2, Y+18	; 0x12
    4a04:	39 88       	ldd	r3, Y+17	; 0x11
    4a06:	48 88       	ldd	r4, Y+16	; 0x10
    4a08:	5f 84       	ldd	r5, Y+15	; 0x0f
    4a0a:	6e 84       	ldd	r6, Y+14	; 0x0e
    4a0c:	7d 84       	ldd	r7, Y+13	; 0x0d
    4a0e:	8c 84       	ldd	r8, Y+12	; 0x0c
    4a10:	9b 84       	ldd	r9, Y+11	; 0x0b
    4a12:	aa 84       	ldd	r10, Y+10	; 0x0a
    4a14:	b9 84       	ldd	r11, Y+9	; 0x09
    4a16:	c8 84       	ldd	r12, Y+8	; 0x08
    4a18:	df 80       	ldd	r13, Y+7	; 0x07
    4a1a:	ee 80       	ldd	r14, Y+6	; 0x06
    4a1c:	fd 80       	ldd	r15, Y+5	; 0x05
    4a1e:	0c 81       	ldd	r16, Y+4	; 0x04
    4a20:	1b 81       	ldd	r17, Y+3	; 0x03
    4a22:	aa 81       	ldd	r26, Y+2	; 0x02
    4a24:	b9 81       	ldd	r27, Y+1	; 0x01
    4a26:	ce 0f       	add	r28, r30
    4a28:	d1 1d       	adc	r29, r1
    4a2a:	0f b6       	in	r0, 0x3f	; 63
    4a2c:	f8 94       	cli
    4a2e:	de bf       	out	0x3e, r29	; 62
    4a30:	0f be       	out	0x3f, r0	; 63
    4a32:	cd bf       	out	0x3d, r28	; 61
    4a34:	ed 01       	movw	r28, r26
    4a36:	08 95       	ret

00004a38 <_exit>:
    4a38:	f8 94       	cli

00004a3a <__stop_program>:
    4a3a:	ff cf       	rjmp	.-2      	; 0x4a3a <__stop_program>
