<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › kernel › irq-gic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq-gic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#undef DEBUG</span>

<span class="cp">#include &lt;linux/bitmap.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/gic.h&gt;</span>
<span class="cp">#include &lt;asm/gcmpregs.h&gt;</span>
<span class="cp">#include &lt;linux/hardirq.h&gt;</span>
<span class="cp">#include &lt;asm-generic/bitops/find.h&gt;</span>


<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">_gic_base</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">_irqbase</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gic_irq_flags</span><span class="p">[</span><span class="n">GIC_NUM_INTRS</span><span class="p">];</span>
<span class="cp">#define GIC_IRQ_FLAG_EDGE      0x0001</span>

<span class="k">struct</span> <span class="n">gic_pcpu_mask</span> <span class="n">pcpu_masks</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">gic_pending_regs</span> <span class="n">pending_regs</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">gic_intrmask_regs</span> <span class="n">intrmask_regs</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>

<span class="kt">void</span> <span class="nf">gic_send_ipi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;CPU%d: %s status %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">__func__</span><span class="p">,</span>
		 <span class="n">read_c0_status</span><span class="p">());</span>
	<span class="n">GICWRITE</span><span class="p">(</span><span class="n">GIC_REG</span><span class="p">(</span><span class="n">SHARED</span><span class="p">,</span> <span class="n">GIC_SH_WEDGE</span><span class="p">),</span> <span class="mh">0x80000000</span> <span class="o">|</span> <span class="n">intr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* This is Malta specific and needs to be exported */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">vpe_local_setup</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">numvpes</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timer_interrupt</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span> <span class="n">perf_interrupt</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">vpe_ctl</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Setup the default performance counter timer interrupts</span>
<span class="cm">	 * for all VPEs</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">numvpes</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GICWRITE</span><span class="p">(</span><span class="n">GIC_REG</span><span class="p">(</span><span class="n">VPE_LOCAL</span><span class="p">,</span> <span class="n">GIC_VPE_OTHER_ADDR</span><span class="p">),</span> <span class="n">i</span><span class="p">);</span>

		<span class="cm">/* Are Interrupts locally routable? */</span>
		<span class="n">GICREAD</span><span class="p">(</span><span class="n">GIC_REG</span><span class="p">(</span><span class="n">VPE_OTHER</span><span class="p">,</span> <span class="n">GIC_VPE_CTL</span><span class="p">),</span> <span class="n">vpe_ctl</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">vpe_ctl</span> <span class="o">&amp;</span> <span class="n">GIC_VPE_CTL_TIMER_RTBL_MSK</span><span class="p">)</span>
			<span class="n">GICWRITE</span><span class="p">(</span><span class="n">GIC_REG</span><span class="p">(</span><span class="n">VPE_OTHER</span><span class="p">,</span> <span class="n">GIC_VPE_TIMER_MAP</span><span class="p">),</span>
				 <span class="n">GIC_MAP_TO_PIN_MSK</span> <span class="o">|</span> <span class="n">timer_interrupt</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">vpe_ctl</span> <span class="o">&amp;</span> <span class="n">GIC_VPE_CTL_PERFCNT_RTBL_MSK</span><span class="p">)</span>
			<span class="n">GICWRITE</span><span class="p">(</span><span class="n">GIC_REG</span><span class="p">(</span><span class="n">VPE_OTHER</span><span class="p">,</span> <span class="n">GIC_VPE_PERFCTR_MAP</span><span class="p">),</span>
				 <span class="n">GIC_MAP_TO_PIN_MSK</span> <span class="o">|</span> <span class="n">perf_interrupt</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">gic_get_int</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pending</span><span class="p">,</span> <span class="o">*</span><span class="n">intrmask</span><span class="p">,</span> <span class="o">*</span><span class="n">pcpu_mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">pending_abs</span><span class="p">,</span> <span class="o">*</span><span class="n">intrmask_abs</span><span class="p">;</span>

	<span class="cm">/* Get per-cpu bitmaps */</span>
	<span class="n">pending</span> <span class="o">=</span> <span class="n">pending_regs</span><span class="p">[</span><span class="n">smp_processor_id</span><span class="p">()].</span><span class="n">pending</span><span class="p">;</span>
	<span class="n">intrmask</span> <span class="o">=</span> <span class="n">intrmask_regs</span><span class="p">[</span><span class="n">smp_processor_id</span><span class="p">()].</span><span class="n">intrmask</span><span class="p">;</span>
	<span class="n">pcpu_mask</span> <span class="o">=</span> <span class="n">pcpu_masks</span><span class="p">[</span><span class="n">smp_processor_id</span><span class="p">()].</span><span class="n">pcpu_mask</span><span class="p">;</span>

	<span class="n">pending_abs</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="n">GIC_REG_ABS_ADDR</span><span class="p">(</span><span class="n">SHARED</span><span class="p">,</span>
							 <span class="n">GIC_SH_PEND_31_0_OFS</span><span class="p">);</span>
	<span class="n">intrmask_abs</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span> <span class="n">GIC_REG_ABS_ADDR</span><span class="p">(</span><span class="n">SHARED</span><span class="p">,</span>
							  <span class="n">GIC_SH_MASK_31_0_OFS</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">BITS_TO_LONGS</span><span class="p">(</span><span class="n">GIC_NUM_INTRS</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GICREAD</span><span class="p">(</span><span class="o">*</span><span class="n">pending_abs</span><span class="p">,</span> <span class="n">pending</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">GICREAD</span><span class="p">(</span><span class="o">*</span><span class="n">intrmask_abs</span><span class="p">,</span> <span class="n">intrmask</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">pending_abs</span><span class="o">++</span><span class="p">;</span>
		<span class="n">intrmask_abs</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">bitmap_and</span><span class="p">(</span><span class="n">pending</span><span class="p">,</span> <span class="n">pending</span><span class="p">,</span> <span class="n">intrmask</span><span class="p">,</span> <span class="n">GIC_NUM_INTRS</span><span class="p">);</span>
	<span class="n">bitmap_and</span><span class="p">(</span><span class="n">pending</span><span class="p">,</span> <span class="n">pending</span><span class="p">,</span> <span class="n">pcpu_mask</span><span class="p">,</span> <span class="n">GIC_NUM_INTRS</span><span class="p">);</span>

	<span class="n">i</span> <span class="o">=</span> <span class="n">find_first_bit</span><span class="p">(</span><span class="n">pending</span><span class="p">,</span> <span class="n">GIC_NUM_INTRS</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;CPU%d: %s pend=%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">_irqbase</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;CPU%d: %s: irq%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">GIC_CLR_INTR_MASK</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gic_irq_flags</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">GIC_IRQ_FLAG_EDGE</span><span class="p">)</span>
		<span class="n">GICWRITE</span><span class="p">(</span><span class="n">GIC_REG</span><span class="p">(</span><span class="n">SHARED</span><span class="p">,</span> <span class="n">GIC_SH_WEDGE</span><span class="p">),</span> <span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_mask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">_irqbase</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;CPU%d: %s: irq%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">GIC_CLR_INTR_MASK</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">gic_unmask_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">_irqbase</span><span class="p">;</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;CPU%d: %s: irq%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">GIC_SET_INTR_MASK</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_SMP</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">gic_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">gic_set_affinity</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">cpumask</span><span class="p">,</span>
			    <span class="n">bool</span> <span class="n">force</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">-</span> <span class="n">_irqbase</span><span class="p">;</span>
	<span class="n">cpumask_t</span>	<span class="n">tmp</span> <span class="o">=</span> <span class="n">CPU_MASK_NONE</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span>		<span class="n">i</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s(%d) called</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
	<span class="n">cpumask_and</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tmp</span><span class="p">,</span> <span class="n">cpumask</span><span class="p">,</span> <span class="n">cpu_online_mask</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpus_empty</span><span class="p">(</span><span class="n">tmp</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Assumption : cpumask refers to a single CPU */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="cm">/* Re-route this IRQ */</span>
		<span class="n">GIC_SH_MAP_TO_VPE_SMASK</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">first_cpu</span><span class="p">(</span><span class="n">tmp</span><span class="p">));</span>

		<span class="cm">/* Update the pcpu_masks */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_CPUS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">clear_bit</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">pcpu_masks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pcpu_mask</span><span class="p">);</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">pcpu_masks</span><span class="p">[</span><span class="n">first_cpu</span><span class="p">(</span><span class="n">tmp</span><span class="p">)].</span><span class="n">pcpu_mask</span><span class="p">);</span>

	<span class="p">}</span>
	<span class="n">cpumask_copy</span><span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">affinity</span><span class="p">,</span> <span class="n">cpumask</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">gic_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_SET_MASK_OK_NOCOPY</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">gic_irq_controller</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span>	<span class="s">&quot;MIPS GIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span>		<span class="o">=</span>	<span class="n">gic_irq_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>		<span class="o">=</span>	<span class="n">gic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span>		<span class="o">=</span>	<span class="n">gic_mask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>		<span class="o">=</span>	<span class="n">gic_unmask_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_eoi</span>		<span class="o">=</span>	<span class="n">gic_unmask_irq</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_SMP</span>
	<span class="p">.</span><span class="n">irq_set_affinity</span>	<span class="o">=</span>	<span class="n">gic_set_affinity</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">gic_setup_intr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pin</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">polarity</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">trigtype</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Setup Intr to Pin mapping */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pin</span> <span class="o">&amp;</span> <span class="n">GIC_MAP_TO_NMI_MSK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GICWRITE</span><span class="p">(</span><span class="n">GIC_REG_ADDR</span><span class="p">(</span><span class="n">SHARED</span><span class="p">,</span> <span class="n">GIC_SH_MAP_TO_PIN</span><span class="p">(</span><span class="n">intr</span><span class="p">)),</span> <span class="n">pin</span><span class="p">);</span>
		<span class="cm">/* FIXME: hack to route NMI to all cpu&#39;s */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">&lt;</span> <span class="n">NR_CPUS</span><span class="p">;</span> <span class="n">cpu</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">GICWRITE</span><span class="p">(</span><span class="n">GIC_REG_ADDR</span><span class="p">(</span><span class="n">SHARED</span><span class="p">,</span>
					  <span class="n">GIC_SH_MAP_TO_VPE_REG_OFF</span><span class="p">(</span><span class="n">intr</span><span class="p">,</span> <span class="n">cpu</span><span class="p">)),</span>
				 <span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">GICWRITE</span><span class="p">(</span><span class="n">GIC_REG_ADDR</span><span class="p">(</span><span class="n">SHARED</span><span class="p">,</span> <span class="n">GIC_SH_MAP_TO_PIN</span><span class="p">(</span><span class="n">intr</span><span class="p">)),</span>
			 <span class="n">GIC_MAP_TO_PIN_MSK</span> <span class="o">|</span> <span class="n">pin</span><span class="p">);</span>
		<span class="cm">/* Setup Intr to CPU mapping */</span>
		<span class="n">GIC_SH_MAP_TO_VPE_SMASK</span><span class="p">(</span><span class="n">intr</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Setup Intr Polarity */</span>
	<span class="n">GIC_SET_POLARITY</span><span class="p">(</span><span class="n">intr</span><span class="p">,</span> <span class="n">polarity</span><span class="p">);</span>

	<span class="cm">/* Setup Intr Trigger Type */</span>
	<span class="n">GIC_SET_TRIGGER</span><span class="p">(</span><span class="n">intr</span><span class="p">,</span> <span class="n">trigtype</span><span class="p">);</span>

	<span class="cm">/* Init Intr Masks */</span>
	<span class="n">GIC_CLR_INTR_MASK</span><span class="p">(</span><span class="n">intr</span><span class="p">);</span>
	<span class="cm">/* Initialise per-cpu Interrupt software masks */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">GIC_FLAG_IPI</span><span class="p">)</span>
		<span class="n">set_bit</span><span class="p">(</span><span class="n">intr</span><span class="p">,</span> <span class="n">pcpu_masks</span><span class="p">[</span><span class="n">cpu</span><span class="p">].</span><span class="n">pcpu_mask</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">GIC_FLAG_TRANSPARENT</span><span class="p">)</span>
		<span class="n">GIC_SET_INTR_MASK</span><span class="p">(</span><span class="n">intr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">trigtype</span> <span class="o">==</span> <span class="n">GIC_TRIG_EDGE</span><span class="p">)</span>
		<span class="n">gic_irq_flags</span><span class="p">[</span><span class="n">intr</span><span class="p">]</span> <span class="o">|=</span> <span class="n">GIC_IRQ_FLAG_EDGE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">gic_basic_init</span><span class="p">(</span><span class="kt">int</span> <span class="n">numintrs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">numvpes</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">gic_intr_map</span> <span class="o">*</span><span class="n">intrmap</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mapsize</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="cm">/* Setup defaults */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">numintrs</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">GIC_SET_POLARITY</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">GIC_POL_POS</span><span class="p">);</span>
		<span class="n">GIC_SET_TRIGGER</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">GIC_TRIG_LEVEL</span><span class="p">);</span>
		<span class="n">GIC_CLR_INTR_MASK</span><span class="p">(</span><span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">GIC_NUM_INTRS</span><span class="p">)</span>
			<span class="n">gic_irq_flags</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup specifics */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">mapsize</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cpu</span> <span class="o">=</span> <span class="n">intrmap</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpunum</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">==</span> <span class="n">GIC_UNUSED</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">i</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">intrmap</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">gic_setup_intr</span><span class="p">(</span><span class="n">i</span><span class="p">,</span>
			<span class="n">intrmap</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpunum</span><span class="p">,</span>
			<span class="n">intrmap</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pin</span><span class="p">,</span>
			<span class="n">intrmap</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">polarity</span><span class="p">,</span>
			<span class="n">intrmap</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">trigtype</span><span class="p">,</span>
			<span class="n">intrmap</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">vpe_local_setup</span><span class="p">(</span><span class="n">numvpes</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">_irqbase</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">_irqbase</span> <span class="o">+</span> <span class="n">numintrs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">irq_set_chip</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gic_irq_controller</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">gic_init</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">gic_base_addr</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">gic_addrspace_size</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">gic_intr_map</span> <span class="o">*</span><span class="n">intr_map</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">intr_map_size</span><span class="p">,</span>
		     <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irqbase</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gicconfig</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">numvpes</span><span class="p">,</span> <span class="n">numintrs</span><span class="p">;</span>

	<span class="n">_gic_base</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">gic_base_addr</span><span class="p">,</span>
						    <span class="n">gic_addrspace_size</span><span class="p">);</span>
	<span class="n">_irqbase</span> <span class="o">=</span> <span class="n">irqbase</span><span class="p">;</span>

	<span class="n">GICREAD</span><span class="p">(</span><span class="n">GIC_REG</span><span class="p">(</span><span class="n">SHARED</span><span class="p">,</span> <span class="n">GIC_SH_CONFIG</span><span class="p">),</span> <span class="n">gicconfig</span><span class="p">);</span>
	<span class="n">numintrs</span> <span class="o">=</span> <span class="p">(</span><span class="n">gicconfig</span> <span class="o">&amp;</span> <span class="n">GIC_SH_CONFIG_NUMINTRS_MSK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		   <span class="n">GIC_SH_CONFIG_NUMINTRS_SHF</span><span class="p">;</span>
	<span class="n">numintrs</span> <span class="o">=</span> <span class="p">((</span><span class="n">numintrs</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">numvpes</span> <span class="o">=</span> <span class="p">(</span><span class="n">gicconfig</span> <span class="o">&amp;</span> <span class="n">GIC_SH_CONFIG_NUMVPES_MSK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		  <span class="n">GIC_SH_CONFIG_NUMVPES_SHF</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s called</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">gic_basic_init</span><span class="p">(</span><span class="n">numintrs</span><span class="p">,</span> <span class="n">numvpes</span><span class="p">,</span> <span class="n">intr_map</span><span class="p">,</span> <span class="n">intr_map_size</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
