-makelib ies_lib/xpm -sv \
  "D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/design_1/ipshared/8570/sources_1/new/analog_ov.v" \
  "../../../bd/design_1/ip/design_1_analog_ov_0_0/sim/design_1_analog_ov_0_0.v" \
  "../../../bd/design_1/ipshared/6ae4/src/ov7725_data_sample.v" \
  "../../../bd/design_1/ip/design_1_ov7725_data_sample_0_0/sim/design_1_ov7725_data_sample_0_0.v" \
  "../../../bd/design_1/ip/design_1_system_ila_3_0/bd_0/ip/ip_0/sim/bd_f6fc_ila_lib_0.v" \
  "../../../bd/design_1/ip/design_1_system_ila_3_0/bd_0/sim/bd_f6fc.v" \
  "../../../bd/design_1/ip/design_1_system_ila_3_0/sim/design_1_system_ila_3_0.v" \
  "../../../bd/design_1/ip/design_1_system_ila_4_0/bd_0/ip/ip_0/sim/bd_374d_ila_lib_0.v" \
  "../../../bd/design_1/ip/design_1_system_ila_4_0/bd_0/sim/bd_374d.v" \
  "../../../bd/design_1/ip/design_1_system_ila_4_0/sim/design_1_system_ila_4_0.v" \
  "../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.v" \
  "../../../bd/design_1/sim/design_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

