in init cycle 
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 0:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 1:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 2:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000000]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 3:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 4:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 5:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000004]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 6:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 7:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 8:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000008]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 9:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 10:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
instruction (in write back stage): 6400293
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [0] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 11:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000000]
instruction (in write back stage): 6400293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 12:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000000]
instruction (in write back stage): 6400293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 13:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000004]
instruction (in write back stage): 1f400093
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [0] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 14:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[80000004]
instruction (in write back stage): 1f400093
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 15:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[80000004]
instruction (in write back stage): 1f400093
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 16:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[80000008]
instruction (in write back stage): 13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 17:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[80000008]
instruction (in write back stage): 13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 18:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000008]
instruction (in write back stage): 13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 19:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 297
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [64] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 20:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 297
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 21:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 297
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 22:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000010]
instruction (in write back stage): 34202373
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 23:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000010]
instruction (in write back stage): 34202373
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 24:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[80000010]
instruction (in write back stage): 34202373
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 25:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 26:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 27:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 28:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[80000014]
instruction (in write back stage): 600463
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 29:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[80000014]
instruction (in write back stage): 600463
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 30:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[80000014]
instruction (in write back stage): 600463
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 31:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 32:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 33:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 34:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 35:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 36:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 37:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[8000001c]
instruction (in write back stage): 30529073
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 38:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[8000001c]
instruction (in write back stage): 30529073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 39:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[8000001c]
instruction (in write back stage): 30529073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 40:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 41:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000028]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 42:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000002c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 43:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000002c]
pc (in write back stage) :[80000020]
instruction (in write back stage): 1f500113
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [0] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 44:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000002c]
pc (in write back stage) :[80000020]
instruction (in write back stage): 1f500113
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 45:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000030]
pc (in write back stage) :[80000020]
instruction (in write back stage): 1f500113
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 46:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000030]
pc (in write back stage) :[80000024]
instruction (in write back stage): 1f600193
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [0] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 47:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000030]
pc (in write back stage) :[80000024]
instruction (in write back stage): 1f600193
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 48:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000034]
pc (in write back stage) :[80000024]
instruction (in write back stage): 1f600193
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 49:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000034]
pc (in write back stage) :[80000028]
instruction (in write back stage): 1f700213
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [0] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 50:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000034]
pc (in write back stage) :[80000028]
instruction (in write back stage): 1f700213
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 51:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000038]
pc (in write back stage) :[80000028]
instruction (in write back stage): 1f700213
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 52:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000038]
pc (in write back stage) :[8000002c]
instruction (in write back stage): 1f800293
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [8000000c] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 53:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000038]
pc (in write back stage) :[8000002c]
instruction (in write back stage): 1f800293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 54:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000003c]
pc (in write back stage) :[8000002c]
instruction (in write back stage): 1f800293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 55:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000003c]
pc (in write back stage) :[80000030]
instruction (in write back stage): 1f900313
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [0] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 56:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000003c]
pc (in write back stage) :[80000030]
instruction (in write back stage): 1f900313
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 57:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000040]
pc (in write back stage) :[80000030]
instruction (in write back stage): 1f900313
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 58:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000040]
pc (in write back stage) :[80000034]
instruction (in write back stage): 1fa00393
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [0] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 59:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000040]
pc (in write back stage) :[80000034]
instruction (in write back stage): 1fa00393
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 60:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000044]
pc (in write back stage) :[80000034]
instruction (in write back stage): 1fa00393
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 61:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000044]
pc (in write back stage) :[80000038]
instruction (in write back stage): 1fb00e13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [0] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 62:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000044]
pc (in write back stage) :[80000038]
instruction (in write back stage): 1fb00e13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 63:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000048]
pc (in write back stage) :[80000038]
instruction (in write back stage): 1fb00e13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 64:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000048]
pc (in write back stage) :[8000003c]
instruction (in write back stage): 1fc00e93
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [0] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 65:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000048]
pc (in write back stage) :[8000003c]
instruction (in write back stage): 1fc00e93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 66:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000004c]
pc (in write back stage) :[8000003c]
instruction (in write back stage): 1fc00e93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 67:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000004c]
pc (in write back stage) :[80000040]
instruction (in write back stage): 1fd00f13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [0] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 68:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000004c]
pc (in write back stage) :[80000040]
instruction (in write back stage): 1fd00f13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 69:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000050]
pc (in write back stage) :[80000040]
instruction (in write back stage): 1fd00f13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 70:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000050]
pc (in write back stage) :[80000044]
instruction (in write back stage): 20900f93
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [0] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 71:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000050]
pc (in write back stage) :[80000044]
instruction (in write back stage): 20900f93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 72:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000054]
pc (in write back stage) :[80000044]
instruction (in write back stage): 20900f93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 73:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000054]
pc (in write back stage) :[80000048]
instruction (in write back stage): 20a00413
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [0] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 74:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000054]
pc (in write back stage) :[80000048]
instruction (in write back stage): 20a00413
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 75:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000058]
pc (in write back stage) :[80000048]
instruction (in write back stage): 20a00413
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 76:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000058]
pc (in write back stage) :[8000004c]
instruction (in write back stage): 20b00493
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [0] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 77:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000058]
pc (in write back stage) :[8000004c]
instruction (in write back stage): 20b00493
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 78:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000005c]
pc (in write back stage) :[8000004c]
instruction (in write back stage): 20b00493
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 79:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000005c]
pc (in write back stage) :[80000050]
instruction (in write back stage): 20c00913
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [0] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 80:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000005c]
pc (in write back stage) :[80000050]
instruction (in write back stage): 20c00913
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 81:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000060]
pc (in write back stage) :[80000050]
instruction (in write back stage): 20c00913
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 82:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000060]
pc (in write back stage) :[80000054]
instruction (in write back stage): 20d00993
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [0] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 83:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000060]
pc (in write back stage) :[80000054]
instruction (in write back stage): 20d00993
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 84:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000064]
pc (in write back stage) :[80000054]
instruction (in write back stage): 20d00993
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 85:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000064]
pc (in write back stage) :[80000058]
instruction (in write back stage): 20900a13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [0] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 86:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000064]
pc (in write back stage) :[80000058]
instruction (in write back stage): 20900a13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 87:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000068]
pc (in write back stage) :[80000058]
instruction (in write back stage): 20900a13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 88:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000068]
pc (in write back stage) :[8000005c]
instruction (in write back stage): 3200a93
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [0] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 89:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000068]
pc (in write back stage) :[8000005c]
instruction (in write back stage): 3200a93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 90:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000006c]
pc (in write back stage) :[8000005c]
instruction (in write back stage): 3200a93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 91:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000006c]
pc (in write back stage) :[80000060]
instruction (in write back stage): 4ba00b13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [0] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 92:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000006c]
pc (in write back stage) :[80000060]
instruction (in write back stage): 4ba00b13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 93:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000070]
pc (in write back stage) :[80000060]
instruction (in write back stage): 4ba00b13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 94:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000070]
pc (in write back stage) :[80000064]
instruction (in write back stage): 51e00b93
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [0] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 95:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000070]
pc (in write back stage) :[80000064]
instruction (in write back stage): 51e00b93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 96:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000074]
pc (in write back stage) :[80000064]
instruction (in write back stage): 51e00b93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 97:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000074]
pc (in write back stage) :[80000068]
instruction (in write back stage): c00c13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [0] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 98:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000074]
pc (in write back stage) :[80000068]
instruction (in write back stage): c00c13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 99:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000078]
pc (in write back stage) :[80000068]
instruction (in write back stage): c00c13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 100:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000078]
pc (in write back stage) :[8000006c]
instruction (in write back stage): e0c00c93
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [0] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 101:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000078]
pc (in write back stage) :[8000006c]
instruction (in write back stage): e0c00c93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 102:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000007c]
pc (in write back stage) :[8000006c]
instruction (in write back stage): e0c00c93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 103:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000007c]
pc (in write back stage) :[80000070]
instruction (in write back stage): c8600d13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [0] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 104:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000007c]
pc (in write back stage) :[80000070]
instruction (in write back stage): c8600d13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 105:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000080]
pc (in write back stage) :[80000070]
instruction (in write back stage): c8600d13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 106:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000080]
pc (in write back stage) :[80000074]
instruction (in write back stage): aec00d93
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [0] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 107:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000080]
pc (in write back stage) :[80000074]
instruction (in write back stage): aec00d93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 108:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000084]
pc (in write back stage) :[80000074]
instruction (in write back stage): aec00d93
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 109:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000084]
pc (in write back stage) :[80000078]
instruction (in write back stage): 8700513
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [0] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 110:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000084]
pc (in write back stage) :[80000078]
instruction (in write back stage): 8700513
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 111:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000088]
pc (in write back stage) :[80000078]
instruction (in write back stage): 8700513
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 112:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000088]
pc (in write back stage) :[8000007c]
instruction (in write back stage): 20800593
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [0] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 113:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000088]
pc (in write back stage) :[8000007c]
instruction (in write back stage): 20800593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 114:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000008c]
pc (in write back stage) :[8000007c]
instruction (in write back stage): 20800593
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 115:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000008c]
pc (in write back stage) :[80000080]
instruction (in write back stage): 23200613
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [0] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 116:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000008c]
pc (in write back stage) :[80000080]
instruction (in write back stage): 23200613
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 117:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000090]
pc (in write back stage) :[80000080]
instruction (in write back stage): 23200613
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 118:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000090]
pc (in write back stage) :[80000084]
instruction (in write back stage): 8300693
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [0] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 119:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000090]
pc (in write back stage) :[80000084]
instruction (in write back stage): 8300693
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 120:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000094]
pc (in write back stage) :[80000084]
instruction (in write back stage): 8300693
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 121:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000094]
pc (in write back stage) :[80000088]
instruction (in write back stage): 20000713
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 122:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000094]
pc (in write back stage) :[80000088]
instruction (in write back stage): 20000713
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [200] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 123:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000098]
pc (in write back stage) :[80000088]
instruction (in write back stage): 20000713
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [200] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 124:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000098]
pc (in write back stage) :[8000008c]
instruction (in write back stage): 30502773
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [200] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 125:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000098]
pc (in write back stage) :[8000008c]
instruction (in write back stage): 30502773
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [8000000c] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 126:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000009c]
pc (in write back stage) :[8000008c]
instruction (in write back stage): 30502773
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [8000000c] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 127:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000009c]
pc (in write back stage) :[80000090]
instruction (in write back stage): 34202773
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [8000000c] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 128:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000009c]
pc (in write back stage) :[80000090]
instruction (in write back stage): 34202773
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 129:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a0]
pc (in write back stage) :[80000090]
instruction (in write back stage): 34202773
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 130:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a0]
pc (in write back stage) :[80000094]
instruction (in write back stage): 22b00793
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [0] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 131:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a0]
pc (in write back stage) :[80000094]
instruction (in write back stage): 22b00793
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 132:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a4]
pc (in write back stage) :[80000094]
instruction (in write back stage): 22b00793
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 133:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a4]
pc (in write back stage) :[80000098]
instruction (in write back stage): 22f00813
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [0] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 134:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a4]
pc (in write back stage) :[80000098]
instruction (in write back stage): 22f00813
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 135:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[80000098]
instruction (in write back stage): 22f00813
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 136:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[8000009c]
instruction (in write back stage): 1f400893
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [0] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 137:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[8000009c]
instruction (in write back stage): 1f400893
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 138:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[8000009c]
instruction (in write back stage): 1f400893
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 139:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[800000a0]
instruction (in write back stage): 200497
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [20b] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 140:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[800000a0]
instruction (in write back stage): 200497
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 141:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[800000a0]
instruction (in write back stage): 200497
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 142:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[800000a4]
instruction (in write back stage): 100f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 143:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000a8]
pc (in write back stage) :[800000a4]
instruction (in write back stage): 100f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 144:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ac]
pc (in write back stage) :[800000a4]
instruction (in write back stage): 100f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 145:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ac]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 146:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ac]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 147:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b0]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 148:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b0]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 149:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b0]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 150:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b4]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 151:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b4]
pc (in write back stage) :[800000a8]
instruction (in write back stage): ff0000f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 152:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b4]
pc (in write back stage) :[800000a8]
instruction (in write back stage): ff0000f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 153:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b4]
pc (in write back stage) :[800000a8]
instruction (in write back stage): ff0000f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 154:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b4]
pc (in write back stage) :[800000ac]
instruction (in write back stage): 8000ef
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [1f4] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 155:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b4]
pc (in write back stage) :[800000ac]
instruction (in write back stage): 8000ef
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 156:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b8]
pc (in write back stage) :[800000ac]
instruction (in write back stage): 8000ef
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 157:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b8]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 158:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000b8]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 159:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000bc]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 160:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000bc]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 161:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000bc]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 162:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c0]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 163:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c0]
pc (in write back stage) :[800000b4]
instruction (in write back stage): 2305b7
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [208] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 164:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c0]
pc (in write back stage) :[800000b4]
instruction (in write back stage): 2305b7
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [230000] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 165:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c4]
pc (in write back stage) :[800000b4]
instruction (in write back stage): 2305b7
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [230000] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 166:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c4]
pc (in write back stage) :[800000b8]
instruction (in write back stage): 85d59b
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [230000] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 167:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c4]
pc (in write back stage) :[800000b8]
instruction (in write back stage): 85d59b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 168:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c8]
pc (in write back stage) :[800000b8]
instruction (in write back stage): 85d59b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 169:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c8]
pc (in write back stage) :[800000bc]
instruction (in write back stage): 382e293
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 170:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000c8]
pc (in write back stage) :[800000bc]
instruction (in write back stage): 382e293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 171:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000cc]
pc (in write back stage) :[800000bc]
instruction (in write back stage): 382e293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 172:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000cc]
pc (in write back stage) :[800000c0]
instruction (in write back stage): 372e293
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1f8] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 173:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000cc]
pc (in write back stage) :[800000c0]
instruction (in write back stage): 372e293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1ff] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 174:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d0]
pc (in write back stage) :[800000c0]
instruction (in write back stage): 372e293
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1ff] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 175:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d0]
pc (in write back stage) :[800000c4]
instruction (in write back stage): 62929b
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [1ff] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 176:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d0]
pc (in write back stage) :[800000c4]
instruction (in write back stage): 62929b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 177:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d4]
pc (in write back stage) :[800000c4]
instruction (in write back stage): 62929b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 178:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d4]
pc (in write back stage) :[800000c8]
instruction (in write back stage): 532e33
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fb] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 179:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d4]
pc (in write back stage) :[800000c8]
instruction (in write back stage): 532e33
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 180:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d8]
pc (in write back stage) :[800000c8]
instruction (in write back stage): 532e33
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 181:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d8]
pc (in write back stage) :[800000cc]
instruction (in write back stage): 6432e13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 182:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000d8]
pc (in write back stage) :[800000cc]
instruction (in write back stage): 6432e13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [0] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 183:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000dc]
pc (in write back stage) :[800000cc]
instruction (in write back stage): 6432e13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [0] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 184:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000dc]
pc (in write back stage) :[800000d0]
instruction (in write back stage): fec33e13
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [0] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 185:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000dc]
pc (in write back stage) :[800000d0]
instruction (in write back stage): fec33e13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 186:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e0]
pc (in write back stage) :[800000d0]
instruction (in write back stage): fec33e13
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 187:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e0]
pc (in write back stage) :[800000d4]
instruction (in write back stage): 1b33e33
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 188:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e0]
pc (in write back stage) :[800000d4]
instruction (in write back stage): 1b33e33
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 189:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e4]
pc (in write back stage) :[800000d4]
instruction (in write back stage): 1b33e33
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 190:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e4]
pc (in write back stage) :[800000d8]
instruction (in write back stage): 64a023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 191:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e4]
pc (in write back stage) :[800000d8]
instruction (in write back stage): 64a023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 192:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e4]
pc (in write back stage) :[800000d8]
instruction (in write back stage): 64a023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 193:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e4]
pc (in write back stage) :[800000d8]
instruction (in write back stage): 64a023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 194:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e4]
pc (in write back stage) :[800000d8]
instruction (in write back stage): 64a023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 195:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e8]
pc (in write back stage) :[800000d8]
instruction (in write back stage): 64a023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 196:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e8]
pc (in write back stage) :[800000dc]
instruction (in write back stage): 74a223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 197:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e8]
pc (in write back stage) :[800000dc]
instruction (in write back stage): 74a223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 198:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e8]
pc (in write back stage) :[800000dc]
instruction (in write back stage): 74a223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 199:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e8]
pc (in write back stage) :[800000dc]
instruction (in write back stage): 74a223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 200:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000e8]
pc (in write back stage) :[800000dc]
instruction (in write back stage): 74a223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 201:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ec]
pc (in write back stage) :[800000dc]
instruction (in write back stage): 74a223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 202:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ec]
pc (in write back stage) :[800000e0]
instruction (in write back stage): 1c4a423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 203:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ec]
pc (in write back stage) :[800000e0]
instruction (in write back stage): 1c4a423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 204:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ec]
pc (in write back stage) :[800000e0]
instruction (in write back stage): 1c4a423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 205:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ec]
pc (in write back stage) :[800000e0]
instruction (in write back stage): 1c4a423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 206:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000ec]
pc (in write back stage) :[800000e0]
instruction (in write back stage): 1c4a423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 207:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f0]
pc (in write back stage) :[800000e0]
instruction (in write back stage): 1c4a423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 208:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f0]
pc (in write back stage) :[800000e4]
instruction (in write back stage): 1d4a623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 209:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f0]
pc (in write back stage) :[800000e4]
instruction (in write back stage): 1d4a623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 210:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f0]
pc (in write back stage) :[800000e4]
instruction (in write back stage): 1d4a623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 211:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f0]
pc (in write back stage) :[800000e4]
instruction (in write back stage): 1d4a623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 212:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f0]
pc (in write back stage) :[800000e4]
instruction (in write back stage): 1d4a623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 213:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f4]
pc (in write back stage) :[800000e4]
instruction (in write back stage): 1d4a623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 214:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f4]
pc (in write back stage) :[800000e8]
instruction (in write back stage): 1e4a823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 215:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f4]
pc (in write back stage) :[800000e8]
instruction (in write back stage): 1e4a823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 216:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f4]
pc (in write back stage) :[800000e8]
instruction (in write back stage): 1e4a823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 217:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f4]
pc (in write back stage) :[800000e8]
instruction (in write back stage): 1e4a823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 218:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f4]
pc (in write back stage) :[800000e8]
instruction (in write back stage): 1e4a823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 219:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f8]
pc (in write back stage) :[800000e8]
instruction (in write back stage): 1e4a823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 220:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f8]
pc (in write back stage) :[800000ec]
instruction (in write back stage): 1f4aa23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 221:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f8]
pc (in write back stage) :[800000ec]
instruction (in write back stage): 1f4aa23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 222:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f8]
pc (in write back stage) :[800000ec]
instruction (in write back stage): 1f4aa23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 223:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f8]
pc (in write back stage) :[800000ec]
instruction (in write back stage): 1f4aa23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 224:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000f8]
pc (in write back stage) :[800000ec]
instruction (in write back stage): 1f4aa23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 225:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000fc]
pc (in write back stage) :[800000ec]
instruction (in write back stage): 1f4aa23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 226:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000fc]
pc (in write back stage) :[800000f0]
instruction (in write back stage): 144ac23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 227:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000fc]
pc (in write back stage) :[800000f0]
instruction (in write back stage): 144ac23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 228:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000fc]
pc (in write back stage) :[800000f0]
instruction (in write back stage): 144ac23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 229:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000fc]
pc (in write back stage) :[800000f0]
instruction (in write back stage): 144ac23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 230:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800000fc]
pc (in write back stage) :[800000f0]
instruction (in write back stage): 144ac23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 231:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000100]
pc (in write back stage) :[800000f0]
instruction (in write back stage): 144ac23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 232:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000100]
pc (in write back stage) :[800000f4]
instruction (in write back stage): 124ae23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 233:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000100]
pc (in write back stage) :[800000f4]
instruction (in write back stage): 124ae23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 234:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000100]
pc (in write back stage) :[800000f4]
instruction (in write back stage): 124ae23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 235:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000100]
pc (in write back stage) :[800000f4]
instruction (in write back stage): 124ae23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 236:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000100]
pc (in write back stage) :[800000f4]
instruction (in write back stage): 124ae23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 237:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000104]
pc (in write back stage) :[800000f4]
instruction (in write back stage): 124ae23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 238:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000104]
pc (in write back stage) :[800000f8]
instruction (in write back stage): 4a303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 239:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000104]
pc (in write back stage) :[800000f8]
instruction (in write back stage): 4a303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 240:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000104]
pc (in write back stage) :[800000f8]
instruction (in write back stage): 4a303
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 241:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000104]
pc (in write back stage) :[800000f8]
instruction (in write back stage): 4a303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 242:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000104]
pc (in write back stage) :[800000f8]
instruction (in write back stage): 4a303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 243:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000108]
pc (in write back stage) :[800000f8]
instruction (in write back stage): 4a303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 244:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000108]
pc (in write back stage) :[800000fc]
instruction (in write back stage): 44a383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 245:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000108]
pc (in write back stage) :[800000fc]
instruction (in write back stage): 44a383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 246:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000108]
pc (in write back stage) :[800000fc]
instruction (in write back stage): 44a383
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 247:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000108]
pc (in write back stage) :[800000fc]
instruction (in write back stage): 44a383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 248:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000108]
pc (in write back stage) :[800000fc]
instruction (in write back stage): 44a383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 249:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000010c]
pc (in write back stage) :[800000fc]
instruction (in write back stage): 44a383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 250:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000010c]
pc (in write back stage) :[80000100]
instruction (in write back stage): 84ae03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 251:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000010c]
pc (in write back stage) :[80000100]
instruction (in write back stage): 84ae03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 252:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000010c]
pc (in write back stage) :[80000100]
instruction (in write back stage): 84ae03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 253:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000010c]
pc (in write back stage) :[80000100]
instruction (in write back stage): 84ae03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 254:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000010c]
pc (in write back stage) :[80000100]
instruction (in write back stage): 84ae03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 255:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000100]
instruction (in write back stage): 84ae03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 256:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000104]
instruction (in write back stage): 84ee03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 257:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000104]
instruction (in write back stage): 84ee03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 258:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000104]
instruction (in write back stage): 84ee03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 259:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000104]
instruction (in write back stage): 84ee03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 260:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000104]
instruction (in write back stage): 84ee03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 261:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000104]
instruction (in write back stage): 84ee03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 262:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000108]
instruction (in write back stage): c4ae83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 263:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000108]
instruction (in write back stage): c4ae83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 264:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000108]
instruction (in write back stage): c4ae83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 265:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000108]
instruction (in write back stage): c4ae83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 266:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000110]
pc (in write back stage) :[80000108]
instruction (in write back stage): c4ae83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 267:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000114]
pc (in write back stage) :[80000108]
instruction (in write back stage): c4ae83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 268:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000114]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 269:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000114]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 270:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 271:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[8000010c]
instruction (in write back stage): 1de0e33
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 272:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[8000010c]
instruction (in write back stage): 1de0e33
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 273:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[8000010c]
instruction (in write back stage): 1de0e33
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 274:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[80000110]
instruction (in write back stage): 84ee83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 275:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[80000110]
instruction (in write back stage): 84ee83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 276:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[80000110]
instruction (in write back stage): 84ee83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1fc] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 277:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[80000110]
instruction (in write back stage): 84ee83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 278:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000118]
pc (in write back stage) :[80000110]
instruction (in write back stage): 84ee83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 279:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000011c]
pc (in write back stage) :[80000110]
instruction (in write back stage): 84ee83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 280:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000011c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 281:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000011c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 282:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000120]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 283:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000120]
pc (in write back stage) :[80000114]
instruction (in write back stage): 1de0e33
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fd] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 284:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000120]
pc (in write back stage) :[80000114]
instruction (in write back stage): 1de0e33
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 285:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000124]
pc (in write back stage) :[80000114]
instruction (in write back stage): 1de0e33
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 286:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000124]
pc (in write back stage) :[80000118]
instruction (in write back stage): 104af03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 287:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000124]
pc (in write back stage) :[80000118]
instruction (in write back stage): 104af03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 288:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000124]
pc (in write back stage) :[80000118]
instruction (in write back stage): 104af03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 289:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000124]
pc (in write back stage) :[80000118]
instruction (in write back stage): 104af03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 290:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000124]
pc (in write back stage) :[80000118]
instruction (in write back stage): 104af03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 291:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000128]
pc (in write back stage) :[80000118]
instruction (in write back stage): 104af03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 292:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000128]
pc (in write back stage) :[8000011c]
instruction (in write back stage): 84ef03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 293:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000128]
pc (in write back stage) :[8000011c]
instruction (in write back stage): 84ef03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 294:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000128]
pc (in write back stage) :[8000011c]
instruction (in write back stage): 84ef03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1fd] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 295:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000128]
pc (in write back stage) :[8000011c]
instruction (in write back stage): 84ef03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 296:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000128]
pc (in write back stage) :[8000011c]
instruction (in write back stage): 84ef03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 297:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000012c]
pc (in write back stage) :[8000011c]
instruction (in write back stage): 84ef03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 298:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000012c]
pc (in write back stage) :[80000120]
instruction (in write back stage): 144af83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 299:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000012c]
pc (in write back stage) :[80000120]
instruction (in write back stage): 144af83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 300:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000012c]
pc (in write back stage) :[80000120]
instruction (in write back stage): 144af83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 301:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000012c]
pc (in write back stage) :[80000120]
instruction (in write back stage): 144af83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 302:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000012c]
pc (in write back stage) :[80000120]
instruction (in write back stage): 144af83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 303:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000130]
pc (in write back stage) :[80000120]
instruction (in write back stage): 144af83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 304:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000130]
pc (in write back stage) :[80000124]
instruction (in write back stage): 84ef83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 305:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000130]
pc (in write back stage) :[80000124]
instruction (in write back stage): 84ef83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 306:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000130]
pc (in write back stage) :[80000124]
instruction (in write back stage): 84ef83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [209] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 307:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000130]
pc (in write back stage) :[80000124]
instruction (in write back stage): 84ef83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 308:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000130]
pc (in write back stage) :[80000124]
instruction (in write back stage): 84ef83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 309:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000134]
pc (in write back stage) :[80000124]
instruction (in write back stage): 84ef83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 310:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000134]
pc (in write back stage) :[80000128]
instruction (in write back stage): 184aa03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 311:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000134]
pc (in write back stage) :[80000128]
instruction (in write back stage): 184aa03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 312:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000134]
pc (in write back stage) :[80000128]
instruction (in write back stage): 184aa03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 313:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000134]
pc (in write back stage) :[80000128]
instruction (in write back stage): 184aa03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 314:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000134]
pc (in write back stage) :[80000128]
instruction (in write back stage): 184aa03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 315:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000138]
pc (in write back stage) :[80000128]
instruction (in write back stage): 184aa03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 316:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000138]
pc (in write back stage) :[8000012c]
instruction (in write back stage): 84ea03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 317:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000138]
pc (in write back stage) :[8000012c]
instruction (in write back stage): 84ea03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 318:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000138]
pc (in write back stage) :[8000012c]
instruction (in write back stage): 84ea03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [209] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 319:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000138]
pc (in write back stage) :[8000012c]
instruction (in write back stage): 84ea03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 320:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000138]
pc (in write back stage) :[8000012c]
instruction (in write back stage): 84ea03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 321:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000013c]
pc (in write back stage) :[8000012c]
instruction (in write back stage): 84ea03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 322:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000013c]
pc (in write back stage) :[80000130]
instruction (in write back stage): 1c4a903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 323:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000013c]
pc (in write back stage) :[80000130]
instruction (in write back stage): 1c4a903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 324:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000013c]
pc (in write back stage) :[80000130]
instruction (in write back stage): 1c4a903
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 325:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000013c]
pc (in write back stage) :[80000130]
instruction (in write back stage): 1c4a903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 326:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000013c]
pc (in write back stage) :[80000130]
instruction (in write back stage): 1c4a903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 327:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000140]
pc (in write back stage) :[80000130]
instruction (in write back stage): 1c4a903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 328:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000140]
pc (in write back stage) :[80000134]
instruction (in write back stage): 64b023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 329:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000140]
pc (in write back stage) :[80000134]
instruction (in write back stage): 64b023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 330:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000140]
pc (in write back stage) :[80000134]
instruction (in write back stage): 64b023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 331:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000140]
pc (in write back stage) :[80000134]
instruction (in write back stage): 64b023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 332:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000140]
pc (in write back stage) :[80000134]
instruction (in write back stage): 64b023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 333:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000144]
pc (in write back stage) :[80000134]
instruction (in write back stage): 64b023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 334:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000144]
pc (in write back stage) :[80000138]
instruction (in write back stage): 1c4b423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 335:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000144]
pc (in write back stage) :[80000138]
instruction (in write back stage): 1c4b423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 336:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000144]
pc (in write back stage) :[80000138]
instruction (in write back stage): 1c4b423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 337:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000144]
pc (in write back stage) :[80000138]
instruction (in write back stage): 1c4b423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 338:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000144]
pc (in write back stage) :[80000138]
instruction (in write back stage): 1c4b423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 339:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000148]
pc (in write back stage) :[80000138]
instruction (in write back stage): 1c4b423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 340:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000148]
pc (in write back stage) :[8000013c]
instruction (in write back stage): 1e4b823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 341:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000148]
pc (in write back stage) :[8000013c]
instruction (in write back stage): 1e4b823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 342:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000148]
pc (in write back stage) :[8000013c]
instruction (in write back stage): 1e4b823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 343:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000148]
pc (in write back stage) :[8000013c]
instruction (in write back stage): 1e4b823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 344:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000148]
pc (in write back stage) :[8000013c]
instruction (in write back stage): 1e4b823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 345:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000014c]
pc (in write back stage) :[8000013c]
instruction (in write back stage): 1e4b823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 346:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000014c]
pc (in write back stage) :[80000140]
instruction (in write back stage): 144bc23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 347:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000014c]
pc (in write back stage) :[80000140]
instruction (in write back stage): 144bc23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 348:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000014c]
pc (in write back stage) :[80000140]
instruction (in write back stage): 144bc23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 349:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000014c]
pc (in write back stage) :[80000140]
instruction (in write back stage): 144bc23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 350:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000014c]
pc (in write back stage) :[80000140]
instruction (in write back stage): 144bc23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 351:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000150]
pc (in write back stage) :[80000140]
instruction (in write back stage): 144bc23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 352:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000150]
pc (in write back stage) :[80000144]
instruction (in write back stage): 4b303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 353:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000150]
pc (in write back stage) :[80000144]
instruction (in write back stage): 4b303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 354:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000150]
pc (in write back stage) :[80000144]
instruction (in write back stage): 4b303
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 355:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000150]
pc (in write back stage) :[80000144]
instruction (in write back stage): 4b303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 356:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000150]
pc (in write back stage) :[80000144]
instruction (in write back stage): 4b303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 357:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000154]
pc (in write back stage) :[80000144]
instruction (in write back stage): 4b303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 358:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000154]
pc (in write back stage) :[80000148]
instruction (in write back stage): 84be03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 359:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000154]
pc (in write back stage) :[80000148]
instruction (in write back stage): 84be03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 360:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000154]
pc (in write back stage) :[80000148]
instruction (in write back stage): 84be03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 361:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000154]
pc (in write back stage) :[80000148]
instruction (in write back stage): 84be03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 362:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000154]
pc (in write back stage) :[80000148]
instruction (in write back stage): 84be03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 363:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000158]
pc (in write back stage) :[80000148]
instruction (in write back stage): 84be03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 364:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000158]
pc (in write back stage) :[8000014c]
instruction (in write back stage): 104bf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 365:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000158]
pc (in write back stage) :[8000014c]
instruction (in write back stage): 104bf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 366:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000158]
pc (in write back stage) :[8000014c]
instruction (in write back stage): 104bf03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 367:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000158]
pc (in write back stage) :[8000014c]
instruction (in write back stage): 104bf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 368:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000158]
pc (in write back stage) :[8000014c]
instruction (in write back stage): 104bf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 369:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000015c]
pc (in write back stage) :[8000014c]
instruction (in write back stage): 104bf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 370:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000015c]
pc (in write back stage) :[80000150]
instruction (in write back stage): 184ba03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 371:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000015c]
pc (in write back stage) :[80000150]
instruction (in write back stage): 184ba03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 372:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000015c]
pc (in write back stage) :[80000150]
instruction (in write back stage): 184ba03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 373:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000015c]
pc (in write back stage) :[80000150]
instruction (in write back stage): 184ba03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 374:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000015c]
pc (in write back stage) :[80000150]
instruction (in write back stage): 184ba03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 375:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000160]
pc (in write back stage) :[80000150]
instruction (in write back stage): 184ba03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 376:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000160]
pc (in write back stage) :[80000154]
instruction (in write back stage): 649023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 377:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000160]
pc (in write back stage) :[80000154]
instruction (in write back stage): 649023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 378:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000160]
pc (in write back stage) :[80000154]
instruction (in write back stage): 649023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 379:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000160]
pc (in write back stage) :[80000154]
instruction (in write back stage): 649023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 380:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000160]
pc (in write back stage) :[80000154]
instruction (in write back stage): 649023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 381:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000164]
pc (in write back stage) :[80000154]
instruction (in write back stage): 649023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 382:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000164]
pc (in write back stage) :[80000158]
instruction (in write back stage): 749223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 383:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000164]
pc (in write back stage) :[80000158]
instruction (in write back stage): 749223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 384:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000164]
pc (in write back stage) :[80000158]
instruction (in write back stage): 749223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 385:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000164]
pc (in write back stage) :[80000158]
instruction (in write back stage): 749223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 386:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000164]
pc (in write back stage) :[80000158]
instruction (in write back stage): 749223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 387:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000168]
pc (in write back stage) :[80000158]
instruction (in write back stage): 749223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 388:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000168]
pc (in write back stage) :[8000015c]
instruction (in write back stage): 1c49423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 389:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000168]
pc (in write back stage) :[8000015c]
instruction (in write back stage): 1c49423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 390:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000168]
pc (in write back stage) :[8000015c]
instruction (in write back stage): 1c49423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 391:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000168]
pc (in write back stage) :[8000015c]
instruction (in write back stage): 1c49423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 392:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000168]
pc (in write back stage) :[8000015c]
instruction (in write back stage): 1c49423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 393:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000016c]
pc (in write back stage) :[8000015c]
instruction (in write back stage): 1c49423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 394:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000016c]
pc (in write back stage) :[80000160]
instruction (in write back stage): 1d49623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 395:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000016c]
pc (in write back stage) :[80000160]
instruction (in write back stage): 1d49623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 396:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000016c]
pc (in write back stage) :[80000160]
instruction (in write back stage): 1d49623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 397:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000016c]
pc (in write back stage) :[80000160]
instruction (in write back stage): 1d49623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 398:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000016c]
pc (in write back stage) :[80000160]
instruction (in write back stage): 1d49623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 399:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000170]
pc (in write back stage) :[80000160]
instruction (in write back stage): 1d49623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 400:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000170]
pc (in write back stage) :[80000164]
instruction (in write back stage): 1e49823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 401:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000170]
pc (in write back stage) :[80000164]
instruction (in write back stage): 1e49823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 402:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000170]
pc (in write back stage) :[80000164]
instruction (in write back stage): 1e49823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 403:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000170]
pc (in write back stage) :[80000164]
instruction (in write back stage): 1e49823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 404:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000170]
pc (in write back stage) :[80000164]
instruction (in write back stage): 1e49823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 405:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000174]
pc (in write back stage) :[80000164]
instruction (in write back stage): 1e49823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 406:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000174]
pc (in write back stage) :[80000168]
instruction (in write back stage): 1f49a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 407:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000174]
pc (in write back stage) :[80000168]
instruction (in write back stage): 1f49a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 408:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000174]
pc (in write back stage) :[80000168]
instruction (in write back stage): 1f49a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 409:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000174]
pc (in write back stage) :[80000168]
instruction (in write back stage): 1f49a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 410:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000174]
pc (in write back stage) :[80000168]
instruction (in write back stage): 1f49a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 411:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000178]
pc (in write back stage) :[80000168]
instruction (in write back stage): 1f49a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 412:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000178]
pc (in write back stage) :[8000016c]
instruction (in write back stage): 1449c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 413:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000178]
pc (in write back stage) :[8000016c]
instruction (in write back stage): 1449c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 414:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000178]
pc (in write back stage) :[8000016c]
instruction (in write back stage): 1449c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 415:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000178]
pc (in write back stage) :[8000016c]
instruction (in write back stage): 1449c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 416:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000178]
pc (in write back stage) :[8000016c]
instruction (in write back stage): 1449c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 417:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000017c]
pc (in write back stage) :[8000016c]
instruction (in write back stage): 1449c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 418:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000017c]
pc (in write back stage) :[80000170]
instruction (in write back stage): 1249e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 419:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000017c]
pc (in write back stage) :[80000170]
instruction (in write back stage): 1249e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 420:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000017c]
pc (in write back stage) :[80000170]
instruction (in write back stage): 1249e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 421:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000017c]
pc (in write back stage) :[80000170]
instruction (in write back stage): 1249e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 422:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000017c]
pc (in write back stage) :[80000170]
instruction (in write back stage): 1249e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 423:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000180]
pc (in write back stage) :[80000170]
instruction (in write back stage): 1249e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 424:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000180]
pc (in write back stage) :[80000174]
instruction (in write back stage): 49303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 425:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000180]
pc (in write back stage) :[80000174]
instruction (in write back stage): 49303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 426:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000180]
pc (in write back stage) :[80000174]
instruction (in write back stage): 49303
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 427:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000180]
pc (in write back stage) :[80000174]
instruction (in write back stage): 49303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 428:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000180]
pc (in write back stage) :[80000174]
instruction (in write back stage): 49303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 429:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000184]
pc (in write back stage) :[80000174]
instruction (in write back stage): 49303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 430:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000184]
pc (in write back stage) :[80000178]
instruction (in write back stage): 449383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 431:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000184]
pc (in write back stage) :[80000178]
instruction (in write back stage): 449383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 432:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000184]
pc (in write back stage) :[80000178]
instruction (in write back stage): 449383
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 433:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000184]
pc (in write back stage) :[80000178]
instruction (in write back stage): 449383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 434:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000184]
pc (in write back stage) :[80000178]
instruction (in write back stage): 449383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 435:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000188]
pc (in write back stage) :[80000178]
instruction (in write back stage): 449383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 436:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000188]
pc (in write back stage) :[8000017c]
instruction (in write back stage): 44d383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 437:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000188]
pc (in write back stage) :[8000017c]
instruction (in write back stage): 44d383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 438:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000188]
pc (in write back stage) :[8000017c]
instruction (in write back stage): 44d383
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 439:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000188]
pc (in write back stage) :[8000017c]
instruction (in write back stage): 44d383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 440:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000188]
pc (in write back stage) :[8000017c]
instruction (in write back stage): 44d383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 441:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000018c]
pc (in write back stage) :[8000017c]
instruction (in write back stage): 44d383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 442:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000018c]
pc (in write back stage) :[80000180]
instruction (in write back stage): 849e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 443:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000018c]
pc (in write back stage) :[80000180]
instruction (in write back stage): 849e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 444:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000018c]
pc (in write back stage) :[80000180]
instruction (in write back stage): 849e03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 445:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000018c]
pc (in write back stage) :[80000180]
instruction (in write back stage): 849e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 446:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000018c]
pc (in write back stage) :[80000180]
instruction (in write back stage): 849e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 447:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000190]
pc (in write back stage) :[80000180]
instruction (in write back stage): 849e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 448:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000190]
pc (in write back stage) :[80000184]
instruction (in write back stage): 84de03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 449:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000190]
pc (in write back stage) :[80000184]
instruction (in write back stage): 84de03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 450:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000190]
pc (in write back stage) :[80000184]
instruction (in write back stage): 84de03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 451:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000190]
pc (in write back stage) :[80000184]
instruction (in write back stage): 84de03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 452:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000190]
pc (in write back stage) :[80000184]
instruction (in write back stage): 84de03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 453:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000194]
pc (in write back stage) :[80000184]
instruction (in write back stage): 84de03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 454:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000194]
pc (in write back stage) :[80000188]
instruction (in write back stage): c49e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 455:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000194]
pc (in write back stage) :[80000188]
instruction (in write back stage): c49e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 456:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000194]
pc (in write back stage) :[80000188]
instruction (in write back stage): c49e83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 457:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000194]
pc (in write back stage) :[80000188]
instruction (in write back stage): c49e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 458:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000194]
pc (in write back stage) :[80000188]
instruction (in write back stage): c49e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 459:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000198]
pc (in write back stage) :[80000188]
instruction (in write back stage): c49e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 460:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000198]
pc (in write back stage) :[8000018c]
instruction (in write back stage): c4de83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 461:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000198]
pc (in write back stage) :[8000018c]
instruction (in write back stage): c4de83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 462:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000198]
pc (in write back stage) :[8000018c]
instruction (in write back stage): c4de83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 463:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000198]
pc (in write back stage) :[8000018c]
instruction (in write back stage): c4de83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 464:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000198]
pc (in write back stage) :[8000018c]
instruction (in write back stage): c4de83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 465:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000019c]
pc (in write back stage) :[8000018c]
instruction (in write back stage): c4de83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 466:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000019c]
pc (in write back stage) :[80000190]
instruction (in write back stage): 1049f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 467:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000019c]
pc (in write back stage) :[80000190]
instruction (in write back stage): 1049f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 468:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000019c]
pc (in write back stage) :[80000190]
instruction (in write back stage): 1049f03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 469:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000019c]
pc (in write back stage) :[80000190]
instruction (in write back stage): 1049f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 470:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000019c]
pc (in write back stage) :[80000190]
instruction (in write back stage): 1049f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 471:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a0]
pc (in write back stage) :[80000190]
instruction (in write back stage): 1049f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 472:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a0]
pc (in write back stage) :[80000194]
instruction (in write back stage): 1449f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 473:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a0]
pc (in write back stage) :[80000194]
instruction (in write back stage): 1449f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 474:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a0]
pc (in write back stage) :[80000194]
instruction (in write back stage): 1449f83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 475:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a0]
pc (in write back stage) :[80000194]
instruction (in write back stage): 1449f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 476:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a0]
pc (in write back stage) :[80000194]
instruction (in write back stage): 1449f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 477:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a4]
pc (in write back stage) :[80000194]
instruction (in write back stage): 1449f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 478:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a4]
pc (in write back stage) :[80000198]
instruction (in write back stage): 1849a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 479:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a4]
pc (in write back stage) :[80000198]
instruction (in write back stage): 1849a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 480:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a4]
pc (in write back stage) :[80000198]
instruction (in write back stage): 1849a03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 481:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a4]
pc (in write back stage) :[80000198]
instruction (in write back stage): 1849a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 482:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a4]
pc (in write back stage) :[80000198]
instruction (in write back stage): 1849a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 483:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a8]
pc (in write back stage) :[80000198]
instruction (in write back stage): 1849a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 484:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a8]
pc (in write back stage) :[8000019c]
instruction (in write back stage): 1c49903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 485:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a8]
pc (in write back stage) :[8000019c]
instruction (in write back stage): 1c49903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 486:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a8]
pc (in write back stage) :[8000019c]
instruction (in write back stage): 1c49903
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 487:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a8]
pc (in write back stage) :[8000019c]
instruction (in write back stage): 1c49903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 488:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001a8]
pc (in write back stage) :[8000019c]
instruction (in write back stage): 1c49903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 489:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ac]
pc (in write back stage) :[8000019c]
instruction (in write back stage): 1c49903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 490:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ac]
pc (in write back stage) :[800001a0]
instruction (in write back stage): 1c3c333
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [1f9] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 491:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ac]
pc (in write back stage) :[800001a0]
instruction (in write back stage): 1c3c333
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 492:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b0]
pc (in write back stage) :[800001a0]
instruction (in write back stage): 1c3c333
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 493:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b0]
pc (in write back stage) :[800001a4]
instruction (in write back stage): 648023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 494:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b0]
pc (in write back stage) :[800001a4]
instruction (in write back stage): 648023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 495:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b0]
pc (in write back stage) :[800001a4]
instruction (in write back stage): 648023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 496:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b0]
pc (in write back stage) :[800001a4]
instruction (in write back stage): 648023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 497:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b0]
pc (in write back stage) :[800001a4]
instruction (in write back stage): 648023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 498:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b4]
pc (in write back stage) :[800001a4]
instruction (in write back stage): 648023
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 499:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b4]
pc (in write back stage) :[800001a8]
instruction (in write back stage): 748223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 500:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b4]
pc (in write back stage) :[800001a8]
instruction (in write back stage): 748223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 501:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b4]
pc (in write back stage) :[800001a8]
instruction (in write back stage): 748223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 502:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b4]
pc (in write back stage) :[800001a8]
instruction (in write back stage): 748223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 503:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b4]
pc (in write back stage) :[800001a8]
instruction (in write back stage): 748223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 504:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b8]
pc (in write back stage) :[800001a8]
instruction (in write back stage): 748223
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 505:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b8]
pc (in write back stage) :[800001ac]
instruction (in write back stage): 1c48423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 506:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b8]
pc (in write back stage) :[800001ac]
instruction (in write back stage): 1c48423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 507:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b8]
pc (in write back stage) :[800001ac]
instruction (in write back stage): 1c48423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 508:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b8]
pc (in write back stage) :[800001ac]
instruction (in write back stage): 1c48423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 509:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001b8]
pc (in write back stage) :[800001ac]
instruction (in write back stage): 1c48423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 510:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001bc]
pc (in write back stage) :[800001ac]
instruction (in write back stage): 1c48423
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 511:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001bc]
pc (in write back stage) :[800001b0]
instruction (in write back stage): 1d48623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 512:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001bc]
pc (in write back stage) :[800001b0]
instruction (in write back stage): 1d48623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 513:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001bc]
pc (in write back stage) :[800001b0]
instruction (in write back stage): 1d48623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 514:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001bc]
pc (in write back stage) :[800001b0]
instruction (in write back stage): 1d48623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 515:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001bc]
pc (in write back stage) :[800001b0]
instruction (in write back stage): 1d48623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 516:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c0]
pc (in write back stage) :[800001b0]
instruction (in write back stage): 1d48623
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 517:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c0]
pc (in write back stage) :[800001b4]
instruction (in write back stage): 1e48823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 518:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c0]
pc (in write back stage) :[800001b4]
instruction (in write back stage): 1e48823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 519:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c0]
pc (in write back stage) :[800001b4]
instruction (in write back stage): 1e48823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 520:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c0]
pc (in write back stage) :[800001b4]
instruction (in write back stage): 1e48823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 521:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c0]
pc (in write back stage) :[800001b4]
instruction (in write back stage): 1e48823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 522:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c4]
pc (in write back stage) :[800001b4]
instruction (in write back stage): 1e48823
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 523:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c4]
pc (in write back stage) :[800001b8]
instruction (in write back stage): 1f48a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 524:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c4]
pc (in write back stage) :[800001b8]
instruction (in write back stage): 1f48a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 525:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c4]
pc (in write back stage) :[800001b8]
instruction (in write back stage): 1f48a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 526:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c4]
pc (in write back stage) :[800001b8]
instruction (in write back stage): 1f48a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 527:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c4]
pc (in write back stage) :[800001b8]
instruction (in write back stage): 1f48a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 528:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c8]
pc (in write back stage) :[800001b8]
instruction (in write back stage): 1f48a23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 529:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c8]
pc (in write back stage) :[800001bc]
instruction (in write back stage): 1448c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 530:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c8]
pc (in write back stage) :[800001bc]
instruction (in write back stage): 1448c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 531:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c8]
pc (in write back stage) :[800001bc]
instruction (in write back stage): 1448c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 532:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c8]
pc (in write back stage) :[800001bc]
instruction (in write back stage): 1448c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 533:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001c8]
pc (in write back stage) :[800001bc]
instruction (in write back stage): 1448c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 534:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001cc]
pc (in write back stage) :[800001bc]
instruction (in write back stage): 1448c23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 535:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001cc]
pc (in write back stage) :[800001c0]
instruction (in write back stage): 1248e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 536:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001cc]
pc (in write back stage) :[800001c0]
instruction (in write back stage): 1248e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 537:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001cc]
pc (in write back stage) :[800001c0]
instruction (in write back stage): 1248e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 538:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001cc]
pc (in write back stage) :[800001c0]
instruction (in write back stage): 1248e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 539:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001cc]
pc (in write back stage) :[800001c0]
instruction (in write back stage): 1248e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 540:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d0]
pc (in write back stage) :[800001c0]
instruction (in write back stage): 1248e23
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 541:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d0]
pc (in write back stage) :[800001c4]
instruction (in write back stage): 48303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 542:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d0]
pc (in write back stage) :[800001c4]
instruction (in write back stage): 48303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 543:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d0]
pc (in write back stage) :[800001c4]
instruction (in write back stage): 48303
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 544:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d0]
pc (in write back stage) :[800001c4]
instruction (in write back stage): 48303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 545:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d0]
pc (in write back stage) :[800001c4]
instruction (in write back stage): 48303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 546:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d4]
pc (in write back stage) :[800001c4]
instruction (in write back stage): 48303
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 547:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d4]
pc (in write back stage) :[800001c8]
instruction (in write back stage): 448383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 548:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d4]
pc (in write back stage) :[800001c8]
instruction (in write back stage): 448383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 549:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d4]
pc (in write back stage) :[800001c8]
instruction (in write back stage): 448383
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [1fa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 550:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d4]
pc (in write back stage) :[800001c8]
instruction (in write back stage): 448383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 551:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d4]
pc (in write back stage) :[800001c8]
instruction (in write back stage): 448383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 552:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d8]
pc (in write back stage) :[800001c8]
instruction (in write back stage): 448383
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 553:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d8]
pc (in write back stage) :[800001cc]
instruction (in write back stage): 848e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 554:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d8]
pc (in write back stage) :[800001cc]
instruction (in write back stage): 848e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 555:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d8]
pc (in write back stage) :[800001cc]
instruction (in write back stage): 848e03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [1fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 556:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d8]
pc (in write back stage) :[800001cc]
instruction (in write back stage): 848e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fffffffffffffffe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 557:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001d8]
pc (in write back stage) :[800001cc]
instruction (in write back stage): 848e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fffffffffffffffe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 558:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001dc]
pc (in write back stage) :[800001cc]
instruction (in write back stage): 848e03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fffffffffffffffe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 559:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001dc]
pc (in write back stage) :[800001d0]
instruction (in write back stage): 84ce03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fffffffffffffffe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 560:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001dc]
pc (in write back stage) :[800001d0]
instruction (in write back stage): 84ce03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fffffffffffffffe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 561:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001dc]
pc (in write back stage) :[800001d0]
instruction (in write back stage): 84ce03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fffffffffffffffe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 562:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001dc]
pc (in write back stage) :[800001d0]
instruction (in write back stage): 84ce03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 563:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001dc]
pc (in write back stage) :[800001d0]
instruction (in write back stage): 84ce03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 564:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e0]
pc (in write back stage) :[800001d0]
instruction (in write back stage): 84ce03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 565:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e0]
pc (in write back stage) :[800001d4]
instruction (in write back stage): c48e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 566:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e0]
pc (in write back stage) :[800001d4]
instruction (in write back stage): c48e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 567:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e0]
pc (in write back stage) :[800001d4]
instruction (in write back stage): c48e83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 568:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e0]
pc (in write back stage) :[800001d4]
instruction (in write back stage): c48e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 569:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e0]
pc (in write back stage) :[800001d4]
instruction (in write back stage): c48e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 570:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e4]
pc (in write back stage) :[800001d4]
instruction (in write back stage): c48e83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 571:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e4]
pc (in write back stage) :[800001d8]
instruction (in write back stage): 84ce83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 572:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e4]
pc (in write back stage) :[800001d8]
instruction (in write back stage): 84ce83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 573:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e4]
pc (in write back stage) :[800001d8]
instruction (in write back stage): 84ce83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [1] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 574:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e4]
pc (in write back stage) :[800001d8]
instruction (in write back stage): 84ce83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 575:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e4]
pc (in write back stage) :[800001d8]
instruction (in write back stage): 84ce83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 576:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e8]
pc (in write back stage) :[800001d8]
instruction (in write back stage): 84ce83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 577:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e8]
pc (in write back stage) :[800001dc]
instruction (in write back stage): 1048f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 578:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e8]
pc (in write back stage) :[800001dc]
instruction (in write back stage): 1048f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 579:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e8]
pc (in write back stage) :[800001dc]
instruction (in write back stage): 1048f03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 580:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e8]
pc (in write back stage) :[800001dc]
instruction (in write back stage): 1048f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 581:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001e8]
pc (in write back stage) :[800001dc]
instruction (in write back stage): 1048f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 582:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ec]
pc (in write back stage) :[800001dc]
instruction (in write back stage): 1048f03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 583:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ec]
pc (in write back stage) :[800001e0]
instruction (in write back stage): 84cf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 584:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ec]
pc (in write back stage) :[800001e0]
instruction (in write back stage): 84cf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 585:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ec]
pc (in write back stage) :[800001e0]
instruction (in write back stage): 84cf03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [1] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 586:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ec]
pc (in write back stage) :[800001e0]
instruction (in write back stage): 84cf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 587:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001ec]
pc (in write back stage) :[800001e0]
instruction (in write back stage): 84cf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 588:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f0]
pc (in write back stage) :[800001e0]
instruction (in write back stage): 84cf03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 589:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f0]
pc (in write back stage) :[800001e4]
instruction (in write back stage): 1448f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 590:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f0]
pc (in write back stage) :[800001e4]
instruction (in write back stage): 1448f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 591:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f0]
pc (in write back stage) :[800001e4]
instruction (in write back stage): 1448f83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 592:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f0]
pc (in write back stage) :[800001e4]
instruction (in write back stage): 1448f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 593:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f0]
pc (in write back stage) :[800001e4]
instruction (in write back stage): 1448f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 594:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f4]
pc (in write back stage) :[800001e4]
instruction (in write back stage): 1448f83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 595:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f4]
pc (in write back stage) :[800001e8]
instruction (in write back stage): 84cf83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 596:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f4]
pc (in write back stage) :[800001e8]
instruction (in write back stage): 84cf83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 597:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f4]
pc (in write back stage) :[800001e8]
instruction (in write back stage): 84cf83
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [1] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 598:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f4]
pc (in write back stage) :[800001e8]
instruction (in write back stage): 84cf83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 599:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f4]
pc (in write back stage) :[800001e8]
instruction (in write back stage): 84cf83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 600:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f8]
pc (in write back stage) :[800001e8]
instruction (in write back stage): 84cf83
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 601:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f8]
pc (in write back stage) :[800001ec]
instruction (in write back stage): 1848a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 602:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f8]
pc (in write back stage) :[800001ec]
instruction (in write back stage): 1848a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 603:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f8]
pc (in write back stage) :[800001ec]
instruction (in write back stage): 1848a03
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 604:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f8]
pc (in write back stage) :[800001ec]
instruction (in write back stage): 1848a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 605:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001f8]
pc (in write back stage) :[800001ec]
instruction (in write back stage): 1848a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 606:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001fc]
pc (in write back stage) :[800001ec]
instruction (in write back stage): 1848a03
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 607:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001fc]
pc (in write back stage) :[800001f0]
instruction (in write back stage): 1c48903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 608:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001fc]
pc (in write back stage) :[800001f0]
instruction (in write back stage): 1c48903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 609:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001fc]
pc (in write back stage) :[800001f0]
instruction (in write back stage): 1c48903
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [20c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 610:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001fc]
pc (in write back stage) :[800001f0]
instruction (in write back stage): 1c48903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 611:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800001fc]
pc (in write back stage) :[800001f0]
instruction (in write back stage): 1c48903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 612:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000200]
pc (in write back stage) :[800001f0]
instruction (in write back stage): 1c48903
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 613:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000200]
pc (in write back stage) :[800001f4]
instruction (in write back stage): 10500073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 614:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000200]
pc (in write back stage) :[800001f4]
instruction (in write back stage): 10500073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 615:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000204]
pc (in write back stage) :[800001f4]
instruction (in write back stage): 10500073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 616:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000204]
pc (in write back stage) :[800001f8]
instruction (in write back stage): 5002b7
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [7fc0] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 617:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000204]
pc (in write back stage) :[800001f8]
instruction (in write back stage): 5002b7
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 618:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000208]
pc (in write back stage) :[800001f8]
instruction (in write back stage): 5002b7
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 619:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000208]
pc (in write back stage) :[800001fc]
instruction (in write back stage): 820337
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [4] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 620:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000208]
pc (in write back stage) :[800001fc]
instruction (in write back stage): 820337
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 621:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000020c]
pc (in write back stage) :[800001fc]
instruction (in write back stage): 820337
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 622:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000020c]
pc (in write back stage) :[80000200]
instruction (in write back stage): 406283b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [fffffffffffffffa] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 623:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000020c]
pc (in write back stage) :[80000200]
instruction (in write back stage): 406283b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [ffffffffffce0000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 624:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000210]
pc (in write back stage) :[80000200]
instruction (in write back stage): 406283b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [ffffffffffce0000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 625:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000210]
pc (in write back stage) :[80000204]
instruction (in write back stage): 406283bb
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [ffffffffffce0000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 626:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000210]
pc (in write back stage) :[80000204]
instruction (in write back stage): 406283bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [ffffffffffce0000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 627:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000214]
pc (in write back stage) :[80000204]
instruction (in write back stage): 406283bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [ffffffffffce0000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 628:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000214]
pc (in write back stage) :[80000208]
instruction (in write back stage): 62c3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [ffffffffffce0000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 629:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000214]
pc (in write back stage) :[80000208]
instruction (in write back stage): 62c3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 630:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000218]
pc (in write back stage) :[80000208]
instruction (in write back stage): 62c3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 631:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000218]
pc (in write back stage) :[8000020c]
instruction (in write back stage): 6283b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 632:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000218]
pc (in write back stage) :[8000020c]
instruction (in write back stage): 6283b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 633:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000021c]
pc (in write back stage) :[8000020c]
instruction (in write back stage): 6283b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 634:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000021c]
pc (in write back stage) :[80000210]
instruction (in write back stage): 6283bb
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 635:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000021c]
pc (in write back stage) :[80000210]
instruction (in write back stage): 6283bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 636:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000220]
pc (in write back stage) :[80000210]
instruction (in write back stage): 6283bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 637:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000220]
pc (in write back stage) :[80000214]
instruction (in write back stage): fce30e1b
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [fe] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 638:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000220]
pc (in write back stage) :[80000214]
instruction (in write back stage): fce30e1b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 639:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000224]
pc (in write back stage) :[80000214]
instruction (in write back stage): fce30e1b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 640:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000224]
pc (in write back stage) :[80000218]
instruction (in write back stage): 1103f393
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 641:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000224]
pc (in write back stage) :[80000218]
instruction (in write back stage): 1103f393
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 642:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000228]
pc (in write back stage) :[80000218]
instruction (in write back stage): 1103f393
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 643:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000228]
pc (in write back stage) :[8000021c]
instruction (in write back stage): 62f3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 644:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000228]
pc (in write back stage) :[8000021c]
instruction (in write back stage): 62f3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 645:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000022c]
pc (in write back stage) :[8000021c]
instruction (in write back stage): 62f3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 646:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000022c]
pc (in write back stage) :[80000220]
instruction (in write back stage): 62e3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 647:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000022c]
pc (in write back stage) :[80000220]
instruction (in write back stage): 62e3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 648:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000230]
pc (in write back stage) :[80000220]
instruction (in write back stage): 62e3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 649:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000230]
pc (in write back stage) :[80000224]
instruction (in write back stage): 26283b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [d20000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 650:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000230]
pc (in write back stage) :[80000224]
instruction (in write back stage): 26283b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [28a000000000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 651:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000234]
pc (in write back stage) :[80000224]
instruction (in write back stage): 26283b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [28a000000000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 652:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000234]
pc (in write back stage) :[80000228]
instruction (in write back stage): 26293b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [28a000000000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 653:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000234]
pc (in write back stage) :[80000228]
instruction (in write back stage): 26293b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 654:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000238]
pc (in write back stage) :[80000228]
instruction (in write back stage): 26293b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 655:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000238]
pc (in write back stage) :[8000022c]
instruction (in write back stage): 262a3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 656:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000238]
pc (in write back stage) :[8000022c]
instruction (in write back stage): 262a3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 657:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000023c]
pc (in write back stage) :[8000022c]
instruction (in write back stage): 262a3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 658:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000023c]
pc (in write back stage) :[80000230]
instruction (in write back stage): 262b3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 659:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000023c]
pc (in write back stage) :[80000230]
instruction (in write back stage): 262b3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 660:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000240]
pc (in write back stage) :[80000230]
instruction (in write back stage): 262b3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 661:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000240]
pc (in write back stage) :[80000234]
instruction (in write back stage): 26283bb
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 662:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000240]
pc (in write back stage) :[80000234]
instruction (in write back stage): 26283bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 663:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000244]
pc (in write back stage) :[80000234]
instruction (in write back stage): 26283bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 664:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000244]
pc (in write back stage) :[80000238]
instruction (in write back stage): 262e3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 665:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000244]
pc (in write back stage) :[80000238]
instruction (in write back stage): 262e3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 666:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000248]
pc (in write back stage) :[80000238]
instruction (in write back stage): 262e3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 667:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000248]
pc (in write back stage) :[8000023c]
instruction (in write back stage): 262f3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 668:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000248]
pc (in write back stage) :[8000023c]
instruction (in write back stage): 262f3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 669:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000024c]
pc (in write back stage) :[8000023c]
instruction (in write back stage): 262f3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 670:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000024c]
pc (in write back stage) :[80000240]
instruction (in write back stage): 262f3bb
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 671:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000024c]
pc (in write back stage) :[80000240]
instruction (in write back stage): 262f3bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 672:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000250]
pc (in write back stage) :[80000240]
instruction (in write back stage): 262f3bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 673:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000250]
pc (in write back stage) :[80000244]
instruction (in write back stage): 29883b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 674:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000250]
pc (in write back stage) :[80000244]
instruction (in write back stage): 29883b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [fa3e813880] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 675:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000254]
pc (in write back stage) :[80000244]
instruction (in write back stage): 29883b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [fa3e813880] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 676:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000254]
pc (in write back stage) :[80000248]
instruction (in write back stage): 29893b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [fa3e813880] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 677:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000254]
pc (in write back stage) :[80000248]
instruction (in write back stage): 29893b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 678:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000258]
pc (in write back stage) :[80000248]
instruction (in write back stage): 29893b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 679:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000258]
pc (in write back stage) :[8000024c]
instruction (in write back stage): 298a3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 680:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000258]
pc (in write back stage) :[8000024c]
instruction (in write back stage): 298a3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 681:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000025c]
pc (in write back stage) :[8000024c]
instruction (in write back stage): 298a3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 682:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000025c]
pc (in write back stage) :[80000250]
instruction (in write back stage): 298b3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 683:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000025c]
pc (in write back stage) :[80000250]
instruction (in write back stage): 298b3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 684:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000260]
pc (in write back stage) :[80000250]
instruction (in write back stage): 298b3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 685:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000260]
pc (in write back stage) :[80000254]
instruction (in write back stage): 29883bb
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 686:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000260]
pc (in write back stage) :[80000254]
instruction (in write back stage): 29883bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [3e813880] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 687:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000264]
pc (in write back stage) :[80000254]
instruction (in write back stage): 29883bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [3e813880] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 688:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000264]
pc (in write back stage) :[80000258]
instruction (in write back stage): 298e3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [3e813880] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 689:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000264]
pc (in write back stage) :[80000258]
instruction (in write back stage): 298e3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 690:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000268]
pc (in write back stage) :[80000258]
instruction (in write back stage): 298e3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 691:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000268]
pc (in write back stage) :[8000025c]
instruction (in write back stage): 298f3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 692:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000268]
pc (in write back stage) :[8000025c]
instruction (in write back stage): 298f3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 693:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000026c]
pc (in write back stage) :[8000025c]
instruction (in write back stage): 298f3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 694:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000026c]
pc (in write back stage) :[80000260]
instruction (in write back stage): 298f3bb
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 695:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000026c]
pc (in write back stage) :[80000260]
instruction (in write back stage): 298f3bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 696:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000270]
pc (in write back stage) :[80000260]
instruction (in write back stage): 298f3bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 697:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000270]
pc (in write back stage) :[80000264]
instruction (in write back stage): 462de63
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 698:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000270]
pc (in write back stage) :[80000264]
instruction (in write back stage): 462de63
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 699:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000274]
pc (in write back stage) :[80000264]
instruction (in write back stage): 462de63
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 700:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000274]
pc (in write back stage) :[80000268]
instruction (in write back stage): 262e3bb
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [1f4] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 701:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000274]
pc (in write back stage) :[80000268]
instruction (in write back stage): 262e3bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 702:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000278]
pc (in write back stage) :[80000268]
instruction (in write back stage): 262e3bb
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 703:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000278]
pc (in write back stage) :[8000026c]
instruction (in write back stage): 262c3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [500000] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 704:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000278]
pc (in write back stage) :[8000026c]
instruction (in write back stage): 262c3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 705:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000027c]
pc (in write back stage) :[8000026c]
instruction (in write back stage): 262c3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 706:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000027c]
pc (in write back stage) :[80000270]
instruction (in write back stage): 262d3b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 707:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000027c]
pc (in write back stage) :[80000270]
instruction (in write back stage): 262d3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 708:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c0]
pc (in write back stage) :[80000270]
instruction (in write back stage): 262d3b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 709:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c0]
pc (in write back stage) :[80000274]
instruction (in write back stage): 463c663
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 710:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c0]
pc (in write back stage) :[80000274]
instruction (in write back stage): 463c663
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 711:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c4]
pc (in write back stage) :[80000274]
instruction (in write back stage): 463c663
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 712:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c4]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 713:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c4]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 714:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c8]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 715:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c8]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 716:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002c8]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 717:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002fc]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 718:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002fc]
pc (in write back stage) :[800002c0]
instruction (in write back stage): 2535e63
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 719:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[800002fc]
pc (in write back stage) :[800002c0]
instruction (in write back stage): 2535e63
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 720:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000300]
pc (in write back stage) :[800002c0]
instruction (in write back stage): 2535e63
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 721:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000300]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 722:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000300]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 723:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000304]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 724:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000304]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 725:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000304]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 726:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000308]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 727:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000308]
pc (in write back stage) :[800002fc]
instruction (in write back stage): 34191073
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 728:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000308]
pc (in write back stage) :[800002fc]
instruction (in write back stage): 34191073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [0] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 729:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000308]
pc (in write back stage) :[800002fc]
instruction (in write back stage): 34191073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 730:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000308]
pc (in write back stage) :[80000300]
instruction (in write back stage): 34299073
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 731:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000308]
pc (in write back stage) :[80000300]
instruction (in write back stage): 34299073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [0] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 732:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000030c]
pc (in write back stage) :[80000300]
instruction (in write back stage): 34299073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 733:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000030c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 734:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000030c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 735:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000030c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 736:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000030c]
pc (in write back stage) :[80000304]
instruction (in write back stage): 30502373
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [820000] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 737:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000030c]
pc (in write back stage) :[80000304]
instruction (in write back stage): 30502373
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 738:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000310]
pc (in write back stage) :[80000304]
instruction (in write back stage): 30502373
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 739:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000310]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 740:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000310]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 741:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000314]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 742:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000314]
pc (in write back stage) :[80000308]
instruction (in write back stage): 407303b3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [0] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 743:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000314]
pc (in write back stage) :[80000308]
instruction (in write back stage): 407303b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [8000000c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 744:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000318]
pc (in write back stage) :[80000308]
instruction (in write back stage): 407303b3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [8000000c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 745:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000318]
pc (in write back stage) :[8000030c]
instruction (in write back stage): 341023f3
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [8000000c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 746:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000318]
pc (in write back stage) :[8000030c]
instruction (in write back stage): 341023f3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 747:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000030c]
instruction (in write back stage): 341023f3
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 748:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[80000310]
instruction (in write back stage): 34202e73
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [81ffce] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 749:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[80000310]
instruction (in write back stage): 34202e73
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 750:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[80000310]
instruction (in write back stage): 34202e73
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 751:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[80000314]
instruction (in write back stage): c000ef
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [800000b0] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 752:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[80000314]
instruction (in write back stage): c000ef
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 753:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[80000314]
instruction (in write back stage): c000ef
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 754:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 755:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 756:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000328]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 757:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000328]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 758:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000328]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 759:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000032c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 760:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000032c]
pc (in write back stage) :[80000320]
instruction (in write back stage): 1fb7
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [fe] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 761:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000032c]
pc (in write back stage) :[80000320]
instruction (in write back stage): 1fb7
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1000] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 762:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000330]
pc (in write back stage) :[80000320]
instruction (in write back stage): 1fb7
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1000] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 763:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000330]
pc (in write back stage) :[80000324]
instruction (in write back stage): 245f8f9b
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1000] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 764:
is valid (in decode stage) ? [N]
pc (in instruction fetch stage) :[80000330]
pc (in write back stage) :[80000324]
instruction (in write back stage): 245f8f9b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 765:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000318]
pc (in write back stage) :[80000324]
instruction (in write back stage): 245f8f9b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 766:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000318]
pc (in write back stage) :[80000328]
instruction (in write back stage): 8067
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 767:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000318]
pc (in write back stage) :[80000328]
instruction (in write back stage): 8067
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 768:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[80000328]
instruction (in write back stage): 8067
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 769:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 770:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 771:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 772:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 773:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 774:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret happened , pc redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [0] mepc : [c] mcause : [20d] mtval : [0] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 775:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[80000318]
instruction (in write back stage): 73
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 776:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000000c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 777:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 778:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 779:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000010]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 780:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 781:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 782:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000014]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 783:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 784:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 245f8f9b
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [1245] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 785:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 245f8f9b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 786:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[8000000c]
instruction (in write back stage): 245f8f9b
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 787:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000010]
instruction (in write back stage): 34202373
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [8000000c] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 788:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000018]
pc (in write back stage) :[80000010]
instruction (in write back stage): 34202373
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 789:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[80000010]
instruction (in write back stage): 34202373
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 790:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 791:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000001c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 792:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 793:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[80000014]
instruction (in write back stage): 600463
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 794:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000020]
pc (in write back stage) :[80000014]
instruction (in write back stage): 600463
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 795:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000024]
pc (in write back stage) :[80000014]
instruction (in write back stage): 600463
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret happened , pc redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1800] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 796:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000318]
pc (in write back stage) :[80000018]
instruction (in write back stage): 30200073
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 797:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000318]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 798:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 799:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 800:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 801:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 802:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 803:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 804:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 805:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[80000318]
instruction (in write back stage): 1f600193
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 806:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[80000318]
instruction (in write back stage): 1f600193
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 807:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[80000318]
instruction (in write back stage): 1f600193
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 808:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 809:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 810:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 811:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 812:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 813:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 814:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 815:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 816:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 817:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 818:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 819:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 820:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 821:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 822:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 823:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 824:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 825:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 826:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 827:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 828:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 829:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 830:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 831:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 832:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 833:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 834:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 835:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 836:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 837:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 838:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 839:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 840:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 841:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 842:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 843:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 844:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 845:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 846:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 847:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 848:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 849:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 850:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 851:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 852:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 853:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 854:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 855:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 856:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 857:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 858:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 859:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 860:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 861:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 862:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 863:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 864:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 865:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 866:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 867:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 868:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 869:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 870:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 871:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 872:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 873:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 874:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 875:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 876:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 877:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 878:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 879:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 880:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 881:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 882:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 883:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 884:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 885:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 886:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 887:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 888:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 889:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 890:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 891:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 892:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 893:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 894:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 895:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 896:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 897:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 898:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 899:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 900:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 901:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 902:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 903:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 904:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 905:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 906:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 907:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 908:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 909:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 910:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 911:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 912:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 913:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 914:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 915:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 916:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 917:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 918:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 919:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 920:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 921:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 922:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 923:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 924:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 925:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 926:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 927:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 928:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 929:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 930:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 931:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 932:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 933:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 934:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 935:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 936:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 937:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 938:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 939:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 940:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 941:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 942:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 943:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
a legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 944:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[8000031c]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 945:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[8000031c]
instruction (in write back stage): 6f
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 946:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 947:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000320]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 948:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will not  write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
in cycle 949:
is valid (in decode stage) ? [Y]
pc (in instruction fetch stage) :[80000324]
pc (in write back stage) :[0]
instruction (in write back stage): 4033
the instruction in write back stage will write reg file
mem[0x0]: 0x93
mem[0x8]: 0x2
mem[0x10]: 0x40
mem[0x18]: 0x6
mem[0x20]: 0x93
mem[0x28]: 0x0
mem[0x30]: 0x40
mem[0x38]: 0x1f
mem[0x40]: 0x13
mem[0x48]: 0x0
mem[0x50]: 0x0
mem[0x58]: 0x0
mem[0x60]: 0x97
mem[0x68]: 0x2
mem[0x70]: 0x0
mem[0x78]: 0x0
mem[0x80]: 0x73
mem[0x88]: 0x23
mem[0x90]: 0x20
mem[0x98]: 0x34
mem[0xa0]: 0x63
mem[0xa8]: 0x4
mem[0xb0]: 0x60
mem[0xb8]: 0x0
mem[0xc0]: 0x73
mem[0xc8]: 0x0
mem[0xd0]: 0x20
mem[0xd8]: 0x30
mem[0xe0]: 0x73
mem[0xe8]: 0x90
mem[0xf0]: 0x52
mem[0xf8]: 0x30
no excepiton detected in mem stage
exception or mret not happened , pc not redirect
no legal instruction will commit 
$x0 : [0] 
$ra : [80000318] $sp : [1f5] $gp : [1f6] $tp : [1f7] $t0 : [500000] $t1 : [b] $t2 : [c] $fp : [20a] $s0 : [802000a0] $a0 : [87] 
$a1 : [2300] $a2 : [232] $a3 : [83] $a4 : [0] $a5 : [22b] $a6 : [22f] $a7 : [1f4] $s1 : [c] $s2 : [20d] $s3 : [1] 
$s4 : [32] $s5 : [4ba] $s6 : [51e] $s7 : [c] $s8 : [fffffffffffffe0c] $s9 : [fffffffffffffc86] $s10 : [fffffffffffffaec] $t3 : [20d] $t4 : [fe] $t5 : [fe] 
$t6 : [148a] 
mstatus : [1880] mepc : [80000318] mcause : [b] mtval : [80000318] mtvec : [8000000c] mscratch : [0] 
============================================   end  ================================================
