# do Machine_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {Machine_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:34 on Jan 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." Machine_7_1200mv_100c_slow.vo 
# -- Compiling module register
# -- Compiling module hard_block
# 
# Top level modules:
# 	register
# End time: 16:20:34 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim {/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:34 on Jan 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim" /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt 
# -- Compiling module Machine_vlg_tst
# 
# Top level modules:
# 	Machine_vlg_tst
# End time: 16:20:34 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  test3
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" test3 
# Start time: 16:20:34 on Jan 08,2019
# ** Error: (vsim-3170) Could not find 'test3'.
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/altera
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Machine_run_msim_gate_verilog.do PAUSED at line 12
vsim gate_work.Machine_vlg_tst
# vsim gate_work.Machine_vlg_tst 
# Start time: 16:20:34 on Jan 08,2019
# Loading work.Machine_vlg_tst
# ** Error: (vsim-3033) /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt(41): Instantiation of 'Machine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Machine_vlg_tst File: /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt
#         Searched libraries:
#             /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Machine_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:41 on Jan 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim" /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt 
# -- Compiling module Machine_vlg_tst
# 
# Top level modules:
# 	Machine_vlg_tst
# End time: 16:20:41 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:43 on Jan 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/017/a0171595/FPGA/Mission2/simulation/modelsim" /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt 
# -- Compiling module Machine_vlg_tst
# 
# Top level modules:
# 	Machine_vlg_tst
# End time: 16:20:43 on Jan 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim gate_work.Machine_vlg_tst -L cycloneive_ver
# vsim gate_work.Machine_vlg_tst -L cycloneive_ver 
# Start time: 16:20:34 on Jan 08,2019
# Loading work.Machine_vlg_tst
# ** Error: (vsim-3033) /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt(41): Instantiation of 'Machine' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /Machine_vlg_tst File: /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/Macine_test3.vt
#         Searched libraries:
#             /home/quartus/intelFPGA/17.1/modelsim_ase/altera/verilog/cycloneive
#             /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/gate_work
#             /export/home/017/a0171595/FPGA/Mission2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Machine_run_msim_gate_verilog.do PAUSED at line 12
# End time: 16:21:08 on Jan 08,2019, Elapsed time: 0:00:34
# Errors: 3, Warnings: 0
