-- ==============================================================
-- Generated by Vitis HLS v2023.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity atax_atax_Pipeline_lp3_lp4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    tmp1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    tmp1_ce0 : OUT STD_LOGIC;
    tmp1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buff_A_ce0 : OUT STD_LOGIC;
    buff_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_A_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buff_A_ce1 : OUT STD_LOGIC;
    buff_A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buff_A_1_ce0 : OUT STD_LOGIC;
    buff_A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_A_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buff_A_1_ce1 : OUT STD_LOGIC;
    buff_A_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buff_y_out_ce0 : OUT STD_LOGIC;
    buff_y_out_we0 : OUT STD_LOGIC;
    buff_y_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buff_y_out_ce1 : OUT STD_LOGIC;
    buff_y_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buff_y_out_1_ce0 : OUT STD_LOGIC;
    buff_y_out_1_we0 : OUT STD_LOGIC;
    buff_y_out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_1_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buff_y_out_1_ce1 : OUT STD_LOGIC;
    buff_y_out_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buff_y_out_2_ce0 : OUT STD_LOGIC;
    buff_y_out_2_we0 : OUT STD_LOGIC;
    buff_y_out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_2_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buff_y_out_2_ce1 : OUT STD_LOGIC;
    buff_y_out_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buff_y_out_3_ce0 : OUT STD_LOGIC;
    buff_y_out_3_we0 : OUT STD_LOGIC;
    buff_y_out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    buff_y_out_3_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    buff_y_out_3_ce1 : OUT STD_LOGIC;
    buff_y_out_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_386_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_386_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_386_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_386_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_386_p_ce : OUT STD_LOGIC;
    grp_fu_390_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_390_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_390_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_390_p_ce : OUT STD_LOGIC );
end;


architecture behav of atax_atax_Pipeline_lp3_lp4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln26_fu_263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal lshr_ln5_5_reg_442 : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln5_5_reg_442_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln5_5_reg_442_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal lshr_ln5_5_reg_442_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_457 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_load_reg_465 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_load_reg_470 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_load_1_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_load_1_reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_addr_reg_485 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_addr_reg_485_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_addr_reg_485_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_addr_reg_485_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal mul1_reg_491 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_y_out_1_addr_reg_496 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_1_addr_reg_496_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_1_addr_reg_496_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_1_addr_reg_496_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_2_addr_reg_502 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_2_addr_reg_502_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_2_addr_reg_502_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_2_addr_reg_502_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_3_addr_reg_508 : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_3_addr_reg_508_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_3_addr_reg_508_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal buff_y_out_3_addr_reg_508_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_233_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul57_1_reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul57_2_reg_519 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_241_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul57_3_reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln26_fu_315_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln28_fu_338_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_1_fu_368_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln5_fu_395_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_1_fu_62 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln27_fu_374_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1_load : STD_LOGIC_VECTOR (6 downto 0);
    signal i_fu_66 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal select_ln26_fu_303_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (6 downto 0);
    signal indvar_flatten7_fu_70 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln26_1_fu_269_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten7_load : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_217_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_223_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_287_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln26_fu_281_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln5_fu_295_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln26_fu_311_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal lshr_ln5_4_fu_320_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_330_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln28_fu_354_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_360_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component atax_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component atax_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_4_full_dsp_1_U14 : component atax_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buff_y_out_1_q1,
        din1 => mul57_1_reg_514,
        ce => ap_const_logic_1,
        dout => grp_fu_211_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U15 : component atax_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buff_y_out_2_q1,
        din1 => mul57_2_reg_519,
        ce => ap_const_logic_1,
        dout => grp_fu_217_p2);

    fadd_32ns_32ns_32_4_full_dsp_1_U16 : component atax_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buff_y_out_3_q1,
        din1 => mul57_3_reg_524,
        ce => ap_const_logic_1,
        dout => grp_fu_223_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U18 : component atax_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buff_A_1_load_reg_470,
        din1 => empty_reg_457,
        ce => ap_const_logic_1,
        dout => grp_fu_233_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U19 : component atax_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buff_A_load_1_reg_475,
        din1 => empty_reg_457,
        ce => ap_const_logic_1,
        dout => grp_fu_237_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U20 : component atax_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buff_A_1_load_1_reg_480,
        din1 => empty_reg_457,
        ce => ap_const_logic_1,
        dout => grp_fu_241_p2);

    flow_control_loop_pipe_sequential_init_U : component atax_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    i_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln26_fu_263_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_66 <= select_ln26_fu_303_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_66 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten7_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln26_fu_263_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten7_fu_70 <= add_ln26_1_fu_269_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten7_fu_70 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    j_1_fu_62_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln26_fu_263_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_1_fu_62 <= add_ln27_fu_374_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_1_fu_62 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                empty_reg_457 <= tmp1_q0;
                lshr_ln5_5_reg_442 <= select_ln5_fu_295_p3(5 downto 2);
                lshr_ln5_5_reg_442_pp0_iter1_reg <= lshr_ln5_5_reg_442;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                buff_y_out_1_addr_reg_496 <= zext_ln5_fu_395_p1(4 - 1 downto 0);
                buff_y_out_1_addr_reg_496_pp0_iter5_reg <= buff_y_out_1_addr_reg_496;
                buff_y_out_1_addr_reg_496_pp0_iter6_reg <= buff_y_out_1_addr_reg_496_pp0_iter5_reg;
                buff_y_out_1_addr_reg_496_pp0_iter7_reg <= buff_y_out_1_addr_reg_496_pp0_iter6_reg;
                buff_y_out_2_addr_reg_502 <= zext_ln5_fu_395_p1(4 - 1 downto 0);
                buff_y_out_2_addr_reg_502_pp0_iter5_reg <= buff_y_out_2_addr_reg_502;
                buff_y_out_2_addr_reg_502_pp0_iter6_reg <= buff_y_out_2_addr_reg_502_pp0_iter5_reg;
                buff_y_out_2_addr_reg_502_pp0_iter7_reg <= buff_y_out_2_addr_reg_502_pp0_iter6_reg;
                buff_y_out_3_addr_reg_508 <= zext_ln5_fu_395_p1(4 - 1 downto 0);
                buff_y_out_3_addr_reg_508_pp0_iter5_reg <= buff_y_out_3_addr_reg_508;
                buff_y_out_3_addr_reg_508_pp0_iter6_reg <= buff_y_out_3_addr_reg_508_pp0_iter5_reg;
                buff_y_out_3_addr_reg_508_pp0_iter7_reg <= buff_y_out_3_addr_reg_508_pp0_iter6_reg;
                buff_y_out_addr_reg_485 <= zext_ln5_fu_395_p1(4 - 1 downto 0);
                buff_y_out_addr_reg_485_pp0_iter5_reg <= buff_y_out_addr_reg_485;
                buff_y_out_addr_reg_485_pp0_iter6_reg <= buff_y_out_addr_reg_485_pp0_iter5_reg;
                buff_y_out_addr_reg_485_pp0_iter7_reg <= buff_y_out_addr_reg_485_pp0_iter6_reg;
                lshr_ln5_5_reg_442_pp0_iter2_reg <= lshr_ln5_5_reg_442_pp0_iter1_reg;
                lshr_ln5_5_reg_442_pp0_iter3_reg <= lshr_ln5_5_reg_442_pp0_iter2_reg;
                mul1_reg_491 <= grp_fu_390_p_dout0;
                mul57_1_reg_514 <= grp_fu_233_p2;
                mul57_2_reg_519 <= grp_fu_237_p2;
                mul57_3_reg_524 <= grp_fu_241_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                buff_A_1_load_1_reg_480 <= buff_A_1_q0;
                buff_A_1_load_reg_470 <= buff_A_1_q1;
                buff_A_load_1_reg_475 <= buff_A_q0;
                buff_A_load_reg_465 <= buff_A_q1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln26_1_fu_269_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten7_load) + unsigned(ap_const_lv11_1));
    add_ln26_fu_281_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_load) + unsigned(ap_const_lv7_1));
    add_ln27_fu_374_p2 <= std_logic_vector(unsigned(select_ln5_fu_295_p3) + unsigned(ap_const_lv7_4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln26_fu_263_p2)
    begin
        if (((icmp_ln26_fu_263_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, i_fu_66)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_66;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten7_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten7_fu_70)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten7_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten7_load <= indvar_flatten7_fu_70;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_1_fu_62, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_j_1_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_1_load <= j_1_fu_62;
        end if; 
    end process;

    buff_A_1_address0 <= zext_ln28_1_fu_368_p1(11 - 1 downto 0);
    buff_A_1_address1 <= zext_ln28_fu_338_p1(11 - 1 downto 0);

    buff_A_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buff_A_1_ce0 <= ap_const_logic_1;
        else 
            buff_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buff_A_1_ce1 <= ap_const_logic_1;
        else 
            buff_A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_A_address0 <= zext_ln28_1_fu_368_p1(11 - 1 downto 0);
    buff_A_address1 <= zext_ln28_fu_338_p1(11 - 1 downto 0);

    buff_A_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buff_A_ce0 <= ap_const_logic_1;
        else 
            buff_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            buff_A_ce1 <= ap_const_logic_1;
        else 
            buff_A_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_1_address0 <= buff_y_out_1_addr_reg_496_pp0_iter7_reg;
    buff_y_out_1_address1 <= zext_ln5_fu_395_p1(4 - 1 downto 0);

    buff_y_out_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            buff_y_out_1_ce0 <= ap_const_logic_1;
        else 
            buff_y_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            buff_y_out_1_ce1 <= ap_const_logic_1;
        else 
            buff_y_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_1_d0 <= grp_fu_211_p2;

    buff_y_out_1_we0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            buff_y_out_1_we0 <= ap_const_logic_1;
        else 
            buff_y_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_2_address0 <= buff_y_out_2_addr_reg_502_pp0_iter7_reg;
    buff_y_out_2_address1 <= zext_ln5_fu_395_p1(4 - 1 downto 0);

    buff_y_out_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            buff_y_out_2_ce0 <= ap_const_logic_1;
        else 
            buff_y_out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            buff_y_out_2_ce1 <= ap_const_logic_1;
        else 
            buff_y_out_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_2_d0 <= grp_fu_217_p2;

    buff_y_out_2_we0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            buff_y_out_2_we0 <= ap_const_logic_1;
        else 
            buff_y_out_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_3_address0 <= buff_y_out_3_addr_reg_508_pp0_iter7_reg;
    buff_y_out_3_address1 <= zext_ln5_fu_395_p1(4 - 1 downto 0);

    buff_y_out_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            buff_y_out_3_ce0 <= ap_const_logic_1;
        else 
            buff_y_out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            buff_y_out_3_ce1 <= ap_const_logic_1;
        else 
            buff_y_out_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_3_d0 <= grp_fu_223_p2;

    buff_y_out_3_we0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            buff_y_out_3_we0 <= ap_const_logic_1;
        else 
            buff_y_out_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_address0 <= buff_y_out_addr_reg_485_pp0_iter7_reg;
    buff_y_out_address1 <= zext_ln5_fu_395_p1(4 - 1 downto 0);

    buff_y_out_ce0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            buff_y_out_ce0 <= ap_const_logic_1;
        else 
            buff_y_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_y_out_ce1_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            buff_y_out_ce1 <= ap_const_logic_1;
        else 
            buff_y_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_y_out_d0 <= grp_fu_386_p_dout0;

    buff_y_out_we0_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1))) then 
            buff_y_out_we0 <= ap_const_logic_1;
        else 
            buff_y_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_386_p_ce <= ap_const_logic_1;
    grp_fu_386_p_din0 <= buff_y_out_q1;
    grp_fu_386_p_din1 <= mul1_reg_491;
    grp_fu_386_p_opcode <= ap_const_lv2_0;
    grp_fu_390_p_ce <= ap_const_logic_1;
    grp_fu_390_p_din0 <= buff_A_load_reg_465;
    grp_fu_390_p_din1 <= empty_reg_457;
    icmp_ln26_fu_263_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten7_load = ap_const_lv11_400) else "0";
    lshr_ln5_4_fu_320_p4 <= select_ln5_fu_295_p3(5 downto 1);
    or_ln28_fu_354_p2 <= (lshr_ln5_4_fu_320_p4 or ap_const_lv5_1);
    select_ln26_fu_303_p3 <= 
        add_ln26_fu_281_p2 when (tmp_fu_287_p3(0) = '1') else 
        ap_sig_allocacmp_i_load;
    select_ln5_fu_295_p3 <= 
        ap_const_lv7_0 when (tmp_fu_287_p3(0) = '1') else 
        ap_sig_allocacmp_j_1_load;
    tmp1_address0 <= zext_ln26_fu_315_p1(6 - 1 downto 0);

    tmp1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tmp1_ce0 <= ap_const_logic_1;
        else 
            tmp1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_5_fu_330_p3 <= (trunc_ln26_fu_311_p1 & lshr_ln5_4_fu_320_p4);
    tmp_6_fu_360_p3 <= (trunc_ln26_fu_311_p1 & or_ln28_fu_354_p2);
    tmp_fu_287_p3 <= ap_sig_allocacmp_j_1_load(6 downto 6);
    trunc_ln26_fu_311_p1 <= select_ln26_fu_303_p3(6 - 1 downto 0);
    zext_ln26_fu_315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln26_fu_303_p3),64));
    zext_ln28_1_fu_368_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_360_p3),64));
    zext_ln28_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_330_p3),64));
    zext_ln5_fu_395_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_5_reg_442_pp0_iter3_reg),64));
end behav;
