INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.srcs/sources_1/new/pOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pOR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.srcs/sources_1/new/pAND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pAND
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.srcs/sources_1/new/bin2bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.srcs/sources_1/new/numarator_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module numarator_59
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_pOR_0_0/sim/ceas_figure_pOR_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceas_figure_pOR_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_pAND_0_0/sim/ceas_figure_pAND_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceas_figure_pAND_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_bin2bcd_0_1/sim/ceas_figure_bin2bcd_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceas_figure_bin2bcd_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_bin2bcd_1_1/sim/ceas_figure_bin2bcd_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceas_figure_bin2bcd_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_numarator_59_0_1/sim/ceas_figure_numarator_59_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceas_figure_numarator_59_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.ip_user_files/bd/ceas_figure/ip/ceas_figure_numarator_59_1_1/sim/ceas_figure_numarator_59_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceas_figure_numarator_59_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.ip_user_files/bd/ceas_figure/sim/ceas_figure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceas_figure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.gen/sources_1/bd/ceas_figure/hdl/ceas_figure_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ceas_figure_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/catalin/Desktop/CN1/Lab2/Lab2.srcs/sim_1/new/test_ceas1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ceas1
