# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RV32IM.srcs/sources_1/new/ControlUnit.v" \

verilog work  \
"../../../../RV32IM.srcs/sim_1/new/controUnit_TestBench.v" \

# compile glbl module
verilog work "glbl.v"

# Do not sort compile order
nosort
