#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Apr 29 11:16:02 2022
# Process ID: 7744
# Current directory: C:/Xilinx_clase/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1832 C:\Xilinx_clase\Lab1\Lab1.xpr
# Log file: C:/Xilinx_clase/Lab1/vivado.log
# Journal file: C:/Xilinx_clase/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx_clase/Lab1/Lab1.xpr
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
refresh_design
export_ip_user_files -of_objects  [get_files C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_antirrebote_v2.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_antirrebote_v2.vhd
file delete -force C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_antirrebote_v2.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_arrebote.vhd w ]
add_files -fileset sim_1 C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_arrebote.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_arrebote [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_arrebote.tcl
run 100 ms
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 24
close_sim
launch_simulation
source tb_arrebote.tcl
run all
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 22
run all
restart
close_sim
launch_simulation
source tb_arrebote.tcl
run all
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 21
run all
restart
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 35
run 100 ms
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_arrebote.vhd} 24
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_arrebote.vhd} -line 24
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_arrebote.vhd} 22
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 34
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 21
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
run 100 ms
run 100 ms
run 100 ms
run 100 ms
close_sim
launch_simulation
launch_simulation
source tb_arrebote.tcl
run 100 ms
run 100 ms
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 18
restart
run 100 ms
run 100 ms
run 100 ms
run 100 ms
run 100 ms
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 18
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 22
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 24
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 34
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 35
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sim_1/new/tb_arrebote.vhd} -line 22
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
current_wave_config {Untitled 6}
add_wave {{/tb_arrebote/uut}} 
current_wave_config {Untitled 6}
add_wave {{/tb_arrebote}} 
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 22
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
current_wave_config {Untitled 7}
add_wave {{/tb_arrebote/uut}} 
restart
run 100 ms
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 18
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
run 100 ms
run 100 ms
run 100 ms
current_wave_config {Untitled 8}
add_wave {{/tb_arrebote/uut}} 
run 100 ms
run 100 ms
run 100 ms
run 100 ms
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 18
run 100 ms
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 22
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
current_wave_config {Untitled 9}
add_wave {{/tb_arrebote/uut}} 
run 100 ms
run 100 ms
add_bp {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} 18
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
current_wave_config {Untitled 10}
add_wave {{/tb_arrebote/uut}} 
run 100 ms
run 100 ms
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
close_sim
launch_simulation
source tb_arrebote.tcl
current_wave_config {Untitled 11}
add_wave {{/tb_arrebote/uut}} 
run 100 ms
run 100 ms
refresh_design
close_sim
launch_simulation
source tb_arrebote.tcl
current_wave_config {Untitled 12}
add_wave {{/tb_arrebote/uut}} 
run 100 ms
remove_bps -file {C:/Xilinx_clase/Lab1/Lab1.srcs/sources_1/new/Arrebote.vhd} -line 18
restart
run 100 ms
refresh_design
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
refresh_design
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
close_sim
launch_simulation
source tb_arrebote.tcl
run 100 ms
save_wave_config {C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg}
add_files -fileset sim_1 -norecurse C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
set_property xsim.view C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg [get_filesets sim_1]
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
source tb_arrebote.tcl
run 100 ms
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
source tb_arrebote.tcl
run 100 ms
close_sim
launch_simulation
open_wave_config C:/Xilinx_clase/Lab1/arreboteflcpostitivo.wcfg
source tb_arrebote.tcl
run 100 ms
close_sim
