[{"tc_data":{"min":512,"max":512,"avg":512},"loop_id":11,"is_user_code":true,"insertion_location":{"file":"C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp","line":58,"column":33},"loop_label":"init_cols"},{"tc_data":{"min":512,"max":512,"avg":512},"loop_id":9,"is_user_code":true,"insertion_location":{"file":"C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp","line":65,"column":34},"loop_label":"row_loop"},{"tc_data":{"min":512,"max":512,"avg":512},"loop_id":10,"is_user_code":true,"insertion_location":{"file":"C:\\Users\\ankha\\Desktop\\FPGA_Design\\KhanhTran_Lab3\\sobel.cpp","line":72,"column":37},"loop_label":"col_loop"}]