<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P99_Mux_Verilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Mux_Verilog.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Mux_Verilog.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Mux_Verilog.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Mux_Verilog.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_Verilog.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_Verilog.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Mux_Verilog.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Mux_Verilog.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mux_Verilog_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Mux_Verilog_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_Verilog_vtf_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_Verilog_vtf_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Mux_Verilog_vtf_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_Verilog_vtf_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Mux_Verilog_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1378840753" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1378840753">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378842128" xil_pn:in_ck="5924757324786689049" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1378842128">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_Verilog.v"/>
      <outfile xil_pn:name="Mux_Verilog_vtf.v"/>
    </transform>
    <transform xil_pn:end_ts="1378840758" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4515390421192886835" xil_pn:start_ts="1378840758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378840758" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="477780628161037387" xil_pn:start_ts="1378840758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378840758" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1544005331775047125" xil_pn:start_ts="1378840758">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378842131" xil_pn:in_ck="5924757324786689049" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1378842131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_Verilog.v"/>
      <outfile xil_pn:name="Mux_Verilog_vtf.v"/>
    </transform>
    <transform xil_pn:end_ts="1378842133" xil_pn:in_ck="5924757324786689049" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3968223495641389117" xil_pn:start_ts="1378842131">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_Verilog_vtf_beh.prj"/>
      <outfile xil_pn:name="Mux_Verilog_vtf_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1378847752" xil_pn:in_ck="-4876560830340758993" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1354799775215845136" xil_pn:start_ts="1378847752">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Mux_Verilog_vtf_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1378838424" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1378838424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378838424" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8319267934757581284" xil_pn:start_ts="1378838424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378838424" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1544005331775047125" xil_pn:start_ts="1378838424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378838424" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1378838424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378838424" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1572774155204620318" xil_pn:start_ts="1378838424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378838424" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1378838424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378838424" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="399212783301777205" xil_pn:start_ts="1378838424">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378838561" xil_pn:in_ck="5402034573841594101" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3921419038753029380" xil_pn:start_ts="1378838554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux_Verilog.lso"/>
      <outfile xil_pn:name="Mux_Verilog.ngc"/>
      <outfile xil_pn:name="Mux_Verilog.ngr"/>
      <outfile xil_pn:name="Mux_Verilog.prj"/>
      <outfile xil_pn:name="Mux_Verilog.stx"/>
      <outfile xil_pn:name="Mux_Verilog.syr"/>
      <outfile xil_pn:name="Mux_Verilog.xst"/>
      <outfile xil_pn:name="Mux_Verilog_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
