#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000196373ca760 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000196373ab130 .scope module, "tb" "tb" 3 25;
 .timescale -12 -12;
L_000001963739f630 .functor NOT 1, L_000001963741fcc0, C4<0>, C4<0>, C4<0>;
L_000001963739fb70 .functor XOR 3, L_0000019637420f80, L_0000019637421a20, C4<000>, C4<000>;
L_000001963739fb00 .functor XOR 3, L_000001963739fb70, L_000001963741fc20, C4<000>, C4<000>;
v0000019637420120_0 .net *"_ivl_10", 2 0, L_000001963741fc20;  1 drivers
v0000019637420760_0 .net *"_ivl_12", 2 0, L_000001963739fb00;  1 drivers
v0000019637420800_0 .net *"_ivl_2", 2 0, L_0000019637420300;  1 drivers
v00000196374212a0_0 .net *"_ivl_4", 2 0, L_0000019637420f80;  1 drivers
v00000196374203a0_0 .net *"_ivl_6", 2 0, L_0000019637421a20;  1 drivers
v0000019637420d00_0 .net *"_ivl_8", 2 0, L_000001963739fb70;  1 drivers
v0000019637420440_0 .var "clk", 0 0;
v00000196374208a0_0 .net "disc_dut", 0 0, L_0000019637421480;  1 drivers
v00000196374217a0_0 .net "disc_ref", 0 0, L_0000019637420940;  1 drivers
v000001963741ffe0_0 .net "err_dut", 0 0, L_00000196374218e0;  1 drivers
v0000019637420e40_0 .net "err_ref", 0 0, L_00000196374213e0;  1 drivers
v0000019637421980_0 .net "flag_dut", 0 0, L_0000019637421520;  1 drivers
v000001963741fd60_0 .net "flag_ref", 0 0, L_00000196374215c0;  1 drivers
v0000019637420da0_0 .net "in", 0 0, v0000019637421ac0_0;  1 drivers
v0000019637421340_0 .net "reset", 0 0, v0000019637420bc0_0;  1 drivers
v0000019637420a80_0 .var/2u "stats1", 287 0;
v0000019637421840_0 .var/2u "strobe", 0 0;
v0000019637420ee0_0 .net "tb_match", 0 0, L_000001963741fcc0;  1 drivers
v0000019637420260_0 .net "tb_mismatch", 0 0, L_000001963739f630;  1 drivers
L_0000019637420300 .concat [ 1 1 1 0], L_00000196374213e0, L_00000196374215c0, L_0000019637420940;
L_0000019637420f80 .concat [ 1 1 1 0], L_00000196374213e0, L_00000196374215c0, L_0000019637420940;
L_0000019637421a20 .concat [ 1 1 1 0], L_00000196374218e0, L_0000019637421520, L_0000019637421480;
L_000001963741fc20 .concat [ 1 1 1 0], L_00000196374213e0, L_00000196374215c0, L_0000019637420940;
L_000001963741fcc0 .cmp/eeq 3, L_0000019637420300, L_000001963739fb00;
S_00000196373ab2c0 .scope module, "good1" "RefModule" 3 74, 4 2 0, S_00000196373ab130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "disc";
    .port_info 4 /OUTPUT 1 "flag";
    .port_info 5 /OUTPUT 1 "err";
P_00000196373a7fb0 .param/l "S0" 0 4 11, C4<0000>;
P_00000196373a7fe8 .param/l "S1" 0 4 11, C4<0001>;
P_00000196373a8020 .param/l "S2" 0 4 11, C4<0010>;
P_00000196373a8058 .param/l "S3" 0 4 11, C4<0011>;
P_00000196373a8090 .param/l "S4" 0 4 11, C4<0100>;
P_00000196373a80c8 .param/l "S5" 0 4 11, C4<0101>;
P_00000196373a8100 .param/l "S6" 0 4 11, C4<0110>;
P_00000196373a8138 .param/l "SDISC" 0 4 11, C4<1000>;
P_00000196373a8170 .param/l "SERR" 0 4 11, C4<0111>;
P_00000196373a81a8 .param/l "SFLAG" 0 4 11, C4<1001>;
L_00000196377a0088 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000019637048fa0_0 .net/2u *"_ivl_0", 3 0, L_00000196377a0088;  1 drivers
L_00000196377a00d0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0000019637048a00_0 .net/2u *"_ivl_4", 3 0, L_00000196377a00d0;  1 drivers
L_00000196377a0118 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v00000196370490e0_0 .net/2u *"_ivl_8", 3 0, L_00000196377a0118;  1 drivers
v00000196370492c0_0 .net "clk", 0 0, v0000019637420440_0;  1 drivers
v0000019637049400_0 .net "disc", 0 0, L_0000019637420940;  alias, 1 drivers
v0000019637048640_0 .net "err", 0 0, L_00000196374213e0;  alias, 1 drivers
v00000196370486e0_0 .net "flag", 0 0, L_00000196374215c0;  alias, 1 drivers
v0000019637421200_0 .net "in", 0 0, v0000019637421ac0_0;  alias, 1 drivers
v00000196374210c0_0 .net "reset", 0 0, v0000019637420bc0_0;  alias, 1 drivers
v0000019637420580_0 .var "state", 3 0;
E_00000196373c99b0 .event posedge, v00000196370492c0_0;
L_0000019637420940 .cmp/eq 4, v0000019637420580_0, L_00000196377a0088;
L_00000196374215c0 .cmp/eq 4, v0000019637420580_0, L_00000196377a00d0;
L_00000196374213e0 .cmp/eq 4, v0000019637420580_0, L_00000196377a0118;
S_00000196373ab450 .scope module, "stim1" "stimulus_gen" 3 69, 3 6 0, S_00000196373ab130;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "in";
v0000019637420080_0 .net "clk", 0 0, v0000019637420440_0;  alias, 1 drivers
v0000019637421ac0_0 .var "in", 0 0;
v0000019637420bc0_0 .var "reset", 0 0;
E_00000196373c9170/0 .event negedge, v00000196370492c0_0;
E_00000196373c9170/1 .event posedge, v00000196370492c0_0;
E_00000196373c9170 .event/or E_00000196373c9170/0, E_00000196373c9170/1;
S_00000196373a81f0 .scope module, "top_module1" "TopModule" 3 82, 5 3 0, S_00000196373ab130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "disc";
    .port_info 4 /OUTPUT 1 "flag";
    .port_info 5 /OUTPUT 1 "err";
L_00000196377a0160 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000019637420b20_0 .net/2u *"_ivl_0", 2 0, L_00000196377a0160;  1 drivers
L_00000196377a01a8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v00000196374209e0_0 .net/2u *"_ivl_4", 2 0, L_00000196377a01a8;  1 drivers
L_00000196377a01f0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0000019637421160_0 .net/2u *"_ivl_8", 2 0, L_00000196377a01f0;  1 drivers
v0000019637421700_0 .net "clk", 0 0, v0000019637420440_0;  alias, 1 drivers
v0000019637420c60_0 .net "disc", 0 0, L_0000019637421480;  alias, 1 drivers
v0000019637420620_0 .net "err", 0 0, L_00000196374218e0;  alias, 1 drivers
v00000196374201c0_0 .net "flag", 0 0, L_0000019637421520;  alias, 1 drivers
v00000196374206c0_0 .net "in", 0 0, v0000019637421ac0_0;  alias, 1 drivers
v000001963741fea0_0 .var "next_state", 2 0;
v00000196374204e0_0 .net "reset", 0 0, v0000019637420bc0_0;  alias, 1 drivers
v0000019637421660_0 .var "state", 2 0;
E_00000196373c9970 .event edge, v0000019637421660_0, v0000019637421200_0;
E_00000196373c9070 .event posedge, v00000196374210c0_0, v00000196370492c0_0;
L_0000019637421480 .cmp/eq 3, v0000019637421660_0, L_00000196377a0160;
L_0000019637421520 .cmp/eq 3, v0000019637421660_0, L_00000196377a01a8;
L_00000196374218e0 .cmp/eq 3, v0000019637421660_0, L_00000196377a01f0;
S_0000019637421be0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 92, 3 92 0, S_00000196373ab130;
 .timescale -12 -12;
E_00000196373c96b0 .event edge, v0000019637421840_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000019637421840_0;
    %nor/r;
    %assign/vec4 v0000019637421840_0, 0;
    %wait E_00000196373c96b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000196373ab450;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019637420bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019637421ac0_0, 0;
    %wait E_00000196373c99b0;
    %pushi/vec4 800, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000196373c9170;
    %vpi_func 3 17 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0000019637420bc0_0, 0;
    %vpi_func 3 18 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0000019637421ac0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000196373ab2c0;
T_2 ;
    %wait E_00000196373c99b0;
    %load/vec4 v0000019637420580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.0 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.1 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.2 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.3 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.4 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.5 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.7 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.8 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.28, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.29, 8;
T_2.28 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.29, 8;
 ; End of false expr.
    %blend;
T_2.29;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.9 ;
    %load/vec4 v0000019637421200_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.30, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_2.31, 8;
T_2.30 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.31, 8;
 ; End of false expr.
    %blend;
T_2.31;
    %assign/vec4 v0000019637420580_0, 0;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %load/vec4 v00000196374210c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.32, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000019637420580_0, 0;
T_2.32 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000196373a81f0;
T_3 ;
    %wait E_00000196373c9070;
    %load/vec4 v00000196374204e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000019637421660_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001963741fea0_0;
    %assign/vec4 v0000019637421660_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000196373a81f0;
T_4 ;
    %wait E_00000196373c9970;
    %load/vec4 v0000019637421660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v00000196374206c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v00000196374206c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v00000196374206c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v00000196374206c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v00000196374206c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v00000196374206c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 6, 0, 3;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v00000196374206c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 4, 0, 3;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v000001963741fea0_0, 0, 3;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000196373ab130;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019637420440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019637421840_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_00000196373ab130;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0000019637420440_0;
    %inv;
    %store/vec4 v0000019637420440_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000196373ab130;
T_7 ;
    %vpi_call/w 3 61 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 62 "$dumpvars", 32'sb00000000000000000000000000000001, v0000019637420080_0, v0000019637420260_0, v0000019637420440_0, v0000019637421340_0, v0000019637420da0_0, v00000196374217a0_0, v00000196374208a0_0, v000001963741fd60_0, v0000019637421980_0, v0000019637420e40_0, v000001963741ffe0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000196373ab130;
T_8 ;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "disc", &PV<v0000019637420a80_0, 192, 32>, &PV<v0000019637420a80_0, 160, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 102 "$display", "Hint: Output '%s' has no mismatches.", "disc" {0 0 0};
T_8.1 ;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call/w 3 103 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "flag", &PV<v0000019637420a80_0, 128, 32>, &PV<v0000019637420a80_0, 96, 32> {0 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 104 "$display", "Hint: Output '%s' has no mismatches.", "flag" {0 0 0};
T_8.3 ;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "err", &PV<v0000019637420a80_0, 64, 32>, &PV<v0000019637420a80_0, 32, 32> {0 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "err" {0 0 0};
T_8.5 ;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000019637420a80_0, 256, 32>, &PV<v0000019637420a80_0, 0, 32> {0 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", &PV<v0000019637420a80_0, 256, 32>, &PV<v0000019637420a80_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_00000196373ab130;
T_9 ;
    %wait E_00000196373c9170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019637420a80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
    %load/vec4 v0000019637420ee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000019637420a80_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
T_9.0 ;
    %load/vec4 v00000196374217a0_0;
    %load/vec4 v00000196374217a0_0;
    %load/vec4 v00000196374208a0_0;
    %xor;
    %load/vec4 v00000196374217a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
T_9.6 ;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
T_9.4 ;
    %load/vec4 v000001963741fd60_0;
    %load/vec4 v000001963741fd60_0;
    %load/vec4 v0000019637421980_0;
    %xor;
    %load/vec4 v000001963741fd60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 128 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
T_9.10 ;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
T_9.8 ;
    %load/vec4 v0000019637420e40_0;
    %load/vec4 v0000019637420e40_0;
    %load/vec4 v000001963741ffe0_0;
    %xor;
    %load/vec4 v0000019637420e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 131 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
T_9.14 ;
    %load/vec4 v0000019637420a80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019637420a80_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000196373ab130;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 139 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 140 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob140_fsm_hdlc_test.sv";
    "dataset_code-complete-iccad2023/Prob140_fsm_hdlc_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob140_fsm_hdlc/Prob140_fsm_hdlc_sample01.sv";
