# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do acc_top_sys_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/VHDL_2/acc_top_sys/db {D:/VHDL_2/acc_top_sys/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:54 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VHDL_2/acc_top_sys/db" D:/VHDL_2/acc_top_sys/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 07:34:54 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/data_interface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/data_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_interface
# -- Compiling architecture behavior of data_interface
# End time: 07:34:55 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/metastability.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/metastability.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity metastability
# -- Compiling architecture rtl of metastability
# End time: 07:34:55 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/Accel_Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/Accel_Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Accel_Display
# -- Compiling architecture Behavioral of Accel_Display
# End time: 07:34:55 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/VGA_Sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/VGA_Sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_Sync
# -- Compiling architecture rtl of VGA_Sync
# End time: 07:34:55 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/VGA_KOMPONENT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/VGA_KOMPONENT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_KOMPONENT
# -- Compiling architecture Behavioral of VGA_KOMPONENT
# End time: 07:34:55 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/DPRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/DPRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DPRAM
# -- Compiling architecture rtl of DPRAM
# ** Warning: D:/VHDL_2/acc_top_sys/DPRAM.vhd(36): (vcom-1236) Shared variables must be of a protected type.
# End time: 07:34:55 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/spi_master.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/spi_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_master
# -- Compiling architecture rtl of spi_master
# End time: 07:34:55 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/accelerometer_adxl345.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/accelerometer_adxl345.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity accelerometer_adxl345
# -- Compiling architecture behavior of accelerometer_adxl345
# End time: 07:34:55 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/acc_top_sys.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:55 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/acc_top_sys.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity acc_top_sys
# -- Compiling architecture behavior of acc_top_sys
# End time: 07:34:56 on Jun 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:56 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 07:34:56 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/simulation/modelsim/acc_top_sys.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:34:56 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/simulation/modelsim/acc_top_sys.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity acc_top_sys_vhd_tst
# -- Compiling architecture acc_top_sys_arch of acc_top_sys_vhd_tst
# End time: 07:34:56 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  acc_top_sys_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" acc_top_sys_vhd_tst 
# Start time: 07:34:57 on Jun 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.acc_top_sys_vhd_tst(acc_top_sys_arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.acc_top_sys(behavior)
# Loading ieee.std_logic_unsigned(body)
# Loading work.metastability(rtl)
# Loading work.accelerometer_adxl345(behavior)
# Loading work.spi_master(rtl)
# Loading work.vga_komponent(behavioral)
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.dpram(rtl)
# Loading work.vga_sync(rtl)
# Loading work.data_interface(behavior)
# Loading work.accel_display(behavioral)
# ** Warning: Design size of 13592 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Mireille  Hostname: DA-QUNEE  ProcessID: 14328
#           Attempting to use alternate WLF file "./wlftx1b4i6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx1b4i6
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Note: PASS: VGA signals synchronized correctly
#    Time: 510 ns  Iteration: 0  Instance: /acc_top_sys_vhd_tst
# ** Note: FAIL: VGA signals not synchronized correctly
#    Time: 530 ns  Iteration: 0  Instance: /acc_top_sys_vhd_tst
# ** Note: MAX 10 PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 5030 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Please run timing simulation to check whether the input clock is operating within the supported VCO range or not.
#    Time: 5030 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position insertpoint  \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acc_start \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_tx_data \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acceleration_x \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acceleration_y \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param_data \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param_addr \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/count \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/state \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_ena \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_rx_data \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/dv \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_busy
do acc_top_sys_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/VHDL_2/acc_top_sys/db {D:/VHDL_2/acc_top_sys/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:12 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VHDL_2/acc_top_sys/db" D:/VHDL_2/acc_top_sys/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 07:38:12 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/data_interface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:12 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/data_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_interface
# -- Compiling architecture behavior of data_interface
# End time: 07:38:12 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/metastability.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:12 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/metastability.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity metastability
# -- Compiling architecture rtl of metastability
# End time: 07:38:12 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/Accel_Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:12 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/Accel_Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Accel_Display
# -- Compiling architecture Behavioral of Accel_Display
# End time: 07:38:12 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/VGA_Sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:12 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/VGA_Sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_Sync
# -- Compiling architecture rtl of VGA_Sync
# End time: 07:38:12 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/VGA_KOMPONENT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:12 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/VGA_KOMPONENT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_KOMPONENT
# -- Compiling architecture Behavioral of VGA_KOMPONENT
# End time: 07:38:12 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/DPRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:12 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/DPRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DPRAM
# -- Compiling architecture rtl of DPRAM
# ** Warning: D:/VHDL_2/acc_top_sys/DPRAM.vhd(36): (vcom-1236) Shared variables must be of a protected type.
# End time: 07:38:12 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/spi_master.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:12 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/spi_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_master
# -- Compiling architecture rtl of spi_master
# End time: 07:38:13 on Jun 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/accelerometer_adxl345.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:13 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/accelerometer_adxl345.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity accelerometer_adxl345
# -- Compiling architecture behavior of accelerometer_adxl345
# End time: 07:38:13 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/acc_top_sys.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:13 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/acc_top_sys.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity acc_top_sys
# -- Compiling architecture behavior of acc_top_sys
# End time: 07:38:13 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:13 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 07:38:13 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/simulation/modelsim/acc_top_sys.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:38:13 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/simulation/modelsim/acc_top_sys.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity acc_top_sys_vhd_tst
# -- Compiling architecture acc_top_sys_arch of acc_top_sys_vhd_tst
# End time: 07:38:13 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  acc_top_sys_vhd_tst
# End time: 07:38:15 on Jun 06,2024, Elapsed time: 0:03:18
# Errors: 3, Warnings: 11
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" acc_top_sys_vhd_tst 
# Start time: 07:38:15 on Jun 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.acc_top_sys_vhd_tst(acc_top_sys_arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.acc_top_sys(behavior)
# Loading ieee.std_logic_unsigned(body)
# Loading work.metastability(rtl)
# Loading work.accelerometer_adxl345(behavior)
# Loading work.spi_master(rtl)
# Loading work.vga_komponent(behavioral)
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.dpram(rtl)
# Loading work.vga_sync(rtl)
# Loading work.data_interface(behavior)
# Loading work.accel_display(behavioral)
# ** Warning: Design size of 13592 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Mireille  Hostname: DA-QUNEE  ProcessID: 14328
#           Attempting to use alternate WLF file "./wlfthn41sw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthn41sw
# 
# add wave -position insertpoint  \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acc_start \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_tx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acceleration_x \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acceleration_y \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param_addr \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/count \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/state \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_ena \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_rx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/dv \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_busy
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Note: PASS: VGA signals synchronized correctly
#    Time: 510 ns  Iteration: 0  Instance: /acc_top_sys_vhd_tst
# ** Note: FAIL: VGA signals not synchronized correctly
#    Time: 530 ns  Iteration: 0  Instance: /acc_top_sys_vhd_tst
# ** Note: MAX 10 PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 5030 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Please run timing simulation to check whether the input clock is operating within the supported VCO range or not.
#    Time: 5030 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position insertpoint  \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/rx_data \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/busy \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/div \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/sclk \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/count \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/state \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/tx_data \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/start \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/cpol \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/scaler
do acc_top_sys_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/VHDL_2/acc_top_sys/db {D:/VHDL_2/acc_top_sys/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:00 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VHDL_2/acc_top_sys/db" D:/VHDL_2/acc_top_sys/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 07:51:00 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/data_interface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:00 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/data_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_interface
# -- Compiling architecture behavior of data_interface
# End time: 07:51:00 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/metastability.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:00 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/metastability.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity metastability
# -- Compiling architecture rtl of metastability
# End time: 07:51:00 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/Accel_Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:00 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/Accel_Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Accel_Display
# -- Compiling architecture Behavioral of Accel_Display
# End time: 07:51:00 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/VGA_Sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:00 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/VGA_Sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_Sync
# -- Compiling architecture rtl of VGA_Sync
# End time: 07:51:00 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/VGA_KOMPONENT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:00 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/VGA_KOMPONENT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_KOMPONENT
# -- Compiling architecture Behavioral of VGA_KOMPONENT
# End time: 07:51:00 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/DPRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:00 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/DPRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DPRAM
# -- Compiling architecture rtl of DPRAM
# ** Warning: D:/VHDL_2/acc_top_sys/DPRAM.vhd(36): (vcom-1236) Shared variables must be of a protected type.
# End time: 07:51:01 on Jun 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/spi_master.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:01 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/spi_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_master
# -- Compiling architecture rtl of spi_master
# End time: 07:51:01 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/accelerometer_adxl345.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:01 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/accelerometer_adxl345.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity accelerometer_adxl345
# -- Compiling architecture behavior of accelerometer_adxl345
# End time: 07:51:01 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/acc_top_sys.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:01 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/acc_top_sys.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity acc_top_sys
# -- Compiling architecture behavior of acc_top_sys
# End time: 07:51:01 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:01 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 07:51:01 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/simulation/modelsim/acc_top_sys.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:51:01 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/simulation/modelsim/acc_top_sys.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity acc_top_sys_vhd_tst
# -- Compiling architecture acc_top_sys_arch of acc_top_sys_vhd_tst
# End time: 07:51:01 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  acc_top_sys_vhd_tst
# End time: 07:51:03 on Jun 06,2024, Elapsed time: 0:12:48
# Errors: 3, Warnings: 11
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" acc_top_sys_vhd_tst 
# Start time: 07:51:04 on Jun 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.acc_top_sys_vhd_tst(acc_top_sys_arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.acc_top_sys(behavior)
# Loading ieee.std_logic_unsigned(body)
# Loading work.metastability(rtl)
# Loading work.accelerometer_adxl345(behavior)
# Loading work.spi_master(rtl)
# Loading work.vga_komponent(behavioral)
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.dpram(rtl)
# Loading work.vga_sync(rtl)
# Loading work.data_interface(behavior)
# Loading work.accel_display(behavioral)
# ** Warning: Design size of 13592 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Mireille  Hostname: DA-QUNEE  ProcessID: 14328
#           Attempting to use alternate WLF file "./wlft977c44".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft977c44
# 
# add wave -position insertpoint  \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/rx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/busy \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/div \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/sclk \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/count \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/state \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/tx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/start \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/cpol \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/scaler
# 
# 
# add wave -position insertpoint  \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acc_start \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_tx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acceleration_x \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acceleration_y \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param_addr \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/count \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/state \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_ena \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_rx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/dv \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_busy
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Note: PASS: VGA signals synchronized correctly
#    Time: 510 ns  Iteration: 0  Instance: /acc_top_sys_vhd_tst
# ** Note: FAIL: VGA signals not synchronized correctly
#    Time: 530 ns  Iteration: 0  Instance: /acc_top_sys_vhd_tst
# ** Note: MAX 10 PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 5030 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Please run timing simulation to check whether the input clock is operating within the supported VCO range or not.
#    Time: 5030 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
add wave -position insertpoint  \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_data_interface/data_x_y_z \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_data_interface/z_valid \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_data_interface/y_valid \
sim:/acc_top_sys_vhd_tst/i1/b2v_inst_data_interface/x_valid
do acc_top_sys_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/VHDL_2/acc_top_sys/db {D:/VHDL_2/acc_top_sys/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:26 on Jun 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/VHDL_2/acc_top_sys/db" D:/VHDL_2/acc_top_sys/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 07:52:26 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/data_interface.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:26 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/data_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_interface
# -- Compiling architecture behavior of data_interface
# End time: 07:52:26 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/metastability.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:26 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/metastability.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity metastability
# -- Compiling architecture rtl of metastability
# End time: 07:52:26 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/Accel_Display.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:26 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/Accel_Display.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Accel_Display
# -- Compiling architecture Behavioral of Accel_Display
# End time: 07:52:26 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/VGA_Sync.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:27 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/VGA_Sync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_Sync
# -- Compiling architecture rtl of VGA_Sync
# End time: 07:52:27 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/VGA_KOMPONENT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:27 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/VGA_KOMPONENT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity VGA_KOMPONENT
# -- Compiling architecture Behavioral of VGA_KOMPONENT
# End time: 07:52:27 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/DPRAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:27 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/DPRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DPRAM
# -- Compiling architecture rtl of DPRAM
# ** Warning: D:/VHDL_2/acc_top_sys/DPRAM.vhd(36): (vcom-1236) Shared variables must be of a protected type.
# End time: 07:52:27 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/spi_master.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:27 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/spi_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_master
# -- Compiling architecture rtl of spi_master
# End time: 07:52:27 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/accelerometer_adxl345.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:27 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/accelerometer_adxl345.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity accelerometer_adxl345
# -- Compiling architecture behavior of accelerometer_adxl345
# End time: 07:52:27 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/acc_top_sys.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:27 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/acc_top_sys.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Compiling entity acc_top_sys
# -- Compiling architecture behavior of acc_top_sys
# End time: 07:52:27 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {D:/VHDL_2/pll.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:27 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/pll.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pll
# -- Compiling architecture SYN of pll
# End time: 07:52:27 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {D:/VHDL_2/acc_top_sys/simulation/modelsim/acc_top_sys.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:52:27 on Jun 06,2024
# vcom -reportprogress 300 -2008 -work work D:/VHDL_2/acc_top_sys/simulation/modelsim/acc_top_sys.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity acc_top_sys_vhd_tst
# -- Compiling architecture acc_top_sys_arch of acc_top_sys_vhd_tst
# End time: 07:52:27 on Jun 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  acc_top_sys_vhd_tst
# End time: 07:52:29 on Jun 06,2024, Elapsed time: 0:01:25
# Errors: 3, Warnings: 11
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" acc_top_sys_vhd_tst 
# Start time: 07:52:29 on Jun 06,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.acc_top_sys_vhd_tst(acc_top_sys_arch)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading work.acc_top_sys(behavior)
# Loading ieee.std_logic_unsigned(body)
# Loading work.metastability(rtl)
# Loading work.accelerometer_adxl345(behavior)
# Loading work.spi_master(rtl)
# Loading work.vga_komponent(behavioral)
# Loading work.pll(syn)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.mf_pllpack(body)
# Loading altera_mf.altpll(behavior)
# Loading altera_mf.mf_cycloneiii_pll(vital_pll)
# Loading altera_mf.mf_cda_mn_cntr(behave)
# Loading altera_mf.mf_cda_scale_cntr(behave)
# Loading work.dpram(rtl)
# Loading work.vga_sync(rtl)
# Loading work.data_interface(behavior)
# Loading work.accel_display(behavioral)
# ** Warning: Design size of 13592 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Mireille  Hostname: DA-QUNEE  ProcessID: 14328
#           Attempting to use alternate WLF file "./wlftr34400".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr34400
# 
# add wave -position insertpoint  \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_data_interface/data_x_y_z \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_data_interface/z_valid \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_data_interface/y_valid \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_data_interface/x_valid
# 
# 
# add wave -position insertpoint  \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/rx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/busy \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/div \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/sclk \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/count \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/state \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/tx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/start \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/cpol \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_spi_master/scaler
# 
# 
# add wave -position insertpoint  \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acc_start \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_tx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acceleration_x \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/acceleration_y \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param_addr \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/param \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/count \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/state \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_ena \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_rx_data \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/dv \
# sim:/acc_top_sys_vhd_tst/i1/b2v_inst_accelerometer_adxl345/spi_busy
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_VGA_Sync
# ** Note: MAX 10 PLL locked to incoming clock
#    Time: 90 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Error: (vsim-86) Argument value -2147483648 is not in bounds of subtype NATURAL.
#    Time: 150 ns  Iteration: 1  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_Accel_Display
# ** Note: PASS: VGA signals synchronized correctly
#    Time: 510 ns  Iteration: 0  Instance: /acc_top_sys_vhd_tst
# ** Note: FAIL: VGA signals not synchronized correctly
#    Time: 530 ns  Iteration: 0  Instance: /acc_top_sys_vhd_tst
# ** Note: MAX 10 PLL lost lock due to loss of input clock or the input clock is not detected within the allowed time frame.
#    Time: 5030 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
# ** Note: Please run timing simulation to check whether the input clock is operating within the supported VCO range or not.
#    Time: 5030 ns  Iteration: 3  Instance: /acc_top_sys_vhd_tst/i1/b2v_inst_vga_komponent/b2v_inst_pll/altpll_component/CYCLONEIII_ALTPLL/M5
