{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1726249391427 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cyMlp EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"cyMlp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726249391864 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726249391911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726249391911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726249393333 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726249393364 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1726249394661 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1726249394661 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726249394661 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ASDO~" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 1140 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726249394739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~nCSO~" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 1142 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726249394739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~LVDS150p/nCEO~" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 1141 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1726249394739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726249394739 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1726249395036 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "No exact pin location assignment(s) for 138 pins of 138 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[0\] " "Pin lcd_output\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[0] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[1\] " "Pin lcd_output\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[1] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[2\] " "Pin lcd_output\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[2] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[3\] " "Pin lcd_output\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[3] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[4\] " "Pin lcd_output\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[4] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[5\] " "Pin lcd_output\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[5] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[6\] " "Pin lcd_output\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[6] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[7\] " "Pin lcd_output\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[7] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[8\] " "Pin lcd_output\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[8] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[9\] " "Pin lcd_output\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[9] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[10\] " "Pin lcd_output\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[10] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[11\] " "Pin lcd_output\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[11] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[12\] " "Pin lcd_output\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[12] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[13\] " "Pin lcd_output\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[13] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[14\] " "Pin lcd_output\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[14] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[15\] " "Pin lcd_output\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[15] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[16\] " "Pin lcd_output\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[16] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[17\] " "Pin lcd_output\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[17] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[18\] " "Pin lcd_output\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[18] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[19\] " "Pin lcd_output\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[19] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[20\] " "Pin lcd_output\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[20] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[21\] " "Pin lcd_output\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[21] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[22\] " "Pin lcd_output\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[22] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[23\] " "Pin lcd_output\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[23] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[24\] " "Pin lcd_output\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[24] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[25\] " "Pin lcd_output\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[25] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[26\] " "Pin lcd_output\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[26] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[27\] " "Pin lcd_output\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[27] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[28\] " "Pin lcd_output\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[28] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[29\] " "Pin lcd_output\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[29] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[30\] " "Pin lcd_output\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[30] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[31\] " "Pin lcd_output\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[31] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[32\] " "Pin lcd_output\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[32] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[33\] " "Pin lcd_output\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[33] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[34\] " "Pin lcd_output\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[34] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[35\] " "Pin lcd_output\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[35] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[36\] " "Pin lcd_output\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[36] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[37\] " "Pin lcd_output\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[37] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[38\] " "Pin lcd_output\[38\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[38] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[39\] " "Pin lcd_output\[39\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[39] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[40\] " "Pin lcd_output\[40\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[40] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 438 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[41\] " "Pin lcd_output\[41\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[41] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 439 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[42\] " "Pin lcd_output\[42\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[42] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 440 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[43\] " "Pin lcd_output\[43\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[43] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 441 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[44\] " "Pin lcd_output\[44\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[44] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 442 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[45\] " "Pin lcd_output\[45\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[45] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[46\] " "Pin lcd_output\[46\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[46] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 444 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[47\] " "Pin lcd_output\[47\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[47] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 445 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[48\] " "Pin lcd_output\[48\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[48] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 446 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[49\] " "Pin lcd_output\[49\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[49] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[50\] " "Pin lcd_output\[50\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[50] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[51\] " "Pin lcd_output\[51\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[51] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[52\] " "Pin lcd_output\[52\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[52] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[53\] " "Pin lcd_output\[53\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[53] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[54\] " "Pin lcd_output\[54\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[54] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[55\] " "Pin lcd_output\[55\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[55] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[56\] " "Pin lcd_output\[56\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[56] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[57\] " "Pin lcd_output\[57\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[57] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[58\] " "Pin lcd_output\[58\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[58] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[59\] " "Pin lcd_output\[59\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[59] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[60\] " "Pin lcd_output\[60\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[60] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[61\] " "Pin lcd_output\[61\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[61] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[62\] " "Pin lcd_output\[62\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[62] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[63\] " "Pin lcd_output\[63\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[63] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[64\] " "Pin lcd_output\[64\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[64] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[64] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[65\] " "Pin lcd_output\[65\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[65] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[65] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[66\] " "Pin lcd_output\[66\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[66] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[66] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[67\] " "Pin lcd_output\[67\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[67] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[67] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[68\] " "Pin lcd_output\[68\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[68] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[68] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[69\] " "Pin lcd_output\[69\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[69] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[69] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[70\] " "Pin lcd_output\[70\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[70] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[70] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[71\] " "Pin lcd_output\[71\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[71] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[71] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[72\] " "Pin lcd_output\[72\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[72] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[73\] " "Pin lcd_output\[73\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[73] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[74\] " "Pin lcd_output\[74\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[74] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[75\] " "Pin lcd_output\[75\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[75] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[76\] " "Pin lcd_output\[76\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[76] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[77\] " "Pin lcd_output\[77\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[77] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[78\] " "Pin lcd_output\[78\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[78] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[79\] " "Pin lcd_output\[79\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[79] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[80\] " "Pin lcd_output\[80\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[80] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[80] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[81\] " "Pin lcd_output\[81\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[81] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[81] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[82\] " "Pin lcd_output\[82\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[82] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[82] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[83\] " "Pin lcd_output\[83\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[83] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[83] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[84\] " "Pin lcd_output\[84\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[84] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[84] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[85\] " "Pin lcd_output\[85\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[85] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[85] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[86\] " "Pin lcd_output\[86\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[86] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[86] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[87\] " "Pin lcd_output\[87\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[87] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[87] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[88\] " "Pin lcd_output\[88\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[88] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[88] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[89\] " "Pin lcd_output\[89\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[89] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[89] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[90\] " "Pin lcd_output\[90\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[90] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[90] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[91\] " "Pin lcd_output\[91\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[91] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[91] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[92\] " "Pin lcd_output\[92\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[92] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[92] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[93\] " "Pin lcd_output\[93\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[93] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[93] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[94\] " "Pin lcd_output\[94\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[94] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[94] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[95\] " "Pin lcd_output\[95\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[95] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[95] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[96\] " "Pin lcd_output\[96\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[96] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[96] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[97\] " "Pin lcd_output\[97\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[97] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[97] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[98\] " "Pin lcd_output\[98\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[98] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[98] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[99\] " "Pin lcd_output\[99\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[99] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[99] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[100\] " "Pin lcd_output\[100\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[100] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[100] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[101\] " "Pin lcd_output\[101\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[101] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[101] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[102\] " "Pin lcd_output\[102\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[102] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[102] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[103\] " "Pin lcd_output\[103\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[103] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[103] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[104\] " "Pin lcd_output\[104\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[104] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[104] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[105\] " "Pin lcd_output\[105\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[105] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[105] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[106\] " "Pin lcd_output\[106\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[106] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[106] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[107\] " "Pin lcd_output\[107\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[107] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[107] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[108\] " "Pin lcd_output\[108\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[108] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[108] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[109\] " "Pin lcd_output\[109\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[109] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[109] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[110\] " "Pin lcd_output\[110\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[110] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[110] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[111\] " "Pin lcd_output\[111\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[111] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[111] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[112\] " "Pin lcd_output\[112\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[112] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[112] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[113\] " "Pin lcd_output\[113\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[113] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[113] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[114\] " "Pin lcd_output\[114\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[114] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[114] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[115\] " "Pin lcd_output\[115\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[115] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[115] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[116\] " "Pin lcd_output\[116\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[116] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[116] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[117\] " "Pin lcd_output\[117\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[117] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[117] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[118\] " "Pin lcd_output\[118\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[118] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[118] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[119\] " "Pin lcd_output\[119\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[119] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[119] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[120\] " "Pin lcd_output\[120\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[120] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[120] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[121\] " "Pin lcd_output\[121\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[121] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[121] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[122\] " "Pin lcd_output\[122\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[122] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[122] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[123\] " "Pin lcd_output\[123\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[123] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[123] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[124\] " "Pin lcd_output\[124\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[124] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[124] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[125\] " "Pin lcd_output\[125\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[125] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[125] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[126\] " "Pin lcd_output\[126\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[126] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[126] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "lcd_output\[127\] " "Pin lcd_output\[127\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { lcd_output[127] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcd_output[127] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_axi_aclk " "Pin s_axi_aclk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_axi_aclk } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_axi_aclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_axi_aresetn " "Pin s_axi_aresetn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_axi_aresetn } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_axi_aresetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[7\] " "Pin switches\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[7] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[6\] " "Pin switches\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[6] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[5\] " "Pin switches\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[5] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 395 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[4\] " "Pin switches\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[4] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 394 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[3\] " "Pin switches\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[3] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[2\] " "Pin switches\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[2] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[1\] " "Pin switches\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[1] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "switches\[0\] " "Pin switches\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { switches[0] } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { switches[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 390 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1726249396083 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1726249396083 ""}
{ "Info" "ISTA_SDC_FOUND" "cyMlp_constraints.sdc " "Reading SDC File: 'cyMlp_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1726249400425 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyMlp_constraints.sdc 2 clk port " "Ignored filter at cyMlp_constraints.sdc(2): clk could not be matched with a port" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cyMlp_constraints.sdc 2 Argument <targets> is an empty collection " "Ignored create_clock at cyMlp_constraints.sdc(2): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period 20.0 \[get_ports clk\] " "create_clock -name clk -period 20.0 \[get_ports clk\]" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1726249400738 ""}  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyMlp_constraints.sdc 5 Switches\[*\] port " "Ignored filter at cyMlp_constraints.sdc(5): Switches\[*\] could not be matched with a port" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyMlp_constraints.sdc 5 clk clock " "Ignored filter at cyMlp_constraints.sdc(5): clk could not be matched with a clock" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay cyMlp_constraints.sdc 5 Argument <targets> is an empty collection " "Ignored set_input_delay at cyMlp_constraints.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -max 3.0 -add_delay \[get_ports \{Switches\[*\]\}\] " "set_input_delay -clock clk -max 3.0 -add_delay \[get_ports \{Switches\[*\]\}\]" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1726249400738 ""}  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay cyMlp_constraints.sdc 5 Argument -clock is not an object ID " "Ignored set_input_delay at cyMlp_constraints.sdc(5): Argument -clock is not an object ID" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay cyMlp_constraints.sdc 6 Argument <targets> is an empty collection " "Ignored set_input_delay at cyMlp_constraints.sdc(6): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock clk -min 1.0 -add_delay \[get_ports \{Switches\[*\]\}\] " "set_input_delay -clock clk -min 1.0 -add_delay \[get_ports \{Switches\[*\]\}\]" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1726249400738 ""}  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay cyMlp_constraints.sdc 6 Argument -clock is not an object ID " "Ignored set_input_delay at cyMlp_constraints.sdc(6): Argument -clock is not an object ID" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyMlp_constraints.sdc 9 DBUS\[*\] port " "Ignored filter at cyMlp_constraints.sdc(9): DBUS\[*\] could not be matched with a port" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyMlp_constraints.sdc 9 LCD_E port " "Ignored filter at cyMlp_constraints.sdc(9): LCD_E could not be matched with a port" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyMlp_constraints.sdc 9 LCD_RS port " "Ignored filter at cyMlp_constraints.sdc(9): LCD_RS could not be matched with a port" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyMlp_constraints.sdc 9 LCD_RW port " "Ignored filter at cyMlp_constraints.sdc(9): LCD_RW could not be matched with a port" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay cyMlp_constraints.sdc 9 Argument <targets> is an empty collection " "Ignored set_output_delay at cyMlp_constraints.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -max 5.0 \[get_ports \{LCD_RS LCD_E LCD_RW DBUS\[*\]\}\] " "set_output_delay -clock clk -max 5.0 \[get_ports \{LCD_RS LCD_E LCD_RW DBUS\[*\]\}\]" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1726249400738 ""}  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay cyMlp_constraints.sdc 9 Argument -clock is not an object ID " "Ignored set_output_delay at cyMlp_constraints.sdc(9): Argument -clock is not an object ID" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay cyMlp_constraints.sdc 10 Argument <targets> is an empty collection " "Ignored set_output_delay at cyMlp_constraints.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock clk -min 1.0 \[get_ports \{LCD_RS LCD_E LCD_RW DBUS\[*\]\}\] " "set_output_delay -clock clk -min 1.0 \[get_ports \{LCD_RS LCD_E LCD_RW DBUS\[*\]\}\]" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1726249400738 ""}  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay cyMlp_constraints.sdc 10 Argument -clock is not an object ID " "Ignored set_output_delay at cyMlp_constraints.sdc(10): Argument -clock is not an object ID" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyMlp_constraints.sdc 13 reset port " "Ignored filter at cyMlp_constraints.sdc(13): reset could not be matched with a port" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1726249400738 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cyMlp_constraints.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at cyMlp_constraints.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports reset\] " "set_false_path -from \[get_ports reset\]" {  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1726249400753 ""}  } { { "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" "" { Text "C:/altera/13.0sp1/thesis/cyMlp_constraints.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1726249400753 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726249400769 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726249401509 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_axi_aclk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node s_axi_aclk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_axi_aclk } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_axi_aclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726249404713 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "s_axi_aresetn (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node s_axi_aresetn (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Layer_3:l3\|neuron:n_6\|always2~0 " "Destination node Layer_3:l3\|neuron:n_6\|always2~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Layer_3:l3|neuron:n_6|always2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 36507 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Layer_3:l3\|neuron:n_3\|sum~12 " "Destination node Layer_3:l3\|neuron:n_3\|sum~12" {  } { { "../../../Thesis/rtl/neuron.v" "" { Text "C:/Thesis/rtl/neuron.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Layer_3:l3|neuron:n_3|sum~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 37853 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Layer_2:l2\|neuron:n_0\|always2~0 " "Destination node Layer_2:l2\|neuron:n_0\|always2~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Layer_2:l2|neuron:n_0|always2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 38243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_data_2\[7\]~0 " "Destination node out_data_2\[7\]~0" {  } { { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 235 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_data_2[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 38332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "holdData_2\[0\]~1 " "Destination node holdData_2\[0\]~1" {  } { { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 235 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { holdData_2[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 38334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Layer_1:l1\|neuron:n_0\|always2~0 " "Destination node Layer_1:l1\|neuron:n_0\|always2~0" {  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Layer_1:l1|neuron:n_0|always2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 38411 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "num_inputs_to_process\[5\]~0 " "Destination node num_inputs_to_process\[5\]~0" {  } { { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 81 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_inputs_to_process[5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 38998 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_data_1\[9\]~0 " "Destination node out_data_1\[9\]~0" {  } { { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 175 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_data_1[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 39714 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "holdData_1\[0\]~1 " "Destination node holdData_1\[0\]~1" {  } { { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 175 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { holdData_1[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 39903 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Layer_2:l2\|neuron:n_39\|sum~53 " "Destination node Layer_2:l2\|neuron:n_39\|sum~53" {  } { { "../../../Thesis/rtl/neuron.v" "" { Text "C:/Thesis/rtl/neuron.v" 33 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Layer_2:l2|neuron:n_39|sum~53 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 73704 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1726249404713 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1726249404713 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1726249404713 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_axi_aresetn } } } { "../../../Thesis/rtl/cyMlp.v" "" { Text "C:/Thesis/rtl/cyMlp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_axi_aresetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726249404713 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726249409479 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726249409526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726249409541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726249409588 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726249409651 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726249409697 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726249412119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1726249412166 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "534 Embedded multiplier block " "Packed 534 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1726249412166 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1120 Embedded multiplier output " "Packed 1120 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1726249412166 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "521 " "Created 521 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1726249412166 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726249412166 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "136 unused 3.3V 8 128 0 " "Number of I/O pins in group: 136 (unused VREF, 3.3V VCCIO, 8 input, 128 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1726249412260 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1726249412260 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1726249412260 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726249412260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726249412260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726249412260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726249412260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726249412260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726249412260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726249412260 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1726249412260 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1726249412260 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1726249412260 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBUS\[0\] " "Node \"DBUS\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBUS\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBUS\[1\] " "Node \"DBUS\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBUS\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBUS\[2\] " "Node \"DBUS\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBUS\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBUS\[3\] " "Node \"DBUS\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBUS\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBUS\[4\] " "Node \"DBUS\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBUS\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBUS\[5\] " "Node \"DBUS\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBUS\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBUS\[6\] " "Node \"DBUS\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBUS\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DBUS\[7\] " "Node \"DBUS\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DBUS\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLONOFF " "Node \"LCD_BLONOFF\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_BLONOFF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_E " "Node \"LCD_E\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_E" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ONOFF " "Node \"LCD_ONOFF\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_ONOFF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[0\] " "Node \"Switches\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switches\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[1\] " "Node \"Switches\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switches\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[2\] " "Node \"Switches\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switches\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[3\] " "Node \"Switches\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switches\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[4\] " "Node \"Switches\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switches\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[5\] " "Node \"Switches\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switches\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[6\] " "Node \"Switches\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switches\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Switches\[7\] " "Node \"Switches\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Switches\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1726249413135 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1726249413135 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:19 " "Fitter preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726249413135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726249419734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:54 " "Fitter placement preparation operations ending: elapsed time is 00:00:54" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726249473905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726249474249 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726249713625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:59 " "Fitter placement operations ending: elapsed time is 00:03:59" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726249713625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726249720359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "34 " "Router estimated average interconnect usage is 34% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X11_Y12 X21_Y23 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/thesis/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23"} 11 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1726249755155 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726249755155 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:01 " "Fitter routing operations ending: elapsed time is 00:02:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726249842980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1726249842996 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "46.66 " "Total time spent on timing analysis during the Fitter is 46.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1726249844432 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726249844508 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "128 " "Found 128 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[0\] 0 " "Pin \"lcd_output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[1\] 0 " "Pin \"lcd_output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[2\] 0 " "Pin \"lcd_output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[3\] 0 " "Pin \"lcd_output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[4\] 0 " "Pin \"lcd_output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[5\] 0 " "Pin \"lcd_output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[6\] 0 " "Pin \"lcd_output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[7\] 0 " "Pin \"lcd_output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[8\] 0 " "Pin \"lcd_output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[9\] 0 " "Pin \"lcd_output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[10\] 0 " "Pin \"lcd_output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[11\] 0 " "Pin \"lcd_output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[12\] 0 " "Pin \"lcd_output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[13\] 0 " "Pin \"lcd_output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[14\] 0 " "Pin \"lcd_output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[15\] 0 " "Pin \"lcd_output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[16\] 0 " "Pin \"lcd_output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[17\] 0 " "Pin \"lcd_output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[18\] 0 " "Pin \"lcd_output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[19\] 0 " "Pin \"lcd_output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[20\] 0 " "Pin \"lcd_output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[21\] 0 " "Pin \"lcd_output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[22\] 0 " "Pin \"lcd_output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[23\] 0 " "Pin \"lcd_output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[24\] 0 " "Pin \"lcd_output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[25\] 0 " "Pin \"lcd_output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[26\] 0 " "Pin \"lcd_output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[27\] 0 " "Pin \"lcd_output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[28\] 0 " "Pin \"lcd_output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[29\] 0 " "Pin \"lcd_output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[30\] 0 " "Pin \"lcd_output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[31\] 0 " "Pin \"lcd_output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[32\] 0 " "Pin \"lcd_output\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[33\] 0 " "Pin \"lcd_output\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[34\] 0 " "Pin \"lcd_output\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[35\] 0 " "Pin \"lcd_output\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[36\] 0 " "Pin \"lcd_output\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[37\] 0 " "Pin \"lcd_output\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[38\] 0 " "Pin \"lcd_output\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[39\] 0 " "Pin \"lcd_output\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[40\] 0 " "Pin \"lcd_output\[40\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[41\] 0 " "Pin \"lcd_output\[41\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[42\] 0 " "Pin \"lcd_output\[42\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[43\] 0 " "Pin \"lcd_output\[43\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[44\] 0 " "Pin \"lcd_output\[44\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[45\] 0 " "Pin \"lcd_output\[45\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[46\] 0 " "Pin \"lcd_output\[46\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[47\] 0 " "Pin \"lcd_output\[47\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[48\] 0 " "Pin \"lcd_output\[48\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[49\] 0 " "Pin \"lcd_output\[49\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[50\] 0 " "Pin \"lcd_output\[50\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[51\] 0 " "Pin \"lcd_output\[51\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[52\] 0 " "Pin \"lcd_output\[52\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[53\] 0 " "Pin \"lcd_output\[53\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[54\] 0 " "Pin \"lcd_output\[54\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[55\] 0 " "Pin \"lcd_output\[55\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[56\] 0 " "Pin \"lcd_output\[56\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[57\] 0 " "Pin \"lcd_output\[57\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[58\] 0 " "Pin \"lcd_output\[58\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[59\] 0 " "Pin \"lcd_output\[59\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[60\] 0 " "Pin \"lcd_output\[60\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[61\] 0 " "Pin \"lcd_output\[61\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[62\] 0 " "Pin \"lcd_output\[62\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[63\] 0 " "Pin \"lcd_output\[63\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[64\] 0 " "Pin \"lcd_output\[64\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[65\] 0 " "Pin \"lcd_output\[65\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[66\] 0 " "Pin \"lcd_output\[66\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[67\] 0 " "Pin \"lcd_output\[67\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[68\] 0 " "Pin \"lcd_output\[68\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[69\] 0 " "Pin \"lcd_output\[69\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[70\] 0 " "Pin \"lcd_output\[70\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[71\] 0 " "Pin \"lcd_output\[71\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[72\] 0 " "Pin \"lcd_output\[72\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[73\] 0 " "Pin \"lcd_output\[73\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[74\] 0 " "Pin \"lcd_output\[74\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[75\] 0 " "Pin \"lcd_output\[75\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[76\] 0 " "Pin \"lcd_output\[76\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[77\] 0 " "Pin \"lcd_output\[77\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[78\] 0 " "Pin \"lcd_output\[78\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[79\] 0 " "Pin \"lcd_output\[79\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[80\] 0 " "Pin \"lcd_output\[80\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[81\] 0 " "Pin \"lcd_output\[81\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[82\] 0 " "Pin \"lcd_output\[82\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[83\] 0 " "Pin \"lcd_output\[83\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[84\] 0 " "Pin \"lcd_output\[84\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[85\] 0 " "Pin \"lcd_output\[85\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[86\] 0 " "Pin \"lcd_output\[86\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[87\] 0 " "Pin \"lcd_output\[87\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[88\] 0 " "Pin \"lcd_output\[88\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[89\] 0 " "Pin \"lcd_output\[89\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[90\] 0 " "Pin \"lcd_output\[90\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[91\] 0 " "Pin \"lcd_output\[91\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[92\] 0 " "Pin \"lcd_output\[92\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[93\] 0 " "Pin \"lcd_output\[93\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[94\] 0 " "Pin \"lcd_output\[94\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[95\] 0 " "Pin \"lcd_output\[95\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[96\] 0 " "Pin \"lcd_output\[96\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[97\] 0 " "Pin \"lcd_output\[97\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[98\] 0 " "Pin \"lcd_output\[98\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[99\] 0 " "Pin \"lcd_output\[99\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[100\] 0 " "Pin \"lcd_output\[100\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[101\] 0 " "Pin \"lcd_output\[101\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[102\] 0 " "Pin \"lcd_output\[102\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[103\] 0 " "Pin \"lcd_output\[103\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[104\] 0 " "Pin \"lcd_output\[104\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[105\] 0 " "Pin \"lcd_output\[105\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[106\] 0 " "Pin \"lcd_output\[106\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[107\] 0 " "Pin \"lcd_output\[107\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[108\] 0 " "Pin \"lcd_output\[108\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[109\] 0 " "Pin \"lcd_output\[109\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[110\] 0 " "Pin \"lcd_output\[110\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[111\] 0 " "Pin \"lcd_output\[111\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[112\] 0 " "Pin \"lcd_output\[112\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[113\] 0 " "Pin \"lcd_output\[113\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[114\] 0 " "Pin \"lcd_output\[114\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[115\] 0 " "Pin \"lcd_output\[115\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[116\] 0 " "Pin \"lcd_output\[116\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[117\] 0 " "Pin \"lcd_output\[117\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[118\] 0 " "Pin \"lcd_output\[118\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[119\] 0 " "Pin \"lcd_output\[119\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[120\] 0 " "Pin \"lcd_output\[120\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[121\] 0 " "Pin \"lcd_output\[121\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[122\] 0 " "Pin \"lcd_output\[122\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[123\] 0 " "Pin \"lcd_output\[123\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[124\] 0 " "Pin \"lcd_output\[124\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[125\] 0 " "Pin \"lcd_output\[125\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[126\] 0 " "Pin \"lcd_output\[126\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_output\[127\] 0 " "Pin \"lcd_output\[127\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1726249845632 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1726249845632 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726249855130 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726249857818 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726249868501 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726249870440 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1726249871065 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1726249871737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/thesis/output_files/cyMlp.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/thesis/output_files/cyMlp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726249875323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5265 " "Peak virtual memory: 5265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726249884595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 20:51:24 2024 " "Processing ended: Fri Sep 13 20:51:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726249884595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:18 " "Elapsed time: 00:08:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726249884595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:13 " "Total CPU time (on all processors): 00:08:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726249884595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726249884595 ""}
