#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000014c0cafec40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014c0cafedd0 .scope module, "tb" "tb" 3 78;
 .timescale -12 -12;
L_0000014c0cb001d0 .functor NOT 1, L_0000014c0cb56140, C4<0>, C4<0>, C4<0>;
L_0000014c0cb002b0 .functor XOR 1, L_0000014c0cb57900, L_0000014c0cb56be0, C4<0>, C4<0>;
L_0000014c0cb00320 .functor XOR 1, L_0000014c0cb002b0, L_0000014c0cb56820, C4<0>, C4<0>;
v0000014c0cacccc0_0 .net *"_ivl_10", 0 0, L_0000014c0cb56820;  1 drivers
v0000014c0cacc2c0_0 .net *"_ivl_12", 0 0, L_0000014c0cb00320;  1 drivers
v0000014c0cacc040_0 .net *"_ivl_2", 0 0, L_0000014c0cb566e0;  1 drivers
v0000014c0cacc180_0 .net *"_ivl_4", 0 0, L_0000014c0cb57900;  1 drivers
v0000014c0cacc220_0 .net *"_ivl_6", 0 0, L_0000014c0cb56be0;  1 drivers
v0000014c0cacc360_0 .net *"_ivl_8", 0 0, L_0000014c0cb002b0;  1 drivers
v0000014c0cacc400_0 .net "areset", 0 0, L_0000014c0cb00550;  1 drivers
v0000014c0cacc4a0_0 .var "clk", 0 0;
v0000014c0cacc680_0 .var/2u "stats1", 159 0;
v0000014c0cb56960_0 .var/2u "strobe", 0 0;
v0000014c0cb57180_0 .net "tb_match", 0 0, L_0000014c0cb56140;  1 drivers
v0000014c0cb56320_0 .net "tb_mismatch", 0 0, L_0000014c0cb001d0;  1 drivers
v0000014c0cb561e0_0 .net "wavedrom_enable", 0 0, v0000014c0caf8110_0;  1 drivers
v0000014c0cb57860_0 .net "wavedrom_title", 511 0, v0000014c0caf72b0_0;  1 drivers
v0000014c0cb563c0_0 .net "x", 0 0, v0000014c0caf7710_0;  1 drivers
v0000014c0cb570e0_0 .net "z_dut", 0 0, L_0000014c0cb56640;  1 drivers
v0000014c0cb56f00_0 .net "z_ref", 0 0, L_0000014c0cb00160;  1 drivers
L_0000014c0cb566e0 .concat [ 1 0 0 0], L_0000014c0cb00160;
L_0000014c0cb57900 .concat [ 1 0 0 0], L_0000014c0cb00160;
L_0000014c0cb56be0 .concat [ 1 0 0 0], L_0000014c0cb56640;
L_0000014c0cb56820 .concat [ 1 0 0 0], L_0000014c0cb00160;
L_0000014c0cb56140 .cmp/eeq 1, L_0000014c0cb566e0, L_0000014c0cb00320;
S_0000014c0cae4090 .scope module, "good1" "RefModule" 3 119, 4 2 0, S_0000014c0cafedd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0000014c0cae2180 .param/l "A" 0 4 9, +C4<00000000000000000000000000000000>;
P_0000014c0cae21b8 .param/l "B" 0 4 9, +C4<00000000000000000000000000000001>;
L_0000014c0cb005c0 .functor AND 1, L_0000014c0cb560a0, L_0000014c0cb574a0, C4<1>, C4<1>;
L_0000014c0cb00630 .functor AND 1, L_0000014c0cb57540, L_0000014c0cb572c0, C4<1>, C4<1>;
L_0000014c0cb00160 .functor OR 1, L_0000014c0cb005c0, L_0000014c0cb00630, C4<0>, C4<0>;
v0000014c0caf8b10_0 .net *"_ivl_0", 31 0, L_0000014c0cb56000;  1 drivers
L_0000014c0ced0118 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c0caf8930_0 .net *"_ivl_11", 30 0, L_0000014c0ced0118;  1 drivers
L_0000014c0ced0160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014c0caf8430_0 .net/2u *"_ivl_12", 31 0, L_0000014c0ced0160;  1 drivers
v0000014c0caf8570_0 .net *"_ivl_14", 0 0, L_0000014c0cb574a0;  1 drivers
v0000014c0caf8c50_0 .net *"_ivl_17", 0 0, L_0000014c0cb005c0;  1 drivers
v0000014c0caf89d0_0 .net *"_ivl_18", 31 0, L_0000014c0cb55f60;  1 drivers
L_0000014c0ced01a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c0caf8a70_0 .net *"_ivl_21", 30 0, L_0000014c0ced01a8;  1 drivers
L_0000014c0ced01f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014c0caf8610_0 .net/2u *"_ivl_22", 31 0, L_0000014c0ced01f0;  1 drivers
v0000014c0caf8070_0 .net *"_ivl_24", 0 0, L_0000014c0cb57540;  1 drivers
v0000014c0caf7d50_0 .net *"_ivl_26", 31 0, L_0000014c0cb56780;  1 drivers
L_0000014c0ced0238 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c0caf8cf0_0 .net *"_ivl_29", 30 0, L_0000014c0ced0238;  1 drivers
L_0000014c0ced0088 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c0caf7e90_0 .net *"_ivl_3", 30 0, L_0000014c0ced0088;  1 drivers
L_0000014c0ced0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c0caf7df0_0 .net/2u *"_ivl_30", 31 0, L_0000014c0ced0280;  1 drivers
v0000014c0caf86b0_0 .net *"_ivl_32", 0 0, L_0000014c0cb572c0;  1 drivers
v0000014c0caf7a30_0 .net *"_ivl_35", 0 0, L_0000014c0cb00630;  1 drivers
L_0000014c0ced00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014c0caf7530_0 .net/2u *"_ivl_4", 31 0, L_0000014c0ced00d0;  1 drivers
v0000014c0caf7fd0_0 .net *"_ivl_6", 0 0, L_0000014c0cb560a0;  1 drivers
v0000014c0caf81b0_0 .net *"_ivl_8", 31 0, L_0000014c0cb57220;  1 drivers
v0000014c0caf8d90_0 .net "areset", 0 0, L_0000014c0cb00550;  alias, 1 drivers
v0000014c0caf8e30_0 .net "clk", 0 0, v0000014c0cacc4a0_0;  1 drivers
v0000014c0caf8ed0_0 .var "state", 0 0;
v0000014c0caf8890_0 .net "x", 0 0, v0000014c0caf7710_0;  alias, 1 drivers
v0000014c0caf7350_0 .net "z", 0 0, L_0000014c0cb00160;  alias, 1 drivers
E_0000014c0cacff20 .event posedge, v0000014c0caf8d90_0, v0000014c0caf8e30_0;
L_0000014c0cb56000 .concat [ 1 31 0 0], v0000014c0caf8ed0_0, L_0000014c0ced0088;
L_0000014c0cb560a0 .cmp/eq 32, L_0000014c0cb56000, L_0000014c0ced00d0;
L_0000014c0cb57220 .concat [ 1 31 0 0], v0000014c0caf7710_0, L_0000014c0ced0118;
L_0000014c0cb574a0 .cmp/eq 32, L_0000014c0cb57220, L_0000014c0ced0160;
L_0000014c0cb55f60 .concat [ 1 31 0 0], v0000014c0caf8ed0_0, L_0000014c0ced01a8;
L_0000014c0cb57540 .cmp/eq 32, L_0000014c0cb55f60, L_0000014c0ced01f0;
L_0000014c0cb56780 .concat [ 1 31 0 0], v0000014c0caf7710_0, L_0000014c0ced0238;
L_0000014c0cb572c0 .cmp/eq 32, L_0000014c0cb56780, L_0000014c0ced0280;
S_0000014c0cae4220 .scope module, "stim1" "stimulus_gen" 3 114, 3 6 0, S_0000014c0cafedd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0000014c0cb00550 .functor BUFZ 1, v0000014c0caf7210_0, C4<0>, C4<0>, C4<0>;
v0000014c0caf7170_0 .net "areset", 0 0, L_0000014c0cb00550;  alias, 1 drivers
v0000014c0caf82f0_0 .net "clk", 0 0, v0000014c0cacc4a0_0;  alias, 1 drivers
v0000014c0caf7210_0 .var "reset", 0 0;
v0000014c0caf7670_0 .net "tb_match", 0 0, L_0000014c0cb56140;  alias, 1 drivers
v0000014c0caf8110_0 .var "wavedrom_enable", 0 0;
v0000014c0caf72b0_0 .var "wavedrom_title", 511 0;
v0000014c0caf7710_0 .var "x", 0 0;
E_0000014c0cacfb20/0 .event negedge, v0000014c0caf8e30_0;
E_0000014c0cacfb20/1 .event posedge, v0000014c0caf8e30_0;
E_0000014c0cacfb20 .event/or E_0000014c0cacfb20/0, E_0000014c0cacfb20/1;
S_0000014c0cae43b0 .scope task, "reset_test" "reset_test" 3 29, 3 29 0, S_0000014c0cae4220;
 .timescale -12 -12;
v0000014c0caf8750_0 .var/2u "arfail", 0 0;
v0000014c0caf73f0_0 .var "async", 0 0;
v0000014c0caf7030_0 .var/2u "datafail", 0 0;
v0000014c0caf7850_0 .var/2u "srfail", 0 0;
E_0000014c0cacfce0 .event posedge, v0000014c0caf8e30_0;
E_0000014c0cace520 .event negedge, v0000014c0caf8e30_0;
TD_tb.stim1.reset_test ;
    %wait E_0000014c0cacfce0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014c0cacfce0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0000014c0cace520;
    %load/vec4 v0000014c0caf7670_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000014c0caf7030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %load/vec4 v0000014c0caf7670_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000014c0caf8750_0, 0, 1;
    %wait E_0000014c0cacfce0;
    %load/vec4 v0000014c0caf7670_0;
    %nor/r;
    %cast2;
    %store/vec4 v0000014c0caf7850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %load/vec4 v0000014c0caf7850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 43 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000014c0caf8750_0;
    %load/vec4 v0000014c0caf73f0_0;
    %load/vec4 v0000014c0caf7030_0;
    %nor/r;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000014c0caf73f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %vpi_call/w 3 45 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0000014c0caa2f30 .scope task, "wavedrom_start" "wavedrom_start" 3 21, 3 21 0, S_0000014c0cae4220;
 .timescale -12 -12;
v0000014c0caf70d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000014c0caa30c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 24, 3 24 0, S_0000014c0cae4220;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000014c0caa3250 .scope module, "top_module1" "TopModule" 3 125, 5 3 0, S_0000014c0cafedd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_0000014c0cb00240 .functor NOT 1, v0000014c0caf7710_0, C4<0>, C4<0>, C4<0>;
v0000014c0caf7c10_0 .net *"_ivl_0", 0 0, L_0000014c0cb00240;  1 drivers
o0000014c0cb03948 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000014c0caf77b0_0 name=_ivl_2
v0000014c0caf78f0_0 .net *"_ivl_4", 0 0, L_0000014c0cb57ae0;  1 drivers
v0000014c0caf7990_0 .net "areset", 0 0, L_0000014c0cb00550;  alias, 1 drivers
v0000014c0caf7ad0_0 .net "clk", 0 0, v0000014c0cacc4a0_0;  alias, 1 drivers
v0000014c0caf7b70_0 .var "state_A", 0 0;
v0000014c0caccc20_0 .var "state_B", 0 0;
v0000014c0cacc9a0_0 .net "x", 0 0, v0000014c0caf7710_0;  alias, 1 drivers
v0000014c0caccb80_0 .net "z", 0 0, L_0000014c0cb56640;  alias, 1 drivers
E_0000014c0cacf520/0 .event negedge, v0000014c0caf8d90_0;
E_0000014c0cacf520/1 .event posedge, v0000014c0caf8e30_0;
E_0000014c0cacf520 .event/or E_0000014c0cacf520/0, E_0000014c0cacf520/1;
L_0000014c0cb57ae0 .functor MUXZ 1, o0000014c0cb03948, v0000014c0caf7710_0, v0000014c0caccc20_0, C4<>;
L_0000014c0cb56640 .functor MUXZ 1, L_0000014c0cb57ae0, L_0000014c0cb00240, v0000014c0caf7b70_0, C4<>;
S_0000014c0cb55a60 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 133, 3 133 0, S_0000014c0cafedd0;
 .timescale -12 -12;
E_0000014c0cae3790 .event edge, v0000014c0cb56960_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000014c0cb56960_0;
    %nor/r;
    %assign/vec4 v0000014c0cb56960_0, 0;
    %wait E_0000014c0cae3790;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0000014c0cae4220;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014c0caf73f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0000014c0cae43b0;
    %join;
    %wait E_0000014c0cace520;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cacfce0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %wait E_0000014c0cace520;
    %fork TD_tb.stim1.wavedrom_stop, S_0000014c0caa30c0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014c0cacfb20;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000014c0caf7710_0, 0;
    %assign/vec4 v0000014c0caf7210_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000014c0cae4090;
T_5 ;
    %wait E_0000014c0cacff20;
    %load/vec4 v0000014c0caf8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf8ed0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000014c0caf8ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000014c0caf8890_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0000014c0caf8ed0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c0caf8ed0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000014c0caa3250;
T_6 ;
    %wait E_0000014c0cacf520;
    %load/vec4 v0000014c0caf7990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf7b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caccc20_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000014c0caf7b70_0;
    %load/vec4 v0000014c0cacc9a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c0caf7b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caccc20_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000014c0caf7b70_0;
    %load/vec4 v0000014c0cacc9a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c0caf7b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c0caccc20_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0000014c0caf7b70_0;
    %nor/r;
    %load/vec4 v0000014c0cacc9a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf7b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caccc20_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000014c0caf7b70_0;
    %nor/r;
    %load/vec4 v0000014c0cacc9a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014c0caf7b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014c0caccc20_0, 0;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000014c0cafedd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c0cacc4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014c0cb56960_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000014c0cafedd0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0000014c0cacc4a0_0;
    %inv;
    %store/vec4 v0000014c0cacc4a0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0000014c0cafedd0;
T_9 ;
    %vpi_call/w 3 106 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 107 "$dumpvars", 32'sb00000000000000000000000000000001, v0000014c0caf82f0_0, v0000014c0cb56320_0, v0000014c0cacc4a0_0, v0000014c0cacc400_0, v0000014c0cb563c0_0, v0000014c0cb56f00_0, v0000014c0cb570e0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000014c0cafedd0;
T_10 ;
    %load/vec4 v0000014c0cacc680_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 142 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v0000014c0cacc680_0, 64, 32>, &PV<v0000014c0cacc680_0, 32, 32> {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 145 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000014c0cacc680_0, 128, 32>, &PV<v0000014c0cacc680_0, 0, 32> {0 0 0};
    %vpi_call/w 3 146 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 147 "$display", "Mismatches: %1d in %1d samples", &PV<v0000014c0cacc680_0, 128, 32>, &PV<v0000014c0cacc680_0, 0, 32> {0 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0000014c0cafedd0;
T_11 ;
    %wait E_0000014c0cacfb20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000014c0cacc680_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014c0cacc680_0, 4, 32;
    %load/vec4 v0000014c0cb57180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000014c0cacc680_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014c0cacc680_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000014c0cacc680_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014c0cacc680_0, 4, 32;
T_11.0 ;
    %load/vec4 v0000014c0cb56f00_0;
    %load/vec4 v0000014c0cb56f00_0;
    %load/vec4 v0000014c0cb570e0_0;
    %xor;
    %load/vec4 v0000014c0cb56f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0000014c0cacc680_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014c0cacc680_0, 4, 32;
T_11.6 ;
    %load/vec4 v0000014c0cacc680_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014c0cacc680_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000014c0cafedd0;
T_12 ;
    %delay 1000000, 0;
    %vpi_call/w 3 170 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 171 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob088_ece241_2014_q5b_test.sv";
    "dataset_code-complete-iccad2023/Prob088_ece241_2014_q5b_ref.sv";
    "results/mistral_7b_0shot_temp0.0/Prob088_ece241_2014_q5b/Prob088_ece241_2014_q5b_sample01.sv";
