[02/10 19:45:42      0s] 
[02/10 19:45:42      0s] Cadence Innovus(TM) Implementation System.
[02/10 19:45:42      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/10 19:45:42      0s] 
[02/10 19:45:42      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[02/10 19:45:42      0s] Options:	-stylus 
[02/10 19:45:42      0s] Date:		Mon Feb 10 19:45:42 2025
[02/10 19:45:42      0s] Host:		ip-10-70-166-58.il-central-1.compute.internal (x86_64 w/Linux 4.14.355-275.570.amzn2.x86_64) (1core*2cpus*Intel(R) Xeon(R) Platinum 8375C CPU @ 2.90GHz 55296KB)
[02/10 19:45:42      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[02/10 19:45:42      0s] 
[02/10 19:45:42      0s] License:
[02/10 19:45:42      0s] 		[19:45:42.019913] Configured Lic search path (21.01-s002): 5280@ip-10-70-133-150.il-central-1.compute.internal
[02/10 19:45:42      0s] 
[02/10 19:45:42      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[02/10 19:45:42      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/10 19:45:55      8s] 
[02/10 19:45:55      8s] 
[02/10 19:46:02     13s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[02/10 19:46:07     15s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[02/10 19:46:07     15s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[02/10 19:46:07     15s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[02/10 19:46:07     15s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[02/10 19:46:07     15s] @(#)CDS: CPE v21.15-s076
[02/10 19:46:07     15s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[02/10 19:46:07     15s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[02/10 19:46:07     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[02/10 19:46:07     15s] @(#)CDS: RCDB 11.15.0
[02/10 19:46:07     15s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[02/10 19:46:07     15s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[02/10 19:46:07     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26761_ip-10-70-166-58.il-central-1.compute.internal_saridav_lCTDhQ.

[02/10 19:46:07     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_26761_ip-10-70-166-58.il-central-1.compute.internal_saridav_lCTDhQ.
[02/10 19:46:07     15s] 
[02/10 19:46:07     15s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[02/10 19:46:09     16s] [INFO] Loading PVS 23.11 fill procedures
[02/10 19:46:12     17s] 
[02/10 19:46:12     17s] **INFO:  MMMC transition support version v31-84 
[02/10 19:46:12     17s] 
[02/10 19:46:15     20s] @innovus 1> set design(TOPLEVEL) "lp_riscv_top"
lp_riscv_top
set runtype "pnr"
[02/10 19:46:21     21s] @innovus 2> set runtype "pnr"
[02/10 19:46:21     21s] pnr
[02/10 19:46:21     21s] @innovus 3> set debug_file "debug.txt"
set debug_file "debug.txt"
[02/10 19:46:21     21s] debug.txt
[02/10 19:46:21     21s] @innovus 4>
 
[02/10 19:46:21     21s] @innovus 4> # Load general procedures
# Load general procedures
[02/10 19:46:21     21s] @innovus 5> source ../scripts/procedures.tcl -quiet
source ../scripts/procedures.tcl -quiet
[02/10 19:46:21     21s] @innovus 6> 

[02/10 19:46:21     21s] @innovus 6> ###############################################
###############################################
[02/10 19:46:21     21s] @innovus 7> # Starting Stage - Load defines and technology
# Starting Stage - Load defines and technology
[02/10 19:46:21     21s] @innovus 8> ###############################################
###############################################
[02/10 19:46:21     21s] @innovus 9> enics_start_stage "start"
enics_start_stage "start"
[02/10 19:46:21     21s] *****************************************
[02/10 19:46:21     21s] *****************************************
[02/10 19:46:21     21s] **   ENICSINFO: Starting stage start   **
[02/10 19:46:21     21s] *****************************************
[02/10 19:46:21     21s] *****************************************
[02/10 19:46:21     21s] ENICSINFO: Current time is: 10/02/2025 19:46
[02/10 19:46:21     21s] ENICSINFO: This session is running on Hostname : ip-10-70-166-58.il-central-1.compute.internal
[02/10 19:46:21     21s] ENICSINFO: The log file is innovus.log11 and the command file is innovus.cmd11
[02/10 19:46:21     21s] ENICSINFO: ----------------------------------
[02/10 19:46:21     21s] @innovus 10> 

[02/10 19:46:21     21s] @innovus 10> 

[02/10 19:46:21     21s] @innovus 10> # Load the specific definitions for this project
# Load the specific definitions for this project
[02/10 19:46:21     21s] @innovus 11> source ../inputs/$design(TOPLEVEL).defines -quiet
source ../inputs/$design(TOPLEVEL).defines -quiet
[02/10 19:46:21     21s] @innovus 12> 

[02/10 19:46:21     21s] @innovus 12> 

[02/10 19:46:21     21s] @innovus 12> 

[02/10 19:46:21     21s] @innovus 12> # Load the library paths and definitions for this technology
# Load the library paths and definitions for this technology
[02/10 19:46:21     21s] @innovus 13> source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$TECHNOLOGY.tcl -quiet
[02/10 19:46:21     21s] ##  Process: 65            (User Set)               
[02/10 19:46:21     21s] ##     Node: (not set)                           
[02/10 19:46:21     21s] 
[02/10 19:46:21     21s] ##  Check design process and node:  
[02/10 19:46:21     21s] ##  Design tech node is not set.
[02/10 19:46:21     21s] 
[02/10 19:46:21     21s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[02/10 19:46:21     21s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/10 19:46:21     21s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/10 19:46:21     21s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[02/10 19:46:21     21s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[02/10 19:46:21     21s] @innovus 14> source $design(librarisource $design(libraries_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
es_dir)/libraries.$SC_TECHNOLOGY.tcl -quiet
source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
[02/10 19:46:21     21s] @innovus 15> source $design(libraries_dir)/libraries.$SRAM_TECHNOLOGY.tcl -quiet
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
}
[02/10 19:46:21     21s] @innovus 16> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/10 19:46:21     21s] +     source $design(libraries_dir)/libraries.$IO_TECHNOLOGY.tcl -quiet
[02/10 19:46:21     21s] + }
set_library_unit -time 1ns -cap 1pf
[02/10 19:46:21     21s] @innovus 17> set_library_unit -time 1ns -cap 1pf
[02/10 19:46:21     21s] @innovus 18> 

[02/10 19:46:21     21s] @innovus 18> #############################################
#############################################
[02/10 19:46:21     21s] @innovus 19> #       Print values to debug file
#       Print values to debug file
[02/10 19:46:21     21s] @innovus 20> #############################################
#############################################
[02/10 19:46:21     21s] @innovus 21> set var_list {runtype}
set var_list {runtype}
[02/10 19:46:21     21s] runtype
[02/10 19:46:21     21s] @innovus 22> set dic_list {paths tech tech_files design}
set dic_list {paths tech tech_files design}
[02/10 19:46:21     21s] paths tech tech_files design
[02/10 19:46:21     21s] @innovus 23> enics_print_debug_data w $debug_file "after everything was loaded" $var_list $enics_print_debug_data w $debug_file "after everything was loaded" $var_list $dic_list
 [1Gdic_list
[02/10 19:46:21     21s] @innovus 24> 

[02/10 19:46:21     21s] @innovus 24> 

[02/10 19:46:21     21s] @innovus 24> ############################################
############################################
[02/10 19:46:21     21s] @innovus 25> # Init Design
# Init Design
[02/10 19:46:21     21s] @innovus 26> ############################################
############################################
[02/10 19:46:21     21s] @innovus 27> enable_metrics -on
enable_metrics -on
[02/10 19:46:21     21s] @innovus 28> enics_start_stage "init_design"
enics_start_stage "init_design"
[02/10 19:46:21     21s] ***********************************************
[02/10 19:46:21     21s] ***********************************************
[02/10 19:46:21     21s] **   ENICSINFO: Starting stage init_design   **
[02/10 19:46:21     21s] ***********************************************
[02/10 19:46:21     21s] ***********************************************
[02/10 19:46:21     21s] ENICSINFO: Current time is: 10/02/2025 19:46
[02/10 19:46:21     21s] ENICSINFO: ----------------------------------
[02/10 19:46:21     21s] @innovus 29> 

[02/10 19:46:21     21s] @innovus 29> # Glo# Global Nets
bal Nets
[02/10 19:46:21     21s] @innovus 30> set_db init_ground_nets $design(all_ground_nets)
set_db init_ground_nets $design(all_ground_nets)
[02/10 19:46:21     21s] 1 gnd
[02/10 19:46:21     21s] @innovus 31> set_db init_power_nets $design(all_power_nets)
set_db init_power_nets $design(all_power_nets)
[02/10 19:46:21     21s] 1 {vdd vddio}
[02/10 19:46:21     21s] @innovus 32> 

[02/10 19:46:21     21s] @innovus 32> # MMMC
# MMMC
[02/10 19:46:21     21s] @innovus 33> enics_message "Suppressing the following messages that are reported due to the [1G LIB definitions:" 
enics_message "Suppressing the following messages that are reported due to the LIB definitions:" 
[02/10 19:46:21     21s] ENICSINFO: Suppressing the following messages that are reported due to the LIB definitions:
[02/10 19:46:21     21s] @innovus 34> enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LIB_SUPPRESS_MESSAGES_INNOVUS)"
[02/10 19:46:21     21s] ENICSINFO: TECHLIB-436 TECHLIB-1318 TECHLIB-302 IMPCTE-337 IMPTS-282
[02/10 19:46:21     21s] @innovus 35> set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LIB_SUPPRESS_MESSAGES_INNOVUS) 
[02/10 19:46:21     21s] @innovus 36> enics_message "Reading MMMC File" medium
enics_message "Reading MMMC File" medium
[02/10 19:46:21     21s] 
read_mmmc $design(mmmc_view_file) 
[02/10 19:46:21     21s] ENICSINFO: Reading MMMC File
[02/10 19:46:21     21s] ----------------------------
[02/10 19:46:21     21s] @innovus 37> read_mmmc $design(mmmc_view_file) 
[02/10 19:46:21     21s] #@ Begin verbose source (pre): 
[02/10 19:46:21     21s] @file 1: #  Version:1.0 MMMC View Definition File
[02/10 19:46:21     21s] @file 2: # Do Not Remove Above Line
[02/10 19:46:21     21s] @file 3:
[02/10 19:46:21     21s] @file 4: ############# MMMC Hierarchy ########################################################################################
[02/10 19:46:21     21s] @file 5: #                                                                                                                   #
[02/10 19:46:21     21s] @file 6: #   Setup Analysis View |                   |--> Constraint Corner --> SDC File                                     #
[02/10 19:46:21     21s] @file 7: #                       |--> Analysis View  |                                                                       #
[02/10 19:46:21     21s] @file 8: #    Hold Analysis View |                   |                 |--> Timing Condition --> Library Set --> LIB File    #
[02/10 19:46:21     21s] @file 9: #                                           |--> Delay Corner |                                                     #
[02/10 19:46:21     21s] @file 10: #                                                             |--> RC Corner --> QRCTech File                       #
[02/10 19:46:21     21s] @file 11: #####################################################################################################################
[02/10 19:46:21     21s] @file 12:
[02/10 19:46:21     21s] @file 13: # Constraint Modes #
[02/10 19:46:21     21s] @file 14: # ---------------- #
[02/10 19:46:21     21s] @@file 15: create_constraint_mode \
[02/10 19:46:21     21s] 	-name functional_mode \
[02/10 19:46:21     21s] 	-sdc_files $design(functional_sdc)
[02/10 19:46:21     21s] @file 18:
[02/10 19:46:21     21s] @file 19: # RC Corners #
[02/10 19:46:21     21s] @file 20: # ---------- #
[02/10 19:46:21     21s] @file 21: if {$runtype=="synthesis"} {...
[02/10 19:46:21     21s] @file 24: } else {
[02/10 19:46:21     21s] @@file 25: set_message -suppress -id ENCEXT-6202 ;
[02/10 19:46:21     21s] @file 25: # In addition to the technology file, capacitance table file is specified for all RC corners.
[02/10 19:46:21     21s] @file 26: }
[02/10 19:46:21     21s] @file 27:
[02/10 19:46:21     21s] @@file 28: create_rc_corner \
[02/10 19:46:21     21s] 	-name bc_rc_corner \
[02/10 19:46:21     21s] 	-temperature $tech(TEMPERATURE_BC) \
[02/10 19:46:21     21s]     -qrc_tech $tech_files(QRCTECH_FILE_BC)
[02/10 19:46:21     21s] @file 32: #	-cap_table $tech_files(CAPTABLE_BC) \
[02/10 19:46:21     21s] @file 33:
[02/10 19:46:21     21s] @@file 34: create_rc_corner \
[02/10 19:46:21     21s] 	-name tc_rc_corner \
[02/10 19:46:21     21s] 	-temperature $tech(TEMPERATURE_TC) \
[02/10 19:46:21     21s] 	-qrc_tech $tech_files(QRCTECH_FILE_TC)
[02/10 19:46:21     21s] @file 38: #	-cap_table $tech_files(CAPTABLE_TC) \
[02/10 19:46:21     21s] @file 39:
[02/10 19:46:21     21s] @@file 40: create_rc_corner \
[02/10 19:46:21     21s] 	-name wc_rc_corner \
[02/10 19:46:21     21s] 	-temperature $tech(TEMPERATURE_WC) \
[02/10 19:46:21     21s]     -qrc_tech $tech_files(QRCTECH_FILE_WC)
[02/10 19:46:21     21s] @file 44: #	-cap_table $tech_files(CAPTABLE_WC) \
[02/10 19:46:21     21s] @file 45:
[02/10 19:46:21     21s] @file 46: # Library Sets #
[02/10 19:46:21     21s] @file 47: # ------------ #
[02/10 19:46:21     21s] @@file 48: create_library_set \
[02/10 19:46:21     21s] 	-name bc_libset \
[02/10 19:46:21     21s] 	-timing $tech_files(ALL_BC_LIBS)  
[02/10 19:46:21     21s] @file 51: # -aocv $tech_files(ALL_BC_AOCV_LIBS)
[02/10 19:46:21     21s] @file 52:
[02/10 19:46:21     21s] @@file 53: create_library_set \
[02/10 19:46:21     21s] 	-name tc_libset \
[02/10 19:46:21     21s] 	-timing $tech_files(ALL_TC_LIBS)  
[02/10 19:46:21     21s] @file 56: # -aocv $tech_files(ALL_TC_AOCV_LIBS)
[02/10 19:46:21     21s] @file 57:     
[02/10 19:46:21     21s] @@file 58: create_library_set \
[02/10 19:46:21     21s] 	-name wc_libset \
[02/10 19:46:21     21s] 	-timing $tech_files(ALL_WC_LIBS)  
[02/10 19:46:21     21s] @file 61: # -aocv $tech_files(ALL_WC_AOCV_LIBS)
[02/10 19:46:21     21s] @file 62:
[02/10 19:46:21     21s] @file 63: # Timing Conditions #
[02/10 19:46:21     21s] @file 64: # ----------------- #
[02/10 19:46:21     21s] @@file 65: create_timing_condition \
[02/10 19:46:21     21s]    -name         bc_timing_condition \
[02/10 19:46:21     21s]    -library_sets bc_libset
[02/10 19:46:21     21s] @file 68:
[02/10 19:46:21     21s] @@file 69: create_timing_condition \
[02/10 19:46:21     21s]    -name         tc_timing_condition \
[02/10 19:46:21     21s]    -library_sets tc_libset
[02/10 19:46:21     21s] @file 72:
[02/10 19:46:21     21s] @@file 73: create_timing_condition \
[02/10 19:46:21     21s]    -name         wc_timing_condition \
[02/10 19:46:21     21s]    -library_sets wc_libset
[02/10 19:46:21     21s] @file 76:
[02/10 19:46:21     21s] @file 77: # Delay Corners #
[02/10 19:46:21     21s] @file 78: # ------------- #
[02/10 19:46:21     21s] @@file 79: create_delay_corner \
[02/10 19:46:21     21s] 	-name bc_dly_corner \
[02/10 19:46:21     21s] 	-timing_condition bc_timing_condition \
[02/10 19:46:21     21s] 	-rc_corner bc_rc_corner
[02/10 19:46:21     21s] @file 83:
[02/10 19:46:21     21s] @@file 84: create_delay_corner \
[02/10 19:46:21     21s] 	-name tc_dly_corner \
[02/10 19:46:21     21s] 	-timing_condition tc_timing_condition \
[02/10 19:46:21     21s] 	-rc_corner tc_rc_corner
[02/10 19:46:21     21s] @file 88:
[02/10 19:46:21     21s] @@file 89: create_delay_corner \
[02/10 19:46:21     21s] 	-name wc_dly_corner \
[02/10 19:46:21     21s] 	-timing_condition wc_timing_condition \
[02/10 19:46:21     21s] 	-rc_corner wc_rc_corner
[02/10 19:46:21     21s] @file 93:
[02/10 19:46:21     21s] @file 94: # Analysis Views #
[02/10 19:46:21     21s] @file 95: # -------------- #
[02/10 19:46:21     21s] @@file 96: create_analysis_view \
[02/10 19:46:21     21s] 	-name bc_analysis_view \
[02/10 19:46:21     21s] 	-constraint_mode functional_mode \
[02/10 19:46:21     21s] 	-delay_corner bc_dly_corner
[02/10 19:46:21     21s] @file 100:
[02/10 19:46:21     21s] @@file 101: create_analysis_view \
[02/10 19:46:21     21s]     -name tc_analysis_view \
[02/10 19:46:21     21s] 	-constraint_mode functional_mode \
[02/10 19:46:21     21s] 	-delay_corner tc_dly_corner
[02/10 19:46:21     21s] @file 105:
[02/10 19:46:21     21s] @@file 106: create_analysis_view \
[02/10 19:46:21     21s] 	-name wc_analysis_view \
[02/10 19:46:21     21s] 	-constraint_mode functional_mode \
[02/10 19:46:21     21s] 	-delay_corner wc_dly_corner
[02/10 19:46:21     21s] @file 110:
[02/10 19:46:21     21s] @file 111: # Selected Analysis Views #
[02/10 19:46:21     21s] @file 112: # ----------------------- #
[02/10 19:46:21     21s] @@file 113: set_analysis_view \
[02/10 19:46:21     21s] 	-setup $design(selected_setup_analysis_views) \
[02/10 19:46:21     21s] 	-hold  $design(selected_hold_analysis_views)
[02/10 19:46:21     21s] @file 116: # -leakage $design(selected_leakage_analysis_views)
[02/10 19:46:21     21s] @file 117:     # -dynamic $design(selected_dynamic_power_analysis_views)
[02/10 19:46:21     21s] @file 118:
[02/10 19:46:21     21s] @file 119:
[02/10 19:46:21     21s] #@ End verbose source: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/lp_riscv_top.mmmc
[02/10 19:46:21     21s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[02/10 19:46:23     23s] Read 949 cells in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[02/10 19:46:23     23s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib' ...
[02/10 19:46:24     24s] Read 949 cells in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c' 
[02/10 19:46:24     24s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib' ...
[02/10 19:46:26     26s] Read 949 cells in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c' 
[02/10 19:46:26     26s] Reading wc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_32768X32/M32/sp_hde_32768_m32_ss_1p08v_1p08v_125c.lib' ...
[02/10 19:46:26     26s] Read 1 cells in library 'USERLIB_ss_1p08v_1p08v_125c' 
[02/10 19:46:26     26s] Reading wc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib' ...
[02/10 19:46:26     26s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_ss_1p08v_1p08v_125c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ss_1p08v_1p08v_125c.lib)
[02/10 19:46:26     26s] Read 1 cells in library 'USERLIB_ss_1p08v_1p08v_125c' 
[02/10 19:46:26     26s] Reading wc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3wc.lib' ...
[02/10 19:46:26     26s] Read 47 cells in library 'tpdn65lpnv2od3wc' 
[02/10 19:46:26     26s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[02/10 19:46:28     28s] Read 949 cells in library 'sc9_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[02/10 19:46:28     28s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c.lib' ...
[02/10 19:46:30     30s] Read 949 cells in library 'sc9_cln65lp_base_lvt_ff_typical_min_1p32v_m40c' 
[02/10 19:46:30     30s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c.lib' ...
[02/10 19:46:32     32s] Read 949 cells in library 'sc9_cln65lp_base_hvt_ff_typical_min_1p32v_m40c' 
[02/10 19:46:32     32s] Reading bc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_32768X32/M32/sp_hde_32768_m32_ff_1p32v_1p32v_m40c.lib' ...
[02/10 19:46:32     32s] Read 1 cells in library 'USERLIB_ff_1p32v_1p32v_m40c' 
[02/10 19:46:32     32s] Reading bc_libset timing library '/project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ff_1p32v_1p32v_m40c.lib' ...
[02/10 19:46:33     32s] **WARN: (TECHLIB-459):	Appending library 'USERLIB_ff_1p32v_1p32v_m40c' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /project/tsmc65/users/saridav/ws/DVD25/hw7/mem_gen/SP_16384X32/M32/sp_hde_16384_m32_ff_1p32v_1p32v_m40c.lib)
[02/10 19:46:33     32s] Read 1 cells in library 'USERLIB_ff_1p32v_1p32v_m40c' 
[02/10 19:46:33     32s] Reading bc_libset timing library '/tech/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Front_End/timing_power_noise/NLDM/tpdn65lpnv2od3_200a/tpdn65lpnv2od3bc.lib' ...
[02/10 19:46:33     32s] Read 47 cells in library 'tpdn65lpnv2od3bc' 
[02/10 19:46:33     32s] Ending "PreSetAnalysisView" (total cpu=0:00:11.3, real=0:00:12.0, peak res=1264.9M, current mem=1018.8M)
[02/10 19:46:33     32s] timing_initialized
[02/10 19:46:33     32s] @innovus 38> 

[02/10 19:46:33     32s] @innovus 38> # LEFs
# LEFs
[02/10 19:46:33     32s] @innovus 39> enics_message "Suppressing the following messages that are reported due to the [1G LEF definitions:" 
enics_message "Suppressing the following messages that are reported due to the LEF definitions:" 
[02/10 19:46:33     32s] ENICSINFO: Suppressing the following messages that are reported due to the LEF definitions:
[02/10 19:46:33     32s] @innovus 40> enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
enics_message "$tech(LEF_SUPPRESS_MESSAGES_INNOVUS)"
[02/10 19:46:33     32s] ENICSINFO: ENCEXT-6202 IMPLF-200 LEFPARS-2001 LEFPARS-2065 LEFPARS-2076 IMPLF-58 IMPFP-3961 IMPSR-4302
[02/10 19:46:33     32s] @innovus 41> set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
set_message -suppress -id $tech(LEF_SUPPRESS_MESSAGES_INNOVUS) 
[02/10 19:46:33     32s] @innovus 42> enics_message "Reading LEF abstracts"
enics_message "Reading LEF abstracts"
[02/10 19:46:33     32s] ENICSINFO: Reading LEF abstracts
[02/10 19:46:33     32s] @innovus 43> read_physical -lef $tech_files(ALL_LEFS)
read_physical -lef $tech_files(ALL_LEFS)
[02/10 19:46:33     32s] 
[02/10 19:46:33     32s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc9_tech.lef ...
[02/10 19:46:33     32s] 
[02/10 19:46:33     32s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lef/sc9_cln65lp_base_rvt.lef ...
[02/10 19:46:33     32s] Set DBUPerIGU to M2 pitch 400.
[02/10 19:46:33     32s] 
[02/10 19:46:33     32s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef ...
[02/10 19:46:33     32s] 
[02/10 19:46:33     32s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef ...
[02/10 19:46:33     33s] 
[02/10 19:46:33     33s] Loading LEF file ../mem_gen/SP_32768X32/M32/sp_hde_32768_m32.lef ...
[02/10 19:46:33     33s] 
[02/10 19:46:33     33s] Loading LEF file ../mem_gen/SP_16384X32/M32/sp_hde_16384_m32.lef ...
[02/10 19:46:33     33s] 
[02/10 19:46:33     33s] Loading LEF file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef ...
[02/10 19:46:33     33s] WARNING (LEFPARS-2502): Message (LEFPARS-2065) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 12683.
[02/10 19:46:33     33s] WARNING (LEFPARS-2502): Message (LEFPARS-2076) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 12686.
[02/10 19:46:33     33s] WARNING (LEFPARS-2502): Message (LEFPARS-2001) has been suppressed from output. See file /data/project/tsmc65/shared/modified_libraries/tpdn65lpnv2od3_9lm.lef at line 13714.
[02/10 19:46:33     33s] 
[02/10 19:46:33     33s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/TSMCHOME_fe/digital/Back_End/lef/tpdn65lpnv2od3_140b/mt/9lm/lef//antenna_9lm.lef ...
[02/10 19:46:33     33s] **WARN: (IMPLF-61):	43 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[02/10 19:46:33     33s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[02/10 19:46:33     33s] Type 'man IMPLF-61' for more detail.
[02/10 19:46:33     33s] 
[02/10 19:46:33     33s] ##  Check design process and node:  
[02/10 19:46:33     33s] ##  Design tech node is not set.
[02/10 19:46:33     33s] 
[02/10 19:46:33     33s] 0
[02/10 19:46:33     33s] @innovus 44> 

[02/10 19:46:33     33s] @innovus 44> # Post Synthesis Netlist
# Post Synthesis Netlist
[02/10 19:46:33     33s] @innovus 45> enics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" [1G medium
enics_message "Reading the Post Synthesis netlist at $design(postsyn_netlist)" medium
[02/10 19:46:33     33s] 
[02/10 19:46:33     33s] ENICSINFO: Reading the Post Synthesis netlist at /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v
[02/10 19:46:33     33s] -------------------------------------------------------------------------------------------------------------------------------------------
[02/10 19:46:33     33s] @innovus 46> read_netlist $design(postsyn_netlist)
read_netlist $design(postsyn_netlist)
[02/10 19:46:33     33s] #% Begin Load netlist data ... (date=02/10 19:46:33, mem=1036.0M)
[02/10 19:46:33     33s] *** Begin netlist parsing (mem=7334.3M) ***
[02/10 19:46:33     33s] Pin 'VSS' of cell 'PVSS3CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'VSSPST' of cell 'PVSS2CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'AVSS' of cell 'PVSS2ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'VSS' of cell 'PVSS1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'AVSS' of cell 'PVSS1ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'VDDPST' of cell 'PVDD2POC' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'VDDPST' of cell 'PVDD2CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'AVDD' of cell 'PVDD2ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'VDD' of cell 'PVDD1CDG' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Pin 'AVDD' of cell 'PVDD1ANA' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[02/10 19:46:33     33s] Created 2896 new cells from 10 timing libraries.
[02/10 19:46:33     33s] Reading netlist ...
[02/10 19:46:33     33s] Backslashed names will retain backslash and a trailing blank character.
[02/10 19:46:34     33s] Reading verilog netlist '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/lp_riscv_top.postsyn.v'
[02/10 19:46:34     33s] 
[02/10 19:46:34     33s] *** Memory Usage v#1 (Current mem = 7344.258M, initial mem = 2004.215M) ***
[02/10 19:46:34     33s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=7344.3M) ***
[02/10 19:46:34     33s] #% End Load netlist data ... (date=02/10 19:46:34, total cpu=0:00:00.3, real=0:00:01.0, peak res=1188.2M, current mem=1188.2M)
[02/10 19:46:34     33s] Top level cell is lp_riscv_top.
[02/10 19:46:35     34s] Hooked 5792 DB cells to tlib cells.
[02/10 19:46:35     34s] Ending "BindLib:" (total cpu=0:00:00.7, real=0:00:01.0, peak res=1295.3M, current mem=1295.3M)
[02/10 19:46:35     34s] Starting recursive module instantiation check.
[02/10 19:46:35     34s] No recursion found.
[02/10 19:46:35     34s] Building hierarchical netlist for Cell lp_riscv_top ...
[02/10 19:46:35     34s] *** Netlist is unique.
[02/10 19:46:35     34s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[02/10 19:46:35     34s] ** info: there are 5914 modules.
[02/10 19:46:35     34s] ** info: there are 26117 stdCell insts.
[02/10 19:46:35     34s] ** info: there are 68 Pad insts.
[02/10 19:46:35     34s] ** info: there are 3 macros.
[02/10 19:46:35     34s] 
[02/10 19:46:35     34s] *** Memory Usage v#1 (Current mem = 7460.672M, initial mem = 2004.215M) ***
[02/10 19:46:35     34s] 0
[02/10 19:46:35     34s] @innovus 47> 

[02/10 19:46:35     34s] @innovus 47> # Import and # Import and initialize design
initialize design
[02/10 19:46:35     34s] @innovus 48> enics_message "Running init_design command" medium
enics_message "Running init_design command" medium
[02/10 19:46:35     34s] 
[02/10 19:46:35     34s] ENICSINFO: Running init_design command
[02/10 19:46:35     34s] --------------------------------------
[02/10 19:46:35     34s] @innovus 49> init_desiginit_design
n
[02/10 19:46:35     34s] Pre-connect netlist-defined P/G connections...
[02/10 19:46:35     34s]   Updated 24 instances.
[02/10 19:46:35     34s] Initializing I/O assignment ...
[02/10 19:46:35     34s] Start create_tracks
[02/10 19:46:36     34s] Extraction setup Started 
[02/10 19:46:36     34s] 
[02/10 19:46:36     34s] Trim Metal Layers:
[02/10 19:46:36     34s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[02/10 19:46:36     34s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/10 19:46:36     34s] __QRC_SADV_USE_LE__ is set 0
[02/10 19:46:36     35s] Metal Layer Id 1 is M1 
[02/10 19:46:36     35s] Metal Layer Id 2 is M2 
[02/10 19:46:36     35s] Metal Layer Id 3 is M3 
[02/10 19:46:36     35s] Metal Layer Id 4 is M4 
[02/10 19:46:36     35s] Metal Layer Id 5 is M5 
[02/10 19:46:36     35s] Metal Layer Id 6 is M6 
[02/10 19:46:36     35s] Metal Layer Id 7 is M7 
[02/10 19:46:36     35s] Metal Layer Id 8 is M8 
[02/10 19:46:36     35s] Metal Layer Id 9 is M9 
[02/10 19:46:36     35s] Metal Layer Id 10 is AP 
[02/10 19:46:36     35s] Via Layer Id 34 is VIA1 
[02/10 19:46:36     35s] Via Layer Id 35 is VIA2 
[02/10 19:46:36     35s] Via Layer Id 36 is VIA3 
[02/10 19:46:36     35s] Via Layer Id 37 is VIA4 
[02/10 19:46:36     35s] Via Layer Id 38 is VIA5 
[02/10 19:46:36     35s] Via Layer Id 39 is VIA6 
[02/10 19:46:36     35s] Via Layer Id 40 is VIA7 
[02/10 19:46:36     35s] Via Layer Id 41 is VIA8 
[02/10 19:46:36     35s] Via Layer Id 42 is RV 
[02/10 19:46:36     35s] 
[02/10 19:46:36     35s] Trim Metal Layers:
[02/10 19:46:36     35s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/10 19:46:36     35s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/10 19:46:36     35s] Generating auto layer map file.
[02/10 19:46:36     35s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/10 19:46:36     35s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/10 19:46:36     35s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/10 19:46:36     35s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/10 19:46:36     35s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/10 19:46:36     35s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/10 19:46:36     35s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/10 19:46:36     35s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/10 19:46:36     35s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/10 19:46:36     35s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/10 19:46:36     35s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/10 19:46:36     35s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/10 19:46:36     35s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/10 19:46:36     35s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/10 19:46:36     35s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/10 19:46:36     35s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/10 19:46:36     35s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/10 19:46:36     35s] Metal Layer Id 1 mapped to 7 
[02/10 19:46:36     35s] Via Layer Id 1 mapped to 8 
[02/10 19:46:36     35s] Metal Layer Id 2 mapped to 9 
[02/10 19:46:36     35s] Via Layer Id 2 mapped to 10 
[02/10 19:46:36     35s] Metal Layer Id 3 mapped to 11 
[02/10 19:46:36     35s] Via Layer Id 3 mapped to 12 
[02/10 19:46:36     35s] Metal Layer Id 4 mapped to 13 
[02/10 19:46:36     35s] Via Layer Id 4 mapped to 14 
[02/10 19:46:36     35s] Metal Layer Id 5 mapped to 15 
[02/10 19:46:36     35s] Via Layer Id 5 mapped to 16 
[02/10 19:46:36     35s] Metal Layer Id 6 mapped to 17 
[02/10 19:46:36     35s] Via Layer Id 6 mapped to 18 
[02/10 19:46:36     35s] Metal Layer Id 7 mapped to 19 
[02/10 19:46:36     35s] Via Layer Id 7 mapped to 20 
[02/10 19:46:36     35s] Metal Layer Id 8 mapped to 21 
[02/10 19:46:36     35s] Via Layer Id 8 mapped to 22 
[02/10 19:46:36     35s] Metal Layer Id 9 mapped to 23 
[02/10 19:46:36     35s] Via Layer Id 9 mapped to 24 
[02/10 19:46:36     35s] Metal Layer Id 10 mapped to 25 
[02/10 19:46:36     35s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[02/10 19:46:36     35s] eee: Reading patterns meta data.
[02/10 19:46:36     35s] eee: PatternAvail:0, PreRoutePatternReadFailed:2
[02/10 19:46:36     35s] Restore PreRoute Pattern Extraction data failed.
[02/10 19:46:36     35s] Importing multi-corner technology file(s) for preRoute extraction...
[02/10 19:46:36     35s] /data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile
[02/10 19:46:37     36s] Metal Layer Id 1 is M1 
[02/10 19:46:37     36s] Metal Layer Id 2 is M2 
[02/10 19:46:37     36s] Metal Layer Id 3 is M3 
[02/10 19:46:37     36s] Metal Layer Id 4 is M4 
[02/10 19:46:37     36s] Metal Layer Id 5 is M5 
[02/10 19:46:37     36s] Metal Layer Id 6 is M6 
[02/10 19:46:37     36s] Metal Layer Id 7 is M7 
[02/10 19:46:37     36s] Metal Layer Id 8 is M8 
[02/10 19:46:37     36s] Metal Layer Id 9 is M9 
[02/10 19:46:37     36s] Metal Layer Id 10 is AP 
[02/10 19:46:37     36s] Via Layer Id 34 is VIA1 
[02/10 19:46:37     36s] Via Layer Id 35 is VIA2 
[02/10 19:46:37     36s] Via Layer Id 36 is VIA3 
[02/10 19:46:37     36s] Via Layer Id 37 is VIA4 
[02/10 19:46:37     36s] Via Layer Id 38 is VIA5 
[02/10 19:46:37     36s] Via Layer Id 39 is VIA6 
[02/10 19:46:37     36s] Via Layer Id 40 is VIA7 
[02/10 19:46:37     36s] Via Layer Id 41 is VIA8 
[02/10 19:46:37     36s] Via Layer Id 42 is RV 
[02/10 19:46:37     36s] 
[02/10 19:46:37     36s] Trim Metal Layers:
[02/10 19:46:37     36s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/10 19:46:37     36s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/10 19:46:37     36s] Generating auto layer map file.
[02/10 19:46:37     36s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/10 19:46:37     36s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/10 19:46:37     36s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/10 19:46:37     36s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/10 19:46:37     36s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/10 19:46:37     36s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/10 19:46:37     36s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/10 19:46:37     36s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/10 19:46:37     36s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/10 19:46:37     36s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/10 19:46:37     36s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/10 19:46:37     36s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/10 19:46:37     36s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/10 19:46:37     36s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/10 19:46:37     36s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/10 19:46:37     36s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/10 19:46:37     36s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/10 19:46:37     36s] Metal Layer Id 1 mapped to 7 
[02/10 19:46:37     36s] Via Layer Id 1 mapped to 8 
[02/10 19:46:37     36s] Metal Layer Id 2 mapped to 9 
[02/10 19:46:37     36s] Via Layer Id 2 mapped to 10 
[02/10 19:46:37     36s] Metal Layer Id 3 mapped to 11 
[02/10 19:46:37     36s] Via Layer Id 3 mapped to 12 
[02/10 19:46:37     36s] Metal Layer Id 4 mapped to 13 
[02/10 19:46:37     36s] Via Layer Id 4 mapped to 14 
[02/10 19:46:37     36s] Metal Layer Id 5 mapped to 15 
[02/10 19:46:37     36s] Via Layer Id 5 mapped to 16 
[02/10 19:46:37     36s] Metal Layer Id 6 mapped to 17 
[02/10 19:46:37     36s] Via Layer Id 6 mapped to 18 
[02/10 19:46:37     36s] Metal Layer Id 7 mapped to 19 
[02/10 19:46:37     36s] Via Layer Id 7 mapped to 20 
[02/10 19:46:37     36s] Metal Layer Id 8 mapped to 21 
[02/10 19:46:37     36s] Via Layer Id 8 mapped to 22 
[02/10 19:46:37     36s] Metal Layer Id 9 mapped to 23 
[02/10 19:46:37     36s] Via Layer Id 9 mapped to 24 
[02/10 19:46:37     36s] Metal Layer Id 10 mapped to 25 
[02/10 19:46:38     37s] /data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile
[02/10 19:46:39     37s] Metal Layer Id 1 is M1 
[02/10 19:46:39     37s] Metal Layer Id 2 is M2 
[02/10 19:46:39     37s] Metal Layer Id 3 is M3 
[02/10 19:46:39     37s] Metal Layer Id 4 is M4 
[02/10 19:46:39     37s] Metal Layer Id 5 is M5 
[02/10 19:46:39     37s] Metal Layer Id 6 is M6 
[02/10 19:46:39     37s] Metal Layer Id 7 is M7 
[02/10 19:46:39     37s] Metal Layer Id 8 is M8 
[02/10 19:46:39     37s] Metal Layer Id 9 is M9 
[02/10 19:46:39     37s] Metal Layer Id 10 is AP 
[02/10 19:46:39     37s] Via Layer Id 34 is VIA1 
[02/10 19:46:39     37s] Via Layer Id 35 is VIA2 
[02/10 19:46:39     37s] Via Layer Id 36 is VIA3 
[02/10 19:46:39     37s] Via Layer Id 37 is VIA4 
[02/10 19:46:39     37s] Via Layer Id 38 is VIA5 
[02/10 19:46:39     37s] Via Layer Id 39 is VIA6 
[02/10 19:46:39     37s] Via Layer Id 40 is VIA7 
[02/10 19:46:39     37s] Via Layer Id 41 is VIA8 
[02/10 19:46:39     37s] Via Layer Id 42 is RV 
[02/10 19:46:39     37s] 
[02/10 19:46:39     37s] Trim Metal Layers:
[02/10 19:46:39     37s] Generating auto layer map file.
[02/10 19:46:39     37s]  lef metal Layer Id 1 mapped to tech Id 7 of Layer metal1 
[02/10 19:46:39     37s]  lef via Layer Id 1 mapped to tech Id 8 of Layer via1 
[02/10 19:46:39     37s]  lef metal Layer Id 2 mapped to tech Id 9 of Layer metal2 
[02/10 19:46:39     37s]  lef via Layer Id 2 mapped to tech Id 10 of Layer via2 
[02/10 19:46:39     37s]  lef metal Layer Id 3 mapped to tech Id 11 of Layer metal3 
[02/10 19:46:39     37s]  lef via Layer Id 3 mapped to tech Id 12 of Layer via3 
[02/10 19:46:39     37s]  lef metal Layer Id 4 mapped to tech Id 13 of Layer metal4 
[02/10 19:46:39     37s]  lef via Layer Id 4 mapped to tech Id 14 of Layer via4 
[02/10 19:46:39     37s]  lef metal Layer Id 5 mapped to tech Id 15 of Layer metal5 
[02/10 19:46:39     37s]  lef via Layer Id 5 mapped to tech Id 16 of Layer via5 
[02/10 19:46:39     37s]  lef metal Layer Id 6 mapped to tech Id 17 of Layer metal6 
[02/10 19:46:39     37s]  lef via Layer Id 6 mapped to tech Id 18 of Layer via6 
[02/10 19:46:39     37s]  lef metal Layer Id 7 mapped to tech Id 19 of Layer metal7 
[02/10 19:46:39     37s]  lef via Layer Id 7 mapped to tech Id 20 of Layer via7 
[02/10 19:46:39     37s]  lef metal Layer Id 8 mapped to tech Id 21 of Layer metal8 
[02/10 19:46:39     37s]  lef via Layer Id 8 mapped to tech Id 22 of Layer via8 
[02/10 19:46:39     37s]  lef metal Layer Id 9 mapped to tech Id 23 of Layer metal9 
[02/10 19:46:39     37s]  lef via Layer Id 9 mapped to tech Id 24 of Layer via9 
[02/10 19:46:39     37s]  lef metal Layer Id 10 mapped to tech Id 25 of Layer metal10 
[02/10 19:46:39     37s] Metal Layer Id 1 mapped to 7 
[02/10 19:46:39     37s] Via Layer Id 1 mapped to 8 
[02/10 19:46:39     37s] Metal Layer Id 2 mapped to 9 
[02/10 19:46:39     37s] Via Layer Id 2 mapped to 10 
[02/10 19:46:39     37s] Metal Layer Id 3 mapped to 11 
[02/10 19:46:39     37s] Via Layer Id 3 mapped to 12 
[02/10 19:46:39     37s] Metal Layer Id 4 mapped to 13 
[02/10 19:46:39     37s] Via Layer Id 4 mapped to 14 
[02/10 19:46:39     37s] Metal Layer Id 5 mapped to 15 
[02/10 19:46:39     37s] Via Layer Id 5 mapped to 16 
[02/10 19:46:39     37s] Metal Layer Id 6 mapped to 17 
[02/10 19:46:39     37s] Via Layer Id 6 mapped to 18 
[02/10 19:46:39     37s] Metal Layer Id 7 mapped to 19 
[02/10 19:46:39     37s] Via Layer Id 7 mapped to 20 
[02/10 19:46:39     37s] Metal Layer Id 8 mapped to 21 
[02/10 19:46:39     37s] Via Layer Id 8 mapped to 22 
[02/10 19:46:39     37s] Metal Layer Id 9 mapped to 23 
[02/10 19:46:39     37s] Via Layer Id 9 mapped to 24 
[02/10 19:46:39     37s] Metal Layer Id 10 mapped to 25 
[02/10 19:46:40     39s] Completed (cpu: 0:00:04.4 real: 0:00:04.0)
[02/10 19:46:40     39s] Set Shrink Factor to 1.00000
[02/10 19:46:40     39s] Technology file '/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[02/10 19:46:40     39s] Summary of Active RC-Corners : 
[02/10 19:46:40     39s]  
[02/10 19:46:40     39s]  Analysis View: wc_analysis_view
[02/10 19:46:40     39s]     RC-Corner Name        : wc_rc_corner
[02/10 19:46:40     39s]     RC-Corner Index       : 0
[02/10 19:46:40     39s]     RC-Corner Temperature : 125 Celsius
[02/10 19:46:40     39s]     RC-Corner Cap Table   : ''
[02/10 19:46:40     39s]     RC-Corner PreRoute Res Factor         : 1
[02/10 19:46:40     39s]     RC-Corner PreRoute Cap Factor         : 1
[02/10 19:46:40     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/10 19:46:40     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/10 19:46:40     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/10 19:46:40     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/10 19:46:40     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/10 19:46:40     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/10 19:46:40     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/10 19:46:40     39s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/10 19:46:40     39s]     RC-Corner Technology file: '/data/tsmc/65LP/QRC/1.3a//rcworst/qrcTechFile'
[02/10 19:46:40     39s]  
[02/10 19:46:40     39s]  Analysis View: bc_analysis_view
[02/10 19:46:40     39s]     RC-Corner Name        : bc_rc_corner
[02/10 19:46:40     39s]     RC-Corner Index       : 1
[02/10 19:46:40     39s]     RC-Corner Temperature : -40 Celsius
[02/10 19:46:40     39s]     RC-Corner Cap Table   : ''
[02/10 19:46:40     39s]     RC-Corner PreRoute Res Factor         : 1
[02/10 19:46:40     39s]     RC-Corner PreRoute Cap Factor         : 1
[02/10 19:46:40     39s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/10 19:46:40     39s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/10 19:46:40     39s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/10 19:46:40     39s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/10 19:46:40     39s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/10 19:46:40     39s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[02/10 19:46:40     39s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[02/10 19:46:40     39s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/10 19:46:40     39s]     RC-Corner Technology file: '/data/tsmc/65LP/QRC/1.3a//rcbest/qrcTechFile'
[02/10 19:46:40     39s] 
[02/10 19:46:40     39s] Trim Metal Layers:
[02/10 19:46:40     39s] LayerId::1 widthSet size::1
[02/10 19:46:40     39s] LayerId::2 widthSet size::1
[02/10 19:46:40     39s] LayerId::3 widthSet size::1
[02/10 19:46:40     39s] LayerId::4 widthSet size::1
[02/10 19:46:40     39s] LayerId::5 widthSet size::1
[02/10 19:46:40     39s] LayerId::6 widthSet size::1
[02/10 19:46:40     39s] LayerId::7 widthSet size::1
[02/10 19:46:40     39s] LayerId::8 widthSet size::1
[02/10 19:46:40     39s] LayerId::9 widthSet size::1
[02/10 19:46:40     39s] LayerId::10 widthSet size::1
[02/10 19:46:40     39s] eee: pegSigSF::1.070000
[02/10 19:46:40     39s] Updating RC grid for preRoute extraction ...
[02/10 19:46:40     39s] Initializing multi-corner resistance tables ...
[02/10 19:46:40     39s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[02/10 19:46:40     39s] {RT wc_rc_corner 0 10 10 {9 0} 1}
[02/10 19:46:40     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.694200 newSi=0.000000 wHLS=1.735500 siPrev=0 viaL=0.000000
[02/10 19:46:40     39s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/10 19:46:40     39s] *Info: initialize multi-corner CTS.
[02/10 19:46:41     39s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1594.6M, current mem=1311.4M)
[02/10 19:46:41     39s] Reading timing constraints file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/lp_riscv_top.sdc' ...
[02/10 19:46:41     39s] Current (total cpu=0:00:39.8, real=0:00:59.0, peak res=1710.0M, current mem=1710.0M)
[02/10 19:46:41     39s] INFO (CTE): Constraints read successfully.
[02/10 19:46:41     39s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1753.4M, current mem=1753.4M)
[02/10 19:46:41     39s] Current (total cpu=0:00:39.8, real=0:00:59.0, peak res=1753.4M, current mem=1753.4M)
[02/10 19:46:41     39s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/10 19:46:41     39s] 
[02/10 19:46:41     39s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[02/10 19:46:41     40s] Summary for sequential cells identification: 
[02/10 19:46:41     40s]   Identified SBFF number: 444
[02/10 19:46:41     40s]   Identified MBFF number: 0
[02/10 19:46:41     40s]   Identified SB Latch number: 0
[02/10 19:46:41     40s]   Identified MB Latch number: 0
[02/10 19:46:41     40s]   Not identified SBFF number: 0
[02/10 19:46:41     40s]   Not identified MBFF number: 0
[02/10 19:46:41     40s]   Not identified SB Latch number: 0
[02/10 19:46:41     40s]   Not identified MB Latch number: 0
[02/10 19:46:41     40s]   Number of sequential cells which are not FFs: 318
[02/10 19:46:41     40s] Total number of combinational cells: 2058
[02/10 19:46:41     40s] Total number of sequential cells: 762
[02/10 19:46:41     40s] Total number of tristate cells: 27
[02/10 19:46:41     40s] Total number of level shifter cells: 0
[02/10 19:46:41     40s] Total number of power gating cells: 0
[02/10 19:46:41     40s] Total number of isolation cells: 0
[02/10 19:46:41     40s] Total number of power switch cells: 0
[02/10 19:46:41     40s] Total number of pulse generator cells: 0
[02/10 19:46:41     40s] Total number of always on buffers: 0
[02/10 19:46:41     40s] Total number of retention cells: 0
[02/10 19:46:41     40s] List of usable buffers: BUFH_X11M_A9TH BUFH_X13M_A9TH BUFH_X16M_A9TH BUFH_X2M_A9TH BUFH_X1P7M_A9TH BUFH_X4M_A9TH BUFH_X5M_A9TH BUFH_X6M_A9TH BUFH_X7P5M_A9TH BUFH_X9M_A9TH BUFH_X0P8M_A9TL BUFH_X0P7M_A9TL BUFH_X11M_A9TL BUFH_X13M_A9TL BUFH_X16M_A9TL BUFH_X1M_A9TL BUFH_X1P4M_A9TL BUFH_X1P2M_A9TL BUFH_X2M_A9TL BUFH_X1P7M_A9TL BUFH_X3M_A9TL BUFH_X2P5M_A9TL BUFH_X4M_A9TL BUFH_X3P5M_A9TL BUFH_X5M_A9TL BUFH_X6M_A9TL BUFH_X7P5M_A9TL BUFH_X9M_A9TL BUF_X0P7B_A9TL BUF_X0P7M_A9TL BUF_X0P8M_A9TL BUF_X0P8B_A9TL BUF_X11M_A9TL BUF_X11B_A9TL BUF_X13M_A9TL BUF_X13B_A9TL BUF_X16B_A9TL BUF_X16M_A9TL BUF_X1M_A9TL BUF_X1B_A9TL BUF_X1P2B_A9TL BUF_X1P2M_A9TL BUF_X1P4B_A9TL BUF_X1P4M_A9TL BUF_X1P7B_A9TL BUF_X1P7M_A9TL BUF_X2M_A9TL BUF_X2B_A9TL BUF_X2P5B_A9TL BUF_X2P5M_A9TL BUF_X3M_A9TL BUF_X3B_A9TL BUF_X3P5M_A9TL BUF_X3P5B_A9TL BUF_X4M_A9TL BUF_X4B_A9TL BUF_X5M_A9TL BUF_X5B_A9TL BUF_X6M_A9TL BUF_X6B_A9TL BUF_X7P5M_A9TL BUF_X7P5B_A9TL BUF_X9B_A9TL BUF_X9M_A9TL DLY2_X0P5M_A9TL DLY2_X1M_A9TL DLY2_X2M_A9TL DLY2_X4M_A9TL BUFH_X0P8M_A9TR BUFH_X0P7M_A9TR BUFH_X11M_A9TR BUFH_X13M_A9TR BUFH_X16M_A9TR BUFH_X1M_A9TR BUFH_X1P4M_A9TR BUFH_X1P2M_A9TR BUFH_X2M_A9TR BUFH_X1P7M_A9TR BUFH_X3M_A9TR BUFH_X2P5M_A9TR BUFH_X4M_A9TR BUFH_X3P5M_A9TR BUFH_X5M_A9TR BUFH_X6M_A9TR BUFH_X7P5M_A9TR BUFH_X9M_A9TR BUF_X0P7B_A9TR BUF_X0P7M_A9TR BUF_X0P8M_A9TR BUF_X0P8B_A9TR BUF_X11M_A9TR BUF_X11B_A9TR BUF_X13M_A9TR BUF_X13B_A9TR BUF_X16B_A9TR BUF_X16M_A9TR BUF_X1M_A9TR BUF_X1B_A9TR BUF_X1P2B_A9TR BUF_X1P2M_A9TR BUF_X1P4B_A9TR BUF_X1P4M_A9TR BUF_X1P7B_A9TR BUF_X1P7M_A9TR BUF_X2M_A9TR BUF_X2B_A9TR BUF_X2P5B_A9TR BUF_X2P5M_A9TR BUF_X3M_A9TR BUF_X3B_A9TR BUF_X3P5M_A9TR BUF_X3P5B_A9TR BUF_X4M_A9TR BUF_X4B_A9TR BUF_X5M_A9TR BUF_X5B_A9TR BUF_X6M_A9TR BUF_X6B_A9TR BUF_X7P5M_A9TR BUF_X7P5B_A9TR BUF_X9B_A9TR BUF_X9M_A9TR
[02/10 19:46:41     40s] Total number of usable buffers: 122
[02/10 19:46:41     40s] List of unusable buffers: FRICG_X0P5B_A9TL FRICG_X0P6B_A9TL FRICG_X0P8B_A9TL FRICG_X0P7B_A9TL FRICG_X11B_A9TL FRICG_X13B_A9TL FRICG_X16B_A9TL FRICG_X1B_A9TL FRICG_X1P2B_A9TL FRICG_X1P4B_A9TL FRICG_X2B_A9TL FRICG_X1P7B_A9TL FRICG_X3B_A9TL FRICG_X2P5B_A9TL FRICG_X4B_A9TL FRICG_X3P5B_A9TL FRICG_X5B_A9TL FRICG_X6B_A9TL FRICG_X7P5B_A9TL FRICG_X9B_A9TL FRICG_X0P5B_A9TR FRICG_X0P6B_A9TR FRICG_X0P8B_A9TR FRICG_X0P7B_A9TR FRICG_X11B_A9TR FRICG_X13B_A9TR FRICG_X16B_A9TR FRICG_X1B_A9TR FRICG_X1P2B_A9TR FRICG_X1P4B_A9TR FRICG_X2B_A9TR FRICG_X1P7B_A9TR FRICG_X3B_A9TR FRICG_X2P5B_A9TR FRICG_X4B_A9TR FRICG_X3P5B_A9TR FRICG_X5B_A9TR FRICG_X6B_A9TR FRICG_X7P5B_A9TR FRICG_X9B_A9TR
[02/10 19:46:41     40s] Total number of unusable buffers: 40
[02/10 19:46:41     40s] List of usable inverters: INV_X0P5B_A9TH INV_X0P5M_A9TH INV_X0P6B_A9TH INV_X0P6M_A9TH INV_X0P7B_A9TH INV_X0P7M_A9TH INV_X0P8M_A9TH INV_X0P8B_A9TH INV_X11M_A9TH INV_X11B_A9TH INV_X13M_A9TH INV_X13B_A9TH INV_X16B_A9TH INV_X16M_A9TH INV_X1M_A9TH INV_X1B_A9TH INV_X1P2B_A9TH INV_X1P2M_A9TH INV_X1P4B_A9TH INV_X1P4M_A9TH INV_X1P7B_A9TH INV_X1P7M_A9TH INV_X2M_A9TH INV_X2B_A9TH INV_X2P5B_A9TH INV_X2P5M_A9TH INV_X3M_A9TH INV_X3B_A9TH INV_X3P5B_A9TH INV_X3P5M_A9TH INV_X4M_A9TH INV_X4B_A9TH INV_X5M_A9TH INV_X5B_A9TH INV_X6M_A9TH INV_X6B_A9TH INV_X7P5M_A9TH INV_X7P5B_A9TH INV_X9B_A9TH INV_X9M_A9TH INV_X0P5B_A9TL INV_X0P5M_A9TL INV_X0P6B_A9TL INV_X0P6M_A9TL INV_X0P7B_A9TL INV_X0P7M_A9TL INV_X0P8M_A9TL INV_X0P8B_A9TL INV_X11M_A9TL INV_X11B_A9TL INV_X13M_A9TL INV_X13B_A9TL INV_X16B_A9TL INV_X16M_A9TL INV_X1M_A9TL INV_X1B_A9TL INV_X1P2B_A9TL INV_X1P2M_A9TL INV_X1P4B_A9TL INV_X1P4M_A9TL INV_X1P7B_A9TL INV_X1P7M_A9TL INV_X2M_A9TL INV_X2B_A9TL INV_X2P5B_A9TL INV_X2P5M_A9TL INV_X3M_A9TL INV_X3B_A9TL INV_X3P5B_A9TL INV_X3P5M_A9TL INV_X4M_A9TL INV_X4B_A9TL INV_X5M_A9TL INV_X5B_A9TL INV_X6M_A9TL INV_X6B_A9TL INV_X7P5M_A9TL INV_X7P5B_A9TL INV_X9B_A9TL INV_X9M_A9TL INV_X0P5B_A9TR INV_X0P5M_A9TR INV_X0P6B_A9TR INV_X0P6M_A9TR INV_X0P7B_A9TR INV_X0P7M_A9TR INV_X0P8M_A9TR INV_X0P8B_A9TR INV_X11M_A9TR INV_X11B_A9TR INV_X13M_A9TR INV_X13B_A9TR INV_X16B_A9TR INV_X16M_A9TR INV_X1M_A9TR INV_X1B_A9TR INV_X1P2B_A9TR INV_X1P2M_A9TR INV_X1P4B_A9TR INV_X1P4M_A9TR INV_X1P7B_A9TR INV_X1P7M_A9TR INV_X2M_A9TR INV_X2B_A9TR INV_X2P5B_A9TR INV_X2P5M_A9TR INV_X3M_A9TR INV_X3B_A9TR INV_X3P5B_A9TR INV_X3P5M_A9TR INV_X4M_A9TR INV_X4B_A9TR INV_X5M_A9TR INV_X5B_A9TR INV_X6M_A9TR INV_X6B_A9TR INV_X7P5M_A9TR INV_X7P5B_A9TR INV_X9M_A9TR INV_X9B_A9TR
[02/10 19:46:41     40s] Total number of usable inverters: 120
[02/10 19:46:41     40s] List of unusable inverters:
[02/10 19:46:41     40s] Total number of unusable inverters: 0
[02/10 19:46:41     40s] List of identified usable delay cells: BUFH_X0P8M_A9TH BUFH_X0P7M_A9TH BUFH_X1M_A9TH[02/10 19:46:41     40s] 
[02/10 19:46:41     40s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
 BUFH_X1P4M_A9TH BUFH_X1P2M_A9TH BUFH_X3M_A9TH BUFH_X2P5M_A9TH BUFH_X3P5M_A9TH BUF_X0P7B_A9TH BUF_X0P7M_A9TH BUF_X0P8M_A9TH BUF_X0P8B_A9TH BUF_X11M_A9TH BUF_X11B_A9TH BUF_X13M_A9TH BUF_X13B_A9TH BUF_X16B_A9TH BUF_X16M_A9TH BUF_X1M_A9TH BUF_X1B_A9TH BUF_X1P2B_A9TH BUF_X1P2M_A9TH BUF_X1P4B_A9TH BUF_X1P4M_A9TH BUF_X1P7B_A9TH BUF_X1P7M_A9TH BUF_X2M_A9TH BUF_X2B_A9TH BUF_X2P5B_A9TH BUF_X2P5M_A9TH BUF_X3M_A9TH BUF_X3B_A9TH BUF_X3P5M_A9TH BUF_X3P5B_A9TH BUF_X4M_A9TH BUF_X4B_A9TH BUF_X5M_A9TH BUF_X5B_A9TH BUF_X6M_A9TH BUF_X6B_A9TH BUF_X7P5M_A9TH BUF_X7P5B_A9TH BUF_X9B_A9TH BUF_X9M_A9TH DLY2_X0P5M_A9TH DLY2_X1M_A9TH DLY2_X2M_A9TH DLY2_X4M_A9TH DLY4_X1M_A9TH DLY4_X0P5M_A9TH DLY4_X2M_A9TH DLY4_X4M_A9TH DLY4_X1M_A9TL DLY4_X0P5M_A9TL DLY4_X2M_A9TL DLY4_X4M_A9TL DLY2_X0P5M_A9TR DLY2_X1M_A9TR DLY2_X2M_A9TR DLY2_X4M_A9TR DLY4_X1M_A9TR DLY4_X0P5M_A9TR DLY4_X2M_A9TR DLY4_X4M_A9TR
[02/10 19:46:41     40s] Total number of identified usable delay cells: 64
[02/10 19:46:41     40s] List of identified unusable delay cells: FRICG_X0P5B_A9TH FRICG_X0P6B_A9TH FRICG_X0P8B_A9TH FRICG_X0P7B_A9TH FRICG_X11B_A9TH FRICG_X13B_A9TH FRICG_X16B_A9TH FRICG_X1B_A9TH FRICG_X1P2B_A9TH FRICG_X1P4B_A9TH FRICG_X2B_A9TH FRICG_X1P7B_A9TH FRICG_X3B_A9TH FRICG_X2P5B_A9TH FRICG_X4B_A9TH FRICG_X3P5B_A9TH FRICG_X5B_A9TH FRICG_X6B_A9TH FRICG_X7P5B_A9TH FRICG_X9B_A9TH
[02/10 19:46:41     40s] Total number of identified unusable delay cells: 20
[02/10 19:46:41     40s] 
[02/10 19:46:41     40s] TimeStamp Deleting Cell Server Begin ...
[02/10 19:46:41     40s] 
[02/10 19:46:41     40s] TimeStamp Deleting Cell Server End ...
[02/10 19:46:41     40s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1754.9M, current mem=1754.8M)
[02/10 19:46:41     40s] 
[02/10 19:46:41     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/10 19:46:41     40s] Summary for sequential cells identification: 
[02/10 19:46:41     40s]   Identified SBFF number: 444
[02/10 19:46:41     40s]   Identified MBFF number: 0
[02/10 19:46:41     40s]   Identified SB Latch number: 0
[02/10 19:46:41     40s]   Identified MB Latch number: 0
[02/10 19:46:41     40s]   Not identified SBFF number: 0
[02/10 19:46:41     40s]   Not identified MBFF number: 0
[02/10 19:46:41     40s]   Not identified SB Latch number: 0
[02/10 19:46:41     40s]   Not identified MB Latch number: 0
[02/10 19:46:41     40s]   Number of sequential cells which are not FFs: 318
[02/10 19:46:41     40s]  Visiting view : wc_analysis_view
[02/10 19:46:41     40s]    : PowerDomain = none : Weighted F : unweighted  = 29.00 (1.000) with rcCorner = 0
[02/10 19:46:41     40s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = -1
[02/10 19:46:41     40s]  Visiting view : bc_analysis_view
[02/10 19:46:41     40s]    : PowerDomain = none : Weighted F : unweighted  = 9.70 (1.000) with rcCorner = 1
[02/10 19:46:41     40s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = -1
[02/10 19:46:41     40s] TLC MultiMap info (StdDelay):
[02/10 19:46:41     40s]   : bc_dly_corner + bc_libset + 1 + no RcCorner := 8.5ps
[02/10 19:46:41     40s]   : bc_dly_corner + bc_libset + 1 + bc_rc_corner := 9.7ps
[02/10 19:46:41     40s]   : wc_dly_corner + wc_libset + 1 + no RcCorner := 26.4ps
[02/10 19:46:41     40s]   : wc_dly_corner + wc_libset + 1 + wc_rc_corner := 29ps
[02/10 19:46:41     40s]  Setting StdDelay to: 29ps
[02/10 19:46:41     40s] 
[02/10 19:46:41     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/10 19:46:41     40s] 
[02/10 19:46:41     40s] TimeStamp Deleting Cell Server Begin ...
[02/10 19:46:41     40s] 
[02/10 19:46:41     40s] TimeStamp Deleting Cell Server End ...
[02/10 19:46:41     40s] @innovus 50> 

[02/10 19:46:41     40s] @innovus 50> # Load general settings
# Load general settings
[02/10 19:46:41     40s] @innovus 51> source ../scripts/settings.tcl -quiet
source ../scripts/settings.tcl -quiet
[02/10 19:46:41     40s] AAE_INFO: switching -siAware from false to true ...
[02/10 19:46:41     40s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[02/10 19:46:41     40s] 1 true

[02/10 19:46:41     40s] @innovus 52> 
[02/10 19:46:41     40s] @innovus 52> # Create cost groups
# Create cost groups
[02/10 19:46:41     40s] @innovus 53> enics_default_cost_groups
enics_default_cost_groups
[02/10 19:46:41     40s] Created reg2reg path group
[02/10 19:46:41     40s] Effort level <high> specified for reg2reg path_group
[02/10 19:46:42     40s] Created reg2cgate path group
[02/10 19:46:42     40s] Effort level <high> specified for reg2cgate path_group
[02/10 19:46:42     40s] @innovus 54> 

[02/10 19:46:42     40s] @innovus 54> # Connect Global Nets
# Connect Global Nets
[02/10 19:46:42     40s] @innovus 55> enics_message "Connecting Global Netenics_message "Connecting Global Nets" medium
s" medium
[02/10 19:46:42     40s] 
[02/10 19:46:42     40s] ENICSINFO: Connecting Global Nets
[02/10 19:46:42     40s] ---------------------------------
[02/10 19:46:42     40s] @innovus 56> # Connect standard cells to VDD and GND
# Connect standard cells to VDD and GND
[02/10 19:46:42     40s] @innovus 57> connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -ve [1Grbose
connect_global_net $design(digital_gnd) -pin $tech(STANDARD_CELL_GND) -all -verbose
[02/10 19:46:42     40s] 26117 new gnd-pin connections were made to global net 'gnd'.
[02/10 19:46:42     40s] @innovus 58> connect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -veconnect_global_net $design(digital_vdd) -pin $tech(STANDARD_CELL_VDD) -all -verbose
 [1Grbose
[02/10 19:46:42     40s] 26117 new pwr-pin connections were made to global net 'vdd'.
[02/10 19:46:42     40s] @innovus 59> # Connect tie cells
# Connect tie cells
[02/10 19:46:42     40s] @innovus 60> connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
connect_global_net $design(digital_vdd) -type tiehi -all -verbose 
[02/10 19:46:42     40s] @innovus 61> connect_global_net $design(digital_gnd) -type tielo -all -verbose 
connect_global_net $design(digital_gnd) -type tielo -all -verbose 
[02/10 19:46:42     40s] @innovus 62> # connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL [1G_VDD) -all -verbose 
# connect_global_net $design(digital_vdd) -type tiehi -pin $tech(STANDARD_CELL_VDD) -all -verbose 
[02/10 19:46:42     40s] @innovus 63> # connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL [1G_GND) -all -verbose 
# connect_global_net $design(digital_gnd) -type tielo -pin $tech(STANDARD_CELL_GND) -all -verbose 
[02/10 19:46:42     40s] @innovus 64> 

[02/10 19:46:42     40s] @innovus 64> # Connect SRAM PG Pins
# Connect SRAM PG Pins
[02/10 19:46:42     40s] @innovus 65> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all [1G -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDCORE_PIN)      -all -verbose 
[02/10 19:46:42     40s] 3 new pwr-pin connections were made to global net 'vdd'.
[02/10 19:46:42     40s] @innovus 66> connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all [1G -verbose 
connect_global_net $design(digital_vdd) -pin $tech(SRAM_VDDPERIPHERY_PIN) -all -verbose 
connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all -verbose 
[02/10 19:46:42     40s] 3 new pwr-pin connections were made to global net 'vdd'.
[02/10 19:46:42     40s] @innovus 67> connect_global_net $design(digital_gnd) -pin $tech(SRAM_GND_PIN)          -all [1G -verbose 
[02/10 19:46:42     41s] 3 new gnd-pin connections were made to global net 'gnd'.
[02/10 19:46:42     41s] @innovus 68> 

[02/10 19:46:42     41s] @innovus 68> if {$design(FULLCHIP_if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    # Connect pads to IO and CORE voltages
    #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED during synthesis
    connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
    connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_MODULE)} -netlist_override -verbose
}
OR_MACRO)=="FULLCHIP"} {
[02/10 19:46:42     41s] +     # Connect pads to IO and CORE voltages
[02/10 19:46:42     41s] +     #    -netlist_override is needed, since GENUS connects these pins to UNCONNECTED duri [1Gng synthesis
[02/10 19:46:42     41s] +     connect_global_net $design(io_vdd)      -pin $tech(IO_VDDIO)   -hinst i_${design(IO_M [1GODULE)} -netlist_override -verbose
[02/10 19:46:42     41s] +     connect_global_net $design(io_gnd)      -pin $tech(IO_GNDIO)   -hinst i_${design(IO_M [1GODULE)} -netlist_override -verbose
[02/10 19:46:42     41s] +     connect_global_net $design(digital_vdd) -pin $tech(IO_VDDCORE) -hinst i_${design(IO_M [1GODULE)} -netlist_override -verbose
[02/10 19:46:42     41s] +     connect_global_net $design(digital_gnd) -pin $tech(IO_GNDCORE) -hinst i_${design(IO_M [1GODULE)} -netlist_override -verbose
[02/10 19:46:42     41s] + }
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_4 to global net vddio.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_12 to global net vddio.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_20 to global net vddio.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_28 to global net vddio.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_36 to global net vddio.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_44 to global net vddio.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_52 to global net vddio.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDDPST of i_ioring/i_VDDIO_60 to global net vddio.
[02/10 19:46:42     41s] 8 new pwr-pin connections were made to global net 'vddio'.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_3 to global net gnd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_13 to global net gnd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_19 to global net gnd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_27 to global net gnd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_35 to global net gnd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_43 to global net gnd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_51 to global net gnd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect gnd pin VSS of i_ioring/i_VSSIO_59 to global net gnd.
[02/10 19:46:42     41s] 8 new gnd-pin connections were made to global net 'gnd'.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_5 to global net vdd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_11 to global net vdd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_21 to global net vdd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_29 to global net vdd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_37 to global net vdd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_45 to global net vdd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_53 to global net vdd.
[02/10 19:46:42     41s] Override Verilog-defined PG connection...  Connect pwr pin VDD of i_ioring/i_VDDCORE_61 to global net vdd.
[02/10 19:46:42     41s] 8 new pwr-pin connections were made to global net 'vdd'.
[02/10 19:46:42     41s] 0 new gnd-pin connection was made to global net 'gnd'.
[02/10 19:46:42     41s] @innovus 69> 

[02/10 19:46:42     41s] @innovus 69> # Power Intent
# Power Intent
[02/10 19:46:42     41s] @innovus 70> # read_power_intent -1801 $design(UPF_file)
# read_power_intent -1801 $design(UPF_file)
[02/10 19:46:42     41s] @innovus 71> # read_power_intent $design(CPF_file)
# read_power_intent $design(CPF_file)
[02/10 19:46:42     41s] @innovus 72> # commit_power_intent -verbose
# commit_power_intent -verbose
[02/10 19:46:42     41s] @innovus 73>
 
[02/10 19:46:42     41s] @innovus 73> # Don't Use and Size Only files
# Don't Use and Size Only files
[02/10 19:46:42     41s] @innovus 74> #    If Don't Use file exists
#    If Don't Use file exists
[02/10 19:46:42     41s] @innovus 75> # source $design(dont_use_file)
# source $design(dont_use_file)
[02/10 19:46:42     41s] @innovus 76> #    If Size Only file exists
#    If Size Only file exists
[02/10 19:46:42     41s] @innovus 77> # source $design(size_only_file)
# source $design(size_only_file)
[02/10 19:46:42     41s] @innovus 78> 

[02/10 19:46:42     41s] @innovus 78> enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
enics_create_stage_reports -save_db no -report_timing no -pop_snapshot yes
[02/10 19:46:42     41s] 
[02/10 19:46:42     41s] ENICSINFO: Starting to create reports for stage: init_design
[02/10 19:46:42     41s] ------------------------------------------------------------
[02/10 19:46:42     41s] ENICSINFO: Reports directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/init_design/ 
[02/10 19:46:42     41s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/10 19:46:42     41s] ENICSINFO: Export directory is: /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../export/init_design/ 
[02/10 19:46:42     41s] ENICSINFO: Reporting Timing
[02/10 19:46:42     41s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/10 19:46:42     41s] AAE_WARNING: Waveform propagation feature is not supported in pre-route stage, it is turned off.
[02/10 19:46:43     41s] **WARN: (IMPESI-3478):	Simulation based Equivalent Waveform Model without waveform propagation setting is not properly supported, using moment based EWM instead.
[02/10 19:46:43     41s] AAE DB initialization (MEM=7944.37 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/10 19:46:43     41s] #################################################################################
[02/10 19:46:43     41s] # Design Stage: PreRoute
[02/10 19:46:43     41s] # Design Name: lp_riscv_top
[02/10 19:46:43     41s] # Design Mode: 65nm
[02/10 19:46:43     41s] # Analysis Mode: MMMC OCV 
[02/10 19:46:43     41s] # Parasitics Mode: No SPEF/RCDB 
[02/10 19:46:43     41s] # Signoff Settings: SI On (EWM)
[02/10 19:46:43     41s] #################################################################################
[02/10 19:46:43     41s] Calculate early delays in OCV mode...
[02/10 19:46:43     41s] Calculate late delays in OCV mode...
[02/10 19:46:43     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 8023.4M, InitMEM = 8022.4M)
[02/10 19:46:43     42s] Start delay calculation (fullDC) (1 T). (MEM=8023.4)
[02/10 19:46:43     42s] Start AAE Lib Loading. (MEM=8043.12)
[02/10 19:46:43     42s] End AAE Lib Loading. (MEM=8109.9 CPU=0:00:00.1 Real=0:00:00.0)
[02/10 19:46:43     42s] End AAE Lib Interpolated Model. (MEM=8109.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119685/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[7], driver i_ioring/i_IRAM_PROG_BYTE_7/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][7]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119682/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[6], driver i_ioring/i_IRAM_PROG_BYTE_6/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][6]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119687/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[2][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[0][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[5], driver i_ioring/i_IRAM_PROG_BYTE_5/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_addr_reg[1][5]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/g119684/A0 (cell AO22_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (IMPMSMV-1810):	Net iram_prog_byte_to_core[4], driver i_ioring/i_IRAM_PROG_BYTE_4/C (cell PDDW1216SCDG) voltage 1.08 does not match receiver lp_riscv/iram_prog_data_reg[3][4]/D (cell DFFRPQ_X1M_A9TL) voltage 0.9 for view wc_analysis_view.
[02/10 19:46:44     42s] Type 'man IMPMSMV-1810' for more detail.
[02/10 19:46:44     42s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[02/10 19:46:44     42s] To increase the message display limit, refer to the product command reference manual.
[02/10 19:46:48     46s] Total number of fetched objects 26904
[02/10 19:46:48     46s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/10 19:46:48     47s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[02/10 19:46:48     47s] End delay calculation. (MEM=8310.16 CPU=0:00:04.5 REAL=0:00:04.0)
[02/10 19:46:48     47s] End delay calculation (fullDC). (MEM=8310.16 CPU=0:00:05.2 REAL=0:00:05.0)
[02/10 19:46:48     47s] *** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 8310.2M) ***
[02/10 19:46:49     47s] ENICSINFO: Writing out Database
[02/10 19:46:49     47s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 19:46:49     47s] #% Begin save design ... (date=02/10 19:46:49, mem=1947.4M)
[02/10 19:46:49     47s] % Begin Save ccopt configuration ... (date=02/10 19:46:49, mem=1947.4M)
[02/10 19:46:49     48s] % End Save ccopt configuration ... (date=02/10 19:46:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1948.5M, current mem=1948.5M)
[02/10 19:46:49     48s] % Begin Save netlist data ... (date=02/10 19:46:49, mem=1949.1M)
[02/10 19:46:49     48s] Writing Binary DB to /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.bin in single-threaded mode...
[02/10 19:46:49     48s] % End Save netlist data ... (date=02/10 19:46:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1949.2M, current mem=1949.2M)
[02/10 19:46:49     48s] Writing Netlist "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.v.gz" ...
[02/10 19:46:50     48s] Saving symbol-table file ...
[02/10 19:46:50     48s] Saving congestion map file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.route.congmap.gz ...
[02/10 19:46:50     48s] % Begin Save AAE data ... (date=02/10 19:46:50, mem=1950.1M)
[02/10 19:46:50     48s] Saving AAE Data ...
[02/10 19:46:50     48s] % End Save AAE data ... (date=02/10 19:46:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1950.1M, current mem=1950.1M)
[02/10 19:46:50     48s] Saving preference file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/gui.pref.tcl ...
[02/10 19:46:50     48s] Saving mode setting ...
[02/10 19:46:50     48s] Saving root attributes to be loaded post write_db ...
[02/10 19:46:51     48s] Saving global file ...
[02/10 19:46:51     48s] Saving root attributes to be loaded previous write_db ...
[02/10 19:46:51     49s] % Begin Save floorplan data ... (date=02/10 19:46:51, mem=1952.5M)
[02/10 19:46:51     49s] Saving floorplan file ...
[02/10 19:46:51     49s] % End Save floorplan data ... (date=02/10 19:46:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1954.7M, current mem=1954.7M)
[02/10 19:46:51     49s] Saving PG file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Mon Feb 10 19:46:51 2025)
[02/10 19:46:52     49s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=8232.7M) ***
[02/10 19:46:52     49s] Saving Drc markers ...
[02/10 19:46:52     49s] ... No Drc file written since there is no markers found.
[02/10 19:46:52     49s] % Begin Save placement data ... (date=02/10 19:46:52, mem=1954.9M)
[02/10 19:46:52     49s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/10 19:46:52     49s] Save Adaptive View Pruning View Names to Binary file
[02/10 19:46:52     49s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=8235.7M) ***
[02/10 19:46:52     49s] % End Save placement data ... (date=02/10 19:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1955.1M, current mem=1955.1M)
[02/10 19:46:52     49s] % Begin Save routing data ... (date=02/10 19:46:52, mem=1955.1M)
[02/10 19:46:52     49s] Saving route file ...
[02/10 19:46:52     49s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=8232.7M) ***
[02/10 19:46:52     49s] % End Save routing data ... (date=02/10 19:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1955.3M, current mem=1955.3M)
[02/10 19:46:52     49s] Saving property file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.prop
[02/10 19:46:52     49s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=8235.7M) ***
[02/10 19:46:52     49s] Saving preRoute extracted patterns in file '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/lp_riscv_top.techData.gz' ...
[02/10 19:46:52     49s] Saving preRoute extraction data in directory '/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../dbs/init_design.tmp/extraction/' ...
[02/10 19:46:52     49s] Checksum of RCGrid density data::120
[02/10 19:46:52     49s] % Begin Save power constraints data ... (date=02/10 19:46:52, mem=1957.0M)
[02/10 19:46:52     49s] % End Save power constraints data ... (date=02/10 19:46:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=1957.1M, current mem=1957.1M)
[02/10 19:46:53     49s] Generated self-contained design init_design.tmp
[02/10 19:46:53     49s] #% End save design ... (date=02/10 19:46:53, total cpu=0:00:01.6, real=0:00:04.0, peak res=1958.3M, current mem=1958.3M)
[02/10 19:46:53     49s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/10 19:46:53     49s] *** Message Summary: 0 warning(s), 0 error(s)
[02/10 19:46:53     49s] 
[02/10 19:46:53     49s] @innovus 79> 

[02/10 19:46:53     49s] @innovus 79> ############################################
############################################
[02/10 19:46:53     49s] @innovus 80> # Floorplan
# Floorplan
[02/10 19:46:53     49s] @innovus 81> ############################################
############################################
[02/10 19:46:53     49s] @innovus 82> enics_start_stage "floorplan"
enics_start_stage "floorplan"
[02/10 19:46:53     49s] *********************************************
[02/10 19:46:53     49s] *********************************************
[02/10 19:46:53     49s] **   ENICSINFO: Starting stage floorplan   **
[02/10 19:46:53     49s] *********************************************
[02/10 19:46:53     49s] *********************************************
[02/10 19:46:53     49s] ENICSINFO: Current time is: 10/02/2025 19:46
[02/10 19:46:53     49s] ENICSINFO: ----------------------------------
[02/10 19:46:53     49s] @innovus 83> source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
source ../inputs/$design(TOPLEVEL).floorplan.defines -quiet
[02/10 19:46:53     49s] gnd vdd
[02/10 19:46:53     49s] @innovus 84> 

[02/10 19:46:53     49s] @innovus 84> # If Floorplan DEF is available:
# If Floorplan DEF is available:
[02/10 19:46:53     49s] @innovus 85> # read_def $design(floorplan_def)
# read_def $design(floorplan_def)
[02/10 19:46:53     49s] @innovus 86> 

[02/10 19:46:53     49s] @innovus 86> # If SCAN DEF is available
# If SCAN DEF is available
[02/10 19:46:53     49s] @innovus 87> # read_def $design(scan_def)
# read_def $design(scan_def)
[02/10 19:46:53     49s] @innovus 88> 

[02/10 19:46:53     49s] @innovus 88>
 
[02/10 19:46:53     49s] @innovus 88> # Specify Floorpan
# Specify Floorpan
[02/10 19:46:53     49s] @innovus 89> create_floorplan \
[02/10 19:46:53     49s] +     -core_size [list 2000.0 1700.0 150.0 150.0 150.0 150.0] \
[02/10 19:46:53     49s] +     -core_margins_by die \
[02/10 19:46:53     49s] +     -flip s \
[02/10 19:46:53     49s] +     -match_to_site
create_floorplan \
    -core_size [list 2000.0 1700.0 150.0 150.0 150.0 150.0] \
    -core_margins_by die \
    -flip s \
    -match_to_site
[02/10 19:46:53     49s] Start create_tracks
[02/10 19:46:53     49s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/10 19:46:53     49s] @innovus 90> 

[02/10 19:46:53     49s] @innovus 90> # create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
[02/10 19:46:53     49s] + #     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$desi [1Ggn(floorplan_space_to_core)
# create_floorplan -site $tech(STANDARD_CELL_SITE) -match_to_site \
#     -core_density_size $design(floorplan_ratio) $design(floorplan_utilization) {*}$design(floorplan_space_to_core)
[02/10 19:46:53     49s] @innovus 91> gui_fit
gui_fit
[02/10 19:46:53     49s] @innovus 92> gui_select -point {1562.34800 1328.48050}
[02/10 19:46:57     49s] @innovus 93> gui_select -point {1264.15300 1025.62600}
[02/10 19:47:04     50s] @innovus 94> write_io_file -locations lp_riscv_top.save.io
[02/10 19:48:24     55s] Dumping IO Instances of cell lp_riscv_top
[02/10 19:48:24     55s] @innovus 95> gui_select -point {57.67900 42.05950}
[02/10 19:51:16     63s] @innovus 96> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:51:34     65s] update_floorplan_obj -obj 0x7f3619c6a150 -rects {2871.902 844.677 2991.902 964.677}
[02/10 19:51:34     65s] @innovus 97> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:51:46     67s] update_floorplan_obj -obj 0x7f3619c6a150 -rects {7.679 -26.876 127.679 93.124}
[02/10 19:51:46     67s] @innovus 98> gui_deselect -all 
[02/10 19:51:53     68s] @innovus 99> update_floorplan_obj -obj 0x7f361a06a4a0 -rects {-2107.9125 95.986 -130.541 1815.4395}
[02/10 19:51:56     68s] @innovus 100> gui_select -rect {-45.98600 187.95800 145.98600 -34.72950}
[02/10 19:52:00     68s] @innovus 101> [02/10 19:52:01     68s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/10 19:52:01     68s] 
[02/10 19:52:01     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/10 19:52:01     69s] Summary for sequential cells identification: 
[02/10 19:52:01     69s]   Identified SBFF number: 444
[02/10 19:52:01     69s]   Identified MBFF number: 0
[02/10 19:52:01     69s]   Identified SB Latch number: 0
[02/10 19:52:01     69s]   Identified MB Latch number: 0
[02/10 19:52:01     69s]   Not identified SBFF number: 0
[02/10 19:52:01     69s]   Not identified MBFF number: 0
[02/10 19:52:01     69s]   Not identified SB Latch number: 0
[02/10 19:52:01     69s]   Not identified MB Latch number: 0
[02/10 19:52:01     69s]   Number of sequential cells which are not FFs: 318
[02/10 19:52:01     69s]  Visiting view : wc_analysis_view
[02/10 19:52:01     69s]    : PowerDomain = none : Weighted F : unweighted  = 29.00 (1.000) with rcCorner = 0
[02/10 19:52:01     69s]    : PowerDomain = none : Weighted F : unweighted  = 26.40 (1.000) with rcCorner = -1
[02/10 19:52:01     69s]  Visiting view : bc_analysis_view
[02/10 19:52:01     69s]    : PowerDomain = none : Weighted F : unweighted  = 9.70 (1.000) with rcCorner = 1
[02/10 19:52:01     69s]    : PowerDomain = none : Weighted F : unweighted  = 8.50 (1.000) with rcCorner = -1
[02/10 19:52:01     69s] TLC MultiMap info (StdDelay):
[02/10 19:52:01     69s]   : bc_dly_corner + bc_libset + 1 + no RcCorner := 8.5ps
[02/10 19:52:01     69s]   : bc_dly_corner + bc_libset + 1 + bc_rc_corner := 9.7ps
[02/10 19:52:01     69s]   : wc_dly_corner + wc_libset + 1 + no RcCorner := 26.4ps
[02/10 19:52:01     69s]   : wc_dly_corner + wc_libset + 1 + wc_rc_corner := 29ps
[02/10 19:52:01     69s]  Setting StdDelay to: 29ps
[02/10 19:52:01     69s] 
[02/10 19:52:01     69s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
**ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:30     72s] update_floorplan_obj -obj 0x7f3619c6a000 -rects {2564.747 717.976 2684.747 837.976}
[02/10 19:52:30     72s] @innovus 102> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:30     72s] update_floorplan_obj -obj 0x7f3619c6a070 -rects {2564.747 717.976 2684.747 837.976}
[02/10 19:52:30     72s] @innovus 103> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:30     72s] update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {2564.747 717.976 2684.747 837.976}
[02/10 19:52:30     72s] @innovus 104> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:30     72s] update_floorplan_obj -obj 0x7f3619c6a150 -rects {2564.747 717.976 2684.747 837.976}
[02/10 19:52:30     72s] @innovus 105> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:34     72s] update_floorplan_obj -obj 0x7f3619c6a000 -rects {-191.9725 -65.2705 -71.9725 54.7295}
[02/10 19:52:34     72s] @innovus 106> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:34     72s] update_floorplan_obj -obj 0x7f3619c6a070 -rects {-191.9725 -65.2705 -71.9725 54.7295}
[02/10 19:52:34     72s] @innovus 107> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:34     72s] update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {-191.9725 -65.2705 -71.9725 54.7295}
[02/10 19:52:34     72s] @innovus 108> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:34     72s] update_floorplan_obj -obj 0x7f3619c6a150 -rects {-191.9725 -65.2705 -71.9725 54.7295}
[02/10 19:52:34     72s] @innovus 109> update_floorplan_obj -obj 0x7f3619c6a000 -rects {76.7885 3.8395 196.7885 123.8395}
[02/10 19:52:37     73s] @innovus 110> update_floorplan_obj -obj 0x7f3619c6a070 -rects {76.7885 3.8395 196.7885 123.8395}
[02/10 19:52:37     73s] @innovus 111> update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {76.7885 3.8395 196.7885 123.8395}
[02/10 19:52:37     73s] @innovus 112> update_floorplan_obj -obj 0x7f3619c6a150 -rects {76.7885 3.8395 196.7885 123.8395}
[02/10 19:52:37     73s] @innovus 113> **ERROR: (IMPFP-58):	Cannot move corner cell to none corner area.
[02/10 19:52:40     73s] update_floorplan_obj -obj 0x7f3619c6a000 -rects {0.0 126.7015 120.0 246.7015}
[02/10 19:52:40     73s] @innovus 114> **ERROR: (IMPFP-58):	Cannot move corner cell to none corner area.
[02/10 19:52:40     73s] update_floorplan_obj -obj 0x7f3619c6a070 -rects {0.0 126.7015 120.0 246.7015}
[02/10 19:52:40     73s] @innovus 115> **ERROR: (IMPFP-58):	Cannot move corner cell to none corner area.
[02/10 19:52:40     73s] update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {0.0 126.7015 120.0 246.7015}
[02/10 19:52:40     73s] @innovus 116> **ERROR: (IMPFP-58):	Cannot move corner cell to none corner area.
[02/10 19:52:40     73s] update_floorplan_obj -obj 0x7f3619c6a150 -rects {0.0 126.7015 120.0 246.7015}
[02/10 19:52:40     73s] @innovus 117> update_floorplan_obj -obj 0x7f3619c6a000 -rects {2184.6425 0.0 2304.6425 120.0}
[02/10 19:52:46     75s] @innovus 118> update_floorplan_obj -obj 0x7f3619c6a070 -rects {2184.6425 0.0 2304.6425 120.0}
[02/10 19:52:46     75s] @innovus 119> update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {2184.6425 0.0 2304.6425 120.0}
[02/10 19:52:46     75s] @innovus 120> update_floorplan_obj -obj 0x7f3619c6a150 -rects {2184.6425 0.0 2304.6425 120.0}
[02/10 19:52:46     75s] @innovus 121> update_floorplan_obj -obj 0x7f3619c6a000 -rects {1926.5965 245.7245 2046.5965 365.7245}
[02/10 19:52:51     76s] @innovus 122> update_floorplan_obj -obj 0x7f3619c6a070 -rects {1926.5965 245.7245 2046.5965 365.7245}
[02/10 19:52:51     76s] @innovus 123> update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {1926.5965 245.7245 2046.5965 365.7245}
[02/10 19:52:51     76s] @innovus 124> update_floorplan_obj -obj 0x7f3619c6a150 -rects {1926.5965 245.7245 2046.5965 365.7245}
[02/10 19:52:51     76s] @innovus 125> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:58     78s] update_floorplan_obj -obj 0x7f3619c6a000 -rects {6.876 -3.8395 126.876 116.1605}
[02/10 19:52:58     78s] @innovus 126> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:58     78s] update_floorplan_obj -obj 0x7f3619c6a070 -rects {6.876 -3.8395 126.876 116.1605}
[02/10 19:52:58     78s] @innovus 127> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:58     78s] update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {6.876 -3.8395 126.876 116.1605}
[02/10 19:52:58     78s] @innovus 128> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:52:58     78s] update_floorplan_obj -obj 0x7f3619c6a150 -rects {6.876 -3.8395 126.876 116.1605}
[02/10 19:52:58     78s] @innovus 129> gui_deselect -all 
[02/10 19:53:00     78s] @innovus 130> update_floorplan_obj -obj 0x7f3619c6b6c0 -rects {2106.9635 0.0 2156.9635 120.0}
[02/10 19:53:03     79s] @innovus 131> gui_deselect -all 
[02/10 19:53:04     79s] @innovus 132> **ERROR: (IMPFP-60):	Io Inst new lower left location is outside of headbox, it would not be moved.
[02/10 19:53:09     80s] update_floorplan_obj -obj 0x7f3619c6a150 -rects {-0.803 0.0 119.197 120.0}
[02/10 19:53:09     80s] @innovus 133> update_floorplan_obj -obj 0x7f3619c6a150 -rects {10.7155 15.358 130.7155 135.358}
[02/10 19:53:15     81s] @innovus 134> gui_deselect -all 
[02/10 19:53:18     81s] @innovus 135> update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {2187.679 1881.3265 2307.679 2001.3265}
[02/10 19:53:22     82s] @innovus 136> gui_deselect -all 
[02/10 19:53:24     83s] @innovus 137> update_floorplan_obj -obj 0x7f3619c6a070 -rects {14.555 1869.808 134.555 1989.808}
[02/10 19:53:29     84s] @innovus 138> gui_deselect -all 
[02/10 19:53:33     85s] @innovus 139> update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {2168.4815 14.0315 2288.4815 134.0315}
[02/10 19:53:35     85s] @innovus 140> update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {6.876 19.1975 126.876 139.1975}
[02/10 19:53:39     86s] @innovus 141> gui_deselect -all 
[02/10 19:53:41     87s] @innovus 142> update_floorplan_obj -obj 0x7f3619c6a000 -rects {2164.6425 1858.29 2284.6425 1978.29}
[02/10 19:53:47     88s] @innovus 143> gui_deselect -all 
[02/10 19:53:50     88s] @innovus 144> update_floorplan_obj -obj 0x7f3619c6a150 -rects {11.518 23.0365 131.518 143.0365}
[02/10 19:53:54     89s] @innovus 145> update_floorplan_obj -obj 0x7f3619c6a150 -rects {2161.606 19.1975 2281.606 139.1975}
[02/10 19:54:00     91s] @innovus 146> gui_deselect -all 
[02/10 19:54:02     91s] @innovus 147> update_floorplan_obj -obj 0x7f3619c6a0e0 -rects {2157.766 15.358 2277.766 135.358}
[02/10 19:54:05     92s] @innovus 148> gui_deselect -all 
[02/10 19:54:06     92s] @innovus 149> update_floorplan_obj -obj 0x7f3619c6a150 -rects {22.234 30.7155 142.234 150.7155}
[02/10 19:54:10     93s] @innovus 150> @innovus 150> write_io_file -locations lp_riscv_top.save.io
[02/10 19:54:25     94s] Dumping IO Instances of cell lp_riscv_top
[02/10 19:54:25     94s] @innovus 151> read_io_file lp_riscv_top.save.io
[02/10 20:00:13    111s] Reading IO assignment file "lp_riscv_top.save.io" ...
[02/10 20:00:13    111s] @innovus 152> gui_deselect -all 
[02/10 20:00:15    111s] @innovus 153> gui_deselect -all 
[02/10 20:00:18    112s] @innovus 154> gui_deselect -all 
[02/10 20:00:20    112s] @innovus 155> gui_deselect -all 
[02/10 20:00:23    112s] @innovus 156> gui_deselect -all 
[02/10 20:00:25    112s] @innovus 157> gui_deselect -all 
[02/10 20:00:28    113s] @innovus 158> read_io_file lp_riscv_top.save.io
[02/10 20:02:27    119s] Reading IO assignment file "lp_riscv_top.save.io" ...
[02/10 20:02:27    119s] **ERROR: (IMPFP-3115):	Io i_ioring/i_VSSIO_27 is defined twice.
[02/10 20:02:27    119s] @innovus 159> gui_select -point {1297.81850 1358.98800}
[02/10 20:02:29    119s] @innovus 160> gui_select -point {1282.46050 1938.74350}
[02/10 20:02:37    120s] @innovus 161> gui_deselect -all 
[02/10 20:03:45    124s] @innovus 162> update_floorplan_obj -obj 0x7f3619c6a310 -rects {1375.5325 1868.482 1425.5325 1988.482}
[02/10 20:03:48    125s] @innovus 163> gui_deselect -all 
[02/10 20:03:49    125s] @innovus 164> update_floorplan_obj -obj 0x7f3619c6bc70 -rects {1200.0875 1868.4815 1250.0875 1988.4815}
[02/10 20:03:51    125s] @innovus 165> gui_deselect -all 
[02/10 20:03:53    125s] @innovus 166> update_floorplan_obj -obj 0x7f3619c6a540 -rects {1075.0875 1872.321 1125.0875 1992.321}
[02/10 20:03:55    126s] @innovus 167> gui_deselect -all 
[02/10 20:03:56    126s] @innovus 168> update_floorplan_obj -obj 0x7f3619c6bc70 -rects {1177.0485 1880.0 1227.0485 2000.0}
[02/10 20:03:57    126s] @innovus 169> gui_deselect -all 
[02/10 20:03:58    126s] @innovus 170> update_floorplan_obj -obj 0x7f3619c6a2a0 -rects {1257.945 1880.0 1307.945 2000.0}
[02/10 20:03:59    126s] @innovus 171> gui_deselect -all 
[02/10 20:04:00    126s] @innovus 172> update_floorplan_obj -obj 0x7f3619c6a310 -rects {1329.4565 1880.0 1379.4565 2000.0}
[02/10 20:04:02    126s] @innovus 173> update_floorplan_obj -obj 0x7f3619c6a310 -rects {1356.331 1880.0 1406.331 2000.0}
[02/10 20:04:04    127s] @innovus 174> gui_deselect -all 
[02/10 20:04:05    127s] @innovus 175> update_floorplan_obj -obj 0x7f3619c6a2a0 -rects {1269.4635 1876.1605 1319.4635 1996.1605}
[02/10 20:04:07    127s] @innovus 176> gui_deselect -all 
[02/10 20:04:13    128s] @innovus 177> update_floorplan_obj -obj 0x7f3619c6a3f0 -rects {572.5875 1880.0 622.5875 2000.0}
[02/10 20:04:14    128s] @innovus 178> gui_deselect -all 
[02/10 20:04:15    128s] @innovus 179> update_floorplan_obj -obj 0x7f3619c6a460 -rects {659.459 1895.358 709.459 2015.358}
[02/10 20:04:17    129s] @innovus 180> gui_deselect -all 
[02/10 20:04:19    129s] @innovus 181> update_floorplan_obj -obj 0x7f3619c6a4d0 -rects {750.17 1860.803 800.17 1980.803}
[02/10 20:04:24    130s] @innovus 182> gui_deselect -all 
[02/10 20:04:25    130s] @innovus 183> update_floorplan_obj -obj 0x7f3619c6a540 -rects {948.3835 1868.4815 998.3835 1988.4815}
[02/10 20:04:27    130s] @innovus 184> gui_deselect -all 
[02/10 20:04:28    130s] @innovus 185> update_floorplan_obj -obj 0x7f3619c6bc70 -rects {1054.188 1860.8025 1104.188 1980.8025}
[02/10 20:04:31    131s] @innovus 186> gui_deselect -all 
[02/10 20:04:33    131s] @innovus 187> update_floorplan_obj -obj 0x7f3619c6a2a0 -rects {1150.4425 1868.4815 1200.4425 1988.4815}
[02/10 20:04:35    131s] @innovus 188> gui_deselect -all 
[02/10 20:04:36    132s] @innovus 189> update_floorplan_obj -obj 0x7f3619c6a310 -rects {1252.665 1860.803 1302.665 1980.803}
[02/10 20:04:38    132s] @innovus 190> gui_deselect -all 
[02/10 20:04:49    133s] @innovus 191> update_floorplan_obj -obj 0x7f3619c6b420 -rects {1337.6695 1862.129 1387.6695 1982.129}
[02/10 20:04:54    135s] @innovus 192> gui_deselect -all 
[02/10 20:05:01    135s] @innovus 193> gui_deselect -all 
[02/10 20:05:05    136s] @innovus 194> update_floorplan_obj -obj 0x7f3619c6ba40 -rects {1396.754 1904.7745 1516.754 1954.7745}
[02/10 20:05:08    136s] @innovus 195> update_floorplan_obj -obj 0x7f3619c6ba40 -rects {1427.4705 1864.6425 1477.4705 1984.6425}
[02/10 20:05:11    137s] @innovus 196> gui_deselect -all 
[02/10 20:05:19    137s] @innovus 197> update_floorplan_obj -obj 0x7f3619c6a540 -rects {852.3985 1887.679 902.3985 2007.679}
[02/10 20:05:21    138s] @innovus 198> gui_select -rect {1501.30900 2046.24800 1017.53900 1846.59700}
[02/10 20:05:31    139s] @innovus 199> update_floorplan_obj -obj 0x7f3619c6a2a0 -rects {1073.651 1880.0 1123.651 2000.0}
[02/10 20:05:45    141s] @innovus 200> update_floorplan_obj -obj 0x7f3619c6a310 -rects {1175.876 1880.0 1225.876 2000.0}
[02/10 20:05:45    141s] @innovus 201> update_floorplan_obj -obj 0x7f3619c6b420 -rects {1260.881 1880.0 1310.881 2000.0}
[02/10 20:05:45    141s] @innovus 202> update_floorplan_obj -obj 0x7f3619c6ba40 -rects {1350.681 1880.0 1400.681 2000.0}
[02/10 20:05:45    141s] @innovus 203> update_floorplan_obj -obj 0x7f3619c6bc70 -rects {977.401 1880.0 1027.401 2000.0}
[02/10 20:05:45    141s] @innovus 204> update_floorplan_obj -obj 0x7f361bf0a470 -rects {1124.036 1998.5 1124.136 1998.7}
[02/10 20:05:45    141s] @innovus 205> update_floorplan_obj -obj 0x7f361bf0a4a8 -rects {1021.811 1998.5 1021.911 1998.7}
[02/10 20:05:45    141s] @innovus 206> gui_select -point {2695.37500 1113.26350}
[02/10 20:05:54    141s] @innovus 207> gui_select -point {2242.32100 978.88300}
[02/10 20:05:58    142s] @innovus 208> gui_select -point {2246.16050 1097.90600}
[02/10 20:06:02    142s] @innovus 209> gui_deselect -all 
[02/10 20:06:09    143s] @innovus 210> update_floorplan_obj -obj 0x7f3619c6b490 -rects {2215.2145 848.5165 2265.2145 968.5165}
[02/10 20:06:11    143s] @innovus 211> update_floorplan_obj -obj 0x7f3619c6b490 -rects {2176.1605 871.5515 2296.1605 921.5515}
[02/10 20:06:14    144s] @innovus 212> gui_select -point {1201.83250 38.22000}
[02/10 20:06:21    145s] @innovus 213> gui_select -point {1309.33650 57.41700}
[02/10 20:06:26    145s] @innovus 214> gui_select -point {1067.45200 57.41700}
[02/10 20:06:29    145s] @innovus 215> gui_select -point {940.75050 57.41700}
[02/10 20:06:31    145s] @innovus 216> gui_select -point {940.75050 57.41700}
[02/10 20:06:32    145s] @innovus 217> gui_deselect -all 
[02/10 20:06:42    146s] @innovus 218> update_floorplan_obj -obj 0x7f3619c6b180 -rects {633.656 0.0 683.656 120.0}
[02/10 20:06:43    147s] @innovus 219> gui_deselect -all 
[02/10 20:06:45    147s] @innovus 220> update_floorplan_obj -obj 0x7f3619c6b1f0 -rects {727.955 7.679 777.955 127.679}
[02/10 20:06:47    147s] @innovus 221> gui_deselect -all 
[02/10 20:06:48    147s] @innovus 222> update_floorplan_obj -obj 0x7f3619c6b260 -rects {810.7355 0.0 860.7355 120.0}
[02/10 20:06:49    148s] @innovus 223> gui_deselect -all 
[02/10 20:06:53    148s] @innovus 224> update_floorplan_obj -obj 0x7f3619c6b3b0 -rects {1565.8835 15.358 1615.8835 135.358}
[02/10 20:06:56    149s] @innovus 225> gui_deselect -all 
[02/10 20:06:58    149s] @innovus 226> update_floorplan_obj -obj 0x7f3619c6b2d0 -rects {916.553 7.679 966.553 127.679}
[02/10 20:07:00    149s] @innovus 227> gui_deselect -all 
[02/10 20:07:10    150s] @innovus 228> update_floorplan_obj -obj 0x7f3619c6bb90 -rects {1243.176 79.1515 1363.176 129.1515}
[02/10 20:07:12    151s] @innovus 229> update_floorplan_obj -obj 0x7f3619c6bb90 -rects {1231.658 44.5965 1351.658 94.5965}
[02/10 20:07:17    152s] @innovus 230> gui_deselect -all 
[02/10 20:07:20    152s] @innovus 231> update_floorplan_obj -obj 0x7f3619c6b9d0 -rects {1039.686 39.435 1159.686 89.435}
[02/10 20:07:22    153s] @innovus 232> gui_deselect -all 
[02/10 20:07:25    153s] @innovus 233> update_floorplan_obj -obj 0x7f3619c6bb90 -rects {1262.3755 0.0 1312.3755 120.0}
[02/10 20:07:26    154s] @innovus 234> gui_deselect -all 
[02/10 20:07:29    154s] @innovus 235> gui_deselect -all 
[02/10 20:07:41    156s] @innovus 236> update_floorplan_obj -obj 0x7f3619c6b500 -rects {1349.653 3.8395 1399.653 123.8395}
[02/10 20:07:44    157s] @innovus 237> gui_deselect -all 
[02/10 20:07:47    157s] @innovus 238> update_floorplan_obj -obj 0x7f3619c6abd0 -rects {1647.1205 45.744 1767.1205 95.744}
[02/10 20:07:50    158s] @innovus 239> gui_deselect -all 
[02/10 20:07:51    158s] @innovus 240> update_floorplan_obj -obj 0x7f3619c6ab60 -rects {1439.7905 1919.5315 1559.7905 1969.5315}
[02/10 20:07:53    159s] @innovus 241> gui_deselect -all 
[02/10 20:07:55    159s] @innovus 242> update_floorplan_obj -obj 0x7f3619c6ac40 -rects {2173.124 755.901 2293.124 805.901}
[02/10 20:07:58    160s] @innovus 243> gui_deselect -all 
[02/10 20:08:00    160s] @innovus 244> update_floorplan_obj -obj 0x7f3619c6b960 -rects {29.913 1088.232 149.913 1138.232}
[02/10 20:08:04    161s] @innovus 245> gui_deselect -all 
[02/10 20:08:07    161s] @innovus 246> update_floorplan_obj -obj 0x7f3619c6bc00 -rects {3.0365 984.63 123.0365 1034.63}
[02/10 20:08:11    162s] @innovus 247> gui_deselect -all 
[02/10 20:08:14    163s] @innovus 248> update_floorplan_obj -obj 0x7f3619c6b570 -rects {38.7165 886.911 88.7165 1006.911}
[02/10 20:08:15    163s] @innovus 249> gui_select -point {42.32100 1109.42400}
[02/10 20:08:29    165s] @innovus 250> gui_select -point {84.55500 978.88300}
[02/10 20:08:30    165s] @innovus 251> gui_select -point {46.16050 990.40150}
[02/10 20:08:33    166s] @innovus 252> gui_select -point {53.83950 921.29150}
[02/10 20:08:34    166s] @innovus 253> gui_select -point {2530.27900 1266.84100}
[02/10 20:08:37    166s] @innovus 254> @innovus 254> write_io_file -locations ../inputs/ioring.io
[02/10 20:10:35    173s] Dumping IO Instances of cell lp_riscv_top
[02/10 20:10:35    173s] @innovus 255> 
@innovus 255> # Set up pads (for fullchip) or pins (for macro)
# Set up pads (for fullchip) or pins (for macro)
[02/10 20:12:27    179s] 
[02/10 20:12:27    179s] .                                            CompStatus_RegisterPct
[02/10 20:12:27    179s] Debug_RegisterChkStop                        Debug_UnregisterChkStop
[02/10 20:12:27    179s] _close.pre_expect                            _report_partition_info
[02/10 20:12:27    179s] _tixDeleteFlags                              _tixRecordFlags
[02/10 20:12:27    179s] add_area_io_fillers                          add_area_io_rows
[02/10 20:12:27    179s] add_clock_tree_exclusion_drivers             add_clock_tree_source_group_roots
[02/10 20:12:27    179s] add_connection_to_neighbor_partition         add_decap_cell_candidates
[02/10 20:12:27    179s] add_decaps                                   add_decomp_filler
[02/10 20:12:27    179s] add_dummy_boundary_wires                     add_endcaps
[02/10 20:12:27    179s] add_fences                                   add_filler_gaps
[02/10 20:12:27    179s] add_fillers                                  add_gate_array_filler
[02/10 20:12:27    179s] add_io_buffers                               add_io_fillers
[02/10 20:12:27    179s] add_io_insts                                 add_io_row_fillers
[02/10 20:12:27    179s] add_line_end_track                           add_metal_fill
[02/10 20:12:27    179s] add_metal_fill_signoff                       add_mim_cap
[02/10 20:12:27    179s] add_notch_fill                               add_obj_on_bump
[02/10 20:12:27    179s] add_partition_feedthrus                      add_power_mesh_colors
[02/10 20:12:27    179s] add_power_switches                           add_reinforce_pg
[02/10 20:12:27    179s] add_repeater_by_rule                         add_rings
[02/10 20:12:27    179s] add_route_via_defs                           add_sai_boundary_flops
[02/10 20:12:27    179s] add_sdp_rows_blockages                       add_spare_insts
[02/10 20:12:27    179s] add_split_power_vias                         add_stripes
[02/10 20:12:27    179s] add_tap_walls                                add_target_pg
[02/10 20:12:27    179s] add_tieoffs                                  add_to_collection[62D[23A[62C[23B
[02/10 20:12:27    179s] 
[02/10 20:12:27    179s] README                        debug.txt             fv/
[02/10 20:12:27    179s] genus.cmd                     genus.cmd1            genus.log
[02/10 20:12:27    179s] genus.log1                    innovus.cmd           innovus.cmd1
[02/10 20:12:27    179s] innovus.cmd10                 innovus.cmd11         innovus.cmd2
[02/10 20:12:27    179s] innovus.cmd3                  innovus.cmd4          innovus.cmd5
[02/10 20:12:27    179s] innovus.cmd6                  innovus.cmd7          innovus.cmd8
[02/10 20:12:27    179s] innovus.cmd9                  innovus.log           innovus.log1
[02/10 20:12:27    179s] innovus.log10                 innovus.log11         innovus.log2
[02/10 20:12:27    179s] innovus.log3                  innovus.log4          innovus.log5
[02/10 20:12:27    179s] innovus.log6                  innovus.log7          innovus.log8
[02/10 20:12:27    179s] innovus.log9                  innovus.logv          innovus.logv1
[02/10 20:12:27    179s] innovus.logv10                innovus.logv11        innovus.logv2
[02/10 20:12:27    179s] innovus.logv3                 innovus.logv4         innovus.logv5
[02/10 20:12:27    179s] innovus.logv6                 innovus.logv7         innovus.logv8
[02/10 20:12:27    179s] innovus.logv9                 lp_riscv_top.def      lp_riscv_top.fp
[02/10 20:12:27    179s] lp_riscv_top.fp.relFPlan      lp_riscv_top.fp.spr   lp_riscv_top.geom.rpt
[02/10 20:12:27    179s] lp_riscv_top.geom.rpt.old     lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/10 20:12:27    179s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log        scheduling_file.cts.11050
[02/10 20:12:27    179s] sroute.log                    sroute.log1           sroute.log2
[02/10 20:12:27    179s] sroute.log3                   sroute.log4           trace_core_00_0.log
[02/10 20:12:27    179s] waves.shm/                    xcelium.d/            xrun.history
[02/10 20:12:27    179s] xrun.log[8D[21A[8C[21B
[02/10 20:12:27    179s] 
[02/10 20:12:27    179s] README                        debug.txt             fv/
[02/10 20:12:27    179s] genus.cmd                     genus.cmd1            genus.log
[02/10 20:12:27    179s] genus.log1                    innovus.cmd           innovus.cmd1
[02/10 20:12:27    179s] innovus.cmd10                 innovus.cmd11         innovus.cmd2
[02/10 20:12:27    179s] innovus.cmd3                  innovus.cmd4          innovus.cmd5
[02/10 20:12:27    179s] innovus.cmd6                  innovus.cmd7          innovus.cmd8
[02/10 20:12:27    179s] innovus.cmd9                  innovus.log           innovus.log1
[02/10 20:12:27    179s] innovus.log10                 innovus.log11         innovus.log2
[02/10 20:12:27    179s] innovus.log3                  innovus.log4          innovus.log5
[02/10 20:12:27    179s] innovus.log6                  innovus.log7          innovus.log8
[02/10 20:12:27    179s] innovus.log9                  innovus.logv          innovus.logv1
[02/10 20:12:27    179s] innovus.logv10                innovus.logv11        innovus.logv2
[02/10 20:12:27    179s] innovus.logv3                 innovus.logv4         innovus.logv5
[02/10 20:12:27    179s] innovus.logv6                 innovus.logv7         innovus.logv8
[02/10 20:12:27    179s] innovus.logv9                 lp_riscv_top.def      lp_riscv_top.fp
[02/10 20:12:27    179s] lp_riscv_top.fp.relFPlan      lp_riscv_top.fp.spr   lp_riscv_top.geom.rpt
[02/10 20:12:27    179s] lp_riscv_top.geom.rpt.old     lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/10 20:12:27    179s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log        scheduling_file.cts.11050
[02/10 20:12:27    179s] sroute.log                    sroute.log1           sroute.log2
[02/10 20:12:27    179s] sroute.log3                   sroute.log4           trace_core_00_0.log
[02/10 20:12:27    179s] waves.shm/                    xcelium.d/            xrun.history
[02/10 20:12:27    179s] xrun.log[8D[21A[8C[21B
[02/10 20:12:27    179s] 
[02/10 20:12:27    179s] README                        debug.txt             fv/
[02/10 20:12:27    179s] genus.cmd                     genus.cmd1            genus.log
[02/10 20:12:27    179s] genus.log1                    innovus.cmd           innovus.cmd1
[02/10 20:12:27    179s] innovus.cmd10                 innovus.cmd11         innovus.cmd2
[02/10 20:12:27    179s] innovus.cmd3                  innovus.cmd4          innovus.cmd5
[02/10 20:12:27    179s] innovus.cmd6                  innovus.cmd7          innovus.cmd8
[02/10 20:12:27    179s] innovus.cmd9                  innovus.log           innovus.log1
[02/10 20:12:27    179s] innovus.log10                 innovus.log11         innovus.log2
[02/10 20:12:27    179s] innovus.log3                  innovus.log4          innovus.log5
[02/10 20:12:27    179s] innovus.log6                  innovus.log7          innovus.log8
[02/10 20:12:27    179s] innovus.log9                  innovus.logv          innovus.logv1
[02/10 20:12:27    179s] innovus.logv10                innovus.logv11        innovus.logv2
[02/10 20:12:27    179s] innovus.logv3                 innovus.logv4         innovus.logv5
[02/10 20:12:27    179s] innovus.logv6                 innovus.logv7         innovus.logv8
[02/10 20:12:27    179s] innovus.logv9                 lp_riscv_top.def      lp_riscv_top.fp
[02/10 20:12:27    179s] lp_riscv_top.fp.relFPlan      lp_riscv_top.fp.spr   lp_riscv_top.geom.rpt
[02/10 20:12:27    179s] lp_riscv_top.geom.rpt.old     lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/10 20:12:27    179s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log        scheduling_file.cts.11050
[02/10 20:12:27    179s] sroute.log                    sroute.log1           sroute.log2
[02/10 20:12:27    179s] sroute.log3                   sroute.log4           trace_core_00_0.log
[02/10 20:12:27    179s] waves.shm/                    xcelium.d/            xrun.history
[02/10 20:12:27    179s] xrun.log[8D[21A[8C[21B
[02/10 20:12:27    179s] 
[02/10 20:12:27    179s] .                                            CompStatus_RegisterPct
[02/10 20:12:27    179s] Debug_RegisterChkStop                        Debug_UnregisterChkStop
[02/10 20:12:27    179s] _close.pre_expect                            _report_partition_info
[02/10 20:12:27    179s] _tixDeleteFlags                              _tixRecordFlags
[02/10 20:12:27    179s] add_area_io_fillers                          add_area_io_rows
[02/10 20:12:27    179s] add_clock_tree_exclusion_drivers             add_clock_tree_source_group_roots
[02/10 20:12:27    179s] add_connection_to_neighbor_partition         add_decap_cell_candidates
[02/10 20:12:27    179s] add_decaps                                   add_decomp_filler
[02/10 20:12:27    179s] add_dummy_boundary_wires                     add_endcaps
[02/10 20:12:27    179s] add_fences                                   add_filler_gaps
[02/10 20:12:27    179s] add_fillers                                  add_gate_array_filler
[02/10 20:12:27    179s] add_io_buffers                               add_io_fillers
[02/10 20:12:27    179s] add_io_insts                                 add_io_row_fillers
[02/10 20:12:27    179s] add_line_end_track                           add_metal_fill
[02/10 20:12:27    179s] add_metal_fill_signoff                       add_mim_cap
[02/10 20:12:27    179s] add_notch_fill                               add_obj_on_bump
[02/10 20:12:27    179s] add_partition_feedthrus                      add_power_mesh_colors
[02/10 20:12:27    179s] add_power_switches                           add_reinforce_pg
[02/10 20:12:27    179s] add_repeater_by_rule                         add_rings
[02/10 20:12:27    179s] add_route_via_defs                           add_sai_boundary_flops
[02/10 20:12:27    179s] add_sdp_rows_blockages                       add_spare_insts
[02/10 20:12:27    179s] add_split_power_vias                         add_stripes
[02/10 20:12:27    179s] add_tap_walls                                add_target_pg
[02/10 20:12:27    179s] add_tieoffs                                  add_to_collection[62D[23A[62C[23B
[02/10 20:12:27    179s] 
[02/10 20:12:27    179s] README                        debug.txt             fv/
[02/10 20:12:27    179s] genus.cmd                     genus.cmd1            genus.log
[02/10 20:12:27    179s] genus.log1                    innovus.cmd           innovus.cmd1
[02/10 20:12:27    179s] innovus.cmd10                 innovus.cmd11         innovus.cmd2
[02/10 20:12:27    179s] innovus.cmd3                  innovus.cmd4          innovus.cmd5
[02/10 20:12:27    179s] innovus.cmd6                  innovus.cmd7          innovus.cmd8
[02/10 20:12:27    179s] innovus.cmd9                  innovus.log           innovus.log1
[02/10 20:12:27    179s] innovus.log10                 innovus.log11         innovus.log2
[02/10 20:12:27    179s] innovus.log3                  innovus.log4          innovus.log5
[02/10 20:12:27    179s] innovus.log6                  innovus.log7          innovus.log8
[02/10 20:12:27    179s] innovus.log9                  innovus.logv          innovus.logv1
[02/10 20:12:27    179s] innovus.logv10                innovus.logv11        innovus.logv2
[02/10 20:12:27    179s] innovus.logv3                 innovus.logv4         innovus.logv5
[02/10 20:12:27    179s] innovus.logv6                 innovus.logv7         innovus.logv8
[02/10 20:12:27    179s] innovus.logv9                 lp_riscv_top.def      lp_riscv_top.fp
[02/10 20:12:27    179s] lp_riscv_top.fp.relFPlan      lp_riscv_top.fp.spr   lp_riscv_top.geom.rpt
[02/10 20:12:27    179s] lp_riscv_top.geom.rpt.old     lp_riscv_top.save.io  lp_riscv_top.welltap.rpt
[02/10 20:12:27    179s] lp_riscv_top.welltap.rpt.old  pvsUI_ipvs.log        scheduling_file.cts.11050
[02/10 20:12:27    179s] sroute.log                    sroute.log1           sroute.log2
[02/10 20:12:27    179s] sroute.log3                   sroute.log4           trace_core_00_0.log
[02/10 20:12:27    179s] waves.shm/                    xcelium.d/            xrun.history
[02/10 20:12:27    179s] xrun.log[8D[21A[8C[21B
[02/10 20:12:27    179s] @innovus 256> if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
[02/10 20:12:27    179s] + enics_message "Defining IO Ring" medium
[02/10 20:12:27    179s] + # Reload the IO file after resizing the floorplan
[02/10 20:12:27    179s] + read_io_file $design(io_file)
[02/10 20:12:27    179s] + # Add IO Fillers
[02/10 20:12:27    179s] + add_io_fillers -cells $tech(IO_FILLERS) -prefix IOFILLER
[02/10 20:12:27    179s] + # Connect Pad Rings
[02/10 20:12:27    179s] + #route_special -connect {pad_ring} \
[02/10 20:12:27    179s] + #-nets "$design(digital_gnd) $design(digital_vdd) $design(io_gnd) $design(io_vdd)"
[02/10 20:12:27    179s] + } elseif {$design(FULLCHIP_OR_MACRO)=="MACRO"} {
[02/10 20:12:27    179s] + enics_message "Spreading Pins around Macro" medium
[02/10 20:12:27    179s] +     # Spread pins
[02/10 20:12:27    179s] + set pins_to_spread  [get_db ports .name] ;#[get_object_name [get_ports]]
[02/10 20:12:27    179s] + #edit_pin -fix_overlap 1 -spread_direction clockwise -side Bottom -layer 4 -spread_type s [1Gide 
[02/10 20:12:27    179s] + edit_pin -spread_type start -start {0 0} -spread_direction clockwise -layer {3 4}  \
[02/10 20:12:27    179s] +         -pin $pins_to_spread -fix_overlap 1 -spacing 6
[02/10 20:12:27    179s] + 
[02/10 20:12:27    179s] + }
if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
enics_message "Defining IO Ring" medium
# Reload the IO file after resizing the floorplan
read_io_file $design(io_file)
# Add IO Fillers
add_io_fillers -cells $tech(IO_FILLERS) -prefix IOFILLER
# Connect Pad Rings
#route_special -connect {pad_ring} \
#-nets "$design(digital_gnd) $design(digital_vdd) $design(io_gnd) $design(io_vdd)"
} elseif {$design(FULLCHIP_OR_MACRO)=="MACRO"} {
enics_message "Spreading Pins around Macro" medium
    # Spread pins
set pins_to_spread  [get_db ports .name] ;#[get_object_name [get_ports]]
#edit_pin -fix_overlap 1 -spread_direction clockwise -side Bottom -layer 4 -spread_type side 
edit_pin -spread_type start -start {0 0} -spread_direction clockwise -layer {3 4}  \
        -pin $pins_to_spread -fix_overlap 1 -spacing 6

}
[02/10 20:12:27    179s] 
[02/10 20:12:27    179s] ENICSINFO: Defining IO Ring
[02/10 20:12:27    179s] ---------------------------
[02/10 20:12:27    179s] Reading IO assignment file "/data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../inputs/ioring.io" ...
[02/10 20:12:27    179s] Added 49 of filler cell 'PFILLER20' on top side.
[02/10 20:12:27    179s] Added 13 of filler cell 'PFILLER10' on top side.
[02/10 20:12:27    179s] Added 13 of filler cell 'PFILLER5' on top side.
[02/10 20:12:27    179s] Added 28 of filler cell 'PFILLER1' on top side.
[02/10 20:12:27    179s] Added 10 of filler cell 'PFILLER05' on top side.
[02/10 20:12:27    179s] Added 400 of filler cell 'PFILLER0005' on top side.
[02/10 20:12:27    179s] Added 35 of filler cell 'PFILLER20' on left side.
[02/10 20:12:27    179s] Added 15 of filler cell 'PFILLER10' on left side.
[02/10 20:12:27    179s] Added 1 of filler cell 'PFILLER5' on left side.
[02/10 20:12:27    179s] Added 46 of filler cell 'PFILLER1' on left side.
[02/10 20:12:27    179s] Added 16 of filler cell 'PFILLER05' on left side.
[02/10 20:12:27    179s] Added 200 of filler cell 'PFILLER0005' on left side.
[02/10 20:12:27    179s] Added 51 of filler cell 'PFILLER20' on bottom side.
[02/10 20:12:27    179s] Added 13 of filler cell 'PFILLER10' on bottom side.
[02/10 20:12:27    180s] Added 5 of filler cell 'PFILLER5' on bottom side.
[02/10 20:12:27    180s] Added 28 of filler cell 'PFILLER1' on bottom side.
[02/10 20:12:27    180s] Added 6 of filler cell 'PFILLER05' on bottom side.
[02/10 20:12:27    180s] Added 800 of filler cell 'PFILLER0005' on bottom side.
[02/10 20:12:27    180s] Added 46 of filler cell 'PFILLER20' on right side.
[02/10 20:12:27    180s] Added 11 of filler cell 'PFILLER10' on right side.
[02/10 20:12:27    180s] Added 11 of filler cell 'PFILLER5' on right side.
[02/10 20:12:27    180s] Added 16 of filler cell 'PFILLER1' on right side.
[02/10 20:12:27    180s] Added 10 of filler cell 'PFILLER05' on right side.
[02/10 20:12:27    180s] Added 800 of filler cell 'PFILLER0005' on right side.
[02/10 20:12:27    180s] @innovus 257> gui_redraw
gui_redraw
[02/10 20:12:27    180s] @innovus 258> 
@innovus 258> # Check the design 
# Check the design 
[02/10 20:12:49    181s] @innovus 259> #    You can browse the HTML report with Firefox
#    You can browse the HTML report with Firefox
[02/10 20:12:49    181s] @innovus 260> check_legacy_design -all -out_dir $design(reports_dir)/$this_run(stagcheck_legacy_design -all -out_dir $design(reports_dir)/$this_run(stage)
e)
[02/10 20:12:49    181s] **WARN: (IMPREPO-205):	There are 44 Cells with missing PG PIN.
[02/10 20:12:49    181s] **WARN: (IMPREPO-210):	There are 1 Cells PG Pins with missing geometry.
[02/10 20:12:49    181s] OPERPROF: Starting checkPlace at level 1, MEM:8847.0M, EPOCH TIME: 1739218369.429160
[02/10 20:12:49    181s] Processing tracks to init pin-track alignment.
[02/10 20:12:49    181s] z: 2, totalTracks: 1
[02/10 20:12:49    181s] z: 4, totalTracks: 1
[02/10 20:12:49    181s] z: 6, totalTracks: 1
[02/10 20:12:49    181s] z: 8, totalTracks: 1
[02/10 20:12:49    181s] #spOpts: N=65 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 20:12:49    181s] All LLGs are deleted
[02/10 20:12:49    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:12:49    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:12:49    181s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:8859.0M, EPOCH TIME: 1739218369.651519
[02/10 20:12:49    181s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.003, MEM:8860.0M, EPOCH TIME: 1739218369.654786
[02/10 20:12:49    181s] # Building lp_riscv_top llgBox search-tree.
[02/10 20:12:49    181s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:8860.0M, EPOCH TIME: 1739218369.656314
[02/10 20:12:49    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:12:49    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:12:49    181s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:8860.0M, EPOCH TIME: 1739218369.658780
[02/10 20:12:49    181s] Max number of tech site patterns supported in site array is 256.
[02/10 20:12:49    181s] Core basic site is sc9_cln65lp
[02/10 20:12:49    181s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:8868.0M, EPOCH TIME: 1739218369.730719
[02/10 20:12:49    181s] After signature check, allow fast init is false, keep pre-filter is false.
[02/10 20:12:49    181s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/10 20:12:49    181s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.002, MEM:8868.0M, EPOCH TIME: 1739218369.732820
[02/10 20:12:49    181s] Use non-trimmed site array because memory saving is not enough.
[02/10 20:12:49    181s] SiteArray: non-trimmed site array dimensions = 944 x 10000
[02/10 20:12:49    181s] SiteArray: use 48,332,800 bytes
[02/10 20:12:49    181s] SiteArray: current memory after site array memory allocation 8914.1M
[02/10 20:12:49    181s] SiteArray: FP blocked sites are writable
[02/10 20:12:49    181s] Estimated cell power/ground rail width = 0.225 um
[02/10 20:12:49    181s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 20:12:49    181s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:8914.1M, EPOCH TIME: 1739218369.840194
[02/10 20:12:49    181s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:8914.1M, EPOCH TIME: 1739218369.840273
[02/10 20:12:49    181s] SiteArray: number of non floorplan blocked sites for llg default is 9440000
[02/10 20:12:49    181s] Atter site array init, number of instance map data is 0.
[02/10 20:12:49    181s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.241, REAL:0.256, MEM:8914.1M, EPOCH TIME: 1739218369.914663
[02/10 20:12:49    181s] 
[02/10 20:12:49    181s]  Pre_CCE_Colorizing is not ON! (0:0:2898:0)
[02/10 20:12:49    181s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.267, REAL:0.285, MEM:8914.1M, EPOCH TIME: 1739218369.940905
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Begin checking placement ... (start mem=8847.0M, init mem=8914.1M)
[02/10 20:12:50    182s] Begin checking exclusive groups violation ...
[02/10 20:12:50    182s] There are 0 groups to check, max #box is 0, total #box is 0
[02/10 20:12:50    182s] Finished checking exclusive groups violations. Found 0 Vio.
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Running CheckPlace using 1 thread in normal mode...
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] ...checkPlace normal is done!
[02/10 20:12:50    182s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:8914.1M, EPOCH TIME: 1739218370.043406
[02/10 20:12:50    182s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:8914.1M, EPOCH TIME: 1739218370.044452
[02/10 20:12:50    182s] *info: Recommended don't use cell = 0           
[02/10 20:12:50    182s] *info: Placed = 0             
[02/10 20:12:50    182s] *info: Unplaced = 26120        (BLOCKS = 3)
[02/10 20:12:50    182s] Placement Density:46.50%(1580237/3398400)
[02/10 20:12:50    182s] Placement Density (including fixed std cells):46.50%(1580237/3398400)
[02/10 20:12:50    182s] All LLGs are deleted
[02/10 20:12:50    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:12:50    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:12:50    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:8914.1M, EPOCH TIME: 1739218370.084833
[02/10 20:12:50    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:8914.1M, EPOCH TIME: 1739218370.086745
[02/10 20:12:50    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:12:50    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:12:50    182s] OPERPROF: Finished checkPlace at level 1, CPU:0.604, REAL:0.664, MEM:8914.1M, EPOCH TIME: 1739218370.093482
[02/10 20:12:50    182s] Finished check_place (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=8914.1M)
[02/10 20:12:50    182s] Design: lp_riscv_top
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] ------ Design Summary:
[02/10 20:12:50    182s] Total Standard Cell Number   (cells) : 26117
[02/10 20:12:50    182s] Total Block Cell Number      (cells) : 3
[02/10 20:12:50    182s] Total I/O Pad Cell Number    (cells) : 2691
[02/10 20:12:50    182s] Total Standard Cell Area     ( um^2) : 80845.92
[02/10 20:12:50    182s] Total Block Cell Area        ( um^2) : 1499390.71
[02/10 20:12:50    182s] Total I/O Pad Cell Area      ( um^2) : 974400.00
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] ------ Design Statistics:
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Number of Instances            : 28811
[02/10 20:12:50    182s] Number of Non-uniquified Insts : 28729
[02/10 20:12:50    182s] Number of Nets                 : 27104
[02/10 20:12:50    182s] Average number of Pins per Net : 3.50
[02/10 20:12:50    182s] Maximum number of Pins in Net  : 2182
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] ------ I/O Port summary
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Number of Primary I/O Ports    : 35
[02/10 20:12:50    182s] Number of Input Ports          : 34
[02/10 20:12:50    182s] Number of Output Ports         : 1
[02/10 20:12:50    182s] Number of Bidirectional Ports  : 0
[02/10 20:12:50    182s] Number of Power/Ground Ports   : 0
[02/10 20:12:50    182s] Number of Floating Ports                     *: 0
[02/10 20:12:50    182s] Number of Ports Connected to Multiple Pads   *: 0
[02/10 20:12:50    182s] Number of Ports Connected to Core Instances   : 0
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] ------ Design Rule Checking:
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Number of Output Pins connect to Power/Ground *: 0
[02/10 20:12:50    182s] Number of Insts with Input Pins tied together ?: 29
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_RST_N' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:12:50    182s] Type 'man IMPDB-2148' for more detail.
[02/10 20:12:50    182s] **WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
[02/10 20:12:50    182s] To increase the message display limit, refer to the product command reference manual.
[02/10 20:12:50    182s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 199
[02/10 20:12:50    182s] Number of Input/InOut Floating Pins            : 0
[02/10 20:12:50    182s] Number of Output Floating Pins                 : 0
[02/10 20:12:50    182s] Number of Output Term Marked TieHi/Lo         *: 0
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] **WARN: (IMPREPO-216):	There are 29 Instances with input pins tied together.
[02/10 20:12:50    182s] **WARN: (IMPREPO-217):	There are 199 TieHi/Lo term nets not connected to instance's PG terms.
[02/10 20:12:50    182s] Number of nets with tri-state drivers          : 34
[02/10 20:12:50    182s] Number of nets with parallel drivers           : 0
[02/10 20:12:50    182s] Number of nets with multiple drivers           : 0
[02/10 20:12:50    182s] Number of nets with no driver (No FanIn)       : 0
[02/10 20:12:50    182s] Number of Output Floating nets (No FanOut)     : 379
[02/10 20:12:50    182s] Number of High Fanout nets (>50)               : 10
[02/10 20:12:50    182s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[02/10 20:12:50    182s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_32768_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:12:50    182s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_16384_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:12:50    182s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_16384_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] # Number of cells of input netlist marked dont_use = 3.
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Checking for any assigns in the netlist...
[02/10 20:12:50    182s] Assigns in module hs_tiehigh
[02/10 20:12:50    182s]   POWER_TAP 1b'1
[02/10 20:12:50    182s] Assigns in module hs_tielow
[02/10 20:12:50    182s]   GROUND_TAP 1b'0
[02/10 20:12:50    182s]   No assigns found.
[02/10 20:12:50    182s] Checking routing tracks.....
[02/10 20:12:50    182s] Checking other grids.....
[02/10 20:12:50    182s] Checking FINFET Grid is on Manufacture Grid.....
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Checking core/die box is on Grid.....
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Checking snap rule ......
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Checking Row is on grid......
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Checking AreaIO row.....
[02/10 20:12:50    182s] Checking routing blockage.....
[02/10 20:12:50    182s] Checking components.....
[02/10 20:12:50    182s] Checking constraints (guide/region/fence).....
[02/10 20:12:50    182s] **ERROR: (IMPFP-3966):	Module lp_riscv Constraint is not on manufacturing grid (LL--2107.9125 95.9860). The object must be on manufacturing grid in order to be manufactured. Move the object so it is on the manufacturing grid.
[02/10 20:12:50    182s] Type 'man IMPFP-3966' for more detail.
[02/10 20:12:50    182s] **ERROR: (IMPFP-3967):	Module lp_riscv Constraint is not on the manufacturing grid (UR--130.5410 1815.4395). You must move it to the manufacturing grid. For an object to be manufactured, it should be on the manufacturing grid.
[02/10 20:12:50    182s] Type 'man IMPFP-3967' for more detail.
[02/10 20:12:50    182s] **ERROR: (IMPFP-7400):	Module lp_riscv's lower left corner (-2107.9125000000 , 95.9860000000)  are NOT on InstanceGrid. You can use the get_db command to check the current grid settings and use the set_db command to change the grid to snap to. You can also use the set_preference SnapAllCorners 1(0) command to control if all vertexes (or corners) need to be snapped to the grid.
[02/10 20:12:50    182s] **WARN: (IMPFP-7400):	Module lp_riscv's vertexes (-2107.9125000000 , 1815.4395000000) (-130.5410000000 , 1815.4395000000) (-130.5410000000 , 95.9860000000)  are NOT on InstanceGrid. You can use the get_db command to check the current grid settings and use the set_db command to change the grid to snap to. You can also use the set_preference SnapAllCorners 1(0) command to control if all vertexes (or corners) need to be snapped to the grid.
[02/10 20:12:50    182s] Checking groups.....
[02/10 20:12:50    182s] Checking Ptn Core Box.....
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] Checking Preroutes.....
[02/10 20:12:50    182s] No. of regular pre-routes not on tracks : 0 
[02/10 20:12:50    182s]  Design check done.
[02/10 20:12:50    182s] Report saved in file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/floorplan/lp_riscv_top.main.htm.ascii
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] *** Summary of all messages that are not suppressed in this session:
[02/10 20:12:50    182s] Severity  ID               Count  Summary                                  
[02/10 20:12:50    182s] WARNING   IMPFP-7400           2  %s are NOT on %s. You can use the %s com...
[02/10 20:12:50    182s] ERROR     IMPFP-3967           1  %s is not on the manufacturing grid (UR-...
[02/10 20:12:50    182s] ERROR     IMPFP-3966           1  %s is not on manufacturing grid (LL-%.4f...
[02/10 20:12:50    182s] WARNING   IMPDB-2148         199  %sterm '%s' of %sinstance '%s' is tied t...
[02/10 20:12:50    182s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[02/10 20:12:50    182s] WARNING   IMPREPO-231          3  Input netlist has a cell '%s' which is m...
[02/10 20:12:50    182s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[02/10 20:12:50    182s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[02/10 20:12:50    182s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[02/10 20:12:50    182s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[02/10 20:12:50    182s] *** Message Summary: 209 warning(s), 2 error(s)
[02/10 20:12:50    182s] 
[02/10 20:12:50    182s] 0
[02/10 20:12:50    182s] @innovus 261> update_floorplan_obj -obj 0x7f3619c7def0 -rects {322.6875 215.009 1532.5175 530.374}
[02/10 20:13:27    185s] @innovus 262> gui_deselect -all 
[02/10 20:13:28    185s] @innovus 263> update_floorplan_obj -obj 0x7f3619c7de80 -rects {422.919 963.7 1632.749 1279.065}
[02/10 20:13:30    186s] @innovus 264> gui_deselect -all 
[02/10 20:13:33    186s] @innovus 265> update_floorplan_obj -obj 0x7f3619c7de10 -rects {569.2235 1167.1905 1779.0535 1775.8005}
[02/10 20:13:36    187s] @innovus 266> update_floorplan_obj -obj 0x7f3619c7de10 -rects {496.276 1240.1395 1706.106 1848.7495}
[02/10 20:13:38    188s] @innovus 267> gui_deselect -all 
[02/10 20:13:39    188s] @innovus 268> update_floorplan_obj -obj 0x7f3619c7de80 -rects {434.438 756.37 1644.268 1071.735}
[02/10 20:13:40    188s] @innovus 269> gui_deselect -all 
[02/10 20:13:41    188s] @innovus 270> update_floorplan_obj -obj 0x7f3619c7de10 -rects {603.7795 1147.9935 1813.6095 1756.6035}
[02/10 20:13:42    189s] @innovus 271> check_legacy_design -all -out_dir $design(reports_dir)/$this_run(stage)
**WARN: (IMPREPO-205):	There are 44 Cells with missing PG PIN.
[02/10 20:13:50    189s] **WARN: (IMPREPO-210):	There are 1 Cells PG Pins with missing geometry.
[02/10 20:13:50    189s] OPERPROF: Starting checkPlace at level 1, MEM:8923.8M, EPOCH TIME: 1739218430.382057
[02/10 20:13:50    189s] Processing tracks to init pin-track alignment.
[02/10 20:13:50    189s] z: 2, totalTracks: 1
[02/10 20:13:50    189s] z: 4, totalTracks: 1
[02/10 20:13:50    189s] z: 6, totalTracks: 1
[02/10 20:13:50    189s] z: 8, totalTracks: 1
[02/10 20:13:50    189s] #spOpts: N=65 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 20:13:50    189s] All LLGs are deleted
[02/10 20:13:50    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:13:50    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:13:50    189s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:8923.8M, EPOCH TIME: 1739218430.404911
[02/10 20:13:50    189s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.004, MEM:8923.8M, EPOCH TIME: 1739218430.408527
[02/10 20:13:50    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:8923.8M, EPOCH TIME: 1739218430.410069
[02/10 20:13:50    189s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:13:50    189s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:13:50    189s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:8923.8M, EPOCH TIME: 1739218430.414205
[02/10 20:13:50    189s] Max number of tech site patterns supported in site array is 256.
[02/10 20:13:50    189s] Core basic site is sc9_cln65lp
[02/10 20:13:50    189s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:8923.8M, EPOCH TIME: 1739218430.484225
[02/10 20:13:50    189s] After signature check, allow fast init is false, keep pre-filter is false.
[02/10 20:13:50    189s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/10 20:13:50    189s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.002, MEM:8923.8M, EPOCH TIME: 1739218430.486076
[02/10 20:13:50    189s] SiteArray: non-trimmed site array dimensions = 944 x 10000
[02/10 20:13:50    189s] SiteArray: use 48,332,800 bytes
[02/10 20:13:50    189s] SiteArray: current memory after site array memory allocation 8923.8M
[02/10 20:13:50    189s] SiteArray: FP blocked sites are writable
[02/10 20:13:50    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 20:13:50    189s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:8923.8M, EPOCH TIME: 1739218430.575838
[02/10 20:13:50    189s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:8923.8M, EPOCH TIME: 1739218430.577685
[02/10 20:13:50    189s] SiteArray: number of non floorplan blocked sites for llg default is 9440000
[02/10 20:13:50    189s] Atter site array init, number of instance map data is 0.
[02/10 20:13:50    189s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.221, REAL:0.230, MEM:8923.8M, EPOCH TIME: 1739218430.643970
[02/10 20:13:50    189s] 
[02/10 20:13:50    189s]  Pre_CCE_Colorizing is not ON! (0:0:2898:0)
[02/10 20:13:50    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.246, REAL:0.257, MEM:8923.8M, EPOCH TIME: 1739218430.667140
[02/10 20:13:50    189s] 
[02/10 20:13:50    189s] Begin checking placement ... (start mem=8923.8M, init mem=8923.8M)
[02/10 20:13:50    189s] Begin checking exclusive groups violation ...
[02/10 20:13:50    189s] There are 0 groups to check, max #box is 0, total #box is 0
[02/10 20:13:50    189s] Finished checking exclusive groups violations. Found 0 Vio.
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Running CheckPlace using 1 thread in normal mode...
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] ...checkPlace normal is done!
[02/10 20:13:50    190s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:8923.8M, EPOCH TIME: 1739218430.773028
[02/10 20:13:50    190s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:8923.8M, EPOCH TIME: 1739218430.774061
[02/10 20:13:50    190s] *info: Recommended don't use cell = 0           
[02/10 20:13:50    190s] *info: Placed = 3              (Fixed = 3)
[02/10 20:13:50    190s] *info: Unplaced = 26117       
[02/10 20:13:50    190s] Placement Density:4.28%(80846/1891102)
[02/10 20:13:50    190s] Placement Density (including fixed std cells):4.28%(80846/1891102)
[02/10 20:13:50    190s] All LLGs are deleted
[02/10 20:13:50    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:692).
[02/10 20:13:50    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:13:50    190s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:8923.8M, EPOCH TIME: 1739218430.809482
[02/10 20:13:50    190s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.003, MEM:8923.8M, EPOCH TIME: 1739218430.812082
[02/10 20:13:50    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:13:50    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:13:50    190s] Finished check_place (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=8923.8M)
[02/10 20:13:50    190s] OPERPROF: Finished checkPlace at level 1, CPU:0.408, REAL:0.439, MEM:8923.8M, EPOCH TIME: 1739218430.820634
[02/10 20:13:50    190s] Design: lp_riscv_top
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] ------ Design Summary:
[02/10 20:13:50    190s] Total Standard Cell Number   (cells) : 26117
[02/10 20:13:50    190s] Total Block Cell Number      (cells) : 3
[02/10 20:13:50    190s] Total I/O Pad Cell Number    (cells) : 2691
[02/10 20:13:50    190s] Total Standard Cell Area     ( um^2) : 80845.92
[02/10 20:13:50    190s] Total Block Cell Area        ( um^2) : 1499390.71
[02/10 20:13:50    190s] Total I/O Pad Cell Area      ( um^2) : 974400.00
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] ------ Design Statistics:
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Number of Instances            : 28811
[02/10 20:13:50    190s] Number of Non-uniquified Insts : 28729
[02/10 20:13:50    190s] Number of Nets                 : 27104
[02/10 20:13:50    190s] Average number of Pins per Net : 3.50
[02/10 20:13:50    190s] Maximum number of Pins in Net  : 2182
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] ------ I/O Port summary
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Number of Primary I/O Ports    : 35
[02/10 20:13:50    190s] Number of Input Ports          : 34
[02/10 20:13:50    190s] Number of Output Ports         : 1
[02/10 20:13:50    190s] Number of Bidirectional Ports  : 0
[02/10 20:13:50    190s] Number of Power/Ground Ports   : 0
[02/10 20:13:50    190s] Number of Floating Ports                     *: 0
[02/10 20:13:50    190s] Number of Ports Connected to Multiple Pads   *: 0
[02/10 20:13:50    190s] Number of Ports Connected to Core Instances   : 0
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] ------ Design Rule Checking:
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Number of Output Pins connect to Power/Ground *: 0
[02/10 20:13:50    190s] Number of Insts with Input Pins tied together ?: 29
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_RST_N' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:13:50    190s] Type 'man IMPDB-2148' for more detail.
[02/10 20:13:50    190s] **WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
[02/10 20:13:50    190s] To increase the message display limit, refer to the product command reference manual.
[02/10 20:13:50    190s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 199
[02/10 20:13:50    190s] Number of Input/InOut Floating Pins            : 0
[02/10 20:13:50    190s] Number of Output Floating Pins                 : 0
[02/10 20:13:50    190s] Number of Output Term Marked TieHi/Lo         *: 0
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] **WARN: (IMPREPO-216):	There are 29 Instances with input pins tied together.
[02/10 20:13:50    190s] **WARN: (IMPREPO-217):	There are 199 TieHi/Lo term nets not connected to instance's PG terms.
[02/10 20:13:50    190s] Number of nets with tri-state drivers          : 34
[02/10 20:13:50    190s] Number of nets with parallel drivers           : 0
[02/10 20:13:50    190s] Number of nets with multiple drivers           : 0
[02/10 20:13:50    190s] Number of nets with no driver (No FanIn)       : 0
[02/10 20:13:50    190s] Number of Output Floating nets (No FanOut)     : 379
[02/10 20:13:50    190s] Number of High Fanout nets (>50)               : 10
[02/10 20:13:50    190s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[02/10 20:13:50    190s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_32768_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:13:50    190s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_16384_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:13:50    190s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_16384_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] # Number of cells of input netlist marked dont_use = 3.
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Checking for any assigns in the netlist...
[02/10 20:13:50    190s] Assigns in module hs_tiehigh
[02/10 20:13:50    190s]   POWER_TAP 1b'1
[02/10 20:13:50    190s] Assigns in module hs_tielow
[02/10 20:13:50    190s]   GROUND_TAP 1b'0
[02/10 20:13:50    190s]   No assigns found.
[02/10 20:13:50    190s] Checking routing tracks.....
[02/10 20:13:50    190s] Checking other grids.....
[02/10 20:13:50    190s] Checking FINFET Grid is on Manufacture Grid.....
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Checking core/die box is on Grid.....
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Checking snap rule ......
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Checking Row is on grid......
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Checking AreaIO row.....
[02/10 20:13:50    190s] Checking routing blockage.....
[02/10 20:13:50    190s] Checking components.....
[02/10 20:13:50    190s] Checking constraints (guide/region/fence).....
[02/10 20:13:50    190s] **ERROR: (IMPFP-3966):	Module lp_riscv Constraint is not on manufacturing grid (LL--2107.9125 95.9860). The object must be on manufacturing grid in order to be manufactured. Move the object so it is on the manufacturing grid.
[02/10 20:13:50    190s] Type 'man IMPFP-3966' for more detail.
[02/10 20:13:50    190s] **ERROR: (IMPFP-3967):	Module lp_riscv Constraint is not on the manufacturing grid (UR--130.5410 1815.4395). You must move it to the manufacturing grid. For an object to be manufactured, it should be on the manufacturing grid.
[02/10 20:13:50    190s] Type 'man IMPFP-3967' for more detail.
[02/10 20:13:50    190s] **ERROR: (IMPFP-7400):	Module lp_riscv's lower left corner (-2107.9125000000 , 95.9860000000)  are NOT on InstanceGrid. You can use the get_db command to check the current grid settings and use the set_db command to change the grid to snap to. You can also use the set_preference SnapAllCorners 1(0) command to control if all vertexes (or corners) need to be snapped to the grid.
[02/10 20:13:50    190s] **WARN: (IMPFP-7400):	Module lp_riscv's vertexes (-2107.9125000000 , 1815.4395000000) (-130.5410000000 , 1815.4395000000) (-130.5410000000 , 95.9860000000)  are NOT on InstanceGrid. You can use the get_db command to check the current grid settings and use the set_db command to change the grid to snap to. You can also use the set_preference SnapAllCorners 1(0) command to control if all vertexes (or corners) need to be snapped to the grid.
[02/10 20:13:50    190s] Checking groups.....
[02/10 20:13:50    190s] Checking Ptn Core Box.....
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] Checking Preroutes.....
[02/10 20:13:50    190s] No. of regular pre-routes not on tracks : 0 
[02/10 20:13:50    190s]  Design check done.
[02/10 20:13:50    190s] Report saved in file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/floorplan/lp_riscv_top.main.htm.ascii
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] *** Summary of all messages that are not suppressed in this session:
[02/10 20:13:50    190s] Severity  ID               Count  Summary                                  
[02/10 20:13:50    190s] WARNING   IMPFP-7400           2  %s are NOT on %s. You can use the %s com...
[02/10 20:13:50    190s] ERROR     IMPFP-3967           1  %s is not on the manufacturing grid (UR-...
[02/10 20:13:50    190s] ERROR     IMPFP-3966           1  %s is not on manufacturing grid (LL-%.4f...
[02/10 20:13:50    190s] WARNING   IMPDB-2148         199  %sterm '%s' of %sinstance '%s' is tied t...
[02/10 20:13:50    190s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[02/10 20:13:50    190s] WARNING   IMPREPO-231          3  Input netlist has a cell '%s' which is m...
[02/10 20:13:50    190s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[02/10 20:13:50    190s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[02/10 20:13:50    190s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[02/10 20:13:50    190s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[02/10 20:13:50    190s] *** Message Summary: 209 warning(s), 2 error(s)
[02/10 20:13:50    190s] 
[02/10 20:13:50    190s] 0
[02/10 20:13:50    190s] @innovus 272> gui_redraw
@innovus 273> check_legacy_design -all -out_dir $design(reports_dir)/$this_run(stage)
**WARN: (IMPREPO-205):	There are 44 Cells with missing PG PIN.
[02/10 20:14:05    190s] **WARN: (IMPREPO-210):	There are 1 Cells PG Pins with missing geometry.
[02/10 20:14:05    190s] OPERPROF: Starting checkPlace at level 1, MEM:8923.8M, EPOCH TIME: 1739218445.852561
[02/10 20:14:05    190s] Processing tracks to init pin-track alignment.
[02/10 20:14:05    190s] z: 2, totalTracks: 1
[02/10 20:14:05    190s] z: 4, totalTracks: 1
[02/10 20:14:05    190s] z: 6, totalTracks: 1
[02/10 20:14:05    190s] z: 8, totalTracks: 1
[02/10 20:14:05    190s] #spOpts: N=65 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/10 20:14:05    190s] All LLGs are deleted
[02/10 20:14:05    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:14:05    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:14:05    190s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:8923.8M, EPOCH TIME: 1739218445.878855
[02/10 20:14:05    190s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:8923.8M, EPOCH TIME: 1739218445.881307
[02/10 20:14:05    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:8923.8M, EPOCH TIME: 1739218445.882418
[02/10 20:14:05    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:14:05    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:14:05    190s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:8923.8M, EPOCH TIME: 1739218445.886043
[02/10 20:14:05    190s] Max number of tech site patterns supported in site array is 256.
[02/10 20:14:05    190s] Core basic site is sc9_cln65lp
[02/10 20:14:05    191s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:8923.8M, EPOCH TIME: 1739218445.955906
[02/10 20:14:05    191s] After signature check, allow fast init is true, keep pre-filter is true.
[02/10 20:14:05    191s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/10 20:14:05    191s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.002, MEM:8923.8M, EPOCH TIME: 1739218445.957825
[02/10 20:14:05    191s] SiteArray: non-trimmed site array dimensions = 944 x 10000
[02/10 20:14:05    191s] SiteArray: use 48,332,800 bytes
[02/10 20:14:05    191s] SiteArray: current memory after site array memory allocation 8923.8M
[02/10 20:14:05    191s] SiteArray: FP blocked sites are writable
[02/10 20:14:06    191s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/10 20:14:06    191s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:8923.8M, EPOCH TIME: 1739218446.049014
[02/10 20:14:06    191s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:8923.8M, EPOCH TIME: 1739218446.049088
[02/10 20:14:06    191s] SiteArray: number of non floorplan blocked sites for llg default is 9440000
[02/10 20:14:06    191s] Atter site array init, number of instance map data is 0.
[02/10 20:14:06    191s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.221, REAL:0.231, MEM:8923.8M, EPOCH TIME: 1739218446.117302
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s]  Pre_CCE_Colorizing is not ON! (0:0:2898:0)
[02/10 20:14:06    191s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.245, REAL:0.259, MEM:8923.8M, EPOCH TIME: 1739218446.141540
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Begin checking placement ... (start mem=8923.8M, init mem=8923.8M)
[02/10 20:14:06    191s] Begin checking exclusive groups violation ...
[02/10 20:14:06    191s] There are 0 groups to check, max #box is 0, total #box is 0
[02/10 20:14:06    191s] Finished checking exclusive groups violations. Found 0 Vio.
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Running CheckPlace using 1 thread in normal mode...
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] ...checkPlace normal is done!
[02/10 20:14:06    191s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:8923.8M, EPOCH TIME: 1739218446.249265
[02/10 20:14:06    191s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:8923.8M, EPOCH TIME: 1739218446.250295
[02/10 20:14:06    191s] *info: Recommended don't use cell = 0           
[02/10 20:14:06    191s] *info: Placed = 3              (Fixed = 3)
[02/10 20:14:06    191s] *info: Unplaced = 26117       
[02/10 20:14:06    191s] Placement Density:4.28%(80846/1891102)
[02/10 20:14:06    191s] Placement Density (including fixed std cells):4.28%(80846/1891102)
[02/10 20:14:06    191s] All LLGs are deleted
[02/10 20:14:06    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:692).
[02/10 20:14:06    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:14:06    191s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:8923.8M, EPOCH TIME: 1739218446.286350
[02/10 20:14:06    191s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:8923.8M, EPOCH TIME: 1739218446.287896
[02/10 20:14:06    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:14:06    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/10 20:14:06    191s] Finished check_place (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=8923.8M)
[02/10 20:14:06    191s] OPERPROF: Finished checkPlace at level 1, CPU:0.405, REAL:0.442, MEM:8923.8M, EPOCH TIME: 1739218446.294441
[02/10 20:14:06    191s] Design: lp_riscv_top
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] ------ Design Summary:
[02/10 20:14:06    191s] Total Standard Cell Number   (cells) : 26117
[02/10 20:14:06    191s] Total Block Cell Number      (cells) : 3
[02/10 20:14:06    191s] Total I/O Pad Cell Number    (cells) : 2691
[02/10 20:14:06    191s] Total Standard Cell Area     ( um^2) : 80845.92
[02/10 20:14:06    191s] Total Block Cell Area        ( um^2) : 1499390.71
[02/10 20:14:06    191s] Total I/O Pad Cell Area      ( um^2) : 974400.00
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] ------ Design Statistics:
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Number of Instances            : 28811
[02/10 20:14:06    191s] Number of Non-uniquified Insts : 28729
[02/10 20:14:06    191s] Number of Nets                 : 27104
[02/10 20:14:06    191s] Average number of Pins per Net : 3.50
[02/10 20:14:06    191s] Maximum number of Pins in Net  : 2182
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] ------ I/O Port summary
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Number of Primary I/O Ports    : 35
[02/10 20:14:06    191s] Number of Input Ports          : 34
[02/10 20:14:06    191s] Number of Output Ports         : 1
[02/10 20:14:06    191s] Number of Bidirectional Ports  : 0
[02/10 20:14:06    191s] Number of Power/Ground Ports   : 0
[02/10 20:14:06    191s] Number of Floating Ports                     *: 0
[02/10 20:14:06    191s] Number of Ports Connected to Multiple Pads   *: 0
[02/10 20:14:06    191s] Number of Ports Connected to Core Instances   : 0
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] ------ Design Rule Checking:
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Number of Output Pins connect to Power/Ground *: 0
[02/10 20:14:06    191s] Number of Insts with Input Pins tied together ?: 29
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_TEST_EN' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_RST_N' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_RST_N' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_IRAM_PROG_WR' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'IE' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'PE' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'OEN' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieHi term 'DS' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'vdd'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (IMPDB-2148):	TieLo term 'I' of Io instance 'i_ioring/i_IRAM_PROG_DATA_BYTE' is tied to net 'gnd'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
[02/10 20:14:06    191s] Type 'man IMPDB-2148' for more detail.
[02/10 20:14:06    191s] **WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
[02/10 20:14:06    191s] To increase the message display limit, refer to the product command reference manual.
[02/10 20:14:06    191s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 199
[02/10 20:14:06    191s] Number of Input/InOut Floating Pins            : 0
[02/10 20:14:06    191s] Number of Output Floating Pins                 : 0
[02/10 20:14:06    191s] Number of Output Term Marked TieHi/Lo         *: 0
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] **WARN: (IMPREPO-216):	There are 29 Instances with input pins tied together.
[02/10 20:14:06    191s] **WARN: (IMPREPO-217):	There are 199 TieHi/Lo term nets not connected to instance's PG terms.
[02/10 20:14:06    191s] Number of nets with tri-state drivers          : 34
[02/10 20:14:06    191s] Number of nets with parallel drivers           : 0
[02/10 20:14:06    191s] Number of nets with multiple drivers           : 0
[02/10 20:14:06    191s] Number of nets with no driver (No FanIn)       : 0
[02/10 20:14:06    191s] Number of Output Floating nets (No FanOut)     : 379
[02/10 20:14:06    191s] Number of High Fanout nets (>50)               : 10
[02/10 20:14:06    191s] **WARN: (IMPREPO-227):	There are 10 High Fanout nets (>50).
[02/10 20:14:06    191s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_32768_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:14:06    191s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_16384_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:14:06    191s] **WARN: (IMPREPO-231):	Input netlist has a cell 'sp_hde_16384_m32' which is marked dont_use in the library. This cell will not be used in timing optimization. Use set_dont_use command to change. Instances of this cell are : <output of [get_db insts . -if {.base_cell.name == <the cell>}]
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] # Number of cells of input netlist marked dont_use = 3.
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Checking for any assigns in the netlist...
[02/10 20:14:06    191s] Assigns in module hs_tiehigh
[02/10 20:14:06    191s]   POWER_TAP 1b'1
[02/10 20:14:06    191s] Assigns in module hs_tielow
[02/10 20:14:06    191s]   GROUND_TAP 1b'0
[02/10 20:14:06    191s]   No assigns found.
[02/10 20:14:06    191s] Checking routing tracks.....
[02/10 20:14:06    191s] Checking other grids.....
[02/10 20:14:06    191s] Checking FINFET Grid is on Manufacture Grid.....
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Checking core/die box is on Grid.....
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Checking snap rule ......
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Checking Row is on grid......
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Checking AreaIO row.....
[02/10 20:14:06    191s] Checking routing blockage.....
[02/10 20:14:06    191s] Checking components.....
[02/10 20:14:06    191s] Checking constraints (guide/region/fence).....
[02/10 20:14:06    191s] **ERROR: (IMPFP-3966):	Module lp_riscv Constraint is not on manufacturing grid (LL--2107.9125 95.9860). The object must be on manufacturing grid in order to be manufactured. Move the object so it is on the manufacturing grid.
[02/10 20:14:06    191s] Type 'man IMPFP-3966' for more detail.
[02/10 20:14:06    191s] **ERROR: (IMPFP-3967):	Module lp_riscv Constraint is not on the manufacturing grid (UR--130.5410 1815.4395). You must move it to the manufacturing grid. For an object to be manufactured, it should be on the manufacturing grid.
[02/10 20:14:06    191s] Type 'man IMPFP-3967' for more detail.
[02/10 20:14:06    191s] **ERROR: (IMPFP-7400):	Module lp_riscv's lower left corner (-2107.9125000000 , 95.9860000000)  are NOT on InstanceGrid. You can use the get_db command to check the current grid settings and use the set_db command to change the grid to snap to. You can also use the set_preference SnapAllCorners 1(0) command to control if all vertexes (or corners) need to be snapped to the grid.
[02/10 20:14:06    191s] **WARN: (IMPFP-7400):	Module lp_riscv's vertexes (-2107.9125000000 , 1815.4395000000) (-130.5410000000 , 1815.4395000000) (-130.5410000000 , 95.9860000000)  are NOT on InstanceGrid. You can use the get_db command to check the current grid settings and use the set_db command to change the grid to snap to. You can also use the set_preference SnapAllCorners 1(0) command to control if all vertexes (or corners) need to be snapped to the grid.
[02/10 20:14:06    191s] Checking groups.....
[02/10 20:14:06    191s] Checking Ptn Core Box.....
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] Checking Preroutes.....
[02/10 20:14:06    191s] No. of regular pre-routes not on tracks : 0 
[02/10 20:14:06    191s]  Design check done.
[02/10 20:14:06    191s] Report saved in file /data/project/tsmc65/users/saridav/ws/DVD25/hw7/workspace/../reports/floorplan/lp_riscv_top.main.htm.ascii
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] *** Summary of all messages that are not suppressed in this session:
[02/10 20:14:06    191s] Severity  ID               Count  Summary                                  
[02/10 20:14:06    191s] WARNING   IMPFP-7400           2  %s are NOT on %s. You can use the %s com...
[02/10 20:14:06    191s] ERROR     IMPFP-3967           1  %s is not on the manufacturing grid (UR-...
[02/10 20:14:06    191s] ERROR     IMPFP-3966           1  %s is not on manufacturing grid (LL-%.4f...
[02/10 20:14:06    191s] WARNING   IMPDB-2148         199  %sterm '%s' of %sinstance '%s' is tied t...
[02/10 20:14:06    191s] WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
[02/10 20:14:06    191s] WARNING   IMPREPO-231          3  Input netlist has a cell '%s' which is m...
[02/10 20:14:06    191s] WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
[02/10 20:14:06    191s] WARNING   IMPREPO-210          1  There are %d Cells PG Pins with missing ...
[02/10 20:14:06    191s] WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
[02/10 20:14:06    191s] WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
[02/10 20:14:06    191s] *** Message Summary: 209 warning(s), 2 error(s)
[02/10 20:14:06    191s] 
[02/10 20:14:06    191s] 0
[02/10 20:14:06    191s] @innovus 274> set_layer_preference violation -is_visible 1
[02/10 20:14:23    192s] @innovus 275> gui_select -point {2847.03300 1021.11700}
[02/10 20:14:48    194s] @innovus 276> gui_select -point {-829.23200 1919.54600}
[02/10 20:14:56    195s] @innovus 277> gui_select -point {3202.18150 955.84650}
[02/10 20:14:59    195s] @innovus 278> check_drc
#-check_same_via_cell true               # bool, default=false, user setting
[02/10 20:15:08    196s]  *** Starting Verify DRC (MEM: 8925.0) ***
[02/10 20:15:08    196s] 
[02/10 20:15:08    196s] #create default rule from bind_ndr_rule rule=0x7f35fceca060 0x7f35d8004aa8
[02/10 20:15:08    196s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[02/10 20:15:08    196s]   VERIFY DRC ...... Starting Verification
[02/10 20:15:08    196s]   VERIFY DRC ...... Initializing
[02/10 20:15:08    196s]   VERIFY DRC ...... Deleting Existing Violations
[02/10 20:15:08    196s]   VERIFY DRC ...... Creating Sub-Areas
[02/10 20:15:08    196s]   VERIFY DRC ...... Using new threading
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 86.400 87.840} 1 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 0.000 172.800 87.840} 2 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 0.000 259.200 87.840} 3 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 0.000 345.600 87.840} 4 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 0.000 432.000 87.840} 5 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 0.000 518.400 87.840} 6 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 0.000 604.800 87.840} 7 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 0.000 691.200 87.840} 8 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 0.000 777.600 87.840} 9 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 0.000 864.000 87.840} 10 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 0.000 950.400 87.840} 11 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 0.000 1036.800 87.840} 12 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 0.000 1123.200 87.840} 13 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 0.000 1209.600 87.840} 14 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 0.000 1296.000 87.840} 15 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 0.000 1382.400 87.840} 16 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 0.000 1468.800 87.840} 17 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 0.000 1555.200 87.840} 18 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 0.000 1641.600 87.840} 19 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 0.000 1728.000 87.840} 20 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 0.000 1814.400 87.840} 21 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 0.000 1900.800 87.840} 22 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 0.000 1987.200 87.840} 23 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 0.000 2073.600 87.840} 24 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 0.000 2160.000 87.840} 25 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 0.000 2246.400 87.840} 26 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 0.000 2300.000 87.840} 27 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 87.840 86.400 175.680} 28 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 87.840 172.800 175.680} 29 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 87.840 259.200 175.680} 30 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 87.840 345.600 175.680} 31 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 87.840 432.000 175.680} 32 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 87.840 518.400 175.680} 33 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 87.840 604.800 175.680} 34 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 87.840 691.200 175.680} 35 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 87.840 777.600 175.680} 36 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 87.840 864.000 175.680} 37 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 87.840 950.400 175.680} 38 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 87.840 1036.800 175.680} 39 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 87.840 1123.200 175.680} 40 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 87.840 1209.600 175.680} 41 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 87.840 1296.000 175.680} 42 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 87.840 1382.400 175.680} 43 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 87.840 1468.800 175.680} 44 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 87.840 1555.200 175.680} 45 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 87.840 1641.600 175.680} 46 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 87.840 1728.000 175.680} 47 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 87.840 1814.400 175.680} 48 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 87.840 1900.800 175.680} 49 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 87.840 1987.200 175.680} 50 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 87.840 2073.600 175.680} 51 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 87.840 2160.000 175.680} 52 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 87.840 2246.400 175.680} 53 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 87.840 2300.000 175.680} 54 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 175.680 86.400 263.520} 55 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 175.680 172.800 263.520} 56 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 175.680 259.200 263.520} 57 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 175.680 345.600 263.520} 58 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 175.680 432.000 263.520} 59 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 175.680 518.400 263.520} 60 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 175.680 604.800 263.520} 61 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 175.680 691.200 263.520} 62 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 175.680 777.600 263.520} 63 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 175.680 864.000 263.520} 64 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 175.680 950.400 263.520} 65 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 175.680 1036.800 263.520} 66 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 175.680 1123.200 263.520} 67 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 175.680 1209.600 263.520} 68 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 175.680 1296.000 263.520} 69 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 175.680 1382.400 263.520} 70 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 175.680 1468.800 263.520} 71 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 175.680 1555.200 263.520} 72 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 175.680 1641.600 263.520} 73 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 175.680 1728.000 263.520} 74 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 175.680 1814.400 263.520} 75 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 175.680 1900.800 263.520} 76 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 175.680 1987.200 263.520} 77 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 175.680 2073.600 263.520} 78 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 175.680 2160.000 263.520} 79 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 175.680 2246.400 263.520} 80 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 175.680 2300.000 263.520} 81 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 263.520 86.400 351.360} 82 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 263.520 172.800 351.360} 83 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 263.520 259.200 351.360} 84 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 263.520 345.600 351.360} 85 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 263.520 432.000 351.360} 86 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 263.520 518.400 351.360} 87 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 263.520 604.800 351.360} 88 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 263.520 691.200 351.360} 89 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 263.520 777.600 351.360} 90 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 263.520 864.000 351.360} 91 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 263.520 950.400 351.360} 92 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 263.520 1036.800 351.360} 93 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 263.520 1123.200 351.360} 94 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 263.520 1209.600 351.360} 95 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 263.520 1296.000 351.360} 96 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 263.520 1382.400 351.360} 97 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 263.520 1468.800 351.360} 98 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 263.520 1555.200 351.360} 99 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 263.520 1641.600 351.360} 100 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 263.520 1728.000 351.360} 101 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 263.520 1814.400 351.360} 102 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 263.520 1900.800 351.360} 103 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 263.520 1987.200 351.360} 104 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 263.520 2073.600 351.360} 105 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 263.520 2160.000 351.360} 106 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 263.520 2246.400 351.360} 107 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 263.520 2300.000 351.360} 108 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 351.360 86.400 439.200} 109 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 351.360 172.800 439.200} 110 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 351.360 259.200 439.200} 111 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 351.360 345.600 439.200} 112 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 351.360 432.000 439.200} 113 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 351.360 518.400 439.200} 114 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 351.360 604.800 439.200} 115 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 351.360 691.200 439.200} 116 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 351.360 777.600 439.200} 117 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 351.360 864.000 439.200} 118 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 351.360 950.400 439.200} 119 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 351.360 1036.800 439.200} 120 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 351.360 1123.200 439.200} 121 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 351.360 1209.600 439.200} 122 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 351.360 1296.000 439.200} 123 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 351.360 1382.400 439.200} 124 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 351.360 1468.800 439.200} 125 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 351.360 1555.200 439.200} 126 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 351.360 1641.600 439.200} 127 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 351.360 1728.000 439.200} 128 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 351.360 1814.400 439.200} 129 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 351.360 1900.800 439.200} 130 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 351.360 1987.200 439.200} 131 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 351.360 2073.600 439.200} 132 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 351.360 2160.000 439.200} 133 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 351.360 2246.400 439.200} 134 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 351.360 2300.000 439.200} 135 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 439.200 86.400 527.040} 136 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 439.200 172.800 527.040} 137 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 439.200 259.200 527.040} 138 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 439.200 345.600 527.040} 139 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 439.200 432.000 527.040} 140 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 439.200 518.400 527.040} 141 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 439.200 604.800 527.040} 142 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 439.200 691.200 527.040} 143 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 439.200 777.600 527.040} 144 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 439.200 864.000 527.040} 145 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 439.200 950.400 527.040} 146 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 439.200 1036.800 527.040} 147 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 439.200 1123.200 527.040} 148 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 439.200 1209.600 527.040} 149 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 439.200 1296.000 527.040} 150 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 439.200 1382.400 527.040} 151 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 439.200 1468.800 527.040} 152 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 439.200 1555.200 527.040} 153 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 439.200 1641.600 527.040} 154 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 439.200 1728.000 527.040} 155 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 439.200 1814.400 527.040} 156 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 439.200 1900.800 527.040} 157 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 439.200 1987.200 527.040} 158 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 439.200 2073.600 527.040} 159 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 439.200 2160.000 527.040} 160 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 439.200 2246.400 527.040} 161 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 439.200 2300.000 527.040} 162 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 527.040 86.400 614.880} 163 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 527.040 172.800 614.880} 164 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 527.040 259.200 614.880} 165 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 527.040 345.600 614.880} 166 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 527.040 432.000 614.880} 167 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 527.040 518.400 614.880} 168 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 527.040 604.800 614.880} 169 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 527.040 691.200 614.880} 170 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 527.040 777.600 614.880} 171 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 527.040 864.000 614.880} 172 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 527.040 950.400 614.880} 173 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 527.040 1036.800 614.880} 174 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 527.040 1123.200 614.880} 175 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 527.040 1209.600 614.880} 176 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 527.040 1296.000 614.880} 177 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 527.040 1382.400 614.880} 178 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 527.040 1468.800 614.880} 179 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 527.040 1555.200 614.880} 180 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 527.040 1641.600 614.880} 181 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 527.040 1728.000 614.880} 182 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 527.040 1814.400 614.880} 183 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 527.040 1900.800 614.880} 184 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 527.040 1987.200 614.880} 185 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 527.040 2073.600 614.880} 186 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 527.040 2160.000 614.880} 187 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 527.040 2246.400 614.880} 188 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 527.040 2300.000 614.880} 189 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 614.880 86.400 702.720} 190 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 614.880 172.800 702.720} 191 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 614.880 259.200 702.720} 192 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 614.880 345.600 702.720} 193 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 614.880 432.000 702.720} 194 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 614.880 518.400 702.720} 195 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 614.880 604.800 702.720} 196 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 614.880 691.200 702.720} 197 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 614.880 777.600 702.720} 198 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 614.880 864.000 702.720} 199 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 614.880 950.400 702.720} 200 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 614.880 1036.800 702.720} 201 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 614.880 1123.200 702.720} 202 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 614.880 1209.600 702.720} 203 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 614.880 1296.000 702.720} 204 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 614.880 1382.400 702.720} 205 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 614.880 1468.800 702.720} 206 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 206 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 614.880 1555.200 702.720} 207 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 614.880 1641.600 702.720} 208 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 614.880 1728.000 702.720} 209 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 614.880 1814.400 702.720} 210 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 614.880 1900.800 702.720} 211 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 614.880 1987.200 702.720} 212 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 614.880 2073.600 702.720} 213 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 614.880 2160.000 702.720} 214 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 614.880 2246.400 702.720} 215 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 614.880 2300.000 702.720} 216 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 702.720 86.400 790.560} 217 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 702.720 172.800 790.560} 218 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 702.720 259.200 790.560} 219 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 702.720 345.600 790.560} 220 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 702.720 432.000 790.560} 221 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 702.720 518.400 790.560} 222 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 702.720 604.800 790.560} 223 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 702.720 691.200 790.560} 224 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 224 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 702.720 777.600 790.560} 225 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 702.720 864.000 790.560} 226 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 702.720 950.400 790.560} 227 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 702.720 1036.800 790.560} 228 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 702.720 1123.200 790.560} 229 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 702.720 1209.600 790.560} 230 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 702.720 1296.000 790.560} 231 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 702.720 1382.400 790.560} 232 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 702.720 1468.800 790.560} 233 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 702.720 1555.200 790.560} 234 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 702.720 1641.600 790.560} 235 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 702.720 1728.000 790.560} 236 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 702.720 1814.400 790.560} 237 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 702.720 1900.800 790.560} 238 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 702.720 1987.200 790.560} 239 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 239 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 702.720 2073.600 790.560} 240 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 702.720 2160.000 790.560} 241 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 702.720 2246.400 790.560} 242 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 242 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 702.720 2300.000 790.560} 243 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 790.560 86.400 878.400} 244 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 790.560 172.800 878.400} 245 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 790.560 259.200 878.400} 246 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 790.560 345.600 878.400} 247 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 790.560 432.000 878.400} 248 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 248 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 790.560 518.400 878.400} 249 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 790.560 604.800 878.400} 250 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 790.560 691.200 878.400} 251 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 790.560 777.600 878.400} 252 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 790.560 864.000 878.400} 253 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 790.560 950.400 878.400} 254 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 790.560 1036.800 878.400} 255 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 790.560 1123.200 878.400} 256 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 790.560 1209.600 878.400} 257 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 257 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 790.560 1296.000 878.400} 258 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 258 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 790.560 1382.400 878.400} 259 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 259 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 790.560 1468.800 878.400} 260 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 260 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 790.560 1555.200 878.400} 261 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 261 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 790.560 1641.600 878.400} 262 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 262 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 790.560 1728.000 878.400} 263 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 263 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 790.560 1814.400 878.400} 264 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 264 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 790.560 1900.800 878.400} 265 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 265 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 790.560 1987.200 878.400} 266 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 266 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 790.560 2073.600 878.400} 267 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 267 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 790.560 2160.000 878.400} 268 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 268 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 790.560 2246.400 878.400} 269 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 269 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 790.560 2300.000 878.400} 270 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 270 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 878.400 86.400 966.240} 271 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 271 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 878.400 172.800 966.240} 272 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 272 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 878.400 259.200 966.240} 273 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 273 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 878.400 345.600 966.240} 274 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 274 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 878.400 432.000 966.240} 275 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 275 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 878.400 518.400 966.240} 276 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 276 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 878.400 604.800 966.240} 277 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 277 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 878.400 691.200 966.240} 278 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 278 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 878.400 777.600 966.240} 279 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 279 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 878.400 864.000 966.240} 280 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 280 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 878.400 950.400 966.240} 281 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 281 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 878.400 1036.800 966.240} 282 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 282 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 878.400 1123.200 966.240} 283 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 283 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 878.400 1209.600 966.240} 284 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 284 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 878.400 1296.000 966.240} 285 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 285 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 878.400 1382.400 966.240} 286 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 286 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 878.400 1468.800 966.240} 287 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 287 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 878.400 1555.200 966.240} 288 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 288 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 878.400 1641.600 966.240} 289 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 289 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 878.400 1728.000 966.240} 290 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 290 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 878.400 1814.400 966.240} 291 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 291 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 878.400 1900.800 966.240} 292 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 292 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 878.400 1987.200 966.240} 293 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 293 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 878.400 2073.600 966.240} 294 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 294 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 878.400 2160.000 966.240} 295 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 295 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 878.400 2246.400 966.240} 296 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 296 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 878.400 2300.000 966.240} 297 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 297 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 966.240 86.400 1054.080} 298 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 298 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 966.240 172.800 1054.080} 299 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 299 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 966.240 259.200 1054.080} 300 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 300 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 966.240 345.600 1054.080} 301 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 301 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 966.240 432.000 1054.080} 302 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 302 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 966.240 518.400 1054.080} 303 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 303 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 966.240 604.800 1054.080} 304 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 304 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 966.240 691.200 1054.080} 305 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 305 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 966.240 777.600 1054.080} 306 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 306 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 966.240 864.000 1054.080} 307 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 307 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 966.240 950.400 1054.080} 308 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 308 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 966.240 1036.800 1054.080} 309 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 309 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 966.240 1123.200 1054.080} 310 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 310 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 966.240 1209.600 1054.080} 311 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 311 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 966.240 1296.000 1054.080} 312 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 312 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 966.240 1382.400 1054.080} 313 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 313 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 966.240 1468.800 1054.080} 314 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 314 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 966.240 1555.200 1054.080} 315 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 315 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 966.240 1641.600 1054.080} 316 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 316 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 966.240 1728.000 1054.080} 317 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 317 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 966.240 1814.400 1054.080} 318 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 318 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 966.240 1900.800 1054.080} 319 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 319 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 966.240 1987.200 1054.080} 320 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 320 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 966.240 2073.600 1054.080} 321 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 321 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 966.240 2160.000 1054.080} 322 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 322 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 966.240 2246.400 1054.080} 323 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 323 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 966.240 2300.000 1054.080} 324 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 324 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1054.080 86.400 1141.920} 325 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 325 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1054.080 172.800 1141.920} 326 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 326 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1054.080 259.200 1141.920} 327 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 327 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1054.080 345.600 1141.920} 328 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 328 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1054.080 432.000 1141.920} 329 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 329 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1054.080 518.400 1141.920} 330 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 330 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1054.080 604.800 1141.920} 331 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 331 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1054.080 691.200 1141.920} 332 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 332 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1054.080 777.600 1141.920} 333 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 333 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1054.080 864.000 1141.920} 334 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 334 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1054.080 950.400 1141.920} 335 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 335 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1054.080 1036.800 1141.920} 336 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 336 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1054.080 1123.200 1141.920} 337 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 337 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1054.080 1209.600 1141.920} 338 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 338 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1054.080 1296.000 1141.920} 339 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 339 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1054.080 1382.400 1141.920} 340 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 340 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1054.080 1468.800 1141.920} 341 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 341 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1054.080 1555.200 1141.920} 342 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 342 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1054.080 1641.600 1141.920} 343 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 343 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1054.080 1728.000 1141.920} 344 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 344 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1054.080 1814.400 1141.920} 345 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 345 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1054.080 1900.800 1141.920} 346 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 346 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1054.080 1987.200 1141.920} 347 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 347 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1054.080 2073.600 1141.920} 348 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 348 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1054.080 2160.000 1141.920} 349 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 349 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1054.080 2246.400 1141.920} 350 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 350 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1054.080 2300.000 1141.920} 351 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 351 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1141.920 86.400 1229.760} 352 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 352 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1141.920 172.800 1229.760} 353 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 353 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1141.920 259.200 1229.760} 354 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 354 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1141.920 345.600 1229.760} 355 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 355 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1141.920 432.000 1229.760} 356 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 356 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1141.920 518.400 1229.760} 357 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 357 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1141.920 604.800 1229.760} 358 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 358 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1141.920 691.200 1229.760} 359 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 359 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1141.920 777.600 1229.760} 360 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 360 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1141.920 864.000 1229.760} 361 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 361 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1141.920 950.400 1229.760} 362 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 362 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1141.920 1036.800 1229.760} 363 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 363 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1141.920 1123.200 1229.760} 364 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 364 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1141.920 1209.600 1229.760} 365 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 365 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1141.920 1296.000 1229.760} 366 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 366 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1141.920 1382.400 1229.760} 367 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 367 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1141.920 1468.800 1229.760} 368 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 368 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1141.920 1555.200 1229.760} 369 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 369 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1141.920 1641.600 1229.760} 370 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 370 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1141.920 1728.000 1229.760} 371 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 371 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1141.920 1814.400 1229.760} 372 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 372 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1141.920 1900.800 1229.760} 373 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 373 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1141.920 1987.200 1229.760} 374 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 374 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1141.920 2073.600 1229.760} 375 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 375 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1141.920 2160.000 1229.760} 376 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 376 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1141.920 2246.400 1229.760} 377 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 377 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1141.920 2300.000 1229.760} 378 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 378 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1229.760 86.400 1317.600} 379 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 379 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1229.760 172.800 1317.600} 380 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 380 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1229.760 259.200 1317.600} 381 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 381 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1229.760 345.600 1317.600} 382 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 382 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1229.760 432.000 1317.600} 383 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 383 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1229.760 518.400 1317.600} 384 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 384 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1229.760 604.800 1317.600} 385 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 385 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1229.760 691.200 1317.600} 386 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 386 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1229.760 777.600 1317.600} 387 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 387 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1229.760 864.000 1317.600} 388 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 388 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1229.760 950.400 1317.600} 389 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 389 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1229.760 1036.800 1317.600} 390 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 390 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1229.760 1123.200 1317.600} 391 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 391 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1229.760 1209.600 1317.600} 392 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 392 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1229.760 1296.000 1317.600} 393 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 393 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1229.760 1382.400 1317.600} 394 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 394 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1229.760 1468.800 1317.600} 395 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 395 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1229.760 1555.200 1317.600} 396 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 396 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1229.760 1641.600 1317.600} 397 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 397 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1229.760 1728.000 1317.600} 398 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 398 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1229.760 1814.400 1317.600} 399 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 399 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1229.760 1900.800 1317.600} 400 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 400 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1229.760 1987.200 1317.600} 401 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 401 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1229.760 2073.600 1317.600} 402 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 402 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1229.760 2160.000 1317.600} 403 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 403 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1229.760 2246.400 1317.600} 404 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 404 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1229.760 2300.000 1317.600} 405 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 405 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1317.600 86.400 1405.440} 406 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 406 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1317.600 172.800 1405.440} 407 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 407 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1317.600 259.200 1405.440} 408 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 408 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1317.600 345.600 1405.440} 409 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 409 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1317.600 432.000 1405.440} 410 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 410 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1317.600 518.400 1405.440} 411 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 411 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1317.600 604.800 1405.440} 412 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 412 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1317.600 691.200 1405.440} 413 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 413 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1317.600 777.600 1405.440} 414 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 414 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1317.600 864.000 1405.440} 415 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 415 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1317.600 950.400 1405.440} 416 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 416 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1317.600 1036.800 1405.440} 417 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 417 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1317.600 1123.200 1405.440} 418 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 418 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1317.600 1209.600 1405.440} 419 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 419 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1317.600 1296.000 1405.440} 420 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 420 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1317.600 1382.400 1405.440} 421 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 421 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1317.600 1468.800 1405.440} 422 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 422 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1317.600 1555.200 1405.440} 423 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 423 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1317.600 1641.600 1405.440} 424 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 424 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1317.600 1728.000 1405.440} 425 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 425 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1317.600 1814.400 1405.440} 426 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 426 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1317.600 1900.800 1405.440} 427 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 427 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1317.600 1987.200 1405.440} 428 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 428 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1317.600 2073.600 1405.440} 429 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 429 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1317.600 2160.000 1405.440} 430 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 430 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1317.600 2246.400 1405.440} 431 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 431 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1317.600 2300.000 1405.440} 432 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 432 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1405.440 86.400 1493.280} 433 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 433 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1405.440 172.800 1493.280} 434 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 434 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1405.440 259.200 1493.280} 435 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 435 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1405.440 345.600 1493.280} 436 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 436 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1405.440 432.000 1493.280} 437 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 437 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1405.440 518.400 1493.280} 438 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 438 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1405.440 604.800 1493.280} 439 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 439 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1405.440 691.200 1493.280} 440 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 440 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1405.440 777.600 1493.280} 441 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 441 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1405.440 864.000 1493.280} 442 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 442 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1405.440 950.400 1493.280} 443 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 443 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1405.440 1036.800 1493.280} 444 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 444 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1405.440 1123.200 1493.280} 445 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 445 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1405.440 1209.600 1493.280} 446 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 446 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1405.440 1296.000 1493.280} 447 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 447 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1405.440 1382.400 1493.280} 448 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 448 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1405.440 1468.800 1493.280} 449 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 449 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1405.440 1555.200 1493.280} 450 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 450 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1405.440 1641.600 1493.280} 451 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 451 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1405.440 1728.000 1493.280} 452 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 452 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1405.440 1814.400 1493.280} 453 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 453 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1405.440 1900.800 1493.280} 454 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 454 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1405.440 1987.200 1493.280} 455 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 455 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1405.440 2073.600 1493.280} 456 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 456 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1405.440 2160.000 1493.280} 457 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 457 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1405.440 2246.400 1493.280} 458 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 458 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1405.440 2300.000 1493.280} 459 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 459 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1493.280 86.400 1581.120} 460 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 460 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1493.280 172.800 1581.120} 461 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 461 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1493.280 259.200 1581.120} 462 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 462 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1493.280 345.600 1581.120} 463 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 463 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1493.280 432.000 1581.120} 464 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 464 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1493.280 518.400 1581.120} 465 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 465 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1493.280 604.800 1581.120} 466 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 466 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1493.280 691.200 1581.120} 467 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 467 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1493.280 777.600 1581.120} 468 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 468 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1493.280 864.000 1581.120} 469 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 469 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1493.280 950.400 1581.120} 470 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 470 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1493.280 1036.800 1581.120} 471 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 471 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1493.280 1123.200 1581.120} 472 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 472 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1493.280 1209.600 1581.120} 473 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 473 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1493.280 1296.000 1581.120} 474 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 474 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1493.280 1382.400 1581.120} 475 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 475 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1493.280 1468.800 1581.120} 476 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 476 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1493.280 1555.200 1581.120} 477 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 477 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1493.280 1641.600 1581.120} 478 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 478 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1493.280 1728.000 1581.120} 479 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 479 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1493.280 1814.400 1581.120} 480 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 480 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1493.280 1900.800 1581.120} 481 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 481 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1493.280 1987.200 1581.120} 482 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 482 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1493.280 2073.600 1581.120} 483 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 483 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1493.280 2160.000 1581.120} 484 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 484 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1493.280 2246.400 1581.120} 485 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 485 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1493.280 2300.000 1581.120} 486 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 486 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1581.120 86.400 1668.960} 487 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 487 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1581.120 172.800 1668.960} 488 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 488 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1581.120 259.200 1668.960} 489 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 489 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1581.120 345.600 1668.960} 490 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 490 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1581.120 432.000 1668.960} 491 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 491 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1581.120 518.400 1668.960} 492 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 492 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1581.120 604.800 1668.960} 493 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 493 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1581.120 691.200 1668.960} 494 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 494 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1581.120 777.600 1668.960} 495 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 495 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1581.120 864.000 1668.960} 496 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 496 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1581.120 950.400 1668.960} 497 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 497 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1581.120 1036.800 1668.960} 498 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 498 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1581.120 1123.200 1668.960} 499 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 499 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1581.120 1209.600 1668.960} 500 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 500 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1581.120 1296.000 1668.960} 501 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 501 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1581.120 1382.400 1668.960} 502 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 502 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1581.120 1468.800 1668.960} 503 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 503 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1581.120 1555.200 1668.960} 504 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 504 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1581.120 1641.600 1668.960} 505 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 505 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1581.120 1728.000 1668.960} 506 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 506 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1581.120 1814.400 1668.960} 507 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 507 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1581.120 1900.800 1668.960} 508 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 508 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1581.120 1987.200 1668.960} 509 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 509 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1581.120 2073.600 1668.960} 510 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 510 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1581.120 2160.000 1668.960} 511 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 511 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1581.120 2246.400 1668.960} 512 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 512 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1581.120 2300.000 1668.960} 513 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 513 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1668.960 86.400 1756.800} 514 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 514 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1668.960 172.800 1756.800} 515 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 515 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1668.960 259.200 1756.800} 516 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 516 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1668.960 345.600 1756.800} 517 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 517 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1668.960 432.000 1756.800} 518 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 518 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1668.960 518.400 1756.800} 519 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 519 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1668.960 604.800 1756.800} 520 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 520 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1668.960 691.200 1756.800} 521 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 521 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1668.960 777.600 1756.800} 522 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 522 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1668.960 864.000 1756.800} 523 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 523 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1668.960 950.400 1756.800} 524 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 524 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1668.960 1036.800 1756.800} 525 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 525 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1668.960 1123.200 1756.800} 526 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 526 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1668.960 1209.600 1756.800} 527 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 527 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1668.960 1296.000 1756.800} 528 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 528 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1668.960 1382.400 1756.800} 529 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 529 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1668.960 1468.800 1756.800} 530 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 530 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1668.960 1555.200 1756.800} 531 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 531 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1668.960 1641.600 1756.800} 532 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 532 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1668.960 1728.000 1756.800} 533 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 533 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1668.960 1814.400 1756.800} 534 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 534 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1668.960 1900.800 1756.800} 535 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 535 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1668.960 1987.200 1756.800} 536 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 536 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1668.960 2073.600 1756.800} 537 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 537 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1668.960 2160.000 1756.800} 538 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 538 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1668.960 2246.400 1756.800} 539 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 539 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1668.960 2300.000 1756.800} 540 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 540 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1756.800 86.400 1844.640} 541 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 541 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1756.800 172.800 1844.640} 542 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 542 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1756.800 259.200 1844.640} 543 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 543 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1756.800 345.600 1844.640} 544 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 544 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1756.800 432.000 1844.640} 545 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 545 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1756.800 518.400 1844.640} 546 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 546 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1756.800 604.800 1844.640} 547 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 547 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1756.800 691.200 1844.640} 548 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 548 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1756.800 777.600 1844.640} 549 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 549 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1756.800 864.000 1844.640} 550 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 550 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1756.800 950.400 1844.640} 551 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 551 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1756.800 1036.800 1844.640} 552 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 552 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1756.800 1123.200 1844.640} 553 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 553 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1756.800 1209.600 1844.640} 554 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 554 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1756.800 1296.000 1844.640} 555 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 555 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1756.800 1382.400 1844.640} 556 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 556 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1756.800 1468.800 1844.640} 557 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 557 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1756.800 1555.200 1844.640} 558 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 558 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1756.800 1641.600 1844.640} 559 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 559 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1756.800 1728.000 1844.640} 560 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 560 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1756.800 1814.400 1844.640} 561 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 561 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1756.800 1900.800 1844.640} 562 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 562 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1756.800 1987.200 1844.640} 563 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 563 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1756.800 2073.600 1844.640} 564 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 564 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1756.800 2160.000 1844.640} 565 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 565 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1756.800 2246.400 1844.640} 566 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 566 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1756.800 2300.000 1844.640} 567 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 567 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1844.640 86.400 1932.480} 568 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 568 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1844.640 172.800 1932.480} 569 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 569 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1844.640 259.200 1932.480} 570 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 570 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1844.640 345.600 1932.480} 571 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 571 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1844.640 432.000 1932.480} 572 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 572 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1844.640 518.400 1932.480} 573 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 573 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1844.640 604.800 1932.480} 574 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 574 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1844.640 691.200 1932.480} 575 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 575 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1844.640 777.600 1932.480} 576 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 576 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1844.640 864.000 1932.480} 577 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 577 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1844.640 950.400 1932.480} 578 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 578 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1844.640 1036.800 1932.480} 579 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 579 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1844.640 1123.200 1932.480} 580 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 580 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1844.640 1209.600 1932.480} 581 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 581 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1844.640 1296.000 1932.480} 582 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 582 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1844.640 1382.400 1932.480} 583 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 583 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1844.640 1468.800 1932.480} 584 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 584 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1844.640 1555.200 1932.480} 585 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 585 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1844.640 1641.600 1932.480} 586 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 586 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1844.640 1728.000 1932.480} 587 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 587 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1844.640 1814.400 1932.480} 588 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 588 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1844.640 1900.800 1932.480} 589 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 589 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1844.640 1987.200 1932.480} 590 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 590 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1844.640 2073.600 1932.480} 591 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 591 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1844.640 2160.000 1932.480} 592 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 592 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1844.640 2246.400 1932.480} 593 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 593 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1844.640 2300.000 1932.480} 594 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 594 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {0.000 1932.480 86.400 2000.000} 595 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 595 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {86.400 1932.480 172.800 2000.000} 596 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 596 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {172.800 1932.480 259.200 2000.000} 597 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 597 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {259.200 1932.480 345.600 2000.000} 598 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 598 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {345.600 1932.480 432.000 2000.000} 599 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 599 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {432.000 1932.480 518.400 2000.000} 600 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 600 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {518.400 1932.480 604.800 2000.000} 601 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 601 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {604.800 1932.480 691.200 2000.000} 602 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 602 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {691.200 1932.480 777.600 2000.000} 603 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 603 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {777.600 1932.480 864.000 2000.000} 604 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 604 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {864.000 1932.480 950.400 2000.000} 605 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 605 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {950.400 1932.480 1036.800 2000.000} 606 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 606 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1036.800 1932.480 1123.200 2000.000} 607 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 607 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1123.200 1932.480 1209.600 2000.000} 608 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 608 complete 1 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1209.600 1932.480 1296.000 2000.000} 609 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 609 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1296.000 1932.480 1382.400 2000.000} 610 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 610 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1382.400 1932.480 1468.800 2000.000} 611 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 611 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1468.800 1932.480 1555.200 2000.000} 612 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 612 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1555.200 1932.480 1641.600 2000.000} 613 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 613 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1641.600 1932.480 1728.000 2000.000} 614 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 614 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1728.000 1932.480 1814.400 2000.000} 615 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 615 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1814.400 1932.480 1900.800 2000.000} 616 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 616 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1900.800 1932.480 1987.200 2000.000} 617 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 617 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {1987.200 1932.480 2073.600 2000.000} 618 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 618 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2073.600 1932.480 2160.000 2000.000} 619 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 619 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2160.000 1932.480 2246.400 2000.000} 620 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 620 complete 0 Viols.
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area: {2246.400 1932.480 2300.000 2000.000} 621 of 621
[02/10 20:15:08    196s]   VERIFY DRC ...... Sub-Area : 621 complete 0 Viols.
[02/10 20:15:08    196s] 
[02/10 20:15:08    196s]   Verification Complete : 1 Viols.
[02/10 20:15:08    196s] 
[02/10 20:15:08    196s]  Violation Summary By Layer and Type:
[02/10 20:15:08    196s] 
[02/10 20:15:08    196s] 	          Short   Totals
[02/10 20:15:08    196s] 	M9            1        1
[02/10 20:15:08    196s] 	Totals        1        1
[02/10 20:15:08    196s] 
[02/10 20:15:08    196s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 768.1M) ***
[02/10 20:15:08    196s] 
[02/10 20:15:08    196s] 1
[02/10 20:15:08    196s] @innovus 279> gui_select -rect {1052.09400 2065.44500 1236.38750 1900.34900}
[02/10 20:16:31    201s] @innovus 280> gui_select -point {744.93900 2080.80300}
[02/10 20:16:33    201s] @innovus 281> gui_select -point {1123.33600 1998.76900}
[02/10 20:16:43    202s] @innovus 282> gui_select -point {1144.66650 2027.35150}
[02/10 20:16:45    202s] @innovus 283> 
[02/10 20:16:51    203s] 
[02/10 20:16:51    203s] *** Summary of all messages that are not suppressed in this session:
[02/10 20:16:51    203s] Severity  ID               Count  Summary                                  
[02/10 20:16:51    203s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[02/10 20:16:51    203s] ERROR     IMPFP-3115           1  Io %s is defined twice.                  
[02/10 20:16:51    203s] ERROR     IMPFP-58             4  Cannot move corner cell to none corner a...
[02/10 20:16:51    203s] ERROR     IMPFP-60            15  Io Inst new lower left location is outsi...
[02/10 20:16:51    203s] WARNING   IMPFP-7400           6  %s are NOT on %s. You can use the %s com...
[02/10 20:16:51    203s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[02/10 20:16:51    203s] ERROR     IMPFP-3967           3  %s is not on the manufacturing grid (UR-...
[02/10 20:16:51    203s] ERROR     IMPFP-3966           3  %s is not on manufacturing grid (LL-%.4f...
[02/10 20:16:51    203s] WARNING   IMPMSMV-1810       129  Net %s, driver %s (cell %s) voltage %g d...
[02/10 20:16:51    203s] --------------------------------------------------------------------------------
[02/10 20:16:51    203s] Exiting Innovus on Mon Feb 10 20:16:51 2025
[02/10 20:16:51    203s]   Total CPU time:     0:03:24
[02/10 20:16:51    203s]   Total real time:    0:31:13
[02/10 20:16:51    203s]   Peak memory (main): 2124.59MB
[02/10 20:16:51    203s] 
[02/10 20:16:51    203s] 
[02/10 20:16:51    203s] *** Memory Usage v#1 (Current mem = 10199.094M, initial mem = 2004.215M) ***
[02/10 20:16:51    203s] WARNING   IMPDB-2148         597  %sterm '%s' of %sinstance '%s' is tied t...
[02/10 20:16:51    203s] WARNING   IMPESI-3478          1  Simulation based Equivalent Waveform Mod...
[02/10 20:16:51    203s] WARNING   IMPREPO-227          3  There are %d High Fanout nets (>50).     
[02/10 20:16:51    203s] WARNING   IMPREPO-231          9  Input netlist has a cell '%s' which is m...
[02/10 20:16:51    203s] WARNING   IMPREPO-205          3  There are %d Cells with missing PG PIN.  
[02/10 20:16:51    203s] WARNING   IMPREPO-210          3  There are %d Cells PG Pins with missing ...
[02/10 20:16:51    203s] WARNING   IMPREPO-216          3  There are %d Instances with input pins t...
[02/10 20:16:51    203s] WARNING   IMPREPO-217          3  There are %d TieHi/Lo term nets not conn...
[02/10 20:16:51    203s] WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
[02/10 20:16:51    203s] *** Message Summary: 761 warning(s), 26 error(s)
[02/10 20:16:51    203s] 
[02/10 20:16:51    203s] --- Ending "Innovus" (totcpu=0:03:23, real=0:31:09, mem=10199.1M) ---
