
pmik_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af50  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f54  0800b0f0  0800b0f0  0000c0f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d044  0800d044  0000f1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d044  0800d044  0000e044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d04c  0800d04c  0000f1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d04c  0800d04c  0000e04c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d050  0800d050  0000e050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800d054  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  200001f0  0800d240  0000f1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200005e8  0800d240  0000f5e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000180e7  00000000  00000000  0000f21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032a3  00000000  00000000  00027303  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016c8  00000000  00000000  0002a5a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d8  00000000  00000000  0002bc70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001985f  00000000  00000000  0002ce48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aa6f  00000000  00000000  000466a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b848  00000000  00000000  00061116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fc95e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072b4  00000000  00000000  000fc9a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00103c58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800b0d8 	.word	0x0800b0d8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	0800b0d8 	.word	0x0800b0d8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <fillRect>:
{
	ST7735_DrawPixel(x, y, color);
}

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000ee4:	b590      	push	{r4, r7, lr}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af02      	add	r7, sp, #8
 8000eea:	4604      	mov	r4, r0
 8000eec:	4608      	mov	r0, r1
 8000eee:	4611      	mov	r1, r2
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4623      	mov	r3, r4
 8000ef4:	80fb      	strh	r3, [r7, #6]
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	80bb      	strh	r3, [r7, #4]
 8000efa:	460b      	mov	r3, r1
 8000efc:	807b      	strh	r3, [r7, #2]
 8000efe:	4613      	mov	r3, r2
 8000f00:	803b      	strh	r3, [r7, #0]
	ST7735_FillRectangle(x, y, w, h, color);
 8000f02:	88f8      	ldrh	r0, [r7, #6]
 8000f04:	88b9      	ldrh	r1, [r7, #4]
 8000f06:	887a      	ldrh	r2, [r7, #2]
 8000f08:	883c      	ldrh	r4, [r7, #0]
 8000f0a:	8b3b      	ldrh	r3, [r7, #24]
 8000f0c:	9300      	str	r3, [sp, #0]
 8000f0e:	4623      	mov	r3, r4
 8000f10:	f000 fa88 	bl	8001424 <ST7735_FillRectangle>
}
 8000f14:	bf00      	nop
 8000f16:	370c      	adds	r7, #12
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd90      	pop	{r4, r7, pc}

08000f1c <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af02      	add	r7, sp, #8
 8000f22:	4603      	mov	r3, r0
 8000f24:	80fb      	strh	r3, [r7, #6]
    fillRect(0, 0, _width, _height, color);
 8000f26:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <fillScreen+0x2c>)
 8000f28:	f9b3 2000 	ldrsh.w	r2, [r3]
 8000f2c:	4b07      	ldr	r3, [pc, #28]	@ (8000f4c <fillScreen+0x30>)
 8000f2e:	f9b3 1000 	ldrsh.w	r1, [r3]
 8000f32:	88fb      	ldrh	r3, [r7, #6]
 8000f34:	9300      	str	r3, [sp, #0]
 8000f36:	460b      	mov	r3, r1
 8000f38:	2100      	movs	r1, #0
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f7ff ffd2 	bl	8000ee4 <fillRect>
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	2000020c 	.word	0x2000020c
 8000f4c:	2000020e 	.word	0x2000020e

08000f50 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2104      	movs	r1, #4
 8000f58:	4802      	ldr	r0, [pc, #8]	@ (8000f64 <ST7735_Select+0x14>)
 8000f5a:	f003 f91d 	bl	8004198 <HAL_GPIO_WritePin>
}
 8000f5e:	bf00      	nop
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	40020400 	.word	0x40020400

08000f68 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	2104      	movs	r1, #4
 8000f70:	4802      	ldr	r0, [pc, #8]	@ (8000f7c <ST7735_Unselect+0x14>)
 8000f72:	f003 f911 	bl	8004198 <HAL_GPIO_WritePin>
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40020400 	.word	0x40020400

08000f80 <ST7735_Reset>:

void ST7735_Reset()
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2102      	movs	r1, #2
 8000f88:	4806      	ldr	r0, [pc, #24]	@ (8000fa4 <ST7735_Reset+0x24>)
 8000f8a:	f003 f905 	bl	8004198 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8000f8e:	2005      	movs	r0, #5
 8000f90:	f002 fe48 	bl	8003c24 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8000f94:	2201      	movs	r2, #1
 8000f96:	2102      	movs	r1, #2
 8000f98:	4802      	ldr	r0, [pc, #8]	@ (8000fa4 <ST7735_Reset+0x24>)
 8000f9a:	f003 f8fd 	bl	8004198 <HAL_GPIO_WritePin>
}
 8000f9e:	bf00      	nop
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40020400 	.word	0x40020400

08000fa8 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	2101      	movs	r1, #1
 8000fb6:	4807      	ldr	r0, [pc, #28]	@ (8000fd4 <ST7735_WriteCommand+0x2c>)
 8000fb8:	f003 f8ee 	bl	8004198 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000fbc:	1df9      	adds	r1, r7, #7
 8000fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	4804      	ldr	r0, [pc, #16]	@ (8000fd8 <ST7735_WriteCommand+0x30>)
 8000fc6:	f005 ffd6 	bl	8006f76 <HAL_SPI_Transmit>
}
 8000fca:	bf00      	nop
 8000fcc:	3708      	adds	r7, #8
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	40020400 	.word	0x40020400
 8000fd8:	200002e8 	.word	0x200002e8

08000fdc <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
 8000fe4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2101      	movs	r1, #1
 8000fea:	4807      	ldr	r0, [pc, #28]	@ (8001008 <ST7735_WriteData+0x2c>)
 8000fec:	f003 f8d4 	bl	8004198 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff8:	6879      	ldr	r1, [r7, #4]
 8000ffa:	4804      	ldr	r0, [pc, #16]	@ (800100c <ST7735_WriteData+0x30>)
 8000ffc:	f005 ffbb 	bl	8006f76 <HAL_SPI_Transmit>
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40020400 	.word	0x40020400
 800100c:	200002e8 	.word	0x200002e8

08001010 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	1c5a      	adds	r2, r3, #1
 800101c:	607a      	str	r2, [r7, #4]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 8001022:	e034      	b.n	800108e <DisplayInit+0x7e>
        uint8_t cmd = *addr++;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	1c5a      	adds	r2, r3, #1
 8001028:	607a      	str	r2, [r7, #4]
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800102e:	7afb      	ldrb	r3, [r7, #11]
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff ffb9 	bl	8000fa8 <ST7735_WriteCommand>

        numArgs = *addr++;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	1c5a      	adds	r2, r3, #1
 800103a:	607a      	str	r2, [r7, #4]
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8001040:	7abb      	ldrb	r3, [r7, #10]
 8001042:	b29b      	uxth	r3, r3
 8001044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001048:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800104a:	7abb      	ldrb	r3, [r7, #10]
 800104c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001050:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 8001052:	7abb      	ldrb	r3, [r7, #10]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d008      	beq.n	800106a <DisplayInit+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8001058:	7abb      	ldrb	r3, [r7, #10]
 800105a:	4619      	mov	r1, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ffbd 	bl	8000fdc <ST7735_WriteData>
            addr += numArgs;
 8001062:	7abb      	ldrb	r3, [r7, #10]
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	4413      	add	r3, r2
 8001068:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800106a:	89bb      	ldrh	r3, [r7, #12]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00e      	beq.n	800108e <DisplayInit+0x7e>
            ms = *addr++;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	1c5a      	adds	r2, r3, #1
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800107a:	89bb      	ldrh	r3, [r7, #12]
 800107c:	2bff      	cmp	r3, #255	@ 0xff
 800107e:	d102      	bne.n	8001086 <DisplayInit+0x76>
 8001080:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001084:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8001086:	89bb      	ldrh	r3, [r7, #12]
 8001088:	4618      	mov	r0, r3
 800108a:	f002 fdcb 	bl	8003c24 <HAL_Delay>
    while(numCommands--) {
 800108e:	7bfb      	ldrb	r3, [r7, #15]
 8001090:	1e5a      	subs	r2, r3, #1
 8001092:	73fa      	strb	r2, [r7, #15]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1c5      	bne.n	8001024 <DisplayInit+0x14>
        }
    }
}
 8001098:	bf00      	nop
 800109a:	bf00      	nop
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
	...

080010a4 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 80010a4:	b590      	push	{r4, r7, lr}
 80010a6:	b085      	sub	sp, #20
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4604      	mov	r4, r0
 80010ac:	4608      	mov	r0, r1
 80010ae:	4611      	mov	r1, r2
 80010b0:	461a      	mov	r2, r3
 80010b2:	4623      	mov	r3, r4
 80010b4:	71fb      	strb	r3, [r7, #7]
 80010b6:	4603      	mov	r3, r0
 80010b8:	71bb      	strb	r3, [r7, #6]
 80010ba:	460b      	mov	r3, r1
 80010bc:	717b      	strb	r3, [r7, #5]
 80010be:	4613      	mov	r3, r2
 80010c0:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80010c2:	202a      	movs	r0, #42	@ 0x2a
 80010c4:	f7ff ff70 	bl	8000fa8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 80010c8:	2300      	movs	r3, #0
 80010ca:	733b      	strb	r3, [r7, #12]
 80010cc:	4b17      	ldr	r3, [pc, #92]	@ (800112c <ST7735_SetAddressWindow+0x88>)
 80010ce:	781a      	ldrb	r2, [r3, #0]
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	4413      	add	r3, r2
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	737b      	strb	r3, [r7, #13]
 80010d8:	2300      	movs	r3, #0
 80010da:	73bb      	strb	r3, [r7, #14]
 80010dc:	4b13      	ldr	r3, [pc, #76]	@ (800112c <ST7735_SetAddressWindow+0x88>)
 80010de:	781a      	ldrb	r2, [r3, #0]
 80010e0:	797b      	ldrb	r3, [r7, #5]
 80010e2:	4413      	add	r3, r2
 80010e4:	b2db      	uxtb	r3, r3
 80010e6:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80010e8:	f107 030c 	add.w	r3, r7, #12
 80010ec:	2104      	movs	r1, #4
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff ff74 	bl	8000fdc <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80010f4:	202b      	movs	r0, #43	@ 0x2b
 80010f6:	f7ff ff57 	bl	8000fa8 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 80010fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001130 <ST7735_SetAddressWindow+0x8c>)
 80010fc:	781a      	ldrb	r2, [r3, #0]
 80010fe:	79bb      	ldrb	r3, [r7, #6]
 8001100:	4413      	add	r3, r2
 8001102:	b2db      	uxtb	r3, r3
 8001104:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + _ystart;
 8001106:	4b0a      	ldr	r3, [pc, #40]	@ (8001130 <ST7735_SetAddressWindow+0x8c>)
 8001108:	781a      	ldrb	r2, [r3, #0]
 800110a:	793b      	ldrb	r3, [r7, #4]
 800110c:	4413      	add	r3, r2
 800110e:	b2db      	uxtb	r3, r3
 8001110:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 8001112:	f107 030c 	add.w	r3, r7, #12
 8001116:	2104      	movs	r1, #4
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ff5f 	bl	8000fdc <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800111e:	202c      	movs	r0, #44	@ 0x2c
 8001120:	f7ff ff42 	bl	8000fa8 <ST7735_WriteCommand>
}
 8001124:	bf00      	nop
 8001126:	3714      	adds	r7, #20
 8001128:	46bd      	mov	sp, r7
 800112a:	bd90      	pop	{r4, r7, pc}
 800112c:	20000213 	.word	0x20000213
 8001130:	20000214 	.word	0x20000214

08001134 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 800113e:	f7ff ff07 	bl	8000f50 <ST7735_Select>
    ST7735_Reset();
 8001142:	f7ff ff1d 	bl	8000f80 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8001146:	480c      	ldr	r0, [pc, #48]	@ (8001178 <ST7735_Init+0x44>)
 8001148:	f7ff ff62 	bl	8001010 <DisplayInit>
    DisplayInit(init_cmds2);
 800114c:	480b      	ldr	r0, [pc, #44]	@ (800117c <ST7735_Init+0x48>)
 800114e:	f7ff ff5f 	bl	8001010 <DisplayInit>
    DisplayInit(init_cmds3);
 8001152:	480b      	ldr	r0, [pc, #44]	@ (8001180 <ST7735_Init+0x4c>)
 8001154:	f7ff ff5c 	bl	8001010 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8001158:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <ST7735_Init+0x50>)
 800115a:	2200      	movs	r2, #0
 800115c:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 800115e:	4b0a      	ldr	r3, [pc, #40]	@ (8001188 <ST7735_Init+0x54>)
 8001160:	2200      	movs	r2, #0
 8001162:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4618      	mov	r0, r3
 8001168:	f000 f810 	bl	800118c <ST7735_SetRotation>
    ST7735_Unselect();
 800116c:	f7ff fefc 	bl	8000f68 <ST7735_Unselect>

}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	0800b18c 	.word	0x0800b18c
 800117c:	0800b1c4 	.word	0x0800b1c4
 8001180:	0800b1d4 	.word	0x0800b1d4
 8001184:	20000211 	.word	0x20000211
 8001188:	20000212 	.word	0x20000212

0800118c <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	71fb      	strb	r3, [r7, #7]

  uint8_t madctl = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	73fb      	strb	r3, [r7, #15]

  rotation = m % 4; // can't be higher than 3
 800119a:	79fb      	ldrb	r3, [r7, #7]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	4b33      	ldr	r3, [pc, #204]	@ (8001270 <ST7735_SetRotation+0xe4>)
 80011a4:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 80011a6:	4b32      	ldr	r3, [pc, #200]	@ (8001270 <ST7735_SetRotation+0xe4>)
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b03      	cmp	r3, #3
 80011ac:	d84e      	bhi.n	800124c <ST7735_SetRotation+0xc0>
 80011ae:	a201      	add	r2, pc, #4	@ (adr r2, 80011b4 <ST7735_SetRotation+0x28>)
 80011b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b4:	080011c5 	.word	0x080011c5
 80011b8:	080011e7 	.word	0x080011e7
 80011bc:	08001209 	.word	0x08001209
 80011c0:	0800122b 	.word	0x0800122b
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 80011c4:	23c0      	movs	r3, #192	@ 0xc0
 80011c6:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 80011c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001274 <ST7735_SetRotation+0xe8>)
 80011ca:	22a0      	movs	r2, #160	@ 0xa0
 80011cc:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 80011ce:	4b2a      	ldr	r3, [pc, #168]	@ (8001278 <ST7735_SetRotation+0xec>)
 80011d0:	2280      	movs	r2, #128	@ 0x80
 80011d2:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 80011d4:	4b29      	ldr	r3, [pc, #164]	@ (800127c <ST7735_SetRotation+0xf0>)
 80011d6:	781a      	ldrb	r2, [r3, #0]
 80011d8:	4b29      	ldr	r3, [pc, #164]	@ (8001280 <ST7735_SetRotation+0xf4>)
 80011da:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 80011dc:	4b29      	ldr	r3, [pc, #164]	@ (8001284 <ST7735_SetRotation+0xf8>)
 80011de:	781a      	ldrb	r2, [r3, #0]
 80011e0:	4b29      	ldr	r3, [pc, #164]	@ (8001288 <ST7735_SetRotation+0xfc>)
 80011e2:	701a      	strb	r2, [r3, #0]
#endif
    break;
 80011e4:	e032      	b.n	800124c <ST7735_SetRotation+0xc0>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 80011e6:	23a0      	movs	r3, #160	@ 0xa0
 80011e8:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 80011ea:	4b23      	ldr	r3, [pc, #140]	@ (8001278 <ST7735_SetRotation+0xec>)
 80011ec:	22a0      	movs	r2, #160	@ 0xa0
 80011ee:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 80011f0:	4b20      	ldr	r3, [pc, #128]	@ (8001274 <ST7735_SetRotation+0xe8>)
 80011f2:	2280      	movs	r2, #128	@ 0x80
 80011f4:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 80011f6:	4b21      	ldr	r3, [pc, #132]	@ (800127c <ST7735_SetRotation+0xf0>)
 80011f8:	781a      	ldrb	r2, [r3, #0]
 80011fa:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <ST7735_SetRotation+0xfc>)
 80011fc:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 80011fe:	4b21      	ldr	r3, [pc, #132]	@ (8001284 <ST7735_SetRotation+0xf8>)
 8001200:	781a      	ldrb	r2, [r3, #0]
 8001202:	4b1f      	ldr	r3, [pc, #124]	@ (8001280 <ST7735_SetRotation+0xf4>)
 8001204:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001206:	e021      	b.n	800124c <ST7735_SetRotation+0xc0>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8001208:	2300      	movs	r3, #0
 800120a:	73fb      	strb	r3, [r7, #15]
      _height = ST7735_HEIGHT;
 800120c:	4b19      	ldr	r3, [pc, #100]	@ (8001274 <ST7735_SetRotation+0xe8>)
 800120e:	22a0      	movs	r2, #160	@ 0xa0
 8001210:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8001212:	4b19      	ldr	r3, [pc, #100]	@ (8001278 <ST7735_SetRotation+0xec>)
 8001214:	2280      	movs	r2, #128	@ 0x80
 8001216:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8001218:	4b18      	ldr	r3, [pc, #96]	@ (800127c <ST7735_SetRotation+0xf0>)
 800121a:	781a      	ldrb	r2, [r3, #0]
 800121c:	4b18      	ldr	r3, [pc, #96]	@ (8001280 <ST7735_SetRotation+0xf4>)
 800121e:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8001220:	4b18      	ldr	r3, [pc, #96]	@ (8001284 <ST7735_SetRotation+0xf8>)
 8001222:	781a      	ldrb	r2, [r3, #0]
 8001224:	4b18      	ldr	r3, [pc, #96]	@ (8001288 <ST7735_SetRotation+0xfc>)
 8001226:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8001228:	e010      	b.n	800124c <ST7735_SetRotation+0xc0>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 800122a:	2360      	movs	r3, #96	@ 0x60
 800122c:	73fb      	strb	r3, [r7, #15]
      _width = ST7735_HEIGHT;
 800122e:	4b12      	ldr	r3, [pc, #72]	@ (8001278 <ST7735_SetRotation+0xec>)
 8001230:	22a0      	movs	r2, #160	@ 0xa0
 8001232:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8001234:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <ST7735_SetRotation+0xe8>)
 8001236:	2280      	movs	r2, #128	@ 0x80
 8001238:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 800123a:	4b10      	ldr	r3, [pc, #64]	@ (800127c <ST7735_SetRotation+0xf0>)
 800123c:	781a      	ldrb	r2, [r3, #0]
 800123e:	4b12      	ldr	r3, [pc, #72]	@ (8001288 <ST7735_SetRotation+0xfc>)
 8001240:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8001242:	4b10      	ldr	r3, [pc, #64]	@ (8001284 <ST7735_SetRotation+0xf8>)
 8001244:	781a      	ldrb	r2, [r3, #0]
 8001246:	4b0e      	ldr	r3, [pc, #56]	@ (8001280 <ST7735_SetRotation+0xf4>)
 8001248:	701a      	strb	r2, [r3, #0]
#endif
    break;
 800124a:	bf00      	nop
  }
  ST7735_Select();
 800124c:	f7ff fe80 	bl	8000f50 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8001250:	2036      	movs	r0, #54	@ 0x36
 8001252:	f7ff fea9 	bl	8000fa8 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8001256:	f107 030f 	add.w	r3, r7, #15
 800125a:	2101      	movs	r1, #1
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff febd 	bl	8000fdc <ST7735_WriteData>
  ST7735_Unselect();
 8001262:	f7ff fe81 	bl	8000f68 <ST7735_Unselect>
}
 8001266:	bf00      	nop
 8001268:	3710      	adds	r7, #16
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	20000210 	.word	0x20000210
 8001274:	2000020e 	.word	0x2000020e
 8001278:	2000020c 	.word	0x2000020c
 800127c:	20000211 	.word	0x20000211
 8001280:	20000213 	.word	0x20000213
 8001284:	20000212 	.word	0x20000212
 8001288:	20000214 	.word	0x20000214

0800128c <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 800128c:	b082      	sub	sp, #8
 800128e:	b590      	push	{r4, r7, lr}
 8001290:	b089      	sub	sp, #36	@ 0x24
 8001292:	af00      	add	r7, sp, #0
 8001294:	637b      	str	r3, [r7, #52]	@ 0x34
 8001296:	4603      	mov	r3, r0
 8001298:	80fb      	strh	r3, [r7, #6]
 800129a:	460b      	mov	r3, r1
 800129c:	80bb      	strh	r3, [r7, #4]
 800129e:	4613      	mov	r3, r2
 80012a0:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80012a2:	88fb      	ldrh	r3, [r7, #6]
 80012a4:	b2d8      	uxtb	r0, r3
 80012a6:	88bb      	ldrh	r3, [r7, #4]
 80012a8:	b2d9      	uxtb	r1, r3
 80012aa:	88fb      	ldrh	r3, [r7, #6]
 80012ac:	b2da      	uxtb	r2, r3
 80012ae:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80012b2:	4413      	add	r3, r2
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	3b01      	subs	r3, #1
 80012b8:	b2dc      	uxtb	r4, r3
 80012ba:	88bb      	ldrh	r3, [r7, #4]
 80012bc:	b2da      	uxtb	r2, r3
 80012be:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80012c2:	4413      	add	r3, r2
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	3b01      	subs	r3, #1
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	4622      	mov	r2, r4
 80012cc:	f7ff feea 	bl	80010a4 <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
 80012d4:	e043      	b.n	800135e <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 80012d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80012d8:	78fb      	ldrb	r3, [r7, #3]
 80012da:	3b20      	subs	r3, #32
 80012dc:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 80012e0:	fb01 f303 	mul.w	r3, r1, r3
 80012e4:	4619      	mov	r1, r3
 80012e6:	69fb      	ldr	r3, [r7, #28]
 80012e8:	440b      	add	r3, r1
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4413      	add	r3, r2
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80012f2:	2300      	movs	r3, #0
 80012f4:	61bb      	str	r3, [r7, #24]
 80012f6:	e029      	b.n	800134c <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001304:	2b00      	cmp	r3, #0
 8001306:	d00e      	beq.n	8001326 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8001308:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800130a:	0a1b      	lsrs	r3, r3, #8
 800130c:	b29b      	uxth	r3, r3
 800130e:	b2db      	uxtb	r3, r3
 8001310:	743b      	strb	r3, [r7, #16]
 8001312:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001314:	b2db      	uxtb	r3, r3
 8001316:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	2102      	movs	r1, #2
 800131e:	4618      	mov	r0, r3
 8001320:	f7ff fe5c 	bl	8000fdc <ST7735_WriteData>
 8001324:	e00f      	b.n	8001346 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8001326:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800132a:	0a1b      	lsrs	r3, r3, #8
 800132c:	b29b      	uxth	r3, r3
 800132e:	b2db      	uxtb	r3, r3
 8001330:	733b      	strb	r3, [r7, #12]
 8001332:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001336:	b2db      	uxtb	r3, r3
 8001338:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800133a:	f107 030c 	add.w	r3, r7, #12
 800133e:	2102      	movs	r1, #2
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff fe4b 	bl	8000fdc <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	3301      	adds	r3, #1
 800134a:	61bb      	str	r3, [r7, #24]
 800134c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001350:	461a      	mov	r2, r3
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	4293      	cmp	r3, r2
 8001356:	d3cf      	bcc.n	80012f8 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8001358:	69fb      	ldr	r3, [r7, #28]
 800135a:	3301      	adds	r3, #1
 800135c:	61fb      	str	r3, [r7, #28]
 800135e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001362:	461a      	mov	r2, r3
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	4293      	cmp	r3, r2
 8001368:	d3b5      	bcc.n	80012d6 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 800136a:	bf00      	nop
 800136c:	bf00      	nop
 800136e:	3724      	adds	r7, #36	@ 0x24
 8001370:	46bd      	mov	sp, r7
 8001372:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001376:	b002      	add	sp, #8
 8001378:	4770      	bx	lr
	...

0800137c <ST7735_WriteString>:

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800137c:	b082      	sub	sp, #8
 800137e:	b580      	push	{r7, lr}
 8001380:	b086      	sub	sp, #24
 8001382:	af04      	add	r7, sp, #16
 8001384:	603a      	str	r2, [r7, #0]
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	4603      	mov	r3, r0
 800138a:	80fb      	strh	r3, [r7, #6]
 800138c:	460b      	mov	r3, r1
 800138e:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8001390:	f7ff fdde 	bl	8000f50 <ST7735_Select>

    while(*str) {
 8001394:	e033      	b.n	80013fe <ST7735_WriteString+0x82>
        if(x + font.width >= _width) {
 8001396:	88fb      	ldrh	r3, [r7, #6]
 8001398:	7d3a      	ldrb	r2, [r7, #20]
 800139a:	4413      	add	r3, r2
 800139c:	4a1f      	ldr	r2, [pc, #124]	@ (800141c <ST7735_WriteString+0xa0>)
 800139e:	f9b2 2000 	ldrsh.w	r2, [r2]
 80013a2:	4293      	cmp	r3, r2
 80013a4:	db16      	blt.n	80013d4 <ST7735_WriteString+0x58>
            x = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 80013aa:	7d7b      	ldrb	r3, [r7, #21]
 80013ac:	461a      	mov	r2, r3
 80013ae:	88bb      	ldrh	r3, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= _height) {
 80013b4:	88bb      	ldrh	r3, [r7, #4]
 80013b6:	7d7a      	ldrb	r2, [r7, #21]
 80013b8:	4413      	add	r3, r2
 80013ba:	4a19      	ldr	r2, [pc, #100]	@ (8001420 <ST7735_WriteString+0xa4>)
 80013bc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80013c0:	4293      	cmp	r3, r2
 80013c2:	da21      	bge.n	8001408 <ST7735_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	781b      	ldrb	r3, [r3, #0]
 80013c8:	2b20      	cmp	r3, #32
 80013ca:	d103      	bne.n	80013d4 <ST7735_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	3301      	adds	r3, #1
 80013d0:	603b      	str	r3, [r7, #0]
                continue;
 80013d2:	e014      	b.n	80013fe <ST7735_WriteString+0x82>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	781a      	ldrb	r2, [r3, #0]
 80013d8:	88b9      	ldrh	r1, [r7, #4]
 80013da:	88f8      	ldrh	r0, [r7, #6]
 80013dc:	8c3b      	ldrh	r3, [r7, #32]
 80013de:	9302      	str	r3, [sp, #8]
 80013e0:	8bbb      	ldrh	r3, [r7, #28]
 80013e2:	9301      	str	r3, [sp, #4]
 80013e4:	69bb      	ldr	r3, [r7, #24]
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	f7ff ff4f 	bl	800128c <ST7735_WriteChar>
        x += font.width;
 80013ee:	7d3b      	ldrb	r3, [r7, #20]
 80013f0:	461a      	mov	r2, r3
 80013f2:	88fb      	ldrh	r3, [r7, #6]
 80013f4:	4413      	add	r3, r2
 80013f6:	80fb      	strh	r3, [r7, #6]
        str++;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	3301      	adds	r3, #1
 80013fc:	603b      	str	r3, [r7, #0]
    while(*str) {
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d1c7      	bne.n	8001396 <ST7735_WriteString+0x1a>
 8001406:	e000      	b.n	800140a <ST7735_WriteString+0x8e>
                break;
 8001408:	bf00      	nop
    }

    ST7735_Unselect();
 800140a:	f7ff fdad 	bl	8000f68 <ST7735_Unselect>
}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001418:	b002      	add	sp, #8
 800141a:	4770      	bx	lr
 800141c:	2000020c 	.word	0x2000020c
 8001420:	2000020e 	.word	0x2000020e

08001424 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b085      	sub	sp, #20
 8001428:	af00      	add	r7, sp, #0
 800142a:	4604      	mov	r4, r0
 800142c:	4608      	mov	r0, r1
 800142e:	4611      	mov	r1, r2
 8001430:	461a      	mov	r2, r3
 8001432:	4623      	mov	r3, r4
 8001434:	80fb      	strh	r3, [r7, #6]
 8001436:	4603      	mov	r3, r0
 8001438:	80bb      	strh	r3, [r7, #4]
 800143a:	460b      	mov	r3, r1
 800143c:	807b      	strh	r3, [r7, #2]
 800143e:	4613      	mov	r3, r2
 8001440:	803b      	strh	r3, [r7, #0]
    if((x >= _width) || (y >= _height)) return;
 8001442:	88fb      	ldrh	r3, [r7, #6]
 8001444:	4a37      	ldr	r2, [pc, #220]	@ (8001524 <ST7735_FillRectangle+0x100>)
 8001446:	f9b2 2000 	ldrsh.w	r2, [r2]
 800144a:	4293      	cmp	r3, r2
 800144c:	da66      	bge.n	800151c <ST7735_FillRectangle+0xf8>
 800144e:	88bb      	ldrh	r3, [r7, #4]
 8001450:	4a35      	ldr	r2, [pc, #212]	@ (8001528 <ST7735_FillRectangle+0x104>)
 8001452:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001456:	4293      	cmp	r3, r2
 8001458:	da60      	bge.n	800151c <ST7735_FillRectangle+0xf8>
    if((x + w - 1) >= _width) w = _width - x;
 800145a:	88fa      	ldrh	r2, [r7, #6]
 800145c:	887b      	ldrh	r3, [r7, #2]
 800145e:	4413      	add	r3, r2
 8001460:	4a30      	ldr	r2, [pc, #192]	@ (8001524 <ST7735_FillRectangle+0x100>)
 8001462:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001466:	4293      	cmp	r3, r2
 8001468:	dd06      	ble.n	8001478 <ST7735_FillRectangle+0x54>
 800146a:	4b2e      	ldr	r3, [pc, #184]	@ (8001524 <ST7735_FillRectangle+0x100>)
 800146c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001470:	b29a      	uxth	r2, r3
 8001472:	88fb      	ldrh	r3, [r7, #6]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= _height) h = _height - y;
 8001478:	88ba      	ldrh	r2, [r7, #4]
 800147a:	883b      	ldrh	r3, [r7, #0]
 800147c:	4413      	add	r3, r2
 800147e:	4a2a      	ldr	r2, [pc, #168]	@ (8001528 <ST7735_FillRectangle+0x104>)
 8001480:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001484:	4293      	cmp	r3, r2
 8001486:	dd06      	ble.n	8001496 <ST7735_FillRectangle+0x72>
 8001488:	4b27      	ldr	r3, [pc, #156]	@ (8001528 <ST7735_FillRectangle+0x104>)
 800148a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800148e:	b29a      	uxth	r2, r3
 8001490:	88bb      	ldrh	r3, [r7, #4]
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 8001496:	f7ff fd5b 	bl	8000f50 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	b2d8      	uxtb	r0, r3
 800149e:	88bb      	ldrh	r3, [r7, #4]
 80014a0:	b2d9      	uxtb	r1, r3
 80014a2:	88fb      	ldrh	r3, [r7, #6]
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	887b      	ldrh	r3, [r7, #2]
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	4413      	add	r3, r2
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	3b01      	subs	r3, #1
 80014b0:	b2dc      	uxtb	r4, r3
 80014b2:	88bb      	ldrh	r3, [r7, #4]
 80014b4:	b2da      	uxtb	r2, r3
 80014b6:	883b      	ldrh	r3, [r7, #0]
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	4413      	add	r3, r2
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	3b01      	subs	r3, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	4622      	mov	r2, r4
 80014c4:	f7ff fdee 	bl	80010a4 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80014c8:	8c3b      	ldrh	r3, [r7, #32]
 80014ca:	0a1b      	lsrs	r3, r3, #8
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	733b      	strb	r3, [r7, #12]
 80014d2:	8c3b      	ldrh	r3, [r7, #32]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 80014d8:	2201      	movs	r2, #1
 80014da:	2101      	movs	r1, #1
 80014dc:	4813      	ldr	r0, [pc, #76]	@ (800152c <ST7735_FillRectangle+0x108>)
 80014de:	f002 fe5b 	bl	8004198 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80014e2:	883b      	ldrh	r3, [r7, #0]
 80014e4:	80bb      	strh	r3, [r7, #4]
 80014e6:	e013      	b.n	8001510 <ST7735_FillRectangle+0xec>
        for(x = w; x > 0; x--) {
 80014e8:	887b      	ldrh	r3, [r7, #2]
 80014ea:	80fb      	strh	r3, [r7, #6]
 80014ec:	e00a      	b.n	8001504 <ST7735_FillRectangle+0xe0>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 80014ee:	f107 010c 	add.w	r1, r7, #12
 80014f2:	f04f 33ff 	mov.w	r3, #4294967295
 80014f6:	2202      	movs	r2, #2
 80014f8:	480d      	ldr	r0, [pc, #52]	@ (8001530 <ST7735_FillRectangle+0x10c>)
 80014fa:	f005 fd3c 	bl	8006f76 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80014fe:	88fb      	ldrh	r3, [r7, #6]
 8001500:	3b01      	subs	r3, #1
 8001502:	80fb      	strh	r3, [r7, #6]
 8001504:	88fb      	ldrh	r3, [r7, #6]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d1f1      	bne.n	80014ee <ST7735_FillRectangle+0xca>
    for(y = h; y > 0; y--) {
 800150a:	88bb      	ldrh	r3, [r7, #4]
 800150c:	3b01      	subs	r3, #1
 800150e:	80bb      	strh	r3, [r7, #4]
 8001510:	88bb      	ldrh	r3, [r7, #4]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d1e8      	bne.n	80014e8 <ST7735_FillRectangle+0xc4>
        }
    }

    ST7735_Unselect();
 8001516:	f7ff fd27 	bl	8000f68 <ST7735_Unselect>
 800151a:	e000      	b.n	800151e <ST7735_FillRectangle+0xfa>
    if((x >= _width) || (y >= _height)) return;
 800151c:	bf00      	nop
}
 800151e:	3714      	adds	r7, #20
 8001520:	46bd      	mov	sp, r7
 8001522:	bd90      	pop	{r4, r7, pc}
 8001524:	2000020c 	.word	0x2000020c
 8001528:	2000020e 	.word	0x2000020e
 800152c:	40020400 	.word	0x40020400
 8001530:	200002e8 	.word	0x200002e8

08001534 <BH1750_Init>:
/**
 * @brief Inicjalizacja czujnika BH1750.
 * @param hi2c - uchwyt do magistrali I2C
 * @param mode - tryb pracy (cigy / jednorazowy / rozdzielczo)
 */
void BH1750_Init(I2C_HandleTypeDef *hi2c, BH1750_Mode mode) {
 8001534:	b580      	push	{r7, lr}
 8001536:	b086      	sub	sp, #24
 8001538:	af02      	add	r7, sp, #8
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	70fb      	strb	r3, [r7, #3]
    bh1750_i2c = hi2c;
 8001540:	4a14      	ldr	r2, [pc, #80]	@ (8001594 <BH1750_Init+0x60>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6013      	str	r3, [r2, #0]
    bh1750_mode = mode;
 8001546:	4a14      	ldr	r2, [pc, #80]	@ (8001598 <BH1750_Init+0x64>)
 8001548:	78fb      	ldrb	r3, [r7, #3]
 800154a:	7013      	strb	r3, [r2, #0]

    uint8_t power_on = 0x01;  // Komenda "Power ON"
 800154c:	2301      	movs	r3, #1
 800154e:	73fb      	strb	r3, [r7, #15]
    uint8_t reset = 0x07;     // Komenda "Reset"
 8001550:	2307      	movs	r3, #7
 8001552:	73bb      	strb	r3, [r7, #14]

    HAL_I2C_Master_Transmit(bh1750_i2c, bh1750_address, &power_on, 1, 100);
 8001554:	4b0f      	ldr	r3, [pc, #60]	@ (8001594 <BH1750_Init+0x60>)
 8001556:	6818      	ldr	r0, [r3, #0]
 8001558:	4b10      	ldr	r3, [pc, #64]	@ (800159c <BH1750_Init+0x68>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	4619      	mov	r1, r3
 800155e:	f107 020f 	add.w	r2, r7, #15
 8001562:	2364      	movs	r3, #100	@ 0x64
 8001564:	9300      	str	r3, [sp, #0]
 8001566:	2301      	movs	r3, #1
 8001568:	f002 ff8c 	bl	8004484 <HAL_I2C_Master_Transmit>
    HAL_Delay(10); // Czekaj po wczeniu zasilania
 800156c:	200a      	movs	r0, #10
 800156e:	f002 fb59 	bl	8003c24 <HAL_Delay>
    HAL_I2C_Master_Transmit(bh1750_i2c, bh1750_address, &reset, 1, 100);
 8001572:	4b08      	ldr	r3, [pc, #32]	@ (8001594 <BH1750_Init+0x60>)
 8001574:	6818      	ldr	r0, [r3, #0]
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <BH1750_Init+0x68>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	4619      	mov	r1, r3
 800157c:	f107 020e 	add.w	r2, r7, #14
 8001580:	2364      	movs	r3, #100	@ 0x64
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	2301      	movs	r3, #1
 8001586:	f002 ff7d 	bl	8004484 <HAL_I2C_Master_Transmit>
}
 800158a:	bf00      	nop
 800158c:	3710      	adds	r7, #16
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	20000218 	.word	0x20000218
 8001598:	2000021c 	.word	0x2000021c
 800159c:	20000000 	.word	0x20000000

080015a0 <BH1750_StartMeasurement>:

/**
 * @brief Rozpoczcie pomiaru w trybie jednorazowym (ONE_TIME_*)
 */
void BH1750_StartMeasurement(void) {
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b084      	sub	sp, #16
 80015a4:	af02      	add	r7, sp, #8
    uint8_t cmd = bh1750_mode;
 80015a6:	4b09      	ldr	r3, [pc, #36]	@ (80015cc <BH1750_StartMeasurement+0x2c>)
 80015a8:	781b      	ldrb	r3, [r3, #0]
 80015aa:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(bh1750_i2c, bh1750_address, &cmd, 1, 100);
 80015ac:	4b08      	ldr	r3, [pc, #32]	@ (80015d0 <BH1750_StartMeasurement+0x30>)
 80015ae:	6818      	ldr	r0, [r3, #0]
 80015b0:	4b08      	ldr	r3, [pc, #32]	@ (80015d4 <BH1750_StartMeasurement+0x34>)
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	4619      	mov	r1, r3
 80015b6:	1dfa      	adds	r2, r7, #7
 80015b8:	2364      	movs	r3, #100	@ 0x64
 80015ba:	9300      	str	r3, [sp, #0]
 80015bc:	2301      	movs	r3, #1
 80015be:	f002 ff61 	bl	8004484 <HAL_I2C_Master_Transmit>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	2000021c 	.word	0x2000021c
 80015d0:	20000218 	.word	0x20000218
 80015d4:	20000000 	.word	0x20000000

080015d8 <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	73bb      	strb	r3, [r7, #14]

    /* Read the chip-id of bme280 sensor */
    rslt = bme280_get_regs(BME280_REG_CHIP_ID, &chip_id, 1, dev);
 80015e4:	f107 010e 	add.w	r1, r7, #14
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2201      	movs	r2, #1
 80015ec:	20d0      	movs	r0, #208	@ 0xd0
 80015ee:	f000 f823 	bl	8001638 <bme280_get_regs>
 80015f2:	4603      	mov	r3, r0
 80015f4:	73fb      	strb	r3, [r7, #15]

    /* Check for chip id validity */
    if (rslt == BME280_OK)
 80015f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d116      	bne.n	800162c <bme280_init+0x54>
    {
        if (chip_id == BME280_CHIP_ID)
 80015fe:	7bbb      	ldrb	r3, [r7, #14]
 8001600:	2b60      	cmp	r3, #96	@ 0x60
 8001602:	d111      	bne.n	8001628 <bme280_init+0x50>
        {
            dev->chip_id = chip_id;
 8001604:	7bba      	ldrb	r2, [r7, #14]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	701a      	strb	r2, [r3, #0]

            /* Reset the sensor */
            rslt = bme280_soft_reset(dev);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f000 f958 	bl	80018c0 <bme280_soft_reset>
 8001610:	4603      	mov	r3, r0
 8001612:	73fb      	strb	r3, [r7, #15]

            if (rslt == BME280_OK)
 8001614:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d107      	bne.n	800162c <bme280_init+0x54>
            {
                /* Read the calibration data */
                rslt = get_calib_data(dev);
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f001 f83f 	bl	80026a0 <get_calib_data>
 8001622:	4603      	mov	r3, r0
 8001624:	73fb      	strb	r3, [r7, #15]
 8001626:	e001      	b.n	800162c <bme280_init+0x54>
            }
        }
        else
        {
            rslt = BME280_E_DEV_NOT_FOUND;
 8001628:	23fc      	movs	r3, #252	@ 0xfc
 800162a:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 800162c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bme280_dev *dev)
{
 8001638:	b590      	push	{r4, r7, lr}
 800163a:	b087      	sub	sp, #28
 800163c:	af00      	add	r7, sp, #0
 800163e:	60b9      	str	r1, [r7, #8]
 8001640:	607a      	str	r2, [r7, #4]
 8001642:	603b      	str	r3, [r7, #0]
 8001644:	4603      	mov	r3, r0
 8001646:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8001648:	6838      	ldr	r0, [r7, #0]
 800164a:	f001 f9c0 	bl	80029ce <null_ptr_check>
 800164e:	4603      	mov	r3, r0
 8001650:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BME280_OK) && (reg_data != NULL))
 8001652:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d11e      	bne.n	8001698 <bme280_get_regs+0x60>
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d01b      	beq.n	8001698 <bme280_get_regs+0x60>
    {
        /* If interface selected is SPI */
        if (dev->intf != BME280_I2C_INTF)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	785b      	ldrb	r3, [r3, #1]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d003      	beq.n	8001670 <bme280_get_regs+0x38>
        {
            reg_addr = reg_addr | 0x80;
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800166e:	73fb      	strb	r3, [r7, #15]
        }

        /* Read the data */
        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	68dc      	ldr	r4, [r3, #12]
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	7bf8      	ldrb	r0, [r7, #15]
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	47a0      	blx	r4
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	721a      	strb	r2, [r3, #8]

        /* Check for communication error */
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d004      	beq.n	800169c <bme280_get_regs+0x64>
        {
            rslt = BME280_E_COMM_FAIL;
 8001692:	23fe      	movs	r3, #254	@ 0xfe
 8001694:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 8001696:	e001      	b.n	800169c <bme280_get_regs+0x64>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8001698:	23ff      	movs	r3, #255	@ 0xff
 800169a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800169c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	371c      	adds	r7, #28
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd90      	pop	{r4, r7, pc}

080016a8 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bme280_dev *dev)
{
 80016a8:	b590      	push	{r4, r7, lr}
 80016aa:	b08d      	sub	sp, #52	@ 0x34
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
 80016b4:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */
    uint32_t temp_len;
    uint32_t reg_addr_cnt;

    if (len > BME280_MAX_LEN)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2b0a      	cmp	r3, #10
 80016ba:	d901      	bls.n	80016c0 <bme280_set_regs+0x18>
    {
        len = BME280_MAX_LEN;
 80016bc:	230a      	movs	r3, #10
 80016be:	607b      	str	r3, [r7, #4]
    }

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 80016c0:	6838      	ldr	r0, [r7, #0]
 80016c2:	f001 f984 	bl	80029ce <null_ptr_check>
 80016c6:	4603      	mov	r3, r0
 80016c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check for arguments validity */
    if ((rslt == BME280_OK) && (reg_addr != NULL) && (reg_data != NULL))
 80016cc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d150      	bne.n	8001776 <bme280_set_regs+0xce>
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d04d      	beq.n	8001776 <bme280_set_regs+0xce>
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d04a      	beq.n	8001776 <bme280_set_regs+0xce>
    {
        if (len != 0)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d043      	beq.n	800176e <bme280_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	743b      	strb	r3, [r7, #16]

            /* If interface selected is SPI */
            if (dev->intf != BME280_I2C_INTF)
 80016ec:	683b      	ldr	r3, [r7, #0]
 80016ee:	785b      	ldrb	r3, [r3, #1]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d014      	beq.n	800171e <bme280_set_regs+0x76>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80016f4:	2300      	movs	r3, #0
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80016f8:	e00d      	b.n	8001716 <bme280_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80016fa:	68fa      	ldr	r2, [r7, #12]
 80016fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fe:	4413      	add	r3, r2
 8001700:	781a      	ldrb	r2, [r3, #0]
 8001702:	68f9      	ldr	r1, [r7, #12]
 8001704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001706:	440b      	add	r3, r1
 8001708:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001712:	3301      	adds	r3, #1
 8001714:	627b      	str	r3, [r7, #36]	@ 0x24
 8001716:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	429a      	cmp	r2, r3
 800171c:	d3ed      	bcc.n	80016fa <bme280_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d90b      	bls.n	800173c <bme280_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for
                 * burst write
                 */
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8001724:	f107 0110 	add.w	r1, r7, #16
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	68ba      	ldr	r2, [r7, #8]
 800172c:	68f8      	ldr	r0, [r7, #12]
 800172e:	f000 fffb 	bl	8002728 <interleave_reg_addr>
                temp_len = ((len * 2) - 1);
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	3b01      	subs	r3, #1
 8001738:	62bb      	str	r3, [r7, #40]	@ 0x28
 800173a:	e001      	b.n	8001740 <bme280_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	62bb      	str	r3, [r7, #40]	@ 0x28
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	691c      	ldr	r4, [r3, #16]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	7818      	ldrb	r0, [r3, #0]
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f107 0110 	add.w	r1, r7, #16
 8001750:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001752:	47a0      	blx	r4
 8001754:	4603      	mov	r3, r0
 8001756:	461a      	mov	r2, r3
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	721a      	strb	r2, [r3, #8]

            /* Check for communication error */
            if (dev->intf_rslt != BME280_INTF_RET_SUCCESS)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d00b      	beq.n	800177e <bme280_set_regs+0xd6>
            {
                rslt = BME280_E_COMM_FAIL;
 8001766:	23fe      	movs	r3, #254	@ 0xfe
 8001768:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (len != 0)
 800176c:	e007      	b.n	800177e <bme280_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BME280_E_INVALID_LEN;
 800176e:	23fd      	movs	r3, #253	@ 0xfd
 8001770:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        if (len != 0)
 8001774:	e003      	b.n	800177e <bme280_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8001776:	23ff      	movs	r3, #255	@ 0xff
 8001778:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800177c:	e000      	b.n	8001780 <bme280_set_regs+0xd8>
        if (len != 0)
 800177e:	bf00      	nop
    }

    return rslt;
 8001780:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001784:	4618      	mov	r0, r3
 8001786:	3734      	adds	r7, #52	@ 0x34
 8001788:	46bd      	mov	sp, r7
 800178a:	bd90      	pop	{r4, r7, pc}

0800178c <bme280_set_sensor_settings>:
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings,
                                  const struct bme280_settings *settings,
                                  struct bme280_dev *dev)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b086      	sub	sp, #24
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	60b9      	str	r1, [r7, #8]
 8001796:	607a      	str	r2, [r7, #4]
 8001798:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t sensor_mode;

    if (settings != NULL)
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d03c      	beq.n	800181a <bme280_set_sensor_settings+0x8e>
    {
        rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 80017a0:	f107 0316 	add.w	r3, r7, #22
 80017a4:	6879      	ldr	r1, [r7, #4]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f000 f86a 	bl	8001880 <bme280_get_sensor_mode>
 80017ac:	4603      	mov	r3, r0
 80017ae:	75fb      	strb	r3, [r7, #23]

        if ((rslt == BME280_OK) && (sensor_mode != BME280_POWERMODE_SLEEP))
 80017b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d107      	bne.n	80017c8 <bme280_set_sensor_settings+0x3c>
 80017b8:	7dbb      	ldrb	r3, [r7, #22]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d004      	beq.n	80017c8 <bme280_set_sensor_settings+0x3c>
        {
            rslt = put_device_to_sleep(dev);
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f000 fb5d 	bl	8001e7e <put_device_to_sleep>
 80017c4:	4603      	mov	r3, r0
 80017c6:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BME280_OK)
 80017c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d126      	bne.n	800181e <bme280_set_sensor_settings+0x92>
        {
            /* Check if user wants to change oversampling
             * settings
             */
            if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	4619      	mov	r1, r3
 80017d4:	2007      	movs	r0, #7
 80017d6:	f001 f8de 	bl	8002996 <are_settings_changed>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d007      	beq.n	80017f0 <bme280_set_sensor_settings+0x64>
            {
                rslt = set_osr_settings(desired_settings, settings, dev);
 80017e0:	7bfb      	ldrb	r3, [r7, #15]
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	68b9      	ldr	r1, [r7, #8]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f000 f951 	bl	8001a8e <set_osr_settings>
 80017ec:	4603      	mov	r3, r0
 80017ee:	75fb      	strb	r3, [r7, #23]
            }

            /* Check if user wants to change filter and/or
             * standby settings
             */
            if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 80017f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d112      	bne.n	800181e <bme280_set_sensor_settings+0x92>
 80017f8:	7bfb      	ldrb	r3, [r7, #15]
 80017fa:	4619      	mov	r1, r3
 80017fc:	2018      	movs	r0, #24
 80017fe:	f001 f8ca 	bl	8002996 <are_settings_changed>
 8001802:	4603      	mov	r3, r0
 8001804:	2b00      	cmp	r3, #0
 8001806:	d00a      	beq.n	800181e <bme280_set_sensor_settings+0x92>
            {
                rslt = set_filter_standby_settings(desired_settings, settings, dev);
 8001808:	7bfb      	ldrb	r3, [r7, #15]
 800180a:	687a      	ldr	r2, [r7, #4]
 800180c:	68b9      	ldr	r1, [r7, #8]
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f9da 	bl	8001bc8 <set_filter_standby_settings>
 8001814:	4603      	mov	r3, r0
 8001816:	75fb      	strb	r3, [r7, #23]
 8001818:	e001      	b.n	800181e <bme280_set_sensor_settings+0x92>
            }
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 800181a:	23ff      	movs	r3, #255	@ 0xff
 800181c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800181e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3718      	adds	r7, #24
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}

0800182a <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 800182a:	b580      	push	{r7, lr}
 800182c:	b084      	sub	sp, #16
 800182e:	af00      	add	r7, sp, #0
 8001830:	4603      	mov	r3, r0
 8001832:	6039      	str	r1, [r7, #0]
 8001834:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t last_set_mode;

    rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 8001836:	f107 030e 	add.w	r3, r7, #14
 800183a:	6839      	ldr	r1, [r7, #0]
 800183c:	4618      	mov	r0, r3
 800183e:	f000 f81f 	bl	8001880 <bme280_get_sensor_mode>
 8001842:	4603      	mov	r3, r0
 8001844:	73fb      	strb	r3, [r7, #15]

    /* If the sensor is not in sleep mode put the device to sleep
     * mode
     */
    if ((rslt == BME280_OK) && (last_set_mode != BME280_POWERMODE_SLEEP))
 8001846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d107      	bne.n	800185e <bme280_set_sensor_mode+0x34>
 800184e:	7bbb      	ldrb	r3, [r7, #14]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d004      	beq.n	800185e <bme280_set_sensor_mode+0x34>
    {
        rslt = put_device_to_sleep(dev);
 8001854:	6838      	ldr	r0, [r7, #0]
 8001856:	f000 fb12 	bl	8001e7e <put_device_to_sleep>
 800185a:	4603      	mov	r3, r0
 800185c:	73fb      	strb	r3, [r7, #15]
    }

    /* Set the power mode */
    if (rslt == BME280_OK)
 800185e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d106      	bne.n	8001874 <bme280_set_sensor_mode+0x4a>
    {
        rslt = write_power_mode(sensor_mode, dev);
 8001866:	79fb      	ldrb	r3, [r7, #7]
 8001868:	6839      	ldr	r1, [r7, #0]
 800186a:	4618      	mov	r0, r3
 800186c:	f000 fad4 	bl	8001e18 <write_power_mode>
 8001870:	4603      	mov	r3, r0
 8001872:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001874:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, struct bme280_dev *dev)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b084      	sub	sp, #16
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (sensor_mode != NULL)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d00f      	beq.n	80018b0 <bme280_get_sensor_mode+0x30>
    {
        /* Read the power mode register */
        rslt = bme280_get_regs(BME280_REG_PWR_CTRL, sensor_mode, 1, dev);
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	2201      	movs	r2, #1
 8001894:	6879      	ldr	r1, [r7, #4]
 8001896:	20f4      	movs	r0, #244	@ 0xf4
 8001898:	f7ff fece 	bl	8001638 <bme280_get_regs>
 800189c:	4603      	mov	r3, r0
 800189e:	73fb      	strb	r3, [r7, #15]

        /* Assign the power mode to variable */
        *sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	f003 0303 	and.w	r3, r3, #3
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	701a      	strb	r2, [r3, #0]
 80018ae:	e001      	b.n	80018b4 <bme280_get_sensor_mode+0x34>
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 80018b0:	23ff      	movs	r3, #255	@ 0xff
 80018b2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80018b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}

080018c0 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(struct bme280_dev *dev)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_REG_RESET;
 80018c8:	23e0      	movs	r3, #224	@ 0xe0
 80018ca:	737b      	strb	r3, [r7, #13]
    uint8_t status_reg = 0;
 80018cc:	2300      	movs	r3, #0
 80018ce:	733b      	strb	r3, [r7, #12]
    uint8_t try_run = 5;
 80018d0:	2305      	movs	r3, #5
 80018d2:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BME280_SOFT_RESET_COMMAND;
 80018d4:	23b6      	movs	r3, #182	@ 0xb6
 80018d6:	72fb      	strb	r3, [r7, #11]

    /* Write the soft reset command in the sensor */
    rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80018d8:	f107 010b 	add.w	r1, r7, #11
 80018dc:	f107 000d 	add.w	r0, r7, #13
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	2201      	movs	r2, #1
 80018e4:	f7ff fee0 	bl	80016a8 <bme280_set_regs>
 80018e8:	4603      	mov	r3, r0
 80018ea:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME280_OK)
 80018ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d125      	bne.n	8001940 <bme280_soft_reset+0x80>
    {
        /* If NVM not copied yet, Wait for NVM to copy */
        do
        {
            /* As per data sheet - Table 1, startup time is 2 ms. */
            dev->delay_us(BME280_STARTUP_DELAY, dev->intf_ptr);
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	695b      	ldr	r3, [r3, #20]
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	6852      	ldr	r2, [r2, #4]
 80018fc:	4611      	mov	r1, r2
 80018fe:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001902:	4798      	blx	r3
            rslt = bme280_get_regs(BME280_REG_STATUS, &status_reg, 1, dev);
 8001904:	f107 010c 	add.w	r1, r7, #12
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2201      	movs	r2, #1
 800190c:	20f3      	movs	r0, #243	@ 0xf3
 800190e:	f7ff fe93 	bl	8001638 <bme280_get_regs>
 8001912:	4603      	mov	r3, r0
 8001914:	73fb      	strb	r3, [r7, #15]

        } while ((rslt == BME280_OK) && (try_run--) && (status_reg & BME280_STATUS_IM_UPDATE));
 8001916:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d109      	bne.n	8001932 <bme280_soft_reset+0x72>
 800191e:	7bbb      	ldrb	r3, [r7, #14]
 8001920:	1e5a      	subs	r2, r3, #1
 8001922:	73ba      	strb	r2, [r7, #14]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d004      	beq.n	8001932 <bme280_soft_reset+0x72>
 8001928:	7b3b      	ldrb	r3, [r7, #12]
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	2b00      	cmp	r3, #0
 8001930:	d1e0      	bne.n	80018f4 <bme280_soft_reset+0x34>

        if (status_reg & BME280_STATUS_IM_UPDATE)
 8001932:	7b3b      	ldrb	r3, [r7, #12]
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <bme280_soft_reset+0x80>
        {
            rslt = BME280_E_NVM_COPY_FAILED;
 800193c:	23fa      	movs	r3, #250	@ 0xfa
 800193e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8001940:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001944:	4618      	mov	r0, r3
 8001946:	3710      	adds	r7, #16
 8001948:	46bd      	mov	sp, r7
 800194a:	bd80      	pop	{r7, pc}

0800194c <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b08a      	sub	sp, #40	@ 0x28
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
 8001958:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure, temperature and humidity data read from
     * the sensor
     */
    uint8_t reg_data[BME280_LEN_P_T_H_DATA] = { 0 };
 800195a:	f107 031c 	add.w	r3, r7, #28
 800195e:	2200      	movs	r2, #0
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	605a      	str	r2, [r3, #4]
    struct bme280_uncomp_data uncomp_data = { 0 };
 8001964:	f107 0310 	add.w	r3, r7, #16
 8001968:	2200      	movs	r2, #0
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	605a      	str	r2, [r3, #4]
 800196e:	609a      	str	r2, [r3, #8]

    if (comp_data != NULL)
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d021      	beq.n	80019ba <bme280_get_sensor_data+0x6e>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bme280_get_regs(BME280_REG_DATA, reg_data, BME280_LEN_P_T_H_DATA, dev);
 8001976:	f107 011c 	add.w	r1, r7, #28
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2208      	movs	r2, #8
 800197e:	20f7      	movs	r0, #247	@ 0xf7
 8001980:	f7ff fe5a 	bl	8001638 <bme280_get_regs>
 8001984:	4603      	mov	r3, r0
 8001986:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME280_OK)
 800198a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800198e:	2b00      	cmp	r3, #0
 8001990:	d116      	bne.n	80019c0 <bme280_get_sensor_data+0x74>
        {
            /* Parse the read data from the sensor */
            parse_sensor_data(reg_data, &uncomp_data);
 8001992:	f107 0210 	add.w	r2, r7, #16
 8001996:	f107 031c 	add.w	r3, r7, #28
 800199a:	4611      	mov	r1, r2
 800199c:	4618      	mov	r0, r3
 800199e:	f000 f9f5 	bl	8001d8c <parse_sensor_data>

            /* Compensate the pressure and/or temperature and/or
             * humidity data from the sensor
             */
            rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	3318      	adds	r3, #24
 80019a6:	f107 0110 	add.w	r1, r7, #16
 80019aa:	7bf8      	ldrb	r0, [r7, #15]
 80019ac:	68ba      	ldr	r2, [r7, #8]
 80019ae:	f000 f80d 	bl	80019cc <bme280_compensate_data>
 80019b2:	4603      	mov	r3, r0
 80019b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80019b8:	e002      	b.n	80019c0 <bme280_get_sensor_data+0x74>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 80019ba:	23ff      	movs	r3, #255	@ 0xff
 80019bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 80019c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3728      	adds	r7, #40	@ 0x28
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <bme280_compensate_data>:
 */
int8_t bme280_compensate_data(uint8_t sensor_comp,
                              const struct bme280_uncomp_data *uncomp_data,
                              struct bme280_data *comp_data,
                              struct bme280_calib_data *calib_data)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	603b      	str	r3, [r7, #0]
 80019d8:	4603      	mov	r3, r0
 80019da:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME280_OK;
 80019dc:	2300      	movs	r3, #0
 80019de:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d04b      	beq.n	8001a7e <bme280_compensate_data+0xb2>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d048      	beq.n	8001a7e <bme280_compensate_data+0xb2>
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d045      	beq.n	8001a7e <bme280_compensate_data+0xb2>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	f04f 0200 	mov.w	r2, #0
 80019f8:	f04f 0300 	mov.w	r3, #0
 80019fc:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 8001a00:	6879      	ldr	r1, [r7, #4]
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	f04f 0300 	mov.w	r3, #0
 8001a0a:	e9c1 2300 	strd	r2, r3, [r1]
        comp_data->humidity = 0;
 8001a0e:	6879      	ldr	r1, [r7, #4]
 8001a10:	f04f 0200 	mov.w	r2, #0
 8001a14:	f04f 0300 	mov.w	r3, #0
 8001a18:	e9c1 2304 	strd	r2, r3, [r1, #16]

        /* If pressure or temperature component is selected */
        if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM))
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00a      	beq.n	8001a3c <bme280_compensate_data+0x70>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8001a26:	6839      	ldr	r1, [r7, #0]
 8001a28:	68b8      	ldr	r0, [r7, #8]
 8001a2a:	f000 fa75 	bl	8001f18 <compensate_temperature>
 8001a2e:	eeb0 7a40 	vmov.f32	s14, s0
 8001a32:	eef0 7a60 	vmov.f32	s15, s1
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	ed83 7b02 	vstr	d7, [r3, #8]
        }

        if (sensor_comp & BME280_PRESS)
 8001a3c:	7bfb      	ldrb	r3, [r7, #15]
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d00a      	beq.n	8001a5c <bme280_compensate_data+0x90>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 8001a46:	6839      	ldr	r1, [r7, #0]
 8001a48:	68b8      	ldr	r0, [r7, #8]
 8001a4a:	f000 fb39 	bl	80020c0 <compensate_pressure>
 8001a4e:	eeb0 7a40 	vmov.f32	s14, s0
 8001a52:	eef0 7a60 	vmov.f32	s15, s1
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	ed83 7b00 	vstr	d7, [r3]
        }

        if (sensor_comp & BME280_HUM)
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	f003 0304 	and.w	r3, r3, #4
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d00d      	beq.n	8001a82 <bme280_compensate_data+0xb6>
        {
            /* Compensate the humidity data */
            comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 8001a66:	6839      	ldr	r1, [r7, #0]
 8001a68:	68b8      	ldr	r0, [r7, #8]
 8001a6a:	f000 fcf9 	bl	8002460 <compensate_humidity>
 8001a6e:	eeb0 7a40 	vmov.f32	s14, s0
 8001a72:	eef0 7a60 	vmov.f32	s15, s1
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	ed83 7b04 	vstr	d7, [r3, #16]
        if (sensor_comp & BME280_HUM)
 8001a7c:	e001      	b.n	8001a82 <bme280_compensate_data+0xb6>
        }
    }
    else
    {
        rslt = BME280_E_NULL_PTR;
 8001a7e:	23ff      	movs	r3, #255	@ 0xff
 8001a80:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001a82:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3718      	adds	r7, #24
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}

08001a8e <set_osr_settings>:
/*!
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings, struct bme280_dev *dev)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	b086      	sub	sp, #24
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	4603      	mov	r3, r0
 8001a96:	60b9      	str	r1, [r7, #8]
 8001a98:	607a      	str	r2, [r7, #4]
 8001a9a:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	75fb      	strb	r3, [r7, #23]

    if (desired_settings & BME280_SEL_OSR_HUM)
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
 8001aa2:	f003 0304 	and.w	r3, r3, #4
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d005      	beq.n	8001ab6 <set_osr_settings+0x28>
    {
        rslt = set_osr_humidity_settings(settings, dev);
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	68b8      	ldr	r0, [r7, #8]
 8001aae:	f000 f815 	bl	8001adc <set_osr_humidity_settings>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	75fb      	strb	r3, [r7, #23]
    }

    if (desired_settings & (BME280_SEL_OSR_PRESS | BME280_SEL_OSR_TEMP))
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d007      	beq.n	8001ad0 <set_osr_settings+0x42>
    {
        rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	68b9      	ldr	r1, [r7, #8]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 f842 	bl	8001b50 <set_osr_press_temp_settings>
 8001acc:	4603      	mov	r3, r0
 8001ace:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001ad0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}

08001adc <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b084      	sub	sp, #16
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t ctrl_hum;
    uint8_t ctrl_meas;
    uint8_t reg_addr = BME280_REG_CTRL_HUM;
 8001ae6:	23f2      	movs	r3, #242	@ 0xf2
 8001ae8:	733b      	strb	r3, [r7, #12]

    ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	789b      	ldrb	r3, [r3, #2]
 8001aee:	f003 0307 	and.w	r3, r3, #7
 8001af2:	b2db      	uxtb	r3, r3
 8001af4:	73bb      	strb	r3, [r7, #14]

    /* Write the humidity control value in the register */
    rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 8001af6:	f107 010e 	add.w	r1, r7, #14
 8001afa:	f107 000c 	add.w	r0, r7, #12
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	2201      	movs	r2, #1
 8001b02:	f7ff fdd1 	bl	80016a8 <bme280_set_regs>
 8001b06:	4603      	mov	r3, r0
 8001b08:	73fb      	strb	r3, [r7, #15]

    /* Humidity related changes will be only effective after a
     * write operation to ctrl_meas register
     */
    if (rslt == BME280_OK)
 8001b0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d118      	bne.n	8001b44 <set_osr_humidity_settings+0x68>
    {
        reg_addr = BME280_REG_CTRL_MEAS;
 8001b12:	23f4      	movs	r3, #244	@ 0xf4
 8001b14:	733b      	strb	r3, [r7, #12]
        rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 8001b16:	7b38      	ldrb	r0, [r7, #12]
 8001b18:	f107 010d 	add.w	r1, r7, #13
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	2201      	movs	r2, #1
 8001b20:	f7ff fd8a 	bl	8001638 <bme280_get_regs>
 8001b24:	4603      	mov	r3, r0
 8001b26:	73fb      	strb	r3, [r7, #15]

        if (rslt == BME280_OK)
 8001b28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d109      	bne.n	8001b44 <set_osr_humidity_settings+0x68>
        {
            rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8001b30:	f107 010d 	add.w	r1, r7, #13
 8001b34:	f107 000c 	add.w	r0, r7, #12
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f7ff fdb4 	bl	80016a8 <bme280_set_regs>
 8001b40:	4603      	mov	r3, r0
 8001b42:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8001b44:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3710      	adds	r7, #16
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <set_osr_press_temp_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
 8001b5c:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t reg_addr = BME280_REG_CTRL_MEAS;
 8001b5e:	23f4      	movs	r3, #244	@ 0xf4
 8001b60:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001b62:	7db8      	ldrb	r0, [r7, #22]
 8001b64:	f107 0115 	add.w	r1, r7, #21
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f7ff fd64 	bl	8001638 <bme280_get_regs>
 8001b70:	4603      	mov	r3, r0
 8001b72:	75fb      	strb	r3, [r7, #23]

    if (rslt == BME280_OK)
 8001b74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d11f      	bne.n	8001bbc <set_osr_press_temp_settings+0x6c>
    {
        if (desired_settings & BME280_SEL_OSR_PRESS)
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	f003 0301 	and.w	r3, r3, #1
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d005      	beq.n	8001b92 <set_osr_press_temp_settings+0x42>
        {
            fill_osr_press_settings(&reg_data, settings);
 8001b86:	f107 0315 	add.w	r3, r7, #21
 8001b8a:	68b9      	ldr	r1, [r7, #8]
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f000 f890 	bl	8001cb2 <fill_osr_press_settings>
        }

        if (desired_settings & BME280_SEL_OSR_TEMP)
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	f003 0302 	and.w	r3, r3, #2
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d005      	beq.n	8001ba8 <set_osr_press_temp_settings+0x58>
        {
            fill_osr_temp_settings(&reg_data, settings);
 8001b9c:	f107 0315 	add.w	r3, r7, #21
 8001ba0:	68b9      	ldr	r1, [r7, #8]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f000 f8a3 	bl	8001cee <fill_osr_temp_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001ba8:	f107 0115 	add.w	r1, r7, #21
 8001bac:	f107 0016 	add.w	r0, r7, #22
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	f7ff fd78 	bl	80016a8 <bme280_set_regs>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001bbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3718      	adds	r7, #24
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <set_filter_standby_settings>:
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings,
                                          const struct bme280_settings *settings,
                                          struct bme280_dev *dev)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
 8001bd4:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t reg_addr = BME280_REG_CONFIG;
 8001bd6:	23f5      	movs	r3, #245	@ 0xf5
 8001bd8:	75bb      	strb	r3, [r7, #22]
    uint8_t reg_data;

    rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8001bda:	7db8      	ldrb	r0, [r7, #22]
 8001bdc:	f107 0115 	add.w	r1, r7, #21
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f7ff fd28 	bl	8001638 <bme280_get_regs>
 8001be8:	4603      	mov	r3, r0
 8001bea:	75fb      	strb	r3, [r7, #23]

    if (rslt == BME280_OK)
 8001bec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d11f      	bne.n	8001c34 <set_filter_standby_settings+0x6c>
    {
        if (desired_settings & BME280_SEL_FILTER)
 8001bf4:	7bfb      	ldrb	r3, [r7, #15]
 8001bf6:	f003 0308 	and.w	r3, r3, #8
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d005      	beq.n	8001c0a <set_filter_standby_settings+0x42>
        {
            fill_filter_settings(&reg_data, settings);
 8001bfe:	f107 0315 	add.w	r3, r7, #21
 8001c02:	68b9      	ldr	r1, [r7, #8]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f000 f81b 	bl	8001c40 <fill_filter_settings>
        }

        if (desired_settings & BME280_SEL_STANDBY)
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	f003 0310 	and.w	r3, r3, #16
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d005      	beq.n	8001c20 <set_filter_standby_settings+0x58>
        {
            fill_standby_settings(&reg_data, settings);
 8001c14:	f107 0315 	add.w	r3, r7, #21
 8001c18:	68b9      	ldr	r1, [r7, #8]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f000 f82e 	bl	8001c7c <fill_standby_settings>
        }

        /* Write the oversampling settings in the register */
        rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8001c20:	f107 0115 	add.w	r1, r7, #21
 8001c24:	f107 0016 	add.w	r0, r7, #22
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f7ff fd3c 	bl	80016a8 <bme280_set_regs>
 8001c30:	4603      	mov	r3, r0
 8001c32:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001c34:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
 8001c48:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	b25b      	sxtb	r3, r3
 8001c50:	f023 031c 	bic.w	r3, r3, #28
 8001c54:	b25a      	sxtb	r2, r3
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	78db      	ldrb	r3, [r3, #3]
 8001c5a:	b25b      	sxtb	r3, r3
 8001c5c:	009b      	lsls	r3, r3, #2
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	f003 031c 	and.w	r3, r3, #28
 8001c64:	b25b      	sxtb	r3, r3
 8001c66:	4313      	orrs	r3, r2
 8001c68:	b25b      	sxtb	r3, r3
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	701a      	strb	r2, [r3, #0]
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	781b      	ldrb	r3, [r3, #0]
 8001c8a:	b25b      	sxtb	r3, r3
 8001c8c:	f003 031f 	and.w	r3, r3, #31
 8001c90:	b25a      	sxtb	r2, r3
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	791b      	ldrb	r3, [r3, #4]
 8001c96:	b25b      	sxtb	r3, r3
 8001c98:	015b      	lsls	r3, r3, #5
 8001c9a:	b25b      	sxtb	r3, r3
 8001c9c:	4313      	orrs	r3, r2
 8001c9e:	b25b      	sxtb	r3, r3
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	701a      	strb	r2, [r3, #0]
}
 8001ca6:	bf00      	nop
 8001ca8:	370c      	adds	r7, #12
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	b083      	sub	sp, #12
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	b25b      	sxtb	r3, r3
 8001cc2:	f023 031c 	bic.w	r3, r3, #28
 8001cc6:	b25a      	sxtb	r2, r3
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	b25b      	sxtb	r3, r3
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	f003 031c 	and.w	r3, r3, #28
 8001cd6:	b25b      	sxtb	r3, r3
 8001cd8:	4313      	orrs	r3, r2
 8001cda:	b25b      	sxtb	r3, r3
 8001cdc:	b2da      	uxtb	r2, r3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	701a      	strb	r2, [r3, #0]
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	b083      	sub	sp, #12
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	6078      	str	r0, [r7, #4]
 8001cf6:	6039      	str	r1, [r7, #0]
    *reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	b25b      	sxtb	r3, r3
 8001cfe:	f003 031f 	and.w	r3, r3, #31
 8001d02:	b25a      	sxtb	r2, r3
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	785b      	ldrb	r3, [r3, #1]
 8001d08:	b25b      	sxtb	r3, r3
 8001d0a:	015b      	lsls	r3, r3, #5
 8001d0c:	b25b      	sxtb	r3, r3
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	b25b      	sxtb	r3, r3
 8001d12:	b2da      	uxtb	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	701a      	strb	r2, [r3, #0]
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d22:	4770      	bx	lr

08001d24 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * bme280_settings structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
    settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	f003 0307 	and.w	r3, r3, #7
 8001d36:	b2da      	uxtb	r2, r3
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	709a      	strb	r2, [r3, #2]
    settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3302      	adds	r3, #2
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	109b      	asrs	r3, r3, #2
 8001d44:	b2db      	uxtb	r3, r3
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	b2da      	uxtb	r2, r3
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	701a      	strb	r2, [r3, #0]
    settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3302      	adds	r3, #2
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	095b      	lsrs	r3, r3, #5
 8001d58:	b2da      	uxtb	r2, r3
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	705a      	strb	r2, [r3, #1]
    settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	3303      	adds	r3, #3
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	109b      	asrs	r3, r3, #2
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	f003 0307 	and.w	r3, r3, #7
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	70da      	strb	r2, [r3, #3]
    settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	3303      	adds	r3, #3
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	095b      	lsrs	r3, r3, #5
 8001d7a:	b2da      	uxtb	r2, r3
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	711a      	strb	r2, [r3, #4]
}
 8001d80:	bf00      	nop
 8001d82:	370c      	adds	r7, #12
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
static void parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b087      	sub	sp, #28
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << BME280_12_BIT_SHIFT;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	031b      	lsls	r3, r3, #12
 8001d9c:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << BME280_4_BIT_SHIFT;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	3301      	adds	r3, #1
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	011b      	lsls	r3, r3, #4
 8001da6:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> BME280_4_BIT_SHIFT;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	3302      	adds	r3, #2
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	091b      	lsrs	r3, r3, #4
 8001db0:	b2db      	uxtb	r3, r3
 8001db2:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001db4:	697a      	ldr	r2, [r7, #20]
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	431a      	orrs	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	431a      	orrs	r2, r3
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_msb = (uint32_t)reg_data[3] << BME280_12_BIT_SHIFT;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	3303      	adds	r3, #3
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	031b      	lsls	r3, r3, #12
 8001dca:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << BME280_4_BIT_SHIFT;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	3304      	adds	r3, #4
 8001dd0:	781b      	ldrb	r3, [r3, #0]
 8001dd2:	011b      	lsls	r3, r3, #4
 8001dd4:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[5] >> BME280_4_BIT_SHIFT;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	3305      	adds	r3, #5
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	091b      	lsrs	r3, r3, #4
 8001dde:	b2db      	uxtb	r3, r3
 8001de0:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	431a      	orrs	r2, r3
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	431a      	orrs	r2, r3
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for humidity data */
    data_msb = (uint32_t)reg_data[6] << BME280_8_BIT_SHIFT;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	3306      	adds	r3, #6
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	021b      	lsls	r3, r3, #8
 8001df8:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[7];
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3307      	adds	r3, #7
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	613b      	str	r3, [r7, #16]
    uncomp_data->humidity = data_msb | data_lsb;
 8001e02:	697a      	ldr	r2, [r7, #20]
 8001e04:	693b      	ldr	r3, [r7, #16]
 8001e06:	431a      	orrs	r2, r3
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	609a      	str	r2, [r3, #8]
}
 8001e0c:	bf00      	nop
 8001e0e:	371c      	adds	r7, #28
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, struct bme280_dev *dev)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	6039      	str	r1, [r7, #0]
 8001e22:	71fb      	strb	r3, [r7, #7]
    int8_t rslt;
    uint8_t reg_addr = BME280_REG_PWR_CTRL;
 8001e24:	23f4      	movs	r3, #244	@ 0xf4
 8001e26:	73bb      	strb	r3, [r7, #14]

    /* Variable to store the value read from power mode register */
    uint8_t sensor_mode_reg_val;

    /* Read the power mode register */
    rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 8001e28:	7bb8      	ldrb	r0, [r7, #14]
 8001e2a:	f107 010d 	add.w	r1, r7, #13
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	2201      	movs	r2, #1
 8001e32:	f7ff fc01 	bl	8001638 <bme280_get_regs>
 8001e36:	4603      	mov	r3, r0
 8001e38:	73fb      	strb	r3, [r7, #15]

    /* Set the power mode */
    if (rslt == BME280_OK)
 8001e3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d117      	bne.n	8001e72 <write_power_mode+0x5a>
    {
        sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 8001e42:	7b7b      	ldrb	r3, [r7, #13]
 8001e44:	b25b      	sxtb	r3, r3
 8001e46:	f023 0303 	bic.w	r3, r3, #3
 8001e4a:	b25a      	sxtb	r2, r3
 8001e4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e50:	f003 0303 	and.w	r3, r3, #3
 8001e54:	b25b      	sxtb	r3, r3
 8001e56:	4313      	orrs	r3, r2
 8001e58:	b25b      	sxtb	r3, r3
 8001e5a:	b2db      	uxtb	r3, r3
 8001e5c:	737b      	strb	r3, [r7, #13]

        /* Write the power mode in the register */
        rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 8001e5e:	f107 010d 	add.w	r1, r7, #13
 8001e62:	f107 000e 	add.w	r0, r7, #14
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f7ff fc1d 	bl	80016a8 <bme280_set_regs>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001e72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(struct bme280_dev *dev)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b086      	sub	sp, #24
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[4];
    struct bme280_settings settings;

    rslt = bme280_get_regs(BME280_REG_CTRL_HUM, reg_data, 4, dev);
 8001e86:	f107 0110 	add.w	r1, r7, #16
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	20f2      	movs	r0, #242	@ 0xf2
 8001e90:	f7ff fbd2 	bl	8001638 <bme280_get_regs>
 8001e94:	4603      	mov	r3, r0
 8001e96:	75fb      	strb	r3, [r7, #23]

    if (rslt == BME280_OK)
 8001e98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d118      	bne.n	8001ed2 <put_device_to_sleep+0x54>
    {
        parse_device_settings(reg_data, &settings);
 8001ea0:	f107 0208 	add.w	r2, r7, #8
 8001ea4:	f107 0310 	add.w	r3, r7, #16
 8001ea8:	4611      	mov	r1, r2
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff ff3a 	bl	8001d24 <parse_device_settings>
        rslt = bme280_soft_reset(dev);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7ff fd05 	bl	80018c0 <bme280_soft_reset>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BME280_OK)
 8001eba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d107      	bne.n	8001ed2 <put_device_to_sleep+0x54>
        {
            rslt = reload_device_settings(&settings, dev);
 8001ec2:	f107 0308 	add.w	r3, r7, #8
 8001ec6:	6879      	ldr	r1, [r7, #4]
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f000 f808 	bl	8001ede <reload_device_settings>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 8001ed2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, struct bme280_dev *dev)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b084      	sub	sp, #16
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
 8001ee6:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    rslt = set_osr_settings(BME280_SEL_ALL_SETTINGS, settings, dev);
 8001ee8:	683a      	ldr	r2, [r7, #0]
 8001eea:	6879      	ldr	r1, [r7, #4]
 8001eec:	201f      	movs	r0, #31
 8001eee:	f7ff fdce 	bl	8001a8e <set_osr_settings>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	73fb      	strb	r3, [r7, #15]

    if (rslt == BME280_OK)
 8001ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d106      	bne.n	8001f0c <reload_device_settings+0x2e>
    {
        rslt = set_filter_standby_settings(BME280_SEL_ALL_SETTINGS, settings, dev);
 8001efe:	683a      	ldr	r2, [r7, #0]
 8001f00:	6879      	ldr	r1, [r7, #4]
 8001f02:	201f      	movs	r0, #31
 8001f04:	f7ff fe60 	bl	8001bc8 <set_filter_standby_settings>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001f0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <compensate_temperature>:
/*!
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data, struct bme280_calib_data *calib_data)
{
 8001f18:	b5b0      	push	{r4, r5, r7, lr}
 8001f1a:	b08c      	sub	sp, #48	@ 0x30
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
    double var1;
    double var2;
    double temperature;
    double temperature_min = -40;
 8001f22:	f04f 0200 	mov.w	r2, #0
 8001f26:	4b5f      	ldr	r3, [pc, #380]	@ (80020a4 <compensate_temperature+0x18c>)
 8001f28:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double temperature_max = 85;
 8001f2c:	f04f 0200 	mov.w	r2, #0
 8001f30:	4b5d      	ldr	r3, [pc, #372]	@ (80020a8 <compensate_temperature+0x190>)
 8001f32:	e9c7 2306 	strd	r2, r3, [r7, #24]

    var1 = (((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_t1) / 1024.0);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe faea 	bl	8000514 <__aeabi_ui2d>
 8001f40:	f04f 0200 	mov.w	r2, #0
 8001f44:	4b59      	ldr	r3, [pc, #356]	@ (80020ac <compensate_temperature+0x194>)
 8001f46:	f7fe fc89 	bl	800085c <__aeabi_ddiv>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4614      	mov	r4, r2
 8001f50:	461d      	mov	r5, r3
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	881b      	ldrh	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7fe fadc 	bl	8000514 <__aeabi_ui2d>
 8001f5c:	f04f 0200 	mov.w	r2, #0
 8001f60:	4b53      	ldr	r3, [pc, #332]	@ (80020b0 <compensate_temperature+0x198>)
 8001f62:	f7fe fc7b 	bl	800085c <__aeabi_ddiv>
 8001f66:	4602      	mov	r2, r0
 8001f68:	460b      	mov	r3, r1
 8001f6a:	4620      	mov	r0, r4
 8001f6c:	4629      	mov	r1, r5
 8001f6e:	f7fe f993 	bl	8000298 <__aeabi_dsub>
 8001f72:	4602      	mov	r2, r0
 8001f74:	460b      	mov	r3, r1
 8001f76:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = var1 * ((double)calib_data->dig_t2);
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7fe fad7 	bl	8000534 <__aeabi_i2d>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f8e:	f7fe fb3b 	bl	8000608 <__aeabi_dmul>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_t1) / 8192.0);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe fab8 	bl	8000514 <__aeabi_ui2d>
 8001fa4:	f04f 0200 	mov.w	r2, #0
 8001fa8:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001fac:	f7fe fc56 	bl	800085c <__aeabi_ddiv>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4614      	mov	r4, r2
 8001fb6:	461d      	mov	r5, r3
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	881b      	ldrh	r3, [r3, #0]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7fe faa9 	bl	8000514 <__aeabi_ui2d>
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	4b3b      	ldr	r3, [pc, #236]	@ (80020b4 <compensate_temperature+0x19c>)
 8001fc8:	f7fe fc48 	bl	800085c <__aeabi_ddiv>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	4620      	mov	r0, r4
 8001fd2:	4629      	mov	r1, r5
 8001fd4:	f7fe f960 	bl	8000298 <__aeabi_dsub>
 8001fd8:	4602      	mov	r2, r0
 8001fda:	460b      	mov	r3, r1
 8001fdc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var2 = (var2 * var2) * ((double)calib_data->dig_t3);
 8001fe0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fe4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001fe8:	f7fe fb0e 	bl	8000608 <__aeabi_dmul>
 8001fec:	4602      	mov	r2, r0
 8001fee:	460b      	mov	r3, r1
 8001ff0:	4614      	mov	r4, r2
 8001ff2:	461d      	mov	r5, r3
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	f7fe fa9a 	bl	8000534 <__aeabi_i2d>
 8002000:	4602      	mov	r2, r0
 8002002:	460b      	mov	r3, r1
 8002004:	4620      	mov	r0, r4
 8002006:	4629      	mov	r1, r5
 8002008:	f7fe fafe 	bl	8000608 <__aeabi_dmul>
 800200c:	4602      	mov	r2, r0
 800200e:	460b      	mov	r3, r1
 8002010:	e9c7 2302 	strd	r2, r3, [r7, #8]
    calib_data->t_fine = (int32_t)(var1 + var2);
 8002014:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002018:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800201c:	f7fe f93e 	bl	800029c <__adddf3>
 8002020:	4602      	mov	r2, r0
 8002022:	460b      	mov	r3, r1
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f7fe fd9e 	bl	8000b68 <__aeabi_d2iz>
 800202c:	4602      	mov	r2, r0
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	625a      	str	r2, [r3, #36]	@ 0x24
    temperature = (var1 + var2) / 5120.0;
 8002032:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002036:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800203a:	f7fe f92f 	bl	800029c <__adddf3>
 800203e:	4602      	mov	r2, r0
 8002040:	460b      	mov	r3, r1
 8002042:	4610      	mov	r0, r2
 8002044:	4619      	mov	r1, r3
 8002046:	f04f 0200 	mov.w	r2, #0
 800204a:	4b1b      	ldr	r3, [pc, #108]	@ (80020b8 <compensate_temperature+0x1a0>)
 800204c:	f7fe fc06 	bl	800085c <__aeabi_ddiv>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    if (temperature < temperature_min)
 8002058:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800205c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002060:	f7fe fd44 	bl	8000aec <__aeabi_dcmplt>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d004      	beq.n	8002074 <compensate_temperature+0x15c>
    {
        temperature = temperature_min;
 800206a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800206e:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 8002072:	e00c      	b.n	800208e <compensate_temperature+0x176>
    }
    else if (temperature > temperature_max)
 8002074:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002078:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800207c:	f7fe fd54 	bl	8000b28 <__aeabi_dcmpgt>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <compensate_temperature+0x176>
    {
        temperature = temperature_max;
 8002086:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800208a:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    }

    return temperature;
 800208e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002092:	ec43 2b17 	vmov	d7, r2, r3
}
 8002096:	eeb0 0a47 	vmov.f32	s0, s14
 800209a:	eef0 0a67 	vmov.f32	s1, s15
 800209e:	3730      	adds	r7, #48	@ 0x30
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bdb0      	pop	{r4, r5, r7, pc}
 80020a4:	c0440000 	.word	0xc0440000
 80020a8:	40554000 	.word	0x40554000
 80020ac:	40d00000 	.word	0x40d00000
 80020b0:	40900000 	.word	0x40900000
 80020b4:	40c00000 	.word	0x40c00000
 80020b8:	40b40000 	.word	0x40b40000
 80020bc:	00000000 	.word	0x00000000

080020c0 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
                                  const struct bme280_calib_data *calib_data)
{
 80020c0:	b5b0      	push	{r4, r5, r7, lr}
 80020c2:	b08e      	sub	sp, #56	@ 0x38
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
 80020c8:	6039      	str	r1, [r7, #0]
    double var1;
    double var2;
    double var3;
    double pressure;
    double pressure_min = 30000.0;
 80020ca:	a3d9      	add	r3, pc, #868	@ (adr r3, 8002430 <compensate_pressure+0x370>)
 80020cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double pressure_max = 110000.0;
 80020d4:	a3d8      	add	r3, pc, #864	@ (adr r3, 8002438 <compensate_pressure+0x378>)
 80020d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020da:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7fe fa26 	bl	8000534 <__aeabi_i2d>
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80020f0:	f7fe fbb4 	bl	800085c <__aeabi_ddiv>
 80020f4:	4602      	mov	r2, r0
 80020f6:	460b      	mov	r3, r1
 80020f8:	4610      	mov	r0, r2
 80020fa:	4619      	mov	r1, r3
 80020fc:	f04f 0200 	mov.w	r2, #0
 8002100:	4bc1      	ldr	r3, [pc, #772]	@ (8002408 <compensate_pressure+0x348>)
 8002102:	f7fe f8c9 	bl	8000298 <__aeabi_dsub>
 8002106:	4602      	mov	r2, r0
 8002108:	460b      	mov	r3, r1
 800210a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double)calib_data->dig_p6) / 32768.0;
 800210e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002112:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002116:	f7fe fa77 	bl	8000608 <__aeabi_dmul>
 800211a:	4602      	mov	r2, r0
 800211c:	460b      	mov	r3, r1
 800211e:	4614      	mov	r4, r2
 8002120:	461d      	mov	r5, r3
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002128:	4618      	mov	r0, r3
 800212a:	f7fe fa03 	bl	8000534 <__aeabi_i2d>
 800212e:	4602      	mov	r2, r0
 8002130:	460b      	mov	r3, r1
 8002132:	4620      	mov	r0, r4
 8002134:	4629      	mov	r1, r5
 8002136:	f7fe fa67 	bl	8000608 <__aeabi_dmul>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	4610      	mov	r0, r2
 8002140:	4619      	mov	r1, r3
 8002142:	f04f 0200 	mov.w	r2, #0
 8002146:	4bb1      	ldr	r3, [pc, #708]	@ (800240c <compensate_pressure+0x34c>)
 8002148:	f7fe fb88 	bl	800085c <__aeabi_ddiv>
 800214c:	4602      	mov	r2, r0
 800214e:	460b      	mov	r3, r1
 8002150:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double)calib_data->dig_p5) * 2.0;
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800215a:	4618      	mov	r0, r3
 800215c:	f7fe f9ea 	bl	8000534 <__aeabi_i2d>
 8002160:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002164:	f7fe fa50 	bl	8000608 <__aeabi_dmul>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4610      	mov	r0, r2
 800216e:	4619      	mov	r1, r3
 8002170:	4602      	mov	r2, r0
 8002172:	460b      	mov	r3, r1
 8002174:	f7fe f892 	bl	800029c <__adddf3>
 8002178:	4602      	mov	r2, r0
 800217a:	460b      	mov	r3, r1
 800217c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002180:	f7fe f88c 	bl	800029c <__adddf3>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double)calib_data->dig_p4) * 65536.0);
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	4b9f      	ldr	r3, [pc, #636]	@ (8002410 <compensate_pressure+0x350>)
 8002192:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002196:	f7fe fb61 	bl	800085c <__aeabi_ddiv>
 800219a:	4602      	mov	r2, r0
 800219c:	460b      	mov	r3, r1
 800219e:	4614      	mov	r4, r2
 80021a0:	461d      	mov	r5, r3
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7fe f9c3 	bl	8000534 <__aeabi_i2d>
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	4b98      	ldr	r3, [pc, #608]	@ (8002414 <compensate_pressure+0x354>)
 80021b4:	f7fe fa28 	bl	8000608 <__aeabi_dmul>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4620      	mov	r0, r4
 80021be:	4629      	mov	r1, r5
 80021c0:	f7fe f86c 	bl	800029c <__adddf3>
 80021c4:	4602      	mov	r2, r0
 80021c6:	460b      	mov	r3, r1
 80021c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var3 = ((double)calib_data->dig_p3) * var1 * var1 / 524288.0;
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe f9ae 	bl	8000534 <__aeabi_i2d>
 80021d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021dc:	f7fe fa14 	bl	8000608 <__aeabi_dmul>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	4610      	mov	r0, r2
 80021e6:	4619      	mov	r1, r3
 80021e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80021ec:	f7fe fa0c 	bl	8000608 <__aeabi_dmul>
 80021f0:	4602      	mov	r2, r0
 80021f2:	460b      	mov	r3, r1
 80021f4:	4610      	mov	r0, r2
 80021f6:	4619      	mov	r1, r3
 80021f8:	f04f 0200 	mov.w	r2, #0
 80021fc:	4b86      	ldr	r3, [pc, #536]	@ (8002418 <compensate_pressure+0x358>)
 80021fe:	f7fe fb2d 	bl	800085c <__aeabi_ddiv>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var1 = (var3 + ((double)calib_data->dig_p2) * var1) / 524288.0;
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002210:	4618      	mov	r0, r3
 8002212:	f7fe f98f 	bl	8000534 <__aeabi_i2d>
 8002216:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800221a:	f7fe f9f5 	bl	8000608 <__aeabi_dmul>
 800221e:	4602      	mov	r2, r0
 8002220:	460b      	mov	r3, r1
 8002222:	4610      	mov	r0, r2
 8002224:	4619      	mov	r1, r3
 8002226:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800222a:	f7fe f837 	bl	800029c <__adddf3>
 800222e:	4602      	mov	r2, r0
 8002230:	460b      	mov	r3, r1
 8002232:	4610      	mov	r0, r2
 8002234:	4619      	mov	r1, r3
 8002236:	f04f 0200 	mov.w	r2, #0
 800223a:	4b77      	ldr	r3, [pc, #476]	@ (8002418 <compensate_pressure+0x358>)
 800223c:	f7fe fb0e 	bl	800085c <__aeabi_ddiv>
 8002240:	4602      	mov	r2, r0
 8002242:	460b      	mov	r3, r1
 8002244:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_p1);
 8002248:	f04f 0200 	mov.w	r2, #0
 800224c:	4b6f      	ldr	r3, [pc, #444]	@ (800240c <compensate_pressure+0x34c>)
 800224e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002252:	f7fe fb03 	bl	800085c <__aeabi_ddiv>
 8002256:	4602      	mov	r2, r0
 8002258:	460b      	mov	r3, r1
 800225a:	4610      	mov	r0, r2
 800225c:	4619      	mov	r1, r3
 800225e:	f04f 0200 	mov.w	r2, #0
 8002262:	4b6e      	ldr	r3, [pc, #440]	@ (800241c <compensate_pressure+0x35c>)
 8002264:	f7fe f81a 	bl	800029c <__adddf3>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	4614      	mov	r4, r2
 800226e:	461d      	mov	r5, r3
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	88db      	ldrh	r3, [r3, #6]
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe f94d 	bl	8000514 <__aeabi_ui2d>
 800227a:	4602      	mov	r2, r0
 800227c:	460b      	mov	r3, r1
 800227e:	4620      	mov	r0, r4
 8002280:	4629      	mov	r1, r5
 8002282:	f7fe f9c1 	bl	8000608 <__aeabi_dmul>
 8002286:	4602      	mov	r2, r0
 8002288:	460b      	mov	r3, r1
 800228a:	e9c7 2306 	strd	r2, r3, [r7, #24]

    /* Avoid exception caused by division by zero */
    if (var1 > (0.0))
 800228e:	f04f 0200 	mov.w	r2, #0
 8002292:	f04f 0300 	mov.w	r3, #0
 8002296:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800229a:	f7fe fc45 	bl	8000b28 <__aeabi_dcmpgt>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	f000 80cd 	beq.w	8002440 <compensate_pressure+0x380>
    {
        pressure = 1048576.0 - (double) uncomp_data->pressure;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f7fe f932 	bl	8000514 <__aeabi_ui2d>
 80022b0:	4602      	mov	r2, r0
 80022b2:	460b      	mov	r3, r1
 80022b4:	f04f 0000 	mov.w	r0, #0
 80022b8:	4959      	ldr	r1, [pc, #356]	@ (8002420 <compensate_pressure+0x360>)
 80022ba:	f7fd ffed 	bl	8000298 <__aeabi_dsub>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 80022c6:	f04f 0200 	mov.w	r2, #0
 80022ca:	4b56      	ldr	r3, [pc, #344]	@ (8002424 <compensate_pressure+0x364>)
 80022cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022d0:	f7fe fac4 	bl	800085c <__aeabi_ddiv>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80022dc:	f7fd ffdc 	bl	8000298 <__aeabi_dsub>
 80022e0:	4602      	mov	r2, r0
 80022e2:	460b      	mov	r3, r1
 80022e4:	4610      	mov	r0, r2
 80022e6:	4619      	mov	r1, r3
 80022e8:	a345      	add	r3, pc, #276	@ (adr r3, 8002400 <compensate_pressure+0x340>)
 80022ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ee:	f7fe f98b 	bl	8000608 <__aeabi_dmul>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	4610      	mov	r0, r2
 80022f8:	4619      	mov	r1, r3
 80022fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022fe:	f7fe faad 	bl	800085c <__aeabi_ddiv>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
        var1 = ((double)calib_data->dig_p9) * pressure * pressure / 2147483648.0;
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe f90f 	bl	8000534 <__aeabi_i2d>
 8002316:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800231a:	f7fe f975 	bl	8000608 <__aeabi_dmul>
 800231e:	4602      	mov	r2, r0
 8002320:	460b      	mov	r3, r1
 8002322:	4610      	mov	r0, r2
 8002324:	4619      	mov	r1, r3
 8002326:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800232a:	f7fe f96d 	bl	8000608 <__aeabi_dmul>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	4610      	mov	r0, r2
 8002334:	4619      	mov	r1, r3
 8002336:	f04f 0200 	mov.w	r2, #0
 800233a:	4b3b      	ldr	r3, [pc, #236]	@ (8002428 <compensate_pressure+0x368>)
 800233c:	f7fe fa8e 	bl	800085c <__aeabi_ddiv>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)calib_data->dig_p8) / 32768.0;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800234e:	4618      	mov	r0, r3
 8002350:	f7fe f8f0 	bl	8000534 <__aeabi_i2d>
 8002354:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8002358:	f7fe f956 	bl	8000608 <__aeabi_dmul>
 800235c:	4602      	mov	r2, r0
 800235e:	460b      	mov	r3, r1
 8002360:	4610      	mov	r0, r2
 8002362:	4619      	mov	r1, r3
 8002364:	f04f 0200 	mov.w	r2, #0
 8002368:	4b28      	ldr	r3, [pc, #160]	@ (800240c <compensate_pressure+0x34c>)
 800236a:	f7fe fa77 	bl	800085c <__aeabi_ddiv>
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	e9c7 2304 	strd	r2, r3, [r7, #16]
        pressure = pressure + (var1 + var2 + ((double)calib_data->dig_p7)) / 16.0;
 8002376:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800237a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800237e:	f7fd ff8d 	bl	800029c <__adddf3>
 8002382:	4602      	mov	r2, r0
 8002384:	460b      	mov	r3, r1
 8002386:	4614      	mov	r4, r2
 8002388:	461d      	mov	r5, r3
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe f8cf 	bl	8000534 <__aeabi_i2d>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	4620      	mov	r0, r4
 800239c:	4629      	mov	r1, r5
 800239e:	f7fd ff7d 	bl	800029c <__adddf3>
 80023a2:	4602      	mov	r2, r0
 80023a4:	460b      	mov	r3, r1
 80023a6:	4610      	mov	r0, r2
 80023a8:	4619      	mov	r1, r3
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	4b1f      	ldr	r3, [pc, #124]	@ (800242c <compensate_pressure+0x36c>)
 80023b0:	f7fe fa54 	bl	800085c <__aeabi_ddiv>
 80023b4:	4602      	mov	r2, r0
 80023b6:	460b      	mov	r3, r1
 80023b8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80023bc:	f7fd ff6e 	bl	800029c <__adddf3>
 80023c0:	4602      	mov	r2, r0
 80023c2:	460b      	mov	r3, r1
 80023c4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

        if (pressure < pressure_min)
 80023c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023cc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80023d0:	f7fe fb8c 	bl	8000aec <__aeabi_dcmplt>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d004      	beq.n	80023e4 <compensate_pressure+0x324>
        {
            pressure = pressure_min;
 80023da:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023de:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 80023e2:	e031      	b.n	8002448 <compensate_pressure+0x388>
        }
        else if (pressure > pressure_max)
 80023e4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023e8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80023ec:	f7fe fb9c 	bl	8000b28 <__aeabi_dcmpgt>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d028      	beq.n	8002448 <compensate_pressure+0x388>
        {
            pressure = pressure_max;
 80023f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023fa:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
 80023fe:	e023      	b.n	8002448 <compensate_pressure+0x388>
 8002400:	00000000 	.word	0x00000000
 8002404:	40b86a00 	.word	0x40b86a00
 8002408:	40ef4000 	.word	0x40ef4000
 800240c:	40e00000 	.word	0x40e00000
 8002410:	40100000 	.word	0x40100000
 8002414:	40f00000 	.word	0x40f00000
 8002418:	41200000 	.word	0x41200000
 800241c:	3ff00000 	.word	0x3ff00000
 8002420:	41300000 	.word	0x41300000
 8002424:	40b00000 	.word	0x40b00000
 8002428:	41e00000 	.word	0x41e00000
 800242c:	40300000 	.word	0x40300000
 8002430:	00000000 	.word	0x00000000
 8002434:	40dd4c00 	.word	0x40dd4c00
 8002438:	00000000 	.word	0x00000000
 800243c:	40fadb00 	.word	0x40fadb00
        }
    }
    else /* Invalid case */
    {
        pressure = pressure_min;
 8002440:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002444:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    }

    return pressure;
 8002448:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800244c:	ec43 2b17 	vmov	d7, r2, r3
}
 8002450:	eeb0 0a47 	vmov.f32	s0, s14
 8002454:	eef0 0a67 	vmov.f32	s1, s15
 8002458:	3738      	adds	r7, #56	@ 0x38
 800245a:	46bd      	mov	sp, r7
 800245c:	bdb0      	pop	{r4, r5, r7, pc}
 800245e:	bf00      	nop

08002460 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
                                  const struct bme280_calib_data *calib_data)
{
 8002460:	b5b0      	push	{r4, r5, r7, lr}
 8002462:	b094      	sub	sp, #80	@ 0x50
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
    double humidity;
    double humidity_min = 0.0;
 800246a:	f04f 0200 	mov.w	r2, #0
 800246e:	f04f 0300 	mov.w	r3, #0
 8002472:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    double humidity_max = 100.0;
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	4b81      	ldr	r3, [pc, #516]	@ (8002680 <compensate_humidity+0x220>)
 800247c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double var3;
    double var4;
    double var5;
    double var6;

    var1 = ((double)calib_data->t_fine) - 76800.0;
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002484:	4618      	mov	r0, r3
 8002486:	f7fe f855 	bl	8000534 <__aeabi_i2d>
 800248a:	f04f 0200 	mov.w	r2, #0
 800248e:	4b7d      	ldr	r3, [pc, #500]	@ (8002684 <compensate_humidity+0x224>)
 8002490:	f7fd ff02 	bl	8000298 <__aeabi_dsub>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    var2 = (((double)calib_data->dig_h4) * 64.0 + (((double)calib_data->dig_h5) / 16384.0) * var1);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe f846 	bl	8000534 <__aeabi_i2d>
 80024a8:	f04f 0200 	mov.w	r2, #0
 80024ac:	4b76      	ldr	r3, [pc, #472]	@ (8002688 <compensate_humidity+0x228>)
 80024ae:	f7fe f8ab 	bl	8000608 <__aeabi_dmul>
 80024b2:	4602      	mov	r2, r0
 80024b4:	460b      	mov	r3, r1
 80024b6:	4614      	mov	r4, r2
 80024b8:	461d      	mov	r5, r3
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7fe f837 	bl	8000534 <__aeabi_i2d>
 80024c6:	f04f 0200 	mov.w	r2, #0
 80024ca:	4b70      	ldr	r3, [pc, #448]	@ (800268c <compensate_humidity+0x22c>)
 80024cc:	f7fe f9c6 	bl	800085c <__aeabi_ddiv>
 80024d0:	4602      	mov	r2, r0
 80024d2:	460b      	mov	r3, r1
 80024d4:	4610      	mov	r0, r2
 80024d6:	4619      	mov	r1, r3
 80024d8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80024dc:	f7fe f894 	bl	8000608 <__aeabi_dmul>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	4620      	mov	r0, r4
 80024e6:	4629      	mov	r1, r5
 80024e8:	f7fd fed8 	bl	800029c <__adddf3>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    var3 = uncomp_data->humidity - var2;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7fe f80b 	bl	8000514 <__aeabi_ui2d>
 80024fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002502:	f7fd fec9 	bl	8000298 <__aeabi_dsub>
 8002506:	4602      	mov	r2, r0
 8002508:	460b      	mov	r3, r1
 800250a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    var4 = ((double)calib_data->dig_h2) / 65536.0;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002514:	4618      	mov	r0, r3
 8002516:	f7fe f80d 	bl	8000534 <__aeabi_i2d>
 800251a:	f04f 0200 	mov.w	r2, #0
 800251e:	4b5c      	ldr	r3, [pc, #368]	@ (8002690 <compensate_humidity+0x230>)
 8002520:	f7fe f99c 	bl	800085c <__aeabi_ddiv>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var5 = (1.0 + (((double)calib_data->dig_h3) / 67108864.0) * var1);
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	7f1b      	ldrb	r3, [r3, #28]
 8002530:	4618      	mov	r0, r3
 8002532:	f7fd ffef 	bl	8000514 <__aeabi_ui2d>
 8002536:	f04f 0200 	mov.w	r2, #0
 800253a:	4b56      	ldr	r3, [pc, #344]	@ (8002694 <compensate_humidity+0x234>)
 800253c:	f7fe f98e 	bl	800085c <__aeabi_ddiv>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	4610      	mov	r0, r2
 8002546:	4619      	mov	r1, r3
 8002548:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800254c:	f7fe f85c 	bl	8000608 <__aeabi_dmul>
 8002550:	4602      	mov	r2, r0
 8002552:	460b      	mov	r3, r1
 8002554:	4610      	mov	r0, r2
 8002556:	4619      	mov	r1, r3
 8002558:	f04f 0200 	mov.w	r2, #0
 800255c:	4b4e      	ldr	r3, [pc, #312]	@ (8002698 <compensate_humidity+0x238>)
 800255e:	f7fd fe9d 	bl	800029c <__adddf3>
 8002562:	4602      	mov	r2, r0
 8002564:	460b      	mov	r3, r1
 8002566:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var6 = 1.0 + (((double)calib_data->dig_h6) / 67108864.0) * var1 * var5;
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	f993 3022 	ldrsb.w	r3, [r3, #34]	@ 0x22
 8002570:	4618      	mov	r0, r3
 8002572:	f7fd ffdf 	bl	8000534 <__aeabi_i2d>
 8002576:	f04f 0200 	mov.w	r2, #0
 800257a:	4b46      	ldr	r3, [pc, #280]	@ (8002694 <compensate_humidity+0x234>)
 800257c:	f7fe f96e 	bl	800085c <__aeabi_ddiv>
 8002580:	4602      	mov	r2, r0
 8002582:	460b      	mov	r3, r1
 8002584:	4610      	mov	r0, r2
 8002586:	4619      	mov	r1, r3
 8002588:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800258c:	f7fe f83c 	bl	8000608 <__aeabi_dmul>
 8002590:	4602      	mov	r2, r0
 8002592:	460b      	mov	r3, r1
 8002594:	4610      	mov	r0, r2
 8002596:	4619      	mov	r1, r3
 8002598:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800259c:	f7fe f834 	bl	8000608 <__aeabi_dmul>
 80025a0:	4602      	mov	r2, r0
 80025a2:	460b      	mov	r3, r1
 80025a4:	4610      	mov	r0, r2
 80025a6:	4619      	mov	r1, r3
 80025a8:	f04f 0200 	mov.w	r2, #0
 80025ac:	4b3a      	ldr	r3, [pc, #232]	@ (8002698 <compensate_humidity+0x238>)
 80025ae:	f7fd fe75 	bl	800029c <__adddf3>
 80025b2:	4602      	mov	r2, r0
 80025b4:	460b      	mov	r3, r1
 80025b6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    var6 = var3 * var4 * (var5 * var6);
 80025ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025be:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80025c2:	f7fe f821 	bl	8000608 <__aeabi_dmul>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4614      	mov	r4, r2
 80025cc:	461d      	mov	r5, r3
 80025ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80025d6:	f7fe f817 	bl	8000608 <__aeabi_dmul>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	4620      	mov	r0, r4
 80025e0:	4629      	mov	r1, r5
 80025e2:	f7fe f811 	bl	8000608 <__aeabi_dmul>
 80025e6:	4602      	mov	r2, r0
 80025e8:	460b      	mov	r3, r1
 80025ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
    humidity = var6 * (1.0 - ((double)calib_data->dig_h1) * var6 / 524288.0);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	7e1b      	ldrb	r3, [r3, #24]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7fd ff8e 	bl	8000514 <__aeabi_ui2d>
 80025f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025fc:	f7fe f804 	bl	8000608 <__aeabi_dmul>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	4610      	mov	r0, r2
 8002606:	4619      	mov	r1, r3
 8002608:	f04f 0200 	mov.w	r2, #0
 800260c:	4b23      	ldr	r3, [pc, #140]	@ (800269c <compensate_humidity+0x23c>)
 800260e:	f7fe f925 	bl	800085c <__aeabi_ddiv>
 8002612:	4602      	mov	r2, r0
 8002614:	460b      	mov	r3, r1
 8002616:	f04f 0000 	mov.w	r0, #0
 800261a:	491f      	ldr	r1, [pc, #124]	@ (8002698 <compensate_humidity+0x238>)
 800261c:	f7fd fe3c 	bl	8000298 <__aeabi_dsub>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002628:	f7fd ffee 	bl	8000608 <__aeabi_dmul>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

    if (humidity > humidity_max)
 8002634:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002638:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 800263c:	f7fe fa74 	bl	8000b28 <__aeabi_dcmpgt>
 8002640:	4603      	mov	r3, r0
 8002642:	2b00      	cmp	r3, #0
 8002644:	d004      	beq.n	8002650 <compensate_humidity+0x1f0>
    {
        humidity = humidity_max;
 8002646:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800264a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
 800264e:	e00c      	b.n	800266a <compensate_humidity+0x20a>
    }
    else if (humidity < humidity_min)
 8002650:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002654:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8002658:	f7fe fa48 	bl	8000aec <__aeabi_dcmplt>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d003      	beq.n	800266a <compensate_humidity+0x20a>
    {
        humidity = humidity_min;
 8002662:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002666:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    }

    return humidity;
 800266a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800266e:	ec43 2b17 	vmov	d7, r2, r3
}
 8002672:	eeb0 0a47 	vmov.f32	s0, s14
 8002676:	eef0 0a67 	vmov.f32	s1, s15
 800267a:	3750      	adds	r7, #80	@ 0x50
 800267c:	46bd      	mov	sp, r7
 800267e:	bdb0      	pop	{r4, r5, r7, pc}
 8002680:	40590000 	.word	0x40590000
 8002684:	40f2c000 	.word	0x40f2c000
 8002688:	40500000 	.word	0x40500000
 800268c:	40d00000 	.word	0x40d00000
 8002690:	40f00000 	.word	0x40f00000
 8002694:	41900000 	.word	0x41900000
 8002698:	3ff00000 	.word	0x3ff00000
 800269c:	41200000 	.word	0x41200000

080026a0 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b08a      	sub	sp, #40	@ 0x28
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BME280_REG_TEMP_PRESS_CALIB_DATA;
 80026a8:	2388      	movs	r3, #136	@ 0x88
 80026aa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    /* Array to store calibration data */
    uint8_t calib_data[BME280_LEN_TEMP_PRESS_CALIB_DATA] = { 0 };
 80026ae:	f107 030c 	add.w	r3, r7, #12
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
 80026b6:	605a      	str	r2, [r3, #4]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	60da      	str	r2, [r3, #12]
 80026bc:	611a      	str	r2, [r3, #16]
 80026be:	615a      	str	r2, [r3, #20]
 80026c0:	831a      	strh	r2, [r3, #24]

    /* Read the calibration data from the sensor */
    rslt = bme280_get_regs(reg_addr, calib_data, BME280_LEN_TEMP_PRESS_CALIB_DATA, dev);
 80026c2:	f107 010c 	add.w	r1, r7, #12
 80026c6:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	221a      	movs	r2, #26
 80026ce:	f7fe ffb3 	bl	8001638 <bme280_get_regs>
 80026d2:	4603      	mov	r3, r0
 80026d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BME280_OK)
 80026d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d11d      	bne.n	800271c <get_calib_data+0x7c>
    {
        /* Parse temperature and pressure calibration data and store
         * it in device structure
         */
        parse_temp_press_calib_data(calib_data, dev);
 80026e0:	f107 030c 	add.w	r3, r7, #12
 80026e4:	6879      	ldr	r1, [r7, #4]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f000 f849 	bl	800277e <parse_temp_press_calib_data>
        reg_addr = BME280_REG_HUMIDITY_CALIB_DATA;
 80026ec:	23e1      	movs	r3, #225	@ 0xe1
 80026ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

        /* Read the humidity calibration data from the sensor */
        rslt = bme280_get_regs(reg_addr, calib_data, BME280_LEN_HUMIDITY_CALIB_DATA, dev);
 80026f2:	f107 010c 	add.w	r1, r7, #12
 80026f6:	f897 0026 	ldrb.w	r0, [r7, #38]	@ 0x26
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2207      	movs	r2, #7
 80026fe:	f7fe ff9b 	bl	8001638 <bme280_get_regs>
 8002702:	4603      	mov	r3, r0
 8002704:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (rslt == BME280_OK)
 8002708:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800270c:	2b00      	cmp	r3, #0
 800270e:	d105      	bne.n	800271c <get_calib_data+0x7c>
        {
            /* Parse humidity calibration data and store it in
             * device structure
             */
            parse_humidity_calib_data(calib_data, dev);
 8002710:	f107 030c 	add.w	r3, r7, #12
 8002714:	6879      	ldr	r1, [r7, #4]
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f8ed 	bl	80028f6 <parse_humidity_calib_data>
        }
    }

    return rslt;
 800271c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8002720:	4618      	mov	r0, r3
 8002722:	3728      	adds	r7, #40	@ 0x28
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8002728:	b480      	push	{r7}
 800272a:	b087      	sub	sp, #28
 800272c:	af00      	add	r7, sp, #0
 800272e:	60f8      	str	r0, [r7, #12]
 8002730:	60b9      	str	r1, [r7, #8]
 8002732:	607a      	str	r2, [r7, #4]
 8002734:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8002736:	2301      	movs	r3, #1
 8002738:	617b      	str	r3, [r7, #20]
 800273a:	e015      	b.n	8002768 <interleave_reg_addr+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 800273c:	68fa      	ldr	r2, [r7, #12]
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	441a      	add	r2, r3
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	005b      	lsls	r3, r3, #1
 8002746:	3b01      	subs	r3, #1
 8002748:	68b9      	ldr	r1, [r7, #8]
 800274a:	440b      	add	r3, r1
 800274c:	7812      	ldrb	r2, [r2, #0]
 800274e:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	441a      	add	r2, r3
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	68b9      	ldr	r1, [r7, #8]
 800275c:	440b      	add	r3, r1
 800275e:	7812      	ldrb	r2, [r2, #0]
 8002760:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	3301      	adds	r3, #1
 8002766:	617b      	str	r3, [r7, #20]
 8002768:	697a      	ldr	r2, [r7, #20]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	429a      	cmp	r2, r3
 800276e:	d3e5      	bcc.n	800273c <interleave_reg_addr+0x14>
    }
}
 8002770:	bf00      	nop
 8002772:	bf00      	nop
 8002774:	371c      	adds	r7, #28
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr

0800277e <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 800277e:	b480      	push	{r7}
 8002780:	b085      	sub	sp, #20
 8002782:	af00      	add	r7, sp, #0
 8002784:	6078      	str	r0, [r7, #4]
 8002786:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	3318      	adds	r3, #24
 800278c:	60fb      	str	r3, [r7, #12]

    calib_data->dig_t1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	3301      	adds	r3, #1
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	b21b      	sxth	r3, r3
 8002796:	021b      	lsls	r3, r3, #8
 8002798:	b21a      	sxth	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	b21b      	sxth	r3, r3
 80027a0:	4313      	orrs	r3, r2
 80027a2:	b21b      	sxth	r3, r3
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	801a      	strh	r2, [r3, #0]
    calib_data->dig_t2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3303      	adds	r3, #3
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	b21b      	sxth	r3, r3
 80027b2:	021b      	lsls	r3, r3, #8
 80027b4:	b21a      	sxth	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	3302      	adds	r3, #2
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	b21b      	sxth	r3, r3
 80027be:	4313      	orrs	r3, r2
 80027c0:	b21a      	sxth	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	805a      	strh	r2, [r3, #2]
    calib_data->dig_t3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	3305      	adds	r3, #5
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	b21b      	sxth	r3, r3
 80027ce:	021b      	lsls	r3, r3, #8
 80027d0:	b21a      	sxth	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	3304      	adds	r3, #4
 80027d6:	781b      	ldrb	r3, [r3, #0]
 80027d8:	b21b      	sxth	r3, r3
 80027da:	4313      	orrs	r3, r2
 80027dc:	b21a      	sxth	r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	809a      	strh	r2, [r3, #4]
    calib_data->dig_p1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3307      	adds	r3, #7
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	b21b      	sxth	r3, r3
 80027ea:	021b      	lsls	r3, r3, #8
 80027ec:	b21a      	sxth	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	3306      	adds	r3, #6
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	b21b      	sxth	r3, r3
 80027f6:	4313      	orrs	r3, r2
 80027f8:	b21b      	sxth	r3, r3
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	80da      	strh	r2, [r3, #6]
    calib_data->dig_p2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3309      	adds	r3, #9
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	b21b      	sxth	r3, r3
 8002808:	021b      	lsls	r3, r3, #8
 800280a:	b21a      	sxth	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3308      	adds	r3, #8
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	b21b      	sxth	r3, r3
 8002814:	4313      	orrs	r3, r2
 8002816:	b21a      	sxth	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	811a      	strh	r2, [r3, #8]
    calib_data->dig_p3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	330b      	adds	r3, #11
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	b21b      	sxth	r3, r3
 8002824:	021b      	lsls	r3, r3, #8
 8002826:	b21a      	sxth	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	330a      	adds	r3, #10
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	b21b      	sxth	r3, r3
 8002830:	4313      	orrs	r3, r2
 8002832:	b21a      	sxth	r2, r3
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	815a      	strh	r2, [r3, #10]
    calib_data->dig_p4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	330d      	adds	r3, #13
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	b21b      	sxth	r3, r3
 8002840:	021b      	lsls	r3, r3, #8
 8002842:	b21a      	sxth	r2, r3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	330c      	adds	r3, #12
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	b21b      	sxth	r3, r3
 800284c:	4313      	orrs	r3, r2
 800284e:	b21a      	sxth	r2, r3
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	819a      	strh	r2, [r3, #12]
    calib_data->dig_p5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	330f      	adds	r3, #15
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	b21b      	sxth	r3, r3
 800285c:	021b      	lsls	r3, r3, #8
 800285e:	b21a      	sxth	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	330e      	adds	r3, #14
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	b21b      	sxth	r3, r3
 8002868:	4313      	orrs	r3, r2
 800286a:	b21a      	sxth	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	81da      	strh	r2, [r3, #14]
    calib_data->dig_p6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3311      	adds	r3, #17
 8002874:	781b      	ldrb	r3, [r3, #0]
 8002876:	b21b      	sxth	r3, r3
 8002878:	021b      	lsls	r3, r3, #8
 800287a:	b21a      	sxth	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	3310      	adds	r3, #16
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	b21b      	sxth	r3, r3
 8002884:	4313      	orrs	r3, r2
 8002886:	b21a      	sxth	r2, r3
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	821a      	strh	r2, [r3, #16]
    calib_data->dig_p7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	3313      	adds	r3, #19
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	b21b      	sxth	r3, r3
 8002894:	021b      	lsls	r3, r3, #8
 8002896:	b21a      	sxth	r2, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	3312      	adds	r3, #18
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	b21b      	sxth	r3, r3
 80028a0:	4313      	orrs	r3, r2
 80028a2:	b21a      	sxth	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	825a      	strh	r2, [r3, #18]
    calib_data->dig_p8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	3315      	adds	r3, #21
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	b21b      	sxth	r3, r3
 80028b0:	021b      	lsls	r3, r3, #8
 80028b2:	b21a      	sxth	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3314      	adds	r3, #20
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	b21b      	sxth	r3, r3
 80028bc:	4313      	orrs	r3, r2
 80028be:	b21a      	sxth	r2, r3
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	829a      	strh	r2, [r3, #20]
    calib_data->dig_p9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3317      	adds	r3, #23
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	b21b      	sxth	r3, r3
 80028cc:	021b      	lsls	r3, r3, #8
 80028ce:	b21a      	sxth	r2, r3
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	3316      	adds	r3, #22
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	b21b      	sxth	r3, r3
 80028d8:	4313      	orrs	r3, r2
 80028da:	b21a      	sxth	r2, r3
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	82da      	strh	r2, [r3, #22]
    calib_data->dig_h1 = reg_data[25];
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	3319      	adds	r3, #25
 80028e4:	781a      	ldrb	r2, [r3, #0]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	761a      	strb	r2, [r3, #24]
}
 80028ea:	bf00      	nop
 80028ec:	3714      	adds	r7, #20
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b087      	sub	sp, #28
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
 80028fe:	6039      	str	r1, [r7, #0]
    struct bme280_calib_data *calib_data = &dev->calib_data;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	3318      	adds	r3, #24
 8002904:	617b      	str	r3, [r7, #20]
    int16_t dig_h4_lsb;
    int16_t dig_h4_msb;
    int16_t dig_h5_lsb;
    int16_t dig_h5_msb;

    calib_data->dig_h2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	3301      	adds	r3, #1
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	b21b      	sxth	r3, r3
 800290e:	021b      	lsls	r3, r3, #8
 8002910:	b21a      	sxth	r2, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	b21b      	sxth	r3, r3
 8002918:	4313      	orrs	r3, r2
 800291a:	b21a      	sxth	r2, r3
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	835a      	strh	r2, [r3, #26]
    calib_data->dig_h3 = reg_data[2];
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	3302      	adds	r3, #2
 8002924:	781a      	ldrb	r2, [r3, #0]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	771a      	strb	r2, [r3, #28]
    dig_h4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	3303      	adds	r3, #3
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	b25b      	sxtb	r3, r3
 8002932:	b29b      	uxth	r3, r3
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	b29b      	uxth	r3, r3
 8002938:	827b      	strh	r3, [r7, #18]
    dig_h4_lsb = (int16_t)(reg_data[4] & 0x0F);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	3304      	adds	r3, #4
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	b21b      	sxth	r3, r3
 8002942:	f003 030f 	and.w	r3, r3, #15
 8002946:	823b      	strh	r3, [r7, #16]
    calib_data->dig_h4 = dig_h4_msb | dig_h4_lsb;
 8002948:	8a7a      	ldrh	r2, [r7, #18]
 800294a:	8a3b      	ldrh	r3, [r7, #16]
 800294c:	4313      	orrs	r3, r2
 800294e:	b21a      	sxth	r2, r3
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	83da      	strh	r2, [r3, #30]
    dig_h5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	3305      	adds	r3, #5
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	b25b      	sxtb	r3, r3
 800295c:	b29b      	uxth	r3, r3
 800295e:	011b      	lsls	r3, r3, #4
 8002960:	b29b      	uxth	r3, r3
 8002962:	81fb      	strh	r3, [r7, #14]
    dig_h5_lsb = (int16_t)(reg_data[4] >> 4);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	3304      	adds	r3, #4
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	091b      	lsrs	r3, r3, #4
 800296c:	b2db      	uxtb	r3, r3
 800296e:	81bb      	strh	r3, [r7, #12]
    calib_data->dig_h5 = dig_h5_msb | dig_h5_lsb;
 8002970:	89fa      	ldrh	r2, [r7, #14]
 8002972:	89bb      	ldrh	r3, [r7, #12]
 8002974:	4313      	orrs	r3, r2
 8002976:	b21a      	sxth	r2, r3
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	841a      	strh	r2, [r3, #32]
    calib_data->dig_h6 = (int8_t)reg_data[6];
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	3306      	adds	r3, #6
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	b25a      	sxtb	r2, r3
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 800298a:	bf00      	nop
 800298c:	371c      	adds	r7, #28
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 8002996:	b480      	push	{r7}
 8002998:	b085      	sub	sp, #20
 800299a:	af00      	add	r7, sp, #0
 800299c:	4603      	mov	r3, r0
 800299e:	460a      	mov	r2, r1
 80029a0:	71fb      	strb	r3, [r7, #7]
 80029a2:	4613      	mov	r3, r2
 80029a4:	71bb      	strb	r3, [r7, #6]
    uint8_t settings_changed = FALSE;
 80029a6:	2300      	movs	r3, #0
 80029a8:	73fb      	strb	r3, [r7, #15]

    if (sub_settings & desired_settings)
 80029aa:	79fa      	ldrb	r2, [r7, #7]
 80029ac:	79bb      	ldrb	r3, [r7, #6]
 80029ae:	4013      	ands	r3, r2
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d002      	beq.n	80029bc <are_settings_changed+0x26>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 80029b6:	2301      	movs	r3, #1
 80029b8:	73fb      	strb	r3, [r7, #15]
 80029ba:	e001      	b.n	80029c0 <are_settings_changed+0x2a>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 80029bc:	2300      	movs	r3, #0
 80029be:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	3714      	adds	r7, #20
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b085      	sub	sp, #20
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00b      	beq.n	80029f4 <null_ptr_check+0x26>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d007      	beq.n	80029f4 <null_ptr_check+0x26>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d003      	beq.n	80029f4 <null_ptr_check+0x26>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d102      	bne.n	80029fa <null_ptr_check+0x2c>
    {
        /* Device structure pointer is not valid */
        rslt = BME280_E_NULL_PTR;
 80029f4:	23ff      	movs	r3, #255	@ 0xff
 80029f6:	73fb      	strb	r3, [r7, #15]
 80029f8:	e001      	b.n	80029fe <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BME280_OK;
 80029fa:	2300      	movs	r3, #0
 80029fc:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80029fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3714      	adds	r7, #20
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
	...

08002a10 <user_i2c_read>:
#include "stm32f4xx_hal.h"  // <- uywasz STM32F4, nie F1!

extern I2C_HandleTypeDef hi2c1;

int8_t user_i2c_read(uint8_t reg_addr, uint8_t *data, uint32_t len, void *intf_ptr)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b08a      	sub	sp, #40	@ 0x28
 8002a14:	af04      	add	r7, sp, #16
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
 8002a1a:	603b      	str	r3, [r7, #0]
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	73fb      	strb	r3, [r7, #15]
    uint8_t dev_id = *(uint8_t *)intf_ptr;
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	75fb      	strb	r3, [r7, #23]
    if (HAL_I2C_Mem_Read(&hi2c1, dev_id << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, data, len, 100) == HAL_OK)
 8002a26:	7dfb      	ldrb	r3, [r7, #23]
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	b299      	uxth	r1, r3
 8002a2e:	7bfb      	ldrb	r3, [r7, #15]
 8002a30:	b29a      	uxth	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	b29b      	uxth	r3, r3
 8002a36:	2064      	movs	r0, #100	@ 0x64
 8002a38:	9002      	str	r0, [sp, #8]
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2301      	movs	r3, #1
 8002a42:	4807      	ldr	r0, [pc, #28]	@ (8002a60 <user_i2c_read+0x50>)
 8002a44:	f002 f948 	bl	8004cd8 <HAL_I2C_Mem_Read>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d101      	bne.n	8002a52 <user_i2c_read+0x42>
        return 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	e001      	b.n	8002a56 <user_i2c_read+0x46>
    return -1;
 8002a52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3718      	adds	r7, #24
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000220 	.word	0x20000220

08002a64 <user_i2c_write>:

int8_t user_i2c_write(uint8_t reg_addr, const uint8_t *data, uint32_t len, void *intf_ptr)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b08a      	sub	sp, #40	@ 0x28
 8002a68:	af04      	add	r7, sp, #16
 8002a6a:	60b9      	str	r1, [r7, #8]
 8002a6c:	607a      	str	r2, [r7, #4]
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	4603      	mov	r3, r0
 8002a72:	73fb      	strb	r3, [r7, #15]
    uint8_t dev_id = *(uint8_t *)intf_ptr;
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	75fb      	strb	r3, [r7, #23]
    if (HAL_I2C_Mem_Write(&hi2c1, dev_id << 1, reg_addr, I2C_MEMADD_SIZE_8BIT, (uint8_t *)data, len, 100) == HAL_OK)
 8002a7a:	7dfb      	ldrb	r3, [r7, #23]
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	005b      	lsls	r3, r3, #1
 8002a80:	b299      	uxth	r1, r3
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	2064      	movs	r0, #100	@ 0x64
 8002a8c:	9002      	str	r0, [sp, #8]
 8002a8e:	9301      	str	r3, [sp, #4]
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	2301      	movs	r3, #1
 8002a96:	4807      	ldr	r0, [pc, #28]	@ (8002ab4 <user_i2c_write+0x50>)
 8002a98:	f002 f824 	bl	8004ae4 <HAL_I2C_Mem_Write>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d101      	bne.n	8002aa6 <user_i2c_write+0x42>
        return 0;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	e001      	b.n	8002aaa <user_i2c_write+0x46>
    return -1;
 8002aa6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002aaa:	4618      	mov	r0, r3
 8002aac:	3718      	adds	r7, #24
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	20000220 	.word	0x20000220

08002ab8 <user_delay_us>:

void user_delay_us(uint32_t period, void *intf_ptr)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
    HAL_Delay((period + 999) / 1000); // zamiana us  ms
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8002ac8:	4a05      	ldr	r2, [pc, #20]	@ (8002ae0 <user_delay_us+0x28>)
 8002aca:	fba2 2303 	umull	r2, r3, r2, r3
 8002ace:	099b      	lsrs	r3, r3, #6
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f001 f8a7 	bl	8003c24 <HAL_Delay>
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	10624dd3 	.word	0x10624dd3

08002ae4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ae4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002ae8:	b0a8      	sub	sp, #160	@ 0xa0
 8002aea:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002aec:	f001 f828 	bl	8003b40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002af0:	f000 f978 	bl	8002de4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002af4:	f000 fb4c 	bl	8003190 <MX_GPIO_Init>
  MX_TIM1_Init();
 8002af8:	f000 face 	bl	8003098 <MX_TIM1_Init>
  MX_SPI1_Init();
 8002afc:	f000 fa94 	bl	8003028 <MX_SPI1_Init>
  MX_RTC_Init();
 8002b00:	f000 fa2e 	bl	8002f60 <MX_RTC_Init>
  MX_I2C1_Init();
 8002b04:	f000 f9d0 	bl	8002ea8 <MX_I2C1_Init>
  MX_I2C2_Init();
 8002b08:	f000 f9fc 	bl	8002f04 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8002b0c:	f000 fb16 	bl	800313c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  // Uruchomienie przerwa od timera TIM1 (uywane do okresowego odwieania danych)
    HAL_TIM_Base_Start_IT(&htim1);
 8002b10:	489c      	ldr	r0, [pc, #624]	@ (8002d84 <main+0x2a0>)
 8002b12:	f004 fca1 	bl	8007458 <HAL_TIM_Base_Start_IT>

    // Konfiguracja biecego czasu zegara RTC (np. po uruchomieniu mikrokontrolera)
    // Ustawiamy czas: 00:00:00
    sTime.Hours = 0;
 8002b16:	4b9c      	ldr	r3, [pc, #624]	@ (8002d88 <main+0x2a4>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	701a      	strb	r2, [r3, #0]
    sTime.Minutes = 0;
 8002b1c:	4b9a      	ldr	r3, [pc, #616]	@ (8002d88 <main+0x2a4>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	705a      	strb	r2, [r3, #1]
    sTime.Seconds = 0;
 8002b22:	4b99      	ldr	r3, [pc, #612]	@ (8002d88 <main+0x2a4>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	709a      	strb	r2, [r3, #2]
    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002b28:	2200      	movs	r2, #0
 8002b2a:	4997      	ldr	r1, [pc, #604]	@ (8002d88 <main+0x2a4>)
 8002b2c:	4897      	ldr	r0, [pc, #604]	@ (8002d8c <main+0x2a8>)
 8002b2e:	f003 fdd2 	bl	80066d6 <HAL_RTC_SetTime>

    // Ustawiamy dat: Poniedziaek, 1 stycznia 2025
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002b32:	4b97      	ldr	r3, [pc, #604]	@ (8002d90 <main+0x2ac>)
 8002b34:	2201      	movs	r2, #1
 8002b36:	701a      	strb	r2, [r3, #0]
    sDate.Month = RTC_MONTH_JANUARY;
 8002b38:	4b95      	ldr	r3, [pc, #596]	@ (8002d90 <main+0x2ac>)
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	705a      	strb	r2, [r3, #1]
    sDate.Date = 1;
 8002b3e:	4b94      	ldr	r3, [pc, #592]	@ (8002d90 <main+0x2ac>)
 8002b40:	2201      	movs	r2, #1
 8002b42:	709a      	strb	r2, [r3, #2]
    sDate.Year = 25;
 8002b44:	4b92      	ldr	r3, [pc, #584]	@ (8002d90 <main+0x2ac>)
 8002b46:	2219      	movs	r2, #25
 8002b48:	70da      	strb	r2, [r3, #3]
    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	4990      	ldr	r1, [pc, #576]	@ (8002d90 <main+0x2ac>)
 8002b4e:	488f      	ldr	r0, [pc, #572]	@ (8002d8c <main+0x2a8>)
 8002b50:	f003 feb9 	bl	80068c6 <HAL_RTC_SetDate>

    // Dezaktywacja WakeUp Timer RTC  musi by wykonana przed jego ponown konfiguracj
    // RTC nie pozwala nadpisa aktywnego timera bez wczeniejszego wyczenia
    HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8002b54:	488d      	ldr	r0, [pc, #564]	@ (8002d8c <main+0x2a8>)
 8002b56:	f004 f909 	bl	8006d6c <HAL_RTCEx_DeactivateWakeUpTimer>

    // Inicjalizacja wywietlacza ST7735 i czyszczenie ekranu
    ST7735_Init(0);
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	f7fe faea 	bl	8001134 <ST7735_Init>
    fillScreen(BLACK);
 8002b60:	2000      	movs	r0, #0
 8002b62:	f7fe f9db 	bl	8000f1c <fillScreen>

    // Konfiguracja struktury czujnika BME280 (wilgotno, temperatura, cinienie)
    bme.intf = BME280_I2C_INTF;
 8002b66:	4b8b      	ldr	r3, [pc, #556]	@ (8002d94 <main+0x2b0>)
 8002b68:	2201      	movs	r2, #1
 8002b6a:	705a      	strb	r2, [r3, #1]
    bme.intf_ptr = &bme280_addr;
 8002b6c:	4b89      	ldr	r3, [pc, #548]	@ (8002d94 <main+0x2b0>)
 8002b6e:	4a8a      	ldr	r2, [pc, #552]	@ (8002d98 <main+0x2b4>)
 8002b70:	605a      	str	r2, [r3, #4]
    bme.read = user_i2c_read;
 8002b72:	4b88      	ldr	r3, [pc, #544]	@ (8002d94 <main+0x2b0>)
 8002b74:	4a89      	ldr	r2, [pc, #548]	@ (8002d9c <main+0x2b8>)
 8002b76:	60da      	str	r2, [r3, #12]
    bme.write = user_i2c_write;
 8002b78:	4b86      	ldr	r3, [pc, #536]	@ (8002d94 <main+0x2b0>)
 8002b7a:	4a89      	ldr	r2, [pc, #548]	@ (8002da0 <main+0x2bc>)
 8002b7c:	611a      	str	r2, [r3, #16]
    bme.delay_us = user_delay_us;
 8002b7e:	4b85      	ldr	r3, [pc, #532]	@ (8002d94 <main+0x2b0>)
 8002b80:	4a88      	ldr	r2, [pc, #544]	@ (8002da4 <main+0x2c0>)
 8002b82:	615a      	str	r2, [r3, #20]

    // Ustawienie parametrw pomiarowych BME280
    struct bme280_settings settings;
    settings.osr_h = BME280_OVERSAMPLING_1X;
 8002b84:	2301      	movs	r3, #1
 8002b86:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
    settings.osr_p = BME280_OVERSAMPLING_1X;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
    settings.osr_t = BME280_OVERSAMPLING_1X;
 8002b90:	2301      	movs	r3, #1
 8002b92:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
    settings.filter = BME280_FILTER_COEFF_2;
 8002b96:	2301      	movs	r3, #1
 8002b98:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    settings.standby_time = BME280_STANDBY_TIME_1000_MS;
 8002b9c:	2305      	movs	r3, #5
 8002b9e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80

    uint8_t settings_sel = BME280_SEL_OSR_PRESS | BME280_SEL_OSR_TEMP |
 8002ba2:	230f      	movs	r3, #15
 8002ba4:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
                           BME280_SEL_OSR_HUM | BME280_SEL_FILTER;

    if (bme280_init(&bme) != BME280_OK) {
 8002ba8:	487a      	ldr	r0, [pc, #488]	@ (8002d94 <main+0x2b0>)
 8002baa:	f7fe fd15 	bl	80015d8 <bme280_init>
 8002bae:	4603      	mov	r3, r0
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d001      	beq.n	8002bb8 <main+0xd4>
        Error_Handler();
 8002bb4:	f000 fccc 	bl	8003550 <Error_Handler>
    }
    bme280_set_sensor_settings(settings_sel, &settings, &bme);
 8002bb8:	f107 017c 	add.w	r1, r7, #124	@ 0x7c
 8002bbc:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8002bc0:	4a74      	ldr	r2, [pc, #464]	@ (8002d94 <main+0x2b0>)
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7fe fde2 	bl	800178c <bme280_set_sensor_settings>

    // Ponowna dezaktywacja WakeUp Timer (na wypadek jeli by jeszcze aktywny)
    HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 8002bc8:	4870      	ldr	r0, [pc, #448]	@ (8002d8c <main+0x2a8>)
 8002bca:	f004 f8cf 	bl	8006d6c <HAL_RTCEx_DeactivateWakeUpTimer>

    // Aktywacja WakeUp Timer RTC z przerwaniem  co okrelony czas wywoa callback
    HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 4095, RTC_WAKEUPCLOCK_RTCCLK_DIV16);
 8002bce:	2200      	movs	r2, #0
 8002bd0:	f640 71ff 	movw	r1, #4095	@ 0xfff
 8002bd4:	486d      	ldr	r0, [pc, #436]	@ (8002d8c <main+0x2a8>)
 8002bd6:	f004 f807 	bl	8006be8 <HAL_RTCEx_SetWakeUpTimer_IT>

    // Inicjalizacja czujnika wiata BH1750 w trybie cigego pomiaru o wysokiej rozdzielczoci
    BH1750_Init(&hi2c2, BH1750_CONT_HIGH_RES_MODE);
 8002bda:	2110      	movs	r1, #16
 8002bdc:	4872      	ldr	r0, [pc, #456]	@ (8002da8 <main+0x2c4>)
 8002bde:	f7fe fca9 	bl	8001534 <BH1750_Init>
    char msg[] = "Hello from STM32\n";
 8002be2:	4b72      	ldr	r3, [pc, #456]	@ (8002dac <main+0x2c8>)
 8002be4:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 8002be8:	461d      	mov	r5, r3
 8002bea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bee:	682b      	ldr	r3, [r5, #0]
 8002bf0:	8023      	strh	r3, [r4, #0]
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002bf2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7fd fb42 	bl	8000280 <strlen>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	b29a      	uxth	r2, r3
 8002c00:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8002c04:	f04f 33ff 	mov.w	r3, #4294967295
 8002c08:	4869      	ldr	r0, [pc, #420]	@ (8002db0 <main+0x2cc>)
 8002c0a:	f005 f85f 	bl	8007ccc <HAL_UART_Transmit>
        HAL_Delay(1000);
 8002c0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c12:	f001 f807 	bl	8003c24 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (getdata)
 8002c16:	4b67      	ldr	r3, [pc, #412]	@ (8002db4 <main+0x2d0>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d0fb      	beq.n	8002c16 <main+0x132>
	      {
	          getdata = 0;//zerowanie flagi od tim1
 8002c1e:	4b65      	ldr	r3, [pc, #404]	@ (8002db4 <main+0x2d0>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	701a      	strb	r2, [r3, #0]



	          // Odczyt danych z BME280
	          bme280_set_sensor_mode(BME280_POWERMODE_FORCED, &bme);
 8002c24:	495b      	ldr	r1, [pc, #364]	@ (8002d94 <main+0x2b0>)
 8002c26:	2001      	movs	r0, #1
 8002c28:	f7fe fdff 	bl	800182a <bme280_set_sensor_mode>
	          /*Tryb FORCED oznacza, ze czujnik sie budzi, aby wykonac jeden pomiar, po czym
	           * przechodzi w stan uspienia SLEEP. W tej wersji wybudzamy go na poczatku petli,
	           * potem idzie spac, co zmniejsza pobor pradu.
	           * Inna mozliwoscia jest zastosowanie trybu NORMAL, w ktorym bme wykonuje pomiary ciagle,
	           * bez przechodzenia w SLEEP. Wowczas: BME280_POWERMODE_NORMAL*/
	          bme.delay_us(2000 * 1000, bme.intf_ptr);//odczekanie, az sie obudzi i zmierzy
 8002c2c:	4b59      	ldr	r3, [pc, #356]	@ (8002d94 <main+0x2b0>)
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	4a58      	ldr	r2, [pc, #352]	@ (8002d94 <main+0x2b0>)
 8002c32:	6852      	ldr	r2, [r2, #4]
 8002c34:	4611      	mov	r1, r2
 8002c36:	4860      	ldr	r0, [pc, #384]	@ (8002db8 <main+0x2d4>)
 8002c38:	4798      	blx	r3
	          if (bme280_get_sensor_data(BME280_ALL, &sensor_data, &bme) == BME280_OK) {
 8002c3a:	4a56      	ldr	r2, [pc, #344]	@ (8002d94 <main+0x2b0>)
 8002c3c:	495f      	ldr	r1, [pc, #380]	@ (8002dbc <main+0x2d8>)
 8002c3e:	2007      	movs	r0, #7
 8002c40:	f7fe fe84 	bl	800194c <bme280_get_sensor_data>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1e5      	bne.n	8002c16 <main+0x132>

	              char buf[32];//tablica pomocnicza do wyswietlania danych

	              //wyswietlanie temperatury
	              sprintf(buf, "%.1f 'C", sensor_data.temperature);
 8002c4a:	4b5c      	ldr	r3, [pc, #368]	@ (8002dbc <main+0x2d8>)
 8002c4c:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002c50:	1d38      	adds	r0, r7, #4
 8002c52:	495b      	ldr	r1, [pc, #364]	@ (8002dc0 <main+0x2dc>)
 8002c54:	f006 f90e 	bl	8008e74 <siprintf>
	              //drawString(10, 30, buf, WHITE);
	              ST7735_WriteString(10, 10, buf, Font_16x26, WHITE, BLACK);
 8002c58:	4b5a      	ldr	r3, [pc, #360]	@ (8002dc4 <main+0x2e0>)
 8002c5a:	1d39      	adds	r1, r7, #4
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	9202      	str	r2, [sp, #8]
 8002c60:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c64:	9201      	str	r2, [sp, #4]
 8002c66:	685a      	ldr	r2, [r3, #4]
 8002c68:	9200      	str	r2, [sp, #0]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	460a      	mov	r2, r1
 8002c6e:	210a      	movs	r1, #10
 8002c70:	200a      	movs	r0, #10
 8002c72:	f7fe fb83 	bl	800137c <ST7735_WriteString>

	              //wyswietlanie wilgotnosci
	              sprintf(buf, "Hum: %.0f %%", sensor_data.humidity);
 8002c76:	4b51      	ldr	r3, [pc, #324]	@ (8002dbc <main+0x2d8>)
 8002c78:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002c7c:	1d38      	adds	r0, r7, #4
 8002c7e:	4952      	ldr	r1, [pc, #328]	@ (8002dc8 <main+0x2e4>)
 8002c80:	f006 f8f8 	bl	8008e74 <siprintf>
	              //fillRect(0, 100, 128, 10, BLACK);
	              // drawString(25, 100, buf, WHITE);
	              ST7735_WriteString(35, 100, buf, Font_7x10, WHITE, BLACK);
 8002c84:	4b51      	ldr	r3, [pc, #324]	@ (8002dcc <main+0x2e8>)
 8002c86:	1d39      	adds	r1, r7, #4
 8002c88:	2200      	movs	r2, #0
 8002c8a:	9202      	str	r2, [sp, #8]
 8002c8c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c90:	9201      	str	r2, [sp, #4]
 8002c92:	685a      	ldr	r2, [r3, #4]
 8002c94:	9200      	str	r2, [sp, #0]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	460a      	mov	r2, r1
 8002c9a:	2164      	movs	r1, #100	@ 0x64
 8002c9c:	2023      	movs	r0, #35	@ 0x23
 8002c9e:	f7fe fb6d 	bl	800137c <ST7735_WriteString>

	              //wyswietlanie cisnienia
	              sprintf(buf, "Press: %.1f hPa", sensor_data.pressure / 100.0);
 8002ca2:	4b46      	ldr	r3, [pc, #280]	@ (8002dbc <main+0x2d8>)
 8002ca4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002ca8:	f04f 0200 	mov.w	r2, #0
 8002cac:	4b48      	ldr	r3, [pc, #288]	@ (8002dd0 <main+0x2ec>)
 8002cae:	f7fd fdd5 	bl	800085c <__aeabi_ddiv>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	1d38      	adds	r0, r7, #4
 8002cb8:	4946      	ldr	r1, [pc, #280]	@ (8002dd4 <main+0x2f0>)
 8002cba:	f006 f8db 	bl	8008e74 <siprintf>
	              //fillRect(0, 120, 128, 10, BLACK);
	              //drawString(5, 120, buf, WHITE);
	              ST7735_WriteString(8, 120, buf, Font_7x10, WHITE, BLACK);
 8002cbe:	4b43      	ldr	r3, [pc, #268]	@ (8002dcc <main+0x2e8>)
 8002cc0:	1d39      	adds	r1, r7, #4
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	9202      	str	r2, [sp, #8]
 8002cc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002cca:	9201      	str	r2, [sp, #4]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	9200      	str	r2, [sp, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	460a      	mov	r2, r1
 8002cd4:	2178      	movs	r1, #120	@ 0x78
 8002cd6:	2008      	movs	r0, #8
 8002cd8:	f7fe fb50 	bl	800137c <ST7735_WriteString>
	              // ODCZYT DANYCH Z BH1750  czujnik nasonecznienia
	              // Tryb cigy (CONTINUOUS HIGH RES MODE) pozwala odczytywa dane bez kadorazowego inicjalizowania pomiaru.
	              // Jednak ze wzgldu na prostot i dokadno, w tym przypadku wykonujemy pomiar rcznie w kadej iteracji.

	              // Uruchomienie nowego pomiaru w trybie ustawionym przy inicjalizacji
	              BH1750_StartMeasurement();
 8002cdc:	f7fe fc60 	bl	80015a0 <BH1750_StartMeasurement>

	              // Odczekanie 180 ms  tyle potrzebuje czujnik BH1750 na wykonanie pomiaru
	              HAL_Delay(180);
 8002ce0:	20b4      	movs	r0, #180	@ 0xb4
 8002ce2:	f000 ff9f 	bl	8003c24 <HAL_Delay>
	              // Odbir 2 bajtw danych  surowa warto nasonecznienia
	              uint8_t data[2];
	              uint16_t lux;

	              // Odczyt danych z czujnika (adres BH1750 to 0x23 przesunite w lewo o 1 bit = 0x46)
	              HAL_I2C_Master_Receive(&hi2c2, 0x46, data, 2, 100);
 8002ce6:	f107 0264 	add.w	r2, r7, #100	@ 0x64
 8002cea:	2364      	movs	r3, #100	@ 0x64
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	2302      	movs	r3, #2
 8002cf0:	2146      	movs	r1, #70	@ 0x46
 8002cf2:	482d      	ldr	r0, [pc, #180]	@ (8002da8 <main+0x2c4>)
 8002cf4:	f001 fcc4 	bl	8004680 <HAL_I2C_Master_Receive>

	              // Przetwarzanie danych  czenie dwch bajtw w jedn warto 16-bitow (w luxach)
	              lux = (data[0] << 8) | data[1];
 8002cf8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8002cfc:	b21b      	sxth	r3, r3
 8002cfe:	021b      	lsls	r3, r3, #8
 8002d00:	b21a      	sxth	r2, r3
 8002d02:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8002d06:	b21b      	sxth	r3, r3
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	b21b      	sxth	r3, r3
 8002d0c:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84

	              // Wywietlenie zaktualizowan warto natenia wiata
	              sprintf(debugBuf, "Lux: %4u lx", lux);
 8002d10:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8002d14:	461a      	mov	r2, r3
 8002d16:	4930      	ldr	r1, [pc, #192]	@ (8002dd8 <main+0x2f4>)
 8002d18:	4830      	ldr	r0, [pc, #192]	@ (8002ddc <main+0x2f8>)
 8002d1a:	f006 f8ab 	bl	8008e74 <siprintf>
	              ST7735_WriteString(25, 150, debugBuf, Font_7x10, WHITE, BLACK);
 8002d1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002dcc <main+0x2e8>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	9202      	str	r2, [sp, #8]
 8002d24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d28:	9201      	str	r2, [sp, #4]
 8002d2a:	685a      	ldr	r2, [r3, #4]
 8002d2c:	9200      	str	r2, [sp, #0]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a2a      	ldr	r2, [pc, #168]	@ (8002ddc <main+0x2f8>)
 8002d32:	2196      	movs	r1, #150	@ 0x96
 8002d34:	2019      	movs	r0, #25
 8002d36:	f7fe fb21 	bl	800137c <ST7735_WriteString>

	              // Wysanie danych pomiarowych przez Bluetooth (temperatura, wilgotno, cinienie, nasonecznienie)
	              // Cinienie jest przeliczane z Pa na hPa (czyli podzielone przez 100)
	              char btBuf[64];
	              sprintf(btBuf, "Temp: %.1f C, Hum: %.0f%%, Press: %.1f hPa, Lux: %u\r\n",
 8002d3a:	4b20      	ldr	r3, [pc, #128]	@ (8002dbc <main+0x2d8>)
 8002d3c:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8002d40:	4b1e      	ldr	r3, [pc, #120]	@ (8002dbc <main+0x2d8>)
 8002d42:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
	                      sensor_data.temperature,
	                      sensor_data.humidity,
	                      sensor_data.pressure / 100.0,
 8002d46:	4b1d      	ldr	r3, [pc, #116]	@ (8002dbc <main+0x2d8>)
 8002d48:	e9d3 0100 	ldrd	r0, r1, [r3]
	              sprintf(btBuf, "Temp: %.1f C, Hum: %.0f%%, Press: %.1f hPa, Lux: %u\r\n",
 8002d4c:	f04f 0200 	mov.w	r2, #0
 8002d50:	4b1f      	ldr	r3, [pc, #124]	@ (8002dd0 <main+0x2ec>)
 8002d52:	f7fd fd83 	bl	800085c <__aeabi_ddiv>
 8002d56:	4602      	mov	r2, r0
 8002d58:	460b      	mov	r3, r1
 8002d5a:	f8b7 1084 	ldrh.w	r1, [r7, #132]	@ 0x84
 8002d5e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002d62:	9104      	str	r1, [sp, #16]
 8002d64:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d68:	e9cd 4500 	strd	r4, r5, [sp]
 8002d6c:	4642      	mov	r2, r8
 8002d6e:	464b      	mov	r3, r9
 8002d70:	491b      	ldr	r1, [pc, #108]	@ (8002de0 <main+0x2fc>)
 8002d72:	f006 f87f 	bl	8008e74 <siprintf>
	                      lux);

	              BT_SendString(btBuf);  // Przesanie przez UART2 do moduu HC-05 (Bluetooth)
 8002d76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f000 fa78 	bl	8003270 <BT_SendString>
	  if (getdata)
 8002d80:	e749      	b.n	8002c16 <main+0x132>
 8002d82:	bf00      	nop
 8002d84:	20000340 	.word	0x20000340
 8002d88:	200003d4 	.word	0x200003d4
 8002d8c:	200002c8 	.word	0x200002c8
 8002d90:	200003e8 	.word	0x200003e8
 8002d94:	2000040c 	.word	0x2000040c
 8002d98:	20000014 	.word	0x20000014
 8002d9c:	08002a11 	.word	0x08002a11
 8002da0:	08002a65 	.word	0x08002a65
 8002da4:	08002ab9 	.word	0x08002ab9
 8002da8:	20000274 	.word	0x20000274
 8002dac:	0800b15c 	.word	0x0800b15c
 8002db0:	20000388 	.word	0x20000388
 8002db4:	200003d0 	.word	0x200003d0
 8002db8:	001e8480 	.word	0x001e8480
 8002dbc:	20000450 	.word	0x20000450
 8002dc0:	0800b0f0 	.word	0x0800b0f0
 8002dc4:	2000000c 	.word	0x2000000c
 8002dc8:	0800b0f8 	.word	0x0800b0f8
 8002dcc:	20000004 	.word	0x20000004
 8002dd0:	40590000 	.word	0x40590000
 8002dd4:	0800b108 	.word	0x0800b108
 8002dd8:	0800b118 	.word	0x0800b118
 8002ddc:	20000468 	.word	0x20000468
 8002de0:	0800b124 	.word	0x0800b124

08002de4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b094      	sub	sp, #80	@ 0x50
 8002de8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dea:	f107 0320 	add.w	r3, r7, #32
 8002dee:	2230      	movs	r2, #48	@ 0x30
 8002df0:	2100      	movs	r1, #0
 8002df2:	4618      	mov	r0, r3
 8002df4:	f006 f8a3 	bl	8008f3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002df8:	f107 030c 	add.w	r3, r7, #12
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	601a      	str	r2, [r3, #0]
 8002e00:	605a      	str	r2, [r3, #4]
 8002e02:	609a      	str	r2, [r3, #8]
 8002e04:	60da      	str	r2, [r3, #12]
 8002e06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e08:	2300      	movs	r3, #0
 8002e0a:	60bb      	str	r3, [r7, #8]
 8002e0c:	4b24      	ldr	r3, [pc, #144]	@ (8002ea0 <SystemClock_Config+0xbc>)
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e10:	4a23      	ldr	r2, [pc, #140]	@ (8002ea0 <SystemClock_Config+0xbc>)
 8002e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e16:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e18:	4b21      	ldr	r3, [pc, #132]	@ (8002ea0 <SystemClock_Config+0xbc>)
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e20:	60bb      	str	r3, [r7, #8]
 8002e22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002e24:	2300      	movs	r3, #0
 8002e26:	607b      	str	r3, [r7, #4]
 8002e28:	4b1e      	ldr	r3, [pc, #120]	@ (8002ea4 <SystemClock_Config+0xc0>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002e30:	4a1c      	ldr	r2, [pc, #112]	@ (8002ea4 <SystemClock_Config+0xc0>)
 8002e32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e36:	6013      	str	r3, [r2, #0]
 8002e38:	4b1a      	ldr	r3, [pc, #104]	@ (8002ea4 <SystemClock_Config+0xc0>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002e40:	607b      	str	r3, [r7, #4]
 8002e42:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002e44:	230a      	movs	r3, #10
 8002e46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e4c:	2310      	movs	r3, #16
 8002e4e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002e50:	2301      	movs	r3, #1
 8002e52:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002e54:	2300      	movs	r3, #0
 8002e56:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e58:	f107 0320 	add.w	r3, r7, #32
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f002 fe71 	bl	8005b44 <HAL_RCC_OscConfig>
 8002e62:	4603      	mov	r3, r0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002e68:	f000 fb72 	bl	8003550 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e6c:	230f      	movs	r3, #15
 8002e6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002e70:	2300      	movs	r3, #0
 8002e72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e74:	2300      	movs	r3, #0
 8002e76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002e80:	f107 030c 	add.w	r3, r7, #12
 8002e84:	2100      	movs	r1, #0
 8002e86:	4618      	mov	r0, r3
 8002e88:	f003 f8d4 	bl	8006034 <HAL_RCC_ClockConfig>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002e92:	f000 fb5d 	bl	8003550 <Error_Handler>
  }
}
 8002e96:	bf00      	nop
 8002e98:	3750      	adds	r7, #80	@ 0x50
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	40007000 	.word	0x40007000

08002ea8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002eac:	4b12      	ldr	r3, [pc, #72]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002eae:	4a13      	ldr	r2, [pc, #76]	@ (8002efc <MX_I2C1_Init+0x54>)
 8002eb0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002eb2:	4b11      	ldr	r3, [pc, #68]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002eb4:	4a12      	ldr	r2, [pc, #72]	@ (8002f00 <MX_I2C1_Init+0x58>)
 8002eb6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002eb8:	4b0f      	ldr	r3, [pc, #60]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002ec6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002eca:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002ed2:	4b09      	ldr	r3, [pc, #36]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ed8:	4b07      	ldr	r3, [pc, #28]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ede:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ee4:	4804      	ldr	r0, [pc, #16]	@ (8002ef8 <MX_I2C1_Init+0x50>)
 8002ee6:	f001 f989 	bl	80041fc <HAL_I2C_Init>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d001      	beq.n	8002ef4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002ef0:	f000 fb2e 	bl	8003550 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ef4:	bf00      	nop
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	20000220 	.word	0x20000220
 8002efc:	40005400 	.word	0x40005400
 8002f00:	000186a0 	.word	0x000186a0

08002f04 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002f08:	4b12      	ldr	r3, [pc, #72]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f0a:	4a13      	ldr	r2, [pc, #76]	@ (8002f58 <MX_I2C2_Init+0x54>)
 8002f0c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002f0e:	4b11      	ldr	r3, [pc, #68]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f10:	4a12      	ldr	r2, [pc, #72]	@ (8002f5c <MX_I2C2_Init+0x58>)
 8002f12:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002f14:	4b0f      	ldr	r3, [pc, #60]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f20:	4b0c      	ldr	r3, [pc, #48]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f22:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002f26:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f28:	4b0a      	ldr	r3, [pc, #40]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002f2e:	4b09      	ldr	r3, [pc, #36]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f34:	4b07      	ldr	r3, [pc, #28]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f3a:	4b06      	ldr	r3, [pc, #24]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f3c:	2200      	movs	r2, #0
 8002f3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002f40:	4804      	ldr	r0, [pc, #16]	@ (8002f54 <MX_I2C2_Init+0x50>)
 8002f42:	f001 f95b 	bl	80041fc <HAL_I2C_Init>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d001      	beq.n	8002f50 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002f4c:	f000 fb00 	bl	8003550 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002f50:	bf00      	nop
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	20000274 	.word	0x20000274
 8002f58:	40005800 	.word	0x40005800
 8002f5c:	000186a0 	.word	0x000186a0

08002f60 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002f66:	1d3b      	adds	r3, r7, #4
 8002f68:	2200      	movs	r2, #0
 8002f6a:	601a      	str	r2, [r3, #0]
 8002f6c:	605a      	str	r2, [r3, #4]
 8002f6e:	609a      	str	r2, [r3, #8]
 8002f70:	60da      	str	r2, [r3, #12]
 8002f72:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002f74:	2300      	movs	r3, #0
 8002f76:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002f78:	4b29      	ldr	r3, [pc, #164]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002f7a:	4a2a      	ldr	r2, [pc, #168]	@ (8003024 <MX_RTC_Init+0xc4>)
 8002f7c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002f7e:	4b28      	ldr	r3, [pc, #160]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002f84:	4b26      	ldr	r3, [pc, #152]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002f86:	227f      	movs	r2, #127	@ 0x7f
 8002f88:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002f8a:	4b25      	ldr	r3, [pc, #148]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002f8c:	22ff      	movs	r2, #255	@ 0xff
 8002f8e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002f90:	4b23      	ldr	r3, [pc, #140]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002f96:	4b22      	ldr	r3, [pc, #136]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002f9c:	4b20      	ldr	r3, [pc, #128]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002fa2:	481f      	ldr	r0, [pc, #124]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002fa4:	f003 fb14 	bl	80065d0 <HAL_RTC_Init>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8002fae:	f000 facf 	bl	8003550 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002fc6:	1d3b      	adds	r3, r7, #4
 8002fc8:	2201      	movs	r2, #1
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4814      	ldr	r0, [pc, #80]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002fce:	f003 fb82 	bl	80066d6 <HAL_RTC_SetTime>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002fd8:	f000 faba 	bl	8003550 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002fec:	463b      	mov	r3, r7
 8002fee:	2201      	movs	r2, #1
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	480b      	ldr	r0, [pc, #44]	@ (8003020 <MX_RTC_Init+0xc0>)
 8002ff4:	f003 fc67 	bl	80068c6 <HAL_RTC_SetDate>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002ffe:	f000 faa7 	bl	8003550 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8003002:	2200      	movs	r2, #0
 8003004:	2100      	movs	r1, #0
 8003006:	4806      	ldr	r0, [pc, #24]	@ (8003020 <MX_RTC_Init+0xc0>)
 8003008:	f003 fdee 	bl	8006be8 <HAL_RTCEx_SetWakeUpTimer_IT>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d001      	beq.n	8003016 <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8003012:	f000 fa9d 	bl	8003550 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8003016:	bf00      	nop
 8003018:	3718      	adds	r7, #24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	200002c8 	.word	0x200002c8
 8003024:	40002800 	.word	0x40002800

08003028 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800302c:	4b18      	ldr	r3, [pc, #96]	@ (8003090 <MX_SPI1_Init+0x68>)
 800302e:	4a19      	ldr	r2, [pc, #100]	@ (8003094 <MX_SPI1_Init+0x6c>)
 8003030:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003032:	4b17      	ldr	r3, [pc, #92]	@ (8003090 <MX_SPI1_Init+0x68>)
 8003034:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003038:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800303a:	4b15      	ldr	r3, [pc, #84]	@ (8003090 <MX_SPI1_Init+0x68>)
 800303c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003040:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003042:	4b13      	ldr	r3, [pc, #76]	@ (8003090 <MX_SPI1_Init+0x68>)
 8003044:	2200      	movs	r2, #0
 8003046:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003048:	4b11      	ldr	r3, [pc, #68]	@ (8003090 <MX_SPI1_Init+0x68>)
 800304a:	2200      	movs	r2, #0
 800304c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800304e:	4b10      	ldr	r3, [pc, #64]	@ (8003090 <MX_SPI1_Init+0x68>)
 8003050:	2200      	movs	r2, #0
 8003052:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003054:	4b0e      	ldr	r3, [pc, #56]	@ (8003090 <MX_SPI1_Init+0x68>)
 8003056:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800305a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800305c:	4b0c      	ldr	r3, [pc, #48]	@ (8003090 <MX_SPI1_Init+0x68>)
 800305e:	2208      	movs	r2, #8
 8003060:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003062:	4b0b      	ldr	r3, [pc, #44]	@ (8003090 <MX_SPI1_Init+0x68>)
 8003064:	2200      	movs	r2, #0
 8003066:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003068:	4b09      	ldr	r3, [pc, #36]	@ (8003090 <MX_SPI1_Init+0x68>)
 800306a:	2200      	movs	r2, #0
 800306c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800306e:	4b08      	ldr	r3, [pc, #32]	@ (8003090 <MX_SPI1_Init+0x68>)
 8003070:	2200      	movs	r2, #0
 8003072:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003074:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <MX_SPI1_Init+0x68>)
 8003076:	220a      	movs	r2, #10
 8003078:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800307a:	4805      	ldr	r0, [pc, #20]	@ (8003090 <MX_SPI1_Init+0x68>)
 800307c:	f003 fef2 	bl	8006e64 <HAL_SPI_Init>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d001      	beq.n	800308a <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8003086:	f000 fa63 	bl	8003550 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800308a:	bf00      	nop
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	200002e8 	.word	0x200002e8
 8003094:	40013000 	.word	0x40013000

08003098 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800309e:	f107 0308 	add.w	r3, r7, #8
 80030a2:	2200      	movs	r2, #0
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	605a      	str	r2, [r3, #4]
 80030a8:	609a      	str	r2, [r3, #8]
 80030aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030ac:	463b      	mov	r3, r7
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80030b4:	4b1f      	ldr	r3, [pc, #124]	@ (8003134 <MX_TIM1_Init+0x9c>)
 80030b6:	4a20      	ldr	r2, [pc, #128]	@ (8003138 <MX_TIM1_Init+0xa0>)
 80030b8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15999;
 80030ba:	4b1e      	ldr	r3, [pc, #120]	@ (8003134 <MX_TIM1_Init+0x9c>)
 80030bc:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 80030c0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030c2:	4b1c      	ldr	r3, [pc, #112]	@ (8003134 <MX_TIM1_Init+0x9c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 80030c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003134 <MX_TIM1_Init+0x9c>)
 80030ca:	f241 3287 	movw	r2, #4999	@ 0x1387
 80030ce:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030d0:	4b18      	ldr	r3, [pc, #96]	@ (8003134 <MX_TIM1_Init+0x9c>)
 80030d2:	2200      	movs	r2, #0
 80030d4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80030d6:	4b17      	ldr	r3, [pc, #92]	@ (8003134 <MX_TIM1_Init+0x9c>)
 80030d8:	2200      	movs	r2, #0
 80030da:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030dc:	4b15      	ldr	r3, [pc, #84]	@ (8003134 <MX_TIM1_Init+0x9c>)
 80030de:	2200      	movs	r2, #0
 80030e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80030e2:	4814      	ldr	r0, [pc, #80]	@ (8003134 <MX_TIM1_Init+0x9c>)
 80030e4:	f004 f968 	bl	80073b8 <HAL_TIM_Base_Init>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80030ee:	f000 fa2f 	bl	8003550 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030f6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80030f8:	f107 0308 	add.w	r3, r7, #8
 80030fc:	4619      	mov	r1, r3
 80030fe:	480d      	ldr	r0, [pc, #52]	@ (8003134 <MX_TIM1_Init+0x9c>)
 8003100:	f004 fafc 	bl	80076fc <HAL_TIM_ConfigClockSource>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800310a:	f000 fa21 	bl	8003550 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800310e:	2300      	movs	r3, #0
 8003110:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003112:	2300      	movs	r3, #0
 8003114:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003116:	463b      	mov	r3, r7
 8003118:	4619      	mov	r1, r3
 800311a:	4806      	ldr	r0, [pc, #24]	@ (8003134 <MX_TIM1_Init+0x9c>)
 800311c:	f004 fd04 	bl	8007b28 <HAL_TIMEx_MasterConfigSynchronization>
 8003120:	4603      	mov	r3, r0
 8003122:	2b00      	cmp	r3, #0
 8003124:	d001      	beq.n	800312a <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8003126:	f000 fa13 	bl	8003550 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800312a:	bf00      	nop
 800312c:	3718      	adds	r7, #24
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	20000340 	.word	0x20000340
 8003138:	40010000 	.word	0x40010000

0800313c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003140:	4b11      	ldr	r3, [pc, #68]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 8003142:	4a12      	ldr	r2, [pc, #72]	@ (800318c <MX_USART2_UART_Init+0x50>)
 8003144:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8003146:	4b10      	ldr	r3, [pc, #64]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 8003148:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800314c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800314e:	4b0e      	ldr	r3, [pc, #56]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 8003150:	2200      	movs	r2, #0
 8003152:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003154:	4b0c      	ldr	r3, [pc, #48]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 8003156:	2200      	movs	r2, #0
 8003158:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800315a:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 800315c:	2200      	movs	r2, #0
 800315e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003160:	4b09      	ldr	r3, [pc, #36]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 8003162:	220c      	movs	r2, #12
 8003164:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003166:	4b08      	ldr	r3, [pc, #32]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 8003168:	2200      	movs	r2, #0
 800316a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800316c:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 800316e:	2200      	movs	r2, #0
 8003170:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003172:	4805      	ldr	r0, [pc, #20]	@ (8003188 <MX_USART2_UART_Init+0x4c>)
 8003174:	f004 fd5a 	bl	8007c2c <HAL_UART_Init>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800317e:	f000 f9e7 	bl	8003550 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003182:	bf00      	nop
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	20000388 	.word	0x20000388
 800318c:	40004400 	.word	0x40004400

08003190 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b088      	sub	sp, #32
 8003194:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003196:	f107 030c 	add.w	r3, r7, #12
 800319a:	2200      	movs	r2, #0
 800319c:	601a      	str	r2, [r3, #0]
 800319e:	605a      	str	r2, [r3, #4]
 80031a0:	609a      	str	r2, [r3, #8]
 80031a2:	60da      	str	r2, [r3, #12]
 80031a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a6:	2300      	movs	r3, #0
 80031a8:	60bb      	str	r3, [r7, #8]
 80031aa:	4b23      	ldr	r3, [pc, #140]	@ (8003238 <MX_GPIO_Init+0xa8>)
 80031ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ae:	4a22      	ldr	r2, [pc, #136]	@ (8003238 <MX_GPIO_Init+0xa8>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031b6:	4b20      	ldr	r3, [pc, #128]	@ (8003238 <MX_GPIO_Init+0xa8>)
 80031b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	60bb      	str	r3, [r7, #8]
 80031c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031c2:	2300      	movs	r3, #0
 80031c4:	607b      	str	r3, [r7, #4]
 80031c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003238 <MX_GPIO_Init+0xa8>)
 80031c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ca:	4a1b      	ldr	r2, [pc, #108]	@ (8003238 <MX_GPIO_Init+0xa8>)
 80031cc:	f043 0302 	orr.w	r3, r3, #2
 80031d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80031d2:	4b19      	ldr	r3, [pc, #100]	@ (8003238 <MX_GPIO_Init+0xa8>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d6:	f003 0302 	and.w	r3, r3, #2
 80031da:	607b      	str	r3, [r7, #4]
 80031dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80031de:	2200      	movs	r2, #0
 80031e0:	2107      	movs	r1, #7
 80031e2:	4816      	ldr	r0, [pc, #88]	@ (800323c <MX_GPIO_Init+0xac>)
 80031e4:	f000 ffd8 	bl	8004198 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80031e8:	2307      	movs	r3, #7
 80031ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ec:	2301      	movs	r3, #1
 80031ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f4:	2300      	movs	r3, #0
 80031f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031f8:	f107 030c 	add.w	r3, r7, #12
 80031fc:	4619      	mov	r1, r3
 80031fe:	480f      	ldr	r0, [pc, #60]	@ (800323c <MX_GPIO_Init+0xac>)
 8003200:	f000 fe46 	bl	8003e90 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003204:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003208:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800320a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800320e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003210:	2301      	movs	r3, #1
 8003212:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003214:	f107 030c 	add.w	r3, r7, #12
 8003218:	4619      	mov	r1, r3
 800321a:	4809      	ldr	r0, [pc, #36]	@ (8003240 <MX_GPIO_Init+0xb0>)
 800321c:	f000 fe38 	bl	8003e90 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8003220:	2200      	movs	r2, #0
 8003222:	2100      	movs	r1, #0
 8003224:	2028      	movs	r0, #40	@ 0x28
 8003226:	f000 fdfc 	bl	8003e22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800322a:	2028      	movs	r0, #40	@ 0x28
 800322c:	f000 fe15 	bl	8003e5a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003230:	bf00      	nop
 8003232:	3720      	adds	r7, #32
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}
 8003238:	40023800 	.word	0x40023800
 800323c:	40020400 	.word	0x40020400
 8003240:	40020000 	.word	0x40020000

08003244 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4a06      	ldr	r2, [pc, #24]	@ (8003268 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d102      	bne.n	800325a <HAL_TIM_PeriodElapsedCallback+0x16>
		getdata = 1;//flaga, po ktorej nastepuje pobranie wynikow i ich wyswietlanie
 8003254:	4b05      	ldr	r3, [pc, #20]	@ (800326c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003256:	2201      	movs	r2, #1
 8003258:	701a      	strb	r2, [r3, #0]
	}
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
 8003266:	bf00      	nop
 8003268:	20000340 	.word	0x20000340
 800326c:	200003d0 	.word	0x200003d0

08003270 <BT_SendString>:
  * @retval brak
  *
  * Funkcja korzysta z biblioteki HAL i wysya dane przez UART2 z maksymalnym czasem oczekiwania.
  * W projekcie UART2 poczony jest z moduem HC-05 (Bluetooth), wic tekst trafia do komputera/terminala.
  */
void BT_SendString(char *str) {
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7fd f801 	bl	8000280 <strlen>
 800327e:	4603      	mov	r3, r0
 8003280:	b29a      	uxth	r2, r3
 8003282:	f04f 33ff 	mov.w	r3, #4294967295
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4803      	ldr	r0, [pc, #12]	@ (8003298 <BT_SendString+0x28>)
 800328a:	f004 fd1f 	bl	8007ccc <HAL_UART_Transmit>
}
 800328e:	bf00      	nop
 8003290:	3708      	adds	r7, #8
 8003292:	46bd      	mov	sp, r7
 8003294:	bd80      	pop	{r7, pc}
 8003296:	bf00      	nop
 8003298:	20000388 	.word	0x20000388

0800329c <HAL_RTCEx_WakeUpTimerEventCallback>:



void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b086      	sub	sp, #24
 80032a0:	af04      	add	r7, sp, #16
 80032a2:	6078      	str	r0, [r7, #4]
	HAL_RTC_GetTime(hrtc, &sTime, RTC_FORMAT_BIN);
 80032a4:	2200      	movs	r2, #0
 80032a6:	4920      	ldr	r1, [pc, #128]	@ (8003328 <HAL_RTCEx_WakeUpTimerEventCallback+0x8c>)
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f003 faae 	bl	800680a <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc, &sDate, RTC_FORMAT_BIN);
 80032ae:	2200      	movs	r2, #0
 80032b0:	491e      	ldr	r1, [pc, #120]	@ (800332c <HAL_RTCEx_WakeUpTimerEventCallback+0x90>)
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f003 fb8b 	bl	80069ce <HAL_RTC_GetDate>
	sprintf(timeBuf, "%02d:%02d", sTime.Hours, sTime.Minutes);
 80032b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003328 <HAL_RTCEx_WakeUpTimerEventCallback+0x8c>)
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	461a      	mov	r2, r3
 80032be:	4b1a      	ldr	r3, [pc, #104]	@ (8003328 <HAL_RTCEx_WakeUpTimerEventCallback+0x8c>)
 80032c0:	785b      	ldrb	r3, [r3, #1]
 80032c2:	491b      	ldr	r1, [pc, #108]	@ (8003330 <HAL_RTCEx_WakeUpTimerEventCallback+0x94>)
 80032c4:	481b      	ldr	r0, [pc, #108]	@ (8003334 <HAL_RTCEx_WakeUpTimerEventCallback+0x98>)
 80032c6:	f005 fdd5 	bl	8008e74 <siprintf>
	sprintf(dateBuf, "%02d:%02d:%02d", sDate.Date, sDate.Month, sDate.Year);
 80032ca:	4b18      	ldr	r3, [pc, #96]	@ (800332c <HAL_RTCEx_WakeUpTimerEventCallback+0x90>)
 80032cc:	789b      	ldrb	r3, [r3, #2]
 80032ce:	461a      	mov	r2, r3
 80032d0:	4b16      	ldr	r3, [pc, #88]	@ (800332c <HAL_RTCEx_WakeUpTimerEventCallback+0x90>)
 80032d2:	785b      	ldrb	r3, [r3, #1]
 80032d4:	4619      	mov	r1, r3
 80032d6:	4b15      	ldr	r3, [pc, #84]	@ (800332c <HAL_RTCEx_WakeUpTimerEventCallback+0x90>)
 80032d8:	78db      	ldrb	r3, [r3, #3]
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	460b      	mov	r3, r1
 80032de:	4916      	ldr	r1, [pc, #88]	@ (8003338 <HAL_RTCEx_WakeUpTimerEventCallback+0x9c>)
 80032e0:	4816      	ldr	r0, [pc, #88]	@ (800333c <HAL_RTCEx_WakeUpTimerEventCallback+0xa0>)
 80032e2:	f005 fdc7 	bl	8008e74 <siprintf>
    //wyswietlanie godziny i daty
    ST7735_WriteString(45, 40, timeBuf, Font_7x10, WHITE, BLACK);
 80032e6:	4b16      	ldr	r3, [pc, #88]	@ (8003340 <HAL_RTCEx_WakeUpTimerEventCallback+0xa4>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	9202      	str	r2, [sp, #8]
 80032ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80032f0:	9201      	str	r2, [sp, #4]
 80032f2:	685a      	ldr	r2, [r3, #4]
 80032f4:	9200      	str	r2, [sp, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a0e      	ldr	r2, [pc, #56]	@ (8003334 <HAL_RTCEx_WakeUpTimerEventCallback+0x98>)
 80032fa:	2128      	movs	r1, #40	@ 0x28
 80032fc:	202d      	movs	r0, #45	@ 0x2d
 80032fe:	f7fe f83d 	bl	800137c <ST7735_WriteString>
    ST7735_WriteString(35, 60, dateBuf, Font_7x10, WHITE, BLACK);
 8003302:	4b0f      	ldr	r3, [pc, #60]	@ (8003340 <HAL_RTCEx_WakeUpTimerEventCallback+0xa4>)
 8003304:	2200      	movs	r2, #0
 8003306:	9202      	str	r2, [sp, #8]
 8003308:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800330c:	9201      	str	r2, [sp, #4]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	9200      	str	r2, [sp, #0]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	4a09      	ldr	r2, [pc, #36]	@ (800333c <HAL_RTCEx_WakeUpTimerEventCallback+0xa0>)
 8003316:	213c      	movs	r1, #60	@ 0x3c
 8003318:	2023      	movs	r0, #35	@ 0x23
 800331a:	f7fe f82f 	bl	800137c <ST7735_WriteString>
}
 800331e:	bf00      	nop
 8003320:	3708      	adds	r7, #8
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	200003d4 	.word	0x200003d4
 800332c:	200003e8 	.word	0x200003e8
 8003330:	0800b170 	.word	0x0800b170
 8003334:	200003ec 	.word	0x200003ec
 8003338:	0800b17c 	.word	0x0800b17c
 800333c:	200003fc 	.word	0x200003fc
 8003340:	20000004 	.word	0x20000004

08003344 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b08e      	sub	sp, #56	@ 0x38
 8003348:	af04      	add	r7, sp, #16
 800334a:	4603      	mov	r3, r0
 800334c:	80fb      	strh	r3, [r7, #6]
    uint32_t tick = HAL_GetTick();
 800334e:	f000 fc5d 	bl	8003c0c <HAL_GetTick>
 8003352:	6278      	str	r0, [r7, #36]	@ 0x24
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    if(GPIO_Pin == GPIO_PIN_10) // Zmiana trybu ustawiania
 8003354:	88fb      	ldrh	r3, [r7, #6]
 8003356:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800335a:	d11b      	bne.n	8003394 <HAL_GPIO_EXTI_Callback+0x50>
    {
        if(tick - last_button1_press > 200)
 800335c:	4b6e      	ldr	r3, [pc, #440]	@ (8003518 <HAL_GPIO_EXTI_Callback+0x1d4>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	2bc8      	cmp	r3, #200	@ 0xc8
 8003366:	f240 80d3 	bls.w	8003510 <HAL_GPIO_EXTI_Callback+0x1cc>
        {
            setting_state = (setting_state + 1) % 6; // 0..5
 800336a:	4b6c      	ldr	r3, [pc, #432]	@ (800351c <HAL_GPIO_EXTI_Callback+0x1d8>)
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	b2db      	uxtb	r3, r3
 8003370:	1c5a      	adds	r2, r3, #1
 8003372:	4b6b      	ldr	r3, [pc, #428]	@ (8003520 <HAL_GPIO_EXTI_Callback+0x1dc>)
 8003374:	fb83 3102 	smull	r3, r1, r3, r2
 8003378:	17d3      	asrs	r3, r2, #31
 800337a:	1ac9      	subs	r1, r1, r3
 800337c:	460b      	mov	r3, r1
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	440b      	add	r3, r1
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	1ad1      	subs	r1, r2, r3
 8003386:	b2ca      	uxtb	r2, r1
 8003388:	4b64      	ldr	r3, [pc, #400]	@ (800351c <HAL_GPIO_EXTI_Callback+0x1d8>)
 800338a:	701a      	strb	r2, [r3, #0]
            last_button1_press = tick;
 800338c:	4a62      	ldr	r2, [pc, #392]	@ (8003518 <HAL_GPIO_EXTI_Callback+0x1d4>)
 800338e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003390:	6013      	str	r3, [r2, #0]
            ST7735_WriteString(35, 60, dateBuf, Font_7x10, WHITE, BLACK);

            last_button2_press = tick;
        }
    }
}
 8003392:	e0bd      	b.n	8003510 <HAL_GPIO_EXTI_Callback+0x1cc>
    else if(GPIO_Pin == GPIO_PIN_11) // Inkrementacja wartoci
 8003394:	88fb      	ldrh	r3, [r7, #6]
 8003396:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800339a:	f040 80b9 	bne.w	8003510 <HAL_GPIO_EXTI_Callback+0x1cc>
        if(tick - last_button2_press > 200)
 800339e:	4b61      	ldr	r3, [pc, #388]	@ (8003524 <HAL_GPIO_EXTI_Callback+0x1e0>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2bc8      	cmp	r3, #200	@ 0xc8
 80033a8:	f240 80b2 	bls.w	8003510 <HAL_GPIO_EXTI_Callback+0x1cc>
            HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80033ac:	f107 0310 	add.w	r3, r7, #16
 80033b0:	2200      	movs	r2, #0
 80033b2:	4619      	mov	r1, r3
 80033b4:	485c      	ldr	r0, [pc, #368]	@ (8003528 <HAL_GPIO_EXTI_Callback+0x1e4>)
 80033b6:	f003 fa28 	bl	800680a <HAL_RTC_GetTime>
            HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80033ba:	f107 030c 	add.w	r3, r7, #12
 80033be:	2200      	movs	r2, #0
 80033c0:	4619      	mov	r1, r3
 80033c2:	4859      	ldr	r0, [pc, #356]	@ (8003528 <HAL_GPIO_EXTI_Callback+0x1e4>)
 80033c4:	f003 fb03 	bl	80069ce <HAL_RTC_GetDate>
            switch(setting_state)
 80033c8:	4b54      	ldr	r3, [pc, #336]	@ (800351c <HAL_GPIO_EXTI_Callback+0x1d8>)
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	3b01      	subs	r3, #1
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d85d      	bhi.n	8003490 <HAL_GPIO_EXTI_Callback+0x14c>
 80033d4:	a201      	add	r2, pc, #4	@ (adr r2, 80033dc <HAL_GPIO_EXTI_Callback+0x98>)
 80033d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033da:	bf00      	nop
 80033dc:	080033f1 	.word	0x080033f1
 80033e0:	08003411 	.word	0x08003411
 80033e4:	08003433 	.word	0x08003433
 80033e8:	08003455 	.word	0x08003455
 80033ec:	08003473 	.word	0x08003473
                    sTime.Hours = (sTime.Hours + 1) % 24;
 80033f0:	7c3b      	ldrb	r3, [r7, #16]
 80033f2:	1c5a      	adds	r2, r3, #1
 80033f4:	4b4a      	ldr	r3, [pc, #296]	@ (8003520 <HAL_GPIO_EXTI_Callback+0x1dc>)
 80033f6:	fb83 1302 	smull	r1, r3, r3, r2
 80033fa:	1099      	asrs	r1, r3, #2
 80033fc:	17d3      	asrs	r3, r2, #31
 80033fe:	1ac9      	subs	r1, r1, r3
 8003400:	460b      	mov	r3, r1
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	440b      	add	r3, r1
 8003406:	00db      	lsls	r3, r3, #3
 8003408:	1ad1      	subs	r1, r2, r3
 800340a:	b2cb      	uxtb	r3, r1
 800340c:	743b      	strb	r3, [r7, #16]
                    break;
 800340e:	e040      	b.n	8003492 <HAL_GPIO_EXTI_Callback+0x14e>
                    sTime.Minutes = (sTime.Minutes + 1) % 60;
 8003410:	7c7b      	ldrb	r3, [r7, #17]
 8003412:	1c5a      	adds	r2, r3, #1
 8003414:	4b45      	ldr	r3, [pc, #276]	@ (800352c <HAL_GPIO_EXTI_Callback+0x1e8>)
 8003416:	fb83 1302 	smull	r1, r3, r3, r2
 800341a:	4413      	add	r3, r2
 800341c:	1159      	asrs	r1, r3, #5
 800341e:	17d3      	asrs	r3, r2, #31
 8003420:	1ac9      	subs	r1, r1, r3
 8003422:	460b      	mov	r3, r1
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	1a5b      	subs	r3, r3, r1
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	1ad1      	subs	r1, r2, r3
 800342c:	b2cb      	uxtb	r3, r1
 800342e:	747b      	strb	r3, [r7, #17]
                    break;
 8003430:	e02f      	b.n	8003492 <HAL_GPIO_EXTI_Callback+0x14e>
                    sDate.Date = (sDate.Date % 31) + 1;
 8003432:	7bba      	ldrb	r2, [r7, #14]
 8003434:	4b3e      	ldr	r3, [pc, #248]	@ (8003530 <HAL_GPIO_EXTI_Callback+0x1ec>)
 8003436:	fba3 1302 	umull	r1, r3, r3, r2
 800343a:	1ad1      	subs	r1, r2, r3
 800343c:	0849      	lsrs	r1, r1, #1
 800343e:	440b      	add	r3, r1
 8003440:	0919      	lsrs	r1, r3, #4
 8003442:	460b      	mov	r3, r1
 8003444:	015b      	lsls	r3, r3, #5
 8003446:	1a5b      	subs	r3, r3, r1
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	b2db      	uxtb	r3, r3
 800344c:	3301      	adds	r3, #1
 800344e:	b2db      	uxtb	r3, r3
 8003450:	73bb      	strb	r3, [r7, #14]
                    break;
 8003452:	e01e      	b.n	8003492 <HAL_GPIO_EXTI_Callback+0x14e>
                    sDate.Month = (sDate.Month % 12) + 1;
 8003454:	7b7a      	ldrb	r2, [r7, #13]
 8003456:	4b37      	ldr	r3, [pc, #220]	@ (8003534 <HAL_GPIO_EXTI_Callback+0x1f0>)
 8003458:	fba3 1302 	umull	r1, r3, r3, r2
 800345c:	08d9      	lsrs	r1, r3, #3
 800345e:	460b      	mov	r3, r1
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	440b      	add	r3, r1
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	b2db      	uxtb	r3, r3
 800346a:	3301      	adds	r3, #1
 800346c:	b2db      	uxtb	r3, r3
 800346e:	737b      	strb	r3, [r7, #13]
                    break;
 8003470:	e00f      	b.n	8003492 <HAL_GPIO_EXTI_Callback+0x14e>
                    sDate.Year = (sDate.Year + 1) % 100; // 00 - 99
 8003472:	7bfb      	ldrb	r3, [r7, #15]
 8003474:	3301      	adds	r3, #1
 8003476:	4a30      	ldr	r2, [pc, #192]	@ (8003538 <HAL_GPIO_EXTI_Callback+0x1f4>)
 8003478:	fb82 1203 	smull	r1, r2, r2, r3
 800347c:	1151      	asrs	r1, r2, #5
 800347e:	17da      	asrs	r2, r3, #31
 8003480:	1a8a      	subs	r2, r1, r2
 8003482:	2164      	movs	r1, #100	@ 0x64
 8003484:	fb01 f202 	mul.w	r2, r1, r2
 8003488:	1a9a      	subs	r2, r3, r2
 800348a:	b2d3      	uxtb	r3, r2
 800348c:	73fb      	strb	r3, [r7, #15]
                    break;
 800348e:	e000      	b.n	8003492 <HAL_GPIO_EXTI_Callback+0x14e>
                    break;
 8003490:	bf00      	nop
            HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8003492:	f107 0310 	add.w	r3, r7, #16
 8003496:	2200      	movs	r2, #0
 8003498:	4619      	mov	r1, r3
 800349a:	4823      	ldr	r0, [pc, #140]	@ (8003528 <HAL_GPIO_EXTI_Callback+0x1e4>)
 800349c:	f003 f91b 	bl	80066d6 <HAL_RTC_SetTime>
            HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80034a0:	f107 030c 	add.w	r3, r7, #12
 80034a4:	2200      	movs	r2, #0
 80034a6:	4619      	mov	r1, r3
 80034a8:	481f      	ldr	r0, [pc, #124]	@ (8003528 <HAL_GPIO_EXTI_Callback+0x1e4>)
 80034aa:	f003 fa0c 	bl	80068c6 <HAL_RTC_SetDate>
        	sprintf(timeBuf, "%02d:%02d", sTime.Hours, sTime.Minutes);
 80034ae:	7c3b      	ldrb	r3, [r7, #16]
 80034b0:	461a      	mov	r2, r3
 80034b2:	7c7b      	ldrb	r3, [r7, #17]
 80034b4:	4921      	ldr	r1, [pc, #132]	@ (800353c <HAL_GPIO_EXTI_Callback+0x1f8>)
 80034b6:	4822      	ldr	r0, [pc, #136]	@ (8003540 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80034b8:	f005 fcdc 	bl	8008e74 <siprintf>
        	sprintf(dateBuf, "%02d:%02d:%02d", sDate.Date, sDate.Month, sDate.Year);
 80034bc:	7bbb      	ldrb	r3, [r7, #14]
 80034be:	461a      	mov	r2, r3
 80034c0:	7b7b      	ldrb	r3, [r7, #13]
 80034c2:	4619      	mov	r1, r3
 80034c4:	7bfb      	ldrb	r3, [r7, #15]
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	460b      	mov	r3, r1
 80034ca:	491e      	ldr	r1, [pc, #120]	@ (8003544 <HAL_GPIO_EXTI_Callback+0x200>)
 80034cc:	481e      	ldr	r0, [pc, #120]	@ (8003548 <HAL_GPIO_EXTI_Callback+0x204>)
 80034ce:	f005 fcd1 	bl	8008e74 <siprintf>
            ST7735_WriteString(45, 40, timeBuf, Font_7x10, WHITE, BLACK);
 80034d2:	4b1e      	ldr	r3, [pc, #120]	@ (800354c <HAL_GPIO_EXTI_Callback+0x208>)
 80034d4:	2200      	movs	r2, #0
 80034d6:	9202      	str	r2, [sp, #8]
 80034d8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80034dc:	9201      	str	r2, [sp, #4]
 80034de:	685a      	ldr	r2, [r3, #4]
 80034e0:	9200      	str	r2, [sp, #0]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a16      	ldr	r2, [pc, #88]	@ (8003540 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80034e6:	2128      	movs	r1, #40	@ 0x28
 80034e8:	202d      	movs	r0, #45	@ 0x2d
 80034ea:	f7fd ff47 	bl	800137c <ST7735_WriteString>
            ST7735_WriteString(35, 60, dateBuf, Font_7x10, WHITE, BLACK);
 80034ee:	4b17      	ldr	r3, [pc, #92]	@ (800354c <HAL_GPIO_EXTI_Callback+0x208>)
 80034f0:	2200      	movs	r2, #0
 80034f2:	9202      	str	r2, [sp, #8]
 80034f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80034f8:	9201      	str	r2, [sp, #4]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	9200      	str	r2, [sp, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a11      	ldr	r2, [pc, #68]	@ (8003548 <HAL_GPIO_EXTI_Callback+0x204>)
 8003502:	213c      	movs	r1, #60	@ 0x3c
 8003504:	2023      	movs	r0, #35	@ 0x23
 8003506:	f7fd ff39 	bl	800137c <ST7735_WriteString>
            last_button2_press = tick;
 800350a:	4a06      	ldr	r2, [pc, #24]	@ (8003524 <HAL_GPIO_EXTI_Callback+0x1e0>)
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	6013      	str	r3, [r2, #0]
}
 8003510:	bf00      	nop
 8003512:	3728      	adds	r7, #40	@ 0x28
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}
 8003518:	2000048c 	.word	0x2000048c
 800351c:	20000488 	.word	0x20000488
 8003520:	2aaaaaab 	.word	0x2aaaaaab
 8003524:	20000490 	.word	0x20000490
 8003528:	200002c8 	.word	0x200002c8
 800352c:	88888889 	.word	0x88888889
 8003530:	08421085 	.word	0x08421085
 8003534:	aaaaaaab 	.word	0xaaaaaaab
 8003538:	51eb851f 	.word	0x51eb851f
 800353c:	0800b170 	.word	0x0800b170
 8003540:	200003ec 	.word	0x200003ec
 8003544:	0800b17c 	.word	0x0800b17c
 8003548:	200003fc 	.word	0x200003fc
 800354c:	20000004 	.word	0x20000004

08003550 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003554:	b672      	cpsid	i
}
 8003556:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003558:	bf00      	nop
 800355a:	e7fd      	b.n	8003558 <Error_Handler+0x8>

0800355c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003562:	2300      	movs	r3, #0
 8003564:	607b      	str	r3, [r7, #4]
 8003566:	4b10      	ldr	r3, [pc, #64]	@ (80035a8 <HAL_MspInit+0x4c>)
 8003568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800356a:	4a0f      	ldr	r2, [pc, #60]	@ (80035a8 <HAL_MspInit+0x4c>)
 800356c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003570:	6453      	str	r3, [r2, #68]	@ 0x44
 8003572:	4b0d      	ldr	r3, [pc, #52]	@ (80035a8 <HAL_MspInit+0x4c>)
 8003574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003576:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800357a:	607b      	str	r3, [r7, #4]
 800357c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800357e:	2300      	movs	r3, #0
 8003580:	603b      	str	r3, [r7, #0]
 8003582:	4b09      	ldr	r3, [pc, #36]	@ (80035a8 <HAL_MspInit+0x4c>)
 8003584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003586:	4a08      	ldr	r2, [pc, #32]	@ (80035a8 <HAL_MspInit+0x4c>)
 8003588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800358c:	6413      	str	r3, [r2, #64]	@ 0x40
 800358e:	4b06      	ldr	r3, [pc, #24]	@ (80035a8 <HAL_MspInit+0x4c>)
 8003590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003596:	603b      	str	r3, [r7, #0]
 8003598:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a4:	4770      	bx	lr
 80035a6:	bf00      	nop
 80035a8:	40023800 	.word	0x40023800

080035ac <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b08c      	sub	sp, #48	@ 0x30
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035b4:	f107 031c 	add.w	r3, r7, #28
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]
 80035bc:	605a      	str	r2, [r3, #4]
 80035be:	609a      	str	r2, [r3, #8]
 80035c0:	60da      	str	r2, [r3, #12]
 80035c2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a3a      	ldr	r2, [pc, #232]	@ (80036b4 <HAL_I2C_MspInit+0x108>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d12c      	bne.n	8003628 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035ce:	2300      	movs	r3, #0
 80035d0:	61bb      	str	r3, [r7, #24]
 80035d2:	4b39      	ldr	r3, [pc, #228]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 80035d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d6:	4a38      	ldr	r2, [pc, #224]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 80035d8:	f043 0302 	orr.w	r3, r3, #2
 80035dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80035de:	4b36      	ldr	r3, [pc, #216]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 80035e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e2:	f003 0302 	and.w	r3, r3, #2
 80035e6:	61bb      	str	r3, [r7, #24]
 80035e8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80035ea:	23c0      	movs	r3, #192	@ 0xc0
 80035ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80035ee:	2312      	movs	r3, #18
 80035f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035f2:	2300      	movs	r3, #0
 80035f4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035f6:	2303      	movs	r3, #3
 80035f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80035fa:	2304      	movs	r3, #4
 80035fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035fe:	f107 031c 	add.w	r3, r7, #28
 8003602:	4619      	mov	r1, r3
 8003604:	482d      	ldr	r0, [pc, #180]	@ (80036bc <HAL_I2C_MspInit+0x110>)
 8003606:	f000 fc43 	bl	8003e90 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
 800360e:	4b2a      	ldr	r3, [pc, #168]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	4a29      	ldr	r2, [pc, #164]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 8003614:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003618:	6413      	str	r3, [r2, #64]	@ 0x40
 800361a:	4b27      	ldr	r3, [pc, #156]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 800361c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800361e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003626:	e041      	b.n	80036ac <HAL_I2C_MspInit+0x100>
  else if(hi2c->Instance==I2C2)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a24      	ldr	r2, [pc, #144]	@ (80036c0 <HAL_I2C_MspInit+0x114>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d13c      	bne.n	80036ac <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003632:	2300      	movs	r3, #0
 8003634:	613b      	str	r3, [r7, #16]
 8003636:	4b20      	ldr	r3, [pc, #128]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363a:	4a1f      	ldr	r2, [pc, #124]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 800363c:	f043 0302 	orr.w	r3, r3, #2
 8003640:	6313      	str	r3, [r2, #48]	@ 0x30
 8003642:	4b1d      	ldr	r3, [pc, #116]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	613b      	str	r3, [r7, #16]
 800364c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800364e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003652:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003654:	2312      	movs	r3, #18
 8003656:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003658:	2300      	movs	r3, #0
 800365a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800365c:	2303      	movs	r3, #3
 800365e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003660:	2304      	movs	r3, #4
 8003662:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003664:	f107 031c 	add.w	r3, r7, #28
 8003668:	4619      	mov	r1, r3
 800366a:	4814      	ldr	r0, [pc, #80]	@ (80036bc <HAL_I2C_MspInit+0x110>)
 800366c:	f000 fc10 	bl	8003e90 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003670:	2308      	movs	r3, #8
 8003672:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003674:	2312      	movs	r3, #18
 8003676:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003678:	2300      	movs	r3, #0
 800367a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800367c:	2303      	movs	r3, #3
 800367e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8003680:	2309      	movs	r3, #9
 8003682:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003684:	f107 031c 	add.w	r3, r7, #28
 8003688:	4619      	mov	r1, r3
 800368a:	480c      	ldr	r0, [pc, #48]	@ (80036bc <HAL_I2C_MspInit+0x110>)
 800368c:	f000 fc00 	bl	8003e90 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003690:	2300      	movs	r3, #0
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	4b08      	ldr	r3, [pc, #32]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 8003696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003698:	4a07      	ldr	r2, [pc, #28]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 800369a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800369e:	6413      	str	r3, [r2, #64]	@ 0x40
 80036a0:	4b05      	ldr	r3, [pc, #20]	@ (80036b8 <HAL_I2C_MspInit+0x10c>)
 80036a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036a4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036a8:	60fb      	str	r3, [r7, #12]
 80036aa:	68fb      	ldr	r3, [r7, #12]
}
 80036ac:	bf00      	nop
 80036ae:	3730      	adds	r7, #48	@ 0x30
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40005400 	.word	0x40005400
 80036b8:	40023800 	.word	0x40023800
 80036bc:	40020400 	.word	0x40020400
 80036c0:	40005800 	.word	0x40005800

080036c4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b088      	sub	sp, #32
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80036cc:	f107 030c 	add.w	r3, r7, #12
 80036d0:	2200      	movs	r2, #0
 80036d2:	601a      	str	r2, [r3, #0]
 80036d4:	605a      	str	r2, [r3, #4]
 80036d6:	609a      	str	r2, [r3, #8]
 80036d8:	60da      	str	r2, [r3, #12]
 80036da:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a10      	ldr	r2, [pc, #64]	@ (8003724 <HAL_RTC_MspInit+0x60>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d119      	bne.n	800371a <HAL_RTC_MspInit+0x56>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80036e6:	2302      	movs	r3, #2
 80036e8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80036ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80036ee:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80036f0:	f107 030c 	add.w	r3, r7, #12
 80036f4:	4618      	mov	r0, r3
 80036f6:	f002 fe7d 	bl	80063f4 <HAL_RCCEx_PeriphCLKConfig>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d001      	beq.n	8003704 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8003700:	f7ff ff26 	bl	8003550 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003704:	4b08      	ldr	r3, [pc, #32]	@ (8003728 <HAL_RTC_MspInit+0x64>)
 8003706:	2201      	movs	r2, #1
 8003708:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800370a:	2200      	movs	r2, #0
 800370c:	2100      	movs	r1, #0
 800370e:	2003      	movs	r0, #3
 8003710:	f000 fb87 	bl	8003e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8003714:	2003      	movs	r0, #3
 8003716:	f000 fba0 	bl	8003e5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800371a:	bf00      	nop
 800371c:	3720      	adds	r7, #32
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	40002800 	.word	0x40002800
 8003728:	42470e3c 	.word	0x42470e3c

0800372c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b08a      	sub	sp, #40	@ 0x28
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003734:	f107 0314 	add.w	r3, r7, #20
 8003738:	2200      	movs	r2, #0
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	609a      	str	r2, [r3, #8]
 8003740:	60da      	str	r2, [r3, #12]
 8003742:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a19      	ldr	r2, [pc, #100]	@ (80037b0 <HAL_SPI_MspInit+0x84>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d12b      	bne.n	80037a6 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800374e:	2300      	movs	r3, #0
 8003750:	613b      	str	r3, [r7, #16]
 8003752:	4b18      	ldr	r3, [pc, #96]	@ (80037b4 <HAL_SPI_MspInit+0x88>)
 8003754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003756:	4a17      	ldr	r2, [pc, #92]	@ (80037b4 <HAL_SPI_MspInit+0x88>)
 8003758:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800375c:	6453      	str	r3, [r2, #68]	@ 0x44
 800375e:	4b15      	ldr	r3, [pc, #84]	@ (80037b4 <HAL_SPI_MspInit+0x88>)
 8003760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003762:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003766:	613b      	str	r3, [r7, #16]
 8003768:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	4b11      	ldr	r3, [pc, #68]	@ (80037b4 <HAL_SPI_MspInit+0x88>)
 8003770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003772:	4a10      	ldr	r2, [pc, #64]	@ (80037b4 <HAL_SPI_MspInit+0x88>)
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	6313      	str	r3, [r2, #48]	@ 0x30
 800377a:	4b0e      	ldr	r3, [pc, #56]	@ (80037b4 <HAL_SPI_MspInit+0x88>)
 800377c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	60fb      	str	r3, [r7, #12]
 8003784:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003786:	23a0      	movs	r3, #160	@ 0xa0
 8003788:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800378a:	2302      	movs	r3, #2
 800378c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800378e:	2300      	movs	r3, #0
 8003790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003792:	2303      	movs	r3, #3
 8003794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003796:	2305      	movs	r3, #5
 8003798:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800379a:	f107 0314 	add.w	r3, r7, #20
 800379e:	4619      	mov	r1, r3
 80037a0:	4805      	ldr	r0, [pc, #20]	@ (80037b8 <HAL_SPI_MspInit+0x8c>)
 80037a2:	f000 fb75 	bl	8003e90 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80037a6:	bf00      	nop
 80037a8:	3728      	adds	r7, #40	@ 0x28
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	40013000 	.word	0x40013000
 80037b4:	40023800 	.word	0x40023800
 80037b8:	40020000 	.word	0x40020000

080037bc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003804 <HAL_TIM_Base_MspInit+0x48>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d115      	bne.n	80037fa <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80037ce:	2300      	movs	r3, #0
 80037d0:	60fb      	str	r3, [r7, #12]
 80037d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003808 <HAL_TIM_Base_MspInit+0x4c>)
 80037d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d6:	4a0c      	ldr	r2, [pc, #48]	@ (8003808 <HAL_TIM_Base_MspInit+0x4c>)
 80037d8:	f043 0301 	orr.w	r3, r3, #1
 80037dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80037de:	4b0a      	ldr	r3, [pc, #40]	@ (8003808 <HAL_TIM_Base_MspInit+0x4c>)
 80037e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	60fb      	str	r3, [r7, #12]
 80037e8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80037ea:	2200      	movs	r2, #0
 80037ec:	2100      	movs	r1, #0
 80037ee:	2019      	movs	r0, #25
 80037f0:	f000 fb17 	bl	8003e22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80037f4:	2019      	movs	r0, #25
 80037f6:	f000 fb30 	bl	8003e5a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80037fa:	bf00      	nop
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	40010000 	.word	0x40010000
 8003808:	40023800 	.word	0x40023800

0800380c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b08a      	sub	sp, #40	@ 0x28
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003814:	f107 0314 	add.w	r3, r7, #20
 8003818:	2200      	movs	r2, #0
 800381a:	601a      	str	r2, [r3, #0]
 800381c:	605a      	str	r2, [r3, #4]
 800381e:	609a      	str	r2, [r3, #8]
 8003820:	60da      	str	r2, [r3, #12]
 8003822:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	4a19      	ldr	r2, [pc, #100]	@ (8003890 <HAL_UART_MspInit+0x84>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d12b      	bne.n	8003886 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800382e:	2300      	movs	r3, #0
 8003830:	613b      	str	r3, [r7, #16]
 8003832:	4b18      	ldr	r3, [pc, #96]	@ (8003894 <HAL_UART_MspInit+0x88>)
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	4a17      	ldr	r2, [pc, #92]	@ (8003894 <HAL_UART_MspInit+0x88>)
 8003838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800383c:	6413      	str	r3, [r2, #64]	@ 0x40
 800383e:	4b15      	ldr	r3, [pc, #84]	@ (8003894 <HAL_UART_MspInit+0x88>)
 8003840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003842:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003846:	613b      	str	r3, [r7, #16]
 8003848:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800384a:	2300      	movs	r3, #0
 800384c:	60fb      	str	r3, [r7, #12]
 800384e:	4b11      	ldr	r3, [pc, #68]	@ (8003894 <HAL_UART_MspInit+0x88>)
 8003850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003852:	4a10      	ldr	r2, [pc, #64]	@ (8003894 <HAL_UART_MspInit+0x88>)
 8003854:	f043 0301 	orr.w	r3, r3, #1
 8003858:	6313      	str	r3, [r2, #48]	@ 0x30
 800385a:	4b0e      	ldr	r3, [pc, #56]	@ (8003894 <HAL_UART_MspInit+0x88>)
 800385c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385e:	f003 0301 	and.w	r3, r3, #1
 8003862:	60fb      	str	r3, [r7, #12]
 8003864:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003866:	230c      	movs	r3, #12
 8003868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800386a:	2302      	movs	r3, #2
 800386c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386e:	2300      	movs	r3, #0
 8003870:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003872:	2303      	movs	r3, #3
 8003874:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003876:	2307      	movs	r3, #7
 8003878:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800387a:	f107 0314 	add.w	r3, r7, #20
 800387e:	4619      	mov	r1, r3
 8003880:	4805      	ldr	r0, [pc, #20]	@ (8003898 <HAL_UART_MspInit+0x8c>)
 8003882:	f000 fb05 	bl	8003e90 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003886:	bf00      	nop
 8003888:	3728      	adds	r7, #40	@ 0x28
 800388a:	46bd      	mov	sp, r7
 800388c:	bd80      	pop	{r7, pc}
 800388e:	bf00      	nop
 8003890:	40004400 	.word	0x40004400
 8003894:	40023800 	.word	0x40023800
 8003898:	40020000 	.word	0x40020000

0800389c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800389c:	b480      	push	{r7}
 800389e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80038a0:	bf00      	nop
 80038a2:	e7fd      	b.n	80038a0 <NMI_Handler+0x4>

080038a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038a8:	bf00      	nop
 80038aa:	e7fd      	b.n	80038a8 <HardFault_Handler+0x4>

080038ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038b0:	bf00      	nop
 80038b2:	e7fd      	b.n	80038b0 <MemManage_Handler+0x4>

080038b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038b4:	b480      	push	{r7}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038b8:	bf00      	nop
 80038ba:	e7fd      	b.n	80038b8 <BusFault_Handler+0x4>

080038bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038c0:	bf00      	nop
 80038c2:	e7fd      	b.n	80038c0 <UsageFault_Handler+0x4>

080038c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80038c8:	bf00      	nop
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr

080038d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038d2:	b480      	push	{r7}
 80038d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038d6:	bf00      	nop
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038e4:	bf00      	nop
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr

080038ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038ee:	b580      	push	{r7, lr}
 80038f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038f2:	f000 f977 	bl	8003be4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038f6:	bf00      	nop
 80038f8:	bd80      	pop	{r7, pc}
	...

080038fc <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8003900:	4802      	ldr	r0, [pc, #8]	@ (800390c <RTC_WKUP_IRQHandler+0x10>)
 8003902:	f003 fa8b 	bl	8006e1c <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8003906:	bf00      	nop
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	200002c8 	.word	0x200002c8

08003910 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003914:	4802      	ldr	r0, [pc, #8]	@ (8003920 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003916:	f003 fe01 	bl	800751c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800391a:	bf00      	nop
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20000340 	.word	0x20000340

08003924 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003928:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800392c:	f000 fc4e 	bl	80041cc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8003930:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003934:	f000 fc4a 	bl	80041cc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003938:	bf00      	nop
 800393a:	bd80      	pop	{r7, pc}

0800393c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  return 1;
 8003940:	2301      	movs	r3, #1
}
 8003942:	4618      	mov	r0, r3
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <_kill>:

int _kill(int pid, int sig)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
 8003954:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003956:	f005 fb45 	bl	8008fe4 <__errno>
 800395a:	4603      	mov	r3, r0
 800395c:	2216      	movs	r2, #22
 800395e:	601a      	str	r2, [r3, #0]
  return -1;
 8003960:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003964:	4618      	mov	r0, r3
 8003966:	3708      	adds	r7, #8
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <_exit>:

void _exit (int status)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003974:	f04f 31ff 	mov.w	r1, #4294967295
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	f7ff ffe7 	bl	800394c <_kill>
  while (1) {}    /* Make sure we hang here */
 800397e:	bf00      	nop
 8003980:	e7fd      	b.n	800397e <_exit+0x12>

08003982 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003982:	b580      	push	{r7, lr}
 8003984:	b086      	sub	sp, #24
 8003986:	af00      	add	r7, sp, #0
 8003988:	60f8      	str	r0, [r7, #12]
 800398a:	60b9      	str	r1, [r7, #8]
 800398c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	e00a      	b.n	80039aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003994:	f3af 8000 	nop.w
 8003998:	4601      	mov	r1, r0
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	1c5a      	adds	r2, r3, #1
 800399e:	60ba      	str	r2, [r7, #8]
 80039a0:	b2ca      	uxtb	r2, r1
 80039a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	3301      	adds	r3, #1
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	697a      	ldr	r2, [r7, #20]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	dbf0      	blt.n	8003994 <_read+0x12>
  }

  return len;
 80039b2:	687b      	ldr	r3, [r7, #4]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3718      	adds	r7, #24
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}

080039bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039c8:	2300      	movs	r3, #0
 80039ca:	617b      	str	r3, [r7, #20]
 80039cc:	e009      	b.n	80039e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	1c5a      	adds	r2, r3, #1
 80039d2:	60ba      	str	r2, [r7, #8]
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	3301      	adds	r3, #1
 80039e0:	617b      	str	r3, [r7, #20]
 80039e2:	697a      	ldr	r2, [r7, #20]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	dbf1      	blt.n	80039ce <_write+0x12>
  }
  return len;
 80039ea:	687b      	ldr	r3, [r7, #4]
}
 80039ec:	4618      	mov	r0, r3
 80039ee:	3718      	adds	r7, #24
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <_close>:

int _close(int file)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80039fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a1c:	605a      	str	r2, [r3, #4]
  return 0;
 8003a1e:	2300      	movs	r3, #0
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	370c      	adds	r7, #12
 8003a24:	46bd      	mov	sp, r7
 8003a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2a:	4770      	bx	lr

08003a2c <_isatty>:

int _isatty(int file)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b083      	sub	sp, #12
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a34:	2301      	movs	r3, #1
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b085      	sub	sp, #20
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3714      	adds	r7, #20
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003a64:	4a14      	ldr	r2, [pc, #80]	@ (8003ab8 <_sbrk+0x5c>)
 8003a66:	4b15      	ldr	r3, [pc, #84]	@ (8003abc <_sbrk+0x60>)
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a6c:	697b      	ldr	r3, [r7, #20]
 8003a6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a70:	4b13      	ldr	r3, [pc, #76]	@ (8003ac0 <_sbrk+0x64>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a78:	4b11      	ldr	r3, [pc, #68]	@ (8003ac0 <_sbrk+0x64>)
 8003a7a:	4a12      	ldr	r2, [pc, #72]	@ (8003ac4 <_sbrk+0x68>)
 8003a7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a7e:	4b10      	ldr	r3, [pc, #64]	@ (8003ac0 <_sbrk+0x64>)
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	4413      	add	r3, r2
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	429a      	cmp	r2, r3
 8003a8a:	d207      	bcs.n	8003a9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a8c:	f005 faaa 	bl	8008fe4 <__errno>
 8003a90:	4603      	mov	r3, r0
 8003a92:	220c      	movs	r2, #12
 8003a94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a96:	f04f 33ff 	mov.w	r3, #4294967295
 8003a9a:	e009      	b.n	8003ab0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a9c:	4b08      	ldr	r3, [pc, #32]	@ (8003ac0 <_sbrk+0x64>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003aa2:	4b07      	ldr	r3, [pc, #28]	@ (8003ac0 <_sbrk+0x64>)
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	4a05      	ldr	r2, [pc, #20]	@ (8003ac0 <_sbrk+0x64>)
 8003aac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003aae:	68fb      	ldr	r3, [r7, #12]
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	20010000 	.word	0x20010000
 8003abc:	00000400 	.word	0x00000400
 8003ac0:	20000494 	.word	0x20000494
 8003ac4:	200005e8 	.word	0x200005e8

08003ac8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003acc:	4b06      	ldr	r3, [pc, #24]	@ (8003ae8 <SystemInit+0x20>)
 8003ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad2:	4a05      	ldr	r2, [pc, #20]	@ (8003ae8 <SystemInit+0x20>)
 8003ad4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003ad8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003adc:	bf00      	nop
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr
 8003ae6:	bf00      	nop
 8003ae8:	e000ed00 	.word	0xe000ed00

08003aec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003aec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b24 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003af0:	f7ff ffea 	bl	8003ac8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003af4:	480c      	ldr	r0, [pc, #48]	@ (8003b28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003af6:	490d      	ldr	r1, [pc, #52]	@ (8003b2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003af8:	4a0d      	ldr	r2, [pc, #52]	@ (8003b30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003afc:	e002      	b.n	8003b04 <LoopCopyDataInit>

08003afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b02:	3304      	adds	r3, #4

08003b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b08:	d3f9      	bcc.n	8003afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8003b34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b0c:	4c0a      	ldr	r4, [pc, #40]	@ (8003b38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b10:	e001      	b.n	8003b16 <LoopFillZerobss>

08003b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b14:	3204      	adds	r2, #4

08003b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b18:	d3fb      	bcc.n	8003b12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b1a:	f005 fa69 	bl	8008ff0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b1e:	f7fe ffe1 	bl	8002ae4 <main>
  bx  lr    
 8003b22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003b24:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003b28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b2c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003b30:	0800d054 	.word	0x0800d054
  ldr r2, =_sbss
 8003b34:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8003b38:	200005e8 	.word	0x200005e8

08003b3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003b3c:	e7fe      	b.n	8003b3c <ADC_IRQHandler>
	...

08003b40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003b44:	4b0e      	ldr	r3, [pc, #56]	@ (8003b80 <HAL_Init+0x40>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a0d      	ldr	r2, [pc, #52]	@ (8003b80 <HAL_Init+0x40>)
 8003b4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003b50:	4b0b      	ldr	r3, [pc, #44]	@ (8003b80 <HAL_Init+0x40>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a0a      	ldr	r2, [pc, #40]	@ (8003b80 <HAL_Init+0x40>)
 8003b56:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b5c:	4b08      	ldr	r3, [pc, #32]	@ (8003b80 <HAL_Init+0x40>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a07      	ldr	r2, [pc, #28]	@ (8003b80 <HAL_Init+0x40>)
 8003b62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b68:	2003      	movs	r0, #3
 8003b6a:	f000 f94f 	bl	8003e0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b6e:	200f      	movs	r0, #15
 8003b70:	f000 f808 	bl	8003b84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b74:	f7ff fcf2 	bl	800355c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40023c00 	.word	0x40023c00

08003b84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b082      	sub	sp, #8
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b8c:	4b12      	ldr	r3, [pc, #72]	@ (8003bd8 <HAL_InitTick+0x54>)
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	4b12      	ldr	r3, [pc, #72]	@ (8003bdc <HAL_InitTick+0x58>)
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	4619      	mov	r1, r3
 8003b96:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 f967 	bl	8003e76 <HAL_SYSTICK_Config>
 8003ba8:	4603      	mov	r3, r0
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d001      	beq.n	8003bb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e00e      	b.n	8003bd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b0f      	cmp	r3, #15
 8003bb6:	d80a      	bhi.n	8003bce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bb8:	2200      	movs	r2, #0
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc0:	f000 f92f 	bl	8003e22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bc4:	4a06      	ldr	r2, [pc, #24]	@ (8003be0 <HAL_InitTick+0x5c>)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	e000      	b.n	8003bd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3708      	adds	r7, #8
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	20000018 	.word	0x20000018
 8003bdc:	20000020 	.word	0x20000020
 8003be0:	2000001c 	.word	0x2000001c

08003be4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003be4:	b480      	push	{r7}
 8003be6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003be8:	4b06      	ldr	r3, [pc, #24]	@ (8003c04 <HAL_IncTick+0x20>)
 8003bea:	781b      	ldrb	r3, [r3, #0]
 8003bec:	461a      	mov	r2, r3
 8003bee:	4b06      	ldr	r3, [pc, #24]	@ (8003c08 <HAL_IncTick+0x24>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	4a04      	ldr	r2, [pc, #16]	@ (8003c08 <HAL_IncTick+0x24>)
 8003bf6:	6013      	str	r3, [r2, #0]
}
 8003bf8:	bf00      	nop
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	20000020 	.word	0x20000020
 8003c08:	20000498 	.word	0x20000498

08003c0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c10:	4b03      	ldr	r3, [pc, #12]	@ (8003c20 <HAL_GetTick+0x14>)
 8003c12:	681b      	ldr	r3, [r3, #0]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	20000498 	.word	0x20000498

08003c24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b084      	sub	sp, #16
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c2c:	f7ff ffee 	bl	8003c0c <HAL_GetTick>
 8003c30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c3c:	d005      	beq.n	8003c4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c68 <HAL_Delay+0x44>)
 8003c40:	781b      	ldrb	r3, [r3, #0]
 8003c42:	461a      	mov	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	4413      	add	r3, r2
 8003c48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c4a:	bf00      	nop
 8003c4c:	f7ff ffde 	bl	8003c0c <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	68bb      	ldr	r3, [r7, #8]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d8f7      	bhi.n	8003c4c <HAL_Delay+0x28>
  {
  }
}
 8003c5c:	bf00      	nop
 8003c5e:	bf00      	nop
 8003c60:	3710      	adds	r7, #16
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop
 8003c68:	20000020 	.word	0x20000020

08003c6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b085      	sub	sp, #20
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	f003 0307 	and.w	r3, r3, #7
 8003c7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8003c7e:	68db      	ldr	r3, [r3, #12]
 8003c80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c82:	68ba      	ldr	r2, [r7, #8]
 8003c84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003c88:	4013      	ands	r3, r2
 8003c8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c90:	68bb      	ldr	r3, [r7, #8]
 8003c92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c9e:	4a04      	ldr	r2, [pc, #16]	@ (8003cb0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	60d3      	str	r3, [r2, #12]
}
 8003ca4:	bf00      	nop
 8003ca6:	3714      	adds	r7, #20
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	e000ed00 	.word	0xe000ed00

08003cb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003cb8:	4b04      	ldr	r3, [pc, #16]	@ (8003ccc <__NVIC_GetPriorityGrouping+0x18>)
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	0a1b      	lsrs	r3, r3, #8
 8003cbe:	f003 0307 	and.w	r3, r3, #7
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr
 8003ccc:	e000ed00 	.word	0xe000ed00

08003cd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	db0b      	blt.n	8003cfa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ce2:	79fb      	ldrb	r3, [r7, #7]
 8003ce4:	f003 021f 	and.w	r2, r3, #31
 8003ce8:	4907      	ldr	r1, [pc, #28]	@ (8003d08 <__NVIC_EnableIRQ+0x38>)
 8003cea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cee:	095b      	lsrs	r3, r3, #5
 8003cf0:	2001      	movs	r0, #1
 8003cf2:	fa00 f202 	lsl.w	r2, r0, r2
 8003cf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003cfa:	bf00      	nop
 8003cfc:	370c      	adds	r7, #12
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d04:	4770      	bx	lr
 8003d06:	bf00      	nop
 8003d08:	e000e100 	.word	0xe000e100

08003d0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b083      	sub	sp, #12
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	4603      	mov	r3, r0
 8003d14:	6039      	str	r1, [r7, #0]
 8003d16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	db0a      	blt.n	8003d36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	b2da      	uxtb	r2, r3
 8003d24:	490c      	ldr	r1, [pc, #48]	@ (8003d58 <__NVIC_SetPriority+0x4c>)
 8003d26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d2a:	0112      	lsls	r2, r2, #4
 8003d2c:	b2d2      	uxtb	r2, r2
 8003d2e:	440b      	add	r3, r1
 8003d30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003d34:	e00a      	b.n	8003d4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	4908      	ldr	r1, [pc, #32]	@ (8003d5c <__NVIC_SetPriority+0x50>)
 8003d3c:	79fb      	ldrb	r3, [r7, #7]
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	3b04      	subs	r3, #4
 8003d44:	0112      	lsls	r2, r2, #4
 8003d46:	b2d2      	uxtb	r2, r2
 8003d48:	440b      	add	r3, r1
 8003d4a:	761a      	strb	r2, [r3, #24]
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr
 8003d58:	e000e100 	.word	0xe000e100
 8003d5c:	e000ed00 	.word	0xe000ed00

08003d60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b089      	sub	sp, #36	@ 0x24
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f003 0307 	and.w	r3, r3, #7
 8003d72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003d74:	69fb      	ldr	r3, [r7, #28]
 8003d76:	f1c3 0307 	rsb	r3, r3, #7
 8003d7a:	2b04      	cmp	r3, #4
 8003d7c:	bf28      	it	cs
 8003d7e:	2304      	movcs	r3, #4
 8003d80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	3304      	adds	r3, #4
 8003d86:	2b06      	cmp	r3, #6
 8003d88:	d902      	bls.n	8003d90 <NVIC_EncodePriority+0x30>
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	3b03      	subs	r3, #3
 8003d8e:	e000      	b.n	8003d92 <NVIC_EncodePriority+0x32>
 8003d90:	2300      	movs	r3, #0
 8003d92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d94:	f04f 32ff 	mov.w	r2, #4294967295
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9e:	43da      	mvns	r2, r3
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	401a      	ands	r2, r3
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003da8:	f04f 31ff 	mov.w	r1, #4294967295
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	fa01 f303 	lsl.w	r3, r1, r3
 8003db2:	43d9      	mvns	r1, r3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003db8:	4313      	orrs	r3, r2
         );
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3724      	adds	r7, #36	@ 0x24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
	...

08003dc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003dd8:	d301      	bcc.n	8003dde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e00f      	b.n	8003dfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003dde:	4a0a      	ldr	r2, [pc, #40]	@ (8003e08 <SysTick_Config+0x40>)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003de6:	210f      	movs	r1, #15
 8003de8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dec:	f7ff ff8e 	bl	8003d0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003df0:	4b05      	ldr	r3, [pc, #20]	@ (8003e08 <SysTick_Config+0x40>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003df6:	4b04      	ldr	r3, [pc, #16]	@ (8003e08 <SysTick_Config+0x40>)
 8003df8:	2207      	movs	r2, #7
 8003dfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003dfc:	2300      	movs	r3, #0
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3708      	adds	r7, #8
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	bf00      	nop
 8003e08:	e000e010 	.word	0xe000e010

08003e0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b082      	sub	sp, #8
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f7ff ff29 	bl	8003c6c <__NVIC_SetPriorityGrouping>
}
 8003e1a:	bf00      	nop
 8003e1c:	3708      	adds	r7, #8
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}

08003e22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e22:	b580      	push	{r7, lr}
 8003e24:	b086      	sub	sp, #24
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	4603      	mov	r3, r0
 8003e2a:	60b9      	str	r1, [r7, #8]
 8003e2c:	607a      	str	r2, [r7, #4]
 8003e2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003e30:	2300      	movs	r3, #0
 8003e32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003e34:	f7ff ff3e 	bl	8003cb4 <__NVIC_GetPriorityGrouping>
 8003e38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	68b9      	ldr	r1, [r7, #8]
 8003e3e:	6978      	ldr	r0, [r7, #20]
 8003e40:	f7ff ff8e 	bl	8003d60 <NVIC_EncodePriority>
 8003e44:	4602      	mov	r2, r0
 8003e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e4a:	4611      	mov	r1, r2
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7ff ff5d 	bl	8003d0c <__NVIC_SetPriority>
}
 8003e52:	bf00      	nop
 8003e54:	3718      	adds	r7, #24
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}

08003e5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e5a:	b580      	push	{r7, lr}
 8003e5c:	b082      	sub	sp, #8
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	4603      	mov	r3, r0
 8003e62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff ff31 	bl	8003cd0 <__NVIC_EnableIRQ>
}
 8003e6e:	bf00      	nop
 8003e70:	3708      	adds	r7, #8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}

08003e76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e76:	b580      	push	{r7, lr}
 8003e78:	b082      	sub	sp, #8
 8003e7a:	af00      	add	r7, sp, #0
 8003e7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f7ff ffa2 	bl	8003dc8 <SysTick_Config>
 8003e84:	4603      	mov	r3, r0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3708      	adds	r7, #8
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
	...

08003e90 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b089      	sub	sp, #36	@ 0x24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	61fb      	str	r3, [r7, #28]
 8003eaa:	e159      	b.n	8004160 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003eac:	2201      	movs	r2, #1
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	697a      	ldr	r2, [r7, #20]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ec0:	693a      	ldr	r2, [r7, #16]
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	f040 8148 	bne.w	800415a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f003 0303 	and.w	r3, r3, #3
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d005      	beq.n	8003ee2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ed6:	683b      	ldr	r3, [r7, #0]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d130      	bne.n	8003f44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	2203      	movs	r2, #3
 8003eee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef2:	43db      	mvns	r3, r3
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	4013      	ands	r3, r2
 8003ef8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	68da      	ldr	r2, [r3, #12]
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	fa02 f303 	lsl.w	r3, r2, r3
 8003f06:	69ba      	ldr	r2, [r7, #24]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f18:	2201      	movs	r2, #1
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	43db      	mvns	r3, r3
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	4013      	ands	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	091b      	lsrs	r3, r3, #4
 8003f2e:	f003 0201 	and.w	r2, r3, #1
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4313      	orrs	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 0303 	and.w	r3, r3, #3
 8003f4c:	2b03      	cmp	r3, #3
 8003f4e:	d017      	beq.n	8003f80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	2203      	movs	r2, #3
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	005b      	lsls	r3, r3, #1
 8003f70:	fa02 f303 	lsl.w	r3, r2, r3
 8003f74:	69ba      	ldr	r2, [r7, #24]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 0303 	and.w	r3, r3, #3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d123      	bne.n	8003fd4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	08da      	lsrs	r2, r3, #3
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	3208      	adds	r2, #8
 8003f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f9a:	69fb      	ldr	r3, [r7, #28]
 8003f9c:	f003 0307 	and.w	r3, r3, #7
 8003fa0:	009b      	lsls	r3, r3, #2
 8003fa2:	220f      	movs	r2, #15
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	43db      	mvns	r3, r3
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	4013      	ands	r3, r2
 8003fae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	691a      	ldr	r2, [r3, #16]
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc0:	69ba      	ldr	r2, [r7, #24]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	08da      	lsrs	r2, r3, #3
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	3208      	adds	r2, #8
 8003fce:	69b9      	ldr	r1, [r7, #24]
 8003fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	005b      	lsls	r3, r3, #1
 8003fde:	2203      	movs	r2, #3
 8003fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe4:	43db      	mvns	r3, r3
 8003fe6:	69ba      	ldr	r2, [r7, #24]
 8003fe8:	4013      	ands	r3, r2
 8003fea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	f003 0203 	and.w	r2, r3, #3
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	005b      	lsls	r3, r3, #1
 8003ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffc:	69ba      	ldr	r2, [r7, #24]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	69ba      	ldr	r2, [r7, #24]
 8004006:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004010:	2b00      	cmp	r3, #0
 8004012:	f000 80a2 	beq.w	800415a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004016:	2300      	movs	r3, #0
 8004018:	60fb      	str	r3, [r7, #12]
 800401a:	4b57      	ldr	r3, [pc, #348]	@ (8004178 <HAL_GPIO_Init+0x2e8>)
 800401c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800401e:	4a56      	ldr	r2, [pc, #344]	@ (8004178 <HAL_GPIO_Init+0x2e8>)
 8004020:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004024:	6453      	str	r3, [r2, #68]	@ 0x44
 8004026:	4b54      	ldr	r3, [pc, #336]	@ (8004178 <HAL_GPIO_Init+0x2e8>)
 8004028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800402a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004032:	4a52      	ldr	r2, [pc, #328]	@ (800417c <HAL_GPIO_Init+0x2ec>)
 8004034:	69fb      	ldr	r3, [r7, #28]
 8004036:	089b      	lsrs	r3, r3, #2
 8004038:	3302      	adds	r3, #2
 800403a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800403e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f003 0303 	and.w	r3, r3, #3
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	220f      	movs	r2, #15
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	43db      	mvns	r3, r3
 8004050:	69ba      	ldr	r2, [r7, #24]
 8004052:	4013      	ands	r3, r2
 8004054:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a49      	ldr	r2, [pc, #292]	@ (8004180 <HAL_GPIO_Init+0x2f0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d019      	beq.n	8004092 <HAL_GPIO_Init+0x202>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a48      	ldr	r2, [pc, #288]	@ (8004184 <HAL_GPIO_Init+0x2f4>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d013      	beq.n	800408e <HAL_GPIO_Init+0x1fe>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a47      	ldr	r2, [pc, #284]	@ (8004188 <HAL_GPIO_Init+0x2f8>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d00d      	beq.n	800408a <HAL_GPIO_Init+0x1fa>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a46      	ldr	r2, [pc, #280]	@ (800418c <HAL_GPIO_Init+0x2fc>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d007      	beq.n	8004086 <HAL_GPIO_Init+0x1f6>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a45      	ldr	r2, [pc, #276]	@ (8004190 <HAL_GPIO_Init+0x300>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d101      	bne.n	8004082 <HAL_GPIO_Init+0x1f2>
 800407e:	2304      	movs	r3, #4
 8004080:	e008      	b.n	8004094 <HAL_GPIO_Init+0x204>
 8004082:	2307      	movs	r3, #7
 8004084:	e006      	b.n	8004094 <HAL_GPIO_Init+0x204>
 8004086:	2303      	movs	r3, #3
 8004088:	e004      	b.n	8004094 <HAL_GPIO_Init+0x204>
 800408a:	2302      	movs	r3, #2
 800408c:	e002      	b.n	8004094 <HAL_GPIO_Init+0x204>
 800408e:	2301      	movs	r3, #1
 8004090:	e000      	b.n	8004094 <HAL_GPIO_Init+0x204>
 8004092:	2300      	movs	r3, #0
 8004094:	69fa      	ldr	r2, [r7, #28]
 8004096:	f002 0203 	and.w	r2, r2, #3
 800409a:	0092      	lsls	r2, r2, #2
 800409c:	4093      	lsls	r3, r2
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80040a4:	4935      	ldr	r1, [pc, #212]	@ (800417c <HAL_GPIO_Init+0x2ec>)
 80040a6:	69fb      	ldr	r3, [r7, #28]
 80040a8:	089b      	lsrs	r3, r3, #2
 80040aa:	3302      	adds	r3, #2
 80040ac:	69ba      	ldr	r2, [r7, #24]
 80040ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040b2:	4b38      	ldr	r3, [pc, #224]	@ (8004194 <HAL_GPIO_Init+0x304>)
 80040b4:	689b      	ldr	r3, [r3, #8]
 80040b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	43db      	mvns	r3, r3
 80040bc:	69ba      	ldr	r2, [r7, #24]
 80040be:	4013      	ands	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d003      	beq.n	80040d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80040ce:	69ba      	ldr	r2, [r7, #24]
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040d6:	4a2f      	ldr	r2, [pc, #188]	@ (8004194 <HAL_GPIO_Init+0x304>)
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004194 <HAL_GPIO_Init+0x304>)
 80040de:	68db      	ldr	r3, [r3, #12]
 80040e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	43db      	mvns	r3, r3
 80040e6:	69ba      	ldr	r2, [r7, #24]
 80040e8:	4013      	ands	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d003      	beq.n	8004100 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80040f8:	69ba      	ldr	r2, [r7, #24]
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004100:	4a24      	ldr	r2, [pc, #144]	@ (8004194 <HAL_GPIO_Init+0x304>)
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004106:	4b23      	ldr	r3, [pc, #140]	@ (8004194 <HAL_GPIO_Init+0x304>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	43db      	mvns	r3, r3
 8004110:	69ba      	ldr	r2, [r7, #24]
 8004112:	4013      	ands	r3, r2
 8004114:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d003      	beq.n	800412a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004122:	69ba      	ldr	r2, [r7, #24]
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	4313      	orrs	r3, r2
 8004128:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800412a:	4a1a      	ldr	r2, [pc, #104]	@ (8004194 <HAL_GPIO_Init+0x304>)
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004130:	4b18      	ldr	r3, [pc, #96]	@ (8004194 <HAL_GPIO_Init+0x304>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	43db      	mvns	r3, r3
 800413a:	69ba      	ldr	r2, [r7, #24]
 800413c:	4013      	ands	r3, r2
 800413e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004148:	2b00      	cmp	r3, #0
 800414a:	d003      	beq.n	8004154 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	4313      	orrs	r3, r2
 8004152:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004154:	4a0f      	ldr	r2, [pc, #60]	@ (8004194 <HAL_GPIO_Init+0x304>)
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800415a:	69fb      	ldr	r3, [r7, #28]
 800415c:	3301      	adds	r3, #1
 800415e:	61fb      	str	r3, [r7, #28]
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	2b0f      	cmp	r3, #15
 8004164:	f67f aea2 	bls.w	8003eac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004168:	bf00      	nop
 800416a:	bf00      	nop
 800416c:	3724      	adds	r7, #36	@ 0x24
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	40023800 	.word	0x40023800
 800417c:	40013800 	.word	0x40013800
 8004180:	40020000 	.word	0x40020000
 8004184:	40020400 	.word	0x40020400
 8004188:	40020800 	.word	0x40020800
 800418c:	40020c00 	.word	0x40020c00
 8004190:	40021000 	.word	0x40021000
 8004194:	40013c00 	.word	0x40013c00

08004198 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	460b      	mov	r3, r1
 80041a2:	807b      	strh	r3, [r7, #2]
 80041a4:	4613      	mov	r3, r2
 80041a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80041a8:	787b      	ldrb	r3, [r7, #1]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d003      	beq.n	80041b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041ae:	887a      	ldrh	r2, [r7, #2]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80041b4:	e003      	b.n	80041be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80041b6:	887b      	ldrh	r3, [r7, #2]
 80041b8:	041a      	lsls	r2, r3, #16
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	619a      	str	r2, [r3, #24]
}
 80041be:	bf00      	nop
 80041c0:	370c      	adds	r7, #12
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
	...

080041cc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	4603      	mov	r3, r0
 80041d4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80041d6:	4b08      	ldr	r3, [pc, #32]	@ (80041f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041d8:	695a      	ldr	r2, [r3, #20]
 80041da:	88fb      	ldrh	r3, [r7, #6]
 80041dc:	4013      	ands	r3, r2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d006      	beq.n	80041f0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041e2:	4a05      	ldr	r2, [pc, #20]	@ (80041f8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041e4:	88fb      	ldrh	r3, [r7, #6]
 80041e6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041e8:	88fb      	ldrh	r3, [r7, #6]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff f8aa 	bl	8003344 <HAL_GPIO_EXTI_Callback>
  }
}
 80041f0:	bf00      	nop
 80041f2:	3708      	adds	r7, #8
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40013c00 	.word	0x40013c00

080041fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e12b      	b.n	8004466 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d106      	bne.n	8004228 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f7ff f9c2 	bl	80035ac <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2224      	movs	r2, #36	@ 0x24
 800422c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f022 0201 	bic.w	r2, r2, #1
 800423e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800424e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800425e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004260:	f002 f8a0 	bl	80063a4 <HAL_RCC_GetPCLK1Freq>
 8004264:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	4a81      	ldr	r2, [pc, #516]	@ (8004470 <HAL_I2C_Init+0x274>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d807      	bhi.n	8004280 <HAL_I2C_Init+0x84>
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	4a80      	ldr	r2, [pc, #512]	@ (8004474 <HAL_I2C_Init+0x278>)
 8004274:	4293      	cmp	r3, r2
 8004276:	bf94      	ite	ls
 8004278:	2301      	movls	r3, #1
 800427a:	2300      	movhi	r3, #0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	e006      	b.n	800428e <HAL_I2C_Init+0x92>
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4a7d      	ldr	r2, [pc, #500]	@ (8004478 <HAL_I2C_Init+0x27c>)
 8004284:	4293      	cmp	r3, r2
 8004286:	bf94      	ite	ls
 8004288:	2301      	movls	r3, #1
 800428a:	2300      	movhi	r3, #0
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d001      	beq.n	8004296 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e0e7      	b.n	8004466 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4a78      	ldr	r2, [pc, #480]	@ (800447c <HAL_I2C_Init+0x280>)
 800429a:	fba2 2303 	umull	r2, r3, r2, r3
 800429e:	0c9b      	lsrs	r3, r3, #18
 80042a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	430a      	orrs	r2, r1
 80042b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	6a1b      	ldr	r3, [r3, #32]
 80042bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	4a6a      	ldr	r2, [pc, #424]	@ (8004470 <HAL_I2C_Init+0x274>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d802      	bhi.n	80042d0 <HAL_I2C_Init+0xd4>
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	3301      	adds	r3, #1
 80042ce:	e009      	b.n	80042e4 <HAL_I2C_Init+0xe8>
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80042d6:	fb02 f303 	mul.w	r3, r2, r3
 80042da:	4a69      	ldr	r2, [pc, #420]	@ (8004480 <HAL_I2C_Init+0x284>)
 80042dc:	fba2 2303 	umull	r2, r3, r2, r3
 80042e0:	099b      	lsrs	r3, r3, #6
 80042e2:	3301      	adds	r3, #1
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	6812      	ldr	r2, [r2, #0]
 80042e8:	430b      	orrs	r3, r1
 80042ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	69db      	ldr	r3, [r3, #28]
 80042f2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80042f6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	495c      	ldr	r1, [pc, #368]	@ (8004470 <HAL_I2C_Init+0x274>)
 8004300:	428b      	cmp	r3, r1
 8004302:	d819      	bhi.n	8004338 <HAL_I2C_Init+0x13c>
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	1e59      	subs	r1, r3, #1
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004312:	1c59      	adds	r1, r3, #1
 8004314:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004318:	400b      	ands	r3, r1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00a      	beq.n	8004334 <HAL_I2C_Init+0x138>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	1e59      	subs	r1, r3, #1
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	005b      	lsls	r3, r3, #1
 8004328:	fbb1 f3f3 	udiv	r3, r1, r3
 800432c:	3301      	adds	r3, #1
 800432e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004332:	e051      	b.n	80043d8 <HAL_I2C_Init+0x1dc>
 8004334:	2304      	movs	r3, #4
 8004336:	e04f      	b.n	80043d8 <HAL_I2C_Init+0x1dc>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d111      	bne.n	8004364 <HAL_I2C_Init+0x168>
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	1e58      	subs	r0, r3, #1
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6859      	ldr	r1, [r3, #4]
 8004348:	460b      	mov	r3, r1
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	440b      	add	r3, r1
 800434e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004352:	3301      	adds	r3, #1
 8004354:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004358:	2b00      	cmp	r3, #0
 800435a:	bf0c      	ite	eq
 800435c:	2301      	moveq	r3, #1
 800435e:	2300      	movne	r3, #0
 8004360:	b2db      	uxtb	r3, r3
 8004362:	e012      	b.n	800438a <HAL_I2C_Init+0x18e>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	1e58      	subs	r0, r3, #1
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6859      	ldr	r1, [r3, #4]
 800436c:	460b      	mov	r3, r1
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	440b      	add	r3, r1
 8004372:	0099      	lsls	r1, r3, #2
 8004374:	440b      	add	r3, r1
 8004376:	fbb0 f3f3 	udiv	r3, r0, r3
 800437a:	3301      	adds	r3, #1
 800437c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004380:	2b00      	cmp	r3, #0
 8004382:	bf0c      	ite	eq
 8004384:	2301      	moveq	r3, #1
 8004386:	2300      	movne	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <HAL_I2C_Init+0x196>
 800438e:	2301      	movs	r3, #1
 8004390:	e022      	b.n	80043d8 <HAL_I2C_Init+0x1dc>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	689b      	ldr	r3, [r3, #8]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10e      	bne.n	80043b8 <HAL_I2C_Init+0x1bc>
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	1e58      	subs	r0, r3, #1
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6859      	ldr	r1, [r3, #4]
 80043a2:	460b      	mov	r3, r1
 80043a4:	005b      	lsls	r3, r3, #1
 80043a6:	440b      	add	r3, r1
 80043a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ac:	3301      	adds	r3, #1
 80043ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043b6:	e00f      	b.n	80043d8 <HAL_I2C_Init+0x1dc>
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	1e58      	subs	r0, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6859      	ldr	r1, [r3, #4]
 80043c0:	460b      	mov	r3, r1
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	440b      	add	r3, r1
 80043c6:	0099      	lsls	r1, r3, #2
 80043c8:	440b      	add	r3, r1
 80043ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ce:	3301      	adds	r3, #1
 80043d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	6809      	ldr	r1, [r1, #0]
 80043dc:	4313      	orrs	r3, r2
 80043de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	69da      	ldr	r2, [r3, #28]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6a1b      	ldr	r3, [r3, #32]
 80043f2:	431a      	orrs	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	430a      	orrs	r2, r1
 80043fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	689b      	ldr	r3, [r3, #8]
 8004402:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004406:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6911      	ldr	r1, [r2, #16]
 800440e:	687a      	ldr	r2, [r7, #4]
 8004410:	68d2      	ldr	r2, [r2, #12]
 8004412:	4311      	orrs	r1, r2
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6812      	ldr	r2, [r2, #0]
 8004418:	430b      	orrs	r3, r1
 800441a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	695a      	ldr	r2, [r3, #20]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	699b      	ldr	r3, [r3, #24]
 800442e:	431a      	orrs	r2, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f042 0201 	orr.w	r2, r2, #1
 8004446:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2220      	movs	r2, #32
 8004452:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004464:	2300      	movs	r3, #0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	000186a0 	.word	0x000186a0
 8004474:	001e847f 	.word	0x001e847f
 8004478:	003d08ff 	.word	0x003d08ff
 800447c:	431bde83 	.word	0x431bde83
 8004480:	10624dd3 	.word	0x10624dd3

08004484 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b088      	sub	sp, #32
 8004488:	af02      	add	r7, sp, #8
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	607a      	str	r2, [r7, #4]
 800448e:	461a      	mov	r2, r3
 8004490:	460b      	mov	r3, r1
 8004492:	817b      	strh	r3, [r7, #10]
 8004494:	4613      	mov	r3, r2
 8004496:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004498:	f7ff fbb8 	bl	8003c0c <HAL_GetTick>
 800449c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	2b20      	cmp	r3, #32
 80044a8:	f040 80e0 	bne.w	800466c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	9300      	str	r3, [sp, #0]
 80044b0:	2319      	movs	r3, #25
 80044b2:	2201      	movs	r2, #1
 80044b4:	4970      	ldr	r1, [pc, #448]	@ (8004678 <HAL_I2C_Master_Transmit+0x1f4>)
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f001 f90e 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d001      	beq.n	80044c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80044c2:	2302      	movs	r3, #2
 80044c4:	e0d3      	b.n	800466e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80044cc:	2b01      	cmp	r3, #1
 80044ce:	d101      	bne.n	80044d4 <HAL_I2C_Master_Transmit+0x50>
 80044d0:	2302      	movs	r3, #2
 80044d2:	e0cc      	b.n	800466e <HAL_I2C_Master_Transmit+0x1ea>
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b01      	cmp	r3, #1
 80044e8:	d007      	beq.n	80044fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f042 0201 	orr.w	r2, r2, #1
 80044f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004508:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2221      	movs	r2, #33	@ 0x21
 800450e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2210      	movs	r2, #16
 8004516:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2200      	movs	r2, #0
 800451e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	893a      	ldrh	r2, [r7, #8]
 800452a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004530:	b29a      	uxth	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	4a50      	ldr	r2, [pc, #320]	@ (800467c <HAL_I2C_Master_Transmit+0x1f8>)
 800453a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800453c:	8979      	ldrh	r1, [r7, #10]
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	6a3a      	ldr	r2, [r7, #32]
 8004542:	68f8      	ldr	r0, [r7, #12]
 8004544:	f000 fdfa 	bl	800513c <I2C_MasterRequestWrite>
 8004548:	4603      	mov	r3, r0
 800454a:	2b00      	cmp	r3, #0
 800454c:	d001      	beq.n	8004552 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800454e:	2301      	movs	r3, #1
 8004550:	e08d      	b.n	800466e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004552:	2300      	movs	r3, #0
 8004554:	613b      	str	r3, [r7, #16]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	695b      	ldr	r3, [r3, #20]
 800455c:	613b      	str	r3, [r7, #16]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	613b      	str	r3, [r7, #16]
 8004566:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004568:	e066      	b.n	8004638 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	6a39      	ldr	r1, [r7, #32]
 800456e:	68f8      	ldr	r0, [r7, #12]
 8004570:	f001 f9cc 	bl	800590c <I2C_WaitOnTXEFlagUntilTimeout>
 8004574:	4603      	mov	r3, r0
 8004576:	2b00      	cmp	r3, #0
 8004578:	d00d      	beq.n	8004596 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800457e:	2b04      	cmp	r3, #4
 8004580:	d107      	bne.n	8004592 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004590:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e06b      	b.n	800466e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800459a:	781a      	ldrb	r2, [r3, #0]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a6:	1c5a      	adds	r2, r3, #1
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	3b01      	subs	r3, #1
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045be:	3b01      	subs	r3, #1
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	f003 0304 	and.w	r3, r3, #4
 80045d0:	2b04      	cmp	r3, #4
 80045d2:	d11b      	bne.n	800460c <HAL_I2C_Master_Transmit+0x188>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d017      	beq.n	800460c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e0:	781a      	ldrb	r2, [r3, #0]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ec:	1c5a      	adds	r2, r3, #1
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	3b01      	subs	r3, #1
 80045fa:	b29a      	uxth	r2, r3
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004604:	3b01      	subs	r3, #1
 8004606:	b29a      	uxth	r2, r3
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	6a39      	ldr	r1, [r7, #32]
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f001 f9c3 	bl	800599c <I2C_WaitOnBTFFlagUntilTimeout>
 8004616:	4603      	mov	r3, r0
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00d      	beq.n	8004638 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004620:	2b04      	cmp	r3, #4
 8004622:	d107      	bne.n	8004634 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004632:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e01a      	b.n	800466e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800463c:	2b00      	cmp	r3, #0
 800463e:	d194      	bne.n	800456a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800464e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2220      	movs	r2, #32
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004668:	2300      	movs	r3, #0
 800466a:	e000      	b.n	800466e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800466c:	2302      	movs	r3, #2
  }
}
 800466e:	4618      	mov	r0, r3
 8004670:	3718      	adds	r7, #24
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	00100002 	.word	0x00100002
 800467c:	ffff0000 	.word	0xffff0000

08004680 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b08c      	sub	sp, #48	@ 0x30
 8004684:	af02      	add	r7, sp, #8
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	607a      	str	r2, [r7, #4]
 800468a:	461a      	mov	r2, r3
 800468c:	460b      	mov	r3, r1
 800468e:	817b      	strh	r3, [r7, #10]
 8004690:	4613      	mov	r3, r2
 8004692:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004694:	f7ff faba 	bl	8003c0c <HAL_GetTick>
 8004698:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b20      	cmp	r3, #32
 80046a4:	f040 8217 	bne.w	8004ad6 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046aa:	9300      	str	r3, [sp, #0]
 80046ac:	2319      	movs	r3, #25
 80046ae:	2201      	movs	r2, #1
 80046b0:	497c      	ldr	r1, [pc, #496]	@ (80048a4 <HAL_I2C_Master_Receive+0x224>)
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f001 f810 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 80046b8:	4603      	mov	r3, r0
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d001      	beq.n	80046c2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80046be:	2302      	movs	r3, #2
 80046c0:	e20a      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d101      	bne.n	80046d0 <HAL_I2C_Master_Receive+0x50>
 80046cc:	2302      	movs	r3, #2
 80046ce:	e203      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d007      	beq.n	80046f6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f042 0201 	orr.w	r2, r2, #1
 80046f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004704:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2222      	movs	r2, #34	@ 0x22
 800470a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2210      	movs	r2, #16
 8004712:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	893a      	ldrh	r2, [r7, #8]
 8004726:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800472c:	b29a      	uxth	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	4a5c      	ldr	r2, [pc, #368]	@ (80048a8 <HAL_I2C_Master_Receive+0x228>)
 8004736:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004738:	8979      	ldrh	r1, [r7, #10]
 800473a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800473c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800473e:	68f8      	ldr	r0, [r7, #12]
 8004740:	f000 fd7e 	bl	8005240 <I2C_MasterRequestRead>
 8004744:	4603      	mov	r3, r0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d001      	beq.n	800474e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e1c4      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004752:	2b00      	cmp	r3, #0
 8004754:	d113      	bne.n	800477e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004756:	2300      	movs	r3, #0
 8004758:	623b      	str	r3, [r7, #32]
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	623b      	str	r3, [r7, #32]
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	623b      	str	r3, [r7, #32]
 800476a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e198      	b.n	8004ab0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004782:	2b01      	cmp	r3, #1
 8004784:	d11b      	bne.n	80047be <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004794:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004796:	2300      	movs	r3, #0
 8004798:	61fb      	str	r3, [r7, #28]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	61fb      	str	r3, [r7, #28]
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	61fb      	str	r3, [r7, #28]
 80047aa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047ba:	601a      	str	r2, [r3, #0]
 80047bc:	e178      	b.n	8004ab0 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d11b      	bne.n	80047fe <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80047d4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047e6:	2300      	movs	r3, #0
 80047e8:	61bb      	str	r3, [r7, #24]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	695b      	ldr	r3, [r3, #20]
 80047f0:	61bb      	str	r3, [r7, #24]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	61bb      	str	r3, [r7, #24]
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	e158      	b.n	8004ab0 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800480c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800480e:	2300      	movs	r3, #0
 8004810:	617b      	str	r3, [r7, #20]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	617b      	str	r3, [r7, #20]
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	617b      	str	r3, [r7, #20]
 8004822:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004824:	e144      	b.n	8004ab0 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800482a:	2b03      	cmp	r3, #3
 800482c:	f200 80f1 	bhi.w	8004a12 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004834:	2b01      	cmp	r3, #1
 8004836:	d123      	bne.n	8004880 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800483a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f001 f8f5 	bl	8005a2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	d001      	beq.n	800484c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	e145      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	691a      	ldr	r2, [r3, #16]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004856:	b2d2      	uxtb	r2, r2
 8004858:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485e:	1c5a      	adds	r2, r3, #1
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004868:	3b01      	subs	r3, #1
 800486a:	b29a      	uxth	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004874:	b29b      	uxth	r3, r3
 8004876:	3b01      	subs	r3, #1
 8004878:	b29a      	uxth	r2, r3
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800487e:	e117      	b.n	8004ab0 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004884:	2b02      	cmp	r3, #2
 8004886:	d14e      	bne.n	8004926 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488a:	9300      	str	r3, [sp, #0]
 800488c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800488e:	2200      	movs	r2, #0
 8004890:	4906      	ldr	r1, [pc, #24]	@ (80048ac <HAL_I2C_Master_Receive+0x22c>)
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f000 ff20 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d008      	beq.n	80048b0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e11a      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
 80048a2:	bf00      	nop
 80048a4:	00100002 	.word	0x00100002
 80048a8:	ffff0000 	.word	0xffff0000
 80048ac:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	691a      	ldr	r2, [r3, #16]
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048d2:	1c5a      	adds	r2, r3, #1
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048dc:	3b01      	subs	r3, #1
 80048de:	b29a      	uxth	r2, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	3b01      	subs	r3, #1
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	691a      	ldr	r2, [r3, #16]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fc:	b2d2      	uxtb	r2, r2
 80048fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004904:	1c5a      	adds	r2, r3, #1
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800490e:	3b01      	subs	r3, #1
 8004910:	b29a      	uxth	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800491a:	b29b      	uxth	r3, r3
 800491c:	3b01      	subs	r3, #1
 800491e:	b29a      	uxth	r2, r3
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004924:	e0c4      	b.n	8004ab0 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004928:	9300      	str	r3, [sp, #0]
 800492a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492c:	2200      	movs	r2, #0
 800492e:	496c      	ldr	r1, [pc, #432]	@ (8004ae0 <HAL_I2C_Master_Receive+0x460>)
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f000 fed1 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004936:	4603      	mov	r3, r0
 8004938:	2b00      	cmp	r3, #0
 800493a:	d001      	beq.n	8004940 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e0cb      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	681a      	ldr	r2, [r3, #0]
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800494e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	691a      	ldr	r2, [r3, #16]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495a:	b2d2      	uxtb	r2, r2
 800495c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004962:	1c5a      	adds	r2, r3, #1
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800496c:	3b01      	subs	r3, #1
 800496e:	b29a      	uxth	r2, r3
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004978:	b29b      	uxth	r3, r3
 800497a:	3b01      	subs	r3, #1
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004988:	2200      	movs	r2, #0
 800498a:	4955      	ldr	r1, [pc, #340]	@ (8004ae0 <HAL_I2C_Master_Receive+0x460>)
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f000 fea3 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d001      	beq.n	800499c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e09d      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	691a      	ldr	r2, [r3, #16]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	691a      	ldr	r2, [r3, #16]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e8:	b2d2      	uxtb	r2, r2
 80049ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f0:	1c5a      	adds	r2, r3, #1
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049fa:	3b01      	subs	r3, #1
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a06:	b29b      	uxth	r3, r3
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	b29a      	uxth	r2, r3
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a10:	e04e      	b.n	8004ab0 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a14:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f001 f808 	bl	8005a2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d001      	beq.n	8004a26 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	e058      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a30:	b2d2      	uxtb	r2, r2
 8004a32:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a38:	1c5a      	adds	r2, r3, #1
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a42:	3b01      	subs	r3, #1
 8004a44:	b29a      	uxth	r2, r3
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	3b01      	subs	r3, #1
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	695b      	ldr	r3, [r3, #20]
 8004a5e:	f003 0304 	and.w	r3, r3, #4
 8004a62:	2b04      	cmp	r3, #4
 8004a64:	d124      	bne.n	8004ab0 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6a:	2b03      	cmp	r3, #3
 8004a6c:	d107      	bne.n	8004a7e <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a7c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	691a      	ldr	r2, [r3, #16]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a88:	b2d2      	uxtb	r2, r2
 8004a8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a90:	1c5a      	adds	r2, r3, #1
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	b29a      	uxth	r2, r3
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	f47f aeb6 	bne.w	8004826 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2220      	movs	r2, #32
 8004abe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	e000      	b.n	8004ad8 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004ad6:	2302      	movs	r3, #2
  }
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	3728      	adds	r7, #40	@ 0x28
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bd80      	pop	{r7, pc}
 8004ae0:	00010004 	.word	0x00010004

08004ae4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b088      	sub	sp, #32
 8004ae8:	af02      	add	r7, sp, #8
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	4608      	mov	r0, r1
 8004aee:	4611      	mov	r1, r2
 8004af0:	461a      	mov	r2, r3
 8004af2:	4603      	mov	r3, r0
 8004af4:	817b      	strh	r3, [r7, #10]
 8004af6:	460b      	mov	r3, r1
 8004af8:	813b      	strh	r3, [r7, #8]
 8004afa:	4613      	mov	r3, r2
 8004afc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004afe:	f7ff f885 	bl	8003c0c <HAL_GetTick>
 8004b02:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b20      	cmp	r3, #32
 8004b0e:	f040 80d9 	bne.w	8004cc4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	9300      	str	r3, [sp, #0]
 8004b16:	2319      	movs	r3, #25
 8004b18:	2201      	movs	r2, #1
 8004b1a:	496d      	ldr	r1, [pc, #436]	@ (8004cd0 <HAL_I2C_Mem_Write+0x1ec>)
 8004b1c:	68f8      	ldr	r0, [r7, #12]
 8004b1e:	f000 fddb 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004b22:	4603      	mov	r3, r0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004b28:	2302      	movs	r3, #2
 8004b2a:	e0cc      	b.n	8004cc6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b32:	2b01      	cmp	r3, #1
 8004b34:	d101      	bne.n	8004b3a <HAL_I2C_Mem_Write+0x56>
 8004b36:	2302      	movs	r3, #2
 8004b38:	e0c5      	b.n	8004cc6 <HAL_I2C_Mem_Write+0x1e2>
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2201      	movs	r2, #1
 8004b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d007      	beq.n	8004b60 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f042 0201 	orr.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004b6e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2221      	movs	r2, #33	@ 0x21
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2240      	movs	r2, #64	@ 0x40
 8004b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6a3a      	ldr	r2, [r7, #32]
 8004b8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004b90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4a4d      	ldr	r2, [pc, #308]	@ (8004cd4 <HAL_I2C_Mem_Write+0x1f0>)
 8004ba0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ba2:	88f8      	ldrh	r0, [r7, #6]
 8004ba4:	893a      	ldrh	r2, [r7, #8]
 8004ba6:	8979      	ldrh	r1, [r7, #10]
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	9301      	str	r3, [sp, #4]
 8004bac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bae:	9300      	str	r3, [sp, #0]
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 fc12 	bl	80053dc <I2C_RequestMemoryWrite>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d052      	beq.n	8004c64 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e081      	b.n	8004cc6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004bc6:	68f8      	ldr	r0, [r7, #12]
 8004bc8:	f000 fea0 	bl	800590c <I2C_WaitOnTXEFlagUntilTimeout>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00d      	beq.n	8004bee <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bd6:	2b04      	cmp	r3, #4
 8004bd8:	d107      	bne.n	8004bea <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	681a      	ldr	r2, [r3, #0]
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004be8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e06b      	b.n	8004cc6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf2:	781a      	ldrb	r2, [r3, #0]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfe:	1c5a      	adds	r2, r3, #1
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	b29a      	uxth	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	3b01      	subs	r3, #1
 8004c18:	b29a      	uxth	r2, r3
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	695b      	ldr	r3, [r3, #20]
 8004c24:	f003 0304 	and.w	r3, r3, #4
 8004c28:	2b04      	cmp	r3, #4
 8004c2a:	d11b      	bne.n	8004c64 <HAL_I2C_Mem_Write+0x180>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d017      	beq.n	8004c64 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c38:	781a      	ldrb	r2, [r3, #0]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c44:	1c5a      	adds	r2, r3, #1
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	b29a      	uxth	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	b29a      	uxth	r2, r3
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1aa      	bne.n	8004bc2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c70:	68f8      	ldr	r0, [r7, #12]
 8004c72:	f000 fe93 	bl	800599c <I2C_WaitOnBTFFlagUntilTimeout>
 8004c76:	4603      	mov	r3, r0
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d00d      	beq.n	8004c98 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d107      	bne.n	8004c94 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c92:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e016      	b.n	8004cc6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2220      	movs	r2, #32
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	e000      	b.n	8004cc6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004cc4:	2302      	movs	r3, #2
  }
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3718      	adds	r7, #24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	00100002 	.word	0x00100002
 8004cd4:	ffff0000 	.word	0xffff0000

08004cd8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b08c      	sub	sp, #48	@ 0x30
 8004cdc:	af02      	add	r7, sp, #8
 8004cde:	60f8      	str	r0, [r7, #12]
 8004ce0:	4608      	mov	r0, r1
 8004ce2:	4611      	mov	r1, r2
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	817b      	strh	r3, [r7, #10]
 8004cea:	460b      	mov	r3, r1
 8004cec:	813b      	strh	r3, [r7, #8]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004cf2:	f7fe ff8b 	bl	8003c0c <HAL_GetTick>
 8004cf6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004cfe:	b2db      	uxtb	r3, r3
 8004d00:	2b20      	cmp	r3, #32
 8004d02:	f040 8214 	bne.w	800512e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	2319      	movs	r3, #25
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	497b      	ldr	r1, [pc, #492]	@ (8004efc <HAL_I2C_Mem_Read+0x224>)
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 fce1 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	e207      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d26:	2b01      	cmp	r3, #1
 8004d28:	d101      	bne.n	8004d2e <HAL_I2C_Mem_Read+0x56>
 8004d2a:	2302      	movs	r3, #2
 8004d2c:	e200      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2201      	movs	r2, #1
 8004d32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f003 0301 	and.w	r3, r3, #1
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d007      	beq.n	8004d54 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f042 0201 	orr.w	r2, r2, #1
 8004d52:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004d62:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2222      	movs	r2, #34	@ 0x22
 8004d68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	2240      	movs	r2, #64	@ 0x40
 8004d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004d84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d8a:	b29a      	uxth	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	4a5b      	ldr	r2, [pc, #364]	@ (8004f00 <HAL_I2C_Mem_Read+0x228>)
 8004d94:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d96:	88f8      	ldrh	r0, [r7, #6]
 8004d98:	893a      	ldrh	r2, [r7, #8]
 8004d9a:	8979      	ldrh	r1, [r7, #10]
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9e:	9301      	str	r3, [sp, #4]
 8004da0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004da2:	9300      	str	r3, [sp, #0]
 8004da4:	4603      	mov	r3, r0
 8004da6:	68f8      	ldr	r0, [r7, #12]
 8004da8:	f000 fbae 	bl	8005508 <I2C_RequestMemoryRead>
 8004dac:	4603      	mov	r3, r0
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d001      	beq.n	8004db6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e1bc      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d113      	bne.n	8004de6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	623b      	str	r3, [r7, #32]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	623b      	str	r3, [r7, #32]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	699b      	ldr	r3, [r3, #24]
 8004dd0:	623b      	str	r3, [r7, #32]
 8004dd2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004de2:	601a      	str	r2, [r3, #0]
 8004de4:	e190      	b.n	8005108 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d11b      	bne.n	8004e26 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dfc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dfe:	2300      	movs	r3, #0
 8004e00:	61fb      	str	r3, [r7, #28]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	695b      	ldr	r3, [r3, #20]
 8004e08:	61fb      	str	r3, [r7, #28]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	699b      	ldr	r3, [r3, #24]
 8004e10:	61fb      	str	r3, [r7, #28]
 8004e12:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e22:	601a      	str	r2, [r3, #0]
 8004e24:	e170      	b.n	8005108 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e2a:	2b02      	cmp	r3, #2
 8004e2c:	d11b      	bne.n	8004e66 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681a      	ldr	r2, [r3, #0]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004e3c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e4e:	2300      	movs	r3, #0
 8004e50:	61bb      	str	r3, [r7, #24]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	695b      	ldr	r3, [r3, #20]
 8004e58:	61bb      	str	r3, [r7, #24]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	699b      	ldr	r3, [r3, #24]
 8004e60:	61bb      	str	r3, [r7, #24]
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	e150      	b.n	8005108 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e66:	2300      	movs	r3, #0
 8004e68:	617b      	str	r3, [r7, #20]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	695b      	ldr	r3, [r3, #20]
 8004e70:	617b      	str	r3, [r7, #20]
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	699b      	ldr	r3, [r3, #24]
 8004e78:	617b      	str	r3, [r7, #20]
 8004e7a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004e7c:	e144      	b.n	8005108 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e82:	2b03      	cmp	r3, #3
 8004e84:	f200 80f1 	bhi.w	800506a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d123      	bne.n	8004ed8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e92:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 fdc9 	bl	8005a2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d001      	beq.n	8004ea4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004ea0:	2301      	movs	r3, #1
 8004ea2:	e145      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	691a      	ldr	r2, [r3, #16]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eae:	b2d2      	uxtb	r2, r2
 8004eb0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004eb6:	1c5a      	adds	r2, r3, #1
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ec0:	3b01      	subs	r3, #1
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ecc:	b29b      	uxth	r3, r3
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	b29a      	uxth	r2, r3
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ed6:	e117      	b.n	8005108 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d14e      	bne.n	8004f7e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ee2:	9300      	str	r3, [sp, #0]
 8004ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	4906      	ldr	r1, [pc, #24]	@ (8004f04 <HAL_I2C_Mem_Read+0x22c>)
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 fbf4 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d008      	beq.n	8004f08 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e11a      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
 8004efa:	bf00      	nop
 8004efc:	00100002 	.word	0x00100002
 8004f00:	ffff0000 	.word	0xffff0000
 8004f04:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f16:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f22:	b2d2      	uxtb	r2, r2
 8004f24:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f34:	3b01      	subs	r3, #1
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	3b01      	subs	r3, #1
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	691a      	ldr	r2, [r3, #16]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f54:	b2d2      	uxtb	r2, r2
 8004f56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	3b01      	subs	r3, #1
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004f7c:	e0c4      	b.n	8005108 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f80:	9300      	str	r3, [sp, #0]
 8004f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f84:	2200      	movs	r2, #0
 8004f86:	496c      	ldr	r1, [pc, #432]	@ (8005138 <HAL_I2C_Mem_Read+0x460>)
 8004f88:	68f8      	ldr	r0, [r7, #12]
 8004f8a:	f000 fba5 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004f8e:	4603      	mov	r3, r0
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d001      	beq.n	8004f98 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
 8004f96:	e0cb      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fa6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	691a      	ldr	r2, [r3, #16]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fb2:	b2d2      	uxtb	r2, r2
 8004fb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fba:	1c5a      	adds	r2, r3, #1
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fc4:	3b01      	subs	r3, #1
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	4955      	ldr	r1, [pc, #340]	@ (8005138 <HAL_I2C_Mem_Read+0x460>)
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 fb77 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d001      	beq.n	8004ff4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e09d      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	681a      	ldr	r2, [r3, #0]
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005002:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691a      	ldr	r2, [r3, #16]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500e:	b2d2      	uxtb	r2, r2
 8005010:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005016:	1c5a      	adds	r2, r3, #1
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005020:	3b01      	subs	r3, #1
 8005022:	b29a      	uxth	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800502c:	b29b      	uxth	r3, r3
 800502e:	3b01      	subs	r3, #1
 8005030:	b29a      	uxth	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	691a      	ldr	r2, [r3, #16]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005040:	b2d2      	uxtb	r2, r2
 8005042:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005048:	1c5a      	adds	r2, r3, #1
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005052:	3b01      	subs	r3, #1
 8005054:	b29a      	uxth	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800505e:	b29b      	uxth	r3, r3
 8005060:	3b01      	subs	r3, #1
 8005062:	b29a      	uxth	r2, r3
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005068:	e04e      	b.n	8005108 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800506a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800506c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800506e:	68f8      	ldr	r0, [r7, #12]
 8005070:	f000 fcdc 	bl	8005a2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d001      	beq.n	800507e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e058      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	691a      	ldr	r2, [r3, #16]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005088:	b2d2      	uxtb	r2, r2
 800508a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005090:	1c5a      	adds	r2, r3, #1
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800509a:	3b01      	subs	r3, #1
 800509c:	b29a      	uxth	r2, r3
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	3b01      	subs	r3, #1
 80050aa:	b29a      	uxth	r2, r3
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695b      	ldr	r3, [r3, #20]
 80050b6:	f003 0304 	and.w	r3, r3, #4
 80050ba:	2b04      	cmp	r3, #4
 80050bc:	d124      	bne.n	8005108 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c2:	2b03      	cmp	r3, #3
 80050c4:	d107      	bne.n	80050d6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050d4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	691a      	ldr	r2, [r3, #16]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e0:	b2d2      	uxtb	r2, r2
 80050e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050fe:	b29b      	uxth	r3, r3
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800510c:	2b00      	cmp	r3, #0
 800510e:	f47f aeb6 	bne.w	8004e7e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	e000      	b.n	8005130 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800512e:	2302      	movs	r3, #2
  }
}
 8005130:	4618      	mov	r0, r3
 8005132:	3728      	adds	r7, #40	@ 0x28
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	00010004 	.word	0x00010004

0800513c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b088      	sub	sp, #32
 8005140:	af02      	add	r7, sp, #8
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	607a      	str	r2, [r7, #4]
 8005146:	603b      	str	r3, [r7, #0]
 8005148:	460b      	mov	r3, r1
 800514a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005150:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005152:	697b      	ldr	r3, [r7, #20]
 8005154:	2b08      	cmp	r3, #8
 8005156:	d006      	beq.n	8005166 <I2C_MasterRequestWrite+0x2a>
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	2b01      	cmp	r3, #1
 800515c:	d003      	beq.n	8005166 <I2C_MasterRequestWrite+0x2a>
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005164:	d108      	bne.n	8005178 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005174:	601a      	str	r2, [r3, #0]
 8005176:	e00b      	b.n	8005190 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800517c:	2b12      	cmp	r3, #18
 800517e:	d107      	bne.n	8005190 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800518e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800519c:	68f8      	ldr	r0, [r7, #12]
 800519e:	f000 fa9b 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d00d      	beq.n	80051c4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051b6:	d103      	bne.n	80051c0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e035      	b.n	8005230 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051cc:	d108      	bne.n	80051e0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051ce:	897b      	ldrh	r3, [r7, #10]
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	461a      	mov	r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80051dc:	611a      	str	r2, [r3, #16]
 80051de:	e01b      	b.n	8005218 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80051e0:	897b      	ldrh	r3, [r7, #10]
 80051e2:	11db      	asrs	r3, r3, #7
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	f003 0306 	and.w	r3, r3, #6
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	f063 030f 	orn	r3, r3, #15
 80051f0:	b2da      	uxtb	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	490e      	ldr	r1, [pc, #56]	@ (8005238 <I2C_MasterRequestWrite+0xfc>)
 80051fe:	68f8      	ldr	r0, [r7, #12]
 8005200:	f000 fae4 	bl	80057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e010      	b.n	8005230 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800520e:	897b      	ldrh	r3, [r7, #10]
 8005210:	b2da      	uxtb	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	4907      	ldr	r1, [pc, #28]	@ (800523c <I2C_MasterRequestWrite+0x100>)
 800521e:	68f8      	ldr	r0, [r7, #12]
 8005220:	f000 fad4 	bl	80057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e000      	b.n	8005230 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800522e:	2300      	movs	r3, #0
}
 8005230:	4618      	mov	r0, r3
 8005232:	3718      	adds	r7, #24
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	00010008 	.word	0x00010008
 800523c:	00010002 	.word	0x00010002

08005240 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af02      	add	r7, sp, #8
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	607a      	str	r2, [r7, #4]
 800524a:	603b      	str	r3, [r7, #0]
 800524c:	460b      	mov	r3, r1
 800524e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005254:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005264:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005266:	697b      	ldr	r3, [r7, #20]
 8005268:	2b08      	cmp	r3, #8
 800526a:	d006      	beq.n	800527a <I2C_MasterRequestRead+0x3a>
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	2b01      	cmp	r3, #1
 8005270:	d003      	beq.n	800527a <I2C_MasterRequestRead+0x3a>
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005278:	d108      	bne.n	800528c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005288:	601a      	str	r2, [r3, #0]
 800528a:	e00b      	b.n	80052a4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005290:	2b11      	cmp	r3, #17
 8005292:	d107      	bne.n	80052a4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052a2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	9300      	str	r3, [sp, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052b0:	68f8      	ldr	r0, [r7, #12]
 80052b2:	f000 fa11 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 80052b6:	4603      	mov	r3, r0
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00d      	beq.n	80052d8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052ca:	d103      	bne.n	80052d4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052d2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80052d4:	2303      	movs	r3, #3
 80052d6:	e079      	b.n	80053cc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80052e0:	d108      	bne.n	80052f4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80052e2:	897b      	ldrh	r3, [r7, #10]
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	f043 0301 	orr.w	r3, r3, #1
 80052ea:	b2da      	uxtb	r2, r3
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	611a      	str	r2, [r3, #16]
 80052f2:	e05f      	b.n	80053b4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80052f4:	897b      	ldrh	r3, [r7, #10]
 80052f6:	11db      	asrs	r3, r3, #7
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	f003 0306 	and.w	r3, r3, #6
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	f063 030f 	orn	r3, r3, #15
 8005304:	b2da      	uxtb	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	687a      	ldr	r2, [r7, #4]
 8005310:	4930      	ldr	r1, [pc, #192]	@ (80053d4 <I2C_MasterRequestRead+0x194>)
 8005312:	68f8      	ldr	r0, [r7, #12]
 8005314:	f000 fa5a 	bl	80057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005318:	4603      	mov	r3, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	d001      	beq.n	8005322 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800531e:	2301      	movs	r3, #1
 8005320:	e054      	b.n	80053cc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005322:	897b      	ldrh	r3, [r7, #10]
 8005324:	b2da      	uxtb	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	687a      	ldr	r2, [r7, #4]
 8005330:	4929      	ldr	r1, [pc, #164]	@ (80053d8 <I2C_MasterRequestRead+0x198>)
 8005332:	68f8      	ldr	r0, [r7, #12]
 8005334:	f000 fa4a 	bl	80057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005338:	4603      	mov	r3, r0
 800533a:	2b00      	cmp	r3, #0
 800533c:	d001      	beq.n	8005342 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e044      	b.n	80053cc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005342:	2300      	movs	r3, #0
 8005344:	613b      	str	r3, [r7, #16]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	695b      	ldr	r3, [r3, #20]
 800534c:	613b      	str	r3, [r7, #16]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	699b      	ldr	r3, [r3, #24]
 8005354:	613b      	str	r3, [r7, #16]
 8005356:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005366:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2200      	movs	r2, #0
 8005370:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005374:	68f8      	ldr	r0, [r7, #12]
 8005376:	f000 f9af 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d00d      	beq.n	800539c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800538a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800538e:	d103      	bne.n	8005398 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005396:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e017      	b.n	80053cc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800539c:	897b      	ldrh	r3, [r7, #10]
 800539e:	11db      	asrs	r3, r3, #7
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	f003 0306 	and.w	r3, r3, #6
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	f063 030e 	orn	r3, r3, #14
 80053ac:	b2da      	uxtb	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80053b4:	683b      	ldr	r3, [r7, #0]
 80053b6:	687a      	ldr	r2, [r7, #4]
 80053b8:	4907      	ldr	r1, [pc, #28]	@ (80053d8 <I2C_MasterRequestRead+0x198>)
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f000 fa06 	bl	80057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e000      	b.n	80053cc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80053ca:	2300      	movs	r3, #0
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	3718      	adds	r7, #24
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	00010008 	.word	0x00010008
 80053d8:	00010002 	.word	0x00010002

080053dc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b088      	sub	sp, #32
 80053e0:	af02      	add	r7, sp, #8
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	4608      	mov	r0, r1
 80053e6:	4611      	mov	r1, r2
 80053e8:	461a      	mov	r2, r3
 80053ea:	4603      	mov	r3, r0
 80053ec:	817b      	strh	r3, [r7, #10]
 80053ee:	460b      	mov	r3, r1
 80053f0:	813b      	strh	r3, [r7, #8]
 80053f2:	4613      	mov	r3, r2
 80053f4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005404:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005408:	9300      	str	r3, [sp, #0]
 800540a:	6a3b      	ldr	r3, [r7, #32]
 800540c:	2200      	movs	r2, #0
 800540e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f000 f960 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8005418:	4603      	mov	r3, r0
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00d      	beq.n	800543a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005428:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800542c:	d103      	bne.n	8005436 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005434:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	e05f      	b.n	80054fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800543a:	897b      	ldrh	r3, [r7, #10]
 800543c:	b2db      	uxtb	r3, r3
 800543e:	461a      	mov	r2, r3
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005448:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800544a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800544c:	6a3a      	ldr	r2, [r7, #32]
 800544e:	492d      	ldr	r1, [pc, #180]	@ (8005504 <I2C_RequestMemoryWrite+0x128>)
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f000 f9bb 	bl	80057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d001      	beq.n	8005460 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e04c      	b.n	80054fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005460:	2300      	movs	r3, #0
 8005462:	617b      	str	r3, [r7, #20]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	695b      	ldr	r3, [r3, #20]
 800546a:	617b      	str	r3, [r7, #20]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	617b      	str	r3, [r7, #20]
 8005474:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005478:	6a39      	ldr	r1, [r7, #32]
 800547a:	68f8      	ldr	r0, [r7, #12]
 800547c:	f000 fa46 	bl	800590c <I2C_WaitOnTXEFlagUntilTimeout>
 8005480:	4603      	mov	r3, r0
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00d      	beq.n	80054a2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800548a:	2b04      	cmp	r3, #4
 800548c:	d107      	bne.n	800549e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800549c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e02b      	b.n	80054fa <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80054a2:	88fb      	ldrh	r3, [r7, #6]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d105      	bne.n	80054b4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054a8:	893b      	ldrh	r3, [r7, #8]
 80054aa:	b2da      	uxtb	r2, r3
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	611a      	str	r2, [r3, #16]
 80054b2:	e021      	b.n	80054f8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80054b4:	893b      	ldrh	r3, [r7, #8]
 80054b6:	0a1b      	lsrs	r3, r3, #8
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	b2da      	uxtb	r2, r3
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054c4:	6a39      	ldr	r1, [r7, #32]
 80054c6:	68f8      	ldr	r0, [r7, #12]
 80054c8:	f000 fa20 	bl	800590c <I2C_WaitOnTXEFlagUntilTimeout>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00d      	beq.n	80054ee <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054d6:	2b04      	cmp	r3, #4
 80054d8:	d107      	bne.n	80054ea <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80054e8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e005      	b.n	80054fa <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80054ee:	893b      	ldrh	r3, [r7, #8]
 80054f0:	b2da      	uxtb	r2, r3
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	3718      	adds	r7, #24
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	00010002 	.word	0x00010002

08005508 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af02      	add	r7, sp, #8
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	4608      	mov	r0, r1
 8005512:	4611      	mov	r1, r2
 8005514:	461a      	mov	r2, r3
 8005516:	4603      	mov	r3, r0
 8005518:	817b      	strh	r3, [r7, #10]
 800551a:	460b      	mov	r3, r1
 800551c:	813b      	strh	r3, [r7, #8]
 800551e:	4613      	mov	r3, r2
 8005520:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005530:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005540:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	6a3b      	ldr	r3, [r7, #32]
 8005548:	2200      	movs	r2, #0
 800554a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800554e:	68f8      	ldr	r0, [r7, #12]
 8005550:	f000 f8c2 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00d      	beq.n	8005576 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005564:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005568:	d103      	bne.n	8005572 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005570:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e0aa      	b.n	80056cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005576:	897b      	ldrh	r3, [r7, #10]
 8005578:	b2db      	uxtb	r3, r3
 800557a:	461a      	mov	r2, r3
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005584:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005588:	6a3a      	ldr	r2, [r7, #32]
 800558a:	4952      	ldr	r1, [pc, #328]	@ (80056d4 <I2C_RequestMemoryRead+0x1cc>)
 800558c:	68f8      	ldr	r0, [r7, #12]
 800558e:	f000 f91d 	bl	80057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d001      	beq.n	800559c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e097      	b.n	80056cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800559c:	2300      	movs	r3, #0
 800559e:	617b      	str	r3, [r7, #20]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	617b      	str	r3, [r7, #20]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	617b      	str	r3, [r7, #20]
 80055b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055b4:	6a39      	ldr	r1, [r7, #32]
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 f9a8 	bl	800590c <I2C_WaitOnTXEFlagUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00d      	beq.n	80055de <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c6:	2b04      	cmp	r3, #4
 80055c8:	d107      	bne.n	80055da <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	681a      	ldr	r2, [r3, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055da:	2301      	movs	r3, #1
 80055dc:	e076      	b.n	80056cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80055de:	88fb      	ldrh	r3, [r7, #6]
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d105      	bne.n	80055f0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80055e4:	893b      	ldrh	r3, [r7, #8]
 80055e6:	b2da      	uxtb	r2, r3
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	611a      	str	r2, [r3, #16]
 80055ee:	e021      	b.n	8005634 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80055f0:	893b      	ldrh	r3, [r7, #8]
 80055f2:	0a1b      	lsrs	r3, r3, #8
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	b2da      	uxtb	r2, r3
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005600:	6a39      	ldr	r1, [r7, #32]
 8005602:	68f8      	ldr	r0, [r7, #12]
 8005604:	f000 f982 	bl	800590c <I2C_WaitOnTXEFlagUntilTimeout>
 8005608:	4603      	mov	r3, r0
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00d      	beq.n	800562a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005612:	2b04      	cmp	r3, #4
 8005614:	d107      	bne.n	8005626 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005624:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e050      	b.n	80056cc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800562a:	893b      	ldrh	r3, [r7, #8]
 800562c:	b2da      	uxtb	r2, r3
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005634:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005636:	6a39      	ldr	r1, [r7, #32]
 8005638:	68f8      	ldr	r0, [r7, #12]
 800563a:	f000 f967 	bl	800590c <I2C_WaitOnTXEFlagUntilTimeout>
 800563e:	4603      	mov	r3, r0
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00d      	beq.n	8005660 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005648:	2b04      	cmp	r3, #4
 800564a:	d107      	bne.n	800565c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800565a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e035      	b.n	80056cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800566e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005672:	9300      	str	r3, [sp, #0]
 8005674:	6a3b      	ldr	r3, [r7, #32]
 8005676:	2200      	movs	r2, #0
 8005678:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f000 f82b 	bl	80056d8 <I2C_WaitOnFlagUntilTimeout>
 8005682:	4603      	mov	r3, r0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00d      	beq.n	80056a4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005692:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005696:	d103      	bne.n	80056a0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800569e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	e013      	b.n	80056cc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80056a4:	897b      	ldrh	r3, [r7, #10]
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	f043 0301 	orr.w	r3, r3, #1
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b6:	6a3a      	ldr	r2, [r7, #32]
 80056b8:	4906      	ldr	r1, [pc, #24]	@ (80056d4 <I2C_RequestMemoryRead+0x1cc>)
 80056ba:	68f8      	ldr	r0, [r7, #12]
 80056bc:	f000 f886 	bl	80057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d001      	beq.n	80056ca <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80056c6:	2301      	movs	r3, #1
 80056c8:	e000      	b.n	80056cc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80056ca:	2300      	movs	r3, #0
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3718      	adds	r7, #24
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	00010002 	.word	0x00010002

080056d8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	603b      	str	r3, [r7, #0]
 80056e4:	4613      	mov	r3, r2
 80056e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056e8:	e048      	b.n	800577c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f0:	d044      	beq.n	800577c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056f2:	f7fe fa8b 	bl	8003c0c <HAL_GetTick>
 80056f6:	4602      	mov	r2, r0
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	683a      	ldr	r2, [r7, #0]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d302      	bcc.n	8005708 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d139      	bne.n	800577c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	0c1b      	lsrs	r3, r3, #16
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b01      	cmp	r3, #1
 8005710:	d10d      	bne.n	800572e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	695b      	ldr	r3, [r3, #20]
 8005718:	43da      	mvns	r2, r3
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	4013      	ands	r3, r2
 800571e:	b29b      	uxth	r3, r3
 8005720:	2b00      	cmp	r3, #0
 8005722:	bf0c      	ite	eq
 8005724:	2301      	moveq	r3, #1
 8005726:	2300      	movne	r3, #0
 8005728:	b2db      	uxtb	r3, r3
 800572a:	461a      	mov	r2, r3
 800572c:	e00c      	b.n	8005748 <I2C_WaitOnFlagUntilTimeout+0x70>
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	43da      	mvns	r2, r3
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	4013      	ands	r3, r2
 800573a:	b29b      	uxth	r3, r3
 800573c:	2b00      	cmp	r3, #0
 800573e:	bf0c      	ite	eq
 8005740:	2301      	moveq	r3, #1
 8005742:	2300      	movne	r3, #0
 8005744:	b2db      	uxtb	r3, r3
 8005746:	461a      	mov	r2, r3
 8005748:	79fb      	ldrb	r3, [r7, #7]
 800574a:	429a      	cmp	r2, r3
 800574c:	d116      	bne.n	800577c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2200      	movs	r2, #0
 8005752:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2220      	movs	r2, #32
 8005758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005768:	f043 0220 	orr.w	r2, r3, #32
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e023      	b.n	80057c4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	0c1b      	lsrs	r3, r3, #16
 8005780:	b2db      	uxtb	r3, r3
 8005782:	2b01      	cmp	r3, #1
 8005784:	d10d      	bne.n	80057a2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	695b      	ldr	r3, [r3, #20]
 800578c:	43da      	mvns	r2, r3
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	4013      	ands	r3, r2
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	bf0c      	ite	eq
 8005798:	2301      	moveq	r3, #1
 800579a:	2300      	movne	r3, #0
 800579c:	b2db      	uxtb	r3, r3
 800579e:	461a      	mov	r2, r3
 80057a0:	e00c      	b.n	80057bc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	699b      	ldr	r3, [r3, #24]
 80057a8:	43da      	mvns	r2, r3
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	4013      	ands	r3, r2
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	bf0c      	ite	eq
 80057b4:	2301      	moveq	r3, #1
 80057b6:	2300      	movne	r3, #0
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	461a      	mov	r2, r3
 80057bc:	79fb      	ldrb	r3, [r7, #7]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d093      	beq.n	80056ea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057c2:	2300      	movs	r3, #0
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	3710      	adds	r7, #16
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b084      	sub	sp, #16
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	607a      	str	r2, [r7, #4]
 80057d8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057da:	e071      	b.n	80058c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	695b      	ldr	r3, [r3, #20]
 80057e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057ea:	d123      	bne.n	8005834 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057fa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005804:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2200      	movs	r2, #0
 800580a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2220      	movs	r2, #32
 8005810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005820:	f043 0204 	orr.w	r2, r3, #4
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e067      	b.n	8005904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800583a:	d041      	beq.n	80058c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800583c:	f7fe f9e6 	bl	8003c0c <HAL_GetTick>
 8005840:	4602      	mov	r2, r0
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	1ad3      	subs	r3, r2, r3
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	429a      	cmp	r2, r3
 800584a:	d302      	bcc.n	8005852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d136      	bne.n	80058c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	0c1b      	lsrs	r3, r3, #16
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b01      	cmp	r3, #1
 800585a:	d10c      	bne.n	8005876 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	43da      	mvns	r2, r3
 8005864:	68bb      	ldr	r3, [r7, #8]
 8005866:	4013      	ands	r3, r2
 8005868:	b29b      	uxth	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	bf14      	ite	ne
 800586e:	2301      	movne	r3, #1
 8005870:	2300      	moveq	r3, #0
 8005872:	b2db      	uxtb	r3, r3
 8005874:	e00b      	b.n	800588e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	43da      	mvns	r2, r3
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	4013      	ands	r3, r2
 8005882:	b29b      	uxth	r3, r3
 8005884:	2b00      	cmp	r3, #0
 8005886:	bf14      	ite	ne
 8005888:	2301      	movne	r3, #1
 800588a:	2300      	moveq	r3, #0
 800588c:	b2db      	uxtb	r3, r3
 800588e:	2b00      	cmp	r3, #0
 8005890:	d016      	beq.n	80058c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2220      	movs	r2, #32
 800589c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ac:	f043 0220 	orr.w	r2, r3, #32
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e021      	b.n	8005904 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	0c1b      	lsrs	r3, r3, #16
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d10c      	bne.n	80058e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	695b      	ldr	r3, [r3, #20]
 80058d0:	43da      	mvns	r2, r3
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	4013      	ands	r3, r2
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	2b00      	cmp	r3, #0
 80058da:	bf14      	ite	ne
 80058dc:	2301      	movne	r3, #1
 80058de:	2300      	moveq	r3, #0
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	e00b      	b.n	80058fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	699b      	ldr	r3, [r3, #24]
 80058ea:	43da      	mvns	r2, r3
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	4013      	ands	r3, r2
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	bf14      	ite	ne
 80058f6:	2301      	movne	r3, #1
 80058f8:	2300      	moveq	r3, #0
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f47f af6d 	bne.w	80057dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3710      	adds	r7, #16
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005918:	e034      	b.n	8005984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f000 f8e3 	bl	8005ae6 <I2C_IsAcknowledgeFailed>
 8005920:	4603      	mov	r3, r0
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005926:	2301      	movs	r3, #1
 8005928:	e034      	b.n	8005994 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005930:	d028      	beq.n	8005984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005932:	f7fe f96b 	bl	8003c0c <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	68ba      	ldr	r2, [r7, #8]
 800593e:	429a      	cmp	r2, r3
 8005940:	d302      	bcc.n	8005948 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d11d      	bne.n	8005984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005952:	2b80      	cmp	r3, #128	@ 0x80
 8005954:	d016      	beq.n	8005984 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2220      	movs	r2, #32
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	2200      	movs	r2, #0
 8005968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005970:	f043 0220 	orr.w	r2, r3, #32
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e007      	b.n	8005994 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	695b      	ldr	r3, [r3, #20]
 800598a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800598e:	2b80      	cmp	r3, #128	@ 0x80
 8005990:	d1c3      	bne.n	800591a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3710      	adds	r7, #16
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059a8:	e034      	b.n	8005a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059aa:	68f8      	ldr	r0, [r7, #12]
 80059ac:	f000 f89b 	bl	8005ae6 <I2C_IsAcknowledgeFailed>
 80059b0:	4603      	mov	r3, r0
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	d001      	beq.n	80059ba <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e034      	b.n	8005a24 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059c0:	d028      	beq.n	8005a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059c2:	f7fe f923 	bl	8003c0c <HAL_GetTick>
 80059c6:	4602      	mov	r2, r0
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	1ad3      	subs	r3, r2, r3
 80059cc:	68ba      	ldr	r2, [r7, #8]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d302      	bcc.n	80059d8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d11d      	bne.n	8005a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	695b      	ldr	r3, [r3, #20]
 80059de:	f003 0304 	and.w	r3, r3, #4
 80059e2:	2b04      	cmp	r3, #4
 80059e4:	d016      	beq.n	8005a14 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2220      	movs	r2, #32
 80059f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a00:	f043 0220 	orr.w	r2, r3, #32
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e007      	b.n	8005a24 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	695b      	ldr	r3, [r3, #20]
 8005a1a:	f003 0304 	and.w	r3, r3, #4
 8005a1e:	2b04      	cmp	r3, #4
 8005a20:	d1c3      	bne.n	80059aa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3710      	adds	r7, #16
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a38:	e049      	b.n	8005ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	695b      	ldr	r3, [r3, #20]
 8005a40:	f003 0310 	and.w	r3, r3, #16
 8005a44:	2b10      	cmp	r3, #16
 8005a46:	d119      	bne.n	8005a7c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f06f 0210 	mvn.w	r2, #16
 8005a50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e030      	b.n	8005ade <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a7c:	f7fe f8c6 	bl	8003c0c <HAL_GetTick>
 8005a80:	4602      	mov	r2, r0
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	429a      	cmp	r2, r3
 8005a8a:	d302      	bcc.n	8005a92 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d11d      	bne.n	8005ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	695b      	ldr	r3, [r3, #20]
 8005a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a9c:	2b40      	cmp	r3, #64	@ 0x40
 8005a9e:	d016      	beq.n	8005ace <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aba:	f043 0220 	orr.w	r2, r3, #32
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e007      	b.n	8005ade <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	695b      	ldr	r3, [r3, #20]
 8005ad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad8:	2b40      	cmp	r3, #64	@ 0x40
 8005ada:	d1ae      	bne.n	8005a3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3710      	adds	r7, #16
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}

08005ae6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b083      	sub	sp, #12
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	695b      	ldr	r3, [r3, #20]
 8005af4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005af8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005afc:	d11b      	bne.n	8005b36 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005b06:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2220      	movs	r2, #32
 8005b12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b22:	f043 0204 	orr.w	r2, r3, #4
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005b32:	2301      	movs	r3, #1
 8005b34:	e000      	b.n	8005b38 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b36:	2300      	movs	r3, #0
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	370c      	adds	r7, #12
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b42:	4770      	bx	lr

08005b44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d101      	bne.n	8005b56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b52:	2301      	movs	r3, #1
 8005b54:	e267      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f003 0301 	and.w	r3, r3, #1
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d075      	beq.n	8005c4e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b62:	4b88      	ldr	r3, [pc, #544]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f003 030c 	and.w	r3, r3, #12
 8005b6a:	2b04      	cmp	r3, #4
 8005b6c:	d00c      	beq.n	8005b88 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b6e:	4b85      	ldr	r3, [pc, #532]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b76:	2b08      	cmp	r3, #8
 8005b78:	d112      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b7a:	4b82      	ldr	r3, [pc, #520]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b86:	d10b      	bne.n	8005ba0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b88:	4b7e      	ldr	r3, [pc, #504]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d05b      	beq.n	8005c4c <HAL_RCC_OscConfig+0x108>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d157      	bne.n	8005c4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e242      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ba8:	d106      	bne.n	8005bb8 <HAL_RCC_OscConfig+0x74>
 8005baa:	4b76      	ldr	r3, [pc, #472]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4a75      	ldr	r2, [pc, #468]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bb4:	6013      	str	r3, [r2, #0]
 8005bb6:	e01d      	b.n	8005bf4 <HAL_RCC_OscConfig+0xb0>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005bc0:	d10c      	bne.n	8005bdc <HAL_RCC_OscConfig+0x98>
 8005bc2:	4b70      	ldr	r3, [pc, #448]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a6f      	ldr	r2, [pc, #444]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bcc:	6013      	str	r3, [r2, #0]
 8005bce:	4b6d      	ldr	r3, [pc, #436]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4a6c      	ldr	r2, [pc, #432]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bd8:	6013      	str	r3, [r2, #0]
 8005bda:	e00b      	b.n	8005bf4 <HAL_RCC_OscConfig+0xb0>
 8005bdc:	4b69      	ldr	r3, [pc, #420]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a68      	ldr	r2, [pc, #416]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005be2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005be6:	6013      	str	r3, [r2, #0]
 8005be8:	4b66      	ldr	r3, [pc, #408]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a65      	ldr	r2, [pc, #404]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005bee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d013      	beq.n	8005c24 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bfc:	f7fe f806 	bl	8003c0c <HAL_GetTick>
 8005c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c02:	e008      	b.n	8005c16 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c04:	f7fe f802 	bl	8003c0c <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b64      	cmp	r3, #100	@ 0x64
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e207      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c16:	4b5b      	ldr	r3, [pc, #364]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d0f0      	beq.n	8005c04 <HAL_RCC_OscConfig+0xc0>
 8005c22:	e014      	b.n	8005c4e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c24:	f7fd fff2 	bl	8003c0c <HAL_GetTick>
 8005c28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c2a:	e008      	b.n	8005c3e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c2c:	f7fd ffee 	bl	8003c0c <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	2b64      	cmp	r3, #100	@ 0x64
 8005c38:	d901      	bls.n	8005c3e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e1f3      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c3e:	4b51      	ldr	r3, [pc, #324]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d1f0      	bne.n	8005c2c <HAL_RCC_OscConfig+0xe8>
 8005c4a:	e000      	b.n	8005c4e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d063      	beq.n	8005d22 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c5a:	4b4a      	ldr	r3, [pc, #296]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005c5c:	689b      	ldr	r3, [r3, #8]
 8005c5e:	f003 030c 	and.w	r3, r3, #12
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d00b      	beq.n	8005c7e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c66:	4b47      	ldr	r3, [pc, #284]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c6e:	2b08      	cmp	r3, #8
 8005c70:	d11c      	bne.n	8005cac <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c72:	4b44      	ldr	r3, [pc, #272]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d116      	bne.n	8005cac <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c7e:	4b41      	ldr	r3, [pc, #260]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d005      	beq.n	8005c96 <HAL_RCC_OscConfig+0x152>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d001      	beq.n	8005c96 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e1c7      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c96:	4b3b      	ldr	r3, [pc, #236]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	00db      	lsls	r3, r3, #3
 8005ca4:	4937      	ldr	r1, [pc, #220]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005caa:	e03a      	b.n	8005d22 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d020      	beq.n	8005cf6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005cb4:	4b34      	ldr	r3, [pc, #208]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cba:	f7fd ffa7 	bl	8003c0c <HAL_GetTick>
 8005cbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cc0:	e008      	b.n	8005cd4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005cc2:	f7fd ffa3 	bl	8003c0c <HAL_GetTick>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	693b      	ldr	r3, [r7, #16]
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	2b02      	cmp	r3, #2
 8005cce:	d901      	bls.n	8005cd4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	e1a8      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cd4:	4b2b      	ldr	r3, [pc, #172]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0302 	and.w	r3, r3, #2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d0f0      	beq.n	8005cc2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ce0:	4b28      	ldr	r3, [pc, #160]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	691b      	ldr	r3, [r3, #16]
 8005cec:	00db      	lsls	r3, r3, #3
 8005cee:	4925      	ldr	r1, [pc, #148]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	600b      	str	r3, [r1, #0]
 8005cf4:	e015      	b.n	8005d22 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cf6:	4b24      	ldr	r3, [pc, #144]	@ (8005d88 <HAL_RCC_OscConfig+0x244>)
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cfc:	f7fd ff86 	bl	8003c0c <HAL_GetTick>
 8005d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d02:	e008      	b.n	8005d16 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d04:	f7fd ff82 	bl	8003c0c <HAL_GetTick>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	1ad3      	subs	r3, r2, r3
 8005d0e:	2b02      	cmp	r3, #2
 8005d10:	d901      	bls.n	8005d16 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005d12:	2303      	movs	r3, #3
 8005d14:	e187      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d16:	4b1b      	ldr	r3, [pc, #108]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d1f0      	bne.n	8005d04 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0308 	and.w	r3, r3, #8
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d036      	beq.n	8005d9c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d016      	beq.n	8005d64 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d36:	4b15      	ldr	r3, [pc, #84]	@ (8005d8c <HAL_RCC_OscConfig+0x248>)
 8005d38:	2201      	movs	r2, #1
 8005d3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d3c:	f7fd ff66 	bl	8003c0c <HAL_GetTick>
 8005d40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d42:	e008      	b.n	8005d56 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d44:	f7fd ff62 	bl	8003c0c <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d901      	bls.n	8005d56 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e167      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d56:	4b0b      	ldr	r3, [pc, #44]	@ (8005d84 <HAL_RCC_OscConfig+0x240>)
 8005d58:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d5a:	f003 0302 	and.w	r3, r3, #2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d0f0      	beq.n	8005d44 <HAL_RCC_OscConfig+0x200>
 8005d62:	e01b      	b.n	8005d9c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d64:	4b09      	ldr	r3, [pc, #36]	@ (8005d8c <HAL_RCC_OscConfig+0x248>)
 8005d66:	2200      	movs	r2, #0
 8005d68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d6a:	f7fd ff4f 	bl	8003c0c <HAL_GetTick>
 8005d6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d70:	e00e      	b.n	8005d90 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d72:	f7fd ff4b 	bl	8003c0c <HAL_GetTick>
 8005d76:	4602      	mov	r2, r0
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	1ad3      	subs	r3, r2, r3
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	d907      	bls.n	8005d90 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d80:	2303      	movs	r3, #3
 8005d82:	e150      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
 8005d84:	40023800 	.word	0x40023800
 8005d88:	42470000 	.word	0x42470000
 8005d8c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d90:	4b88      	ldr	r3, [pc, #544]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005d92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d94:	f003 0302 	and.w	r3, r3, #2
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1ea      	bne.n	8005d72 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 0304 	and.w	r3, r3, #4
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	f000 8097 	beq.w	8005ed8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005daa:	2300      	movs	r3, #0
 8005dac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005dae:	4b81      	ldr	r3, [pc, #516]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10f      	bne.n	8005dda <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dba:	2300      	movs	r3, #0
 8005dbc:	60bb      	str	r3, [r7, #8]
 8005dbe:	4b7d      	ldr	r3, [pc, #500]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dc2:	4a7c      	ldr	r2, [pc, #496]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005dc4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dc8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005dca:	4b7a      	ldr	r3, [pc, #488]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dd2:	60bb      	str	r3, [r7, #8]
 8005dd4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dda:	4b77      	ldr	r3, [pc, #476]	@ (8005fb8 <HAL_RCC_OscConfig+0x474>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d118      	bne.n	8005e18 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005de6:	4b74      	ldr	r3, [pc, #464]	@ (8005fb8 <HAL_RCC_OscConfig+0x474>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a73      	ldr	r2, [pc, #460]	@ (8005fb8 <HAL_RCC_OscConfig+0x474>)
 8005dec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005df0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005df2:	f7fd ff0b 	bl	8003c0c <HAL_GetTick>
 8005df6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005df8:	e008      	b.n	8005e0c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dfa:	f7fd ff07 	bl	8003c0c <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d901      	bls.n	8005e0c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	e10c      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e0c:	4b6a      	ldr	r3, [pc, #424]	@ (8005fb8 <HAL_RCC_OscConfig+0x474>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d0f0      	beq.n	8005dfa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d106      	bne.n	8005e2e <HAL_RCC_OscConfig+0x2ea>
 8005e20:	4b64      	ldr	r3, [pc, #400]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e24:	4a63      	ldr	r2, [pc, #396]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e26:	f043 0301 	orr.w	r3, r3, #1
 8005e2a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e2c:	e01c      	b.n	8005e68 <HAL_RCC_OscConfig+0x324>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	2b05      	cmp	r3, #5
 8005e34:	d10c      	bne.n	8005e50 <HAL_RCC_OscConfig+0x30c>
 8005e36:	4b5f      	ldr	r3, [pc, #380]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e3a:	4a5e      	ldr	r2, [pc, #376]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e3c:	f043 0304 	orr.w	r3, r3, #4
 8005e40:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e42:	4b5c      	ldr	r3, [pc, #368]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e46:	4a5b      	ldr	r2, [pc, #364]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e48:	f043 0301 	orr.w	r3, r3, #1
 8005e4c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e4e:	e00b      	b.n	8005e68 <HAL_RCC_OscConfig+0x324>
 8005e50:	4b58      	ldr	r3, [pc, #352]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e54:	4a57      	ldr	r2, [pc, #348]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e56:	f023 0301 	bic.w	r3, r3, #1
 8005e5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e5c:	4b55      	ldr	r3, [pc, #340]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e60:	4a54      	ldr	r2, [pc, #336]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e62:	f023 0304 	bic.w	r3, r3, #4
 8005e66:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d015      	beq.n	8005e9c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e70:	f7fd fecc 	bl	8003c0c <HAL_GetTick>
 8005e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e76:	e00a      	b.n	8005e8e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e78:	f7fd fec8 	bl	8003c0c <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d901      	bls.n	8005e8e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005e8a:	2303      	movs	r3, #3
 8005e8c:	e0cb      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e8e:	4b49      	ldr	r3, [pc, #292]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005e90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e92:	f003 0302 	and.w	r3, r3, #2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d0ee      	beq.n	8005e78 <HAL_RCC_OscConfig+0x334>
 8005e9a:	e014      	b.n	8005ec6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e9c:	f7fd feb6 	bl	8003c0c <HAL_GetTick>
 8005ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ea2:	e00a      	b.n	8005eba <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ea4:	f7fd feb2 	bl	8003c0c <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d901      	bls.n	8005eba <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e0b5      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005eba:	4b3e      	ldr	r3, [pc, #248]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005ebc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ebe:	f003 0302 	and.w	r3, r3, #2
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d1ee      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005ec6:	7dfb      	ldrb	r3, [r7, #23]
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d105      	bne.n	8005ed8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ecc:	4b39      	ldr	r3, [pc, #228]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed0:	4a38      	ldr	r2, [pc, #224]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005ed2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ed6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	699b      	ldr	r3, [r3, #24]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	f000 80a1 	beq.w	8006024 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ee2:	4b34      	ldr	r3, [pc, #208]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005ee4:	689b      	ldr	r3, [r3, #8]
 8005ee6:	f003 030c 	and.w	r3, r3, #12
 8005eea:	2b08      	cmp	r3, #8
 8005eec:	d05c      	beq.n	8005fa8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	699b      	ldr	r3, [r3, #24]
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d141      	bne.n	8005f7a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ef6:	4b31      	ldr	r3, [pc, #196]	@ (8005fbc <HAL_RCC_OscConfig+0x478>)
 8005ef8:	2200      	movs	r2, #0
 8005efa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005efc:	f7fd fe86 	bl	8003c0c <HAL_GetTick>
 8005f00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f02:	e008      	b.n	8005f16 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f04:	f7fd fe82 	bl	8003c0c <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	2b02      	cmp	r3, #2
 8005f10:	d901      	bls.n	8005f16 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005f12:	2303      	movs	r3, #3
 8005f14:	e087      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f16:	4b27      	ldr	r3, [pc, #156]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d1f0      	bne.n	8005f04 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	69da      	ldr	r2, [r3, #28]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6a1b      	ldr	r3, [r3, #32]
 8005f2a:	431a      	orrs	r2, r3
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f30:	019b      	lsls	r3, r3, #6
 8005f32:	431a      	orrs	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f38:	085b      	lsrs	r3, r3, #1
 8005f3a:	3b01      	subs	r3, #1
 8005f3c:	041b      	lsls	r3, r3, #16
 8005f3e:	431a      	orrs	r2, r3
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f44:	061b      	lsls	r3, r3, #24
 8005f46:	491b      	ldr	r1, [pc, #108]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f4c:	4b1b      	ldr	r3, [pc, #108]	@ (8005fbc <HAL_RCC_OscConfig+0x478>)
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f52:	f7fd fe5b 	bl	8003c0c <HAL_GetTick>
 8005f56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f58:	e008      	b.n	8005f6c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f5a:	f7fd fe57 	bl	8003c0c <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d901      	bls.n	8005f6c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e05c      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f6c:	4b11      	ldr	r3, [pc, #68]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d0f0      	beq.n	8005f5a <HAL_RCC_OscConfig+0x416>
 8005f78:	e054      	b.n	8006024 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f7a:	4b10      	ldr	r3, [pc, #64]	@ (8005fbc <HAL_RCC_OscConfig+0x478>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f80:	f7fd fe44 	bl	8003c0c <HAL_GetTick>
 8005f84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f86:	e008      	b.n	8005f9a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f88:	f7fd fe40 	bl	8003c0c <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	2b02      	cmp	r3, #2
 8005f94:	d901      	bls.n	8005f9a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f96:	2303      	movs	r3, #3
 8005f98:	e045      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f9a:	4b06      	ldr	r3, [pc, #24]	@ (8005fb4 <HAL_RCC_OscConfig+0x470>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1f0      	bne.n	8005f88 <HAL_RCC_OscConfig+0x444>
 8005fa6:	e03d      	b.n	8006024 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	699b      	ldr	r3, [r3, #24]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d107      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e038      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
 8005fb4:	40023800 	.word	0x40023800
 8005fb8:	40007000 	.word	0x40007000
 8005fbc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8006030 <HAL_RCC_OscConfig+0x4ec>)
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	699b      	ldr	r3, [r3, #24]
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d028      	beq.n	8006020 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d121      	bne.n	8006020 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fe6:	429a      	cmp	r2, r3
 8005fe8:	d11a      	bne.n	8006020 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fea:	68fa      	ldr	r2, [r7, #12]
 8005fec:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005ff6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d111      	bne.n	8006020 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006006:	085b      	lsrs	r3, r3, #1
 8006008:	3b01      	subs	r3, #1
 800600a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800600c:	429a      	cmp	r2, r3
 800600e:	d107      	bne.n	8006020 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800601a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800601c:	429a      	cmp	r2, r3
 800601e:	d001      	beq.n	8006024 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006020:	2301      	movs	r3, #1
 8006022:	e000      	b.n	8006026 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006024:	2300      	movs	r3, #0
}
 8006026:	4618      	mov	r0, r3
 8006028:	3718      	adds	r7, #24
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	40023800 	.word	0x40023800

08006034 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b084      	sub	sp, #16
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d101      	bne.n	8006048 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e0cc      	b.n	80061e2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006048:	4b68      	ldr	r3, [pc, #416]	@ (80061ec <HAL_RCC_ClockConfig+0x1b8>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	f003 0307 	and.w	r3, r3, #7
 8006050:	683a      	ldr	r2, [r7, #0]
 8006052:	429a      	cmp	r2, r3
 8006054:	d90c      	bls.n	8006070 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006056:	4b65      	ldr	r3, [pc, #404]	@ (80061ec <HAL_RCC_ClockConfig+0x1b8>)
 8006058:	683a      	ldr	r2, [r7, #0]
 800605a:	b2d2      	uxtb	r2, r2
 800605c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800605e:	4b63      	ldr	r3, [pc, #396]	@ (80061ec <HAL_RCC_ClockConfig+0x1b8>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 0307 	and.w	r3, r3, #7
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	429a      	cmp	r2, r3
 800606a:	d001      	beq.n	8006070 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800606c:	2301      	movs	r3, #1
 800606e:	e0b8      	b.n	80061e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f003 0302 	and.w	r3, r3, #2
 8006078:	2b00      	cmp	r3, #0
 800607a:	d020      	beq.n	80060be <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0304 	and.w	r3, r3, #4
 8006084:	2b00      	cmp	r3, #0
 8006086:	d005      	beq.n	8006094 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006088:	4b59      	ldr	r3, [pc, #356]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	4a58      	ldr	r2, [pc, #352]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 800608e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006092:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d005      	beq.n	80060ac <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80060a0:	4b53      	ldr	r3, [pc, #332]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80060a2:	689b      	ldr	r3, [r3, #8]
 80060a4:	4a52      	ldr	r2, [pc, #328]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80060a6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80060aa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060ac:	4b50      	ldr	r3, [pc, #320]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	689b      	ldr	r3, [r3, #8]
 80060b8:	494d      	ldr	r1, [pc, #308]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80060ba:	4313      	orrs	r3, r2
 80060bc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f003 0301 	and.w	r3, r3, #1
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d044      	beq.n	8006154 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d107      	bne.n	80060e2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060d2:	4b47      	ldr	r3, [pc, #284]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d119      	bne.n	8006112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e07f      	b.n	80061e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	685b      	ldr	r3, [r3, #4]
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	d003      	beq.n	80060f2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060ee:	2b03      	cmp	r3, #3
 80060f0:	d107      	bne.n	8006102 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060f2:	4b3f      	ldr	r3, [pc, #252]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d109      	bne.n	8006112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e06f      	b.n	80061e2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006102:	4b3b      	ldr	r3, [pc, #236]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d101      	bne.n	8006112 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e067      	b.n	80061e2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006112:	4b37      	ldr	r3, [pc, #220]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006114:	689b      	ldr	r3, [r3, #8]
 8006116:	f023 0203 	bic.w	r2, r3, #3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	4934      	ldr	r1, [pc, #208]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006120:	4313      	orrs	r3, r2
 8006122:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006124:	f7fd fd72 	bl	8003c0c <HAL_GetTick>
 8006128:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800612a:	e00a      	b.n	8006142 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800612c:	f7fd fd6e 	bl	8003c0c <HAL_GetTick>
 8006130:	4602      	mov	r2, r0
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	1ad3      	subs	r3, r2, r3
 8006136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800613a:	4293      	cmp	r3, r2
 800613c:	d901      	bls.n	8006142 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800613e:	2303      	movs	r3, #3
 8006140:	e04f      	b.n	80061e2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006142:	4b2b      	ldr	r3, [pc, #172]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	f003 020c 	and.w	r2, r3, #12
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	429a      	cmp	r2, r3
 8006152:	d1eb      	bne.n	800612c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006154:	4b25      	ldr	r3, [pc, #148]	@ (80061ec <HAL_RCC_ClockConfig+0x1b8>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0307 	and.w	r3, r3, #7
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	429a      	cmp	r2, r3
 8006160:	d20c      	bcs.n	800617c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006162:	4b22      	ldr	r3, [pc, #136]	@ (80061ec <HAL_RCC_ClockConfig+0x1b8>)
 8006164:	683a      	ldr	r2, [r7, #0]
 8006166:	b2d2      	uxtb	r2, r2
 8006168:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800616a:	4b20      	ldr	r3, [pc, #128]	@ (80061ec <HAL_RCC_ClockConfig+0x1b8>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 0307 	and.w	r3, r3, #7
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	429a      	cmp	r2, r3
 8006176:	d001      	beq.n	800617c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e032      	b.n	80061e2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d008      	beq.n	800619a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006188:	4b19      	ldr	r3, [pc, #100]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	4916      	ldr	r1, [pc, #88]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 8006196:	4313      	orrs	r3, r2
 8006198:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0308 	and.w	r3, r3, #8
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d009      	beq.n	80061ba <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80061a6:	4b12      	ldr	r3, [pc, #72]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061a8:	689b      	ldr	r3, [r3, #8]
 80061aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	00db      	lsls	r3, r3, #3
 80061b4:	490e      	ldr	r1, [pc, #56]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061b6:	4313      	orrs	r3, r2
 80061b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80061ba:	f000 f821 	bl	8006200 <HAL_RCC_GetSysClockFreq>
 80061be:	4602      	mov	r2, r0
 80061c0:	4b0b      	ldr	r3, [pc, #44]	@ (80061f0 <HAL_RCC_ClockConfig+0x1bc>)
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	091b      	lsrs	r3, r3, #4
 80061c6:	f003 030f 	and.w	r3, r3, #15
 80061ca:	490a      	ldr	r1, [pc, #40]	@ (80061f4 <HAL_RCC_ClockConfig+0x1c0>)
 80061cc:	5ccb      	ldrb	r3, [r1, r3]
 80061ce:	fa22 f303 	lsr.w	r3, r2, r3
 80061d2:	4a09      	ldr	r2, [pc, #36]	@ (80061f8 <HAL_RCC_ClockConfig+0x1c4>)
 80061d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80061d6:	4b09      	ldr	r3, [pc, #36]	@ (80061fc <HAL_RCC_ClockConfig+0x1c8>)
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4618      	mov	r0, r3
 80061dc:	f7fd fcd2 	bl	8003b84 <HAL_InitTick>

  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3710      	adds	r7, #16
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	40023c00 	.word	0x40023c00
 80061f0:	40023800 	.word	0x40023800
 80061f4:	0800ccb8 	.word	0x0800ccb8
 80061f8:	20000018 	.word	0x20000018
 80061fc:	2000001c 	.word	0x2000001c

08006200 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006200:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006204:	b090      	sub	sp, #64	@ 0x40
 8006206:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006208:	2300      	movs	r3, #0
 800620a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800620c:	2300      	movs	r3, #0
 800620e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006210:	2300      	movs	r3, #0
 8006212:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006214:	2300      	movs	r3, #0
 8006216:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006218:	4b59      	ldr	r3, [pc, #356]	@ (8006380 <HAL_RCC_GetSysClockFreq+0x180>)
 800621a:	689b      	ldr	r3, [r3, #8]
 800621c:	f003 030c 	and.w	r3, r3, #12
 8006220:	2b08      	cmp	r3, #8
 8006222:	d00d      	beq.n	8006240 <HAL_RCC_GetSysClockFreq+0x40>
 8006224:	2b08      	cmp	r3, #8
 8006226:	f200 80a1 	bhi.w	800636c <HAL_RCC_GetSysClockFreq+0x16c>
 800622a:	2b00      	cmp	r3, #0
 800622c:	d002      	beq.n	8006234 <HAL_RCC_GetSysClockFreq+0x34>
 800622e:	2b04      	cmp	r3, #4
 8006230:	d003      	beq.n	800623a <HAL_RCC_GetSysClockFreq+0x3a>
 8006232:	e09b      	b.n	800636c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006234:	4b53      	ldr	r3, [pc, #332]	@ (8006384 <HAL_RCC_GetSysClockFreq+0x184>)
 8006236:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006238:	e09b      	b.n	8006372 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800623a:	4b53      	ldr	r3, [pc, #332]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x188>)
 800623c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800623e:	e098      	b.n	8006372 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006240:	4b4f      	ldr	r3, [pc, #316]	@ (8006380 <HAL_RCC_GetSysClockFreq+0x180>)
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006248:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800624a:	4b4d      	ldr	r3, [pc, #308]	@ (8006380 <HAL_RCC_GetSysClockFreq+0x180>)
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006252:	2b00      	cmp	r3, #0
 8006254:	d028      	beq.n	80062a8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006256:	4b4a      	ldr	r3, [pc, #296]	@ (8006380 <HAL_RCC_GetSysClockFreq+0x180>)
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	099b      	lsrs	r3, r3, #6
 800625c:	2200      	movs	r2, #0
 800625e:	623b      	str	r3, [r7, #32]
 8006260:	627a      	str	r2, [r7, #36]	@ 0x24
 8006262:	6a3b      	ldr	r3, [r7, #32]
 8006264:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006268:	2100      	movs	r1, #0
 800626a:	4b47      	ldr	r3, [pc, #284]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x188>)
 800626c:	fb03 f201 	mul.w	r2, r3, r1
 8006270:	2300      	movs	r3, #0
 8006272:	fb00 f303 	mul.w	r3, r0, r3
 8006276:	4413      	add	r3, r2
 8006278:	4a43      	ldr	r2, [pc, #268]	@ (8006388 <HAL_RCC_GetSysClockFreq+0x188>)
 800627a:	fba0 1202 	umull	r1, r2, r0, r2
 800627e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006280:	460a      	mov	r2, r1
 8006282:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006286:	4413      	add	r3, r2
 8006288:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800628a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800628c:	2200      	movs	r2, #0
 800628e:	61bb      	str	r3, [r7, #24]
 8006290:	61fa      	str	r2, [r7, #28]
 8006292:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006296:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800629a:	f7fa fc8d 	bl	8000bb8 <__aeabi_uldivmod>
 800629e:	4602      	mov	r2, r0
 80062a0:	460b      	mov	r3, r1
 80062a2:	4613      	mov	r3, r2
 80062a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062a6:	e053      	b.n	8006350 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80062a8:	4b35      	ldr	r3, [pc, #212]	@ (8006380 <HAL_RCC_GetSysClockFreq+0x180>)
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	099b      	lsrs	r3, r3, #6
 80062ae:	2200      	movs	r2, #0
 80062b0:	613b      	str	r3, [r7, #16]
 80062b2:	617a      	str	r2, [r7, #20]
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80062ba:	f04f 0b00 	mov.w	fp, #0
 80062be:	4652      	mov	r2, sl
 80062c0:	465b      	mov	r3, fp
 80062c2:	f04f 0000 	mov.w	r0, #0
 80062c6:	f04f 0100 	mov.w	r1, #0
 80062ca:	0159      	lsls	r1, r3, #5
 80062cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062d0:	0150      	lsls	r0, r2, #5
 80062d2:	4602      	mov	r2, r0
 80062d4:	460b      	mov	r3, r1
 80062d6:	ebb2 080a 	subs.w	r8, r2, sl
 80062da:	eb63 090b 	sbc.w	r9, r3, fp
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80062ea:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80062ee:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80062f2:	ebb2 0408 	subs.w	r4, r2, r8
 80062f6:	eb63 0509 	sbc.w	r5, r3, r9
 80062fa:	f04f 0200 	mov.w	r2, #0
 80062fe:	f04f 0300 	mov.w	r3, #0
 8006302:	00eb      	lsls	r3, r5, #3
 8006304:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006308:	00e2      	lsls	r2, r4, #3
 800630a:	4614      	mov	r4, r2
 800630c:	461d      	mov	r5, r3
 800630e:	eb14 030a 	adds.w	r3, r4, sl
 8006312:	603b      	str	r3, [r7, #0]
 8006314:	eb45 030b 	adc.w	r3, r5, fp
 8006318:	607b      	str	r3, [r7, #4]
 800631a:	f04f 0200 	mov.w	r2, #0
 800631e:	f04f 0300 	mov.w	r3, #0
 8006322:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006326:	4629      	mov	r1, r5
 8006328:	028b      	lsls	r3, r1, #10
 800632a:	4621      	mov	r1, r4
 800632c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006330:	4621      	mov	r1, r4
 8006332:	028a      	lsls	r2, r1, #10
 8006334:	4610      	mov	r0, r2
 8006336:	4619      	mov	r1, r3
 8006338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800633a:	2200      	movs	r2, #0
 800633c:	60bb      	str	r3, [r7, #8]
 800633e:	60fa      	str	r2, [r7, #12]
 8006340:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006344:	f7fa fc38 	bl	8000bb8 <__aeabi_uldivmod>
 8006348:	4602      	mov	r2, r0
 800634a:	460b      	mov	r3, r1
 800634c:	4613      	mov	r3, r2
 800634e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006350:	4b0b      	ldr	r3, [pc, #44]	@ (8006380 <HAL_RCC_GetSysClockFreq+0x180>)
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	0c1b      	lsrs	r3, r3, #16
 8006356:	f003 0303 	and.w	r3, r3, #3
 800635a:	3301      	adds	r3, #1
 800635c:	005b      	lsls	r3, r3, #1
 800635e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006360:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	fbb2 f3f3 	udiv	r3, r2, r3
 8006368:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800636a:	e002      	b.n	8006372 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800636c:	4b05      	ldr	r3, [pc, #20]	@ (8006384 <HAL_RCC_GetSysClockFreq+0x184>)
 800636e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006370:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006374:	4618      	mov	r0, r3
 8006376:	3740      	adds	r7, #64	@ 0x40
 8006378:	46bd      	mov	sp, r7
 800637a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800637e:	bf00      	nop
 8006380:	40023800 	.word	0x40023800
 8006384:	00f42400 	.word	0x00f42400
 8006388:	017d7840 	.word	0x017d7840

0800638c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800638c:	b480      	push	{r7}
 800638e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006390:	4b03      	ldr	r3, [pc, #12]	@ (80063a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006392:	681b      	ldr	r3, [r3, #0]
}
 8006394:	4618      	mov	r0, r3
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr
 800639e:	bf00      	nop
 80063a0:	20000018 	.word	0x20000018

080063a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80063a8:	f7ff fff0 	bl	800638c <HAL_RCC_GetHCLKFreq>
 80063ac:	4602      	mov	r2, r0
 80063ae:	4b05      	ldr	r3, [pc, #20]	@ (80063c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	0a9b      	lsrs	r3, r3, #10
 80063b4:	f003 0307 	and.w	r3, r3, #7
 80063b8:	4903      	ldr	r1, [pc, #12]	@ (80063c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80063ba:	5ccb      	ldrb	r3, [r1, r3]
 80063bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063c0:	4618      	mov	r0, r3
 80063c2:	bd80      	pop	{r7, pc}
 80063c4:	40023800 	.word	0x40023800
 80063c8:	0800ccc8 	.word	0x0800ccc8

080063cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80063d0:	f7ff ffdc 	bl	800638c <HAL_RCC_GetHCLKFreq>
 80063d4:	4602      	mov	r2, r0
 80063d6:	4b05      	ldr	r3, [pc, #20]	@ (80063ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	0b5b      	lsrs	r3, r3, #13
 80063dc:	f003 0307 	and.w	r3, r3, #7
 80063e0:	4903      	ldr	r1, [pc, #12]	@ (80063f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063e2:	5ccb      	ldrb	r3, [r1, r3]
 80063e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	40023800 	.word	0x40023800
 80063f0:	0800ccc8 	.word	0x0800ccc8

080063f4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b086      	sub	sp, #24
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063fc:	2300      	movs	r3, #0
 80063fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8006400:	2300      	movs	r3, #0
 8006402:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 0301 	and.w	r3, r3, #1
 800640c:	2b00      	cmp	r3, #0
 800640e:	d105      	bne.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006418:	2b00      	cmp	r3, #0
 800641a:	d035      	beq.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800641c:	4b67      	ldr	r3, [pc, #412]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800641e:	2200      	movs	r2, #0
 8006420:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006422:	f7fd fbf3 	bl	8003c0c <HAL_GetTick>
 8006426:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006428:	e008      	b.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800642a:	f7fd fbef 	bl	8003c0c <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	2b02      	cmp	r3, #2
 8006436:	d901      	bls.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e0ba      	b.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800643c:	4b60      	ldr	r3, [pc, #384]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f0      	bne.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	019a      	lsls	r2, r3, #6
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	071b      	lsls	r3, r3, #28
 8006454:	495a      	ldr	r1, [pc, #360]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006456:	4313      	orrs	r3, r2
 8006458:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800645c:	4b57      	ldr	r3, [pc, #348]	@ (80065bc <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800645e:	2201      	movs	r2, #1
 8006460:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006462:	f7fd fbd3 	bl	8003c0c <HAL_GetTick>
 8006466:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006468:	e008      	b.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800646a:	f7fd fbcf 	bl	8003c0c <HAL_GetTick>
 800646e:	4602      	mov	r2, r0
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	1ad3      	subs	r3, r2, r3
 8006474:	2b02      	cmp	r3, #2
 8006476:	d901      	bls.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e09a      	b.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800647c:	4b50      	ldr	r3, [pc, #320]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006484:	2b00      	cmp	r3, #0
 8006486:	d0f0      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f003 0302 	and.w	r3, r3, #2
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 8083 	beq.w	800659c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006496:	2300      	movs	r3, #0
 8006498:	60fb      	str	r3, [r7, #12]
 800649a:	4b49      	ldr	r3, [pc, #292]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800649c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800649e:	4a48      	ldr	r2, [pc, #288]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80064a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80064a6:	4b46      	ldr	r3, [pc, #280]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80064a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064ae:	60fb      	str	r3, [r7, #12]
 80064b0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80064b2:	4b44      	ldr	r3, [pc, #272]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a43      	ldr	r2, [pc, #268]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064bc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80064be:	f7fd fba5 	bl	8003c0c <HAL_GetTick>
 80064c2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80064c4:	e008      	b.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064c6:	f7fd fba1 	bl	8003c0c <HAL_GetTick>
 80064ca:	4602      	mov	r2, r0
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	1ad3      	subs	r3, r2, r3
 80064d0:	2b02      	cmp	r3, #2
 80064d2:	d901      	bls.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e06c      	b.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80064d8:	4b3a      	ldr	r3, [pc, #232]	@ (80065c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d0f0      	beq.n	80064c6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80064e4:	4b36      	ldr	r3, [pc, #216]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80064e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064e8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064ec:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d02f      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064fc:	693a      	ldr	r2, [r7, #16]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d028      	beq.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006502:	4b2f      	ldr	r3, [pc, #188]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006506:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800650a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800650c:	4b2e      	ldr	r3, [pc, #184]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800650e:	2201      	movs	r2, #1
 8006510:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006512:	4b2d      	ldr	r3, [pc, #180]	@ (80065c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006514:	2200      	movs	r2, #0
 8006516:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006518:	4a29      	ldr	r2, [pc, #164]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800651a:	693b      	ldr	r3, [r7, #16]
 800651c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800651e:	4b28      	ldr	r3, [pc, #160]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b01      	cmp	r3, #1
 8006528:	d114      	bne.n	8006554 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800652a:	f7fd fb6f 	bl	8003c0c <HAL_GetTick>
 800652e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006530:	e00a      	b.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006532:	f7fd fb6b 	bl	8003c0c <HAL_GetTick>
 8006536:	4602      	mov	r2, r0
 8006538:	697b      	ldr	r3, [r7, #20]
 800653a:	1ad3      	subs	r3, r2, r3
 800653c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006540:	4293      	cmp	r3, r2
 8006542:	d901      	bls.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006544:	2303      	movs	r3, #3
 8006546:	e034      	b.n	80065b2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006548:	4b1d      	ldr	r3, [pc, #116]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800654a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b00      	cmp	r3, #0
 8006552:	d0ee      	beq.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	68db      	ldr	r3, [r3, #12]
 8006558:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800655c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006560:	d10d      	bne.n	800657e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006562:	4b17      	ldr	r3, [pc, #92]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006564:	689b      	ldr	r3, [r3, #8]
 8006566:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8006572:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006576:	4912      	ldr	r1, [pc, #72]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006578:	4313      	orrs	r3, r2
 800657a:	608b      	str	r3, [r1, #8]
 800657c:	e005      	b.n	800658a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800657e:	4b10      	ldr	r3, [pc, #64]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	4a0f      	ldr	r2, [pc, #60]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006584:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006588:	6093      	str	r3, [r2, #8]
 800658a:	4b0d      	ldr	r3, [pc, #52]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800658c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	68db      	ldr	r3, [r3, #12]
 8006592:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006596:	490a      	ldr	r1, [pc, #40]	@ (80065c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8006598:	4313      	orrs	r3, r2
 800659a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0308 	and.w	r3, r3, #8
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d003      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	7c1a      	ldrb	r2, [r3, #16]
 80065ac:	4b07      	ldr	r3, [pc, #28]	@ (80065cc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80065ae:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3718      	adds	r7, #24
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop
 80065bc:	42470068 	.word	0x42470068
 80065c0:	40023800 	.word	0x40023800
 80065c4:	40007000 	.word	0x40007000
 80065c8:	42470e40 	.word	0x42470e40
 80065cc:	424711e0 	.word	0x424711e0

080065d0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b084      	sub	sp, #16
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80065d8:	2301      	movs	r3, #1
 80065da:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d101      	bne.n	80065e6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e073      	b.n	80066ce <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	7f5b      	ldrb	r3, [r3, #29]
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d105      	bne.n	80065fc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80065f6:	6878      	ldr	r0, [r7, #4]
 80065f8:	f7fd f864 	bl	80036c4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2202      	movs	r2, #2
 8006600:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f003 0310 	and.w	r3, r3, #16
 800660c:	2b10      	cmp	r3, #16
 800660e:	d055      	beq.n	80066bc <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	22ca      	movs	r2, #202	@ 0xca
 8006616:	625a      	str	r2, [r3, #36]	@ 0x24
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	2253      	movs	r2, #83	@ 0x53
 800661e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 fa49 	bl	8006ab8 <RTC_EnterInitMode>
 8006626:	4603      	mov	r3, r0
 8006628:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800662a:	7bfb      	ldrb	r3, [r7, #15]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d12c      	bne.n	800668a <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	687a      	ldr	r2, [r7, #4]
 8006638:	6812      	ldr	r2, [r2, #0]
 800663a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800663e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006642:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	6899      	ldr	r1, [r3, #8]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685a      	ldr	r2, [r3, #4]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	691b      	ldr	r3, [r3, #16]
 8006652:	431a      	orrs	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	695b      	ldr	r3, [r3, #20]
 8006658:	431a      	orrs	r2, r3
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	430a      	orrs	r2, r1
 8006660:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	687a      	ldr	r2, [r7, #4]
 8006668:	68d2      	ldr	r2, [r2, #12]
 800666a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	6919      	ldr	r1, [r3, #16]
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	041a      	lsls	r2, r3, #16
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	430a      	orrs	r2, r1
 800667e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006680:	6878      	ldr	r0, [r7, #4]
 8006682:	f000 fa50 	bl	8006b26 <RTC_ExitInitMode>
 8006686:	4603      	mov	r3, r0
 8006688:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800668a:	7bfb      	ldrb	r3, [r7, #15]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d110      	bne.n	80066b2 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800669e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	699a      	ldr	r2, [r3, #24]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	430a      	orrs	r2, r1
 80066b0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	22ff      	movs	r2, #255	@ 0xff
 80066b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80066ba:	e001      	b.n	80066c0 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80066bc:	2300      	movs	r3, #0
 80066be:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d102      	bne.n	80066cc <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80066cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	3710      	adds	r7, #16
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bd80      	pop	{r7, pc}

080066d6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80066d6:	b590      	push	{r4, r7, lr}
 80066d8:	b087      	sub	sp, #28
 80066da:	af00      	add	r7, sp, #0
 80066dc:	60f8      	str	r0, [r7, #12]
 80066de:	60b9      	str	r1, [r7, #8]
 80066e0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80066e2:	2300      	movs	r3, #0
 80066e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	7f1b      	ldrb	r3, [r3, #28]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d101      	bne.n	80066f2 <HAL_RTC_SetTime+0x1c>
 80066ee:	2302      	movs	r3, #2
 80066f0:	e087      	b.n	8006802 <HAL_RTC_SetTime+0x12c>
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2201      	movs	r2, #1
 80066f6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	2202      	movs	r2, #2
 80066fc:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d126      	bne.n	8006752 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800670e:	2b00      	cmp	r3, #0
 8006710:	d102      	bne.n	8006718 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	2200      	movs	r2, #0
 8006716:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	4618      	mov	r0, r3
 800671e:	f000 fa27 	bl	8006b70 <RTC_ByteToBcd2>
 8006722:	4603      	mov	r3, r0
 8006724:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	785b      	ldrb	r3, [r3, #1]
 800672a:	4618      	mov	r0, r3
 800672c:	f000 fa20 	bl	8006b70 <RTC_ByteToBcd2>
 8006730:	4603      	mov	r3, r0
 8006732:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006734:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	789b      	ldrb	r3, [r3, #2]
 800673a:	4618      	mov	r0, r3
 800673c:	f000 fa18 	bl	8006b70 <RTC_ByteToBcd2>
 8006740:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006742:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	78db      	ldrb	r3, [r3, #3]
 800674a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800674c:	4313      	orrs	r3, r2
 800674e:	617b      	str	r3, [r7, #20]
 8006750:	e018      	b.n	8006784 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	689b      	ldr	r3, [r3, #8]
 8006758:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675c:	2b00      	cmp	r3, #0
 800675e:	d102      	bne.n	8006766 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	2200      	movs	r2, #0
 8006764:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	781b      	ldrb	r3, [r3, #0]
 800676a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800676c:	68bb      	ldr	r3, [r7, #8]
 800676e:	785b      	ldrb	r3, [r3, #1]
 8006770:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006772:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006774:	68ba      	ldr	r2, [r7, #8]
 8006776:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006778:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	78db      	ldrb	r3, [r3, #3]
 800677e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006780:	4313      	orrs	r3, r2
 8006782:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	22ca      	movs	r2, #202	@ 0xca
 800678a:	625a      	str	r2, [r3, #36]	@ 0x24
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	2253      	movs	r2, #83	@ 0x53
 8006792:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006794:	68f8      	ldr	r0, [r7, #12]
 8006796:	f000 f98f 	bl	8006ab8 <RTC_EnterInitMode>
 800679a:	4603      	mov	r3, r0
 800679c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800679e:	7cfb      	ldrb	r3, [r7, #19]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d120      	bne.n	80067e6 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	681a      	ldr	r2, [r3, #0]
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80067ae:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80067b2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689a      	ldr	r2, [r3, #8]
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80067c2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	6899      	ldr	r1, [r3, #8]
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	68da      	ldr	r2, [r3, #12]
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	431a      	orrs	r2, r3
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	430a      	orrs	r2, r1
 80067da:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80067dc:	68f8      	ldr	r0, [r7, #12]
 80067de:	f000 f9a2 	bl	8006b26 <RTC_ExitInitMode>
 80067e2:	4603      	mov	r3, r0
 80067e4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80067e6:	7cfb      	ldrb	r3, [r7, #19]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d102      	bne.n	80067f2 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2201      	movs	r2, #1
 80067f0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	22ff      	movs	r2, #255	@ 0xff
 80067f8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2200      	movs	r2, #0
 80067fe:	771a      	strb	r2, [r3, #28]

  return status;
 8006800:	7cfb      	ldrb	r3, [r7, #19]
}
 8006802:	4618      	mov	r0, r3
 8006804:	371c      	adds	r7, #28
 8006806:	46bd      	mov	sp, r7
 8006808:	bd90      	pop	{r4, r7, pc}

0800680a <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800680a:	b580      	push	{r7, lr}
 800680c:	b086      	sub	sp, #24
 800680e:	af00      	add	r7, sp, #0
 8006810:	60f8      	str	r0, [r7, #12]
 8006812:	60b9      	str	r1, [r7, #8]
 8006814:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006816:	2300      	movs	r3, #0
 8006818:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800683c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8006840:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	0c1b      	lsrs	r3, r3, #16
 8006846:	b2db      	uxtb	r3, r3
 8006848:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800684c:	b2da      	uxtb	r2, r3
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	0a1b      	lsrs	r3, r3, #8
 8006856:	b2db      	uxtb	r3, r3
 8006858:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800685c:	b2da      	uxtb	r2, r3
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006862:	697b      	ldr	r3, [r7, #20]
 8006864:	b2db      	uxtb	r3, r3
 8006866:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800686a:	b2da      	uxtb	r2, r3
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	0d9b      	lsrs	r3, r3, #22
 8006874:	b2db      	uxtb	r3, r3
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	b2da      	uxtb	r2, r3
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d11a      	bne.n	80068bc <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	4618      	mov	r0, r3
 800688c:	f000 f98e 	bl	8006bac <RTC_Bcd2ToByte>
 8006890:	4603      	mov	r3, r0
 8006892:	461a      	mov	r2, r3
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	785b      	ldrb	r3, [r3, #1]
 800689c:	4618      	mov	r0, r3
 800689e:	f000 f985 	bl	8006bac <RTC_Bcd2ToByte>
 80068a2:	4603      	mov	r3, r0
 80068a4:	461a      	mov	r2, r3
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	789b      	ldrb	r3, [r3, #2]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f000 f97c 	bl	8006bac <RTC_Bcd2ToByte>
 80068b4:	4603      	mov	r3, r0
 80068b6:	461a      	mov	r2, r3
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80068bc:	2300      	movs	r3, #0
}
 80068be:	4618      	mov	r0, r3
 80068c0:	3718      	adds	r7, #24
 80068c2:	46bd      	mov	sp, r7
 80068c4:	bd80      	pop	{r7, pc}

080068c6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80068c6:	b590      	push	{r4, r7, lr}
 80068c8:	b087      	sub	sp, #28
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	60f8      	str	r0, [r7, #12]
 80068ce:	60b9      	str	r1, [r7, #8]
 80068d0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80068d2:	2300      	movs	r3, #0
 80068d4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	7f1b      	ldrb	r3, [r3, #28]
 80068da:	2b01      	cmp	r3, #1
 80068dc:	d101      	bne.n	80068e2 <HAL_RTC_SetDate+0x1c>
 80068de:	2302      	movs	r3, #2
 80068e0:	e071      	b.n	80069c6 <HAL_RTC_SetDate+0x100>
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2201      	movs	r2, #1
 80068e6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2202      	movs	r2, #2
 80068ec:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d10e      	bne.n	8006912 <HAL_RTC_SetDate+0x4c>
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	785b      	ldrb	r3, [r3, #1]
 80068f8:	f003 0310 	and.w	r3, r3, #16
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d008      	beq.n	8006912 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	785b      	ldrb	r3, [r3, #1]
 8006904:	f023 0310 	bic.w	r3, r3, #16
 8006908:	b2db      	uxtb	r3, r3
 800690a:	330a      	adds	r3, #10
 800690c:	b2da      	uxtb	r2, r3
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2b00      	cmp	r3, #0
 8006916:	d11c      	bne.n	8006952 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	78db      	ldrb	r3, [r3, #3]
 800691c:	4618      	mov	r0, r3
 800691e:	f000 f927 	bl	8006b70 <RTC_ByteToBcd2>
 8006922:	4603      	mov	r3, r0
 8006924:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	785b      	ldrb	r3, [r3, #1]
 800692a:	4618      	mov	r0, r3
 800692c:	f000 f920 	bl	8006b70 <RTC_ByteToBcd2>
 8006930:	4603      	mov	r3, r0
 8006932:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006934:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	789b      	ldrb	r3, [r3, #2]
 800693a:	4618      	mov	r0, r3
 800693c:	f000 f918 	bl	8006b70 <RTC_ByteToBcd2>
 8006940:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006942:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	781b      	ldrb	r3, [r3, #0]
 800694a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]
 8006950:	e00e      	b.n	8006970 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	78db      	ldrb	r3, [r3, #3]
 8006956:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	785b      	ldrb	r3, [r3, #1]
 800695c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800695e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006960:	68ba      	ldr	r2, [r7, #8]
 8006962:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006964:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800696c:	4313      	orrs	r3, r2
 800696e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	22ca      	movs	r2, #202	@ 0xca
 8006976:	625a      	str	r2, [r3, #36]	@ 0x24
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2253      	movs	r2, #83	@ 0x53
 800697e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006980:	68f8      	ldr	r0, [r7, #12]
 8006982:	f000 f899 	bl	8006ab8 <RTC_EnterInitMode>
 8006986:	4603      	mov	r3, r0
 8006988:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800698a:	7cfb      	ldrb	r3, [r7, #19]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d10c      	bne.n	80069aa <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681a      	ldr	r2, [r3, #0]
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800699a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800699e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80069a0:	68f8      	ldr	r0, [r7, #12]
 80069a2:	f000 f8c0 	bl	8006b26 <RTC_ExitInitMode>
 80069a6:	4603      	mov	r3, r0
 80069a8:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80069aa:	7cfb      	ldrb	r3, [r7, #19]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d102      	bne.n	80069b6 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	2201      	movs	r2, #1
 80069b4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	22ff      	movs	r2, #255	@ 0xff
 80069bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	2200      	movs	r2, #0
 80069c2:	771a      	strb	r2, [r3, #28]

  return status;
 80069c4:	7cfb      	ldrb	r3, [r7, #19]
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	371c      	adds	r7, #28
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd90      	pop	{r4, r7, pc}

080069ce <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80069ce:	b580      	push	{r7, lr}
 80069d0:	b086      	sub	sp, #24
 80069d2:	af00      	add	r7, sp, #0
 80069d4:	60f8      	str	r0, [r7, #12]
 80069d6:	60b9      	str	r1, [r7, #8]
 80069d8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80069da:	2300      	movs	r3, #0
 80069dc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	685b      	ldr	r3, [r3, #4]
 80069e4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80069e8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80069ec:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	0c1b      	lsrs	r3, r3, #16
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80069f8:	697b      	ldr	r3, [r7, #20]
 80069fa:	0a1b      	lsrs	r3, r3, #8
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	f003 031f 	and.w	r3, r3, #31
 8006a02:	b2da      	uxtb	r2, r3
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006a10:	b2da      	uxtb	r2, r3
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006a16:	697b      	ldr	r3, [r7, #20]
 8006a18:	0b5b      	lsrs	r3, r3, #13
 8006a1a:	b2db      	uxtb	r3, r3
 8006a1c:	f003 0307 	and.w	r3, r3, #7
 8006a20:	b2da      	uxtb	r2, r3
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d11a      	bne.n	8006a62 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	78db      	ldrb	r3, [r3, #3]
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 f8bb 	bl	8006bac <RTC_Bcd2ToByte>
 8006a36:	4603      	mov	r3, r0
 8006a38:	461a      	mov	r2, r3
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	785b      	ldrb	r3, [r3, #1]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f000 f8b2 	bl	8006bac <RTC_Bcd2ToByte>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	461a      	mov	r2, r3
 8006a4c:	68bb      	ldr	r3, [r7, #8]
 8006a4e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	789b      	ldrb	r3, [r3, #2]
 8006a54:	4618      	mov	r0, r3
 8006a56:	f000 f8a9 	bl	8006bac <RTC_Bcd2ToByte>
 8006a5a:	4603      	mov	r3, r0
 8006a5c:	461a      	mov	r2, r3
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3718      	adds	r7, #24
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b084      	sub	sp, #16
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006a74:	2300      	movs	r3, #0
 8006a76:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a0d      	ldr	r2, [pc, #52]	@ (8006ab4 <HAL_RTC_WaitForSynchro+0x48>)
 8006a7e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006a80:	f7fd f8c4 	bl	8003c0c <HAL_GetTick>
 8006a84:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006a86:	e009      	b.n	8006a9c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006a88:	f7fd f8c0 	bl	8003c0c <HAL_GetTick>
 8006a8c:	4602      	mov	r2, r0
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	1ad3      	subs	r3, r2, r3
 8006a92:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006a96:	d901      	bls.n	8006a9c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e007      	b.n	8006aac <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	f003 0320 	and.w	r3, r3, #32
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d0ee      	beq.n	8006a88 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8006aaa:	2300      	movs	r3, #0
}
 8006aac:	4618      	mov	r0, r3
 8006aae:	3710      	adds	r7, #16
 8006ab0:	46bd      	mov	sp, r7
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	00013f5f 	.word	0x00013f5f

08006ab8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d122      	bne.n	8006b1c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68da      	ldr	r2, [r3, #12]
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006ae4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006ae6:	f7fd f891 	bl	8003c0c <HAL_GetTick>
 8006aea:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006aec:	e00c      	b.n	8006b08 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006aee:	f7fd f88d 	bl	8003c0c <HAL_GetTick>
 8006af2:	4602      	mov	r2, r0
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	1ad3      	subs	r3, r2, r3
 8006af8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006afc:	d904      	bls.n	8006b08 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2204      	movs	r2, #4
 8006b02:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006b04:	2301      	movs	r3, #1
 8006b06:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d102      	bne.n	8006b1c <RTC_EnterInitMode+0x64>
 8006b16:	7bfb      	ldrb	r3, [r7, #15]
 8006b18:	2b01      	cmp	r3, #1
 8006b1a:	d1e8      	bne.n	8006aee <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006b1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3710      	adds	r7, #16
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}

08006b26 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006b26:	b580      	push	{r7, lr}
 8006b28:	b084      	sub	sp, #16
 8006b2a:	af00      	add	r7, sp, #0
 8006b2c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68da      	ldr	r2, [r3, #12]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006b40:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	f003 0320 	and.w	r3, r3, #32
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d10a      	bne.n	8006b66 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f7ff ff8b 	bl	8006a6c <HAL_RTC_WaitForSynchro>
 8006b56:	4603      	mov	r3, r0
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d004      	beq.n	8006b66 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	2204      	movs	r2, #4
 8006b60:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3710      	adds	r7, #16
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b085      	sub	sp, #20
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	4603      	mov	r3, r0
 8006b78:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8006b7e:	e005      	b.n	8006b8c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	3301      	adds	r3, #1
 8006b84:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006b86:	79fb      	ldrb	r3, [r7, #7]
 8006b88:	3b0a      	subs	r3, #10
 8006b8a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006b8c:	79fb      	ldrb	r3, [r7, #7]
 8006b8e:	2b09      	cmp	r3, #9
 8006b90:	d8f6      	bhi.n	8006b80 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	011b      	lsls	r3, r3, #4
 8006b98:	b2da      	uxtb	r2, r3
 8006b9a:	79fb      	ldrb	r3, [r7, #7]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	b2db      	uxtb	r3, r3
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3714      	adds	r7, #20
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b085      	sub	sp, #20
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8006bba:	79fb      	ldrb	r3, [r7, #7]
 8006bbc:	091b      	lsrs	r3, r3, #4
 8006bbe:	b2db      	uxtb	r3, r3
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4413      	add	r3, r2
 8006bc8:	005b      	lsls	r3, r3, #1
 8006bca:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	79fb      	ldrb	r3, [r7, #7]
 8006bd2:	f003 030f 	and.w	r3, r3, #15
 8006bd6:	b2db      	uxtb	r3, r3
 8006bd8:	4413      	add	r3, r2
 8006bda:	b2db      	uxtb	r3, r3
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3714      	adds	r7, #20
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b087      	sub	sp, #28
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006bf4:	4b5a      	ldr	r3, [pc, #360]	@ (8006d60 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4a5a      	ldr	r2, [pc, #360]	@ (8006d64 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8006bfa:	fba2 2303 	umull	r2, r3, r2, r3
 8006bfe:	0adb      	lsrs	r3, r3, #11
 8006c00:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006c04:	fb02 f303 	mul.w	r3, r2, r3
 8006c08:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	7f1b      	ldrb	r3, [r3, #28]
 8006c0e:	2b01      	cmp	r3, #1
 8006c10:	d101      	bne.n	8006c16 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 8006c12:	2302      	movs	r3, #2
 8006c14:	e09d      	b.n	8006d52 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2202      	movs	r2, #2
 8006c20:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	22ca      	movs	r2, #202	@ 0xca
 8006c28:	625a      	str	r2, [r3, #36]	@ 0x24
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2253      	movs	r2, #83	@ 0x53
 8006c30:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d018      	beq.n	8006c72 <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	3b01      	subs	r3, #1
 8006c44:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d10b      	bne.n	8006c64 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	22ff      	movs	r2, #255	@ 0xff
 8006c52:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2203      	movs	r2, #3
 8006c58:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8006c60:	2303      	movs	r3, #3
 8006c62:	e076      	b.n	8006d52 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	f003 0304 	and.w	r3, r3, #4
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d1e6      	bne.n	8006c40 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	689a      	ldr	r2, [r3, #8]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006c80:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	b2da      	uxtb	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8006c92:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8006c94:	4b32      	ldr	r3, [pc, #200]	@ (8006d60 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a32      	ldr	r2, [pc, #200]	@ (8006d64 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8006c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c9e:	0adb      	lsrs	r3, r3, #11
 8006ca0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006ca4:	fb02 f303 	mul.w	r3, r2, r3
 8006ca8:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	3b01      	subs	r3, #1
 8006cae:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8006cb0:	697b      	ldr	r3, [r7, #20]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d10b      	bne.n	8006cce <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	22ff      	movs	r2, #255	@ 0xff
 8006cbc:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2203      	movs	r2, #3
 8006cc2:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8006cca:	2303      	movs	r3, #3
 8006ccc:	e041      	b.n	8006d52 <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	68db      	ldr	r3, [r3, #12]
 8006cd4:	f003 0304 	and.w	r3, r3, #4
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d0e6      	beq.n	8006caa <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689a      	ldr	r2, [r3, #8]
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f022 0207 	bic.w	r2, r2, #7
 8006cea:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	6899      	ldr	r1, [r3, #8]
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	430a      	orrs	r2, r1
 8006cfa:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	68ba      	ldr	r2, [r7, #8]
 8006d02:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8006d04:	4b18      	ldr	r3, [pc, #96]	@ (8006d68 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a17      	ldr	r2, [pc, #92]	@ (8006d68 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8006d0a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d0e:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8006d10:	4b15      	ldr	r3, [pc, #84]	@ (8006d68 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	4a14      	ldr	r2, [pc, #80]	@ (8006d68 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8006d16:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d1a:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	689a      	ldr	r2, [r3, #8]
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d2a:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	689a      	ldr	r2, [r3, #8]
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006d3a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	22ff      	movs	r2, #255	@ 0xff
 8006d42:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	2201      	movs	r2, #1
 8006d48:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006d50:	2300      	movs	r3, #0
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	371c      	adds	r7, #28
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	20000018 	.word	0x20000018
 8006d64:	10624dd3 	.word	0x10624dd3
 8006d68:	40013c00 	.word	0x40013c00

08006d6c <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006d74:	2300      	movs	r3, #0
 8006d76:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	7f1b      	ldrb	r3, [r3, #28]
 8006d7c:	2b01      	cmp	r3, #1
 8006d7e:	d101      	bne.n	8006d84 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 8006d80:	2302      	movs	r3, #2
 8006d82:	e047      	b.n	8006e14 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2202      	movs	r2, #2
 8006d8e:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	22ca      	movs	r2, #202	@ 0xca
 8006d96:	625a      	str	r2, [r3, #36]	@ 0x24
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2253      	movs	r2, #83	@ 0x53
 8006d9e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	689a      	ldr	r2, [r3, #8]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006dae:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc, RTC_IT_WUT);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689a      	ldr	r2, [r3, #8]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006dbe:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006dc0:	f7fc ff24 	bl	8003c0c <HAL_GetTick>
 8006dc4:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8006dc6:	e013      	b.n	8006df0 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006dc8:	f7fc ff20 	bl	8003c0c <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006dd6:	d90b      	bls.n	8006df0 <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	22ff      	movs	r2, #255	@ 0xff
 8006dde:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2203      	movs	r2, #3
 8006de4:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2200      	movs	r2, #0
 8006dea:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 8006dec:	2303      	movs	r3, #3
 8006dee:	e011      	b.n	8006e14 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	f003 0304 	and.w	r3, r3, #4
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d0e4      	beq.n	8006dc8 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	22ff      	movs	r2, #255	@ 0xff
 8006e04:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8006e12:	2300      	movs	r3, #0
}
 8006e14:	4618      	mov	r0, r3
 8006e16:	3710      	adds	r7, #16
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	bd80      	pop	{r7, pc}

08006e1c <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006e1c:	b580      	push	{r7, lr}
 8006e1e:	b082      	sub	sp, #8
 8006e20:	af00      	add	r7, sp, #0
 8006e22:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8006e24:	4b0e      	ldr	r3, [pc, #56]	@ (8006e60 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8006e26:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006e2a:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00b      	beq.n	8006e52 <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	b2da      	uxtb	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8006e4a:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f7fc fa25 	bl	800329c <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2201      	movs	r2, #1
 8006e56:	775a      	strb	r2, [r3, #29]
}
 8006e58:	bf00      	nop
 8006e5a:	3708      	adds	r7, #8
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bd80      	pop	{r7, pc}
 8006e60:	40013c00 	.word	0x40013c00

08006e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006e64:	b580      	push	{r7, lr}
 8006e66:	b082      	sub	sp, #8
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d101      	bne.n	8006e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e07b      	b.n	8006f6e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d108      	bne.n	8006e90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e86:	d009      	beq.n	8006e9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	61da      	str	r2, [r3, #28]
 8006e8e:	e005      	b.n	8006e9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2200      	movs	r2, #0
 8006e94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d106      	bne.n	8006ebc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f7fc fc38 	bl	800372c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2202      	movs	r2, #2
 8006ec0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ed2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	685b      	ldr	r3, [r3, #4]
 8006ed8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	689b      	ldr	r3, [r3, #8]
 8006ee0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006ee4:	431a      	orrs	r2, r3
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	68db      	ldr	r3, [r3, #12]
 8006eea:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006eee:	431a      	orrs	r2, r3
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	691b      	ldr	r3, [r3, #16]
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	431a      	orrs	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	695b      	ldr	r3, [r3, #20]
 8006efe:	f003 0301 	and.w	r3, r3, #1
 8006f02:	431a      	orrs	r2, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006f0c:	431a      	orrs	r2, r3
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	69db      	ldr	r3, [r3, #28]
 8006f12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f16:	431a      	orrs	r2, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a1b      	ldr	r3, [r3, #32]
 8006f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f20:	ea42 0103 	orr.w	r1, r2, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f28:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	430a      	orrs	r2, r1
 8006f32:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	699b      	ldr	r3, [r3, #24]
 8006f38:	0c1b      	lsrs	r3, r3, #16
 8006f3a:	f003 0104 	and.w	r1, r3, #4
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f42:	f003 0210 	and.w	r2, r3, #16
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	430a      	orrs	r2, r1
 8006f4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	69da      	ldr	r2, [r3, #28]
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	2200      	movs	r2, #0
 8006f62:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006f6c:	2300      	movs	r3, #0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3708      	adds	r7, #8
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	b088      	sub	sp, #32
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	60f8      	str	r0, [r7, #12]
 8006f7e:	60b9      	str	r1, [r7, #8]
 8006f80:	603b      	str	r3, [r7, #0]
 8006f82:	4613      	mov	r3, r2
 8006f84:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f86:	f7fc fe41 	bl	8003c0c <HAL_GetTick>
 8006f8a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006f8c:	88fb      	ldrh	r3, [r7, #6]
 8006f8e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d001      	beq.n	8006fa0 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006f9c:	2302      	movs	r3, #2
 8006f9e:	e12a      	b.n	80071f6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d002      	beq.n	8006fac <HAL_SPI_Transmit+0x36>
 8006fa6:	88fb      	ldrh	r3, [r7, #6]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d101      	bne.n	8006fb0 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006fac:	2301      	movs	r3, #1
 8006fae:	e122      	b.n	80071f6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	d101      	bne.n	8006fbe <HAL_SPI_Transmit+0x48>
 8006fba:	2302      	movs	r3, #2
 8006fbc:	e11b      	b.n	80071f6 <HAL_SPI_Transmit+0x280>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2203      	movs	r2, #3
 8006fca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	68ba      	ldr	r2, [r7, #8]
 8006fd8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	88fa      	ldrh	r2, [r7, #6]
 8006fde:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	88fa      	ldrh	r2, [r7, #6]
 8006fe4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	2200      	movs	r2, #0
 8006fea:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	2200      	movs	r2, #0
 8007002:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800700c:	d10f      	bne.n	800702e <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	681a      	ldr	r2, [r3, #0]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800701c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800702c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007038:	2b40      	cmp	r3, #64	@ 0x40
 800703a:	d007      	beq.n	800704c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800704a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007054:	d152      	bne.n	80070fc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d002      	beq.n	8007064 <HAL_SPI_Transmit+0xee>
 800705e:	8b7b      	ldrh	r3, [r7, #26]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d145      	bne.n	80070f0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007068:	881a      	ldrh	r2, [r3, #0]
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007074:	1c9a      	adds	r2, r3, #2
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800707e:	b29b      	uxth	r3, r3
 8007080:	3b01      	subs	r3, #1
 8007082:	b29a      	uxth	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007088:	e032      	b.n	80070f0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f003 0302 	and.w	r3, r3, #2
 8007094:	2b02      	cmp	r3, #2
 8007096:	d112      	bne.n	80070be <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800709c:	881a      	ldrh	r2, [r3, #0]
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070a8:	1c9a      	adds	r2, r3, #2
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	3b01      	subs	r3, #1
 80070b6:	b29a      	uxth	r2, r3
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	86da      	strh	r2, [r3, #54]	@ 0x36
 80070bc:	e018      	b.n	80070f0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070be:	f7fc fda5 	bl	8003c0c <HAL_GetTick>
 80070c2:	4602      	mov	r2, r0
 80070c4:	69fb      	ldr	r3, [r7, #28]
 80070c6:	1ad3      	subs	r3, r2, r3
 80070c8:	683a      	ldr	r2, [r7, #0]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d803      	bhi.n	80070d6 <HAL_SPI_Transmit+0x160>
 80070ce:	683b      	ldr	r3, [r7, #0]
 80070d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d4:	d102      	bne.n	80070dc <HAL_SPI_Transmit+0x166>
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d109      	bne.n	80070f0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80070ec:	2303      	movs	r3, #3
 80070ee:	e082      	b.n	80071f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070f4:	b29b      	uxth	r3, r3
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d1c7      	bne.n	800708a <HAL_SPI_Transmit+0x114>
 80070fa:	e053      	b.n	80071a4 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d002      	beq.n	800710a <HAL_SPI_Transmit+0x194>
 8007104:	8b7b      	ldrh	r3, [r7, #26]
 8007106:	2b01      	cmp	r3, #1
 8007108:	d147      	bne.n	800719a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	330c      	adds	r3, #12
 8007114:	7812      	ldrb	r2, [r2, #0]
 8007116:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007126:	b29b      	uxth	r3, r3
 8007128:	3b01      	subs	r3, #1
 800712a:	b29a      	uxth	r2, r3
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007130:	e033      	b.n	800719a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	f003 0302 	and.w	r3, r3, #2
 800713c:	2b02      	cmp	r3, #2
 800713e:	d113      	bne.n	8007168 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	330c      	adds	r3, #12
 800714a:	7812      	ldrb	r2, [r2, #0]
 800714c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007152:	1c5a      	adds	r2, r3, #1
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800715c:	b29b      	uxth	r3, r3
 800715e:	3b01      	subs	r3, #1
 8007160:	b29a      	uxth	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007166:	e018      	b.n	800719a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007168:	f7fc fd50 	bl	8003c0c <HAL_GetTick>
 800716c:	4602      	mov	r2, r0
 800716e:	69fb      	ldr	r3, [r7, #28]
 8007170:	1ad3      	subs	r3, r2, r3
 8007172:	683a      	ldr	r2, [r7, #0]
 8007174:	429a      	cmp	r2, r3
 8007176:	d803      	bhi.n	8007180 <HAL_SPI_Transmit+0x20a>
 8007178:	683b      	ldr	r3, [r7, #0]
 800717a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800717e:	d102      	bne.n	8007186 <HAL_SPI_Transmit+0x210>
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d109      	bne.n	800719a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	2201      	movs	r2, #1
 800718a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8007196:	2303      	movs	r3, #3
 8007198:	e02d      	b.n	80071f6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800719e:	b29b      	uxth	r3, r3
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1c6      	bne.n	8007132 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80071a4:	69fa      	ldr	r2, [r7, #28]
 80071a6:	6839      	ldr	r1, [r7, #0]
 80071a8:	68f8      	ldr	r0, [r7, #12]
 80071aa:	f000 f8b1 	bl	8007310 <SPI_EndRxTxTransaction>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d002      	beq.n	80071ba <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2220      	movs	r2, #32
 80071b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10a      	bne.n	80071d8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80071c2:	2300      	movs	r3, #0
 80071c4:	617b      	str	r3, [r7, #20]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	68db      	ldr	r3, [r3, #12]
 80071cc:	617b      	str	r3, [r7, #20]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	617b      	str	r3, [r7, #20]
 80071d6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2200      	movs	r2, #0
 80071e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d001      	beq.n	80071f4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80071f0:	2301      	movs	r3, #1
 80071f2:	e000      	b.n	80071f6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80071f4:	2300      	movs	r3, #0
  }
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	3720      	adds	r7, #32
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bd80      	pop	{r7, pc}
	...

08007200 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b088      	sub	sp, #32
 8007204:	af00      	add	r7, sp, #0
 8007206:	60f8      	str	r0, [r7, #12]
 8007208:	60b9      	str	r1, [r7, #8]
 800720a:	603b      	str	r3, [r7, #0]
 800720c:	4613      	mov	r3, r2
 800720e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007210:	f7fc fcfc 	bl	8003c0c <HAL_GetTick>
 8007214:	4602      	mov	r2, r0
 8007216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007218:	1a9b      	subs	r3, r3, r2
 800721a:	683a      	ldr	r2, [r7, #0]
 800721c:	4413      	add	r3, r2
 800721e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007220:	f7fc fcf4 	bl	8003c0c <HAL_GetTick>
 8007224:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007226:	4b39      	ldr	r3, [pc, #228]	@ (800730c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	015b      	lsls	r3, r3, #5
 800722c:	0d1b      	lsrs	r3, r3, #20
 800722e:	69fa      	ldr	r2, [r7, #28]
 8007230:	fb02 f303 	mul.w	r3, r2, r3
 8007234:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007236:	e054      	b.n	80072e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800723e:	d050      	beq.n	80072e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007240:	f7fc fce4 	bl	8003c0c <HAL_GetTick>
 8007244:	4602      	mov	r2, r0
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	1ad3      	subs	r3, r2, r3
 800724a:	69fa      	ldr	r2, [r7, #28]
 800724c:	429a      	cmp	r2, r3
 800724e:	d902      	bls.n	8007256 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d13d      	bne.n	80072d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007264:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800726e:	d111      	bne.n	8007294 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007278:	d004      	beq.n	8007284 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007282:	d107      	bne.n	8007294 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	681a      	ldr	r2, [r3, #0]
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007292:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007298:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800729c:	d10f      	bne.n	80072be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	681a      	ldr	r2, [r3, #0]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80072ac:	601a      	str	r2, [r3, #0]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681a      	ldr	r2, [r3, #0]
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80072bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2201      	movs	r2, #1
 80072c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2200      	movs	r2, #0
 80072ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e017      	b.n	8007302 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d101      	bne.n	80072dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80072d8:	2300      	movs	r3, #0
 80072da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80072dc:	697b      	ldr	r3, [r7, #20]
 80072de:	3b01      	subs	r3, #1
 80072e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689a      	ldr	r2, [r3, #8]
 80072e8:	68bb      	ldr	r3, [r7, #8]
 80072ea:	4013      	ands	r3, r2
 80072ec:	68ba      	ldr	r2, [r7, #8]
 80072ee:	429a      	cmp	r2, r3
 80072f0:	bf0c      	ite	eq
 80072f2:	2301      	moveq	r3, #1
 80072f4:	2300      	movne	r3, #0
 80072f6:	b2db      	uxtb	r3, r3
 80072f8:	461a      	mov	r2, r3
 80072fa:	79fb      	ldrb	r3, [r7, #7]
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d19b      	bne.n	8007238 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007300:	2300      	movs	r3, #0
}
 8007302:	4618      	mov	r0, r3
 8007304:	3720      	adds	r7, #32
 8007306:	46bd      	mov	sp, r7
 8007308:	bd80      	pop	{r7, pc}
 800730a:	bf00      	nop
 800730c:	20000018 	.word	0x20000018

08007310 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b088      	sub	sp, #32
 8007314:	af02      	add	r7, sp, #8
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	9300      	str	r3, [sp, #0]
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	2201      	movs	r2, #1
 8007324:	2102      	movs	r1, #2
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f7ff ff6a 	bl	8007200 <SPI_WaitFlagStateUntilTimeout>
 800732c:	4603      	mov	r3, r0
 800732e:	2b00      	cmp	r3, #0
 8007330:	d007      	beq.n	8007342 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007336:	f043 0220 	orr.w	r2, r3, #32
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800733e:	2303      	movs	r3, #3
 8007340:	e032      	b.n	80073a8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007342:	4b1b      	ldr	r3, [pc, #108]	@ (80073b0 <SPI_EndRxTxTransaction+0xa0>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a1b      	ldr	r2, [pc, #108]	@ (80073b4 <SPI_EndRxTxTransaction+0xa4>)
 8007348:	fba2 2303 	umull	r2, r3, r2, r3
 800734c:	0d5b      	lsrs	r3, r3, #21
 800734e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007352:	fb02 f303 	mul.w	r3, r2, r3
 8007356:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007360:	d112      	bne.n	8007388 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	9300      	str	r3, [sp, #0]
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	2200      	movs	r2, #0
 800736a:	2180      	movs	r1, #128	@ 0x80
 800736c:	68f8      	ldr	r0, [r7, #12]
 800736e:	f7ff ff47 	bl	8007200 <SPI_WaitFlagStateUntilTimeout>
 8007372:	4603      	mov	r3, r0
 8007374:	2b00      	cmp	r3, #0
 8007376:	d016      	beq.n	80073a6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800737c:	f043 0220 	orr.w	r2, r3, #32
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e00f      	b.n	80073a8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800738e:	697b      	ldr	r3, [r7, #20]
 8007390:	3b01      	subs	r3, #1
 8007392:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800739e:	2b80      	cmp	r3, #128	@ 0x80
 80073a0:	d0f2      	beq.n	8007388 <SPI_EndRxTxTransaction+0x78>
 80073a2:	e000      	b.n	80073a6 <SPI_EndRxTxTransaction+0x96>
        break;
 80073a4:	bf00      	nop
  }

  return HAL_OK;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3718      	adds	r7, #24
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	20000018 	.word	0x20000018
 80073b4:	165e9f81 	.word	0x165e9f81

080073b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b082      	sub	sp, #8
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d101      	bne.n	80073ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	e041      	b.n	800744e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073d0:	b2db      	uxtb	r3, r3
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d106      	bne.n	80073e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7fc f9ec 	bl	80037bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2202      	movs	r2, #2
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	3304      	adds	r3, #4
 80073f4:	4619      	mov	r1, r3
 80073f6:	4610      	mov	r0, r2
 80073f8:	f000 fa70 	bl	80078dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3708      	adds	r7, #8
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
	...

08007458 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007458:	b480      	push	{r7}
 800745a:	b085      	sub	sp, #20
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007466:	b2db      	uxtb	r3, r3
 8007468:	2b01      	cmp	r3, #1
 800746a:	d001      	beq.n	8007470 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800746c:	2301      	movs	r3, #1
 800746e:	e044      	b.n	80074fa <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2202      	movs	r2, #2
 8007474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	68da      	ldr	r2, [r3, #12]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f042 0201 	orr.w	r2, r2, #1
 8007486:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a1e      	ldr	r2, [pc, #120]	@ (8007508 <HAL_TIM_Base_Start_IT+0xb0>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d018      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x6c>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800749a:	d013      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x6c>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a1a      	ldr	r2, [pc, #104]	@ (800750c <HAL_TIM_Base_Start_IT+0xb4>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d00e      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x6c>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a19      	ldr	r2, [pc, #100]	@ (8007510 <HAL_TIM_Base_Start_IT+0xb8>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d009      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x6c>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a17      	ldr	r2, [pc, #92]	@ (8007514 <HAL_TIM_Base_Start_IT+0xbc>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d004      	beq.n	80074c4 <HAL_TIM_Base_Start_IT+0x6c>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a16      	ldr	r2, [pc, #88]	@ (8007518 <HAL_TIM_Base_Start_IT+0xc0>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d111      	bne.n	80074e8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f003 0307 	and.w	r3, r3, #7
 80074ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2b06      	cmp	r3, #6
 80074d4:	d010      	beq.n	80074f8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f042 0201 	orr.w	r2, r2, #1
 80074e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074e6:	e007      	b.n	80074f8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f042 0201 	orr.w	r2, r2, #1
 80074f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80074f8:	2300      	movs	r3, #0
}
 80074fa:	4618      	mov	r0, r3
 80074fc:	3714      	adds	r7, #20
 80074fe:	46bd      	mov	sp, r7
 8007500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007504:	4770      	bx	lr
 8007506:	bf00      	nop
 8007508:	40010000 	.word	0x40010000
 800750c:	40000400 	.word	0x40000400
 8007510:	40000800 	.word	0x40000800
 8007514:	40000c00 	.word	0x40000c00
 8007518:	40014000 	.word	0x40014000

0800751c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68db      	ldr	r3, [r3, #12]
 800752a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	691b      	ldr	r3, [r3, #16]
 8007532:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	f003 0302 	and.w	r3, r3, #2
 800753a:	2b00      	cmp	r3, #0
 800753c:	d020      	beq.n	8007580 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	f003 0302 	and.w	r3, r3, #2
 8007544:	2b00      	cmp	r3, #0
 8007546:	d01b      	beq.n	8007580 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f06f 0202 	mvn.w	r2, #2
 8007550:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	2201      	movs	r2, #1
 8007556:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	699b      	ldr	r3, [r3, #24]
 800755e:	f003 0303 	and.w	r3, r3, #3
 8007562:	2b00      	cmp	r3, #0
 8007564:	d003      	beq.n	800756e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f999 	bl	800789e <HAL_TIM_IC_CaptureCallback>
 800756c:	e005      	b.n	800757a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 f98b 	bl	800788a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f000 f99c 	bl	80078b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	f003 0304 	and.w	r3, r3, #4
 8007586:	2b00      	cmp	r3, #0
 8007588:	d020      	beq.n	80075cc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f003 0304 	and.w	r3, r3, #4
 8007590:	2b00      	cmp	r3, #0
 8007592:	d01b      	beq.n	80075cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f06f 0204 	mvn.w	r2, #4
 800759c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2202      	movs	r2, #2
 80075a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d003      	beq.n	80075ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075b2:	6878      	ldr	r0, [r7, #4]
 80075b4:	f000 f973 	bl	800789e <HAL_TIM_IC_CaptureCallback>
 80075b8:	e005      	b.n	80075c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 f965 	bl	800788a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f000 f976 	bl	80078b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	2200      	movs	r2, #0
 80075ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	f003 0308 	and.w	r3, r3, #8
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d020      	beq.n	8007618 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f003 0308 	and.w	r3, r3, #8
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d01b      	beq.n	8007618 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f06f 0208 	mvn.w	r2, #8
 80075e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2204      	movs	r2, #4
 80075ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	69db      	ldr	r3, [r3, #28]
 80075f6:	f003 0303 	and.w	r3, r3, #3
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d003      	beq.n	8007606 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f000 f94d 	bl	800789e <HAL_TIM_IC_CaptureCallback>
 8007604:	e005      	b.n	8007612 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 f93f 	bl	800788a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f000 f950 	bl	80078b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	2200      	movs	r2, #0
 8007616:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007618:	68bb      	ldr	r3, [r7, #8]
 800761a:	f003 0310 	and.w	r3, r3, #16
 800761e:	2b00      	cmp	r3, #0
 8007620:	d020      	beq.n	8007664 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f003 0310 	and.w	r3, r3, #16
 8007628:	2b00      	cmp	r3, #0
 800762a:	d01b      	beq.n	8007664 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f06f 0210 	mvn.w	r2, #16
 8007634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2208      	movs	r2, #8
 800763a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007646:	2b00      	cmp	r3, #0
 8007648:	d003      	beq.n	8007652 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 f927 	bl	800789e <HAL_TIM_IC_CaptureCallback>
 8007650:	e005      	b.n	800765e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007652:	6878      	ldr	r0, [r7, #4]
 8007654:	f000 f919 	bl	800788a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 f92a 	bl	80078b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	f003 0301 	and.w	r3, r3, #1
 800766a:	2b00      	cmp	r3, #0
 800766c:	d00c      	beq.n	8007688 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	f003 0301 	and.w	r3, r3, #1
 8007674:	2b00      	cmp	r3, #0
 8007676:	d007      	beq.n	8007688 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f06f 0201 	mvn.w	r2, #1
 8007680:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f7fb fdde 	bl	8003244 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00c      	beq.n	80076ac <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007698:	2b00      	cmp	r3, #0
 800769a:	d007      	beq.n	80076ac <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80076a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f000 fab6 	bl	8007c18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d00c      	beq.n	80076d0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d007      	beq.n	80076d0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80076c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80076ca:	6878      	ldr	r0, [r7, #4]
 80076cc:	f000 f8fb 	bl	80078c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	f003 0320 	and.w	r3, r3, #32
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00c      	beq.n	80076f4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	f003 0320 	and.w	r3, r3, #32
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d007      	beq.n	80076f4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f06f 0220 	mvn.w	r2, #32
 80076ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 fa88 	bl	8007c04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076f4:	bf00      	nop
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007706:	2300      	movs	r3, #0
 8007708:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007710:	2b01      	cmp	r3, #1
 8007712:	d101      	bne.n	8007718 <HAL_TIM_ConfigClockSource+0x1c>
 8007714:	2302      	movs	r3, #2
 8007716:	e0b4      	b.n	8007882 <HAL_TIM_ConfigClockSource+0x186>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2202      	movs	r2, #2
 8007724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	689b      	ldr	r3, [r3, #8]
 800772e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007736:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800773e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	68ba      	ldr	r2, [r7, #8]
 8007746:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007748:	683b      	ldr	r3, [r7, #0]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007750:	d03e      	beq.n	80077d0 <HAL_TIM_ConfigClockSource+0xd4>
 8007752:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007756:	f200 8087 	bhi.w	8007868 <HAL_TIM_ConfigClockSource+0x16c>
 800775a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800775e:	f000 8086 	beq.w	800786e <HAL_TIM_ConfigClockSource+0x172>
 8007762:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007766:	d87f      	bhi.n	8007868 <HAL_TIM_ConfigClockSource+0x16c>
 8007768:	2b70      	cmp	r3, #112	@ 0x70
 800776a:	d01a      	beq.n	80077a2 <HAL_TIM_ConfigClockSource+0xa6>
 800776c:	2b70      	cmp	r3, #112	@ 0x70
 800776e:	d87b      	bhi.n	8007868 <HAL_TIM_ConfigClockSource+0x16c>
 8007770:	2b60      	cmp	r3, #96	@ 0x60
 8007772:	d050      	beq.n	8007816 <HAL_TIM_ConfigClockSource+0x11a>
 8007774:	2b60      	cmp	r3, #96	@ 0x60
 8007776:	d877      	bhi.n	8007868 <HAL_TIM_ConfigClockSource+0x16c>
 8007778:	2b50      	cmp	r3, #80	@ 0x50
 800777a:	d03c      	beq.n	80077f6 <HAL_TIM_ConfigClockSource+0xfa>
 800777c:	2b50      	cmp	r3, #80	@ 0x50
 800777e:	d873      	bhi.n	8007868 <HAL_TIM_ConfigClockSource+0x16c>
 8007780:	2b40      	cmp	r3, #64	@ 0x40
 8007782:	d058      	beq.n	8007836 <HAL_TIM_ConfigClockSource+0x13a>
 8007784:	2b40      	cmp	r3, #64	@ 0x40
 8007786:	d86f      	bhi.n	8007868 <HAL_TIM_ConfigClockSource+0x16c>
 8007788:	2b30      	cmp	r3, #48	@ 0x30
 800778a:	d064      	beq.n	8007856 <HAL_TIM_ConfigClockSource+0x15a>
 800778c:	2b30      	cmp	r3, #48	@ 0x30
 800778e:	d86b      	bhi.n	8007868 <HAL_TIM_ConfigClockSource+0x16c>
 8007790:	2b20      	cmp	r3, #32
 8007792:	d060      	beq.n	8007856 <HAL_TIM_ConfigClockSource+0x15a>
 8007794:	2b20      	cmp	r3, #32
 8007796:	d867      	bhi.n	8007868 <HAL_TIM_ConfigClockSource+0x16c>
 8007798:	2b00      	cmp	r3, #0
 800779a:	d05c      	beq.n	8007856 <HAL_TIM_ConfigClockSource+0x15a>
 800779c:	2b10      	cmp	r3, #16
 800779e:	d05a      	beq.n	8007856 <HAL_TIM_ConfigClockSource+0x15a>
 80077a0:	e062      	b.n	8007868 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80077b2:	f000 f999 	bl	8007ae8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	689b      	ldr	r3, [r3, #8]
 80077bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80077c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	68ba      	ldr	r2, [r7, #8]
 80077cc:	609a      	str	r2, [r3, #8]
      break;
 80077ce:	e04f      	b.n	8007870 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80077e0:	f000 f982 	bl	8007ae8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	689a      	ldr	r2, [r3, #8]
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80077f2:	609a      	str	r2, [r3, #8]
      break;
 80077f4:	e03c      	b.n	8007870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007802:	461a      	mov	r2, r3
 8007804:	f000 f8f6 	bl	80079f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2150      	movs	r1, #80	@ 0x50
 800780e:	4618      	mov	r0, r3
 8007810:	f000 f94f 	bl	8007ab2 <TIM_ITRx_SetConfig>
      break;
 8007814:	e02c      	b.n	8007870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007822:	461a      	mov	r2, r3
 8007824:	f000 f915 	bl	8007a52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	2160      	movs	r1, #96	@ 0x60
 800782e:	4618      	mov	r0, r3
 8007830:	f000 f93f 	bl	8007ab2 <TIM_ITRx_SetConfig>
      break;
 8007834:	e01c      	b.n	8007870 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007842:	461a      	mov	r2, r3
 8007844:	f000 f8d6 	bl	80079f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	2140      	movs	r1, #64	@ 0x40
 800784e:	4618      	mov	r0, r3
 8007850:	f000 f92f 	bl	8007ab2 <TIM_ITRx_SetConfig>
      break;
 8007854:	e00c      	b.n	8007870 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681a      	ldr	r2, [r3, #0]
 800785a:	683b      	ldr	r3, [r7, #0]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4619      	mov	r1, r3
 8007860:	4610      	mov	r0, r2
 8007862:	f000 f926 	bl	8007ab2 <TIM_ITRx_SetConfig>
      break;
 8007866:	e003      	b.n	8007870 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007868:	2301      	movs	r3, #1
 800786a:	73fb      	strb	r3, [r7, #15]
      break;
 800786c:	e000      	b.n	8007870 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800786e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007880:	7bfb      	ldrb	r3, [r7, #15]
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}

0800788a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800788a:	b480      	push	{r7}
 800788c:	b083      	sub	sp, #12
 800788e:	af00      	add	r7, sp, #0
 8007890:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007892:	bf00      	nop
 8007894:	370c      	adds	r7, #12
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr

0800789e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800789e:	b480      	push	{r7}
 80078a0:	b083      	sub	sp, #12
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078a6:	bf00      	nop
 80078a8:	370c      	adds	r7, #12
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr

080078b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078b2:	b480      	push	{r7}
 80078b4:	b083      	sub	sp, #12
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078ba:	bf00      	nop
 80078bc:	370c      	adds	r7, #12
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr

080078c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80078c6:	b480      	push	{r7}
 80078c8:	b083      	sub	sp, #12
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80078ce:	bf00      	nop
 80078d0:	370c      	adds	r7, #12
 80078d2:	46bd      	mov	sp, r7
 80078d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d8:	4770      	bx	lr
	...

080078dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80078dc:	b480      	push	{r7}
 80078de:	b085      	sub	sp, #20
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	4a3a      	ldr	r2, [pc, #232]	@ (80079d8 <TIM_Base_SetConfig+0xfc>)
 80078f0:	4293      	cmp	r3, r2
 80078f2:	d00f      	beq.n	8007914 <TIM_Base_SetConfig+0x38>
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078fa:	d00b      	beq.n	8007914 <TIM_Base_SetConfig+0x38>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a37      	ldr	r2, [pc, #220]	@ (80079dc <TIM_Base_SetConfig+0x100>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d007      	beq.n	8007914 <TIM_Base_SetConfig+0x38>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a36      	ldr	r2, [pc, #216]	@ (80079e0 <TIM_Base_SetConfig+0x104>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d003      	beq.n	8007914 <TIM_Base_SetConfig+0x38>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a35      	ldr	r2, [pc, #212]	@ (80079e4 <TIM_Base_SetConfig+0x108>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d108      	bne.n	8007926 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800791a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	68fa      	ldr	r2, [r7, #12]
 8007922:	4313      	orrs	r3, r2
 8007924:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	4a2b      	ldr	r2, [pc, #172]	@ (80079d8 <TIM_Base_SetConfig+0xfc>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d01b      	beq.n	8007966 <TIM_Base_SetConfig+0x8a>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007934:	d017      	beq.n	8007966 <TIM_Base_SetConfig+0x8a>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	4a28      	ldr	r2, [pc, #160]	@ (80079dc <TIM_Base_SetConfig+0x100>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d013      	beq.n	8007966 <TIM_Base_SetConfig+0x8a>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	4a27      	ldr	r2, [pc, #156]	@ (80079e0 <TIM_Base_SetConfig+0x104>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d00f      	beq.n	8007966 <TIM_Base_SetConfig+0x8a>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	4a26      	ldr	r2, [pc, #152]	@ (80079e4 <TIM_Base_SetConfig+0x108>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d00b      	beq.n	8007966 <TIM_Base_SetConfig+0x8a>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a25      	ldr	r2, [pc, #148]	@ (80079e8 <TIM_Base_SetConfig+0x10c>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d007      	beq.n	8007966 <TIM_Base_SetConfig+0x8a>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	4a24      	ldr	r2, [pc, #144]	@ (80079ec <TIM_Base_SetConfig+0x110>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d003      	beq.n	8007966 <TIM_Base_SetConfig+0x8a>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a23      	ldr	r2, [pc, #140]	@ (80079f0 <TIM_Base_SetConfig+0x114>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d108      	bne.n	8007978 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800796c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	68fa      	ldr	r2, [r7, #12]
 8007974:	4313      	orrs	r3, r2
 8007976:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	695b      	ldr	r3, [r3, #20]
 8007982:	4313      	orrs	r3, r2
 8007984:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	68fa      	ldr	r2, [r7, #12]
 800798a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	689a      	ldr	r2, [r3, #8]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	681a      	ldr	r2, [r3, #0]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	4a0e      	ldr	r2, [pc, #56]	@ (80079d8 <TIM_Base_SetConfig+0xfc>)
 80079a0:	4293      	cmp	r3, r2
 80079a2:	d103      	bne.n	80079ac <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	691a      	ldr	r2, [r3, #16]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2201      	movs	r2, #1
 80079b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	f003 0301 	and.w	r3, r3, #1
 80079ba:	2b01      	cmp	r3, #1
 80079bc:	d105      	bne.n	80079ca <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	f023 0201 	bic.w	r2, r3, #1
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	611a      	str	r2, [r3, #16]
  }
}
 80079ca:	bf00      	nop
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	40010000 	.word	0x40010000
 80079dc:	40000400 	.word	0x40000400
 80079e0:	40000800 	.word	0x40000800
 80079e4:	40000c00 	.word	0x40000c00
 80079e8:	40014000 	.word	0x40014000
 80079ec:	40014400 	.word	0x40014400
 80079f0:	40014800 	.word	0x40014800

080079f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b087      	sub	sp, #28
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	60f8      	str	r0, [r7, #12]
 80079fc:	60b9      	str	r1, [r7, #8]
 80079fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	6a1b      	ldr	r3, [r3, #32]
 8007a04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	f023 0201 	bic.w	r2, r3, #1
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007a1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	011b      	lsls	r3, r3, #4
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	f023 030a 	bic.w	r3, r3, #10
 8007a30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007a32:	697a      	ldr	r2, [r7, #20]
 8007a34:	68bb      	ldr	r3, [r7, #8]
 8007a36:	4313      	orrs	r3, r2
 8007a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	693a      	ldr	r2, [r7, #16]
 8007a3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	697a      	ldr	r2, [r7, #20]
 8007a44:	621a      	str	r2, [r3, #32]
}
 8007a46:	bf00      	nop
 8007a48:	371c      	adds	r7, #28
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a50:	4770      	bx	lr

08007a52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a52:	b480      	push	{r7}
 8007a54:	b087      	sub	sp, #28
 8007a56:	af00      	add	r7, sp, #0
 8007a58:	60f8      	str	r0, [r7, #12]
 8007a5a:	60b9      	str	r1, [r7, #8]
 8007a5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6a1b      	ldr	r3, [r3, #32]
 8007a62:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	6a1b      	ldr	r3, [r3, #32]
 8007a68:	f023 0210 	bic.w	r2, r3, #16
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	699b      	ldr	r3, [r3, #24]
 8007a74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007a7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	031b      	lsls	r3, r3, #12
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007a88:	697b      	ldr	r3, [r7, #20]
 8007a8a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007a8e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	011b      	lsls	r3, r3, #4
 8007a94:	697a      	ldr	r2, [r7, #20]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	697a      	ldr	r2, [r7, #20]
 8007aa4:	621a      	str	r2, [r3, #32]
}
 8007aa6:	bf00      	nop
 8007aa8:	371c      	adds	r7, #28
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab0:	4770      	bx	lr

08007ab2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ab2:	b480      	push	{r7}
 8007ab4:	b085      	sub	sp, #20
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
 8007aba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ac8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007aca:	683a      	ldr	r2, [r7, #0]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	f043 0307 	orr.w	r3, r3, #7
 8007ad4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	609a      	str	r2, [r3, #8]
}
 8007adc:	bf00      	nop
 8007ade:	3714      	adds	r7, #20
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae6:	4770      	bx	lr

08007ae8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	60b9      	str	r1, [r7, #8]
 8007af2:	607a      	str	r2, [r7, #4]
 8007af4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b02:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	021a      	lsls	r2, r3, #8
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	431a      	orrs	r2, r3
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	697a      	ldr	r2, [r7, #20]
 8007b12:	4313      	orrs	r3, r2
 8007b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	609a      	str	r2, [r3, #8]
}
 8007b1c:	bf00      	nop
 8007b1e:	371c      	adds	r7, #28
 8007b20:	46bd      	mov	sp, r7
 8007b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b26:	4770      	bx	lr

08007b28 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b38:	2b01      	cmp	r3, #1
 8007b3a:	d101      	bne.n	8007b40 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007b3c:	2302      	movs	r3, #2
 8007b3e:	e050      	b.n	8007be2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b66:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68fa      	ldr	r2, [r7, #12]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68fa      	ldr	r2, [r7, #12]
 8007b78:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a1c      	ldr	r2, [pc, #112]	@ (8007bf0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d018      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b8c:	d013      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a18      	ldr	r2, [pc, #96]	@ (8007bf4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d00e      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a16      	ldr	r2, [pc, #88]	@ (8007bf8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d009      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a15      	ldr	r2, [pc, #84]	@ (8007bfc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d004      	beq.n	8007bb6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a13      	ldr	r2, [pc, #76]	@ (8007c00 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d10c      	bne.n	8007bd0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007bbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	685b      	ldr	r3, [r3, #4]
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	68ba      	ldr	r2, [r7, #8]
 8007bce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2201      	movs	r2, #1
 8007bd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	2200      	movs	r2, #0
 8007bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007be0:	2300      	movs	r3, #0
}
 8007be2:	4618      	mov	r0, r3
 8007be4:	3714      	adds	r7, #20
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
 8007bee:	bf00      	nop
 8007bf0:	40010000 	.word	0x40010000
 8007bf4:	40000400 	.word	0x40000400
 8007bf8:	40000800 	.word	0x40000800
 8007bfc:	40000c00 	.word	0x40000c00
 8007c00:	40014000 	.word	0x40014000

08007c04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d101      	bne.n	8007c3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e042      	b.n	8007cc4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d106      	bne.n	8007c58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c52:	6878      	ldr	r0, [r7, #4]
 8007c54:	f7fb fdda 	bl	800380c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2224      	movs	r2, #36	@ 0x24
 8007c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	68da      	ldr	r2, [r3, #12]
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007c6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 f973 	bl	8007f5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	691a      	ldr	r2, [r3, #16]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007c84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	695a      	ldr	r2, [r3, #20]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007c94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	68da      	ldr	r2, [r3, #12]
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ca4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2220      	movs	r2, #32
 8007cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2220      	movs	r2, #32
 8007cb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3708      	adds	r7, #8
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b08a      	sub	sp, #40	@ 0x28
 8007cd0:	af02      	add	r7, sp, #8
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	603b      	str	r3, [r7, #0]
 8007cd8:	4613      	mov	r3, r2
 8007cda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b20      	cmp	r3, #32
 8007cea:	d175      	bne.n	8007dd8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d002      	beq.n	8007cf8 <HAL_UART_Transmit+0x2c>
 8007cf2:	88fb      	ldrh	r3, [r7, #6]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d101      	bne.n	8007cfc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	e06e      	b.n	8007dda <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2221      	movs	r2, #33	@ 0x21
 8007d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d0a:	f7fb ff7f 	bl	8003c0c <HAL_GetTick>
 8007d0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	88fa      	ldrh	r2, [r7, #6]
 8007d14:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	88fa      	ldrh	r2, [r7, #6]
 8007d1a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	689b      	ldr	r3, [r3, #8]
 8007d20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d24:	d108      	bne.n	8007d38 <HAL_UART_Transmit+0x6c>
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	691b      	ldr	r3, [r3, #16]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d104      	bne.n	8007d38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	61bb      	str	r3, [r7, #24]
 8007d36:	e003      	b.n	8007d40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007d38:	68bb      	ldr	r3, [r7, #8]
 8007d3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d40:	e02e      	b.n	8007da0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	9300      	str	r3, [sp, #0]
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	2200      	movs	r2, #0
 8007d4a:	2180      	movs	r1, #128	@ 0x80
 8007d4c:	68f8      	ldr	r0, [r7, #12]
 8007d4e:	f000 f848 	bl	8007de2 <UART_WaitOnFlagUntilTimeout>
 8007d52:	4603      	mov	r3, r0
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d005      	beq.n	8007d64 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	2220      	movs	r2, #32
 8007d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007d60:	2303      	movs	r3, #3
 8007d62:	e03a      	b.n	8007dda <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007d64:	69fb      	ldr	r3, [r7, #28]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d10b      	bne.n	8007d82 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	881b      	ldrh	r3, [r3, #0]
 8007d6e:	461a      	mov	r2, r3
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d78:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007d7a:	69bb      	ldr	r3, [r7, #24]
 8007d7c:	3302      	adds	r3, #2
 8007d7e:	61bb      	str	r3, [r7, #24]
 8007d80:	e007      	b.n	8007d92 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d82:	69fb      	ldr	r3, [r7, #28]
 8007d84:	781a      	ldrb	r2, [r3, #0]
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	3301      	adds	r3, #1
 8007d90:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007d96:	b29b      	uxth	r3, r3
 8007d98:	3b01      	subs	r3, #1
 8007d9a:	b29a      	uxth	r2, r3
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d1cb      	bne.n	8007d42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	9300      	str	r3, [sp, #0]
 8007dae:	697b      	ldr	r3, [r7, #20]
 8007db0:	2200      	movs	r2, #0
 8007db2:	2140      	movs	r1, #64	@ 0x40
 8007db4:	68f8      	ldr	r0, [r7, #12]
 8007db6:	f000 f814 	bl	8007de2 <UART_WaitOnFlagUntilTimeout>
 8007dba:	4603      	mov	r3, r0
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	d005      	beq.n	8007dcc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2220      	movs	r2, #32
 8007dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007dc8:	2303      	movs	r3, #3
 8007dca:	e006      	b.n	8007dda <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2220      	movs	r2, #32
 8007dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	e000      	b.n	8007dda <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007dd8:	2302      	movs	r3, #2
  }
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3720      	adds	r7, #32
 8007dde:	46bd      	mov	sp, r7
 8007de0:	bd80      	pop	{r7, pc}

08007de2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007de2:	b580      	push	{r7, lr}
 8007de4:	b086      	sub	sp, #24
 8007de6:	af00      	add	r7, sp, #0
 8007de8:	60f8      	str	r0, [r7, #12]
 8007dea:	60b9      	str	r1, [r7, #8]
 8007dec:	603b      	str	r3, [r7, #0]
 8007dee:	4613      	mov	r3, r2
 8007df0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007df2:	e03b      	b.n	8007e6c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007df4:	6a3b      	ldr	r3, [r7, #32]
 8007df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfa:	d037      	beq.n	8007e6c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007dfc:	f7fb ff06 	bl	8003c0c <HAL_GetTick>
 8007e00:	4602      	mov	r2, r0
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	1ad3      	subs	r3, r2, r3
 8007e06:	6a3a      	ldr	r2, [r7, #32]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d302      	bcc.n	8007e12 <UART_WaitOnFlagUntilTimeout+0x30>
 8007e0c:	6a3b      	ldr	r3, [r7, #32]
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d101      	bne.n	8007e16 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e03a      	b.n	8007e8c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	68db      	ldr	r3, [r3, #12]
 8007e1c:	f003 0304 	and.w	r3, r3, #4
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d023      	beq.n	8007e6c <UART_WaitOnFlagUntilTimeout+0x8a>
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	2b80      	cmp	r3, #128	@ 0x80
 8007e28:	d020      	beq.n	8007e6c <UART_WaitOnFlagUntilTimeout+0x8a>
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	2b40      	cmp	r3, #64	@ 0x40
 8007e2e:	d01d      	beq.n	8007e6c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f003 0308 	and.w	r3, r3, #8
 8007e3a:	2b08      	cmp	r3, #8
 8007e3c:	d116      	bne.n	8007e6c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007e3e:	2300      	movs	r3, #0
 8007e40:	617b      	str	r3, [r7, #20]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	617b      	str	r3, [r7, #20]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	617b      	str	r3, [r7, #20]
 8007e52:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007e54:	68f8      	ldr	r0, [r7, #12]
 8007e56:	f000 f81d 	bl	8007e94 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2208      	movs	r2, #8
 8007e5e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e00f      	b.n	8007e8c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	4013      	ands	r3, r2
 8007e76:	68ba      	ldr	r2, [r7, #8]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	bf0c      	ite	eq
 8007e7c:	2301      	moveq	r3, #1
 8007e7e:	2300      	movne	r3, #0
 8007e80:	b2db      	uxtb	r3, r3
 8007e82:	461a      	mov	r2, r3
 8007e84:	79fb      	ldrb	r3, [r7, #7]
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d0b4      	beq.n	8007df4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e8a:	2300      	movs	r3, #0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3718      	adds	r7, #24
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b095      	sub	sp, #84	@ 0x54
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	330c      	adds	r3, #12
 8007ea2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea6:	e853 3f00 	ldrex	r3, [r3]
 8007eaa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007eb2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	330c      	adds	r3, #12
 8007eba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007ebc:	643a      	str	r2, [r7, #64]	@ 0x40
 8007ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ec0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ec2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ec4:	e841 2300 	strex	r3, r2, [r1]
 8007ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1e5      	bne.n	8007e9c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3314      	adds	r3, #20
 8007ed6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed8:	6a3b      	ldr	r3, [r7, #32]
 8007eda:	e853 3f00 	ldrex	r3, [r3]
 8007ede:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ee0:	69fb      	ldr	r3, [r7, #28]
 8007ee2:	f023 0301 	bic.w	r3, r3, #1
 8007ee6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	3314      	adds	r3, #20
 8007eee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007ef0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007ef2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ef6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ef8:	e841 2300 	strex	r3, r2, [r1]
 8007efc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d1e5      	bne.n	8007ed0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d119      	bne.n	8007f40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	330c      	adds	r3, #12
 8007f12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	e853 3f00 	ldrex	r3, [r3]
 8007f1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	f023 0310 	bic.w	r3, r3, #16
 8007f22:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	330c      	adds	r3, #12
 8007f2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f2c:	61ba      	str	r2, [r7, #24]
 8007f2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f30:	6979      	ldr	r1, [r7, #20]
 8007f32:	69ba      	ldr	r2, [r7, #24]
 8007f34:	e841 2300 	strex	r3, r2, [r1]
 8007f38:	613b      	str	r3, [r7, #16]
   return(result);
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d1e5      	bne.n	8007f0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2220      	movs	r2, #32
 8007f44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007f4e:	bf00      	nop
 8007f50:	3754      	adds	r7, #84	@ 0x54
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr
	...

08007f5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007f5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f60:	b0c0      	sub	sp, #256	@ 0x100
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	691b      	ldr	r3, [r3, #16]
 8007f70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f78:	68d9      	ldr	r1, [r3, #12]
 8007f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	ea40 0301 	orr.w	r3, r0, r1
 8007f84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007f86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f8a:	689a      	ldr	r2, [r3, #8]
 8007f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	431a      	orrs	r2, r3
 8007f94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f98:	695b      	ldr	r3, [r3, #20]
 8007f9a:	431a      	orrs	r2, r3
 8007f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fa0:	69db      	ldr	r3, [r3, #28]
 8007fa2:	4313      	orrs	r3, r2
 8007fa4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007fa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007fb4:	f021 010c 	bic.w	r1, r1, #12
 8007fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007fc2:	430b      	orrs	r3, r1
 8007fc4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	695b      	ldr	r3, [r3, #20]
 8007fce:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007fd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fd6:	6999      	ldr	r1, [r3, #24]
 8007fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fdc:	681a      	ldr	r2, [r3, #0]
 8007fde:	ea40 0301 	orr.w	r3, r0, r1
 8007fe2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fe8:	681a      	ldr	r2, [r3, #0]
 8007fea:	4b8f      	ldr	r3, [pc, #572]	@ (8008228 <UART_SetConfig+0x2cc>)
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d005      	beq.n	8007ffc <UART_SetConfig+0xa0>
 8007ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ff4:	681a      	ldr	r2, [r3, #0]
 8007ff6:	4b8d      	ldr	r3, [pc, #564]	@ (800822c <UART_SetConfig+0x2d0>)
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d104      	bne.n	8008006 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ffc:	f7fe f9e6 	bl	80063cc <HAL_RCC_GetPCLK2Freq>
 8008000:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008004:	e003      	b.n	800800e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008006:	f7fe f9cd 	bl	80063a4 <HAL_RCC_GetPCLK1Freq>
 800800a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800800e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008012:	69db      	ldr	r3, [r3, #28]
 8008014:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008018:	f040 810c 	bne.w	8008234 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800801c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008020:	2200      	movs	r2, #0
 8008022:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008026:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800802a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800802e:	4622      	mov	r2, r4
 8008030:	462b      	mov	r3, r5
 8008032:	1891      	adds	r1, r2, r2
 8008034:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008036:	415b      	adcs	r3, r3
 8008038:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800803a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800803e:	4621      	mov	r1, r4
 8008040:	eb12 0801 	adds.w	r8, r2, r1
 8008044:	4629      	mov	r1, r5
 8008046:	eb43 0901 	adc.w	r9, r3, r1
 800804a:	f04f 0200 	mov.w	r2, #0
 800804e:	f04f 0300 	mov.w	r3, #0
 8008052:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008056:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800805a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800805e:	4690      	mov	r8, r2
 8008060:	4699      	mov	r9, r3
 8008062:	4623      	mov	r3, r4
 8008064:	eb18 0303 	adds.w	r3, r8, r3
 8008068:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800806c:	462b      	mov	r3, r5
 800806e:	eb49 0303 	adc.w	r3, r9, r3
 8008072:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	2200      	movs	r2, #0
 800807e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008082:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008086:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800808a:	460b      	mov	r3, r1
 800808c:	18db      	adds	r3, r3, r3
 800808e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008090:	4613      	mov	r3, r2
 8008092:	eb42 0303 	adc.w	r3, r2, r3
 8008096:	657b      	str	r3, [r7, #84]	@ 0x54
 8008098:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800809c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80080a0:	f7f8 fd8a 	bl	8000bb8 <__aeabi_uldivmod>
 80080a4:	4602      	mov	r2, r0
 80080a6:	460b      	mov	r3, r1
 80080a8:	4b61      	ldr	r3, [pc, #388]	@ (8008230 <UART_SetConfig+0x2d4>)
 80080aa:	fba3 2302 	umull	r2, r3, r3, r2
 80080ae:	095b      	lsrs	r3, r3, #5
 80080b0:	011c      	lsls	r4, r3, #4
 80080b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80080b6:	2200      	movs	r2, #0
 80080b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80080bc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80080c0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80080c4:	4642      	mov	r2, r8
 80080c6:	464b      	mov	r3, r9
 80080c8:	1891      	adds	r1, r2, r2
 80080ca:	64b9      	str	r1, [r7, #72]	@ 0x48
 80080cc:	415b      	adcs	r3, r3
 80080ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080d0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80080d4:	4641      	mov	r1, r8
 80080d6:	eb12 0a01 	adds.w	sl, r2, r1
 80080da:	4649      	mov	r1, r9
 80080dc:	eb43 0b01 	adc.w	fp, r3, r1
 80080e0:	f04f 0200 	mov.w	r2, #0
 80080e4:	f04f 0300 	mov.w	r3, #0
 80080e8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80080ec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80080f0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080f4:	4692      	mov	sl, r2
 80080f6:	469b      	mov	fp, r3
 80080f8:	4643      	mov	r3, r8
 80080fa:	eb1a 0303 	adds.w	r3, sl, r3
 80080fe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008102:	464b      	mov	r3, r9
 8008104:	eb4b 0303 	adc.w	r3, fp, r3
 8008108:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800810c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	2200      	movs	r2, #0
 8008114:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008118:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800811c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008120:	460b      	mov	r3, r1
 8008122:	18db      	adds	r3, r3, r3
 8008124:	643b      	str	r3, [r7, #64]	@ 0x40
 8008126:	4613      	mov	r3, r2
 8008128:	eb42 0303 	adc.w	r3, r2, r3
 800812c:	647b      	str	r3, [r7, #68]	@ 0x44
 800812e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008132:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008136:	f7f8 fd3f 	bl	8000bb8 <__aeabi_uldivmod>
 800813a:	4602      	mov	r2, r0
 800813c:	460b      	mov	r3, r1
 800813e:	4611      	mov	r1, r2
 8008140:	4b3b      	ldr	r3, [pc, #236]	@ (8008230 <UART_SetConfig+0x2d4>)
 8008142:	fba3 2301 	umull	r2, r3, r3, r1
 8008146:	095b      	lsrs	r3, r3, #5
 8008148:	2264      	movs	r2, #100	@ 0x64
 800814a:	fb02 f303 	mul.w	r3, r2, r3
 800814e:	1acb      	subs	r3, r1, r3
 8008150:	00db      	lsls	r3, r3, #3
 8008152:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008156:	4b36      	ldr	r3, [pc, #216]	@ (8008230 <UART_SetConfig+0x2d4>)
 8008158:	fba3 2302 	umull	r2, r3, r3, r2
 800815c:	095b      	lsrs	r3, r3, #5
 800815e:	005b      	lsls	r3, r3, #1
 8008160:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008164:	441c      	add	r4, r3
 8008166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800816a:	2200      	movs	r2, #0
 800816c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008170:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008174:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008178:	4642      	mov	r2, r8
 800817a:	464b      	mov	r3, r9
 800817c:	1891      	adds	r1, r2, r2
 800817e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008180:	415b      	adcs	r3, r3
 8008182:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008184:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008188:	4641      	mov	r1, r8
 800818a:	1851      	adds	r1, r2, r1
 800818c:	6339      	str	r1, [r7, #48]	@ 0x30
 800818e:	4649      	mov	r1, r9
 8008190:	414b      	adcs	r3, r1
 8008192:	637b      	str	r3, [r7, #52]	@ 0x34
 8008194:	f04f 0200 	mov.w	r2, #0
 8008198:	f04f 0300 	mov.w	r3, #0
 800819c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80081a0:	4659      	mov	r1, fp
 80081a2:	00cb      	lsls	r3, r1, #3
 80081a4:	4651      	mov	r1, sl
 80081a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80081aa:	4651      	mov	r1, sl
 80081ac:	00ca      	lsls	r2, r1, #3
 80081ae:	4610      	mov	r0, r2
 80081b0:	4619      	mov	r1, r3
 80081b2:	4603      	mov	r3, r0
 80081b4:	4642      	mov	r2, r8
 80081b6:	189b      	adds	r3, r3, r2
 80081b8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80081bc:	464b      	mov	r3, r9
 80081be:	460a      	mov	r2, r1
 80081c0:	eb42 0303 	adc.w	r3, r2, r3
 80081c4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80081c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80081d4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80081d8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80081dc:	460b      	mov	r3, r1
 80081de:	18db      	adds	r3, r3, r3
 80081e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081e2:	4613      	mov	r3, r2
 80081e4:	eb42 0303 	adc.w	r3, r2, r3
 80081e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80081ea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80081ee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80081f2:	f7f8 fce1 	bl	8000bb8 <__aeabi_uldivmod>
 80081f6:	4602      	mov	r2, r0
 80081f8:	460b      	mov	r3, r1
 80081fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008230 <UART_SetConfig+0x2d4>)
 80081fc:	fba3 1302 	umull	r1, r3, r3, r2
 8008200:	095b      	lsrs	r3, r3, #5
 8008202:	2164      	movs	r1, #100	@ 0x64
 8008204:	fb01 f303 	mul.w	r3, r1, r3
 8008208:	1ad3      	subs	r3, r2, r3
 800820a:	00db      	lsls	r3, r3, #3
 800820c:	3332      	adds	r3, #50	@ 0x32
 800820e:	4a08      	ldr	r2, [pc, #32]	@ (8008230 <UART_SetConfig+0x2d4>)
 8008210:	fba2 2303 	umull	r2, r3, r2, r3
 8008214:	095b      	lsrs	r3, r3, #5
 8008216:	f003 0207 	and.w	r2, r3, #7
 800821a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4422      	add	r2, r4
 8008222:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008224:	e106      	b.n	8008434 <UART_SetConfig+0x4d8>
 8008226:	bf00      	nop
 8008228:	40011000 	.word	0x40011000
 800822c:	40011400 	.word	0x40011400
 8008230:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008234:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008238:	2200      	movs	r2, #0
 800823a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800823e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008242:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008246:	4642      	mov	r2, r8
 8008248:	464b      	mov	r3, r9
 800824a:	1891      	adds	r1, r2, r2
 800824c:	6239      	str	r1, [r7, #32]
 800824e:	415b      	adcs	r3, r3
 8008250:	627b      	str	r3, [r7, #36]	@ 0x24
 8008252:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008256:	4641      	mov	r1, r8
 8008258:	1854      	adds	r4, r2, r1
 800825a:	4649      	mov	r1, r9
 800825c:	eb43 0501 	adc.w	r5, r3, r1
 8008260:	f04f 0200 	mov.w	r2, #0
 8008264:	f04f 0300 	mov.w	r3, #0
 8008268:	00eb      	lsls	r3, r5, #3
 800826a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800826e:	00e2      	lsls	r2, r4, #3
 8008270:	4614      	mov	r4, r2
 8008272:	461d      	mov	r5, r3
 8008274:	4643      	mov	r3, r8
 8008276:	18e3      	adds	r3, r4, r3
 8008278:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800827c:	464b      	mov	r3, r9
 800827e:	eb45 0303 	adc.w	r3, r5, r3
 8008282:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008286:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800828a:	685b      	ldr	r3, [r3, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008292:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008296:	f04f 0200 	mov.w	r2, #0
 800829a:	f04f 0300 	mov.w	r3, #0
 800829e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80082a2:	4629      	mov	r1, r5
 80082a4:	008b      	lsls	r3, r1, #2
 80082a6:	4621      	mov	r1, r4
 80082a8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80082ac:	4621      	mov	r1, r4
 80082ae:	008a      	lsls	r2, r1, #2
 80082b0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80082b4:	f7f8 fc80 	bl	8000bb8 <__aeabi_uldivmod>
 80082b8:	4602      	mov	r2, r0
 80082ba:	460b      	mov	r3, r1
 80082bc:	4b60      	ldr	r3, [pc, #384]	@ (8008440 <UART_SetConfig+0x4e4>)
 80082be:	fba3 2302 	umull	r2, r3, r3, r2
 80082c2:	095b      	lsrs	r3, r3, #5
 80082c4:	011c      	lsls	r4, r3, #4
 80082c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80082ca:	2200      	movs	r2, #0
 80082cc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80082d0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80082d4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80082d8:	4642      	mov	r2, r8
 80082da:	464b      	mov	r3, r9
 80082dc:	1891      	adds	r1, r2, r2
 80082de:	61b9      	str	r1, [r7, #24]
 80082e0:	415b      	adcs	r3, r3
 80082e2:	61fb      	str	r3, [r7, #28]
 80082e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80082e8:	4641      	mov	r1, r8
 80082ea:	1851      	adds	r1, r2, r1
 80082ec:	6139      	str	r1, [r7, #16]
 80082ee:	4649      	mov	r1, r9
 80082f0:	414b      	adcs	r3, r1
 80082f2:	617b      	str	r3, [r7, #20]
 80082f4:	f04f 0200 	mov.w	r2, #0
 80082f8:	f04f 0300 	mov.w	r3, #0
 80082fc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008300:	4659      	mov	r1, fp
 8008302:	00cb      	lsls	r3, r1, #3
 8008304:	4651      	mov	r1, sl
 8008306:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800830a:	4651      	mov	r1, sl
 800830c:	00ca      	lsls	r2, r1, #3
 800830e:	4610      	mov	r0, r2
 8008310:	4619      	mov	r1, r3
 8008312:	4603      	mov	r3, r0
 8008314:	4642      	mov	r2, r8
 8008316:	189b      	adds	r3, r3, r2
 8008318:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800831c:	464b      	mov	r3, r9
 800831e:	460a      	mov	r2, r1
 8008320:	eb42 0303 	adc.w	r3, r2, r3
 8008324:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008328:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800832c:	685b      	ldr	r3, [r3, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008332:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008334:	f04f 0200 	mov.w	r2, #0
 8008338:	f04f 0300 	mov.w	r3, #0
 800833c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008340:	4649      	mov	r1, r9
 8008342:	008b      	lsls	r3, r1, #2
 8008344:	4641      	mov	r1, r8
 8008346:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800834a:	4641      	mov	r1, r8
 800834c:	008a      	lsls	r2, r1, #2
 800834e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008352:	f7f8 fc31 	bl	8000bb8 <__aeabi_uldivmod>
 8008356:	4602      	mov	r2, r0
 8008358:	460b      	mov	r3, r1
 800835a:	4611      	mov	r1, r2
 800835c:	4b38      	ldr	r3, [pc, #224]	@ (8008440 <UART_SetConfig+0x4e4>)
 800835e:	fba3 2301 	umull	r2, r3, r3, r1
 8008362:	095b      	lsrs	r3, r3, #5
 8008364:	2264      	movs	r2, #100	@ 0x64
 8008366:	fb02 f303 	mul.w	r3, r2, r3
 800836a:	1acb      	subs	r3, r1, r3
 800836c:	011b      	lsls	r3, r3, #4
 800836e:	3332      	adds	r3, #50	@ 0x32
 8008370:	4a33      	ldr	r2, [pc, #204]	@ (8008440 <UART_SetConfig+0x4e4>)
 8008372:	fba2 2303 	umull	r2, r3, r2, r3
 8008376:	095b      	lsrs	r3, r3, #5
 8008378:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800837c:	441c      	add	r4, r3
 800837e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008382:	2200      	movs	r2, #0
 8008384:	673b      	str	r3, [r7, #112]	@ 0x70
 8008386:	677a      	str	r2, [r7, #116]	@ 0x74
 8008388:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800838c:	4642      	mov	r2, r8
 800838e:	464b      	mov	r3, r9
 8008390:	1891      	adds	r1, r2, r2
 8008392:	60b9      	str	r1, [r7, #8]
 8008394:	415b      	adcs	r3, r3
 8008396:	60fb      	str	r3, [r7, #12]
 8008398:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800839c:	4641      	mov	r1, r8
 800839e:	1851      	adds	r1, r2, r1
 80083a0:	6039      	str	r1, [r7, #0]
 80083a2:	4649      	mov	r1, r9
 80083a4:	414b      	adcs	r3, r1
 80083a6:	607b      	str	r3, [r7, #4]
 80083a8:	f04f 0200 	mov.w	r2, #0
 80083ac:	f04f 0300 	mov.w	r3, #0
 80083b0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80083b4:	4659      	mov	r1, fp
 80083b6:	00cb      	lsls	r3, r1, #3
 80083b8:	4651      	mov	r1, sl
 80083ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80083be:	4651      	mov	r1, sl
 80083c0:	00ca      	lsls	r2, r1, #3
 80083c2:	4610      	mov	r0, r2
 80083c4:	4619      	mov	r1, r3
 80083c6:	4603      	mov	r3, r0
 80083c8:	4642      	mov	r2, r8
 80083ca:	189b      	adds	r3, r3, r2
 80083cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80083ce:	464b      	mov	r3, r9
 80083d0:	460a      	mov	r2, r1
 80083d2:	eb42 0303 	adc.w	r3, r2, r3
 80083d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80083d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80083e2:	667a      	str	r2, [r7, #100]	@ 0x64
 80083e4:	f04f 0200 	mov.w	r2, #0
 80083e8:	f04f 0300 	mov.w	r3, #0
 80083ec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80083f0:	4649      	mov	r1, r9
 80083f2:	008b      	lsls	r3, r1, #2
 80083f4:	4641      	mov	r1, r8
 80083f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80083fa:	4641      	mov	r1, r8
 80083fc:	008a      	lsls	r2, r1, #2
 80083fe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008402:	f7f8 fbd9 	bl	8000bb8 <__aeabi_uldivmod>
 8008406:	4602      	mov	r2, r0
 8008408:	460b      	mov	r3, r1
 800840a:	4b0d      	ldr	r3, [pc, #52]	@ (8008440 <UART_SetConfig+0x4e4>)
 800840c:	fba3 1302 	umull	r1, r3, r3, r2
 8008410:	095b      	lsrs	r3, r3, #5
 8008412:	2164      	movs	r1, #100	@ 0x64
 8008414:	fb01 f303 	mul.w	r3, r1, r3
 8008418:	1ad3      	subs	r3, r2, r3
 800841a:	011b      	lsls	r3, r3, #4
 800841c:	3332      	adds	r3, #50	@ 0x32
 800841e:	4a08      	ldr	r2, [pc, #32]	@ (8008440 <UART_SetConfig+0x4e4>)
 8008420:	fba2 2303 	umull	r2, r3, r2, r3
 8008424:	095b      	lsrs	r3, r3, #5
 8008426:	f003 020f 	and.w	r2, r3, #15
 800842a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4422      	add	r2, r4
 8008432:	609a      	str	r2, [r3, #8]
}
 8008434:	bf00      	nop
 8008436:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800843a:	46bd      	mov	sp, r7
 800843c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008440:	51eb851f 	.word	0x51eb851f

08008444 <__cvt>:
 8008444:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008448:	ec57 6b10 	vmov	r6, r7, d0
 800844c:	2f00      	cmp	r7, #0
 800844e:	460c      	mov	r4, r1
 8008450:	4619      	mov	r1, r3
 8008452:	463b      	mov	r3, r7
 8008454:	bfbb      	ittet	lt
 8008456:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800845a:	461f      	movlt	r7, r3
 800845c:	2300      	movge	r3, #0
 800845e:	232d      	movlt	r3, #45	@ 0x2d
 8008460:	700b      	strb	r3, [r1, #0]
 8008462:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008464:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008468:	4691      	mov	r9, r2
 800846a:	f023 0820 	bic.w	r8, r3, #32
 800846e:	bfbc      	itt	lt
 8008470:	4632      	movlt	r2, r6
 8008472:	4616      	movlt	r6, r2
 8008474:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008478:	d005      	beq.n	8008486 <__cvt+0x42>
 800847a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800847e:	d100      	bne.n	8008482 <__cvt+0x3e>
 8008480:	3401      	adds	r4, #1
 8008482:	2102      	movs	r1, #2
 8008484:	e000      	b.n	8008488 <__cvt+0x44>
 8008486:	2103      	movs	r1, #3
 8008488:	ab03      	add	r3, sp, #12
 800848a:	9301      	str	r3, [sp, #4]
 800848c:	ab02      	add	r3, sp, #8
 800848e:	9300      	str	r3, [sp, #0]
 8008490:	ec47 6b10 	vmov	d0, r6, r7
 8008494:	4653      	mov	r3, sl
 8008496:	4622      	mov	r2, r4
 8008498:	f000 fe5a 	bl	8009150 <_dtoa_r>
 800849c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80084a0:	4605      	mov	r5, r0
 80084a2:	d119      	bne.n	80084d8 <__cvt+0x94>
 80084a4:	f019 0f01 	tst.w	r9, #1
 80084a8:	d00e      	beq.n	80084c8 <__cvt+0x84>
 80084aa:	eb00 0904 	add.w	r9, r0, r4
 80084ae:	2200      	movs	r2, #0
 80084b0:	2300      	movs	r3, #0
 80084b2:	4630      	mov	r0, r6
 80084b4:	4639      	mov	r1, r7
 80084b6:	f7f8 fb0f 	bl	8000ad8 <__aeabi_dcmpeq>
 80084ba:	b108      	cbz	r0, 80084c0 <__cvt+0x7c>
 80084bc:	f8cd 900c 	str.w	r9, [sp, #12]
 80084c0:	2230      	movs	r2, #48	@ 0x30
 80084c2:	9b03      	ldr	r3, [sp, #12]
 80084c4:	454b      	cmp	r3, r9
 80084c6:	d31e      	bcc.n	8008506 <__cvt+0xc2>
 80084c8:	9b03      	ldr	r3, [sp, #12]
 80084ca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80084cc:	1b5b      	subs	r3, r3, r5
 80084ce:	4628      	mov	r0, r5
 80084d0:	6013      	str	r3, [r2, #0]
 80084d2:	b004      	add	sp, #16
 80084d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084d8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80084dc:	eb00 0904 	add.w	r9, r0, r4
 80084e0:	d1e5      	bne.n	80084ae <__cvt+0x6a>
 80084e2:	7803      	ldrb	r3, [r0, #0]
 80084e4:	2b30      	cmp	r3, #48	@ 0x30
 80084e6:	d10a      	bne.n	80084fe <__cvt+0xba>
 80084e8:	2200      	movs	r2, #0
 80084ea:	2300      	movs	r3, #0
 80084ec:	4630      	mov	r0, r6
 80084ee:	4639      	mov	r1, r7
 80084f0:	f7f8 faf2 	bl	8000ad8 <__aeabi_dcmpeq>
 80084f4:	b918      	cbnz	r0, 80084fe <__cvt+0xba>
 80084f6:	f1c4 0401 	rsb	r4, r4, #1
 80084fa:	f8ca 4000 	str.w	r4, [sl]
 80084fe:	f8da 3000 	ldr.w	r3, [sl]
 8008502:	4499      	add	r9, r3
 8008504:	e7d3      	b.n	80084ae <__cvt+0x6a>
 8008506:	1c59      	adds	r1, r3, #1
 8008508:	9103      	str	r1, [sp, #12]
 800850a:	701a      	strb	r2, [r3, #0]
 800850c:	e7d9      	b.n	80084c2 <__cvt+0x7e>

0800850e <__exponent>:
 800850e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008510:	2900      	cmp	r1, #0
 8008512:	bfba      	itte	lt
 8008514:	4249      	neglt	r1, r1
 8008516:	232d      	movlt	r3, #45	@ 0x2d
 8008518:	232b      	movge	r3, #43	@ 0x2b
 800851a:	2909      	cmp	r1, #9
 800851c:	7002      	strb	r2, [r0, #0]
 800851e:	7043      	strb	r3, [r0, #1]
 8008520:	dd29      	ble.n	8008576 <__exponent+0x68>
 8008522:	f10d 0307 	add.w	r3, sp, #7
 8008526:	461d      	mov	r5, r3
 8008528:	270a      	movs	r7, #10
 800852a:	461a      	mov	r2, r3
 800852c:	fbb1 f6f7 	udiv	r6, r1, r7
 8008530:	fb07 1416 	mls	r4, r7, r6, r1
 8008534:	3430      	adds	r4, #48	@ 0x30
 8008536:	f802 4c01 	strb.w	r4, [r2, #-1]
 800853a:	460c      	mov	r4, r1
 800853c:	2c63      	cmp	r4, #99	@ 0x63
 800853e:	f103 33ff 	add.w	r3, r3, #4294967295
 8008542:	4631      	mov	r1, r6
 8008544:	dcf1      	bgt.n	800852a <__exponent+0x1c>
 8008546:	3130      	adds	r1, #48	@ 0x30
 8008548:	1e94      	subs	r4, r2, #2
 800854a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800854e:	1c41      	adds	r1, r0, #1
 8008550:	4623      	mov	r3, r4
 8008552:	42ab      	cmp	r3, r5
 8008554:	d30a      	bcc.n	800856c <__exponent+0x5e>
 8008556:	f10d 0309 	add.w	r3, sp, #9
 800855a:	1a9b      	subs	r3, r3, r2
 800855c:	42ac      	cmp	r4, r5
 800855e:	bf88      	it	hi
 8008560:	2300      	movhi	r3, #0
 8008562:	3302      	adds	r3, #2
 8008564:	4403      	add	r3, r0
 8008566:	1a18      	subs	r0, r3, r0
 8008568:	b003      	add	sp, #12
 800856a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800856c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008570:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008574:	e7ed      	b.n	8008552 <__exponent+0x44>
 8008576:	2330      	movs	r3, #48	@ 0x30
 8008578:	3130      	adds	r1, #48	@ 0x30
 800857a:	7083      	strb	r3, [r0, #2]
 800857c:	70c1      	strb	r1, [r0, #3]
 800857e:	1d03      	adds	r3, r0, #4
 8008580:	e7f1      	b.n	8008566 <__exponent+0x58>
	...

08008584 <_printf_float>:
 8008584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008588:	b08d      	sub	sp, #52	@ 0x34
 800858a:	460c      	mov	r4, r1
 800858c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008590:	4616      	mov	r6, r2
 8008592:	461f      	mov	r7, r3
 8008594:	4605      	mov	r5, r0
 8008596:	f000 fcdb 	bl	8008f50 <_localeconv_r>
 800859a:	6803      	ldr	r3, [r0, #0]
 800859c:	9304      	str	r3, [sp, #16]
 800859e:	4618      	mov	r0, r3
 80085a0:	f7f7 fe6e 	bl	8000280 <strlen>
 80085a4:	2300      	movs	r3, #0
 80085a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80085a8:	f8d8 3000 	ldr.w	r3, [r8]
 80085ac:	9005      	str	r0, [sp, #20]
 80085ae:	3307      	adds	r3, #7
 80085b0:	f023 0307 	bic.w	r3, r3, #7
 80085b4:	f103 0208 	add.w	r2, r3, #8
 80085b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80085bc:	f8d4 b000 	ldr.w	fp, [r4]
 80085c0:	f8c8 2000 	str.w	r2, [r8]
 80085c4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80085c8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80085cc:	9307      	str	r3, [sp, #28]
 80085ce:	f8cd 8018 	str.w	r8, [sp, #24]
 80085d2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80085d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085da:	4b9c      	ldr	r3, [pc, #624]	@ (800884c <_printf_float+0x2c8>)
 80085dc:	f04f 32ff 	mov.w	r2, #4294967295
 80085e0:	f7f8 faac 	bl	8000b3c <__aeabi_dcmpun>
 80085e4:	bb70      	cbnz	r0, 8008644 <_printf_float+0xc0>
 80085e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80085ea:	4b98      	ldr	r3, [pc, #608]	@ (800884c <_printf_float+0x2c8>)
 80085ec:	f04f 32ff 	mov.w	r2, #4294967295
 80085f0:	f7f8 fa86 	bl	8000b00 <__aeabi_dcmple>
 80085f4:	bb30      	cbnz	r0, 8008644 <_printf_float+0xc0>
 80085f6:	2200      	movs	r2, #0
 80085f8:	2300      	movs	r3, #0
 80085fa:	4640      	mov	r0, r8
 80085fc:	4649      	mov	r1, r9
 80085fe:	f7f8 fa75 	bl	8000aec <__aeabi_dcmplt>
 8008602:	b110      	cbz	r0, 800860a <_printf_float+0x86>
 8008604:	232d      	movs	r3, #45	@ 0x2d
 8008606:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800860a:	4a91      	ldr	r2, [pc, #580]	@ (8008850 <_printf_float+0x2cc>)
 800860c:	4b91      	ldr	r3, [pc, #580]	@ (8008854 <_printf_float+0x2d0>)
 800860e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008612:	bf8c      	ite	hi
 8008614:	4690      	movhi	r8, r2
 8008616:	4698      	movls	r8, r3
 8008618:	2303      	movs	r3, #3
 800861a:	6123      	str	r3, [r4, #16]
 800861c:	f02b 0304 	bic.w	r3, fp, #4
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	f04f 0900 	mov.w	r9, #0
 8008626:	9700      	str	r7, [sp, #0]
 8008628:	4633      	mov	r3, r6
 800862a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800862c:	4621      	mov	r1, r4
 800862e:	4628      	mov	r0, r5
 8008630:	f000 f9d2 	bl	80089d8 <_printf_common>
 8008634:	3001      	adds	r0, #1
 8008636:	f040 808d 	bne.w	8008754 <_printf_float+0x1d0>
 800863a:	f04f 30ff 	mov.w	r0, #4294967295
 800863e:	b00d      	add	sp, #52	@ 0x34
 8008640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008644:	4642      	mov	r2, r8
 8008646:	464b      	mov	r3, r9
 8008648:	4640      	mov	r0, r8
 800864a:	4649      	mov	r1, r9
 800864c:	f7f8 fa76 	bl	8000b3c <__aeabi_dcmpun>
 8008650:	b140      	cbz	r0, 8008664 <_printf_float+0xe0>
 8008652:	464b      	mov	r3, r9
 8008654:	2b00      	cmp	r3, #0
 8008656:	bfbc      	itt	lt
 8008658:	232d      	movlt	r3, #45	@ 0x2d
 800865a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800865e:	4a7e      	ldr	r2, [pc, #504]	@ (8008858 <_printf_float+0x2d4>)
 8008660:	4b7e      	ldr	r3, [pc, #504]	@ (800885c <_printf_float+0x2d8>)
 8008662:	e7d4      	b.n	800860e <_printf_float+0x8a>
 8008664:	6863      	ldr	r3, [r4, #4]
 8008666:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800866a:	9206      	str	r2, [sp, #24]
 800866c:	1c5a      	adds	r2, r3, #1
 800866e:	d13b      	bne.n	80086e8 <_printf_float+0x164>
 8008670:	2306      	movs	r3, #6
 8008672:	6063      	str	r3, [r4, #4]
 8008674:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008678:	2300      	movs	r3, #0
 800867a:	6022      	str	r2, [r4, #0]
 800867c:	9303      	str	r3, [sp, #12]
 800867e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008680:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008684:	ab09      	add	r3, sp, #36	@ 0x24
 8008686:	9300      	str	r3, [sp, #0]
 8008688:	6861      	ldr	r1, [r4, #4]
 800868a:	ec49 8b10 	vmov	d0, r8, r9
 800868e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008692:	4628      	mov	r0, r5
 8008694:	f7ff fed6 	bl	8008444 <__cvt>
 8008698:	9b06      	ldr	r3, [sp, #24]
 800869a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800869c:	2b47      	cmp	r3, #71	@ 0x47
 800869e:	4680      	mov	r8, r0
 80086a0:	d129      	bne.n	80086f6 <_printf_float+0x172>
 80086a2:	1cc8      	adds	r0, r1, #3
 80086a4:	db02      	blt.n	80086ac <_printf_float+0x128>
 80086a6:	6863      	ldr	r3, [r4, #4]
 80086a8:	4299      	cmp	r1, r3
 80086aa:	dd41      	ble.n	8008730 <_printf_float+0x1ac>
 80086ac:	f1aa 0a02 	sub.w	sl, sl, #2
 80086b0:	fa5f fa8a 	uxtb.w	sl, sl
 80086b4:	3901      	subs	r1, #1
 80086b6:	4652      	mov	r2, sl
 80086b8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80086bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80086be:	f7ff ff26 	bl	800850e <__exponent>
 80086c2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086c4:	1813      	adds	r3, r2, r0
 80086c6:	2a01      	cmp	r2, #1
 80086c8:	4681      	mov	r9, r0
 80086ca:	6123      	str	r3, [r4, #16]
 80086cc:	dc02      	bgt.n	80086d4 <_printf_float+0x150>
 80086ce:	6822      	ldr	r2, [r4, #0]
 80086d0:	07d2      	lsls	r2, r2, #31
 80086d2:	d501      	bpl.n	80086d8 <_printf_float+0x154>
 80086d4:	3301      	adds	r3, #1
 80086d6:	6123      	str	r3, [r4, #16]
 80086d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d0a2      	beq.n	8008626 <_printf_float+0xa2>
 80086e0:	232d      	movs	r3, #45	@ 0x2d
 80086e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80086e6:	e79e      	b.n	8008626 <_printf_float+0xa2>
 80086e8:	9a06      	ldr	r2, [sp, #24]
 80086ea:	2a47      	cmp	r2, #71	@ 0x47
 80086ec:	d1c2      	bne.n	8008674 <_printf_float+0xf0>
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d1c0      	bne.n	8008674 <_printf_float+0xf0>
 80086f2:	2301      	movs	r3, #1
 80086f4:	e7bd      	b.n	8008672 <_printf_float+0xee>
 80086f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80086fa:	d9db      	bls.n	80086b4 <_printf_float+0x130>
 80086fc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008700:	d118      	bne.n	8008734 <_printf_float+0x1b0>
 8008702:	2900      	cmp	r1, #0
 8008704:	6863      	ldr	r3, [r4, #4]
 8008706:	dd0b      	ble.n	8008720 <_printf_float+0x19c>
 8008708:	6121      	str	r1, [r4, #16]
 800870a:	b913      	cbnz	r3, 8008712 <_printf_float+0x18e>
 800870c:	6822      	ldr	r2, [r4, #0]
 800870e:	07d0      	lsls	r0, r2, #31
 8008710:	d502      	bpl.n	8008718 <_printf_float+0x194>
 8008712:	3301      	adds	r3, #1
 8008714:	440b      	add	r3, r1
 8008716:	6123      	str	r3, [r4, #16]
 8008718:	65a1      	str	r1, [r4, #88]	@ 0x58
 800871a:	f04f 0900 	mov.w	r9, #0
 800871e:	e7db      	b.n	80086d8 <_printf_float+0x154>
 8008720:	b913      	cbnz	r3, 8008728 <_printf_float+0x1a4>
 8008722:	6822      	ldr	r2, [r4, #0]
 8008724:	07d2      	lsls	r2, r2, #31
 8008726:	d501      	bpl.n	800872c <_printf_float+0x1a8>
 8008728:	3302      	adds	r3, #2
 800872a:	e7f4      	b.n	8008716 <_printf_float+0x192>
 800872c:	2301      	movs	r3, #1
 800872e:	e7f2      	b.n	8008716 <_printf_float+0x192>
 8008730:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008736:	4299      	cmp	r1, r3
 8008738:	db05      	blt.n	8008746 <_printf_float+0x1c2>
 800873a:	6823      	ldr	r3, [r4, #0]
 800873c:	6121      	str	r1, [r4, #16]
 800873e:	07d8      	lsls	r0, r3, #31
 8008740:	d5ea      	bpl.n	8008718 <_printf_float+0x194>
 8008742:	1c4b      	adds	r3, r1, #1
 8008744:	e7e7      	b.n	8008716 <_printf_float+0x192>
 8008746:	2900      	cmp	r1, #0
 8008748:	bfd4      	ite	le
 800874a:	f1c1 0202 	rsble	r2, r1, #2
 800874e:	2201      	movgt	r2, #1
 8008750:	4413      	add	r3, r2
 8008752:	e7e0      	b.n	8008716 <_printf_float+0x192>
 8008754:	6823      	ldr	r3, [r4, #0]
 8008756:	055a      	lsls	r2, r3, #21
 8008758:	d407      	bmi.n	800876a <_printf_float+0x1e6>
 800875a:	6923      	ldr	r3, [r4, #16]
 800875c:	4642      	mov	r2, r8
 800875e:	4631      	mov	r1, r6
 8008760:	4628      	mov	r0, r5
 8008762:	47b8      	blx	r7
 8008764:	3001      	adds	r0, #1
 8008766:	d12b      	bne.n	80087c0 <_printf_float+0x23c>
 8008768:	e767      	b.n	800863a <_printf_float+0xb6>
 800876a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800876e:	f240 80dd 	bls.w	800892c <_printf_float+0x3a8>
 8008772:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008776:	2200      	movs	r2, #0
 8008778:	2300      	movs	r3, #0
 800877a:	f7f8 f9ad 	bl	8000ad8 <__aeabi_dcmpeq>
 800877e:	2800      	cmp	r0, #0
 8008780:	d033      	beq.n	80087ea <_printf_float+0x266>
 8008782:	4a37      	ldr	r2, [pc, #220]	@ (8008860 <_printf_float+0x2dc>)
 8008784:	2301      	movs	r3, #1
 8008786:	4631      	mov	r1, r6
 8008788:	4628      	mov	r0, r5
 800878a:	47b8      	blx	r7
 800878c:	3001      	adds	r0, #1
 800878e:	f43f af54 	beq.w	800863a <_printf_float+0xb6>
 8008792:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008796:	4543      	cmp	r3, r8
 8008798:	db02      	blt.n	80087a0 <_printf_float+0x21c>
 800879a:	6823      	ldr	r3, [r4, #0]
 800879c:	07d8      	lsls	r0, r3, #31
 800879e:	d50f      	bpl.n	80087c0 <_printf_float+0x23c>
 80087a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80087a4:	4631      	mov	r1, r6
 80087a6:	4628      	mov	r0, r5
 80087a8:	47b8      	blx	r7
 80087aa:	3001      	adds	r0, #1
 80087ac:	f43f af45 	beq.w	800863a <_printf_float+0xb6>
 80087b0:	f04f 0900 	mov.w	r9, #0
 80087b4:	f108 38ff 	add.w	r8, r8, #4294967295
 80087b8:	f104 0a1a 	add.w	sl, r4, #26
 80087bc:	45c8      	cmp	r8, r9
 80087be:	dc09      	bgt.n	80087d4 <_printf_float+0x250>
 80087c0:	6823      	ldr	r3, [r4, #0]
 80087c2:	079b      	lsls	r3, r3, #30
 80087c4:	f100 8103 	bmi.w	80089ce <_printf_float+0x44a>
 80087c8:	68e0      	ldr	r0, [r4, #12]
 80087ca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80087cc:	4298      	cmp	r0, r3
 80087ce:	bfb8      	it	lt
 80087d0:	4618      	movlt	r0, r3
 80087d2:	e734      	b.n	800863e <_printf_float+0xba>
 80087d4:	2301      	movs	r3, #1
 80087d6:	4652      	mov	r2, sl
 80087d8:	4631      	mov	r1, r6
 80087da:	4628      	mov	r0, r5
 80087dc:	47b8      	blx	r7
 80087de:	3001      	adds	r0, #1
 80087e0:	f43f af2b 	beq.w	800863a <_printf_float+0xb6>
 80087e4:	f109 0901 	add.w	r9, r9, #1
 80087e8:	e7e8      	b.n	80087bc <_printf_float+0x238>
 80087ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	dc39      	bgt.n	8008864 <_printf_float+0x2e0>
 80087f0:	4a1b      	ldr	r2, [pc, #108]	@ (8008860 <_printf_float+0x2dc>)
 80087f2:	2301      	movs	r3, #1
 80087f4:	4631      	mov	r1, r6
 80087f6:	4628      	mov	r0, r5
 80087f8:	47b8      	blx	r7
 80087fa:	3001      	adds	r0, #1
 80087fc:	f43f af1d 	beq.w	800863a <_printf_float+0xb6>
 8008800:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008804:	ea59 0303 	orrs.w	r3, r9, r3
 8008808:	d102      	bne.n	8008810 <_printf_float+0x28c>
 800880a:	6823      	ldr	r3, [r4, #0]
 800880c:	07d9      	lsls	r1, r3, #31
 800880e:	d5d7      	bpl.n	80087c0 <_printf_float+0x23c>
 8008810:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008814:	4631      	mov	r1, r6
 8008816:	4628      	mov	r0, r5
 8008818:	47b8      	blx	r7
 800881a:	3001      	adds	r0, #1
 800881c:	f43f af0d 	beq.w	800863a <_printf_float+0xb6>
 8008820:	f04f 0a00 	mov.w	sl, #0
 8008824:	f104 0b1a 	add.w	fp, r4, #26
 8008828:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800882a:	425b      	negs	r3, r3
 800882c:	4553      	cmp	r3, sl
 800882e:	dc01      	bgt.n	8008834 <_printf_float+0x2b0>
 8008830:	464b      	mov	r3, r9
 8008832:	e793      	b.n	800875c <_printf_float+0x1d8>
 8008834:	2301      	movs	r3, #1
 8008836:	465a      	mov	r2, fp
 8008838:	4631      	mov	r1, r6
 800883a:	4628      	mov	r0, r5
 800883c:	47b8      	blx	r7
 800883e:	3001      	adds	r0, #1
 8008840:	f43f aefb 	beq.w	800863a <_printf_float+0xb6>
 8008844:	f10a 0a01 	add.w	sl, sl, #1
 8008848:	e7ee      	b.n	8008828 <_printf_float+0x2a4>
 800884a:	bf00      	nop
 800884c:	7fefffff 	.word	0x7fefffff
 8008850:	0800ccd4 	.word	0x0800ccd4
 8008854:	0800ccd0 	.word	0x0800ccd0
 8008858:	0800ccdc 	.word	0x0800ccdc
 800885c:	0800ccd8 	.word	0x0800ccd8
 8008860:	0800cce0 	.word	0x0800cce0
 8008864:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008866:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800886a:	4553      	cmp	r3, sl
 800886c:	bfa8      	it	ge
 800886e:	4653      	movge	r3, sl
 8008870:	2b00      	cmp	r3, #0
 8008872:	4699      	mov	r9, r3
 8008874:	dc36      	bgt.n	80088e4 <_printf_float+0x360>
 8008876:	f04f 0b00 	mov.w	fp, #0
 800887a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800887e:	f104 021a 	add.w	r2, r4, #26
 8008882:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008884:	9306      	str	r3, [sp, #24]
 8008886:	eba3 0309 	sub.w	r3, r3, r9
 800888a:	455b      	cmp	r3, fp
 800888c:	dc31      	bgt.n	80088f2 <_printf_float+0x36e>
 800888e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008890:	459a      	cmp	sl, r3
 8008892:	dc3a      	bgt.n	800890a <_printf_float+0x386>
 8008894:	6823      	ldr	r3, [r4, #0]
 8008896:	07da      	lsls	r2, r3, #31
 8008898:	d437      	bmi.n	800890a <_printf_float+0x386>
 800889a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800889c:	ebaa 0903 	sub.w	r9, sl, r3
 80088a0:	9b06      	ldr	r3, [sp, #24]
 80088a2:	ebaa 0303 	sub.w	r3, sl, r3
 80088a6:	4599      	cmp	r9, r3
 80088a8:	bfa8      	it	ge
 80088aa:	4699      	movge	r9, r3
 80088ac:	f1b9 0f00 	cmp.w	r9, #0
 80088b0:	dc33      	bgt.n	800891a <_printf_float+0x396>
 80088b2:	f04f 0800 	mov.w	r8, #0
 80088b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80088ba:	f104 0b1a 	add.w	fp, r4, #26
 80088be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c0:	ebaa 0303 	sub.w	r3, sl, r3
 80088c4:	eba3 0309 	sub.w	r3, r3, r9
 80088c8:	4543      	cmp	r3, r8
 80088ca:	f77f af79 	ble.w	80087c0 <_printf_float+0x23c>
 80088ce:	2301      	movs	r3, #1
 80088d0:	465a      	mov	r2, fp
 80088d2:	4631      	mov	r1, r6
 80088d4:	4628      	mov	r0, r5
 80088d6:	47b8      	blx	r7
 80088d8:	3001      	adds	r0, #1
 80088da:	f43f aeae 	beq.w	800863a <_printf_float+0xb6>
 80088de:	f108 0801 	add.w	r8, r8, #1
 80088e2:	e7ec      	b.n	80088be <_printf_float+0x33a>
 80088e4:	4642      	mov	r2, r8
 80088e6:	4631      	mov	r1, r6
 80088e8:	4628      	mov	r0, r5
 80088ea:	47b8      	blx	r7
 80088ec:	3001      	adds	r0, #1
 80088ee:	d1c2      	bne.n	8008876 <_printf_float+0x2f2>
 80088f0:	e6a3      	b.n	800863a <_printf_float+0xb6>
 80088f2:	2301      	movs	r3, #1
 80088f4:	4631      	mov	r1, r6
 80088f6:	4628      	mov	r0, r5
 80088f8:	9206      	str	r2, [sp, #24]
 80088fa:	47b8      	blx	r7
 80088fc:	3001      	adds	r0, #1
 80088fe:	f43f ae9c 	beq.w	800863a <_printf_float+0xb6>
 8008902:	9a06      	ldr	r2, [sp, #24]
 8008904:	f10b 0b01 	add.w	fp, fp, #1
 8008908:	e7bb      	b.n	8008882 <_printf_float+0x2fe>
 800890a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800890e:	4631      	mov	r1, r6
 8008910:	4628      	mov	r0, r5
 8008912:	47b8      	blx	r7
 8008914:	3001      	adds	r0, #1
 8008916:	d1c0      	bne.n	800889a <_printf_float+0x316>
 8008918:	e68f      	b.n	800863a <_printf_float+0xb6>
 800891a:	9a06      	ldr	r2, [sp, #24]
 800891c:	464b      	mov	r3, r9
 800891e:	4442      	add	r2, r8
 8008920:	4631      	mov	r1, r6
 8008922:	4628      	mov	r0, r5
 8008924:	47b8      	blx	r7
 8008926:	3001      	adds	r0, #1
 8008928:	d1c3      	bne.n	80088b2 <_printf_float+0x32e>
 800892a:	e686      	b.n	800863a <_printf_float+0xb6>
 800892c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008930:	f1ba 0f01 	cmp.w	sl, #1
 8008934:	dc01      	bgt.n	800893a <_printf_float+0x3b6>
 8008936:	07db      	lsls	r3, r3, #31
 8008938:	d536      	bpl.n	80089a8 <_printf_float+0x424>
 800893a:	2301      	movs	r3, #1
 800893c:	4642      	mov	r2, r8
 800893e:	4631      	mov	r1, r6
 8008940:	4628      	mov	r0, r5
 8008942:	47b8      	blx	r7
 8008944:	3001      	adds	r0, #1
 8008946:	f43f ae78 	beq.w	800863a <_printf_float+0xb6>
 800894a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800894e:	4631      	mov	r1, r6
 8008950:	4628      	mov	r0, r5
 8008952:	47b8      	blx	r7
 8008954:	3001      	adds	r0, #1
 8008956:	f43f ae70 	beq.w	800863a <_printf_float+0xb6>
 800895a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800895e:	2200      	movs	r2, #0
 8008960:	2300      	movs	r3, #0
 8008962:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008966:	f7f8 f8b7 	bl	8000ad8 <__aeabi_dcmpeq>
 800896a:	b9c0      	cbnz	r0, 800899e <_printf_float+0x41a>
 800896c:	4653      	mov	r3, sl
 800896e:	f108 0201 	add.w	r2, r8, #1
 8008972:	4631      	mov	r1, r6
 8008974:	4628      	mov	r0, r5
 8008976:	47b8      	blx	r7
 8008978:	3001      	adds	r0, #1
 800897a:	d10c      	bne.n	8008996 <_printf_float+0x412>
 800897c:	e65d      	b.n	800863a <_printf_float+0xb6>
 800897e:	2301      	movs	r3, #1
 8008980:	465a      	mov	r2, fp
 8008982:	4631      	mov	r1, r6
 8008984:	4628      	mov	r0, r5
 8008986:	47b8      	blx	r7
 8008988:	3001      	adds	r0, #1
 800898a:	f43f ae56 	beq.w	800863a <_printf_float+0xb6>
 800898e:	f108 0801 	add.w	r8, r8, #1
 8008992:	45d0      	cmp	r8, sl
 8008994:	dbf3      	blt.n	800897e <_printf_float+0x3fa>
 8008996:	464b      	mov	r3, r9
 8008998:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800899c:	e6df      	b.n	800875e <_printf_float+0x1da>
 800899e:	f04f 0800 	mov.w	r8, #0
 80089a2:	f104 0b1a 	add.w	fp, r4, #26
 80089a6:	e7f4      	b.n	8008992 <_printf_float+0x40e>
 80089a8:	2301      	movs	r3, #1
 80089aa:	4642      	mov	r2, r8
 80089ac:	e7e1      	b.n	8008972 <_printf_float+0x3ee>
 80089ae:	2301      	movs	r3, #1
 80089b0:	464a      	mov	r2, r9
 80089b2:	4631      	mov	r1, r6
 80089b4:	4628      	mov	r0, r5
 80089b6:	47b8      	blx	r7
 80089b8:	3001      	adds	r0, #1
 80089ba:	f43f ae3e 	beq.w	800863a <_printf_float+0xb6>
 80089be:	f108 0801 	add.w	r8, r8, #1
 80089c2:	68e3      	ldr	r3, [r4, #12]
 80089c4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80089c6:	1a5b      	subs	r3, r3, r1
 80089c8:	4543      	cmp	r3, r8
 80089ca:	dcf0      	bgt.n	80089ae <_printf_float+0x42a>
 80089cc:	e6fc      	b.n	80087c8 <_printf_float+0x244>
 80089ce:	f04f 0800 	mov.w	r8, #0
 80089d2:	f104 0919 	add.w	r9, r4, #25
 80089d6:	e7f4      	b.n	80089c2 <_printf_float+0x43e>

080089d8 <_printf_common>:
 80089d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80089dc:	4616      	mov	r6, r2
 80089de:	4698      	mov	r8, r3
 80089e0:	688a      	ldr	r2, [r1, #8]
 80089e2:	690b      	ldr	r3, [r1, #16]
 80089e4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80089e8:	4293      	cmp	r3, r2
 80089ea:	bfb8      	it	lt
 80089ec:	4613      	movlt	r3, r2
 80089ee:	6033      	str	r3, [r6, #0]
 80089f0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80089f4:	4607      	mov	r7, r0
 80089f6:	460c      	mov	r4, r1
 80089f8:	b10a      	cbz	r2, 80089fe <_printf_common+0x26>
 80089fa:	3301      	adds	r3, #1
 80089fc:	6033      	str	r3, [r6, #0]
 80089fe:	6823      	ldr	r3, [r4, #0]
 8008a00:	0699      	lsls	r1, r3, #26
 8008a02:	bf42      	ittt	mi
 8008a04:	6833      	ldrmi	r3, [r6, #0]
 8008a06:	3302      	addmi	r3, #2
 8008a08:	6033      	strmi	r3, [r6, #0]
 8008a0a:	6825      	ldr	r5, [r4, #0]
 8008a0c:	f015 0506 	ands.w	r5, r5, #6
 8008a10:	d106      	bne.n	8008a20 <_printf_common+0x48>
 8008a12:	f104 0a19 	add.w	sl, r4, #25
 8008a16:	68e3      	ldr	r3, [r4, #12]
 8008a18:	6832      	ldr	r2, [r6, #0]
 8008a1a:	1a9b      	subs	r3, r3, r2
 8008a1c:	42ab      	cmp	r3, r5
 8008a1e:	dc26      	bgt.n	8008a6e <_printf_common+0x96>
 8008a20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008a24:	6822      	ldr	r2, [r4, #0]
 8008a26:	3b00      	subs	r3, #0
 8008a28:	bf18      	it	ne
 8008a2a:	2301      	movne	r3, #1
 8008a2c:	0692      	lsls	r2, r2, #26
 8008a2e:	d42b      	bmi.n	8008a88 <_printf_common+0xb0>
 8008a30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008a34:	4641      	mov	r1, r8
 8008a36:	4638      	mov	r0, r7
 8008a38:	47c8      	blx	r9
 8008a3a:	3001      	adds	r0, #1
 8008a3c:	d01e      	beq.n	8008a7c <_printf_common+0xa4>
 8008a3e:	6823      	ldr	r3, [r4, #0]
 8008a40:	6922      	ldr	r2, [r4, #16]
 8008a42:	f003 0306 	and.w	r3, r3, #6
 8008a46:	2b04      	cmp	r3, #4
 8008a48:	bf02      	ittt	eq
 8008a4a:	68e5      	ldreq	r5, [r4, #12]
 8008a4c:	6833      	ldreq	r3, [r6, #0]
 8008a4e:	1aed      	subeq	r5, r5, r3
 8008a50:	68a3      	ldr	r3, [r4, #8]
 8008a52:	bf0c      	ite	eq
 8008a54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008a58:	2500      	movne	r5, #0
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	bfc4      	itt	gt
 8008a5e:	1a9b      	subgt	r3, r3, r2
 8008a60:	18ed      	addgt	r5, r5, r3
 8008a62:	2600      	movs	r6, #0
 8008a64:	341a      	adds	r4, #26
 8008a66:	42b5      	cmp	r5, r6
 8008a68:	d11a      	bne.n	8008aa0 <_printf_common+0xc8>
 8008a6a:	2000      	movs	r0, #0
 8008a6c:	e008      	b.n	8008a80 <_printf_common+0xa8>
 8008a6e:	2301      	movs	r3, #1
 8008a70:	4652      	mov	r2, sl
 8008a72:	4641      	mov	r1, r8
 8008a74:	4638      	mov	r0, r7
 8008a76:	47c8      	blx	r9
 8008a78:	3001      	adds	r0, #1
 8008a7a:	d103      	bne.n	8008a84 <_printf_common+0xac>
 8008a7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a84:	3501      	adds	r5, #1
 8008a86:	e7c6      	b.n	8008a16 <_printf_common+0x3e>
 8008a88:	18e1      	adds	r1, r4, r3
 8008a8a:	1c5a      	adds	r2, r3, #1
 8008a8c:	2030      	movs	r0, #48	@ 0x30
 8008a8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008a92:	4422      	add	r2, r4
 8008a94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008a98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008a9c:	3302      	adds	r3, #2
 8008a9e:	e7c7      	b.n	8008a30 <_printf_common+0x58>
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	4622      	mov	r2, r4
 8008aa4:	4641      	mov	r1, r8
 8008aa6:	4638      	mov	r0, r7
 8008aa8:	47c8      	blx	r9
 8008aaa:	3001      	adds	r0, #1
 8008aac:	d0e6      	beq.n	8008a7c <_printf_common+0xa4>
 8008aae:	3601      	adds	r6, #1
 8008ab0:	e7d9      	b.n	8008a66 <_printf_common+0x8e>
	...

08008ab4 <_printf_i>:
 8008ab4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab8:	7e0f      	ldrb	r7, [r1, #24]
 8008aba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008abc:	2f78      	cmp	r7, #120	@ 0x78
 8008abe:	4691      	mov	r9, r2
 8008ac0:	4680      	mov	r8, r0
 8008ac2:	460c      	mov	r4, r1
 8008ac4:	469a      	mov	sl, r3
 8008ac6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008aca:	d807      	bhi.n	8008adc <_printf_i+0x28>
 8008acc:	2f62      	cmp	r7, #98	@ 0x62
 8008ace:	d80a      	bhi.n	8008ae6 <_printf_i+0x32>
 8008ad0:	2f00      	cmp	r7, #0
 8008ad2:	f000 80d1 	beq.w	8008c78 <_printf_i+0x1c4>
 8008ad6:	2f58      	cmp	r7, #88	@ 0x58
 8008ad8:	f000 80b8 	beq.w	8008c4c <_printf_i+0x198>
 8008adc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ae0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008ae4:	e03a      	b.n	8008b5c <_printf_i+0xa8>
 8008ae6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008aea:	2b15      	cmp	r3, #21
 8008aec:	d8f6      	bhi.n	8008adc <_printf_i+0x28>
 8008aee:	a101      	add	r1, pc, #4	@ (adr r1, 8008af4 <_printf_i+0x40>)
 8008af0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008af4:	08008b4d 	.word	0x08008b4d
 8008af8:	08008b61 	.word	0x08008b61
 8008afc:	08008add 	.word	0x08008add
 8008b00:	08008add 	.word	0x08008add
 8008b04:	08008add 	.word	0x08008add
 8008b08:	08008add 	.word	0x08008add
 8008b0c:	08008b61 	.word	0x08008b61
 8008b10:	08008add 	.word	0x08008add
 8008b14:	08008add 	.word	0x08008add
 8008b18:	08008add 	.word	0x08008add
 8008b1c:	08008add 	.word	0x08008add
 8008b20:	08008c5f 	.word	0x08008c5f
 8008b24:	08008b8b 	.word	0x08008b8b
 8008b28:	08008c19 	.word	0x08008c19
 8008b2c:	08008add 	.word	0x08008add
 8008b30:	08008add 	.word	0x08008add
 8008b34:	08008c81 	.word	0x08008c81
 8008b38:	08008add 	.word	0x08008add
 8008b3c:	08008b8b 	.word	0x08008b8b
 8008b40:	08008add 	.word	0x08008add
 8008b44:	08008add 	.word	0x08008add
 8008b48:	08008c21 	.word	0x08008c21
 8008b4c:	6833      	ldr	r3, [r6, #0]
 8008b4e:	1d1a      	adds	r2, r3, #4
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	6032      	str	r2, [r6, #0]
 8008b54:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008b58:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008b5c:	2301      	movs	r3, #1
 8008b5e:	e09c      	b.n	8008c9a <_printf_i+0x1e6>
 8008b60:	6833      	ldr	r3, [r6, #0]
 8008b62:	6820      	ldr	r0, [r4, #0]
 8008b64:	1d19      	adds	r1, r3, #4
 8008b66:	6031      	str	r1, [r6, #0]
 8008b68:	0606      	lsls	r6, r0, #24
 8008b6a:	d501      	bpl.n	8008b70 <_printf_i+0xbc>
 8008b6c:	681d      	ldr	r5, [r3, #0]
 8008b6e:	e003      	b.n	8008b78 <_printf_i+0xc4>
 8008b70:	0645      	lsls	r5, r0, #25
 8008b72:	d5fb      	bpl.n	8008b6c <_printf_i+0xb8>
 8008b74:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008b78:	2d00      	cmp	r5, #0
 8008b7a:	da03      	bge.n	8008b84 <_printf_i+0xd0>
 8008b7c:	232d      	movs	r3, #45	@ 0x2d
 8008b7e:	426d      	negs	r5, r5
 8008b80:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b84:	4858      	ldr	r0, [pc, #352]	@ (8008ce8 <_printf_i+0x234>)
 8008b86:	230a      	movs	r3, #10
 8008b88:	e011      	b.n	8008bae <_printf_i+0xfa>
 8008b8a:	6821      	ldr	r1, [r4, #0]
 8008b8c:	6833      	ldr	r3, [r6, #0]
 8008b8e:	0608      	lsls	r0, r1, #24
 8008b90:	f853 5b04 	ldr.w	r5, [r3], #4
 8008b94:	d402      	bmi.n	8008b9c <_printf_i+0xe8>
 8008b96:	0649      	lsls	r1, r1, #25
 8008b98:	bf48      	it	mi
 8008b9a:	b2ad      	uxthmi	r5, r5
 8008b9c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008b9e:	4852      	ldr	r0, [pc, #328]	@ (8008ce8 <_printf_i+0x234>)
 8008ba0:	6033      	str	r3, [r6, #0]
 8008ba2:	bf14      	ite	ne
 8008ba4:	230a      	movne	r3, #10
 8008ba6:	2308      	moveq	r3, #8
 8008ba8:	2100      	movs	r1, #0
 8008baa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008bae:	6866      	ldr	r6, [r4, #4]
 8008bb0:	60a6      	str	r6, [r4, #8]
 8008bb2:	2e00      	cmp	r6, #0
 8008bb4:	db05      	blt.n	8008bc2 <_printf_i+0x10e>
 8008bb6:	6821      	ldr	r1, [r4, #0]
 8008bb8:	432e      	orrs	r6, r5
 8008bba:	f021 0104 	bic.w	r1, r1, #4
 8008bbe:	6021      	str	r1, [r4, #0]
 8008bc0:	d04b      	beq.n	8008c5a <_printf_i+0x1a6>
 8008bc2:	4616      	mov	r6, r2
 8008bc4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008bc8:	fb03 5711 	mls	r7, r3, r1, r5
 8008bcc:	5dc7      	ldrb	r7, [r0, r7]
 8008bce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008bd2:	462f      	mov	r7, r5
 8008bd4:	42bb      	cmp	r3, r7
 8008bd6:	460d      	mov	r5, r1
 8008bd8:	d9f4      	bls.n	8008bc4 <_printf_i+0x110>
 8008bda:	2b08      	cmp	r3, #8
 8008bdc:	d10b      	bne.n	8008bf6 <_printf_i+0x142>
 8008bde:	6823      	ldr	r3, [r4, #0]
 8008be0:	07df      	lsls	r7, r3, #31
 8008be2:	d508      	bpl.n	8008bf6 <_printf_i+0x142>
 8008be4:	6923      	ldr	r3, [r4, #16]
 8008be6:	6861      	ldr	r1, [r4, #4]
 8008be8:	4299      	cmp	r1, r3
 8008bea:	bfde      	ittt	le
 8008bec:	2330      	movle	r3, #48	@ 0x30
 8008bee:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008bf2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008bf6:	1b92      	subs	r2, r2, r6
 8008bf8:	6122      	str	r2, [r4, #16]
 8008bfa:	f8cd a000 	str.w	sl, [sp]
 8008bfe:	464b      	mov	r3, r9
 8008c00:	aa03      	add	r2, sp, #12
 8008c02:	4621      	mov	r1, r4
 8008c04:	4640      	mov	r0, r8
 8008c06:	f7ff fee7 	bl	80089d8 <_printf_common>
 8008c0a:	3001      	adds	r0, #1
 8008c0c:	d14a      	bne.n	8008ca4 <_printf_i+0x1f0>
 8008c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8008c12:	b004      	add	sp, #16
 8008c14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c18:	6823      	ldr	r3, [r4, #0]
 8008c1a:	f043 0320 	orr.w	r3, r3, #32
 8008c1e:	6023      	str	r3, [r4, #0]
 8008c20:	4832      	ldr	r0, [pc, #200]	@ (8008cec <_printf_i+0x238>)
 8008c22:	2778      	movs	r7, #120	@ 0x78
 8008c24:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008c28:	6823      	ldr	r3, [r4, #0]
 8008c2a:	6831      	ldr	r1, [r6, #0]
 8008c2c:	061f      	lsls	r7, r3, #24
 8008c2e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008c32:	d402      	bmi.n	8008c3a <_printf_i+0x186>
 8008c34:	065f      	lsls	r7, r3, #25
 8008c36:	bf48      	it	mi
 8008c38:	b2ad      	uxthmi	r5, r5
 8008c3a:	6031      	str	r1, [r6, #0]
 8008c3c:	07d9      	lsls	r1, r3, #31
 8008c3e:	bf44      	itt	mi
 8008c40:	f043 0320 	orrmi.w	r3, r3, #32
 8008c44:	6023      	strmi	r3, [r4, #0]
 8008c46:	b11d      	cbz	r5, 8008c50 <_printf_i+0x19c>
 8008c48:	2310      	movs	r3, #16
 8008c4a:	e7ad      	b.n	8008ba8 <_printf_i+0xf4>
 8008c4c:	4826      	ldr	r0, [pc, #152]	@ (8008ce8 <_printf_i+0x234>)
 8008c4e:	e7e9      	b.n	8008c24 <_printf_i+0x170>
 8008c50:	6823      	ldr	r3, [r4, #0]
 8008c52:	f023 0320 	bic.w	r3, r3, #32
 8008c56:	6023      	str	r3, [r4, #0]
 8008c58:	e7f6      	b.n	8008c48 <_printf_i+0x194>
 8008c5a:	4616      	mov	r6, r2
 8008c5c:	e7bd      	b.n	8008bda <_printf_i+0x126>
 8008c5e:	6833      	ldr	r3, [r6, #0]
 8008c60:	6825      	ldr	r5, [r4, #0]
 8008c62:	6961      	ldr	r1, [r4, #20]
 8008c64:	1d18      	adds	r0, r3, #4
 8008c66:	6030      	str	r0, [r6, #0]
 8008c68:	062e      	lsls	r6, r5, #24
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	d501      	bpl.n	8008c72 <_printf_i+0x1be>
 8008c6e:	6019      	str	r1, [r3, #0]
 8008c70:	e002      	b.n	8008c78 <_printf_i+0x1c4>
 8008c72:	0668      	lsls	r0, r5, #25
 8008c74:	d5fb      	bpl.n	8008c6e <_printf_i+0x1ba>
 8008c76:	8019      	strh	r1, [r3, #0]
 8008c78:	2300      	movs	r3, #0
 8008c7a:	6123      	str	r3, [r4, #16]
 8008c7c:	4616      	mov	r6, r2
 8008c7e:	e7bc      	b.n	8008bfa <_printf_i+0x146>
 8008c80:	6833      	ldr	r3, [r6, #0]
 8008c82:	1d1a      	adds	r2, r3, #4
 8008c84:	6032      	str	r2, [r6, #0]
 8008c86:	681e      	ldr	r6, [r3, #0]
 8008c88:	6862      	ldr	r2, [r4, #4]
 8008c8a:	2100      	movs	r1, #0
 8008c8c:	4630      	mov	r0, r6
 8008c8e:	f7f7 faa7 	bl	80001e0 <memchr>
 8008c92:	b108      	cbz	r0, 8008c98 <_printf_i+0x1e4>
 8008c94:	1b80      	subs	r0, r0, r6
 8008c96:	6060      	str	r0, [r4, #4]
 8008c98:	6863      	ldr	r3, [r4, #4]
 8008c9a:	6123      	str	r3, [r4, #16]
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ca2:	e7aa      	b.n	8008bfa <_printf_i+0x146>
 8008ca4:	6923      	ldr	r3, [r4, #16]
 8008ca6:	4632      	mov	r2, r6
 8008ca8:	4649      	mov	r1, r9
 8008caa:	4640      	mov	r0, r8
 8008cac:	47d0      	blx	sl
 8008cae:	3001      	adds	r0, #1
 8008cb0:	d0ad      	beq.n	8008c0e <_printf_i+0x15a>
 8008cb2:	6823      	ldr	r3, [r4, #0]
 8008cb4:	079b      	lsls	r3, r3, #30
 8008cb6:	d413      	bmi.n	8008ce0 <_printf_i+0x22c>
 8008cb8:	68e0      	ldr	r0, [r4, #12]
 8008cba:	9b03      	ldr	r3, [sp, #12]
 8008cbc:	4298      	cmp	r0, r3
 8008cbe:	bfb8      	it	lt
 8008cc0:	4618      	movlt	r0, r3
 8008cc2:	e7a6      	b.n	8008c12 <_printf_i+0x15e>
 8008cc4:	2301      	movs	r3, #1
 8008cc6:	4632      	mov	r2, r6
 8008cc8:	4649      	mov	r1, r9
 8008cca:	4640      	mov	r0, r8
 8008ccc:	47d0      	blx	sl
 8008cce:	3001      	adds	r0, #1
 8008cd0:	d09d      	beq.n	8008c0e <_printf_i+0x15a>
 8008cd2:	3501      	adds	r5, #1
 8008cd4:	68e3      	ldr	r3, [r4, #12]
 8008cd6:	9903      	ldr	r1, [sp, #12]
 8008cd8:	1a5b      	subs	r3, r3, r1
 8008cda:	42ab      	cmp	r3, r5
 8008cdc:	dcf2      	bgt.n	8008cc4 <_printf_i+0x210>
 8008cde:	e7eb      	b.n	8008cb8 <_printf_i+0x204>
 8008ce0:	2500      	movs	r5, #0
 8008ce2:	f104 0619 	add.w	r6, r4, #25
 8008ce6:	e7f5      	b.n	8008cd4 <_printf_i+0x220>
 8008ce8:	0800cce2 	.word	0x0800cce2
 8008cec:	0800ccf3 	.word	0x0800ccf3

08008cf0 <std>:
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	b510      	push	{r4, lr}
 8008cf4:	4604      	mov	r4, r0
 8008cf6:	e9c0 3300 	strd	r3, r3, [r0]
 8008cfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008cfe:	6083      	str	r3, [r0, #8]
 8008d00:	8181      	strh	r1, [r0, #12]
 8008d02:	6643      	str	r3, [r0, #100]	@ 0x64
 8008d04:	81c2      	strh	r2, [r0, #14]
 8008d06:	6183      	str	r3, [r0, #24]
 8008d08:	4619      	mov	r1, r3
 8008d0a:	2208      	movs	r2, #8
 8008d0c:	305c      	adds	r0, #92	@ 0x5c
 8008d0e:	f000 f916 	bl	8008f3e <memset>
 8008d12:	4b0d      	ldr	r3, [pc, #52]	@ (8008d48 <std+0x58>)
 8008d14:	6263      	str	r3, [r4, #36]	@ 0x24
 8008d16:	4b0d      	ldr	r3, [pc, #52]	@ (8008d4c <std+0x5c>)
 8008d18:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008d1a:	4b0d      	ldr	r3, [pc, #52]	@ (8008d50 <std+0x60>)
 8008d1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8008d54 <std+0x64>)
 8008d20:	6323      	str	r3, [r4, #48]	@ 0x30
 8008d22:	4b0d      	ldr	r3, [pc, #52]	@ (8008d58 <std+0x68>)
 8008d24:	6224      	str	r4, [r4, #32]
 8008d26:	429c      	cmp	r4, r3
 8008d28:	d006      	beq.n	8008d38 <std+0x48>
 8008d2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008d2e:	4294      	cmp	r4, r2
 8008d30:	d002      	beq.n	8008d38 <std+0x48>
 8008d32:	33d0      	adds	r3, #208	@ 0xd0
 8008d34:	429c      	cmp	r4, r3
 8008d36:	d105      	bne.n	8008d44 <std+0x54>
 8008d38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d40:	f000 b97a 	b.w	8009038 <__retarget_lock_init_recursive>
 8008d44:	bd10      	pop	{r4, pc}
 8008d46:	bf00      	nop
 8008d48:	08008eb9 	.word	0x08008eb9
 8008d4c:	08008edb 	.word	0x08008edb
 8008d50:	08008f13 	.word	0x08008f13
 8008d54:	08008f37 	.word	0x08008f37
 8008d58:	2000049c 	.word	0x2000049c

08008d5c <stdio_exit_handler>:
 8008d5c:	4a02      	ldr	r2, [pc, #8]	@ (8008d68 <stdio_exit_handler+0xc>)
 8008d5e:	4903      	ldr	r1, [pc, #12]	@ (8008d6c <stdio_exit_handler+0x10>)
 8008d60:	4803      	ldr	r0, [pc, #12]	@ (8008d70 <stdio_exit_handler+0x14>)
 8008d62:	f000 b869 	b.w	8008e38 <_fwalk_sglue>
 8008d66:	bf00      	nop
 8008d68:	20000024 	.word	0x20000024
 8008d6c:	0800a99d 	.word	0x0800a99d
 8008d70:	20000034 	.word	0x20000034

08008d74 <cleanup_stdio>:
 8008d74:	6841      	ldr	r1, [r0, #4]
 8008d76:	4b0c      	ldr	r3, [pc, #48]	@ (8008da8 <cleanup_stdio+0x34>)
 8008d78:	4299      	cmp	r1, r3
 8008d7a:	b510      	push	{r4, lr}
 8008d7c:	4604      	mov	r4, r0
 8008d7e:	d001      	beq.n	8008d84 <cleanup_stdio+0x10>
 8008d80:	f001 fe0c 	bl	800a99c <_fflush_r>
 8008d84:	68a1      	ldr	r1, [r4, #8]
 8008d86:	4b09      	ldr	r3, [pc, #36]	@ (8008dac <cleanup_stdio+0x38>)
 8008d88:	4299      	cmp	r1, r3
 8008d8a:	d002      	beq.n	8008d92 <cleanup_stdio+0x1e>
 8008d8c:	4620      	mov	r0, r4
 8008d8e:	f001 fe05 	bl	800a99c <_fflush_r>
 8008d92:	68e1      	ldr	r1, [r4, #12]
 8008d94:	4b06      	ldr	r3, [pc, #24]	@ (8008db0 <cleanup_stdio+0x3c>)
 8008d96:	4299      	cmp	r1, r3
 8008d98:	d004      	beq.n	8008da4 <cleanup_stdio+0x30>
 8008d9a:	4620      	mov	r0, r4
 8008d9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008da0:	f001 bdfc 	b.w	800a99c <_fflush_r>
 8008da4:	bd10      	pop	{r4, pc}
 8008da6:	bf00      	nop
 8008da8:	2000049c 	.word	0x2000049c
 8008dac:	20000504 	.word	0x20000504
 8008db0:	2000056c 	.word	0x2000056c

08008db4 <global_stdio_init.part.0>:
 8008db4:	b510      	push	{r4, lr}
 8008db6:	4b0b      	ldr	r3, [pc, #44]	@ (8008de4 <global_stdio_init.part.0+0x30>)
 8008db8:	4c0b      	ldr	r4, [pc, #44]	@ (8008de8 <global_stdio_init.part.0+0x34>)
 8008dba:	4a0c      	ldr	r2, [pc, #48]	@ (8008dec <global_stdio_init.part.0+0x38>)
 8008dbc:	601a      	str	r2, [r3, #0]
 8008dbe:	4620      	mov	r0, r4
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	2104      	movs	r1, #4
 8008dc4:	f7ff ff94 	bl	8008cf0 <std>
 8008dc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008dcc:	2201      	movs	r2, #1
 8008dce:	2109      	movs	r1, #9
 8008dd0:	f7ff ff8e 	bl	8008cf0 <std>
 8008dd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008dd8:	2202      	movs	r2, #2
 8008dda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008dde:	2112      	movs	r1, #18
 8008de0:	f7ff bf86 	b.w	8008cf0 <std>
 8008de4:	200005d4 	.word	0x200005d4
 8008de8:	2000049c 	.word	0x2000049c
 8008dec:	08008d5d 	.word	0x08008d5d

08008df0 <__sfp_lock_acquire>:
 8008df0:	4801      	ldr	r0, [pc, #4]	@ (8008df8 <__sfp_lock_acquire+0x8>)
 8008df2:	f000 b922 	b.w	800903a <__retarget_lock_acquire_recursive>
 8008df6:	bf00      	nop
 8008df8:	200005dd 	.word	0x200005dd

08008dfc <__sfp_lock_release>:
 8008dfc:	4801      	ldr	r0, [pc, #4]	@ (8008e04 <__sfp_lock_release+0x8>)
 8008dfe:	f000 b91d 	b.w	800903c <__retarget_lock_release_recursive>
 8008e02:	bf00      	nop
 8008e04:	200005dd 	.word	0x200005dd

08008e08 <__sinit>:
 8008e08:	b510      	push	{r4, lr}
 8008e0a:	4604      	mov	r4, r0
 8008e0c:	f7ff fff0 	bl	8008df0 <__sfp_lock_acquire>
 8008e10:	6a23      	ldr	r3, [r4, #32]
 8008e12:	b11b      	cbz	r3, 8008e1c <__sinit+0x14>
 8008e14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e18:	f7ff bff0 	b.w	8008dfc <__sfp_lock_release>
 8008e1c:	4b04      	ldr	r3, [pc, #16]	@ (8008e30 <__sinit+0x28>)
 8008e1e:	6223      	str	r3, [r4, #32]
 8008e20:	4b04      	ldr	r3, [pc, #16]	@ (8008e34 <__sinit+0x2c>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1f5      	bne.n	8008e14 <__sinit+0xc>
 8008e28:	f7ff ffc4 	bl	8008db4 <global_stdio_init.part.0>
 8008e2c:	e7f2      	b.n	8008e14 <__sinit+0xc>
 8008e2e:	bf00      	nop
 8008e30:	08008d75 	.word	0x08008d75
 8008e34:	200005d4 	.word	0x200005d4

08008e38 <_fwalk_sglue>:
 8008e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e3c:	4607      	mov	r7, r0
 8008e3e:	4688      	mov	r8, r1
 8008e40:	4614      	mov	r4, r2
 8008e42:	2600      	movs	r6, #0
 8008e44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e48:	f1b9 0901 	subs.w	r9, r9, #1
 8008e4c:	d505      	bpl.n	8008e5a <_fwalk_sglue+0x22>
 8008e4e:	6824      	ldr	r4, [r4, #0]
 8008e50:	2c00      	cmp	r4, #0
 8008e52:	d1f7      	bne.n	8008e44 <_fwalk_sglue+0xc>
 8008e54:	4630      	mov	r0, r6
 8008e56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e5a:	89ab      	ldrh	r3, [r5, #12]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d907      	bls.n	8008e70 <_fwalk_sglue+0x38>
 8008e60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e64:	3301      	adds	r3, #1
 8008e66:	d003      	beq.n	8008e70 <_fwalk_sglue+0x38>
 8008e68:	4629      	mov	r1, r5
 8008e6a:	4638      	mov	r0, r7
 8008e6c:	47c0      	blx	r8
 8008e6e:	4306      	orrs	r6, r0
 8008e70:	3568      	adds	r5, #104	@ 0x68
 8008e72:	e7e9      	b.n	8008e48 <_fwalk_sglue+0x10>

08008e74 <siprintf>:
 8008e74:	b40e      	push	{r1, r2, r3}
 8008e76:	b510      	push	{r4, lr}
 8008e78:	b09d      	sub	sp, #116	@ 0x74
 8008e7a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8008e7c:	9002      	str	r0, [sp, #8]
 8008e7e:	9006      	str	r0, [sp, #24]
 8008e80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008e84:	480a      	ldr	r0, [pc, #40]	@ (8008eb0 <siprintf+0x3c>)
 8008e86:	9107      	str	r1, [sp, #28]
 8008e88:	9104      	str	r1, [sp, #16]
 8008e8a:	490a      	ldr	r1, [pc, #40]	@ (8008eb4 <siprintf+0x40>)
 8008e8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e90:	9105      	str	r1, [sp, #20]
 8008e92:	2400      	movs	r4, #0
 8008e94:	a902      	add	r1, sp, #8
 8008e96:	6800      	ldr	r0, [r0, #0]
 8008e98:	9301      	str	r3, [sp, #4]
 8008e9a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8008e9c:	f001 fbfe 	bl	800a69c <_svfiprintf_r>
 8008ea0:	9b02      	ldr	r3, [sp, #8]
 8008ea2:	701c      	strb	r4, [r3, #0]
 8008ea4:	b01d      	add	sp, #116	@ 0x74
 8008ea6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008eaa:	b003      	add	sp, #12
 8008eac:	4770      	bx	lr
 8008eae:	bf00      	nop
 8008eb0:	20000030 	.word	0x20000030
 8008eb4:	ffff0208 	.word	0xffff0208

08008eb8 <__sread>:
 8008eb8:	b510      	push	{r4, lr}
 8008eba:	460c      	mov	r4, r1
 8008ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ec0:	f000 f86c 	bl	8008f9c <_read_r>
 8008ec4:	2800      	cmp	r0, #0
 8008ec6:	bfab      	itete	ge
 8008ec8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008eca:	89a3      	ldrhlt	r3, [r4, #12]
 8008ecc:	181b      	addge	r3, r3, r0
 8008ece:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ed2:	bfac      	ite	ge
 8008ed4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ed6:	81a3      	strhlt	r3, [r4, #12]
 8008ed8:	bd10      	pop	{r4, pc}

08008eda <__swrite>:
 8008eda:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ede:	461f      	mov	r7, r3
 8008ee0:	898b      	ldrh	r3, [r1, #12]
 8008ee2:	05db      	lsls	r3, r3, #23
 8008ee4:	4605      	mov	r5, r0
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	4616      	mov	r6, r2
 8008eea:	d505      	bpl.n	8008ef8 <__swrite+0x1e>
 8008eec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ef0:	2302      	movs	r3, #2
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	f000 f840 	bl	8008f78 <_lseek_r>
 8008ef8:	89a3      	ldrh	r3, [r4, #12]
 8008efa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008efe:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008f02:	81a3      	strh	r3, [r4, #12]
 8008f04:	4632      	mov	r2, r6
 8008f06:	463b      	mov	r3, r7
 8008f08:	4628      	mov	r0, r5
 8008f0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f0e:	f000 b857 	b.w	8008fc0 <_write_r>

08008f12 <__sseek>:
 8008f12:	b510      	push	{r4, lr}
 8008f14:	460c      	mov	r4, r1
 8008f16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f1a:	f000 f82d 	bl	8008f78 <_lseek_r>
 8008f1e:	1c43      	adds	r3, r0, #1
 8008f20:	89a3      	ldrh	r3, [r4, #12]
 8008f22:	bf15      	itete	ne
 8008f24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008f26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008f2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008f2e:	81a3      	strheq	r3, [r4, #12]
 8008f30:	bf18      	it	ne
 8008f32:	81a3      	strhne	r3, [r4, #12]
 8008f34:	bd10      	pop	{r4, pc}

08008f36 <__sclose>:
 8008f36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f3a:	f000 b80d 	b.w	8008f58 <_close_r>

08008f3e <memset>:
 8008f3e:	4402      	add	r2, r0
 8008f40:	4603      	mov	r3, r0
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d100      	bne.n	8008f48 <memset+0xa>
 8008f46:	4770      	bx	lr
 8008f48:	f803 1b01 	strb.w	r1, [r3], #1
 8008f4c:	e7f9      	b.n	8008f42 <memset+0x4>
	...

08008f50 <_localeconv_r>:
 8008f50:	4800      	ldr	r0, [pc, #0]	@ (8008f54 <_localeconv_r+0x4>)
 8008f52:	4770      	bx	lr
 8008f54:	20000170 	.word	0x20000170

08008f58 <_close_r>:
 8008f58:	b538      	push	{r3, r4, r5, lr}
 8008f5a:	4d06      	ldr	r5, [pc, #24]	@ (8008f74 <_close_r+0x1c>)
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	4604      	mov	r4, r0
 8008f60:	4608      	mov	r0, r1
 8008f62:	602b      	str	r3, [r5, #0]
 8008f64:	f7fa fd46 	bl	80039f4 <_close>
 8008f68:	1c43      	adds	r3, r0, #1
 8008f6a:	d102      	bne.n	8008f72 <_close_r+0x1a>
 8008f6c:	682b      	ldr	r3, [r5, #0]
 8008f6e:	b103      	cbz	r3, 8008f72 <_close_r+0x1a>
 8008f70:	6023      	str	r3, [r4, #0]
 8008f72:	bd38      	pop	{r3, r4, r5, pc}
 8008f74:	200005d8 	.word	0x200005d8

08008f78 <_lseek_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4d07      	ldr	r5, [pc, #28]	@ (8008f98 <_lseek_r+0x20>)
 8008f7c:	4604      	mov	r4, r0
 8008f7e:	4608      	mov	r0, r1
 8008f80:	4611      	mov	r1, r2
 8008f82:	2200      	movs	r2, #0
 8008f84:	602a      	str	r2, [r5, #0]
 8008f86:	461a      	mov	r2, r3
 8008f88:	f7fa fd5b 	bl	8003a42 <_lseek>
 8008f8c:	1c43      	adds	r3, r0, #1
 8008f8e:	d102      	bne.n	8008f96 <_lseek_r+0x1e>
 8008f90:	682b      	ldr	r3, [r5, #0]
 8008f92:	b103      	cbz	r3, 8008f96 <_lseek_r+0x1e>
 8008f94:	6023      	str	r3, [r4, #0]
 8008f96:	bd38      	pop	{r3, r4, r5, pc}
 8008f98:	200005d8 	.word	0x200005d8

08008f9c <_read_r>:
 8008f9c:	b538      	push	{r3, r4, r5, lr}
 8008f9e:	4d07      	ldr	r5, [pc, #28]	@ (8008fbc <_read_r+0x20>)
 8008fa0:	4604      	mov	r4, r0
 8008fa2:	4608      	mov	r0, r1
 8008fa4:	4611      	mov	r1, r2
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	602a      	str	r2, [r5, #0]
 8008faa:	461a      	mov	r2, r3
 8008fac:	f7fa fce9 	bl	8003982 <_read>
 8008fb0:	1c43      	adds	r3, r0, #1
 8008fb2:	d102      	bne.n	8008fba <_read_r+0x1e>
 8008fb4:	682b      	ldr	r3, [r5, #0]
 8008fb6:	b103      	cbz	r3, 8008fba <_read_r+0x1e>
 8008fb8:	6023      	str	r3, [r4, #0]
 8008fba:	bd38      	pop	{r3, r4, r5, pc}
 8008fbc:	200005d8 	.word	0x200005d8

08008fc0 <_write_r>:
 8008fc0:	b538      	push	{r3, r4, r5, lr}
 8008fc2:	4d07      	ldr	r5, [pc, #28]	@ (8008fe0 <_write_r+0x20>)
 8008fc4:	4604      	mov	r4, r0
 8008fc6:	4608      	mov	r0, r1
 8008fc8:	4611      	mov	r1, r2
 8008fca:	2200      	movs	r2, #0
 8008fcc:	602a      	str	r2, [r5, #0]
 8008fce:	461a      	mov	r2, r3
 8008fd0:	f7fa fcf4 	bl	80039bc <_write>
 8008fd4:	1c43      	adds	r3, r0, #1
 8008fd6:	d102      	bne.n	8008fde <_write_r+0x1e>
 8008fd8:	682b      	ldr	r3, [r5, #0]
 8008fda:	b103      	cbz	r3, 8008fde <_write_r+0x1e>
 8008fdc:	6023      	str	r3, [r4, #0]
 8008fde:	bd38      	pop	{r3, r4, r5, pc}
 8008fe0:	200005d8 	.word	0x200005d8

08008fe4 <__errno>:
 8008fe4:	4b01      	ldr	r3, [pc, #4]	@ (8008fec <__errno+0x8>)
 8008fe6:	6818      	ldr	r0, [r3, #0]
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	20000030 	.word	0x20000030

08008ff0 <__libc_init_array>:
 8008ff0:	b570      	push	{r4, r5, r6, lr}
 8008ff2:	4d0d      	ldr	r5, [pc, #52]	@ (8009028 <__libc_init_array+0x38>)
 8008ff4:	4c0d      	ldr	r4, [pc, #52]	@ (800902c <__libc_init_array+0x3c>)
 8008ff6:	1b64      	subs	r4, r4, r5
 8008ff8:	10a4      	asrs	r4, r4, #2
 8008ffa:	2600      	movs	r6, #0
 8008ffc:	42a6      	cmp	r6, r4
 8008ffe:	d109      	bne.n	8009014 <__libc_init_array+0x24>
 8009000:	4d0b      	ldr	r5, [pc, #44]	@ (8009030 <__libc_init_array+0x40>)
 8009002:	4c0c      	ldr	r4, [pc, #48]	@ (8009034 <__libc_init_array+0x44>)
 8009004:	f002 f868 	bl	800b0d8 <_init>
 8009008:	1b64      	subs	r4, r4, r5
 800900a:	10a4      	asrs	r4, r4, #2
 800900c:	2600      	movs	r6, #0
 800900e:	42a6      	cmp	r6, r4
 8009010:	d105      	bne.n	800901e <__libc_init_array+0x2e>
 8009012:	bd70      	pop	{r4, r5, r6, pc}
 8009014:	f855 3b04 	ldr.w	r3, [r5], #4
 8009018:	4798      	blx	r3
 800901a:	3601      	adds	r6, #1
 800901c:	e7ee      	b.n	8008ffc <__libc_init_array+0xc>
 800901e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009022:	4798      	blx	r3
 8009024:	3601      	adds	r6, #1
 8009026:	e7f2      	b.n	800900e <__libc_init_array+0x1e>
 8009028:	0800d04c 	.word	0x0800d04c
 800902c:	0800d04c 	.word	0x0800d04c
 8009030:	0800d04c 	.word	0x0800d04c
 8009034:	0800d050 	.word	0x0800d050

08009038 <__retarget_lock_init_recursive>:
 8009038:	4770      	bx	lr

0800903a <__retarget_lock_acquire_recursive>:
 800903a:	4770      	bx	lr

0800903c <__retarget_lock_release_recursive>:
 800903c:	4770      	bx	lr

0800903e <quorem>:
 800903e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009042:	6903      	ldr	r3, [r0, #16]
 8009044:	690c      	ldr	r4, [r1, #16]
 8009046:	42a3      	cmp	r3, r4
 8009048:	4607      	mov	r7, r0
 800904a:	db7e      	blt.n	800914a <quorem+0x10c>
 800904c:	3c01      	subs	r4, #1
 800904e:	f101 0814 	add.w	r8, r1, #20
 8009052:	00a3      	lsls	r3, r4, #2
 8009054:	f100 0514 	add.w	r5, r0, #20
 8009058:	9300      	str	r3, [sp, #0]
 800905a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800905e:	9301      	str	r3, [sp, #4]
 8009060:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009064:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009068:	3301      	adds	r3, #1
 800906a:	429a      	cmp	r2, r3
 800906c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009070:	fbb2 f6f3 	udiv	r6, r2, r3
 8009074:	d32e      	bcc.n	80090d4 <quorem+0x96>
 8009076:	f04f 0a00 	mov.w	sl, #0
 800907a:	46c4      	mov	ip, r8
 800907c:	46ae      	mov	lr, r5
 800907e:	46d3      	mov	fp, sl
 8009080:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009084:	b298      	uxth	r0, r3
 8009086:	fb06 a000 	mla	r0, r6, r0, sl
 800908a:	0c02      	lsrs	r2, r0, #16
 800908c:	0c1b      	lsrs	r3, r3, #16
 800908e:	fb06 2303 	mla	r3, r6, r3, r2
 8009092:	f8de 2000 	ldr.w	r2, [lr]
 8009096:	b280      	uxth	r0, r0
 8009098:	b292      	uxth	r2, r2
 800909a:	1a12      	subs	r2, r2, r0
 800909c:	445a      	add	r2, fp
 800909e:	f8de 0000 	ldr.w	r0, [lr]
 80090a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80090ac:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80090b0:	b292      	uxth	r2, r2
 80090b2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80090b6:	45e1      	cmp	r9, ip
 80090b8:	f84e 2b04 	str.w	r2, [lr], #4
 80090bc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80090c0:	d2de      	bcs.n	8009080 <quorem+0x42>
 80090c2:	9b00      	ldr	r3, [sp, #0]
 80090c4:	58eb      	ldr	r3, [r5, r3]
 80090c6:	b92b      	cbnz	r3, 80090d4 <quorem+0x96>
 80090c8:	9b01      	ldr	r3, [sp, #4]
 80090ca:	3b04      	subs	r3, #4
 80090cc:	429d      	cmp	r5, r3
 80090ce:	461a      	mov	r2, r3
 80090d0:	d32f      	bcc.n	8009132 <quorem+0xf4>
 80090d2:	613c      	str	r4, [r7, #16]
 80090d4:	4638      	mov	r0, r7
 80090d6:	f001 f97d 	bl	800a3d4 <__mcmp>
 80090da:	2800      	cmp	r0, #0
 80090dc:	db25      	blt.n	800912a <quorem+0xec>
 80090de:	4629      	mov	r1, r5
 80090e0:	2000      	movs	r0, #0
 80090e2:	f858 2b04 	ldr.w	r2, [r8], #4
 80090e6:	f8d1 c000 	ldr.w	ip, [r1]
 80090ea:	fa1f fe82 	uxth.w	lr, r2
 80090ee:	fa1f f38c 	uxth.w	r3, ip
 80090f2:	eba3 030e 	sub.w	r3, r3, lr
 80090f6:	4403      	add	r3, r0
 80090f8:	0c12      	lsrs	r2, r2, #16
 80090fa:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80090fe:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009102:	b29b      	uxth	r3, r3
 8009104:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009108:	45c1      	cmp	r9, r8
 800910a:	f841 3b04 	str.w	r3, [r1], #4
 800910e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009112:	d2e6      	bcs.n	80090e2 <quorem+0xa4>
 8009114:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009118:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800911c:	b922      	cbnz	r2, 8009128 <quorem+0xea>
 800911e:	3b04      	subs	r3, #4
 8009120:	429d      	cmp	r5, r3
 8009122:	461a      	mov	r2, r3
 8009124:	d30b      	bcc.n	800913e <quorem+0x100>
 8009126:	613c      	str	r4, [r7, #16]
 8009128:	3601      	adds	r6, #1
 800912a:	4630      	mov	r0, r6
 800912c:	b003      	add	sp, #12
 800912e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009132:	6812      	ldr	r2, [r2, #0]
 8009134:	3b04      	subs	r3, #4
 8009136:	2a00      	cmp	r2, #0
 8009138:	d1cb      	bne.n	80090d2 <quorem+0x94>
 800913a:	3c01      	subs	r4, #1
 800913c:	e7c6      	b.n	80090cc <quorem+0x8e>
 800913e:	6812      	ldr	r2, [r2, #0]
 8009140:	3b04      	subs	r3, #4
 8009142:	2a00      	cmp	r2, #0
 8009144:	d1ef      	bne.n	8009126 <quorem+0xe8>
 8009146:	3c01      	subs	r4, #1
 8009148:	e7ea      	b.n	8009120 <quorem+0xe2>
 800914a:	2000      	movs	r0, #0
 800914c:	e7ee      	b.n	800912c <quorem+0xee>
	...

08009150 <_dtoa_r>:
 8009150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009154:	69c7      	ldr	r7, [r0, #28]
 8009156:	b097      	sub	sp, #92	@ 0x5c
 8009158:	ed8d 0b04 	vstr	d0, [sp, #16]
 800915c:	ec55 4b10 	vmov	r4, r5, d0
 8009160:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009162:	9107      	str	r1, [sp, #28]
 8009164:	4681      	mov	r9, r0
 8009166:	920c      	str	r2, [sp, #48]	@ 0x30
 8009168:	9311      	str	r3, [sp, #68]	@ 0x44
 800916a:	b97f      	cbnz	r7, 800918c <_dtoa_r+0x3c>
 800916c:	2010      	movs	r0, #16
 800916e:	f000 fe09 	bl	8009d84 <malloc>
 8009172:	4602      	mov	r2, r0
 8009174:	f8c9 001c 	str.w	r0, [r9, #28]
 8009178:	b920      	cbnz	r0, 8009184 <_dtoa_r+0x34>
 800917a:	4ba9      	ldr	r3, [pc, #676]	@ (8009420 <_dtoa_r+0x2d0>)
 800917c:	21ef      	movs	r1, #239	@ 0xef
 800917e:	48a9      	ldr	r0, [pc, #676]	@ (8009424 <_dtoa_r+0x2d4>)
 8009180:	f001 fc6c 	bl	800aa5c <__assert_func>
 8009184:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009188:	6007      	str	r7, [r0, #0]
 800918a:	60c7      	str	r7, [r0, #12]
 800918c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009190:	6819      	ldr	r1, [r3, #0]
 8009192:	b159      	cbz	r1, 80091ac <_dtoa_r+0x5c>
 8009194:	685a      	ldr	r2, [r3, #4]
 8009196:	604a      	str	r2, [r1, #4]
 8009198:	2301      	movs	r3, #1
 800919a:	4093      	lsls	r3, r2
 800919c:	608b      	str	r3, [r1, #8]
 800919e:	4648      	mov	r0, r9
 80091a0:	f000 fee6 	bl	8009f70 <_Bfree>
 80091a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80091a8:	2200      	movs	r2, #0
 80091aa:	601a      	str	r2, [r3, #0]
 80091ac:	1e2b      	subs	r3, r5, #0
 80091ae:	bfb9      	ittee	lt
 80091b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80091b4:	9305      	strlt	r3, [sp, #20]
 80091b6:	2300      	movge	r3, #0
 80091b8:	6033      	strge	r3, [r6, #0]
 80091ba:	9f05      	ldr	r7, [sp, #20]
 80091bc:	4b9a      	ldr	r3, [pc, #616]	@ (8009428 <_dtoa_r+0x2d8>)
 80091be:	bfbc      	itt	lt
 80091c0:	2201      	movlt	r2, #1
 80091c2:	6032      	strlt	r2, [r6, #0]
 80091c4:	43bb      	bics	r3, r7
 80091c6:	d112      	bne.n	80091ee <_dtoa_r+0x9e>
 80091c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80091ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 80091ce:	6013      	str	r3, [r2, #0]
 80091d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091d4:	4323      	orrs	r3, r4
 80091d6:	f000 855a 	beq.w	8009c8e <_dtoa_r+0xb3e>
 80091da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80091dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800943c <_dtoa_r+0x2ec>
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	f000 855c 	beq.w	8009c9e <_dtoa_r+0xb4e>
 80091e6:	f10a 0303 	add.w	r3, sl, #3
 80091ea:	f000 bd56 	b.w	8009c9a <_dtoa_r+0xb4a>
 80091ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 80091f2:	2200      	movs	r2, #0
 80091f4:	ec51 0b17 	vmov	r0, r1, d7
 80091f8:	2300      	movs	r3, #0
 80091fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80091fe:	f7f7 fc6b 	bl	8000ad8 <__aeabi_dcmpeq>
 8009202:	4680      	mov	r8, r0
 8009204:	b158      	cbz	r0, 800921e <_dtoa_r+0xce>
 8009206:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009208:	2301      	movs	r3, #1
 800920a:	6013      	str	r3, [r2, #0]
 800920c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800920e:	b113      	cbz	r3, 8009216 <_dtoa_r+0xc6>
 8009210:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009212:	4b86      	ldr	r3, [pc, #536]	@ (800942c <_dtoa_r+0x2dc>)
 8009214:	6013      	str	r3, [r2, #0]
 8009216:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009440 <_dtoa_r+0x2f0>
 800921a:	f000 bd40 	b.w	8009c9e <_dtoa_r+0xb4e>
 800921e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009222:	aa14      	add	r2, sp, #80	@ 0x50
 8009224:	a915      	add	r1, sp, #84	@ 0x54
 8009226:	4648      	mov	r0, r9
 8009228:	f001 f984 	bl	800a534 <__d2b>
 800922c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009230:	9002      	str	r0, [sp, #8]
 8009232:	2e00      	cmp	r6, #0
 8009234:	d078      	beq.n	8009328 <_dtoa_r+0x1d8>
 8009236:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009238:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800923c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009244:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009248:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800924c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009250:	4619      	mov	r1, r3
 8009252:	2200      	movs	r2, #0
 8009254:	4b76      	ldr	r3, [pc, #472]	@ (8009430 <_dtoa_r+0x2e0>)
 8009256:	f7f7 f81f 	bl	8000298 <__aeabi_dsub>
 800925a:	a36b      	add	r3, pc, #428	@ (adr r3, 8009408 <_dtoa_r+0x2b8>)
 800925c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009260:	f7f7 f9d2 	bl	8000608 <__aeabi_dmul>
 8009264:	a36a      	add	r3, pc, #424	@ (adr r3, 8009410 <_dtoa_r+0x2c0>)
 8009266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800926a:	f7f7 f817 	bl	800029c <__adddf3>
 800926e:	4604      	mov	r4, r0
 8009270:	4630      	mov	r0, r6
 8009272:	460d      	mov	r5, r1
 8009274:	f7f7 f95e 	bl	8000534 <__aeabi_i2d>
 8009278:	a367      	add	r3, pc, #412	@ (adr r3, 8009418 <_dtoa_r+0x2c8>)
 800927a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800927e:	f7f7 f9c3 	bl	8000608 <__aeabi_dmul>
 8009282:	4602      	mov	r2, r0
 8009284:	460b      	mov	r3, r1
 8009286:	4620      	mov	r0, r4
 8009288:	4629      	mov	r1, r5
 800928a:	f7f7 f807 	bl	800029c <__adddf3>
 800928e:	4604      	mov	r4, r0
 8009290:	460d      	mov	r5, r1
 8009292:	f7f7 fc69 	bl	8000b68 <__aeabi_d2iz>
 8009296:	2200      	movs	r2, #0
 8009298:	4607      	mov	r7, r0
 800929a:	2300      	movs	r3, #0
 800929c:	4620      	mov	r0, r4
 800929e:	4629      	mov	r1, r5
 80092a0:	f7f7 fc24 	bl	8000aec <__aeabi_dcmplt>
 80092a4:	b140      	cbz	r0, 80092b8 <_dtoa_r+0x168>
 80092a6:	4638      	mov	r0, r7
 80092a8:	f7f7 f944 	bl	8000534 <__aeabi_i2d>
 80092ac:	4622      	mov	r2, r4
 80092ae:	462b      	mov	r3, r5
 80092b0:	f7f7 fc12 	bl	8000ad8 <__aeabi_dcmpeq>
 80092b4:	b900      	cbnz	r0, 80092b8 <_dtoa_r+0x168>
 80092b6:	3f01      	subs	r7, #1
 80092b8:	2f16      	cmp	r7, #22
 80092ba:	d852      	bhi.n	8009362 <_dtoa_r+0x212>
 80092bc:	4b5d      	ldr	r3, [pc, #372]	@ (8009434 <_dtoa_r+0x2e4>)
 80092be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80092c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80092ca:	f7f7 fc0f 	bl	8000aec <__aeabi_dcmplt>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	d049      	beq.n	8009366 <_dtoa_r+0x216>
 80092d2:	3f01      	subs	r7, #1
 80092d4:	2300      	movs	r3, #0
 80092d6:	9310      	str	r3, [sp, #64]	@ 0x40
 80092d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092da:	1b9b      	subs	r3, r3, r6
 80092dc:	1e5a      	subs	r2, r3, #1
 80092de:	bf45      	ittet	mi
 80092e0:	f1c3 0301 	rsbmi	r3, r3, #1
 80092e4:	9300      	strmi	r3, [sp, #0]
 80092e6:	2300      	movpl	r3, #0
 80092e8:	2300      	movmi	r3, #0
 80092ea:	9206      	str	r2, [sp, #24]
 80092ec:	bf54      	ite	pl
 80092ee:	9300      	strpl	r3, [sp, #0]
 80092f0:	9306      	strmi	r3, [sp, #24]
 80092f2:	2f00      	cmp	r7, #0
 80092f4:	db39      	blt.n	800936a <_dtoa_r+0x21a>
 80092f6:	9b06      	ldr	r3, [sp, #24]
 80092f8:	970d      	str	r7, [sp, #52]	@ 0x34
 80092fa:	443b      	add	r3, r7
 80092fc:	9306      	str	r3, [sp, #24]
 80092fe:	2300      	movs	r3, #0
 8009300:	9308      	str	r3, [sp, #32]
 8009302:	9b07      	ldr	r3, [sp, #28]
 8009304:	2b09      	cmp	r3, #9
 8009306:	d863      	bhi.n	80093d0 <_dtoa_r+0x280>
 8009308:	2b05      	cmp	r3, #5
 800930a:	bfc4      	itt	gt
 800930c:	3b04      	subgt	r3, #4
 800930e:	9307      	strgt	r3, [sp, #28]
 8009310:	9b07      	ldr	r3, [sp, #28]
 8009312:	f1a3 0302 	sub.w	r3, r3, #2
 8009316:	bfcc      	ite	gt
 8009318:	2400      	movgt	r4, #0
 800931a:	2401      	movle	r4, #1
 800931c:	2b03      	cmp	r3, #3
 800931e:	d863      	bhi.n	80093e8 <_dtoa_r+0x298>
 8009320:	e8df f003 	tbb	[pc, r3]
 8009324:	2b375452 	.word	0x2b375452
 8009328:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800932c:	441e      	add	r6, r3
 800932e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009332:	2b20      	cmp	r3, #32
 8009334:	bfc1      	itttt	gt
 8009336:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800933a:	409f      	lslgt	r7, r3
 800933c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009340:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009344:	bfd6      	itet	le
 8009346:	f1c3 0320 	rsble	r3, r3, #32
 800934a:	ea47 0003 	orrgt.w	r0, r7, r3
 800934e:	fa04 f003 	lslle.w	r0, r4, r3
 8009352:	f7f7 f8df 	bl	8000514 <__aeabi_ui2d>
 8009356:	2201      	movs	r2, #1
 8009358:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800935c:	3e01      	subs	r6, #1
 800935e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009360:	e776      	b.n	8009250 <_dtoa_r+0x100>
 8009362:	2301      	movs	r3, #1
 8009364:	e7b7      	b.n	80092d6 <_dtoa_r+0x186>
 8009366:	9010      	str	r0, [sp, #64]	@ 0x40
 8009368:	e7b6      	b.n	80092d8 <_dtoa_r+0x188>
 800936a:	9b00      	ldr	r3, [sp, #0]
 800936c:	1bdb      	subs	r3, r3, r7
 800936e:	9300      	str	r3, [sp, #0]
 8009370:	427b      	negs	r3, r7
 8009372:	9308      	str	r3, [sp, #32]
 8009374:	2300      	movs	r3, #0
 8009376:	930d      	str	r3, [sp, #52]	@ 0x34
 8009378:	e7c3      	b.n	8009302 <_dtoa_r+0x1b2>
 800937a:	2301      	movs	r3, #1
 800937c:	9309      	str	r3, [sp, #36]	@ 0x24
 800937e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009380:	eb07 0b03 	add.w	fp, r7, r3
 8009384:	f10b 0301 	add.w	r3, fp, #1
 8009388:	2b01      	cmp	r3, #1
 800938a:	9303      	str	r3, [sp, #12]
 800938c:	bfb8      	it	lt
 800938e:	2301      	movlt	r3, #1
 8009390:	e006      	b.n	80093a0 <_dtoa_r+0x250>
 8009392:	2301      	movs	r3, #1
 8009394:	9309      	str	r3, [sp, #36]	@ 0x24
 8009396:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009398:	2b00      	cmp	r3, #0
 800939a:	dd28      	ble.n	80093ee <_dtoa_r+0x29e>
 800939c:	469b      	mov	fp, r3
 800939e:	9303      	str	r3, [sp, #12]
 80093a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80093a4:	2100      	movs	r1, #0
 80093a6:	2204      	movs	r2, #4
 80093a8:	f102 0514 	add.w	r5, r2, #20
 80093ac:	429d      	cmp	r5, r3
 80093ae:	d926      	bls.n	80093fe <_dtoa_r+0x2ae>
 80093b0:	6041      	str	r1, [r0, #4]
 80093b2:	4648      	mov	r0, r9
 80093b4:	f000 fd9c 	bl	8009ef0 <_Balloc>
 80093b8:	4682      	mov	sl, r0
 80093ba:	2800      	cmp	r0, #0
 80093bc:	d142      	bne.n	8009444 <_dtoa_r+0x2f4>
 80093be:	4b1e      	ldr	r3, [pc, #120]	@ (8009438 <_dtoa_r+0x2e8>)
 80093c0:	4602      	mov	r2, r0
 80093c2:	f240 11af 	movw	r1, #431	@ 0x1af
 80093c6:	e6da      	b.n	800917e <_dtoa_r+0x2e>
 80093c8:	2300      	movs	r3, #0
 80093ca:	e7e3      	b.n	8009394 <_dtoa_r+0x244>
 80093cc:	2300      	movs	r3, #0
 80093ce:	e7d5      	b.n	800937c <_dtoa_r+0x22c>
 80093d0:	2401      	movs	r4, #1
 80093d2:	2300      	movs	r3, #0
 80093d4:	9307      	str	r3, [sp, #28]
 80093d6:	9409      	str	r4, [sp, #36]	@ 0x24
 80093d8:	f04f 3bff 	mov.w	fp, #4294967295
 80093dc:	2200      	movs	r2, #0
 80093de:	f8cd b00c 	str.w	fp, [sp, #12]
 80093e2:	2312      	movs	r3, #18
 80093e4:	920c      	str	r2, [sp, #48]	@ 0x30
 80093e6:	e7db      	b.n	80093a0 <_dtoa_r+0x250>
 80093e8:	2301      	movs	r3, #1
 80093ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80093ec:	e7f4      	b.n	80093d8 <_dtoa_r+0x288>
 80093ee:	f04f 0b01 	mov.w	fp, #1
 80093f2:	f8cd b00c 	str.w	fp, [sp, #12]
 80093f6:	465b      	mov	r3, fp
 80093f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80093fc:	e7d0      	b.n	80093a0 <_dtoa_r+0x250>
 80093fe:	3101      	adds	r1, #1
 8009400:	0052      	lsls	r2, r2, #1
 8009402:	e7d1      	b.n	80093a8 <_dtoa_r+0x258>
 8009404:	f3af 8000 	nop.w
 8009408:	636f4361 	.word	0x636f4361
 800940c:	3fd287a7 	.word	0x3fd287a7
 8009410:	8b60c8b3 	.word	0x8b60c8b3
 8009414:	3fc68a28 	.word	0x3fc68a28
 8009418:	509f79fb 	.word	0x509f79fb
 800941c:	3fd34413 	.word	0x3fd34413
 8009420:	0800cd11 	.word	0x0800cd11
 8009424:	0800cd28 	.word	0x0800cd28
 8009428:	7ff00000 	.word	0x7ff00000
 800942c:	0800cce1 	.word	0x0800cce1
 8009430:	3ff80000 	.word	0x3ff80000
 8009434:	0800ce78 	.word	0x0800ce78
 8009438:	0800cd80 	.word	0x0800cd80
 800943c:	0800cd0d 	.word	0x0800cd0d
 8009440:	0800cce0 	.word	0x0800cce0
 8009444:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009448:	6018      	str	r0, [r3, #0]
 800944a:	9b03      	ldr	r3, [sp, #12]
 800944c:	2b0e      	cmp	r3, #14
 800944e:	f200 80a1 	bhi.w	8009594 <_dtoa_r+0x444>
 8009452:	2c00      	cmp	r4, #0
 8009454:	f000 809e 	beq.w	8009594 <_dtoa_r+0x444>
 8009458:	2f00      	cmp	r7, #0
 800945a:	dd33      	ble.n	80094c4 <_dtoa_r+0x374>
 800945c:	4b9c      	ldr	r3, [pc, #624]	@ (80096d0 <_dtoa_r+0x580>)
 800945e:	f007 020f 	and.w	r2, r7, #15
 8009462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009466:	ed93 7b00 	vldr	d7, [r3]
 800946a:	05f8      	lsls	r0, r7, #23
 800946c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009470:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009474:	d516      	bpl.n	80094a4 <_dtoa_r+0x354>
 8009476:	4b97      	ldr	r3, [pc, #604]	@ (80096d4 <_dtoa_r+0x584>)
 8009478:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800947c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009480:	f7f7 f9ec 	bl	800085c <__aeabi_ddiv>
 8009484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009488:	f004 040f 	and.w	r4, r4, #15
 800948c:	2603      	movs	r6, #3
 800948e:	4d91      	ldr	r5, [pc, #580]	@ (80096d4 <_dtoa_r+0x584>)
 8009490:	b954      	cbnz	r4, 80094a8 <_dtoa_r+0x358>
 8009492:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009496:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800949a:	f7f7 f9df 	bl	800085c <__aeabi_ddiv>
 800949e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094a2:	e028      	b.n	80094f6 <_dtoa_r+0x3a6>
 80094a4:	2602      	movs	r6, #2
 80094a6:	e7f2      	b.n	800948e <_dtoa_r+0x33e>
 80094a8:	07e1      	lsls	r1, r4, #31
 80094aa:	d508      	bpl.n	80094be <_dtoa_r+0x36e>
 80094ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80094b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80094b4:	f7f7 f8a8 	bl	8000608 <__aeabi_dmul>
 80094b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80094bc:	3601      	adds	r6, #1
 80094be:	1064      	asrs	r4, r4, #1
 80094c0:	3508      	adds	r5, #8
 80094c2:	e7e5      	b.n	8009490 <_dtoa_r+0x340>
 80094c4:	f000 80af 	beq.w	8009626 <_dtoa_r+0x4d6>
 80094c8:	427c      	negs	r4, r7
 80094ca:	4b81      	ldr	r3, [pc, #516]	@ (80096d0 <_dtoa_r+0x580>)
 80094cc:	4d81      	ldr	r5, [pc, #516]	@ (80096d4 <_dtoa_r+0x584>)
 80094ce:	f004 020f 	and.w	r2, r4, #15
 80094d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80094de:	f7f7 f893 	bl	8000608 <__aeabi_dmul>
 80094e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094e6:	1124      	asrs	r4, r4, #4
 80094e8:	2300      	movs	r3, #0
 80094ea:	2602      	movs	r6, #2
 80094ec:	2c00      	cmp	r4, #0
 80094ee:	f040 808f 	bne.w	8009610 <_dtoa_r+0x4c0>
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d1d3      	bne.n	800949e <_dtoa_r+0x34e>
 80094f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80094f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	f000 8094 	beq.w	800962a <_dtoa_r+0x4da>
 8009502:	4b75      	ldr	r3, [pc, #468]	@ (80096d8 <_dtoa_r+0x588>)
 8009504:	2200      	movs	r2, #0
 8009506:	4620      	mov	r0, r4
 8009508:	4629      	mov	r1, r5
 800950a:	f7f7 faef 	bl	8000aec <__aeabi_dcmplt>
 800950e:	2800      	cmp	r0, #0
 8009510:	f000 808b 	beq.w	800962a <_dtoa_r+0x4da>
 8009514:	9b03      	ldr	r3, [sp, #12]
 8009516:	2b00      	cmp	r3, #0
 8009518:	f000 8087 	beq.w	800962a <_dtoa_r+0x4da>
 800951c:	f1bb 0f00 	cmp.w	fp, #0
 8009520:	dd34      	ble.n	800958c <_dtoa_r+0x43c>
 8009522:	4620      	mov	r0, r4
 8009524:	4b6d      	ldr	r3, [pc, #436]	@ (80096dc <_dtoa_r+0x58c>)
 8009526:	2200      	movs	r2, #0
 8009528:	4629      	mov	r1, r5
 800952a:	f7f7 f86d 	bl	8000608 <__aeabi_dmul>
 800952e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009532:	f107 38ff 	add.w	r8, r7, #4294967295
 8009536:	3601      	adds	r6, #1
 8009538:	465c      	mov	r4, fp
 800953a:	4630      	mov	r0, r6
 800953c:	f7f6 fffa 	bl	8000534 <__aeabi_i2d>
 8009540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009544:	f7f7 f860 	bl	8000608 <__aeabi_dmul>
 8009548:	4b65      	ldr	r3, [pc, #404]	@ (80096e0 <_dtoa_r+0x590>)
 800954a:	2200      	movs	r2, #0
 800954c:	f7f6 fea6 	bl	800029c <__adddf3>
 8009550:	4605      	mov	r5, r0
 8009552:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009556:	2c00      	cmp	r4, #0
 8009558:	d16a      	bne.n	8009630 <_dtoa_r+0x4e0>
 800955a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800955e:	4b61      	ldr	r3, [pc, #388]	@ (80096e4 <_dtoa_r+0x594>)
 8009560:	2200      	movs	r2, #0
 8009562:	f7f6 fe99 	bl	8000298 <__aeabi_dsub>
 8009566:	4602      	mov	r2, r0
 8009568:	460b      	mov	r3, r1
 800956a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800956e:	462a      	mov	r2, r5
 8009570:	4633      	mov	r3, r6
 8009572:	f7f7 fad9 	bl	8000b28 <__aeabi_dcmpgt>
 8009576:	2800      	cmp	r0, #0
 8009578:	f040 8298 	bne.w	8009aac <_dtoa_r+0x95c>
 800957c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009580:	462a      	mov	r2, r5
 8009582:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009586:	f7f7 fab1 	bl	8000aec <__aeabi_dcmplt>
 800958a:	bb38      	cbnz	r0, 80095dc <_dtoa_r+0x48c>
 800958c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009590:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009594:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009596:	2b00      	cmp	r3, #0
 8009598:	f2c0 8157 	blt.w	800984a <_dtoa_r+0x6fa>
 800959c:	2f0e      	cmp	r7, #14
 800959e:	f300 8154 	bgt.w	800984a <_dtoa_r+0x6fa>
 80095a2:	4b4b      	ldr	r3, [pc, #300]	@ (80096d0 <_dtoa_r+0x580>)
 80095a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80095a8:	ed93 7b00 	vldr	d7, [r3]
 80095ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	ed8d 7b00 	vstr	d7, [sp]
 80095b4:	f280 80e5 	bge.w	8009782 <_dtoa_r+0x632>
 80095b8:	9b03      	ldr	r3, [sp, #12]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	f300 80e1 	bgt.w	8009782 <_dtoa_r+0x632>
 80095c0:	d10c      	bne.n	80095dc <_dtoa_r+0x48c>
 80095c2:	4b48      	ldr	r3, [pc, #288]	@ (80096e4 <_dtoa_r+0x594>)
 80095c4:	2200      	movs	r2, #0
 80095c6:	ec51 0b17 	vmov	r0, r1, d7
 80095ca:	f7f7 f81d 	bl	8000608 <__aeabi_dmul>
 80095ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095d2:	f7f7 fa9f 	bl	8000b14 <__aeabi_dcmpge>
 80095d6:	2800      	cmp	r0, #0
 80095d8:	f000 8266 	beq.w	8009aa8 <_dtoa_r+0x958>
 80095dc:	2400      	movs	r4, #0
 80095de:	4625      	mov	r5, r4
 80095e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80095e2:	4656      	mov	r6, sl
 80095e4:	ea6f 0803 	mvn.w	r8, r3
 80095e8:	2700      	movs	r7, #0
 80095ea:	4621      	mov	r1, r4
 80095ec:	4648      	mov	r0, r9
 80095ee:	f000 fcbf 	bl	8009f70 <_Bfree>
 80095f2:	2d00      	cmp	r5, #0
 80095f4:	f000 80bd 	beq.w	8009772 <_dtoa_r+0x622>
 80095f8:	b12f      	cbz	r7, 8009606 <_dtoa_r+0x4b6>
 80095fa:	42af      	cmp	r7, r5
 80095fc:	d003      	beq.n	8009606 <_dtoa_r+0x4b6>
 80095fe:	4639      	mov	r1, r7
 8009600:	4648      	mov	r0, r9
 8009602:	f000 fcb5 	bl	8009f70 <_Bfree>
 8009606:	4629      	mov	r1, r5
 8009608:	4648      	mov	r0, r9
 800960a:	f000 fcb1 	bl	8009f70 <_Bfree>
 800960e:	e0b0      	b.n	8009772 <_dtoa_r+0x622>
 8009610:	07e2      	lsls	r2, r4, #31
 8009612:	d505      	bpl.n	8009620 <_dtoa_r+0x4d0>
 8009614:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009618:	f7f6 fff6 	bl	8000608 <__aeabi_dmul>
 800961c:	3601      	adds	r6, #1
 800961e:	2301      	movs	r3, #1
 8009620:	1064      	asrs	r4, r4, #1
 8009622:	3508      	adds	r5, #8
 8009624:	e762      	b.n	80094ec <_dtoa_r+0x39c>
 8009626:	2602      	movs	r6, #2
 8009628:	e765      	b.n	80094f6 <_dtoa_r+0x3a6>
 800962a:	9c03      	ldr	r4, [sp, #12]
 800962c:	46b8      	mov	r8, r7
 800962e:	e784      	b.n	800953a <_dtoa_r+0x3ea>
 8009630:	4b27      	ldr	r3, [pc, #156]	@ (80096d0 <_dtoa_r+0x580>)
 8009632:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009634:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009638:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800963c:	4454      	add	r4, sl
 800963e:	2900      	cmp	r1, #0
 8009640:	d054      	beq.n	80096ec <_dtoa_r+0x59c>
 8009642:	4929      	ldr	r1, [pc, #164]	@ (80096e8 <_dtoa_r+0x598>)
 8009644:	2000      	movs	r0, #0
 8009646:	f7f7 f909 	bl	800085c <__aeabi_ddiv>
 800964a:	4633      	mov	r3, r6
 800964c:	462a      	mov	r2, r5
 800964e:	f7f6 fe23 	bl	8000298 <__aeabi_dsub>
 8009652:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009656:	4656      	mov	r6, sl
 8009658:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800965c:	f7f7 fa84 	bl	8000b68 <__aeabi_d2iz>
 8009660:	4605      	mov	r5, r0
 8009662:	f7f6 ff67 	bl	8000534 <__aeabi_i2d>
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800966e:	f7f6 fe13 	bl	8000298 <__aeabi_dsub>
 8009672:	3530      	adds	r5, #48	@ 0x30
 8009674:	4602      	mov	r2, r0
 8009676:	460b      	mov	r3, r1
 8009678:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800967c:	f806 5b01 	strb.w	r5, [r6], #1
 8009680:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009684:	f7f7 fa32 	bl	8000aec <__aeabi_dcmplt>
 8009688:	2800      	cmp	r0, #0
 800968a:	d172      	bne.n	8009772 <_dtoa_r+0x622>
 800968c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009690:	4911      	ldr	r1, [pc, #68]	@ (80096d8 <_dtoa_r+0x588>)
 8009692:	2000      	movs	r0, #0
 8009694:	f7f6 fe00 	bl	8000298 <__aeabi_dsub>
 8009698:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800969c:	f7f7 fa26 	bl	8000aec <__aeabi_dcmplt>
 80096a0:	2800      	cmp	r0, #0
 80096a2:	f040 80b4 	bne.w	800980e <_dtoa_r+0x6be>
 80096a6:	42a6      	cmp	r6, r4
 80096a8:	f43f af70 	beq.w	800958c <_dtoa_r+0x43c>
 80096ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80096b0:	4b0a      	ldr	r3, [pc, #40]	@ (80096dc <_dtoa_r+0x58c>)
 80096b2:	2200      	movs	r2, #0
 80096b4:	f7f6 ffa8 	bl	8000608 <__aeabi_dmul>
 80096b8:	4b08      	ldr	r3, [pc, #32]	@ (80096dc <_dtoa_r+0x58c>)
 80096ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096be:	2200      	movs	r2, #0
 80096c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096c4:	f7f6 ffa0 	bl	8000608 <__aeabi_dmul>
 80096c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80096cc:	e7c4      	b.n	8009658 <_dtoa_r+0x508>
 80096ce:	bf00      	nop
 80096d0:	0800ce78 	.word	0x0800ce78
 80096d4:	0800ce50 	.word	0x0800ce50
 80096d8:	3ff00000 	.word	0x3ff00000
 80096dc:	40240000 	.word	0x40240000
 80096e0:	401c0000 	.word	0x401c0000
 80096e4:	40140000 	.word	0x40140000
 80096e8:	3fe00000 	.word	0x3fe00000
 80096ec:	4631      	mov	r1, r6
 80096ee:	4628      	mov	r0, r5
 80096f0:	f7f6 ff8a 	bl	8000608 <__aeabi_dmul>
 80096f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80096f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80096fa:	4656      	mov	r6, sl
 80096fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009700:	f7f7 fa32 	bl	8000b68 <__aeabi_d2iz>
 8009704:	4605      	mov	r5, r0
 8009706:	f7f6 ff15 	bl	8000534 <__aeabi_i2d>
 800970a:	4602      	mov	r2, r0
 800970c:	460b      	mov	r3, r1
 800970e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009712:	f7f6 fdc1 	bl	8000298 <__aeabi_dsub>
 8009716:	3530      	adds	r5, #48	@ 0x30
 8009718:	f806 5b01 	strb.w	r5, [r6], #1
 800971c:	4602      	mov	r2, r0
 800971e:	460b      	mov	r3, r1
 8009720:	42a6      	cmp	r6, r4
 8009722:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009726:	f04f 0200 	mov.w	r2, #0
 800972a:	d124      	bne.n	8009776 <_dtoa_r+0x626>
 800972c:	4baf      	ldr	r3, [pc, #700]	@ (80099ec <_dtoa_r+0x89c>)
 800972e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009732:	f7f6 fdb3 	bl	800029c <__adddf3>
 8009736:	4602      	mov	r2, r0
 8009738:	460b      	mov	r3, r1
 800973a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800973e:	f7f7 f9f3 	bl	8000b28 <__aeabi_dcmpgt>
 8009742:	2800      	cmp	r0, #0
 8009744:	d163      	bne.n	800980e <_dtoa_r+0x6be>
 8009746:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800974a:	49a8      	ldr	r1, [pc, #672]	@ (80099ec <_dtoa_r+0x89c>)
 800974c:	2000      	movs	r0, #0
 800974e:	f7f6 fda3 	bl	8000298 <__aeabi_dsub>
 8009752:	4602      	mov	r2, r0
 8009754:	460b      	mov	r3, r1
 8009756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800975a:	f7f7 f9c7 	bl	8000aec <__aeabi_dcmplt>
 800975e:	2800      	cmp	r0, #0
 8009760:	f43f af14 	beq.w	800958c <_dtoa_r+0x43c>
 8009764:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009766:	1e73      	subs	r3, r6, #1
 8009768:	9313      	str	r3, [sp, #76]	@ 0x4c
 800976a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800976e:	2b30      	cmp	r3, #48	@ 0x30
 8009770:	d0f8      	beq.n	8009764 <_dtoa_r+0x614>
 8009772:	4647      	mov	r7, r8
 8009774:	e03b      	b.n	80097ee <_dtoa_r+0x69e>
 8009776:	4b9e      	ldr	r3, [pc, #632]	@ (80099f0 <_dtoa_r+0x8a0>)
 8009778:	f7f6 ff46 	bl	8000608 <__aeabi_dmul>
 800977c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009780:	e7bc      	b.n	80096fc <_dtoa_r+0x5ac>
 8009782:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009786:	4656      	mov	r6, sl
 8009788:	e9dd 2300 	ldrd	r2, r3, [sp]
 800978c:	4620      	mov	r0, r4
 800978e:	4629      	mov	r1, r5
 8009790:	f7f7 f864 	bl	800085c <__aeabi_ddiv>
 8009794:	f7f7 f9e8 	bl	8000b68 <__aeabi_d2iz>
 8009798:	4680      	mov	r8, r0
 800979a:	f7f6 fecb 	bl	8000534 <__aeabi_i2d>
 800979e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097a2:	f7f6 ff31 	bl	8000608 <__aeabi_dmul>
 80097a6:	4602      	mov	r2, r0
 80097a8:	460b      	mov	r3, r1
 80097aa:	4620      	mov	r0, r4
 80097ac:	4629      	mov	r1, r5
 80097ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80097b2:	f7f6 fd71 	bl	8000298 <__aeabi_dsub>
 80097b6:	f806 4b01 	strb.w	r4, [r6], #1
 80097ba:	9d03      	ldr	r5, [sp, #12]
 80097bc:	eba6 040a 	sub.w	r4, r6, sl
 80097c0:	42a5      	cmp	r5, r4
 80097c2:	4602      	mov	r2, r0
 80097c4:	460b      	mov	r3, r1
 80097c6:	d133      	bne.n	8009830 <_dtoa_r+0x6e0>
 80097c8:	f7f6 fd68 	bl	800029c <__adddf3>
 80097cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097d0:	4604      	mov	r4, r0
 80097d2:	460d      	mov	r5, r1
 80097d4:	f7f7 f9a8 	bl	8000b28 <__aeabi_dcmpgt>
 80097d8:	b9c0      	cbnz	r0, 800980c <_dtoa_r+0x6bc>
 80097da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80097de:	4620      	mov	r0, r4
 80097e0:	4629      	mov	r1, r5
 80097e2:	f7f7 f979 	bl	8000ad8 <__aeabi_dcmpeq>
 80097e6:	b110      	cbz	r0, 80097ee <_dtoa_r+0x69e>
 80097e8:	f018 0f01 	tst.w	r8, #1
 80097ec:	d10e      	bne.n	800980c <_dtoa_r+0x6bc>
 80097ee:	9902      	ldr	r1, [sp, #8]
 80097f0:	4648      	mov	r0, r9
 80097f2:	f000 fbbd 	bl	8009f70 <_Bfree>
 80097f6:	2300      	movs	r3, #0
 80097f8:	7033      	strb	r3, [r6, #0]
 80097fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80097fc:	3701      	adds	r7, #1
 80097fe:	601f      	str	r7, [r3, #0]
 8009800:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009802:	2b00      	cmp	r3, #0
 8009804:	f000 824b 	beq.w	8009c9e <_dtoa_r+0xb4e>
 8009808:	601e      	str	r6, [r3, #0]
 800980a:	e248      	b.n	8009c9e <_dtoa_r+0xb4e>
 800980c:	46b8      	mov	r8, r7
 800980e:	4633      	mov	r3, r6
 8009810:	461e      	mov	r6, r3
 8009812:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009816:	2a39      	cmp	r2, #57	@ 0x39
 8009818:	d106      	bne.n	8009828 <_dtoa_r+0x6d8>
 800981a:	459a      	cmp	sl, r3
 800981c:	d1f8      	bne.n	8009810 <_dtoa_r+0x6c0>
 800981e:	2230      	movs	r2, #48	@ 0x30
 8009820:	f108 0801 	add.w	r8, r8, #1
 8009824:	f88a 2000 	strb.w	r2, [sl]
 8009828:	781a      	ldrb	r2, [r3, #0]
 800982a:	3201      	adds	r2, #1
 800982c:	701a      	strb	r2, [r3, #0]
 800982e:	e7a0      	b.n	8009772 <_dtoa_r+0x622>
 8009830:	4b6f      	ldr	r3, [pc, #444]	@ (80099f0 <_dtoa_r+0x8a0>)
 8009832:	2200      	movs	r2, #0
 8009834:	f7f6 fee8 	bl	8000608 <__aeabi_dmul>
 8009838:	2200      	movs	r2, #0
 800983a:	2300      	movs	r3, #0
 800983c:	4604      	mov	r4, r0
 800983e:	460d      	mov	r5, r1
 8009840:	f7f7 f94a 	bl	8000ad8 <__aeabi_dcmpeq>
 8009844:	2800      	cmp	r0, #0
 8009846:	d09f      	beq.n	8009788 <_dtoa_r+0x638>
 8009848:	e7d1      	b.n	80097ee <_dtoa_r+0x69e>
 800984a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800984c:	2a00      	cmp	r2, #0
 800984e:	f000 80ea 	beq.w	8009a26 <_dtoa_r+0x8d6>
 8009852:	9a07      	ldr	r2, [sp, #28]
 8009854:	2a01      	cmp	r2, #1
 8009856:	f300 80cd 	bgt.w	80099f4 <_dtoa_r+0x8a4>
 800985a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800985c:	2a00      	cmp	r2, #0
 800985e:	f000 80c1 	beq.w	80099e4 <_dtoa_r+0x894>
 8009862:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009866:	9c08      	ldr	r4, [sp, #32]
 8009868:	9e00      	ldr	r6, [sp, #0]
 800986a:	9a00      	ldr	r2, [sp, #0]
 800986c:	441a      	add	r2, r3
 800986e:	9200      	str	r2, [sp, #0]
 8009870:	9a06      	ldr	r2, [sp, #24]
 8009872:	2101      	movs	r1, #1
 8009874:	441a      	add	r2, r3
 8009876:	4648      	mov	r0, r9
 8009878:	9206      	str	r2, [sp, #24]
 800987a:	f000 fc2d 	bl	800a0d8 <__i2b>
 800987e:	4605      	mov	r5, r0
 8009880:	b166      	cbz	r6, 800989c <_dtoa_r+0x74c>
 8009882:	9b06      	ldr	r3, [sp, #24]
 8009884:	2b00      	cmp	r3, #0
 8009886:	dd09      	ble.n	800989c <_dtoa_r+0x74c>
 8009888:	42b3      	cmp	r3, r6
 800988a:	9a00      	ldr	r2, [sp, #0]
 800988c:	bfa8      	it	ge
 800988e:	4633      	movge	r3, r6
 8009890:	1ad2      	subs	r2, r2, r3
 8009892:	9200      	str	r2, [sp, #0]
 8009894:	9a06      	ldr	r2, [sp, #24]
 8009896:	1af6      	subs	r6, r6, r3
 8009898:	1ad3      	subs	r3, r2, r3
 800989a:	9306      	str	r3, [sp, #24]
 800989c:	9b08      	ldr	r3, [sp, #32]
 800989e:	b30b      	cbz	r3, 80098e4 <_dtoa_r+0x794>
 80098a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	f000 80c6 	beq.w	8009a34 <_dtoa_r+0x8e4>
 80098a8:	2c00      	cmp	r4, #0
 80098aa:	f000 80c0 	beq.w	8009a2e <_dtoa_r+0x8de>
 80098ae:	4629      	mov	r1, r5
 80098b0:	4622      	mov	r2, r4
 80098b2:	4648      	mov	r0, r9
 80098b4:	f000 fcc8 	bl	800a248 <__pow5mult>
 80098b8:	9a02      	ldr	r2, [sp, #8]
 80098ba:	4601      	mov	r1, r0
 80098bc:	4605      	mov	r5, r0
 80098be:	4648      	mov	r0, r9
 80098c0:	f000 fc20 	bl	800a104 <__multiply>
 80098c4:	9902      	ldr	r1, [sp, #8]
 80098c6:	4680      	mov	r8, r0
 80098c8:	4648      	mov	r0, r9
 80098ca:	f000 fb51 	bl	8009f70 <_Bfree>
 80098ce:	9b08      	ldr	r3, [sp, #32]
 80098d0:	1b1b      	subs	r3, r3, r4
 80098d2:	9308      	str	r3, [sp, #32]
 80098d4:	f000 80b1 	beq.w	8009a3a <_dtoa_r+0x8ea>
 80098d8:	9a08      	ldr	r2, [sp, #32]
 80098da:	4641      	mov	r1, r8
 80098dc:	4648      	mov	r0, r9
 80098de:	f000 fcb3 	bl	800a248 <__pow5mult>
 80098e2:	9002      	str	r0, [sp, #8]
 80098e4:	2101      	movs	r1, #1
 80098e6:	4648      	mov	r0, r9
 80098e8:	f000 fbf6 	bl	800a0d8 <__i2b>
 80098ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098ee:	4604      	mov	r4, r0
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	f000 81d8 	beq.w	8009ca6 <_dtoa_r+0xb56>
 80098f6:	461a      	mov	r2, r3
 80098f8:	4601      	mov	r1, r0
 80098fa:	4648      	mov	r0, r9
 80098fc:	f000 fca4 	bl	800a248 <__pow5mult>
 8009900:	9b07      	ldr	r3, [sp, #28]
 8009902:	2b01      	cmp	r3, #1
 8009904:	4604      	mov	r4, r0
 8009906:	f300 809f 	bgt.w	8009a48 <_dtoa_r+0x8f8>
 800990a:	9b04      	ldr	r3, [sp, #16]
 800990c:	2b00      	cmp	r3, #0
 800990e:	f040 8097 	bne.w	8009a40 <_dtoa_r+0x8f0>
 8009912:	9b05      	ldr	r3, [sp, #20]
 8009914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009918:	2b00      	cmp	r3, #0
 800991a:	f040 8093 	bne.w	8009a44 <_dtoa_r+0x8f4>
 800991e:	9b05      	ldr	r3, [sp, #20]
 8009920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009924:	0d1b      	lsrs	r3, r3, #20
 8009926:	051b      	lsls	r3, r3, #20
 8009928:	b133      	cbz	r3, 8009938 <_dtoa_r+0x7e8>
 800992a:	9b00      	ldr	r3, [sp, #0]
 800992c:	3301      	adds	r3, #1
 800992e:	9300      	str	r3, [sp, #0]
 8009930:	9b06      	ldr	r3, [sp, #24]
 8009932:	3301      	adds	r3, #1
 8009934:	9306      	str	r3, [sp, #24]
 8009936:	2301      	movs	r3, #1
 8009938:	9308      	str	r3, [sp, #32]
 800993a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800993c:	2b00      	cmp	r3, #0
 800993e:	f000 81b8 	beq.w	8009cb2 <_dtoa_r+0xb62>
 8009942:	6923      	ldr	r3, [r4, #16]
 8009944:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009948:	6918      	ldr	r0, [r3, #16]
 800994a:	f000 fb79 	bl	800a040 <__hi0bits>
 800994e:	f1c0 0020 	rsb	r0, r0, #32
 8009952:	9b06      	ldr	r3, [sp, #24]
 8009954:	4418      	add	r0, r3
 8009956:	f010 001f 	ands.w	r0, r0, #31
 800995a:	f000 8082 	beq.w	8009a62 <_dtoa_r+0x912>
 800995e:	f1c0 0320 	rsb	r3, r0, #32
 8009962:	2b04      	cmp	r3, #4
 8009964:	dd73      	ble.n	8009a4e <_dtoa_r+0x8fe>
 8009966:	9b00      	ldr	r3, [sp, #0]
 8009968:	f1c0 001c 	rsb	r0, r0, #28
 800996c:	4403      	add	r3, r0
 800996e:	9300      	str	r3, [sp, #0]
 8009970:	9b06      	ldr	r3, [sp, #24]
 8009972:	4403      	add	r3, r0
 8009974:	4406      	add	r6, r0
 8009976:	9306      	str	r3, [sp, #24]
 8009978:	9b00      	ldr	r3, [sp, #0]
 800997a:	2b00      	cmp	r3, #0
 800997c:	dd05      	ble.n	800998a <_dtoa_r+0x83a>
 800997e:	9902      	ldr	r1, [sp, #8]
 8009980:	461a      	mov	r2, r3
 8009982:	4648      	mov	r0, r9
 8009984:	f000 fcba 	bl	800a2fc <__lshift>
 8009988:	9002      	str	r0, [sp, #8]
 800998a:	9b06      	ldr	r3, [sp, #24]
 800998c:	2b00      	cmp	r3, #0
 800998e:	dd05      	ble.n	800999c <_dtoa_r+0x84c>
 8009990:	4621      	mov	r1, r4
 8009992:	461a      	mov	r2, r3
 8009994:	4648      	mov	r0, r9
 8009996:	f000 fcb1 	bl	800a2fc <__lshift>
 800999a:	4604      	mov	r4, r0
 800999c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d061      	beq.n	8009a66 <_dtoa_r+0x916>
 80099a2:	9802      	ldr	r0, [sp, #8]
 80099a4:	4621      	mov	r1, r4
 80099a6:	f000 fd15 	bl	800a3d4 <__mcmp>
 80099aa:	2800      	cmp	r0, #0
 80099ac:	da5b      	bge.n	8009a66 <_dtoa_r+0x916>
 80099ae:	2300      	movs	r3, #0
 80099b0:	9902      	ldr	r1, [sp, #8]
 80099b2:	220a      	movs	r2, #10
 80099b4:	4648      	mov	r0, r9
 80099b6:	f000 fafd 	bl	8009fb4 <__multadd>
 80099ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099bc:	9002      	str	r0, [sp, #8]
 80099be:	f107 38ff 	add.w	r8, r7, #4294967295
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f000 8177 	beq.w	8009cb6 <_dtoa_r+0xb66>
 80099c8:	4629      	mov	r1, r5
 80099ca:	2300      	movs	r3, #0
 80099cc:	220a      	movs	r2, #10
 80099ce:	4648      	mov	r0, r9
 80099d0:	f000 faf0 	bl	8009fb4 <__multadd>
 80099d4:	f1bb 0f00 	cmp.w	fp, #0
 80099d8:	4605      	mov	r5, r0
 80099da:	dc6f      	bgt.n	8009abc <_dtoa_r+0x96c>
 80099dc:	9b07      	ldr	r3, [sp, #28]
 80099de:	2b02      	cmp	r3, #2
 80099e0:	dc49      	bgt.n	8009a76 <_dtoa_r+0x926>
 80099e2:	e06b      	b.n	8009abc <_dtoa_r+0x96c>
 80099e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80099e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80099ea:	e73c      	b.n	8009866 <_dtoa_r+0x716>
 80099ec:	3fe00000 	.word	0x3fe00000
 80099f0:	40240000 	.word	0x40240000
 80099f4:	9b03      	ldr	r3, [sp, #12]
 80099f6:	1e5c      	subs	r4, r3, #1
 80099f8:	9b08      	ldr	r3, [sp, #32]
 80099fa:	42a3      	cmp	r3, r4
 80099fc:	db09      	blt.n	8009a12 <_dtoa_r+0x8c2>
 80099fe:	1b1c      	subs	r4, r3, r4
 8009a00:	9b03      	ldr	r3, [sp, #12]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f6bf af30 	bge.w	8009868 <_dtoa_r+0x718>
 8009a08:	9b00      	ldr	r3, [sp, #0]
 8009a0a:	9a03      	ldr	r2, [sp, #12]
 8009a0c:	1a9e      	subs	r6, r3, r2
 8009a0e:	2300      	movs	r3, #0
 8009a10:	e72b      	b.n	800986a <_dtoa_r+0x71a>
 8009a12:	9b08      	ldr	r3, [sp, #32]
 8009a14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009a16:	9408      	str	r4, [sp, #32]
 8009a18:	1ae3      	subs	r3, r4, r3
 8009a1a:	441a      	add	r2, r3
 8009a1c:	9e00      	ldr	r6, [sp, #0]
 8009a1e:	9b03      	ldr	r3, [sp, #12]
 8009a20:	920d      	str	r2, [sp, #52]	@ 0x34
 8009a22:	2400      	movs	r4, #0
 8009a24:	e721      	b.n	800986a <_dtoa_r+0x71a>
 8009a26:	9c08      	ldr	r4, [sp, #32]
 8009a28:	9e00      	ldr	r6, [sp, #0]
 8009a2a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8009a2c:	e728      	b.n	8009880 <_dtoa_r+0x730>
 8009a2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009a32:	e751      	b.n	80098d8 <_dtoa_r+0x788>
 8009a34:	9a08      	ldr	r2, [sp, #32]
 8009a36:	9902      	ldr	r1, [sp, #8]
 8009a38:	e750      	b.n	80098dc <_dtoa_r+0x78c>
 8009a3a:	f8cd 8008 	str.w	r8, [sp, #8]
 8009a3e:	e751      	b.n	80098e4 <_dtoa_r+0x794>
 8009a40:	2300      	movs	r3, #0
 8009a42:	e779      	b.n	8009938 <_dtoa_r+0x7e8>
 8009a44:	9b04      	ldr	r3, [sp, #16]
 8009a46:	e777      	b.n	8009938 <_dtoa_r+0x7e8>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	9308      	str	r3, [sp, #32]
 8009a4c:	e779      	b.n	8009942 <_dtoa_r+0x7f2>
 8009a4e:	d093      	beq.n	8009978 <_dtoa_r+0x828>
 8009a50:	9a00      	ldr	r2, [sp, #0]
 8009a52:	331c      	adds	r3, #28
 8009a54:	441a      	add	r2, r3
 8009a56:	9200      	str	r2, [sp, #0]
 8009a58:	9a06      	ldr	r2, [sp, #24]
 8009a5a:	441a      	add	r2, r3
 8009a5c:	441e      	add	r6, r3
 8009a5e:	9206      	str	r2, [sp, #24]
 8009a60:	e78a      	b.n	8009978 <_dtoa_r+0x828>
 8009a62:	4603      	mov	r3, r0
 8009a64:	e7f4      	b.n	8009a50 <_dtoa_r+0x900>
 8009a66:	9b03      	ldr	r3, [sp, #12]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	46b8      	mov	r8, r7
 8009a6c:	dc20      	bgt.n	8009ab0 <_dtoa_r+0x960>
 8009a6e:	469b      	mov	fp, r3
 8009a70:	9b07      	ldr	r3, [sp, #28]
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	dd1e      	ble.n	8009ab4 <_dtoa_r+0x964>
 8009a76:	f1bb 0f00 	cmp.w	fp, #0
 8009a7a:	f47f adb1 	bne.w	80095e0 <_dtoa_r+0x490>
 8009a7e:	4621      	mov	r1, r4
 8009a80:	465b      	mov	r3, fp
 8009a82:	2205      	movs	r2, #5
 8009a84:	4648      	mov	r0, r9
 8009a86:	f000 fa95 	bl	8009fb4 <__multadd>
 8009a8a:	4601      	mov	r1, r0
 8009a8c:	4604      	mov	r4, r0
 8009a8e:	9802      	ldr	r0, [sp, #8]
 8009a90:	f000 fca0 	bl	800a3d4 <__mcmp>
 8009a94:	2800      	cmp	r0, #0
 8009a96:	f77f ada3 	ble.w	80095e0 <_dtoa_r+0x490>
 8009a9a:	4656      	mov	r6, sl
 8009a9c:	2331      	movs	r3, #49	@ 0x31
 8009a9e:	f806 3b01 	strb.w	r3, [r6], #1
 8009aa2:	f108 0801 	add.w	r8, r8, #1
 8009aa6:	e59f      	b.n	80095e8 <_dtoa_r+0x498>
 8009aa8:	9c03      	ldr	r4, [sp, #12]
 8009aaa:	46b8      	mov	r8, r7
 8009aac:	4625      	mov	r5, r4
 8009aae:	e7f4      	b.n	8009a9a <_dtoa_r+0x94a>
 8009ab0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009ab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	f000 8101 	beq.w	8009cbe <_dtoa_r+0xb6e>
 8009abc:	2e00      	cmp	r6, #0
 8009abe:	dd05      	ble.n	8009acc <_dtoa_r+0x97c>
 8009ac0:	4629      	mov	r1, r5
 8009ac2:	4632      	mov	r2, r6
 8009ac4:	4648      	mov	r0, r9
 8009ac6:	f000 fc19 	bl	800a2fc <__lshift>
 8009aca:	4605      	mov	r5, r0
 8009acc:	9b08      	ldr	r3, [sp, #32]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d05c      	beq.n	8009b8c <_dtoa_r+0xa3c>
 8009ad2:	6869      	ldr	r1, [r5, #4]
 8009ad4:	4648      	mov	r0, r9
 8009ad6:	f000 fa0b 	bl	8009ef0 <_Balloc>
 8009ada:	4606      	mov	r6, r0
 8009adc:	b928      	cbnz	r0, 8009aea <_dtoa_r+0x99a>
 8009ade:	4b82      	ldr	r3, [pc, #520]	@ (8009ce8 <_dtoa_r+0xb98>)
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009ae6:	f7ff bb4a 	b.w	800917e <_dtoa_r+0x2e>
 8009aea:	692a      	ldr	r2, [r5, #16]
 8009aec:	3202      	adds	r2, #2
 8009aee:	0092      	lsls	r2, r2, #2
 8009af0:	f105 010c 	add.w	r1, r5, #12
 8009af4:	300c      	adds	r0, #12
 8009af6:	f000 ffa3 	bl	800aa40 <memcpy>
 8009afa:	2201      	movs	r2, #1
 8009afc:	4631      	mov	r1, r6
 8009afe:	4648      	mov	r0, r9
 8009b00:	f000 fbfc 	bl	800a2fc <__lshift>
 8009b04:	f10a 0301 	add.w	r3, sl, #1
 8009b08:	9300      	str	r3, [sp, #0]
 8009b0a:	eb0a 030b 	add.w	r3, sl, fp
 8009b0e:	9308      	str	r3, [sp, #32]
 8009b10:	9b04      	ldr	r3, [sp, #16]
 8009b12:	f003 0301 	and.w	r3, r3, #1
 8009b16:	462f      	mov	r7, r5
 8009b18:	9306      	str	r3, [sp, #24]
 8009b1a:	4605      	mov	r5, r0
 8009b1c:	9b00      	ldr	r3, [sp, #0]
 8009b1e:	9802      	ldr	r0, [sp, #8]
 8009b20:	4621      	mov	r1, r4
 8009b22:	f103 3bff 	add.w	fp, r3, #4294967295
 8009b26:	f7ff fa8a 	bl	800903e <quorem>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	3330      	adds	r3, #48	@ 0x30
 8009b2e:	9003      	str	r0, [sp, #12]
 8009b30:	4639      	mov	r1, r7
 8009b32:	9802      	ldr	r0, [sp, #8]
 8009b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b36:	f000 fc4d 	bl	800a3d4 <__mcmp>
 8009b3a:	462a      	mov	r2, r5
 8009b3c:	9004      	str	r0, [sp, #16]
 8009b3e:	4621      	mov	r1, r4
 8009b40:	4648      	mov	r0, r9
 8009b42:	f000 fc63 	bl	800a40c <__mdiff>
 8009b46:	68c2      	ldr	r2, [r0, #12]
 8009b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b4a:	4606      	mov	r6, r0
 8009b4c:	bb02      	cbnz	r2, 8009b90 <_dtoa_r+0xa40>
 8009b4e:	4601      	mov	r1, r0
 8009b50:	9802      	ldr	r0, [sp, #8]
 8009b52:	f000 fc3f 	bl	800a3d4 <__mcmp>
 8009b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b58:	4602      	mov	r2, r0
 8009b5a:	4631      	mov	r1, r6
 8009b5c:	4648      	mov	r0, r9
 8009b5e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b60:	9309      	str	r3, [sp, #36]	@ 0x24
 8009b62:	f000 fa05 	bl	8009f70 <_Bfree>
 8009b66:	9b07      	ldr	r3, [sp, #28]
 8009b68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009b6a:	9e00      	ldr	r6, [sp, #0]
 8009b6c:	ea42 0103 	orr.w	r1, r2, r3
 8009b70:	9b06      	ldr	r3, [sp, #24]
 8009b72:	4319      	orrs	r1, r3
 8009b74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b76:	d10d      	bne.n	8009b94 <_dtoa_r+0xa44>
 8009b78:	2b39      	cmp	r3, #57	@ 0x39
 8009b7a:	d027      	beq.n	8009bcc <_dtoa_r+0xa7c>
 8009b7c:	9a04      	ldr	r2, [sp, #16]
 8009b7e:	2a00      	cmp	r2, #0
 8009b80:	dd01      	ble.n	8009b86 <_dtoa_r+0xa36>
 8009b82:	9b03      	ldr	r3, [sp, #12]
 8009b84:	3331      	adds	r3, #49	@ 0x31
 8009b86:	f88b 3000 	strb.w	r3, [fp]
 8009b8a:	e52e      	b.n	80095ea <_dtoa_r+0x49a>
 8009b8c:	4628      	mov	r0, r5
 8009b8e:	e7b9      	b.n	8009b04 <_dtoa_r+0x9b4>
 8009b90:	2201      	movs	r2, #1
 8009b92:	e7e2      	b.n	8009b5a <_dtoa_r+0xa0a>
 8009b94:	9904      	ldr	r1, [sp, #16]
 8009b96:	2900      	cmp	r1, #0
 8009b98:	db04      	blt.n	8009ba4 <_dtoa_r+0xa54>
 8009b9a:	9807      	ldr	r0, [sp, #28]
 8009b9c:	4301      	orrs	r1, r0
 8009b9e:	9806      	ldr	r0, [sp, #24]
 8009ba0:	4301      	orrs	r1, r0
 8009ba2:	d120      	bne.n	8009be6 <_dtoa_r+0xa96>
 8009ba4:	2a00      	cmp	r2, #0
 8009ba6:	ddee      	ble.n	8009b86 <_dtoa_r+0xa36>
 8009ba8:	9902      	ldr	r1, [sp, #8]
 8009baa:	9300      	str	r3, [sp, #0]
 8009bac:	2201      	movs	r2, #1
 8009bae:	4648      	mov	r0, r9
 8009bb0:	f000 fba4 	bl	800a2fc <__lshift>
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	9002      	str	r0, [sp, #8]
 8009bb8:	f000 fc0c 	bl	800a3d4 <__mcmp>
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	9b00      	ldr	r3, [sp, #0]
 8009bc0:	dc02      	bgt.n	8009bc8 <_dtoa_r+0xa78>
 8009bc2:	d1e0      	bne.n	8009b86 <_dtoa_r+0xa36>
 8009bc4:	07da      	lsls	r2, r3, #31
 8009bc6:	d5de      	bpl.n	8009b86 <_dtoa_r+0xa36>
 8009bc8:	2b39      	cmp	r3, #57	@ 0x39
 8009bca:	d1da      	bne.n	8009b82 <_dtoa_r+0xa32>
 8009bcc:	2339      	movs	r3, #57	@ 0x39
 8009bce:	f88b 3000 	strb.w	r3, [fp]
 8009bd2:	4633      	mov	r3, r6
 8009bd4:	461e      	mov	r6, r3
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009bdc:	2a39      	cmp	r2, #57	@ 0x39
 8009bde:	d04e      	beq.n	8009c7e <_dtoa_r+0xb2e>
 8009be0:	3201      	adds	r2, #1
 8009be2:	701a      	strb	r2, [r3, #0]
 8009be4:	e501      	b.n	80095ea <_dtoa_r+0x49a>
 8009be6:	2a00      	cmp	r2, #0
 8009be8:	dd03      	ble.n	8009bf2 <_dtoa_r+0xaa2>
 8009bea:	2b39      	cmp	r3, #57	@ 0x39
 8009bec:	d0ee      	beq.n	8009bcc <_dtoa_r+0xa7c>
 8009bee:	3301      	adds	r3, #1
 8009bf0:	e7c9      	b.n	8009b86 <_dtoa_r+0xa36>
 8009bf2:	9a00      	ldr	r2, [sp, #0]
 8009bf4:	9908      	ldr	r1, [sp, #32]
 8009bf6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009bfa:	428a      	cmp	r2, r1
 8009bfc:	d028      	beq.n	8009c50 <_dtoa_r+0xb00>
 8009bfe:	9902      	ldr	r1, [sp, #8]
 8009c00:	2300      	movs	r3, #0
 8009c02:	220a      	movs	r2, #10
 8009c04:	4648      	mov	r0, r9
 8009c06:	f000 f9d5 	bl	8009fb4 <__multadd>
 8009c0a:	42af      	cmp	r7, r5
 8009c0c:	9002      	str	r0, [sp, #8]
 8009c0e:	f04f 0300 	mov.w	r3, #0
 8009c12:	f04f 020a 	mov.w	r2, #10
 8009c16:	4639      	mov	r1, r7
 8009c18:	4648      	mov	r0, r9
 8009c1a:	d107      	bne.n	8009c2c <_dtoa_r+0xadc>
 8009c1c:	f000 f9ca 	bl	8009fb4 <__multadd>
 8009c20:	4607      	mov	r7, r0
 8009c22:	4605      	mov	r5, r0
 8009c24:	9b00      	ldr	r3, [sp, #0]
 8009c26:	3301      	adds	r3, #1
 8009c28:	9300      	str	r3, [sp, #0]
 8009c2a:	e777      	b.n	8009b1c <_dtoa_r+0x9cc>
 8009c2c:	f000 f9c2 	bl	8009fb4 <__multadd>
 8009c30:	4629      	mov	r1, r5
 8009c32:	4607      	mov	r7, r0
 8009c34:	2300      	movs	r3, #0
 8009c36:	220a      	movs	r2, #10
 8009c38:	4648      	mov	r0, r9
 8009c3a:	f000 f9bb 	bl	8009fb4 <__multadd>
 8009c3e:	4605      	mov	r5, r0
 8009c40:	e7f0      	b.n	8009c24 <_dtoa_r+0xad4>
 8009c42:	f1bb 0f00 	cmp.w	fp, #0
 8009c46:	bfcc      	ite	gt
 8009c48:	465e      	movgt	r6, fp
 8009c4a:	2601      	movle	r6, #1
 8009c4c:	4456      	add	r6, sl
 8009c4e:	2700      	movs	r7, #0
 8009c50:	9902      	ldr	r1, [sp, #8]
 8009c52:	9300      	str	r3, [sp, #0]
 8009c54:	2201      	movs	r2, #1
 8009c56:	4648      	mov	r0, r9
 8009c58:	f000 fb50 	bl	800a2fc <__lshift>
 8009c5c:	4621      	mov	r1, r4
 8009c5e:	9002      	str	r0, [sp, #8]
 8009c60:	f000 fbb8 	bl	800a3d4 <__mcmp>
 8009c64:	2800      	cmp	r0, #0
 8009c66:	dcb4      	bgt.n	8009bd2 <_dtoa_r+0xa82>
 8009c68:	d102      	bne.n	8009c70 <_dtoa_r+0xb20>
 8009c6a:	9b00      	ldr	r3, [sp, #0]
 8009c6c:	07db      	lsls	r3, r3, #31
 8009c6e:	d4b0      	bmi.n	8009bd2 <_dtoa_r+0xa82>
 8009c70:	4633      	mov	r3, r6
 8009c72:	461e      	mov	r6, r3
 8009c74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009c78:	2a30      	cmp	r2, #48	@ 0x30
 8009c7a:	d0fa      	beq.n	8009c72 <_dtoa_r+0xb22>
 8009c7c:	e4b5      	b.n	80095ea <_dtoa_r+0x49a>
 8009c7e:	459a      	cmp	sl, r3
 8009c80:	d1a8      	bne.n	8009bd4 <_dtoa_r+0xa84>
 8009c82:	2331      	movs	r3, #49	@ 0x31
 8009c84:	f108 0801 	add.w	r8, r8, #1
 8009c88:	f88a 3000 	strb.w	r3, [sl]
 8009c8c:	e4ad      	b.n	80095ea <_dtoa_r+0x49a>
 8009c8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009cec <_dtoa_r+0xb9c>
 8009c94:	b11b      	cbz	r3, 8009c9e <_dtoa_r+0xb4e>
 8009c96:	f10a 0308 	add.w	r3, sl, #8
 8009c9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009c9c:	6013      	str	r3, [r2, #0]
 8009c9e:	4650      	mov	r0, sl
 8009ca0:	b017      	add	sp, #92	@ 0x5c
 8009ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca6:	9b07      	ldr	r3, [sp, #28]
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	f77f ae2e 	ble.w	800990a <_dtoa_r+0x7ba>
 8009cae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009cb0:	9308      	str	r3, [sp, #32]
 8009cb2:	2001      	movs	r0, #1
 8009cb4:	e64d      	b.n	8009952 <_dtoa_r+0x802>
 8009cb6:	f1bb 0f00 	cmp.w	fp, #0
 8009cba:	f77f aed9 	ble.w	8009a70 <_dtoa_r+0x920>
 8009cbe:	4656      	mov	r6, sl
 8009cc0:	9802      	ldr	r0, [sp, #8]
 8009cc2:	4621      	mov	r1, r4
 8009cc4:	f7ff f9bb 	bl	800903e <quorem>
 8009cc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009ccc:	f806 3b01 	strb.w	r3, [r6], #1
 8009cd0:	eba6 020a 	sub.w	r2, r6, sl
 8009cd4:	4593      	cmp	fp, r2
 8009cd6:	ddb4      	ble.n	8009c42 <_dtoa_r+0xaf2>
 8009cd8:	9902      	ldr	r1, [sp, #8]
 8009cda:	2300      	movs	r3, #0
 8009cdc:	220a      	movs	r2, #10
 8009cde:	4648      	mov	r0, r9
 8009ce0:	f000 f968 	bl	8009fb4 <__multadd>
 8009ce4:	9002      	str	r0, [sp, #8]
 8009ce6:	e7eb      	b.n	8009cc0 <_dtoa_r+0xb70>
 8009ce8:	0800cd80 	.word	0x0800cd80
 8009cec:	0800cd04 	.word	0x0800cd04

08009cf0 <_free_r>:
 8009cf0:	b538      	push	{r3, r4, r5, lr}
 8009cf2:	4605      	mov	r5, r0
 8009cf4:	2900      	cmp	r1, #0
 8009cf6:	d041      	beq.n	8009d7c <_free_r+0x8c>
 8009cf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cfc:	1f0c      	subs	r4, r1, #4
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	bfb8      	it	lt
 8009d02:	18e4      	addlt	r4, r4, r3
 8009d04:	f000 f8e8 	bl	8009ed8 <__malloc_lock>
 8009d08:	4a1d      	ldr	r2, [pc, #116]	@ (8009d80 <_free_r+0x90>)
 8009d0a:	6813      	ldr	r3, [r2, #0]
 8009d0c:	b933      	cbnz	r3, 8009d1c <_free_r+0x2c>
 8009d0e:	6063      	str	r3, [r4, #4]
 8009d10:	6014      	str	r4, [r2, #0]
 8009d12:	4628      	mov	r0, r5
 8009d14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d18:	f000 b8e4 	b.w	8009ee4 <__malloc_unlock>
 8009d1c:	42a3      	cmp	r3, r4
 8009d1e:	d908      	bls.n	8009d32 <_free_r+0x42>
 8009d20:	6820      	ldr	r0, [r4, #0]
 8009d22:	1821      	adds	r1, r4, r0
 8009d24:	428b      	cmp	r3, r1
 8009d26:	bf01      	itttt	eq
 8009d28:	6819      	ldreq	r1, [r3, #0]
 8009d2a:	685b      	ldreq	r3, [r3, #4]
 8009d2c:	1809      	addeq	r1, r1, r0
 8009d2e:	6021      	streq	r1, [r4, #0]
 8009d30:	e7ed      	b.n	8009d0e <_free_r+0x1e>
 8009d32:	461a      	mov	r2, r3
 8009d34:	685b      	ldr	r3, [r3, #4]
 8009d36:	b10b      	cbz	r3, 8009d3c <_free_r+0x4c>
 8009d38:	42a3      	cmp	r3, r4
 8009d3a:	d9fa      	bls.n	8009d32 <_free_r+0x42>
 8009d3c:	6811      	ldr	r1, [r2, #0]
 8009d3e:	1850      	adds	r0, r2, r1
 8009d40:	42a0      	cmp	r0, r4
 8009d42:	d10b      	bne.n	8009d5c <_free_r+0x6c>
 8009d44:	6820      	ldr	r0, [r4, #0]
 8009d46:	4401      	add	r1, r0
 8009d48:	1850      	adds	r0, r2, r1
 8009d4a:	4283      	cmp	r3, r0
 8009d4c:	6011      	str	r1, [r2, #0]
 8009d4e:	d1e0      	bne.n	8009d12 <_free_r+0x22>
 8009d50:	6818      	ldr	r0, [r3, #0]
 8009d52:	685b      	ldr	r3, [r3, #4]
 8009d54:	6053      	str	r3, [r2, #4]
 8009d56:	4408      	add	r0, r1
 8009d58:	6010      	str	r0, [r2, #0]
 8009d5a:	e7da      	b.n	8009d12 <_free_r+0x22>
 8009d5c:	d902      	bls.n	8009d64 <_free_r+0x74>
 8009d5e:	230c      	movs	r3, #12
 8009d60:	602b      	str	r3, [r5, #0]
 8009d62:	e7d6      	b.n	8009d12 <_free_r+0x22>
 8009d64:	6820      	ldr	r0, [r4, #0]
 8009d66:	1821      	adds	r1, r4, r0
 8009d68:	428b      	cmp	r3, r1
 8009d6a:	bf04      	itt	eq
 8009d6c:	6819      	ldreq	r1, [r3, #0]
 8009d6e:	685b      	ldreq	r3, [r3, #4]
 8009d70:	6063      	str	r3, [r4, #4]
 8009d72:	bf04      	itt	eq
 8009d74:	1809      	addeq	r1, r1, r0
 8009d76:	6021      	streq	r1, [r4, #0]
 8009d78:	6054      	str	r4, [r2, #4]
 8009d7a:	e7ca      	b.n	8009d12 <_free_r+0x22>
 8009d7c:	bd38      	pop	{r3, r4, r5, pc}
 8009d7e:	bf00      	nop
 8009d80:	200005e4 	.word	0x200005e4

08009d84 <malloc>:
 8009d84:	4b02      	ldr	r3, [pc, #8]	@ (8009d90 <malloc+0xc>)
 8009d86:	4601      	mov	r1, r0
 8009d88:	6818      	ldr	r0, [r3, #0]
 8009d8a:	f000 b825 	b.w	8009dd8 <_malloc_r>
 8009d8e:	bf00      	nop
 8009d90:	20000030 	.word	0x20000030

08009d94 <sbrk_aligned>:
 8009d94:	b570      	push	{r4, r5, r6, lr}
 8009d96:	4e0f      	ldr	r6, [pc, #60]	@ (8009dd4 <sbrk_aligned+0x40>)
 8009d98:	460c      	mov	r4, r1
 8009d9a:	6831      	ldr	r1, [r6, #0]
 8009d9c:	4605      	mov	r5, r0
 8009d9e:	b911      	cbnz	r1, 8009da6 <sbrk_aligned+0x12>
 8009da0:	f000 fe3e 	bl	800aa20 <_sbrk_r>
 8009da4:	6030      	str	r0, [r6, #0]
 8009da6:	4621      	mov	r1, r4
 8009da8:	4628      	mov	r0, r5
 8009daa:	f000 fe39 	bl	800aa20 <_sbrk_r>
 8009dae:	1c43      	adds	r3, r0, #1
 8009db0:	d103      	bne.n	8009dba <sbrk_aligned+0x26>
 8009db2:	f04f 34ff 	mov.w	r4, #4294967295
 8009db6:	4620      	mov	r0, r4
 8009db8:	bd70      	pop	{r4, r5, r6, pc}
 8009dba:	1cc4      	adds	r4, r0, #3
 8009dbc:	f024 0403 	bic.w	r4, r4, #3
 8009dc0:	42a0      	cmp	r0, r4
 8009dc2:	d0f8      	beq.n	8009db6 <sbrk_aligned+0x22>
 8009dc4:	1a21      	subs	r1, r4, r0
 8009dc6:	4628      	mov	r0, r5
 8009dc8:	f000 fe2a 	bl	800aa20 <_sbrk_r>
 8009dcc:	3001      	adds	r0, #1
 8009dce:	d1f2      	bne.n	8009db6 <sbrk_aligned+0x22>
 8009dd0:	e7ef      	b.n	8009db2 <sbrk_aligned+0x1e>
 8009dd2:	bf00      	nop
 8009dd4:	200005e0 	.word	0x200005e0

08009dd8 <_malloc_r>:
 8009dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ddc:	1ccd      	adds	r5, r1, #3
 8009dde:	f025 0503 	bic.w	r5, r5, #3
 8009de2:	3508      	adds	r5, #8
 8009de4:	2d0c      	cmp	r5, #12
 8009de6:	bf38      	it	cc
 8009de8:	250c      	movcc	r5, #12
 8009dea:	2d00      	cmp	r5, #0
 8009dec:	4606      	mov	r6, r0
 8009dee:	db01      	blt.n	8009df4 <_malloc_r+0x1c>
 8009df0:	42a9      	cmp	r1, r5
 8009df2:	d904      	bls.n	8009dfe <_malloc_r+0x26>
 8009df4:	230c      	movs	r3, #12
 8009df6:	6033      	str	r3, [r6, #0]
 8009df8:	2000      	movs	r0, #0
 8009dfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dfe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ed4 <_malloc_r+0xfc>
 8009e02:	f000 f869 	bl	8009ed8 <__malloc_lock>
 8009e06:	f8d8 3000 	ldr.w	r3, [r8]
 8009e0a:	461c      	mov	r4, r3
 8009e0c:	bb44      	cbnz	r4, 8009e60 <_malloc_r+0x88>
 8009e0e:	4629      	mov	r1, r5
 8009e10:	4630      	mov	r0, r6
 8009e12:	f7ff ffbf 	bl	8009d94 <sbrk_aligned>
 8009e16:	1c43      	adds	r3, r0, #1
 8009e18:	4604      	mov	r4, r0
 8009e1a:	d158      	bne.n	8009ece <_malloc_r+0xf6>
 8009e1c:	f8d8 4000 	ldr.w	r4, [r8]
 8009e20:	4627      	mov	r7, r4
 8009e22:	2f00      	cmp	r7, #0
 8009e24:	d143      	bne.n	8009eae <_malloc_r+0xd6>
 8009e26:	2c00      	cmp	r4, #0
 8009e28:	d04b      	beq.n	8009ec2 <_malloc_r+0xea>
 8009e2a:	6823      	ldr	r3, [r4, #0]
 8009e2c:	4639      	mov	r1, r7
 8009e2e:	4630      	mov	r0, r6
 8009e30:	eb04 0903 	add.w	r9, r4, r3
 8009e34:	f000 fdf4 	bl	800aa20 <_sbrk_r>
 8009e38:	4581      	cmp	r9, r0
 8009e3a:	d142      	bne.n	8009ec2 <_malloc_r+0xea>
 8009e3c:	6821      	ldr	r1, [r4, #0]
 8009e3e:	1a6d      	subs	r5, r5, r1
 8009e40:	4629      	mov	r1, r5
 8009e42:	4630      	mov	r0, r6
 8009e44:	f7ff ffa6 	bl	8009d94 <sbrk_aligned>
 8009e48:	3001      	adds	r0, #1
 8009e4a:	d03a      	beq.n	8009ec2 <_malloc_r+0xea>
 8009e4c:	6823      	ldr	r3, [r4, #0]
 8009e4e:	442b      	add	r3, r5
 8009e50:	6023      	str	r3, [r4, #0]
 8009e52:	f8d8 3000 	ldr.w	r3, [r8]
 8009e56:	685a      	ldr	r2, [r3, #4]
 8009e58:	bb62      	cbnz	r2, 8009eb4 <_malloc_r+0xdc>
 8009e5a:	f8c8 7000 	str.w	r7, [r8]
 8009e5e:	e00f      	b.n	8009e80 <_malloc_r+0xa8>
 8009e60:	6822      	ldr	r2, [r4, #0]
 8009e62:	1b52      	subs	r2, r2, r5
 8009e64:	d420      	bmi.n	8009ea8 <_malloc_r+0xd0>
 8009e66:	2a0b      	cmp	r2, #11
 8009e68:	d917      	bls.n	8009e9a <_malloc_r+0xc2>
 8009e6a:	1961      	adds	r1, r4, r5
 8009e6c:	42a3      	cmp	r3, r4
 8009e6e:	6025      	str	r5, [r4, #0]
 8009e70:	bf18      	it	ne
 8009e72:	6059      	strne	r1, [r3, #4]
 8009e74:	6863      	ldr	r3, [r4, #4]
 8009e76:	bf08      	it	eq
 8009e78:	f8c8 1000 	streq.w	r1, [r8]
 8009e7c:	5162      	str	r2, [r4, r5]
 8009e7e:	604b      	str	r3, [r1, #4]
 8009e80:	4630      	mov	r0, r6
 8009e82:	f000 f82f 	bl	8009ee4 <__malloc_unlock>
 8009e86:	f104 000b 	add.w	r0, r4, #11
 8009e8a:	1d23      	adds	r3, r4, #4
 8009e8c:	f020 0007 	bic.w	r0, r0, #7
 8009e90:	1ac2      	subs	r2, r0, r3
 8009e92:	bf1c      	itt	ne
 8009e94:	1a1b      	subne	r3, r3, r0
 8009e96:	50a3      	strne	r3, [r4, r2]
 8009e98:	e7af      	b.n	8009dfa <_malloc_r+0x22>
 8009e9a:	6862      	ldr	r2, [r4, #4]
 8009e9c:	42a3      	cmp	r3, r4
 8009e9e:	bf0c      	ite	eq
 8009ea0:	f8c8 2000 	streq.w	r2, [r8]
 8009ea4:	605a      	strne	r2, [r3, #4]
 8009ea6:	e7eb      	b.n	8009e80 <_malloc_r+0xa8>
 8009ea8:	4623      	mov	r3, r4
 8009eaa:	6864      	ldr	r4, [r4, #4]
 8009eac:	e7ae      	b.n	8009e0c <_malloc_r+0x34>
 8009eae:	463c      	mov	r4, r7
 8009eb0:	687f      	ldr	r7, [r7, #4]
 8009eb2:	e7b6      	b.n	8009e22 <_malloc_r+0x4a>
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	42a3      	cmp	r3, r4
 8009eba:	d1fb      	bne.n	8009eb4 <_malloc_r+0xdc>
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	6053      	str	r3, [r2, #4]
 8009ec0:	e7de      	b.n	8009e80 <_malloc_r+0xa8>
 8009ec2:	230c      	movs	r3, #12
 8009ec4:	6033      	str	r3, [r6, #0]
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	f000 f80c 	bl	8009ee4 <__malloc_unlock>
 8009ecc:	e794      	b.n	8009df8 <_malloc_r+0x20>
 8009ece:	6005      	str	r5, [r0, #0]
 8009ed0:	e7d6      	b.n	8009e80 <_malloc_r+0xa8>
 8009ed2:	bf00      	nop
 8009ed4:	200005e4 	.word	0x200005e4

08009ed8 <__malloc_lock>:
 8009ed8:	4801      	ldr	r0, [pc, #4]	@ (8009ee0 <__malloc_lock+0x8>)
 8009eda:	f7ff b8ae 	b.w	800903a <__retarget_lock_acquire_recursive>
 8009ede:	bf00      	nop
 8009ee0:	200005dc 	.word	0x200005dc

08009ee4 <__malloc_unlock>:
 8009ee4:	4801      	ldr	r0, [pc, #4]	@ (8009eec <__malloc_unlock+0x8>)
 8009ee6:	f7ff b8a9 	b.w	800903c <__retarget_lock_release_recursive>
 8009eea:	bf00      	nop
 8009eec:	200005dc 	.word	0x200005dc

08009ef0 <_Balloc>:
 8009ef0:	b570      	push	{r4, r5, r6, lr}
 8009ef2:	69c6      	ldr	r6, [r0, #28]
 8009ef4:	4604      	mov	r4, r0
 8009ef6:	460d      	mov	r5, r1
 8009ef8:	b976      	cbnz	r6, 8009f18 <_Balloc+0x28>
 8009efa:	2010      	movs	r0, #16
 8009efc:	f7ff ff42 	bl	8009d84 <malloc>
 8009f00:	4602      	mov	r2, r0
 8009f02:	61e0      	str	r0, [r4, #28]
 8009f04:	b920      	cbnz	r0, 8009f10 <_Balloc+0x20>
 8009f06:	4b18      	ldr	r3, [pc, #96]	@ (8009f68 <_Balloc+0x78>)
 8009f08:	4818      	ldr	r0, [pc, #96]	@ (8009f6c <_Balloc+0x7c>)
 8009f0a:	216b      	movs	r1, #107	@ 0x6b
 8009f0c:	f000 fda6 	bl	800aa5c <__assert_func>
 8009f10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f14:	6006      	str	r6, [r0, #0]
 8009f16:	60c6      	str	r6, [r0, #12]
 8009f18:	69e6      	ldr	r6, [r4, #28]
 8009f1a:	68f3      	ldr	r3, [r6, #12]
 8009f1c:	b183      	cbz	r3, 8009f40 <_Balloc+0x50>
 8009f1e:	69e3      	ldr	r3, [r4, #28]
 8009f20:	68db      	ldr	r3, [r3, #12]
 8009f22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f26:	b9b8      	cbnz	r0, 8009f58 <_Balloc+0x68>
 8009f28:	2101      	movs	r1, #1
 8009f2a:	fa01 f605 	lsl.w	r6, r1, r5
 8009f2e:	1d72      	adds	r2, r6, #5
 8009f30:	0092      	lsls	r2, r2, #2
 8009f32:	4620      	mov	r0, r4
 8009f34:	f000 fdb0 	bl	800aa98 <_calloc_r>
 8009f38:	b160      	cbz	r0, 8009f54 <_Balloc+0x64>
 8009f3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f3e:	e00e      	b.n	8009f5e <_Balloc+0x6e>
 8009f40:	2221      	movs	r2, #33	@ 0x21
 8009f42:	2104      	movs	r1, #4
 8009f44:	4620      	mov	r0, r4
 8009f46:	f000 fda7 	bl	800aa98 <_calloc_r>
 8009f4a:	69e3      	ldr	r3, [r4, #28]
 8009f4c:	60f0      	str	r0, [r6, #12]
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d1e4      	bne.n	8009f1e <_Balloc+0x2e>
 8009f54:	2000      	movs	r0, #0
 8009f56:	bd70      	pop	{r4, r5, r6, pc}
 8009f58:	6802      	ldr	r2, [r0, #0]
 8009f5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f5e:	2300      	movs	r3, #0
 8009f60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f64:	e7f7      	b.n	8009f56 <_Balloc+0x66>
 8009f66:	bf00      	nop
 8009f68:	0800cd11 	.word	0x0800cd11
 8009f6c:	0800cd91 	.word	0x0800cd91

08009f70 <_Bfree>:
 8009f70:	b570      	push	{r4, r5, r6, lr}
 8009f72:	69c6      	ldr	r6, [r0, #28]
 8009f74:	4605      	mov	r5, r0
 8009f76:	460c      	mov	r4, r1
 8009f78:	b976      	cbnz	r6, 8009f98 <_Bfree+0x28>
 8009f7a:	2010      	movs	r0, #16
 8009f7c:	f7ff ff02 	bl	8009d84 <malloc>
 8009f80:	4602      	mov	r2, r0
 8009f82:	61e8      	str	r0, [r5, #28]
 8009f84:	b920      	cbnz	r0, 8009f90 <_Bfree+0x20>
 8009f86:	4b09      	ldr	r3, [pc, #36]	@ (8009fac <_Bfree+0x3c>)
 8009f88:	4809      	ldr	r0, [pc, #36]	@ (8009fb0 <_Bfree+0x40>)
 8009f8a:	218f      	movs	r1, #143	@ 0x8f
 8009f8c:	f000 fd66 	bl	800aa5c <__assert_func>
 8009f90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f94:	6006      	str	r6, [r0, #0]
 8009f96:	60c6      	str	r6, [r0, #12]
 8009f98:	b13c      	cbz	r4, 8009faa <_Bfree+0x3a>
 8009f9a:	69eb      	ldr	r3, [r5, #28]
 8009f9c:	6862      	ldr	r2, [r4, #4]
 8009f9e:	68db      	ldr	r3, [r3, #12]
 8009fa0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009fa4:	6021      	str	r1, [r4, #0]
 8009fa6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009faa:	bd70      	pop	{r4, r5, r6, pc}
 8009fac:	0800cd11 	.word	0x0800cd11
 8009fb0:	0800cd91 	.word	0x0800cd91

08009fb4 <__multadd>:
 8009fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fb8:	690d      	ldr	r5, [r1, #16]
 8009fba:	4607      	mov	r7, r0
 8009fbc:	460c      	mov	r4, r1
 8009fbe:	461e      	mov	r6, r3
 8009fc0:	f101 0c14 	add.w	ip, r1, #20
 8009fc4:	2000      	movs	r0, #0
 8009fc6:	f8dc 3000 	ldr.w	r3, [ip]
 8009fca:	b299      	uxth	r1, r3
 8009fcc:	fb02 6101 	mla	r1, r2, r1, r6
 8009fd0:	0c1e      	lsrs	r6, r3, #16
 8009fd2:	0c0b      	lsrs	r3, r1, #16
 8009fd4:	fb02 3306 	mla	r3, r2, r6, r3
 8009fd8:	b289      	uxth	r1, r1
 8009fda:	3001      	adds	r0, #1
 8009fdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009fe0:	4285      	cmp	r5, r0
 8009fe2:	f84c 1b04 	str.w	r1, [ip], #4
 8009fe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009fea:	dcec      	bgt.n	8009fc6 <__multadd+0x12>
 8009fec:	b30e      	cbz	r6, 800a032 <__multadd+0x7e>
 8009fee:	68a3      	ldr	r3, [r4, #8]
 8009ff0:	42ab      	cmp	r3, r5
 8009ff2:	dc19      	bgt.n	800a028 <__multadd+0x74>
 8009ff4:	6861      	ldr	r1, [r4, #4]
 8009ff6:	4638      	mov	r0, r7
 8009ff8:	3101      	adds	r1, #1
 8009ffa:	f7ff ff79 	bl	8009ef0 <_Balloc>
 8009ffe:	4680      	mov	r8, r0
 800a000:	b928      	cbnz	r0, 800a00e <__multadd+0x5a>
 800a002:	4602      	mov	r2, r0
 800a004:	4b0c      	ldr	r3, [pc, #48]	@ (800a038 <__multadd+0x84>)
 800a006:	480d      	ldr	r0, [pc, #52]	@ (800a03c <__multadd+0x88>)
 800a008:	21ba      	movs	r1, #186	@ 0xba
 800a00a:	f000 fd27 	bl	800aa5c <__assert_func>
 800a00e:	6922      	ldr	r2, [r4, #16]
 800a010:	3202      	adds	r2, #2
 800a012:	f104 010c 	add.w	r1, r4, #12
 800a016:	0092      	lsls	r2, r2, #2
 800a018:	300c      	adds	r0, #12
 800a01a:	f000 fd11 	bl	800aa40 <memcpy>
 800a01e:	4621      	mov	r1, r4
 800a020:	4638      	mov	r0, r7
 800a022:	f7ff ffa5 	bl	8009f70 <_Bfree>
 800a026:	4644      	mov	r4, r8
 800a028:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a02c:	3501      	adds	r5, #1
 800a02e:	615e      	str	r6, [r3, #20]
 800a030:	6125      	str	r5, [r4, #16]
 800a032:	4620      	mov	r0, r4
 800a034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a038:	0800cd80 	.word	0x0800cd80
 800a03c:	0800cd91 	.word	0x0800cd91

0800a040 <__hi0bits>:
 800a040:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a044:	4603      	mov	r3, r0
 800a046:	bf36      	itet	cc
 800a048:	0403      	lslcc	r3, r0, #16
 800a04a:	2000      	movcs	r0, #0
 800a04c:	2010      	movcc	r0, #16
 800a04e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a052:	bf3c      	itt	cc
 800a054:	021b      	lslcc	r3, r3, #8
 800a056:	3008      	addcc	r0, #8
 800a058:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a05c:	bf3c      	itt	cc
 800a05e:	011b      	lslcc	r3, r3, #4
 800a060:	3004      	addcc	r0, #4
 800a062:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a066:	bf3c      	itt	cc
 800a068:	009b      	lslcc	r3, r3, #2
 800a06a:	3002      	addcc	r0, #2
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	db05      	blt.n	800a07c <__hi0bits+0x3c>
 800a070:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a074:	f100 0001 	add.w	r0, r0, #1
 800a078:	bf08      	it	eq
 800a07a:	2020      	moveq	r0, #32
 800a07c:	4770      	bx	lr

0800a07e <__lo0bits>:
 800a07e:	6803      	ldr	r3, [r0, #0]
 800a080:	4602      	mov	r2, r0
 800a082:	f013 0007 	ands.w	r0, r3, #7
 800a086:	d00b      	beq.n	800a0a0 <__lo0bits+0x22>
 800a088:	07d9      	lsls	r1, r3, #31
 800a08a:	d421      	bmi.n	800a0d0 <__lo0bits+0x52>
 800a08c:	0798      	lsls	r0, r3, #30
 800a08e:	bf49      	itett	mi
 800a090:	085b      	lsrmi	r3, r3, #1
 800a092:	089b      	lsrpl	r3, r3, #2
 800a094:	2001      	movmi	r0, #1
 800a096:	6013      	strmi	r3, [r2, #0]
 800a098:	bf5c      	itt	pl
 800a09a:	6013      	strpl	r3, [r2, #0]
 800a09c:	2002      	movpl	r0, #2
 800a09e:	4770      	bx	lr
 800a0a0:	b299      	uxth	r1, r3
 800a0a2:	b909      	cbnz	r1, 800a0a8 <__lo0bits+0x2a>
 800a0a4:	0c1b      	lsrs	r3, r3, #16
 800a0a6:	2010      	movs	r0, #16
 800a0a8:	b2d9      	uxtb	r1, r3
 800a0aa:	b909      	cbnz	r1, 800a0b0 <__lo0bits+0x32>
 800a0ac:	3008      	adds	r0, #8
 800a0ae:	0a1b      	lsrs	r3, r3, #8
 800a0b0:	0719      	lsls	r1, r3, #28
 800a0b2:	bf04      	itt	eq
 800a0b4:	091b      	lsreq	r3, r3, #4
 800a0b6:	3004      	addeq	r0, #4
 800a0b8:	0799      	lsls	r1, r3, #30
 800a0ba:	bf04      	itt	eq
 800a0bc:	089b      	lsreq	r3, r3, #2
 800a0be:	3002      	addeq	r0, #2
 800a0c0:	07d9      	lsls	r1, r3, #31
 800a0c2:	d403      	bmi.n	800a0cc <__lo0bits+0x4e>
 800a0c4:	085b      	lsrs	r3, r3, #1
 800a0c6:	f100 0001 	add.w	r0, r0, #1
 800a0ca:	d003      	beq.n	800a0d4 <__lo0bits+0x56>
 800a0cc:	6013      	str	r3, [r2, #0]
 800a0ce:	4770      	bx	lr
 800a0d0:	2000      	movs	r0, #0
 800a0d2:	4770      	bx	lr
 800a0d4:	2020      	movs	r0, #32
 800a0d6:	4770      	bx	lr

0800a0d8 <__i2b>:
 800a0d8:	b510      	push	{r4, lr}
 800a0da:	460c      	mov	r4, r1
 800a0dc:	2101      	movs	r1, #1
 800a0de:	f7ff ff07 	bl	8009ef0 <_Balloc>
 800a0e2:	4602      	mov	r2, r0
 800a0e4:	b928      	cbnz	r0, 800a0f2 <__i2b+0x1a>
 800a0e6:	4b05      	ldr	r3, [pc, #20]	@ (800a0fc <__i2b+0x24>)
 800a0e8:	4805      	ldr	r0, [pc, #20]	@ (800a100 <__i2b+0x28>)
 800a0ea:	f240 1145 	movw	r1, #325	@ 0x145
 800a0ee:	f000 fcb5 	bl	800aa5c <__assert_func>
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	6144      	str	r4, [r0, #20]
 800a0f6:	6103      	str	r3, [r0, #16]
 800a0f8:	bd10      	pop	{r4, pc}
 800a0fa:	bf00      	nop
 800a0fc:	0800cd80 	.word	0x0800cd80
 800a100:	0800cd91 	.word	0x0800cd91

0800a104 <__multiply>:
 800a104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a108:	4617      	mov	r7, r2
 800a10a:	690a      	ldr	r2, [r1, #16]
 800a10c:	693b      	ldr	r3, [r7, #16]
 800a10e:	429a      	cmp	r2, r3
 800a110:	bfa8      	it	ge
 800a112:	463b      	movge	r3, r7
 800a114:	4689      	mov	r9, r1
 800a116:	bfa4      	itt	ge
 800a118:	460f      	movge	r7, r1
 800a11a:	4699      	movge	r9, r3
 800a11c:	693d      	ldr	r5, [r7, #16]
 800a11e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a122:	68bb      	ldr	r3, [r7, #8]
 800a124:	6879      	ldr	r1, [r7, #4]
 800a126:	eb05 060a 	add.w	r6, r5, sl
 800a12a:	42b3      	cmp	r3, r6
 800a12c:	b085      	sub	sp, #20
 800a12e:	bfb8      	it	lt
 800a130:	3101      	addlt	r1, #1
 800a132:	f7ff fedd 	bl	8009ef0 <_Balloc>
 800a136:	b930      	cbnz	r0, 800a146 <__multiply+0x42>
 800a138:	4602      	mov	r2, r0
 800a13a:	4b41      	ldr	r3, [pc, #260]	@ (800a240 <__multiply+0x13c>)
 800a13c:	4841      	ldr	r0, [pc, #260]	@ (800a244 <__multiply+0x140>)
 800a13e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a142:	f000 fc8b 	bl	800aa5c <__assert_func>
 800a146:	f100 0414 	add.w	r4, r0, #20
 800a14a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a14e:	4623      	mov	r3, r4
 800a150:	2200      	movs	r2, #0
 800a152:	4573      	cmp	r3, lr
 800a154:	d320      	bcc.n	800a198 <__multiply+0x94>
 800a156:	f107 0814 	add.w	r8, r7, #20
 800a15a:	f109 0114 	add.w	r1, r9, #20
 800a15e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a162:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a166:	9302      	str	r3, [sp, #8]
 800a168:	1beb      	subs	r3, r5, r7
 800a16a:	3b15      	subs	r3, #21
 800a16c:	f023 0303 	bic.w	r3, r3, #3
 800a170:	3304      	adds	r3, #4
 800a172:	3715      	adds	r7, #21
 800a174:	42bd      	cmp	r5, r7
 800a176:	bf38      	it	cc
 800a178:	2304      	movcc	r3, #4
 800a17a:	9301      	str	r3, [sp, #4]
 800a17c:	9b02      	ldr	r3, [sp, #8]
 800a17e:	9103      	str	r1, [sp, #12]
 800a180:	428b      	cmp	r3, r1
 800a182:	d80c      	bhi.n	800a19e <__multiply+0x9a>
 800a184:	2e00      	cmp	r6, #0
 800a186:	dd03      	ble.n	800a190 <__multiply+0x8c>
 800a188:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d055      	beq.n	800a23c <__multiply+0x138>
 800a190:	6106      	str	r6, [r0, #16]
 800a192:	b005      	add	sp, #20
 800a194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a198:	f843 2b04 	str.w	r2, [r3], #4
 800a19c:	e7d9      	b.n	800a152 <__multiply+0x4e>
 800a19e:	f8b1 a000 	ldrh.w	sl, [r1]
 800a1a2:	f1ba 0f00 	cmp.w	sl, #0
 800a1a6:	d01f      	beq.n	800a1e8 <__multiply+0xe4>
 800a1a8:	46c4      	mov	ip, r8
 800a1aa:	46a1      	mov	r9, r4
 800a1ac:	2700      	movs	r7, #0
 800a1ae:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a1b2:	f8d9 3000 	ldr.w	r3, [r9]
 800a1b6:	fa1f fb82 	uxth.w	fp, r2
 800a1ba:	b29b      	uxth	r3, r3
 800a1bc:	fb0a 330b 	mla	r3, sl, fp, r3
 800a1c0:	443b      	add	r3, r7
 800a1c2:	f8d9 7000 	ldr.w	r7, [r9]
 800a1c6:	0c12      	lsrs	r2, r2, #16
 800a1c8:	0c3f      	lsrs	r7, r7, #16
 800a1ca:	fb0a 7202 	mla	r2, sl, r2, r7
 800a1ce:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a1d8:	4565      	cmp	r5, ip
 800a1da:	f849 3b04 	str.w	r3, [r9], #4
 800a1de:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a1e2:	d8e4      	bhi.n	800a1ae <__multiply+0xaa>
 800a1e4:	9b01      	ldr	r3, [sp, #4]
 800a1e6:	50e7      	str	r7, [r4, r3]
 800a1e8:	9b03      	ldr	r3, [sp, #12]
 800a1ea:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a1ee:	3104      	adds	r1, #4
 800a1f0:	f1b9 0f00 	cmp.w	r9, #0
 800a1f4:	d020      	beq.n	800a238 <__multiply+0x134>
 800a1f6:	6823      	ldr	r3, [r4, #0]
 800a1f8:	4647      	mov	r7, r8
 800a1fa:	46a4      	mov	ip, r4
 800a1fc:	f04f 0a00 	mov.w	sl, #0
 800a200:	f8b7 b000 	ldrh.w	fp, [r7]
 800a204:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a208:	fb09 220b 	mla	r2, r9, fp, r2
 800a20c:	4452      	add	r2, sl
 800a20e:	b29b      	uxth	r3, r3
 800a210:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a214:	f84c 3b04 	str.w	r3, [ip], #4
 800a218:	f857 3b04 	ldr.w	r3, [r7], #4
 800a21c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a220:	f8bc 3000 	ldrh.w	r3, [ip]
 800a224:	fb09 330a 	mla	r3, r9, sl, r3
 800a228:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a22c:	42bd      	cmp	r5, r7
 800a22e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a232:	d8e5      	bhi.n	800a200 <__multiply+0xfc>
 800a234:	9a01      	ldr	r2, [sp, #4]
 800a236:	50a3      	str	r3, [r4, r2]
 800a238:	3404      	adds	r4, #4
 800a23a:	e79f      	b.n	800a17c <__multiply+0x78>
 800a23c:	3e01      	subs	r6, #1
 800a23e:	e7a1      	b.n	800a184 <__multiply+0x80>
 800a240:	0800cd80 	.word	0x0800cd80
 800a244:	0800cd91 	.word	0x0800cd91

0800a248 <__pow5mult>:
 800a248:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a24c:	4615      	mov	r5, r2
 800a24e:	f012 0203 	ands.w	r2, r2, #3
 800a252:	4607      	mov	r7, r0
 800a254:	460e      	mov	r6, r1
 800a256:	d007      	beq.n	800a268 <__pow5mult+0x20>
 800a258:	4c25      	ldr	r4, [pc, #148]	@ (800a2f0 <__pow5mult+0xa8>)
 800a25a:	3a01      	subs	r2, #1
 800a25c:	2300      	movs	r3, #0
 800a25e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a262:	f7ff fea7 	bl	8009fb4 <__multadd>
 800a266:	4606      	mov	r6, r0
 800a268:	10ad      	asrs	r5, r5, #2
 800a26a:	d03d      	beq.n	800a2e8 <__pow5mult+0xa0>
 800a26c:	69fc      	ldr	r4, [r7, #28]
 800a26e:	b97c      	cbnz	r4, 800a290 <__pow5mult+0x48>
 800a270:	2010      	movs	r0, #16
 800a272:	f7ff fd87 	bl	8009d84 <malloc>
 800a276:	4602      	mov	r2, r0
 800a278:	61f8      	str	r0, [r7, #28]
 800a27a:	b928      	cbnz	r0, 800a288 <__pow5mult+0x40>
 800a27c:	4b1d      	ldr	r3, [pc, #116]	@ (800a2f4 <__pow5mult+0xac>)
 800a27e:	481e      	ldr	r0, [pc, #120]	@ (800a2f8 <__pow5mult+0xb0>)
 800a280:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a284:	f000 fbea 	bl	800aa5c <__assert_func>
 800a288:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a28c:	6004      	str	r4, [r0, #0]
 800a28e:	60c4      	str	r4, [r0, #12]
 800a290:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a294:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a298:	b94c      	cbnz	r4, 800a2ae <__pow5mult+0x66>
 800a29a:	f240 2171 	movw	r1, #625	@ 0x271
 800a29e:	4638      	mov	r0, r7
 800a2a0:	f7ff ff1a 	bl	800a0d8 <__i2b>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800a2aa:	4604      	mov	r4, r0
 800a2ac:	6003      	str	r3, [r0, #0]
 800a2ae:	f04f 0900 	mov.w	r9, #0
 800a2b2:	07eb      	lsls	r3, r5, #31
 800a2b4:	d50a      	bpl.n	800a2cc <__pow5mult+0x84>
 800a2b6:	4631      	mov	r1, r6
 800a2b8:	4622      	mov	r2, r4
 800a2ba:	4638      	mov	r0, r7
 800a2bc:	f7ff ff22 	bl	800a104 <__multiply>
 800a2c0:	4631      	mov	r1, r6
 800a2c2:	4680      	mov	r8, r0
 800a2c4:	4638      	mov	r0, r7
 800a2c6:	f7ff fe53 	bl	8009f70 <_Bfree>
 800a2ca:	4646      	mov	r6, r8
 800a2cc:	106d      	asrs	r5, r5, #1
 800a2ce:	d00b      	beq.n	800a2e8 <__pow5mult+0xa0>
 800a2d0:	6820      	ldr	r0, [r4, #0]
 800a2d2:	b938      	cbnz	r0, 800a2e4 <__pow5mult+0x9c>
 800a2d4:	4622      	mov	r2, r4
 800a2d6:	4621      	mov	r1, r4
 800a2d8:	4638      	mov	r0, r7
 800a2da:	f7ff ff13 	bl	800a104 <__multiply>
 800a2de:	6020      	str	r0, [r4, #0]
 800a2e0:	f8c0 9000 	str.w	r9, [r0]
 800a2e4:	4604      	mov	r4, r0
 800a2e6:	e7e4      	b.n	800a2b2 <__pow5mult+0x6a>
 800a2e8:	4630      	mov	r0, r6
 800a2ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2ee:	bf00      	nop
 800a2f0:	0800ce44 	.word	0x0800ce44
 800a2f4:	0800cd11 	.word	0x0800cd11
 800a2f8:	0800cd91 	.word	0x0800cd91

0800a2fc <__lshift>:
 800a2fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a300:	460c      	mov	r4, r1
 800a302:	6849      	ldr	r1, [r1, #4]
 800a304:	6923      	ldr	r3, [r4, #16]
 800a306:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a30a:	68a3      	ldr	r3, [r4, #8]
 800a30c:	4607      	mov	r7, r0
 800a30e:	4691      	mov	r9, r2
 800a310:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a314:	f108 0601 	add.w	r6, r8, #1
 800a318:	42b3      	cmp	r3, r6
 800a31a:	db0b      	blt.n	800a334 <__lshift+0x38>
 800a31c:	4638      	mov	r0, r7
 800a31e:	f7ff fde7 	bl	8009ef0 <_Balloc>
 800a322:	4605      	mov	r5, r0
 800a324:	b948      	cbnz	r0, 800a33a <__lshift+0x3e>
 800a326:	4602      	mov	r2, r0
 800a328:	4b28      	ldr	r3, [pc, #160]	@ (800a3cc <__lshift+0xd0>)
 800a32a:	4829      	ldr	r0, [pc, #164]	@ (800a3d0 <__lshift+0xd4>)
 800a32c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a330:	f000 fb94 	bl	800aa5c <__assert_func>
 800a334:	3101      	adds	r1, #1
 800a336:	005b      	lsls	r3, r3, #1
 800a338:	e7ee      	b.n	800a318 <__lshift+0x1c>
 800a33a:	2300      	movs	r3, #0
 800a33c:	f100 0114 	add.w	r1, r0, #20
 800a340:	f100 0210 	add.w	r2, r0, #16
 800a344:	4618      	mov	r0, r3
 800a346:	4553      	cmp	r3, sl
 800a348:	db33      	blt.n	800a3b2 <__lshift+0xb6>
 800a34a:	6920      	ldr	r0, [r4, #16]
 800a34c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a350:	f104 0314 	add.w	r3, r4, #20
 800a354:	f019 091f 	ands.w	r9, r9, #31
 800a358:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a35c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a360:	d02b      	beq.n	800a3ba <__lshift+0xbe>
 800a362:	f1c9 0e20 	rsb	lr, r9, #32
 800a366:	468a      	mov	sl, r1
 800a368:	2200      	movs	r2, #0
 800a36a:	6818      	ldr	r0, [r3, #0]
 800a36c:	fa00 f009 	lsl.w	r0, r0, r9
 800a370:	4310      	orrs	r0, r2
 800a372:	f84a 0b04 	str.w	r0, [sl], #4
 800a376:	f853 2b04 	ldr.w	r2, [r3], #4
 800a37a:	459c      	cmp	ip, r3
 800a37c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a380:	d8f3      	bhi.n	800a36a <__lshift+0x6e>
 800a382:	ebac 0304 	sub.w	r3, ip, r4
 800a386:	3b15      	subs	r3, #21
 800a388:	f023 0303 	bic.w	r3, r3, #3
 800a38c:	3304      	adds	r3, #4
 800a38e:	f104 0015 	add.w	r0, r4, #21
 800a392:	4560      	cmp	r0, ip
 800a394:	bf88      	it	hi
 800a396:	2304      	movhi	r3, #4
 800a398:	50ca      	str	r2, [r1, r3]
 800a39a:	b10a      	cbz	r2, 800a3a0 <__lshift+0xa4>
 800a39c:	f108 0602 	add.w	r6, r8, #2
 800a3a0:	3e01      	subs	r6, #1
 800a3a2:	4638      	mov	r0, r7
 800a3a4:	612e      	str	r6, [r5, #16]
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	f7ff fde2 	bl	8009f70 <_Bfree>
 800a3ac:	4628      	mov	r0, r5
 800a3ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b2:	f842 0f04 	str.w	r0, [r2, #4]!
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	e7c5      	b.n	800a346 <__lshift+0x4a>
 800a3ba:	3904      	subs	r1, #4
 800a3bc:	f853 2b04 	ldr.w	r2, [r3], #4
 800a3c0:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3c4:	459c      	cmp	ip, r3
 800a3c6:	d8f9      	bhi.n	800a3bc <__lshift+0xc0>
 800a3c8:	e7ea      	b.n	800a3a0 <__lshift+0xa4>
 800a3ca:	bf00      	nop
 800a3cc:	0800cd80 	.word	0x0800cd80
 800a3d0:	0800cd91 	.word	0x0800cd91

0800a3d4 <__mcmp>:
 800a3d4:	690a      	ldr	r2, [r1, #16]
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	6900      	ldr	r0, [r0, #16]
 800a3da:	1a80      	subs	r0, r0, r2
 800a3dc:	b530      	push	{r4, r5, lr}
 800a3de:	d10e      	bne.n	800a3fe <__mcmp+0x2a>
 800a3e0:	3314      	adds	r3, #20
 800a3e2:	3114      	adds	r1, #20
 800a3e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a3e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a3ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a3f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a3f4:	4295      	cmp	r5, r2
 800a3f6:	d003      	beq.n	800a400 <__mcmp+0x2c>
 800a3f8:	d205      	bcs.n	800a406 <__mcmp+0x32>
 800a3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fe:	bd30      	pop	{r4, r5, pc}
 800a400:	42a3      	cmp	r3, r4
 800a402:	d3f3      	bcc.n	800a3ec <__mcmp+0x18>
 800a404:	e7fb      	b.n	800a3fe <__mcmp+0x2a>
 800a406:	2001      	movs	r0, #1
 800a408:	e7f9      	b.n	800a3fe <__mcmp+0x2a>
	...

0800a40c <__mdiff>:
 800a40c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a410:	4689      	mov	r9, r1
 800a412:	4606      	mov	r6, r0
 800a414:	4611      	mov	r1, r2
 800a416:	4648      	mov	r0, r9
 800a418:	4614      	mov	r4, r2
 800a41a:	f7ff ffdb 	bl	800a3d4 <__mcmp>
 800a41e:	1e05      	subs	r5, r0, #0
 800a420:	d112      	bne.n	800a448 <__mdiff+0x3c>
 800a422:	4629      	mov	r1, r5
 800a424:	4630      	mov	r0, r6
 800a426:	f7ff fd63 	bl	8009ef0 <_Balloc>
 800a42a:	4602      	mov	r2, r0
 800a42c:	b928      	cbnz	r0, 800a43a <__mdiff+0x2e>
 800a42e:	4b3f      	ldr	r3, [pc, #252]	@ (800a52c <__mdiff+0x120>)
 800a430:	f240 2137 	movw	r1, #567	@ 0x237
 800a434:	483e      	ldr	r0, [pc, #248]	@ (800a530 <__mdiff+0x124>)
 800a436:	f000 fb11 	bl	800aa5c <__assert_func>
 800a43a:	2301      	movs	r3, #1
 800a43c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a440:	4610      	mov	r0, r2
 800a442:	b003      	add	sp, #12
 800a444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a448:	bfbc      	itt	lt
 800a44a:	464b      	movlt	r3, r9
 800a44c:	46a1      	movlt	r9, r4
 800a44e:	4630      	mov	r0, r6
 800a450:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a454:	bfba      	itte	lt
 800a456:	461c      	movlt	r4, r3
 800a458:	2501      	movlt	r5, #1
 800a45a:	2500      	movge	r5, #0
 800a45c:	f7ff fd48 	bl	8009ef0 <_Balloc>
 800a460:	4602      	mov	r2, r0
 800a462:	b918      	cbnz	r0, 800a46c <__mdiff+0x60>
 800a464:	4b31      	ldr	r3, [pc, #196]	@ (800a52c <__mdiff+0x120>)
 800a466:	f240 2145 	movw	r1, #581	@ 0x245
 800a46a:	e7e3      	b.n	800a434 <__mdiff+0x28>
 800a46c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a470:	6926      	ldr	r6, [r4, #16]
 800a472:	60c5      	str	r5, [r0, #12]
 800a474:	f109 0310 	add.w	r3, r9, #16
 800a478:	f109 0514 	add.w	r5, r9, #20
 800a47c:	f104 0e14 	add.w	lr, r4, #20
 800a480:	f100 0b14 	add.w	fp, r0, #20
 800a484:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a488:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a48c:	9301      	str	r3, [sp, #4]
 800a48e:	46d9      	mov	r9, fp
 800a490:	f04f 0c00 	mov.w	ip, #0
 800a494:	9b01      	ldr	r3, [sp, #4]
 800a496:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a49a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a49e:	9301      	str	r3, [sp, #4]
 800a4a0:	fa1f f38a 	uxth.w	r3, sl
 800a4a4:	4619      	mov	r1, r3
 800a4a6:	b283      	uxth	r3, r0
 800a4a8:	1acb      	subs	r3, r1, r3
 800a4aa:	0c00      	lsrs	r0, r0, #16
 800a4ac:	4463      	add	r3, ip
 800a4ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a4b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a4b6:	b29b      	uxth	r3, r3
 800a4b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a4bc:	4576      	cmp	r6, lr
 800a4be:	f849 3b04 	str.w	r3, [r9], #4
 800a4c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4c6:	d8e5      	bhi.n	800a494 <__mdiff+0x88>
 800a4c8:	1b33      	subs	r3, r6, r4
 800a4ca:	3b15      	subs	r3, #21
 800a4cc:	f023 0303 	bic.w	r3, r3, #3
 800a4d0:	3415      	adds	r4, #21
 800a4d2:	3304      	adds	r3, #4
 800a4d4:	42a6      	cmp	r6, r4
 800a4d6:	bf38      	it	cc
 800a4d8:	2304      	movcc	r3, #4
 800a4da:	441d      	add	r5, r3
 800a4dc:	445b      	add	r3, fp
 800a4de:	461e      	mov	r6, r3
 800a4e0:	462c      	mov	r4, r5
 800a4e2:	4544      	cmp	r4, r8
 800a4e4:	d30e      	bcc.n	800a504 <__mdiff+0xf8>
 800a4e6:	f108 0103 	add.w	r1, r8, #3
 800a4ea:	1b49      	subs	r1, r1, r5
 800a4ec:	f021 0103 	bic.w	r1, r1, #3
 800a4f0:	3d03      	subs	r5, #3
 800a4f2:	45a8      	cmp	r8, r5
 800a4f4:	bf38      	it	cc
 800a4f6:	2100      	movcc	r1, #0
 800a4f8:	440b      	add	r3, r1
 800a4fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a4fe:	b191      	cbz	r1, 800a526 <__mdiff+0x11a>
 800a500:	6117      	str	r7, [r2, #16]
 800a502:	e79d      	b.n	800a440 <__mdiff+0x34>
 800a504:	f854 1b04 	ldr.w	r1, [r4], #4
 800a508:	46e6      	mov	lr, ip
 800a50a:	0c08      	lsrs	r0, r1, #16
 800a50c:	fa1c fc81 	uxtah	ip, ip, r1
 800a510:	4471      	add	r1, lr
 800a512:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a516:	b289      	uxth	r1, r1
 800a518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a51c:	f846 1b04 	str.w	r1, [r6], #4
 800a520:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a524:	e7dd      	b.n	800a4e2 <__mdiff+0xd6>
 800a526:	3f01      	subs	r7, #1
 800a528:	e7e7      	b.n	800a4fa <__mdiff+0xee>
 800a52a:	bf00      	nop
 800a52c:	0800cd80 	.word	0x0800cd80
 800a530:	0800cd91 	.word	0x0800cd91

0800a534 <__d2b>:
 800a534:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a538:	460f      	mov	r7, r1
 800a53a:	2101      	movs	r1, #1
 800a53c:	ec59 8b10 	vmov	r8, r9, d0
 800a540:	4616      	mov	r6, r2
 800a542:	f7ff fcd5 	bl	8009ef0 <_Balloc>
 800a546:	4604      	mov	r4, r0
 800a548:	b930      	cbnz	r0, 800a558 <__d2b+0x24>
 800a54a:	4602      	mov	r2, r0
 800a54c:	4b23      	ldr	r3, [pc, #140]	@ (800a5dc <__d2b+0xa8>)
 800a54e:	4824      	ldr	r0, [pc, #144]	@ (800a5e0 <__d2b+0xac>)
 800a550:	f240 310f 	movw	r1, #783	@ 0x30f
 800a554:	f000 fa82 	bl	800aa5c <__assert_func>
 800a558:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a55c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a560:	b10d      	cbz	r5, 800a566 <__d2b+0x32>
 800a562:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a566:	9301      	str	r3, [sp, #4]
 800a568:	f1b8 0300 	subs.w	r3, r8, #0
 800a56c:	d023      	beq.n	800a5b6 <__d2b+0x82>
 800a56e:	4668      	mov	r0, sp
 800a570:	9300      	str	r3, [sp, #0]
 800a572:	f7ff fd84 	bl	800a07e <__lo0bits>
 800a576:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a57a:	b1d0      	cbz	r0, 800a5b2 <__d2b+0x7e>
 800a57c:	f1c0 0320 	rsb	r3, r0, #32
 800a580:	fa02 f303 	lsl.w	r3, r2, r3
 800a584:	430b      	orrs	r3, r1
 800a586:	40c2      	lsrs	r2, r0
 800a588:	6163      	str	r3, [r4, #20]
 800a58a:	9201      	str	r2, [sp, #4]
 800a58c:	9b01      	ldr	r3, [sp, #4]
 800a58e:	61a3      	str	r3, [r4, #24]
 800a590:	2b00      	cmp	r3, #0
 800a592:	bf0c      	ite	eq
 800a594:	2201      	moveq	r2, #1
 800a596:	2202      	movne	r2, #2
 800a598:	6122      	str	r2, [r4, #16]
 800a59a:	b1a5      	cbz	r5, 800a5c6 <__d2b+0x92>
 800a59c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a5a0:	4405      	add	r5, r0
 800a5a2:	603d      	str	r5, [r7, #0]
 800a5a4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a5a8:	6030      	str	r0, [r6, #0]
 800a5aa:	4620      	mov	r0, r4
 800a5ac:	b003      	add	sp, #12
 800a5ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a5b2:	6161      	str	r1, [r4, #20]
 800a5b4:	e7ea      	b.n	800a58c <__d2b+0x58>
 800a5b6:	a801      	add	r0, sp, #4
 800a5b8:	f7ff fd61 	bl	800a07e <__lo0bits>
 800a5bc:	9b01      	ldr	r3, [sp, #4]
 800a5be:	6163      	str	r3, [r4, #20]
 800a5c0:	3020      	adds	r0, #32
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	e7e8      	b.n	800a598 <__d2b+0x64>
 800a5c6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a5ca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a5ce:	6038      	str	r0, [r7, #0]
 800a5d0:	6918      	ldr	r0, [r3, #16]
 800a5d2:	f7ff fd35 	bl	800a040 <__hi0bits>
 800a5d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a5da:	e7e5      	b.n	800a5a8 <__d2b+0x74>
 800a5dc:	0800cd80 	.word	0x0800cd80
 800a5e0:	0800cd91 	.word	0x0800cd91

0800a5e4 <__ssputs_r>:
 800a5e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5e8:	688e      	ldr	r6, [r1, #8]
 800a5ea:	461f      	mov	r7, r3
 800a5ec:	42be      	cmp	r6, r7
 800a5ee:	680b      	ldr	r3, [r1, #0]
 800a5f0:	4682      	mov	sl, r0
 800a5f2:	460c      	mov	r4, r1
 800a5f4:	4690      	mov	r8, r2
 800a5f6:	d82d      	bhi.n	800a654 <__ssputs_r+0x70>
 800a5f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a5fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a600:	d026      	beq.n	800a650 <__ssputs_r+0x6c>
 800a602:	6965      	ldr	r5, [r4, #20]
 800a604:	6909      	ldr	r1, [r1, #16]
 800a606:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a60a:	eba3 0901 	sub.w	r9, r3, r1
 800a60e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a612:	1c7b      	adds	r3, r7, #1
 800a614:	444b      	add	r3, r9
 800a616:	106d      	asrs	r5, r5, #1
 800a618:	429d      	cmp	r5, r3
 800a61a:	bf38      	it	cc
 800a61c:	461d      	movcc	r5, r3
 800a61e:	0553      	lsls	r3, r2, #21
 800a620:	d527      	bpl.n	800a672 <__ssputs_r+0x8e>
 800a622:	4629      	mov	r1, r5
 800a624:	f7ff fbd8 	bl	8009dd8 <_malloc_r>
 800a628:	4606      	mov	r6, r0
 800a62a:	b360      	cbz	r0, 800a686 <__ssputs_r+0xa2>
 800a62c:	6921      	ldr	r1, [r4, #16]
 800a62e:	464a      	mov	r2, r9
 800a630:	f000 fa06 	bl	800aa40 <memcpy>
 800a634:	89a3      	ldrh	r3, [r4, #12]
 800a636:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a63a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a63e:	81a3      	strh	r3, [r4, #12]
 800a640:	6126      	str	r6, [r4, #16]
 800a642:	6165      	str	r5, [r4, #20]
 800a644:	444e      	add	r6, r9
 800a646:	eba5 0509 	sub.w	r5, r5, r9
 800a64a:	6026      	str	r6, [r4, #0]
 800a64c:	60a5      	str	r5, [r4, #8]
 800a64e:	463e      	mov	r6, r7
 800a650:	42be      	cmp	r6, r7
 800a652:	d900      	bls.n	800a656 <__ssputs_r+0x72>
 800a654:	463e      	mov	r6, r7
 800a656:	6820      	ldr	r0, [r4, #0]
 800a658:	4632      	mov	r2, r6
 800a65a:	4641      	mov	r1, r8
 800a65c:	f000 f9c6 	bl	800a9ec <memmove>
 800a660:	68a3      	ldr	r3, [r4, #8]
 800a662:	1b9b      	subs	r3, r3, r6
 800a664:	60a3      	str	r3, [r4, #8]
 800a666:	6823      	ldr	r3, [r4, #0]
 800a668:	4433      	add	r3, r6
 800a66a:	6023      	str	r3, [r4, #0]
 800a66c:	2000      	movs	r0, #0
 800a66e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a672:	462a      	mov	r2, r5
 800a674:	f000 fa36 	bl	800aae4 <_realloc_r>
 800a678:	4606      	mov	r6, r0
 800a67a:	2800      	cmp	r0, #0
 800a67c:	d1e0      	bne.n	800a640 <__ssputs_r+0x5c>
 800a67e:	6921      	ldr	r1, [r4, #16]
 800a680:	4650      	mov	r0, sl
 800a682:	f7ff fb35 	bl	8009cf0 <_free_r>
 800a686:	230c      	movs	r3, #12
 800a688:	f8ca 3000 	str.w	r3, [sl]
 800a68c:	89a3      	ldrh	r3, [r4, #12]
 800a68e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a692:	81a3      	strh	r3, [r4, #12]
 800a694:	f04f 30ff 	mov.w	r0, #4294967295
 800a698:	e7e9      	b.n	800a66e <__ssputs_r+0x8a>
	...

0800a69c <_svfiprintf_r>:
 800a69c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a0:	4698      	mov	r8, r3
 800a6a2:	898b      	ldrh	r3, [r1, #12]
 800a6a4:	061b      	lsls	r3, r3, #24
 800a6a6:	b09d      	sub	sp, #116	@ 0x74
 800a6a8:	4607      	mov	r7, r0
 800a6aa:	460d      	mov	r5, r1
 800a6ac:	4614      	mov	r4, r2
 800a6ae:	d510      	bpl.n	800a6d2 <_svfiprintf_r+0x36>
 800a6b0:	690b      	ldr	r3, [r1, #16]
 800a6b2:	b973      	cbnz	r3, 800a6d2 <_svfiprintf_r+0x36>
 800a6b4:	2140      	movs	r1, #64	@ 0x40
 800a6b6:	f7ff fb8f 	bl	8009dd8 <_malloc_r>
 800a6ba:	6028      	str	r0, [r5, #0]
 800a6bc:	6128      	str	r0, [r5, #16]
 800a6be:	b930      	cbnz	r0, 800a6ce <_svfiprintf_r+0x32>
 800a6c0:	230c      	movs	r3, #12
 800a6c2:	603b      	str	r3, [r7, #0]
 800a6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6c8:	b01d      	add	sp, #116	@ 0x74
 800a6ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ce:	2340      	movs	r3, #64	@ 0x40
 800a6d0:	616b      	str	r3, [r5, #20]
 800a6d2:	2300      	movs	r3, #0
 800a6d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a6d6:	2320      	movs	r3, #32
 800a6d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a6dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a6e0:	2330      	movs	r3, #48	@ 0x30
 800a6e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a880 <_svfiprintf_r+0x1e4>
 800a6e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a6ea:	f04f 0901 	mov.w	r9, #1
 800a6ee:	4623      	mov	r3, r4
 800a6f0:	469a      	mov	sl, r3
 800a6f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6f6:	b10a      	cbz	r2, 800a6fc <_svfiprintf_r+0x60>
 800a6f8:	2a25      	cmp	r2, #37	@ 0x25
 800a6fa:	d1f9      	bne.n	800a6f0 <_svfiprintf_r+0x54>
 800a6fc:	ebba 0b04 	subs.w	fp, sl, r4
 800a700:	d00b      	beq.n	800a71a <_svfiprintf_r+0x7e>
 800a702:	465b      	mov	r3, fp
 800a704:	4622      	mov	r2, r4
 800a706:	4629      	mov	r1, r5
 800a708:	4638      	mov	r0, r7
 800a70a:	f7ff ff6b 	bl	800a5e4 <__ssputs_r>
 800a70e:	3001      	adds	r0, #1
 800a710:	f000 80a7 	beq.w	800a862 <_svfiprintf_r+0x1c6>
 800a714:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a716:	445a      	add	r2, fp
 800a718:	9209      	str	r2, [sp, #36]	@ 0x24
 800a71a:	f89a 3000 	ldrb.w	r3, [sl]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	f000 809f 	beq.w	800a862 <_svfiprintf_r+0x1c6>
 800a724:	2300      	movs	r3, #0
 800a726:	f04f 32ff 	mov.w	r2, #4294967295
 800a72a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a72e:	f10a 0a01 	add.w	sl, sl, #1
 800a732:	9304      	str	r3, [sp, #16]
 800a734:	9307      	str	r3, [sp, #28]
 800a736:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a73a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a73c:	4654      	mov	r4, sl
 800a73e:	2205      	movs	r2, #5
 800a740:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a744:	484e      	ldr	r0, [pc, #312]	@ (800a880 <_svfiprintf_r+0x1e4>)
 800a746:	f7f5 fd4b 	bl	80001e0 <memchr>
 800a74a:	9a04      	ldr	r2, [sp, #16]
 800a74c:	b9d8      	cbnz	r0, 800a786 <_svfiprintf_r+0xea>
 800a74e:	06d0      	lsls	r0, r2, #27
 800a750:	bf44      	itt	mi
 800a752:	2320      	movmi	r3, #32
 800a754:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a758:	0711      	lsls	r1, r2, #28
 800a75a:	bf44      	itt	mi
 800a75c:	232b      	movmi	r3, #43	@ 0x2b
 800a75e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a762:	f89a 3000 	ldrb.w	r3, [sl]
 800a766:	2b2a      	cmp	r3, #42	@ 0x2a
 800a768:	d015      	beq.n	800a796 <_svfiprintf_r+0xfa>
 800a76a:	9a07      	ldr	r2, [sp, #28]
 800a76c:	4654      	mov	r4, sl
 800a76e:	2000      	movs	r0, #0
 800a770:	f04f 0c0a 	mov.w	ip, #10
 800a774:	4621      	mov	r1, r4
 800a776:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a77a:	3b30      	subs	r3, #48	@ 0x30
 800a77c:	2b09      	cmp	r3, #9
 800a77e:	d94b      	bls.n	800a818 <_svfiprintf_r+0x17c>
 800a780:	b1b0      	cbz	r0, 800a7b0 <_svfiprintf_r+0x114>
 800a782:	9207      	str	r2, [sp, #28]
 800a784:	e014      	b.n	800a7b0 <_svfiprintf_r+0x114>
 800a786:	eba0 0308 	sub.w	r3, r0, r8
 800a78a:	fa09 f303 	lsl.w	r3, r9, r3
 800a78e:	4313      	orrs	r3, r2
 800a790:	9304      	str	r3, [sp, #16]
 800a792:	46a2      	mov	sl, r4
 800a794:	e7d2      	b.n	800a73c <_svfiprintf_r+0xa0>
 800a796:	9b03      	ldr	r3, [sp, #12]
 800a798:	1d19      	adds	r1, r3, #4
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	9103      	str	r1, [sp, #12]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	bfbb      	ittet	lt
 800a7a2:	425b      	neglt	r3, r3
 800a7a4:	f042 0202 	orrlt.w	r2, r2, #2
 800a7a8:	9307      	strge	r3, [sp, #28]
 800a7aa:	9307      	strlt	r3, [sp, #28]
 800a7ac:	bfb8      	it	lt
 800a7ae:	9204      	strlt	r2, [sp, #16]
 800a7b0:	7823      	ldrb	r3, [r4, #0]
 800a7b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a7b4:	d10a      	bne.n	800a7cc <_svfiprintf_r+0x130>
 800a7b6:	7863      	ldrb	r3, [r4, #1]
 800a7b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a7ba:	d132      	bne.n	800a822 <_svfiprintf_r+0x186>
 800a7bc:	9b03      	ldr	r3, [sp, #12]
 800a7be:	1d1a      	adds	r2, r3, #4
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	9203      	str	r2, [sp, #12]
 800a7c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a7c8:	3402      	adds	r4, #2
 800a7ca:	9305      	str	r3, [sp, #20]
 800a7cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a890 <_svfiprintf_r+0x1f4>
 800a7d0:	7821      	ldrb	r1, [r4, #0]
 800a7d2:	2203      	movs	r2, #3
 800a7d4:	4650      	mov	r0, sl
 800a7d6:	f7f5 fd03 	bl	80001e0 <memchr>
 800a7da:	b138      	cbz	r0, 800a7ec <_svfiprintf_r+0x150>
 800a7dc:	9b04      	ldr	r3, [sp, #16]
 800a7de:	eba0 000a 	sub.w	r0, r0, sl
 800a7e2:	2240      	movs	r2, #64	@ 0x40
 800a7e4:	4082      	lsls	r2, r0
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	3401      	adds	r4, #1
 800a7ea:	9304      	str	r3, [sp, #16]
 800a7ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7f0:	4824      	ldr	r0, [pc, #144]	@ (800a884 <_svfiprintf_r+0x1e8>)
 800a7f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a7f6:	2206      	movs	r2, #6
 800a7f8:	f7f5 fcf2 	bl	80001e0 <memchr>
 800a7fc:	2800      	cmp	r0, #0
 800a7fe:	d036      	beq.n	800a86e <_svfiprintf_r+0x1d2>
 800a800:	4b21      	ldr	r3, [pc, #132]	@ (800a888 <_svfiprintf_r+0x1ec>)
 800a802:	bb1b      	cbnz	r3, 800a84c <_svfiprintf_r+0x1b0>
 800a804:	9b03      	ldr	r3, [sp, #12]
 800a806:	3307      	adds	r3, #7
 800a808:	f023 0307 	bic.w	r3, r3, #7
 800a80c:	3308      	adds	r3, #8
 800a80e:	9303      	str	r3, [sp, #12]
 800a810:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a812:	4433      	add	r3, r6
 800a814:	9309      	str	r3, [sp, #36]	@ 0x24
 800a816:	e76a      	b.n	800a6ee <_svfiprintf_r+0x52>
 800a818:	fb0c 3202 	mla	r2, ip, r2, r3
 800a81c:	460c      	mov	r4, r1
 800a81e:	2001      	movs	r0, #1
 800a820:	e7a8      	b.n	800a774 <_svfiprintf_r+0xd8>
 800a822:	2300      	movs	r3, #0
 800a824:	3401      	adds	r4, #1
 800a826:	9305      	str	r3, [sp, #20]
 800a828:	4619      	mov	r1, r3
 800a82a:	f04f 0c0a 	mov.w	ip, #10
 800a82e:	4620      	mov	r0, r4
 800a830:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a834:	3a30      	subs	r2, #48	@ 0x30
 800a836:	2a09      	cmp	r2, #9
 800a838:	d903      	bls.n	800a842 <_svfiprintf_r+0x1a6>
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d0c6      	beq.n	800a7cc <_svfiprintf_r+0x130>
 800a83e:	9105      	str	r1, [sp, #20]
 800a840:	e7c4      	b.n	800a7cc <_svfiprintf_r+0x130>
 800a842:	fb0c 2101 	mla	r1, ip, r1, r2
 800a846:	4604      	mov	r4, r0
 800a848:	2301      	movs	r3, #1
 800a84a:	e7f0      	b.n	800a82e <_svfiprintf_r+0x192>
 800a84c:	ab03      	add	r3, sp, #12
 800a84e:	9300      	str	r3, [sp, #0]
 800a850:	462a      	mov	r2, r5
 800a852:	4b0e      	ldr	r3, [pc, #56]	@ (800a88c <_svfiprintf_r+0x1f0>)
 800a854:	a904      	add	r1, sp, #16
 800a856:	4638      	mov	r0, r7
 800a858:	f7fd fe94 	bl	8008584 <_printf_float>
 800a85c:	1c42      	adds	r2, r0, #1
 800a85e:	4606      	mov	r6, r0
 800a860:	d1d6      	bne.n	800a810 <_svfiprintf_r+0x174>
 800a862:	89ab      	ldrh	r3, [r5, #12]
 800a864:	065b      	lsls	r3, r3, #25
 800a866:	f53f af2d 	bmi.w	800a6c4 <_svfiprintf_r+0x28>
 800a86a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a86c:	e72c      	b.n	800a6c8 <_svfiprintf_r+0x2c>
 800a86e:	ab03      	add	r3, sp, #12
 800a870:	9300      	str	r3, [sp, #0]
 800a872:	462a      	mov	r2, r5
 800a874:	4b05      	ldr	r3, [pc, #20]	@ (800a88c <_svfiprintf_r+0x1f0>)
 800a876:	a904      	add	r1, sp, #16
 800a878:	4638      	mov	r0, r7
 800a87a:	f7fe f91b 	bl	8008ab4 <_printf_i>
 800a87e:	e7ed      	b.n	800a85c <_svfiprintf_r+0x1c0>
 800a880:	0800cdea 	.word	0x0800cdea
 800a884:	0800cdf4 	.word	0x0800cdf4
 800a888:	08008585 	.word	0x08008585
 800a88c:	0800a5e5 	.word	0x0800a5e5
 800a890:	0800cdf0 	.word	0x0800cdf0

0800a894 <__sflush_r>:
 800a894:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a898:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a89c:	0716      	lsls	r6, r2, #28
 800a89e:	4605      	mov	r5, r0
 800a8a0:	460c      	mov	r4, r1
 800a8a2:	d454      	bmi.n	800a94e <__sflush_r+0xba>
 800a8a4:	684b      	ldr	r3, [r1, #4]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	dc02      	bgt.n	800a8b0 <__sflush_r+0x1c>
 800a8aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	dd48      	ble.n	800a942 <__sflush_r+0xae>
 800a8b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8b2:	2e00      	cmp	r6, #0
 800a8b4:	d045      	beq.n	800a942 <__sflush_r+0xae>
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a8bc:	682f      	ldr	r7, [r5, #0]
 800a8be:	6a21      	ldr	r1, [r4, #32]
 800a8c0:	602b      	str	r3, [r5, #0]
 800a8c2:	d030      	beq.n	800a926 <__sflush_r+0x92>
 800a8c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a8c6:	89a3      	ldrh	r3, [r4, #12]
 800a8c8:	0759      	lsls	r1, r3, #29
 800a8ca:	d505      	bpl.n	800a8d8 <__sflush_r+0x44>
 800a8cc:	6863      	ldr	r3, [r4, #4]
 800a8ce:	1ad2      	subs	r2, r2, r3
 800a8d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a8d2:	b10b      	cbz	r3, 800a8d8 <__sflush_r+0x44>
 800a8d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a8d6:	1ad2      	subs	r2, r2, r3
 800a8d8:	2300      	movs	r3, #0
 800a8da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a8dc:	6a21      	ldr	r1, [r4, #32]
 800a8de:	4628      	mov	r0, r5
 800a8e0:	47b0      	blx	r6
 800a8e2:	1c43      	adds	r3, r0, #1
 800a8e4:	89a3      	ldrh	r3, [r4, #12]
 800a8e6:	d106      	bne.n	800a8f6 <__sflush_r+0x62>
 800a8e8:	6829      	ldr	r1, [r5, #0]
 800a8ea:	291d      	cmp	r1, #29
 800a8ec:	d82b      	bhi.n	800a946 <__sflush_r+0xb2>
 800a8ee:	4a2a      	ldr	r2, [pc, #168]	@ (800a998 <__sflush_r+0x104>)
 800a8f0:	40ca      	lsrs	r2, r1
 800a8f2:	07d6      	lsls	r6, r2, #31
 800a8f4:	d527      	bpl.n	800a946 <__sflush_r+0xb2>
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	6062      	str	r2, [r4, #4]
 800a8fa:	04d9      	lsls	r1, r3, #19
 800a8fc:	6922      	ldr	r2, [r4, #16]
 800a8fe:	6022      	str	r2, [r4, #0]
 800a900:	d504      	bpl.n	800a90c <__sflush_r+0x78>
 800a902:	1c42      	adds	r2, r0, #1
 800a904:	d101      	bne.n	800a90a <__sflush_r+0x76>
 800a906:	682b      	ldr	r3, [r5, #0]
 800a908:	b903      	cbnz	r3, 800a90c <__sflush_r+0x78>
 800a90a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a90c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a90e:	602f      	str	r7, [r5, #0]
 800a910:	b1b9      	cbz	r1, 800a942 <__sflush_r+0xae>
 800a912:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a916:	4299      	cmp	r1, r3
 800a918:	d002      	beq.n	800a920 <__sflush_r+0x8c>
 800a91a:	4628      	mov	r0, r5
 800a91c:	f7ff f9e8 	bl	8009cf0 <_free_r>
 800a920:	2300      	movs	r3, #0
 800a922:	6363      	str	r3, [r4, #52]	@ 0x34
 800a924:	e00d      	b.n	800a942 <__sflush_r+0xae>
 800a926:	2301      	movs	r3, #1
 800a928:	4628      	mov	r0, r5
 800a92a:	47b0      	blx	r6
 800a92c:	4602      	mov	r2, r0
 800a92e:	1c50      	adds	r0, r2, #1
 800a930:	d1c9      	bne.n	800a8c6 <__sflush_r+0x32>
 800a932:	682b      	ldr	r3, [r5, #0]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d0c6      	beq.n	800a8c6 <__sflush_r+0x32>
 800a938:	2b1d      	cmp	r3, #29
 800a93a:	d001      	beq.n	800a940 <__sflush_r+0xac>
 800a93c:	2b16      	cmp	r3, #22
 800a93e:	d11e      	bne.n	800a97e <__sflush_r+0xea>
 800a940:	602f      	str	r7, [r5, #0]
 800a942:	2000      	movs	r0, #0
 800a944:	e022      	b.n	800a98c <__sflush_r+0xf8>
 800a946:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a94a:	b21b      	sxth	r3, r3
 800a94c:	e01b      	b.n	800a986 <__sflush_r+0xf2>
 800a94e:	690f      	ldr	r7, [r1, #16]
 800a950:	2f00      	cmp	r7, #0
 800a952:	d0f6      	beq.n	800a942 <__sflush_r+0xae>
 800a954:	0793      	lsls	r3, r2, #30
 800a956:	680e      	ldr	r6, [r1, #0]
 800a958:	bf08      	it	eq
 800a95a:	694b      	ldreq	r3, [r1, #20]
 800a95c:	600f      	str	r7, [r1, #0]
 800a95e:	bf18      	it	ne
 800a960:	2300      	movne	r3, #0
 800a962:	eba6 0807 	sub.w	r8, r6, r7
 800a966:	608b      	str	r3, [r1, #8]
 800a968:	f1b8 0f00 	cmp.w	r8, #0
 800a96c:	dde9      	ble.n	800a942 <__sflush_r+0xae>
 800a96e:	6a21      	ldr	r1, [r4, #32]
 800a970:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a972:	4643      	mov	r3, r8
 800a974:	463a      	mov	r2, r7
 800a976:	4628      	mov	r0, r5
 800a978:	47b0      	blx	r6
 800a97a:	2800      	cmp	r0, #0
 800a97c:	dc08      	bgt.n	800a990 <__sflush_r+0xfc>
 800a97e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a982:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a986:	81a3      	strh	r3, [r4, #12]
 800a988:	f04f 30ff 	mov.w	r0, #4294967295
 800a98c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a990:	4407      	add	r7, r0
 800a992:	eba8 0800 	sub.w	r8, r8, r0
 800a996:	e7e7      	b.n	800a968 <__sflush_r+0xd4>
 800a998:	20400001 	.word	0x20400001

0800a99c <_fflush_r>:
 800a99c:	b538      	push	{r3, r4, r5, lr}
 800a99e:	690b      	ldr	r3, [r1, #16]
 800a9a0:	4605      	mov	r5, r0
 800a9a2:	460c      	mov	r4, r1
 800a9a4:	b913      	cbnz	r3, 800a9ac <_fflush_r+0x10>
 800a9a6:	2500      	movs	r5, #0
 800a9a8:	4628      	mov	r0, r5
 800a9aa:	bd38      	pop	{r3, r4, r5, pc}
 800a9ac:	b118      	cbz	r0, 800a9b6 <_fflush_r+0x1a>
 800a9ae:	6a03      	ldr	r3, [r0, #32]
 800a9b0:	b90b      	cbnz	r3, 800a9b6 <_fflush_r+0x1a>
 800a9b2:	f7fe fa29 	bl	8008e08 <__sinit>
 800a9b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d0f3      	beq.n	800a9a6 <_fflush_r+0xa>
 800a9be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a9c0:	07d0      	lsls	r0, r2, #31
 800a9c2:	d404      	bmi.n	800a9ce <_fflush_r+0x32>
 800a9c4:	0599      	lsls	r1, r3, #22
 800a9c6:	d402      	bmi.n	800a9ce <_fflush_r+0x32>
 800a9c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9ca:	f7fe fb36 	bl	800903a <__retarget_lock_acquire_recursive>
 800a9ce:	4628      	mov	r0, r5
 800a9d0:	4621      	mov	r1, r4
 800a9d2:	f7ff ff5f 	bl	800a894 <__sflush_r>
 800a9d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a9d8:	07da      	lsls	r2, r3, #31
 800a9da:	4605      	mov	r5, r0
 800a9dc:	d4e4      	bmi.n	800a9a8 <_fflush_r+0xc>
 800a9de:	89a3      	ldrh	r3, [r4, #12]
 800a9e0:	059b      	lsls	r3, r3, #22
 800a9e2:	d4e1      	bmi.n	800a9a8 <_fflush_r+0xc>
 800a9e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a9e6:	f7fe fb29 	bl	800903c <__retarget_lock_release_recursive>
 800a9ea:	e7dd      	b.n	800a9a8 <_fflush_r+0xc>

0800a9ec <memmove>:
 800a9ec:	4288      	cmp	r0, r1
 800a9ee:	b510      	push	{r4, lr}
 800a9f0:	eb01 0402 	add.w	r4, r1, r2
 800a9f4:	d902      	bls.n	800a9fc <memmove+0x10>
 800a9f6:	4284      	cmp	r4, r0
 800a9f8:	4623      	mov	r3, r4
 800a9fa:	d807      	bhi.n	800aa0c <memmove+0x20>
 800a9fc:	1e43      	subs	r3, r0, #1
 800a9fe:	42a1      	cmp	r1, r4
 800aa00:	d008      	beq.n	800aa14 <memmove+0x28>
 800aa02:	f811 2b01 	ldrb.w	r2, [r1], #1
 800aa06:	f803 2f01 	strb.w	r2, [r3, #1]!
 800aa0a:	e7f8      	b.n	800a9fe <memmove+0x12>
 800aa0c:	4402      	add	r2, r0
 800aa0e:	4601      	mov	r1, r0
 800aa10:	428a      	cmp	r2, r1
 800aa12:	d100      	bne.n	800aa16 <memmove+0x2a>
 800aa14:	bd10      	pop	{r4, pc}
 800aa16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aa1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aa1e:	e7f7      	b.n	800aa10 <memmove+0x24>

0800aa20 <_sbrk_r>:
 800aa20:	b538      	push	{r3, r4, r5, lr}
 800aa22:	4d06      	ldr	r5, [pc, #24]	@ (800aa3c <_sbrk_r+0x1c>)
 800aa24:	2300      	movs	r3, #0
 800aa26:	4604      	mov	r4, r0
 800aa28:	4608      	mov	r0, r1
 800aa2a:	602b      	str	r3, [r5, #0]
 800aa2c:	f7f9 f816 	bl	8003a5c <_sbrk>
 800aa30:	1c43      	adds	r3, r0, #1
 800aa32:	d102      	bne.n	800aa3a <_sbrk_r+0x1a>
 800aa34:	682b      	ldr	r3, [r5, #0]
 800aa36:	b103      	cbz	r3, 800aa3a <_sbrk_r+0x1a>
 800aa38:	6023      	str	r3, [r4, #0]
 800aa3a:	bd38      	pop	{r3, r4, r5, pc}
 800aa3c:	200005d8 	.word	0x200005d8

0800aa40 <memcpy>:
 800aa40:	440a      	add	r2, r1
 800aa42:	4291      	cmp	r1, r2
 800aa44:	f100 33ff 	add.w	r3, r0, #4294967295
 800aa48:	d100      	bne.n	800aa4c <memcpy+0xc>
 800aa4a:	4770      	bx	lr
 800aa4c:	b510      	push	{r4, lr}
 800aa4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aa52:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aa56:	4291      	cmp	r1, r2
 800aa58:	d1f9      	bne.n	800aa4e <memcpy+0xe>
 800aa5a:	bd10      	pop	{r4, pc}

0800aa5c <__assert_func>:
 800aa5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aa5e:	4614      	mov	r4, r2
 800aa60:	461a      	mov	r2, r3
 800aa62:	4b09      	ldr	r3, [pc, #36]	@ (800aa88 <__assert_func+0x2c>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4605      	mov	r5, r0
 800aa68:	68d8      	ldr	r0, [r3, #12]
 800aa6a:	b14c      	cbz	r4, 800aa80 <__assert_func+0x24>
 800aa6c:	4b07      	ldr	r3, [pc, #28]	@ (800aa8c <__assert_func+0x30>)
 800aa6e:	9100      	str	r1, [sp, #0]
 800aa70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aa74:	4906      	ldr	r1, [pc, #24]	@ (800aa90 <__assert_func+0x34>)
 800aa76:	462b      	mov	r3, r5
 800aa78:	f000 f870 	bl	800ab5c <fiprintf>
 800aa7c:	f000 f880 	bl	800ab80 <abort>
 800aa80:	4b04      	ldr	r3, [pc, #16]	@ (800aa94 <__assert_func+0x38>)
 800aa82:	461c      	mov	r4, r3
 800aa84:	e7f3      	b.n	800aa6e <__assert_func+0x12>
 800aa86:	bf00      	nop
 800aa88:	20000030 	.word	0x20000030
 800aa8c:	0800ce05 	.word	0x0800ce05
 800aa90:	0800ce12 	.word	0x0800ce12
 800aa94:	0800ce40 	.word	0x0800ce40

0800aa98 <_calloc_r>:
 800aa98:	b570      	push	{r4, r5, r6, lr}
 800aa9a:	fba1 5402 	umull	r5, r4, r1, r2
 800aa9e:	b934      	cbnz	r4, 800aaae <_calloc_r+0x16>
 800aaa0:	4629      	mov	r1, r5
 800aaa2:	f7ff f999 	bl	8009dd8 <_malloc_r>
 800aaa6:	4606      	mov	r6, r0
 800aaa8:	b928      	cbnz	r0, 800aab6 <_calloc_r+0x1e>
 800aaaa:	4630      	mov	r0, r6
 800aaac:	bd70      	pop	{r4, r5, r6, pc}
 800aaae:	220c      	movs	r2, #12
 800aab0:	6002      	str	r2, [r0, #0]
 800aab2:	2600      	movs	r6, #0
 800aab4:	e7f9      	b.n	800aaaa <_calloc_r+0x12>
 800aab6:	462a      	mov	r2, r5
 800aab8:	4621      	mov	r1, r4
 800aaba:	f7fe fa40 	bl	8008f3e <memset>
 800aabe:	e7f4      	b.n	800aaaa <_calloc_r+0x12>

0800aac0 <__ascii_mbtowc>:
 800aac0:	b082      	sub	sp, #8
 800aac2:	b901      	cbnz	r1, 800aac6 <__ascii_mbtowc+0x6>
 800aac4:	a901      	add	r1, sp, #4
 800aac6:	b142      	cbz	r2, 800aada <__ascii_mbtowc+0x1a>
 800aac8:	b14b      	cbz	r3, 800aade <__ascii_mbtowc+0x1e>
 800aaca:	7813      	ldrb	r3, [r2, #0]
 800aacc:	600b      	str	r3, [r1, #0]
 800aace:	7812      	ldrb	r2, [r2, #0]
 800aad0:	1e10      	subs	r0, r2, #0
 800aad2:	bf18      	it	ne
 800aad4:	2001      	movne	r0, #1
 800aad6:	b002      	add	sp, #8
 800aad8:	4770      	bx	lr
 800aada:	4610      	mov	r0, r2
 800aadc:	e7fb      	b.n	800aad6 <__ascii_mbtowc+0x16>
 800aade:	f06f 0001 	mvn.w	r0, #1
 800aae2:	e7f8      	b.n	800aad6 <__ascii_mbtowc+0x16>

0800aae4 <_realloc_r>:
 800aae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aae8:	4607      	mov	r7, r0
 800aaea:	4614      	mov	r4, r2
 800aaec:	460d      	mov	r5, r1
 800aaee:	b921      	cbnz	r1, 800aafa <_realloc_r+0x16>
 800aaf0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aaf4:	4611      	mov	r1, r2
 800aaf6:	f7ff b96f 	b.w	8009dd8 <_malloc_r>
 800aafa:	b92a      	cbnz	r2, 800ab08 <_realloc_r+0x24>
 800aafc:	f7ff f8f8 	bl	8009cf0 <_free_r>
 800ab00:	4625      	mov	r5, r4
 800ab02:	4628      	mov	r0, r5
 800ab04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab08:	f000 f841 	bl	800ab8e <_malloc_usable_size_r>
 800ab0c:	4284      	cmp	r4, r0
 800ab0e:	4606      	mov	r6, r0
 800ab10:	d802      	bhi.n	800ab18 <_realloc_r+0x34>
 800ab12:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ab16:	d8f4      	bhi.n	800ab02 <_realloc_r+0x1e>
 800ab18:	4621      	mov	r1, r4
 800ab1a:	4638      	mov	r0, r7
 800ab1c:	f7ff f95c 	bl	8009dd8 <_malloc_r>
 800ab20:	4680      	mov	r8, r0
 800ab22:	b908      	cbnz	r0, 800ab28 <_realloc_r+0x44>
 800ab24:	4645      	mov	r5, r8
 800ab26:	e7ec      	b.n	800ab02 <_realloc_r+0x1e>
 800ab28:	42b4      	cmp	r4, r6
 800ab2a:	4622      	mov	r2, r4
 800ab2c:	4629      	mov	r1, r5
 800ab2e:	bf28      	it	cs
 800ab30:	4632      	movcs	r2, r6
 800ab32:	f7ff ff85 	bl	800aa40 <memcpy>
 800ab36:	4629      	mov	r1, r5
 800ab38:	4638      	mov	r0, r7
 800ab3a:	f7ff f8d9 	bl	8009cf0 <_free_r>
 800ab3e:	e7f1      	b.n	800ab24 <_realloc_r+0x40>

0800ab40 <__ascii_wctomb>:
 800ab40:	4603      	mov	r3, r0
 800ab42:	4608      	mov	r0, r1
 800ab44:	b141      	cbz	r1, 800ab58 <__ascii_wctomb+0x18>
 800ab46:	2aff      	cmp	r2, #255	@ 0xff
 800ab48:	d904      	bls.n	800ab54 <__ascii_wctomb+0x14>
 800ab4a:	228a      	movs	r2, #138	@ 0x8a
 800ab4c:	601a      	str	r2, [r3, #0]
 800ab4e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab52:	4770      	bx	lr
 800ab54:	700a      	strb	r2, [r1, #0]
 800ab56:	2001      	movs	r0, #1
 800ab58:	4770      	bx	lr
	...

0800ab5c <fiprintf>:
 800ab5c:	b40e      	push	{r1, r2, r3}
 800ab5e:	b503      	push	{r0, r1, lr}
 800ab60:	4601      	mov	r1, r0
 800ab62:	ab03      	add	r3, sp, #12
 800ab64:	4805      	ldr	r0, [pc, #20]	@ (800ab7c <fiprintf+0x20>)
 800ab66:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab6a:	6800      	ldr	r0, [r0, #0]
 800ab6c:	9301      	str	r3, [sp, #4]
 800ab6e:	f000 f83f 	bl	800abf0 <_vfiprintf_r>
 800ab72:	b002      	add	sp, #8
 800ab74:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab78:	b003      	add	sp, #12
 800ab7a:	4770      	bx	lr
 800ab7c:	20000030 	.word	0x20000030

0800ab80 <abort>:
 800ab80:	b508      	push	{r3, lr}
 800ab82:	2006      	movs	r0, #6
 800ab84:	f000 fa08 	bl	800af98 <raise>
 800ab88:	2001      	movs	r0, #1
 800ab8a:	f7f8 feef 	bl	800396c <_exit>

0800ab8e <_malloc_usable_size_r>:
 800ab8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab92:	1f18      	subs	r0, r3, #4
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	bfbc      	itt	lt
 800ab98:	580b      	ldrlt	r3, [r1, r0]
 800ab9a:	18c0      	addlt	r0, r0, r3
 800ab9c:	4770      	bx	lr

0800ab9e <__sfputc_r>:
 800ab9e:	6893      	ldr	r3, [r2, #8]
 800aba0:	3b01      	subs	r3, #1
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	b410      	push	{r4}
 800aba6:	6093      	str	r3, [r2, #8]
 800aba8:	da08      	bge.n	800abbc <__sfputc_r+0x1e>
 800abaa:	6994      	ldr	r4, [r2, #24]
 800abac:	42a3      	cmp	r3, r4
 800abae:	db01      	blt.n	800abb4 <__sfputc_r+0x16>
 800abb0:	290a      	cmp	r1, #10
 800abb2:	d103      	bne.n	800abbc <__sfputc_r+0x1e>
 800abb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abb8:	f000 b932 	b.w	800ae20 <__swbuf_r>
 800abbc:	6813      	ldr	r3, [r2, #0]
 800abbe:	1c58      	adds	r0, r3, #1
 800abc0:	6010      	str	r0, [r2, #0]
 800abc2:	7019      	strb	r1, [r3, #0]
 800abc4:	4608      	mov	r0, r1
 800abc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abca:	4770      	bx	lr

0800abcc <__sfputs_r>:
 800abcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abce:	4606      	mov	r6, r0
 800abd0:	460f      	mov	r7, r1
 800abd2:	4614      	mov	r4, r2
 800abd4:	18d5      	adds	r5, r2, r3
 800abd6:	42ac      	cmp	r4, r5
 800abd8:	d101      	bne.n	800abde <__sfputs_r+0x12>
 800abda:	2000      	movs	r0, #0
 800abdc:	e007      	b.n	800abee <__sfputs_r+0x22>
 800abde:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abe2:	463a      	mov	r2, r7
 800abe4:	4630      	mov	r0, r6
 800abe6:	f7ff ffda 	bl	800ab9e <__sfputc_r>
 800abea:	1c43      	adds	r3, r0, #1
 800abec:	d1f3      	bne.n	800abd6 <__sfputs_r+0xa>
 800abee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800abf0 <_vfiprintf_r>:
 800abf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abf4:	460d      	mov	r5, r1
 800abf6:	b09d      	sub	sp, #116	@ 0x74
 800abf8:	4614      	mov	r4, r2
 800abfa:	4698      	mov	r8, r3
 800abfc:	4606      	mov	r6, r0
 800abfe:	b118      	cbz	r0, 800ac08 <_vfiprintf_r+0x18>
 800ac00:	6a03      	ldr	r3, [r0, #32]
 800ac02:	b90b      	cbnz	r3, 800ac08 <_vfiprintf_r+0x18>
 800ac04:	f7fe f900 	bl	8008e08 <__sinit>
 800ac08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac0a:	07d9      	lsls	r1, r3, #31
 800ac0c:	d405      	bmi.n	800ac1a <_vfiprintf_r+0x2a>
 800ac0e:	89ab      	ldrh	r3, [r5, #12]
 800ac10:	059a      	lsls	r2, r3, #22
 800ac12:	d402      	bmi.n	800ac1a <_vfiprintf_r+0x2a>
 800ac14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac16:	f7fe fa10 	bl	800903a <__retarget_lock_acquire_recursive>
 800ac1a:	89ab      	ldrh	r3, [r5, #12]
 800ac1c:	071b      	lsls	r3, r3, #28
 800ac1e:	d501      	bpl.n	800ac24 <_vfiprintf_r+0x34>
 800ac20:	692b      	ldr	r3, [r5, #16]
 800ac22:	b99b      	cbnz	r3, 800ac4c <_vfiprintf_r+0x5c>
 800ac24:	4629      	mov	r1, r5
 800ac26:	4630      	mov	r0, r6
 800ac28:	f000 f938 	bl	800ae9c <__swsetup_r>
 800ac2c:	b170      	cbz	r0, 800ac4c <_vfiprintf_r+0x5c>
 800ac2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ac30:	07dc      	lsls	r4, r3, #31
 800ac32:	d504      	bpl.n	800ac3e <_vfiprintf_r+0x4e>
 800ac34:	f04f 30ff 	mov.w	r0, #4294967295
 800ac38:	b01d      	add	sp, #116	@ 0x74
 800ac3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac3e:	89ab      	ldrh	r3, [r5, #12]
 800ac40:	0598      	lsls	r0, r3, #22
 800ac42:	d4f7      	bmi.n	800ac34 <_vfiprintf_r+0x44>
 800ac44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ac46:	f7fe f9f9 	bl	800903c <__retarget_lock_release_recursive>
 800ac4a:	e7f3      	b.n	800ac34 <_vfiprintf_r+0x44>
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac50:	2320      	movs	r3, #32
 800ac52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ac56:	f8cd 800c 	str.w	r8, [sp, #12]
 800ac5a:	2330      	movs	r3, #48	@ 0x30
 800ac5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ae0c <_vfiprintf_r+0x21c>
 800ac60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ac64:	f04f 0901 	mov.w	r9, #1
 800ac68:	4623      	mov	r3, r4
 800ac6a:	469a      	mov	sl, r3
 800ac6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac70:	b10a      	cbz	r2, 800ac76 <_vfiprintf_r+0x86>
 800ac72:	2a25      	cmp	r2, #37	@ 0x25
 800ac74:	d1f9      	bne.n	800ac6a <_vfiprintf_r+0x7a>
 800ac76:	ebba 0b04 	subs.w	fp, sl, r4
 800ac7a:	d00b      	beq.n	800ac94 <_vfiprintf_r+0xa4>
 800ac7c:	465b      	mov	r3, fp
 800ac7e:	4622      	mov	r2, r4
 800ac80:	4629      	mov	r1, r5
 800ac82:	4630      	mov	r0, r6
 800ac84:	f7ff ffa2 	bl	800abcc <__sfputs_r>
 800ac88:	3001      	adds	r0, #1
 800ac8a:	f000 80a7 	beq.w	800addc <_vfiprintf_r+0x1ec>
 800ac8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ac90:	445a      	add	r2, fp
 800ac92:	9209      	str	r2, [sp, #36]	@ 0x24
 800ac94:	f89a 3000 	ldrb.w	r3, [sl]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	f000 809f 	beq.w	800addc <_vfiprintf_r+0x1ec>
 800ac9e:	2300      	movs	r3, #0
 800aca0:	f04f 32ff 	mov.w	r2, #4294967295
 800aca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aca8:	f10a 0a01 	add.w	sl, sl, #1
 800acac:	9304      	str	r3, [sp, #16]
 800acae:	9307      	str	r3, [sp, #28]
 800acb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800acb4:	931a      	str	r3, [sp, #104]	@ 0x68
 800acb6:	4654      	mov	r4, sl
 800acb8:	2205      	movs	r2, #5
 800acba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800acbe:	4853      	ldr	r0, [pc, #332]	@ (800ae0c <_vfiprintf_r+0x21c>)
 800acc0:	f7f5 fa8e 	bl	80001e0 <memchr>
 800acc4:	9a04      	ldr	r2, [sp, #16]
 800acc6:	b9d8      	cbnz	r0, 800ad00 <_vfiprintf_r+0x110>
 800acc8:	06d1      	lsls	r1, r2, #27
 800acca:	bf44      	itt	mi
 800accc:	2320      	movmi	r3, #32
 800acce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acd2:	0713      	lsls	r3, r2, #28
 800acd4:	bf44      	itt	mi
 800acd6:	232b      	movmi	r3, #43	@ 0x2b
 800acd8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800acdc:	f89a 3000 	ldrb.w	r3, [sl]
 800ace0:	2b2a      	cmp	r3, #42	@ 0x2a
 800ace2:	d015      	beq.n	800ad10 <_vfiprintf_r+0x120>
 800ace4:	9a07      	ldr	r2, [sp, #28]
 800ace6:	4654      	mov	r4, sl
 800ace8:	2000      	movs	r0, #0
 800acea:	f04f 0c0a 	mov.w	ip, #10
 800acee:	4621      	mov	r1, r4
 800acf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800acf4:	3b30      	subs	r3, #48	@ 0x30
 800acf6:	2b09      	cmp	r3, #9
 800acf8:	d94b      	bls.n	800ad92 <_vfiprintf_r+0x1a2>
 800acfa:	b1b0      	cbz	r0, 800ad2a <_vfiprintf_r+0x13a>
 800acfc:	9207      	str	r2, [sp, #28]
 800acfe:	e014      	b.n	800ad2a <_vfiprintf_r+0x13a>
 800ad00:	eba0 0308 	sub.w	r3, r0, r8
 800ad04:	fa09 f303 	lsl.w	r3, r9, r3
 800ad08:	4313      	orrs	r3, r2
 800ad0a:	9304      	str	r3, [sp, #16]
 800ad0c:	46a2      	mov	sl, r4
 800ad0e:	e7d2      	b.n	800acb6 <_vfiprintf_r+0xc6>
 800ad10:	9b03      	ldr	r3, [sp, #12]
 800ad12:	1d19      	adds	r1, r3, #4
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	9103      	str	r1, [sp, #12]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	bfbb      	ittet	lt
 800ad1c:	425b      	neglt	r3, r3
 800ad1e:	f042 0202 	orrlt.w	r2, r2, #2
 800ad22:	9307      	strge	r3, [sp, #28]
 800ad24:	9307      	strlt	r3, [sp, #28]
 800ad26:	bfb8      	it	lt
 800ad28:	9204      	strlt	r2, [sp, #16]
 800ad2a:	7823      	ldrb	r3, [r4, #0]
 800ad2c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ad2e:	d10a      	bne.n	800ad46 <_vfiprintf_r+0x156>
 800ad30:	7863      	ldrb	r3, [r4, #1]
 800ad32:	2b2a      	cmp	r3, #42	@ 0x2a
 800ad34:	d132      	bne.n	800ad9c <_vfiprintf_r+0x1ac>
 800ad36:	9b03      	ldr	r3, [sp, #12]
 800ad38:	1d1a      	adds	r2, r3, #4
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	9203      	str	r2, [sp, #12]
 800ad3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ad42:	3402      	adds	r4, #2
 800ad44:	9305      	str	r3, [sp, #20]
 800ad46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ae1c <_vfiprintf_r+0x22c>
 800ad4a:	7821      	ldrb	r1, [r4, #0]
 800ad4c:	2203      	movs	r2, #3
 800ad4e:	4650      	mov	r0, sl
 800ad50:	f7f5 fa46 	bl	80001e0 <memchr>
 800ad54:	b138      	cbz	r0, 800ad66 <_vfiprintf_r+0x176>
 800ad56:	9b04      	ldr	r3, [sp, #16]
 800ad58:	eba0 000a 	sub.w	r0, r0, sl
 800ad5c:	2240      	movs	r2, #64	@ 0x40
 800ad5e:	4082      	lsls	r2, r0
 800ad60:	4313      	orrs	r3, r2
 800ad62:	3401      	adds	r4, #1
 800ad64:	9304      	str	r3, [sp, #16]
 800ad66:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad6a:	4829      	ldr	r0, [pc, #164]	@ (800ae10 <_vfiprintf_r+0x220>)
 800ad6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ad70:	2206      	movs	r2, #6
 800ad72:	f7f5 fa35 	bl	80001e0 <memchr>
 800ad76:	2800      	cmp	r0, #0
 800ad78:	d03f      	beq.n	800adfa <_vfiprintf_r+0x20a>
 800ad7a:	4b26      	ldr	r3, [pc, #152]	@ (800ae14 <_vfiprintf_r+0x224>)
 800ad7c:	bb1b      	cbnz	r3, 800adc6 <_vfiprintf_r+0x1d6>
 800ad7e:	9b03      	ldr	r3, [sp, #12]
 800ad80:	3307      	adds	r3, #7
 800ad82:	f023 0307 	bic.w	r3, r3, #7
 800ad86:	3308      	adds	r3, #8
 800ad88:	9303      	str	r3, [sp, #12]
 800ad8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad8c:	443b      	add	r3, r7
 800ad8e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad90:	e76a      	b.n	800ac68 <_vfiprintf_r+0x78>
 800ad92:	fb0c 3202 	mla	r2, ip, r2, r3
 800ad96:	460c      	mov	r4, r1
 800ad98:	2001      	movs	r0, #1
 800ad9a:	e7a8      	b.n	800acee <_vfiprintf_r+0xfe>
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	3401      	adds	r4, #1
 800ada0:	9305      	str	r3, [sp, #20]
 800ada2:	4619      	mov	r1, r3
 800ada4:	f04f 0c0a 	mov.w	ip, #10
 800ada8:	4620      	mov	r0, r4
 800adaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 800adae:	3a30      	subs	r2, #48	@ 0x30
 800adb0:	2a09      	cmp	r2, #9
 800adb2:	d903      	bls.n	800adbc <_vfiprintf_r+0x1cc>
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d0c6      	beq.n	800ad46 <_vfiprintf_r+0x156>
 800adb8:	9105      	str	r1, [sp, #20]
 800adba:	e7c4      	b.n	800ad46 <_vfiprintf_r+0x156>
 800adbc:	fb0c 2101 	mla	r1, ip, r1, r2
 800adc0:	4604      	mov	r4, r0
 800adc2:	2301      	movs	r3, #1
 800adc4:	e7f0      	b.n	800ada8 <_vfiprintf_r+0x1b8>
 800adc6:	ab03      	add	r3, sp, #12
 800adc8:	9300      	str	r3, [sp, #0]
 800adca:	462a      	mov	r2, r5
 800adcc:	4b12      	ldr	r3, [pc, #72]	@ (800ae18 <_vfiprintf_r+0x228>)
 800adce:	a904      	add	r1, sp, #16
 800add0:	4630      	mov	r0, r6
 800add2:	f7fd fbd7 	bl	8008584 <_printf_float>
 800add6:	4607      	mov	r7, r0
 800add8:	1c78      	adds	r0, r7, #1
 800adda:	d1d6      	bne.n	800ad8a <_vfiprintf_r+0x19a>
 800addc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adde:	07d9      	lsls	r1, r3, #31
 800ade0:	d405      	bmi.n	800adee <_vfiprintf_r+0x1fe>
 800ade2:	89ab      	ldrh	r3, [r5, #12]
 800ade4:	059a      	lsls	r2, r3, #22
 800ade6:	d402      	bmi.n	800adee <_vfiprintf_r+0x1fe>
 800ade8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800adea:	f7fe f927 	bl	800903c <__retarget_lock_release_recursive>
 800adee:	89ab      	ldrh	r3, [r5, #12]
 800adf0:	065b      	lsls	r3, r3, #25
 800adf2:	f53f af1f 	bmi.w	800ac34 <_vfiprintf_r+0x44>
 800adf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800adf8:	e71e      	b.n	800ac38 <_vfiprintf_r+0x48>
 800adfa:	ab03      	add	r3, sp, #12
 800adfc:	9300      	str	r3, [sp, #0]
 800adfe:	462a      	mov	r2, r5
 800ae00:	4b05      	ldr	r3, [pc, #20]	@ (800ae18 <_vfiprintf_r+0x228>)
 800ae02:	a904      	add	r1, sp, #16
 800ae04:	4630      	mov	r0, r6
 800ae06:	f7fd fe55 	bl	8008ab4 <_printf_i>
 800ae0a:	e7e4      	b.n	800add6 <_vfiprintf_r+0x1e6>
 800ae0c:	0800cdea 	.word	0x0800cdea
 800ae10:	0800cdf4 	.word	0x0800cdf4
 800ae14:	08008585 	.word	0x08008585
 800ae18:	0800abcd 	.word	0x0800abcd
 800ae1c:	0800cdf0 	.word	0x0800cdf0

0800ae20 <__swbuf_r>:
 800ae20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae22:	460e      	mov	r6, r1
 800ae24:	4614      	mov	r4, r2
 800ae26:	4605      	mov	r5, r0
 800ae28:	b118      	cbz	r0, 800ae32 <__swbuf_r+0x12>
 800ae2a:	6a03      	ldr	r3, [r0, #32]
 800ae2c:	b90b      	cbnz	r3, 800ae32 <__swbuf_r+0x12>
 800ae2e:	f7fd ffeb 	bl	8008e08 <__sinit>
 800ae32:	69a3      	ldr	r3, [r4, #24]
 800ae34:	60a3      	str	r3, [r4, #8]
 800ae36:	89a3      	ldrh	r3, [r4, #12]
 800ae38:	071a      	lsls	r2, r3, #28
 800ae3a:	d501      	bpl.n	800ae40 <__swbuf_r+0x20>
 800ae3c:	6923      	ldr	r3, [r4, #16]
 800ae3e:	b943      	cbnz	r3, 800ae52 <__swbuf_r+0x32>
 800ae40:	4621      	mov	r1, r4
 800ae42:	4628      	mov	r0, r5
 800ae44:	f000 f82a 	bl	800ae9c <__swsetup_r>
 800ae48:	b118      	cbz	r0, 800ae52 <__swbuf_r+0x32>
 800ae4a:	f04f 37ff 	mov.w	r7, #4294967295
 800ae4e:	4638      	mov	r0, r7
 800ae50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae52:	6823      	ldr	r3, [r4, #0]
 800ae54:	6922      	ldr	r2, [r4, #16]
 800ae56:	1a98      	subs	r0, r3, r2
 800ae58:	6963      	ldr	r3, [r4, #20]
 800ae5a:	b2f6      	uxtb	r6, r6
 800ae5c:	4283      	cmp	r3, r0
 800ae5e:	4637      	mov	r7, r6
 800ae60:	dc05      	bgt.n	800ae6e <__swbuf_r+0x4e>
 800ae62:	4621      	mov	r1, r4
 800ae64:	4628      	mov	r0, r5
 800ae66:	f7ff fd99 	bl	800a99c <_fflush_r>
 800ae6a:	2800      	cmp	r0, #0
 800ae6c:	d1ed      	bne.n	800ae4a <__swbuf_r+0x2a>
 800ae6e:	68a3      	ldr	r3, [r4, #8]
 800ae70:	3b01      	subs	r3, #1
 800ae72:	60a3      	str	r3, [r4, #8]
 800ae74:	6823      	ldr	r3, [r4, #0]
 800ae76:	1c5a      	adds	r2, r3, #1
 800ae78:	6022      	str	r2, [r4, #0]
 800ae7a:	701e      	strb	r6, [r3, #0]
 800ae7c:	6962      	ldr	r2, [r4, #20]
 800ae7e:	1c43      	adds	r3, r0, #1
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d004      	beq.n	800ae8e <__swbuf_r+0x6e>
 800ae84:	89a3      	ldrh	r3, [r4, #12]
 800ae86:	07db      	lsls	r3, r3, #31
 800ae88:	d5e1      	bpl.n	800ae4e <__swbuf_r+0x2e>
 800ae8a:	2e0a      	cmp	r6, #10
 800ae8c:	d1df      	bne.n	800ae4e <__swbuf_r+0x2e>
 800ae8e:	4621      	mov	r1, r4
 800ae90:	4628      	mov	r0, r5
 800ae92:	f7ff fd83 	bl	800a99c <_fflush_r>
 800ae96:	2800      	cmp	r0, #0
 800ae98:	d0d9      	beq.n	800ae4e <__swbuf_r+0x2e>
 800ae9a:	e7d6      	b.n	800ae4a <__swbuf_r+0x2a>

0800ae9c <__swsetup_r>:
 800ae9c:	b538      	push	{r3, r4, r5, lr}
 800ae9e:	4b29      	ldr	r3, [pc, #164]	@ (800af44 <__swsetup_r+0xa8>)
 800aea0:	4605      	mov	r5, r0
 800aea2:	6818      	ldr	r0, [r3, #0]
 800aea4:	460c      	mov	r4, r1
 800aea6:	b118      	cbz	r0, 800aeb0 <__swsetup_r+0x14>
 800aea8:	6a03      	ldr	r3, [r0, #32]
 800aeaa:	b90b      	cbnz	r3, 800aeb0 <__swsetup_r+0x14>
 800aeac:	f7fd ffac 	bl	8008e08 <__sinit>
 800aeb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aeb4:	0719      	lsls	r1, r3, #28
 800aeb6:	d422      	bmi.n	800aefe <__swsetup_r+0x62>
 800aeb8:	06da      	lsls	r2, r3, #27
 800aeba:	d407      	bmi.n	800aecc <__swsetup_r+0x30>
 800aebc:	2209      	movs	r2, #9
 800aebe:	602a      	str	r2, [r5, #0]
 800aec0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aec4:	81a3      	strh	r3, [r4, #12]
 800aec6:	f04f 30ff 	mov.w	r0, #4294967295
 800aeca:	e033      	b.n	800af34 <__swsetup_r+0x98>
 800aecc:	0758      	lsls	r0, r3, #29
 800aece:	d512      	bpl.n	800aef6 <__swsetup_r+0x5a>
 800aed0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aed2:	b141      	cbz	r1, 800aee6 <__swsetup_r+0x4a>
 800aed4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aed8:	4299      	cmp	r1, r3
 800aeda:	d002      	beq.n	800aee2 <__swsetup_r+0x46>
 800aedc:	4628      	mov	r0, r5
 800aede:	f7fe ff07 	bl	8009cf0 <_free_r>
 800aee2:	2300      	movs	r3, #0
 800aee4:	6363      	str	r3, [r4, #52]	@ 0x34
 800aee6:	89a3      	ldrh	r3, [r4, #12]
 800aee8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aeec:	81a3      	strh	r3, [r4, #12]
 800aeee:	2300      	movs	r3, #0
 800aef0:	6063      	str	r3, [r4, #4]
 800aef2:	6923      	ldr	r3, [r4, #16]
 800aef4:	6023      	str	r3, [r4, #0]
 800aef6:	89a3      	ldrh	r3, [r4, #12]
 800aef8:	f043 0308 	orr.w	r3, r3, #8
 800aefc:	81a3      	strh	r3, [r4, #12]
 800aefe:	6923      	ldr	r3, [r4, #16]
 800af00:	b94b      	cbnz	r3, 800af16 <__swsetup_r+0x7a>
 800af02:	89a3      	ldrh	r3, [r4, #12]
 800af04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800af08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af0c:	d003      	beq.n	800af16 <__swsetup_r+0x7a>
 800af0e:	4621      	mov	r1, r4
 800af10:	4628      	mov	r0, r5
 800af12:	f000 f883 	bl	800b01c <__smakebuf_r>
 800af16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af1a:	f013 0201 	ands.w	r2, r3, #1
 800af1e:	d00a      	beq.n	800af36 <__swsetup_r+0x9a>
 800af20:	2200      	movs	r2, #0
 800af22:	60a2      	str	r2, [r4, #8]
 800af24:	6962      	ldr	r2, [r4, #20]
 800af26:	4252      	negs	r2, r2
 800af28:	61a2      	str	r2, [r4, #24]
 800af2a:	6922      	ldr	r2, [r4, #16]
 800af2c:	b942      	cbnz	r2, 800af40 <__swsetup_r+0xa4>
 800af2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800af32:	d1c5      	bne.n	800aec0 <__swsetup_r+0x24>
 800af34:	bd38      	pop	{r3, r4, r5, pc}
 800af36:	0799      	lsls	r1, r3, #30
 800af38:	bf58      	it	pl
 800af3a:	6962      	ldrpl	r2, [r4, #20]
 800af3c:	60a2      	str	r2, [r4, #8]
 800af3e:	e7f4      	b.n	800af2a <__swsetup_r+0x8e>
 800af40:	2000      	movs	r0, #0
 800af42:	e7f7      	b.n	800af34 <__swsetup_r+0x98>
 800af44:	20000030 	.word	0x20000030

0800af48 <_raise_r>:
 800af48:	291f      	cmp	r1, #31
 800af4a:	b538      	push	{r3, r4, r5, lr}
 800af4c:	4605      	mov	r5, r0
 800af4e:	460c      	mov	r4, r1
 800af50:	d904      	bls.n	800af5c <_raise_r+0x14>
 800af52:	2316      	movs	r3, #22
 800af54:	6003      	str	r3, [r0, #0]
 800af56:	f04f 30ff 	mov.w	r0, #4294967295
 800af5a:	bd38      	pop	{r3, r4, r5, pc}
 800af5c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800af5e:	b112      	cbz	r2, 800af66 <_raise_r+0x1e>
 800af60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af64:	b94b      	cbnz	r3, 800af7a <_raise_r+0x32>
 800af66:	4628      	mov	r0, r5
 800af68:	f000 f830 	bl	800afcc <_getpid_r>
 800af6c:	4622      	mov	r2, r4
 800af6e:	4601      	mov	r1, r0
 800af70:	4628      	mov	r0, r5
 800af72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af76:	f000 b817 	b.w	800afa8 <_kill_r>
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d00a      	beq.n	800af94 <_raise_r+0x4c>
 800af7e:	1c59      	adds	r1, r3, #1
 800af80:	d103      	bne.n	800af8a <_raise_r+0x42>
 800af82:	2316      	movs	r3, #22
 800af84:	6003      	str	r3, [r0, #0]
 800af86:	2001      	movs	r0, #1
 800af88:	e7e7      	b.n	800af5a <_raise_r+0x12>
 800af8a:	2100      	movs	r1, #0
 800af8c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800af90:	4620      	mov	r0, r4
 800af92:	4798      	blx	r3
 800af94:	2000      	movs	r0, #0
 800af96:	e7e0      	b.n	800af5a <_raise_r+0x12>

0800af98 <raise>:
 800af98:	4b02      	ldr	r3, [pc, #8]	@ (800afa4 <raise+0xc>)
 800af9a:	4601      	mov	r1, r0
 800af9c:	6818      	ldr	r0, [r3, #0]
 800af9e:	f7ff bfd3 	b.w	800af48 <_raise_r>
 800afa2:	bf00      	nop
 800afa4:	20000030 	.word	0x20000030

0800afa8 <_kill_r>:
 800afa8:	b538      	push	{r3, r4, r5, lr}
 800afaa:	4d07      	ldr	r5, [pc, #28]	@ (800afc8 <_kill_r+0x20>)
 800afac:	2300      	movs	r3, #0
 800afae:	4604      	mov	r4, r0
 800afb0:	4608      	mov	r0, r1
 800afb2:	4611      	mov	r1, r2
 800afb4:	602b      	str	r3, [r5, #0]
 800afb6:	f7f8 fcc9 	bl	800394c <_kill>
 800afba:	1c43      	adds	r3, r0, #1
 800afbc:	d102      	bne.n	800afc4 <_kill_r+0x1c>
 800afbe:	682b      	ldr	r3, [r5, #0]
 800afc0:	b103      	cbz	r3, 800afc4 <_kill_r+0x1c>
 800afc2:	6023      	str	r3, [r4, #0]
 800afc4:	bd38      	pop	{r3, r4, r5, pc}
 800afc6:	bf00      	nop
 800afc8:	200005d8 	.word	0x200005d8

0800afcc <_getpid_r>:
 800afcc:	f7f8 bcb6 	b.w	800393c <_getpid>

0800afd0 <__swhatbuf_r>:
 800afd0:	b570      	push	{r4, r5, r6, lr}
 800afd2:	460c      	mov	r4, r1
 800afd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afd8:	2900      	cmp	r1, #0
 800afda:	b096      	sub	sp, #88	@ 0x58
 800afdc:	4615      	mov	r5, r2
 800afde:	461e      	mov	r6, r3
 800afe0:	da0d      	bge.n	800affe <__swhatbuf_r+0x2e>
 800afe2:	89a3      	ldrh	r3, [r4, #12]
 800afe4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800afe8:	f04f 0100 	mov.w	r1, #0
 800afec:	bf14      	ite	ne
 800afee:	2340      	movne	r3, #64	@ 0x40
 800aff0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aff4:	2000      	movs	r0, #0
 800aff6:	6031      	str	r1, [r6, #0]
 800aff8:	602b      	str	r3, [r5, #0]
 800affa:	b016      	add	sp, #88	@ 0x58
 800affc:	bd70      	pop	{r4, r5, r6, pc}
 800affe:	466a      	mov	r2, sp
 800b000:	f000 f848 	bl	800b094 <_fstat_r>
 800b004:	2800      	cmp	r0, #0
 800b006:	dbec      	blt.n	800afe2 <__swhatbuf_r+0x12>
 800b008:	9901      	ldr	r1, [sp, #4]
 800b00a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b00e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b012:	4259      	negs	r1, r3
 800b014:	4159      	adcs	r1, r3
 800b016:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b01a:	e7eb      	b.n	800aff4 <__swhatbuf_r+0x24>

0800b01c <__smakebuf_r>:
 800b01c:	898b      	ldrh	r3, [r1, #12]
 800b01e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b020:	079d      	lsls	r5, r3, #30
 800b022:	4606      	mov	r6, r0
 800b024:	460c      	mov	r4, r1
 800b026:	d507      	bpl.n	800b038 <__smakebuf_r+0x1c>
 800b028:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b02c:	6023      	str	r3, [r4, #0]
 800b02e:	6123      	str	r3, [r4, #16]
 800b030:	2301      	movs	r3, #1
 800b032:	6163      	str	r3, [r4, #20]
 800b034:	b003      	add	sp, #12
 800b036:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b038:	ab01      	add	r3, sp, #4
 800b03a:	466a      	mov	r2, sp
 800b03c:	f7ff ffc8 	bl	800afd0 <__swhatbuf_r>
 800b040:	9f00      	ldr	r7, [sp, #0]
 800b042:	4605      	mov	r5, r0
 800b044:	4639      	mov	r1, r7
 800b046:	4630      	mov	r0, r6
 800b048:	f7fe fec6 	bl	8009dd8 <_malloc_r>
 800b04c:	b948      	cbnz	r0, 800b062 <__smakebuf_r+0x46>
 800b04e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b052:	059a      	lsls	r2, r3, #22
 800b054:	d4ee      	bmi.n	800b034 <__smakebuf_r+0x18>
 800b056:	f023 0303 	bic.w	r3, r3, #3
 800b05a:	f043 0302 	orr.w	r3, r3, #2
 800b05e:	81a3      	strh	r3, [r4, #12]
 800b060:	e7e2      	b.n	800b028 <__smakebuf_r+0xc>
 800b062:	89a3      	ldrh	r3, [r4, #12]
 800b064:	6020      	str	r0, [r4, #0]
 800b066:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b06a:	81a3      	strh	r3, [r4, #12]
 800b06c:	9b01      	ldr	r3, [sp, #4]
 800b06e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b072:	b15b      	cbz	r3, 800b08c <__smakebuf_r+0x70>
 800b074:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b078:	4630      	mov	r0, r6
 800b07a:	f000 f81d 	bl	800b0b8 <_isatty_r>
 800b07e:	b128      	cbz	r0, 800b08c <__smakebuf_r+0x70>
 800b080:	89a3      	ldrh	r3, [r4, #12]
 800b082:	f023 0303 	bic.w	r3, r3, #3
 800b086:	f043 0301 	orr.w	r3, r3, #1
 800b08a:	81a3      	strh	r3, [r4, #12]
 800b08c:	89a3      	ldrh	r3, [r4, #12]
 800b08e:	431d      	orrs	r5, r3
 800b090:	81a5      	strh	r5, [r4, #12]
 800b092:	e7cf      	b.n	800b034 <__smakebuf_r+0x18>

0800b094 <_fstat_r>:
 800b094:	b538      	push	{r3, r4, r5, lr}
 800b096:	4d07      	ldr	r5, [pc, #28]	@ (800b0b4 <_fstat_r+0x20>)
 800b098:	2300      	movs	r3, #0
 800b09a:	4604      	mov	r4, r0
 800b09c:	4608      	mov	r0, r1
 800b09e:	4611      	mov	r1, r2
 800b0a0:	602b      	str	r3, [r5, #0]
 800b0a2:	f7f8 fcb3 	bl	8003a0c <_fstat>
 800b0a6:	1c43      	adds	r3, r0, #1
 800b0a8:	d102      	bne.n	800b0b0 <_fstat_r+0x1c>
 800b0aa:	682b      	ldr	r3, [r5, #0]
 800b0ac:	b103      	cbz	r3, 800b0b0 <_fstat_r+0x1c>
 800b0ae:	6023      	str	r3, [r4, #0]
 800b0b0:	bd38      	pop	{r3, r4, r5, pc}
 800b0b2:	bf00      	nop
 800b0b4:	200005d8 	.word	0x200005d8

0800b0b8 <_isatty_r>:
 800b0b8:	b538      	push	{r3, r4, r5, lr}
 800b0ba:	4d06      	ldr	r5, [pc, #24]	@ (800b0d4 <_isatty_r+0x1c>)
 800b0bc:	2300      	movs	r3, #0
 800b0be:	4604      	mov	r4, r0
 800b0c0:	4608      	mov	r0, r1
 800b0c2:	602b      	str	r3, [r5, #0]
 800b0c4:	f7f8 fcb2 	bl	8003a2c <_isatty>
 800b0c8:	1c43      	adds	r3, r0, #1
 800b0ca:	d102      	bne.n	800b0d2 <_isatty_r+0x1a>
 800b0cc:	682b      	ldr	r3, [r5, #0]
 800b0ce:	b103      	cbz	r3, 800b0d2 <_isatty_r+0x1a>
 800b0d0:	6023      	str	r3, [r4, #0]
 800b0d2:	bd38      	pop	{r3, r4, r5, pc}
 800b0d4:	200005d8 	.word	0x200005d8

0800b0d8 <_init>:
 800b0d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0da:	bf00      	nop
 800b0dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0de:	bc08      	pop	{r3}
 800b0e0:	469e      	mov	lr, r3
 800b0e2:	4770      	bx	lr

0800b0e4 <_fini>:
 800b0e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0e6:	bf00      	nop
 800b0e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0ea:	bc08      	pop	{r3}
 800b0ec:	469e      	mov	lr, r3
 800b0ee:	4770      	bx	lr
