Analysis & Elaboration report for Dual_Issue
Thu Feb 20 17:24:29 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated
  6. Source assignments for Dual_Issue:uut|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated
  7. Source assignments for Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated
  8. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component
  9. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|IFID:ifid1
 10. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|IFID:ifid2
 11. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU1
 12. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU2
 13. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex1
 14. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex2
 15. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1
 16. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2
 17. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem1
 18. Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem2
 19. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IFID:ifid1
 21. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IFID:ifid2
 22. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU1
 23. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU2
 24. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IDEX:idex1
 25. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IDEX:idex2
 26. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1
 27. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2
 28. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|EXMEM:exmem1
 29. Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|EXMEM:exmem2
 30. Parameter Settings for User Entity Instance: Dual_Issue:uut|mux_test:memMUX|lpm_mux:LPM_MUX_component
 31. Parameter Settings for User Entity Instance: Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: Dual_Issue:uut|mux2x1:WBMux1
 33. Parameter Settings for User Entity Instance: Dual_Issue:uut|mux2x1:WBMux2
 34. Parameter Settings for User Entity Instance: Dual_Issue:uut|MEMWB:memwb1
 35. Parameter Settings for User Entity Instance: Dual_Issue:uut|MEMWB:memwb2
 36. Parameter Settings for User Entity Instance: Dual_Issue:uut|mux2x1:WritePc1
 37. Parameter Settings for User Entity Instance: Dual_Issue:uut|mux2x1:WritePc2
 38. altsyncram Parameter Settings by Entity Instance
 39. Analysis & Elaboration Settings
 40. Port Connectivity Checks: "Dual_Issue:uut|mux2x1:WritePc2"
 41. Port Connectivity Checks: "Dual_Issue:uut|mux2x1:WritePc1"
 42. Port Connectivity Checks: "Dual_Issue:uut|MEMWB:memwb2"
 43. Port Connectivity Checks: "Dual_Issue:uut|MEMWB:memwb1"
 44. Port Connectivity Checks: "Dual_Issue:uut|dataMemory:DM"
 45. Port Connectivity Checks: "Dual_Issue:uut|mux_test:memMUX"
 46. Port Connectivity Checks: "Dual_Issue:uut|forwarding_unit:u_forwarding_unit_n"
 47. Port Connectivity Checks: "Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IDEX:idex2"
 48. Port Connectivity Checks: "Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IDEX:idex1"
 49. Port Connectivity Checks: "Dual_Issue:uut|not_t_pipe:u_not_t_pipe|decode:u_decode"
 50. Port Connectivity Checks: "Dual_Issue:uut|not_t_pipe:u_not_t_pipe"
 51. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem2"
 52. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem1"
 53. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|comparator:comp2"
 54. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|comparator:comp1"
 55. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2"
 56. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1"
 57. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex2"
 58. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex1"
 59. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode"
 60. Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe"
 61. Port Connectivity Checks: "Dual_Issue:uut"
 62. Analysis & Elaboration Messages
 63. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                      ;
+------------------------------------+------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Thu Feb 20 17:24:29 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; Dual_Issue                                     ;
; Top-level Entity Name              ; testbench                                      ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; N/A until Partition Merge                      ;
;     Total combinational functions  ; N/A until Partition Merge                      ;
;     Dedicated logic registers      ; N/A until Partition Merge                      ;
; Total registers                    ; N/A until Partition Merge                      ;
; Total pins                         ; N/A until Partition Merge                      ;
; Total virtual pins                 ; N/A until Partition Merge                      ;
; Total memory bits                  ; N/A until Partition Merge                      ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                      ;
; Total PLLs                         ; N/A until Partition Merge                      ;
; UFM blocks                         ; N/A until Partition Merge                      ;
; ADC blocks                         ; N/A until Partition Merge                      ;
+------------------------------------+------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                             ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |testbench|Dual_Issue:uut|dataMemory:DM                                                                     ; dataMemory.v        ;
; Altera ; LPM_MUX      ; 22.1    ; N/A          ; N/A          ; |testbench|Dual_Issue:uut|mux_test:memMUX                                                                   ; mux_test.v          ;
; Altera ; ROM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |testbench|Dual_Issue:uut|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt ; instructionMemory.v ;
; Altera ; ROM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |testbench|Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM                    ; instructionMemory.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Dual_Issue:uut|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                                        ;
+------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                         ; Untyped                                                                     ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 10                                      ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 1024                                    ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                                     ;
; WIDTH_B                            ; 32                                      ; Signed Integer                                                              ;
; WIDTHAD_B                          ; 10                                      ; Signed Integer                                                              ;
; NUMWORDS_B                         ; 1024                                    ; Signed Integer                                                              ;
; INDATA_REG_B                       ; CLOCK0                                  ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                  ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Signed Integer                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                     ;
; INIT_FILE                          ; instructionMemoryInitializationFile.mif ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                  ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                  ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_as52                         ; Untyped                                                                     ;
+------------------------------------+-----------------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|IFID:ifid1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 52    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|IFID:ifid2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 52    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU1 ;
+----------------+--------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                                                   ;
; _addi          ; 001000 ; Unsigned Binary                                                                   ;
; _ori_          ; 001101 ; Unsigned Binary                                                                   ;
; _xori_         ; 001110 ; Unsigned Binary                                                                   ;
; _andi_         ; 001100 ; Unsigned Binary                                                                   ;
; _slti_         ; 001010 ; Unsigned Binary                                                                   ;
; _lw            ; 100011 ; Unsigned Binary                                                                   ;
; _sw            ; 101011 ; Unsigned Binary                                                                   ;
; _beq           ; 000100 ; Unsigned Binary                                                                   ;
; _j_            ; 000010 ; Unsigned Binary                                                                   ;
; _jal_          ; 000011 ; Unsigned Binary                                                                   ;
; _bne_          ; 000101 ; Unsigned Binary                                                                   ;
; _add_          ; 100000 ; Unsigned Binary                                                                   ;
; _sub_          ; 100010 ; Unsigned Binary                                                                   ;
; _and_          ; 100100 ; Unsigned Binary                                                                   ;
; _or_           ; 100101 ; Unsigned Binary                                                                   ;
; _slt_          ; 101010 ; Unsigned Binary                                                                   ;
; _xor_          ; 100110 ; Unsigned Binary                                                                   ;
; _nor_          ; 100111 ; Unsigned Binary                                                                   ;
; _sll_          ; 000000 ; Unsigned Binary                                                                   ;
; _srl_          ; 000010 ; Unsigned Binary                                                                   ;
; _jr_           ; 001000 ; Unsigned Binary                                                                   ;
+----------------+--------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU2 ;
+----------------+--------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                              ;
+----------------+--------+-----------------------------------------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                                                   ;
; _addi          ; 001000 ; Unsigned Binary                                                                   ;
; _ori_          ; 001101 ; Unsigned Binary                                                                   ;
; _xori_         ; 001110 ; Unsigned Binary                                                                   ;
; _andi_         ; 001100 ; Unsigned Binary                                                                   ;
; _slti_         ; 001010 ; Unsigned Binary                                                                   ;
; _lw            ; 100011 ; Unsigned Binary                                                                   ;
; _sw            ; 101011 ; Unsigned Binary                                                                   ;
; _beq           ; 000100 ; Unsigned Binary                                                                   ;
; _j_            ; 000010 ; Unsigned Binary                                                                   ;
; _jal_          ; 000011 ; Unsigned Binary                                                                   ;
; _bne_          ; 000101 ; Unsigned Binary                                                                   ;
; _add_          ; 100000 ; Unsigned Binary                                                                   ;
; _sub_          ; 100010 ; Unsigned Binary                                                                   ;
; _and_          ; 100100 ; Unsigned Binary                                                                   ;
; _or_           ; 100101 ; Unsigned Binary                                                                   ;
; _slt_          ; 101010 ; Unsigned Binary                                                                   ;
; _xor_          ; 100110 ; Unsigned Binary                                                                   ;
; _nor_          ; 100111 ; Unsigned Binary                                                                   ;
; _sll_          ; 000000 ; Unsigned Binary                                                                   ;
; _srl_          ; 000010 ; Unsigned Binary                                                                   ;
; _jr_           ; 001000 ; Unsigned Binary                                                                   ;
+----------------+--------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 160   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex2 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; size           ; 160   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1 ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; data_width     ; 32                               ; Signed Integer                                     ;
; sel_width      ; 4                                ; Signed Integer                                     ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary                                    ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary                                    ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary                                    ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary                                    ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary                                    ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary                                    ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary                                    ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2 ;
+----------------+----------------------------------+----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                               ;
+----------------+----------------------------------+----------------------------------------------------+
; data_width     ; 32                               ; Signed Integer                                     ;
; sel_width      ; 4                                ; Signed Integer                                     ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary                                    ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary                                    ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary                                    ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary                                    ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary                                    ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary                                    ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary                                    ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary                                    ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary                                    ;
+----------------+----------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; size           ; 100   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; size           ; 100   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                                                                           ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                                                                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                         ; Untyped                                                                                        ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                                                                 ;
; WIDTHAD_A                          ; 10                                      ; Signed Integer                                                                                 ;
; NUMWORDS_A                         ; 1024                                    ; Signed Integer                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                                                                        ;
; WIDTH_B                            ; 32                                      ; Signed Integer                                                                                 ;
; WIDTHAD_B                          ; 10                                      ; Signed Integer                                                                                 ;
; NUMWORDS_B                         ; 1024                                    ; Signed Integer                                                                                 ;
; INDATA_REG_B                       ; CLOCK0                                  ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                  ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Signed Integer                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Signed Integer                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                                                                        ;
; INIT_FILE                          ; instructionMemoryInitializationFile.mif ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                  ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                  ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                  ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                  ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_as52                         ; Untyped                                                                                        ;
+------------------------------------+-----------------------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IFID:ifid1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; size           ; 52    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IFID:ifid2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; size           ; 52    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU1 ;
+----------------+--------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                                                           ;
; _addi          ; 001000 ; Unsigned Binary                                                                           ;
; _ori_          ; 001101 ; Unsigned Binary                                                                           ;
; _xori_         ; 001110 ; Unsigned Binary                                                                           ;
; _andi_         ; 001100 ; Unsigned Binary                                                                           ;
; _slti_         ; 001010 ; Unsigned Binary                                                                           ;
; _lw            ; 100011 ; Unsigned Binary                                                                           ;
; _sw            ; 101011 ; Unsigned Binary                                                                           ;
; _beq           ; 000100 ; Unsigned Binary                                                                           ;
; _j_            ; 000010 ; Unsigned Binary                                                                           ;
; _jal_          ; 000011 ; Unsigned Binary                                                                           ;
; _bne_          ; 000101 ; Unsigned Binary                                                                           ;
; _add_          ; 100000 ; Unsigned Binary                                                                           ;
; _sub_          ; 100010 ; Unsigned Binary                                                                           ;
; _and_          ; 100100 ; Unsigned Binary                                                                           ;
; _or_           ; 100101 ; Unsigned Binary                                                                           ;
; _slt_          ; 101010 ; Unsigned Binary                                                                           ;
; _xor_          ; 100110 ; Unsigned Binary                                                                           ;
; _nor_          ; 100111 ; Unsigned Binary                                                                           ;
; _sll_          ; 000000 ; Unsigned Binary                                                                           ;
; _srl_          ; 000010 ; Unsigned Binary                                                                           ;
; _jr_           ; 001000 ; Unsigned Binary                                                                           ;
+----------------+--------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|decode:u_decode|controlUnit:CU2 ;
+----------------+--------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------+
; _RType         ; 000000 ; Unsigned Binary                                                                           ;
; _addi          ; 001000 ; Unsigned Binary                                                                           ;
; _ori_          ; 001101 ; Unsigned Binary                                                                           ;
; _xori_         ; 001110 ; Unsigned Binary                                                                           ;
; _andi_         ; 001100 ; Unsigned Binary                                                                           ;
; _slti_         ; 001010 ; Unsigned Binary                                                                           ;
; _lw            ; 100011 ; Unsigned Binary                                                                           ;
; _sw            ; 101011 ; Unsigned Binary                                                                           ;
; _beq           ; 000100 ; Unsigned Binary                                                                           ;
; _j_            ; 000010 ; Unsigned Binary                                                                           ;
; _jal_          ; 000011 ; Unsigned Binary                                                                           ;
; _bne_          ; 000101 ; Unsigned Binary                                                                           ;
; _add_          ; 100000 ; Unsigned Binary                                                                           ;
; _sub_          ; 100010 ; Unsigned Binary                                                                           ;
; _and_          ; 100100 ; Unsigned Binary                                                                           ;
; _or_           ; 100101 ; Unsigned Binary                                                                           ;
; _slt_          ; 101010 ; Unsigned Binary                                                                           ;
; _xor_          ; 100110 ; Unsigned Binary                                                                           ;
; _nor_          ; 100111 ; Unsigned Binary                                                                           ;
; _sll_          ; 000000 ; Unsigned Binary                                                                           ;
; _srl_          ; 000010 ; Unsigned Binary                                                                           ;
; _jr_           ; 001000 ; Unsigned Binary                                                                           ;
+----------------+--------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IDEX:idex1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; size           ; 160   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IDEX:idex2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; size           ; 160   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu1 ;
+----------------+----------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                       ;
+----------------+----------------------------------+------------------------------------------------------------+
; data_width     ; 32                               ; Signed Integer                                             ;
; sel_width      ; 4                                ; Signed Integer                                             ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary                                            ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary                                            ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary                                            ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary                                            ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary                                            ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary                                            ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary                                            ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary                                            ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary                                            ;
+----------------+----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|execute:u_execute|ALU:alu2 ;
+----------------+----------------------------------+------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                       ;
+----------------+----------------------------------+------------------------------------------------------------+
; data_width     ; 32                               ; Signed Integer                                             ;
; sel_width      ; 4                                ; Signed Integer                                             ;
; _AND           ; 00000000000000000000000000000010 ; Unsigned Binary                                            ;
; _SUB           ; 00000000000000000000000000000001 ; Unsigned Binary                                            ;
; _ADD           ; 00000000000000000000000000000000 ; Unsigned Binary                                            ;
; _OR            ; 00000000000000000000000000000011 ; Unsigned Binary                                            ;
; _SLT           ; 00000000000000000000000000000100 ; Unsigned Binary                                            ;
; _XOR           ; 00000000000000000000000000000101 ; Unsigned Binary                                            ;
; _NOR           ; 00000000000000000000000000000110 ; Unsigned Binary                                            ;
; _SLL           ; 00000000000000000000000000000111 ; Unsigned Binary                                            ;
; _SLR           ; 00000000000000000000000000001000 ; Unsigned Binary                                            ;
+----------------+----------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|EXMEM:exmem1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; size           ; 90    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|not_t_pipe:u_not_t_pipe|EXMEM:exmem2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; size           ; 90    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|mux_test:memMUX|lpm_mux:LPM_MUX_component ;
+------------------------+---------+--------------------------------------------------------------------+
; Parameter Name         ; Value   ; Type                                                               ;
+------------------------+---------+--------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON      ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF     ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS    ; ON      ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF     ; IGNORE_CASCADE                                                     ;
; LPM_WIDTH              ; 180     ; Signed Integer                                                     ;
; LPM_SIZE               ; 2       ; Signed Integer                                                     ;
; LPM_WIDTHS             ; 1       ; Signed Integer                                                     ;
; LPM_PIPELINE           ; 0       ; Untyped                                                            ;
; CBXI_PARAMETER         ; mux_59c ; Untyped                                                            ;
; DEVICE_FAMILY          ; MAX 10  ; Untyped                                                            ;
+------------------------+---------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-----------------------------------+
; Parameter Name                     ; Value                            ; Type                              ;
+------------------------------------+----------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                  ; Untyped                           ;
; WIDTH_A                            ; 32                               ; Signed Integer                    ;
; WIDTHAD_A                          ; 11                               ; Signed Integer                    ;
; NUMWORDS_A                         ; 2048                             ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                           ;
; WIDTH_B                            ; 32                               ; Signed Integer                    ;
; WIDTHAD_B                          ; 11                               ; Signed Integer                    ;
; NUMWORDS_B                         ; 2048                             ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK0                           ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                           ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0                           ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                                ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                           ;
; BYTE_SIZE                          ; 8                                ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ           ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ           ; Untyped                           ;
; INIT_FILE                          ; dataMemoryInitializationFile.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                           ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                           ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                           ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_3pl2                  ; Untyped                           ;
+------------------------------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|mux2x1:WBMux1 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; size           ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|mux2x1:WBMux2 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; size           ; 32    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|MEMWB:memwb1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; size           ; 82    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|MEMWB:memwb2 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; size           ; 82    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|mux2x1:WritePc1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; size           ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Dual_Issue:uut|mux2x1:WritePc2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; size           ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                ;
; Entity Instance                           ; Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; Dual_Issue:uut|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
; Entity Instance                           ; Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component                                                                     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                  ;
;     -- WIDTH_A                            ; 32                                                                                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; testbench          ; Dual_Issue         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|mux2x1:WritePc2" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; in2[31..10] ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|mux2x1:WritePc1" ;
+-------------+-------+----------+---------------------------+
; Port        ; Type  ; Severity ; Details                   ;
+-------------+-------+----------+---------------------------+
; in2[31..10] ; Input ; Info     ; Stuck at GND              ;
+-------------+-------+----------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|MEMWB:memwb2"                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (82 bits) is wider than the port expression (49 bits) it drives; bit(s) "Q[81..49]" have no fanouts                      ;
; D    ; Input  ; Warning  ; Input port expression (49 bits) is smaller than the input port (82 bits) it drives.  Extra input bit(s) "D[81..49]" will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|MEMWB:memwb1"                                                                                                                  ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                       ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (82 bits) is wider than the port expression (49 bits) it drives; bit(s) "Q[81..49]" have no fanouts                      ;
; D    ; Input  ; Warning  ; Input port expression (49 bits) is smaller than the input port (82 bits) it drives.  Extra input bit(s) "D[81..49]" will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|dataMemory:DM"                                                                                                                                                           ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|mux_test:memMUX"                                                                                                                                   ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; data0x          ; Input  ; Warning  ; Input port expression (178 bits) is smaller than the input port (180 bits) it drives.  Extra input bit(s) "data0x[179..178]" will be connected to GND. ;
; data1x          ; Input  ; Warning  ; Input port expression (178 bits) is smaller than the input port (180 bits) it drives.  Extra input bit(s) "data1x[179..178]" will be connected to GND. ;
; result          ; Output ; Warning  ; Output or bidir port (180 bits) is wider than the port expression (178 bits) it drives; bit(s) "result[179..178]" have no fanouts                      ;
; result[113..82] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
; result[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|forwarding_unit:u_forwarding_unit_n"                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; memFw1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; memFw2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IDEX:idex2"                                                                                                       ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Q           ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (139 bits) it drives; bit(s) "Q[159..139]" have no fanouts                      ;
; Q[123..119] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; D           ; Input  ; Warning  ; Input port expression (139 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "D[159..139]" will be connected to GND. ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|not_t_pipe:u_not_t_pipe|IDEX:idex1"                                                                                                       ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Q           ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (139 bits) it drives; bit(s) "Q[159..139]" have no fanouts                      ;
; Q[123..119] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; D           ; Input  ; Warning  ; Input port expression (139 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "D[159..139]" will be connected to GND. ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|not_t_pipe:u_not_t_pipe|decode:u_decode"                              ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; jump1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|not_t_pipe:u_not_t_pipe"                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; taken1_MEM      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; taken2_MEM      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; destReg1        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; destReg2        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; return_addr2_EX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem2"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (100 bits) is wider than the port expression (91 bits) it drives; bit(s) "Q[99..91]" have no fanouts                      ;
; D    ; Input  ; Warning  ; Input port expression (91 bits) is smaller than the input port (100 bits) it drives.  Extra input bit(s) "D[99..91]" will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem1"                                                                                                   ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Output or bidir port (100 bits) is wider than the port expression (91 bits) it drives; bit(s) "Q[99..91]" have no fanouts                      ;
; D    ; Input  ; Warning  ; Input port expression (91 bits) is smaller than the input port (100 bits) it drives.  Extra input bit(s) "D[99..91]" will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|comparator:comp2" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; hold ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|comparator:comp1" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; hold ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu2"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1"                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex2"                                                                                                               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Q           ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (149 bits) it drives; bit(s) "Q[159..149]" have no fanouts                      ;
; Q[133..129] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; D           ; Input  ; Warning  ; Input port expression (149 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "D[159..149]" will be connected to GND. ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex1"                                                                                                               ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Q           ; Output ; Warning  ; Output or bidir port (160 bits) is wider than the port expression (149 bits) it drives; bit(s) "Q[159..149]" have no fanouts                      ;
; Q[133..129] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                               ;
; D           ; Input  ; Warning  ; Input port expression (149 bits) is smaller than the input port (160 bits) it drives.  Extra input bit(s) "D[159..149]" will be connected to GND. ;
+-------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode"                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; jump1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jump2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut|t_pipe:u_t_pipe"                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; taken1_MEM        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; taken2_MEM        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; destReg1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; destReg2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; return_addr2_EX   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BranchAddress1_EX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; BranchAddress2_EX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Branch1_MEM       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Branch2_MEM       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Dual_Issue:uut"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; out2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Feb 20 17:24:21 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Dual_Issue -c Dual_Issue --analysis_and_elaboration
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux2x1.v Line: 1
    Info (12023): Found entity 2: mux4x1 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux2x1.v Line: 15
Info (12021): Found 4 design units, including 4 entities, in source file pipes.v
    Info (12023): Found entity 1: IFID File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v Line: 1
    Info (12023): Found entity 2: IDEX File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v Line: 20
    Info (12023): Found entity 3: EXMEM File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v Line: 42
    Info (12023): Found entity 4: MEMWB File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file t_pipe.v
    Info (12023): Found entity 1: t_pipe File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextender.v
    Info (12023): Found entity 1: SignExtender File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/SignExtender.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/registerFile.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection.v
    Info (12023): Found entity 1: hazard_detection File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/hazard_detection.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file forwardingunit.v
    Info (12023): Found entity 1: forwarding_unit File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/ForwardingUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: comparator File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/comparator.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/instructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fetch_taken.v
    Info (12023): Found entity 1: fetch_taken File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_taken.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.v
    Info (12023): Found entity 1: decode File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.v
    Info (12023): Found entity 1: execute File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/execute.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_not_taken.v
    Info (12023): Found entity 1: fetch_not_taken File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_not_taken.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_t_pipe.v
    Info (12023): Found entity 1: not_t_pipe File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/not_t_pipe.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dual_issue.v
    Info (12023): Found entity 1: Dual_Issue File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/dataMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file branch_control.v
    Info (12023): Found entity 1: branch_control File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/branch_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_test.v
    Info (12023): Found entity 1: mux_test File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux_test.v Line: 40
Info (12127): Elaborating entity "testbench" for the top level hierarchy
Warning (10175): Verilog HDL warning at testbench.v(12): ignoring unsupported system task File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v Line: 12
Warning (10755): Verilog HDL warning at testbench.v(15): assignments to clk create a combinational loop File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v Line: 15
Info (12128): Elaborating entity "Dual_Issue" for hierarchy "Dual_Issue:uut" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v Line: 17
Info (12128): Elaborating entity "t_pipe" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 112
Info (12128): Elaborating entity "fetch_taken" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v Line: 77
Info (12128): Elaborating entity "programCounter" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|programCounter:pc" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_taken.v Line: 67
Info (12128): Elaborating entity "instructionMemory" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/fetch_taken.v Line: 69
Info (12128): Elaborating entity "altsyncram" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/instructionMemory.v Line: 94
Info (12130): Elaborated megafunction instantiation "Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/instructionMemory.v Line: 94
Info (12133): Instantiated megafunction "Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/instructionMemory.v Line: 94
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "instructionMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_as52.tdf
    Info (12023): Found entity 1: altsyncram_as52 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_as52" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "IFID" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|IFID:ifid1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v Line: 86
Warning (10230): Verilog HDL assignment warning at Pipes.v(6): truncated value with size 200 to match size of target (52) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v Line: 6
Info (12128): Elaborating entity "decode" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v Line: 154
Info (12128): Elaborating entity "controlUnit" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode|controlUnit:CU1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/decode.v Line: 41
Info (12128): Elaborating entity "registerFile" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode|registerFile:rf" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/decode.v Line: 67
Info (12128): Elaborating entity "SignExtender" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|decode:u_decode|SignExtender:SignExtend1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/decode.v Line: 98
Info (12128): Elaborating entity "IDEX" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|IDEX:idex1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v Line: 159
Warning (10230): Verilog HDL assignment warning at Pipes.v(27): truncated value with size 200 to match size of target (160) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v Line: 27
Warning (10230): Verilog HDL assignment warning at Pipes.v(33): truncated value with size 200 to match size of target (160) File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Pipes.v Line: 33
Info (12128): Elaborating entity "execute" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v Line: 190
Info (12128): Elaborating entity "ALU" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|ALU:alu1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/execute.v Line: 23
Info (12128): Elaborating entity "comparator" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|execute:u_execute|comparator:comp1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/execute.v Line: 27
Info (12128): Elaborating entity "EXMEM" for hierarchy "Dual_Issue:uut|t_pipe:u_t_pipe|EXMEM:exmem1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/t_pipe.v Line: 199
Info (12128): Elaborating entity "not_t_pipe" for hierarchy "Dual_Issue:uut|not_t_pipe:u_not_t_pipe" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 190
Info (12128): Elaborating entity "fetch_not_taken" for hierarchy "Dual_Issue:uut|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/not_t_pipe.v Line: 78
Info (12128): Elaborating entity "EXMEM" for hierarchy "Dual_Issue:uut|not_t_pipe:u_not_t_pipe|EXMEM:exmem1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/not_t_pipe.v Line: 202
Info (12128): Elaborating entity "branch_control" for hierarchy "Dual_Issue:uut|branch_control:u_branch_control" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 223
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "Dual_Issue:uut|forwarding_unit:u_forwarding_unit_t" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 252
Info (12128): Elaborating entity "mux_test" for hierarchy "Dual_Issue:uut|mux_test:memMUX" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 296
Info (12128): Elaborating entity "lpm_mux" for hierarchy "Dual_Issue:uut|mux_test:memMUX|lpm_mux:LPM_MUX_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux_test.v Line: 69
Info (12130): Elaborated megafunction instantiation "Dual_Issue:uut|mux_test:memMUX|lpm_mux:LPM_MUX_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux_test.v Line: 69
Info (12133): Instantiated megafunction "Dual_Issue:uut|mux_test:memMUX|lpm_mux:LPM_MUX_component" with the following parameter: File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/mux_test.v Line: 69
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "180"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_59c.tdf
    Info (12023): Found entity 1: mux_59c File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/db/mux_59c.tdf Line: 23
Info (12128): Elaborating entity "mux_59c" for hierarchy "Dual_Issue:uut|mux_test:memMUX|lpm_mux:LPM_MUX_component|mux_59c:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Info (12128): Elaborating entity "dataMemory" for hierarchy "Dual_Issue:uut|dataMemory:DM" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 318
Info (12128): Elaborating entity "altsyncram" for hierarchy "Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/dataMemory.v Line: 98
Info (12130): Elaborated megafunction instantiation "Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/dataMemory.v Line: 98
Info (12133): Instantiated megafunction "Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/dataMemory.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dataMemoryInitializationFile.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pl2.tdf
    Info (12023): Found entity 1: altsyncram_3pl2 File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_3pl2" for hierarchy "Dual_Issue:uut|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated" File: c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "mux2x1" for hierarchy "Dual_Issue:uut|mux2x1:WBMux1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 321
Info (12128): Elaborating entity "MEMWB" for hierarchy "Dual_Issue:uut|MEMWB:memwb1" File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/Dual_Issue.v Line: 327
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/testbench.v Line: 4
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/output_files/Dual_Issue.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Thu Feb 20 17:24:29 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:19


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/firas/Developement/josdc/josdc/Innovation Phase/dual_issue/output_files/Dual_Issue.map.smsg.


