# do TC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:36:42 on Jul 18,2025
# vlog -work work TC.vo 
# -- Compiling module TC
# -- Compiling module hard_block
# 
# Top level modules:
# 	TC
# End time: 11:36:43 on Jul 18,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:36:43 on Jul 18,2025
# vlog -work work Waveform1.vwf.vt 
# -- Compiling module TC_vlg_vec_tst
# 
# Top level modules:
# 	TC_vlg_vec_tst
# End time: 11:36:43 on Jul 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclone10lp_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TC_vlg_vec_tst 
# Start time: 11:36:43 on Jul 18,2025
# Loading work.TC_vlg_vec_tst
# Loading work.TC
# Loading work.hard_block
# Loading cyclone10lp_ver.cyclone10lp_io_obuf
# Loading cyclone10lp_ver.cyclone10lp_io_ibuf
# Loading cyclone10lp_ver.cyclone10lp_clkctrl
# Loading cyclone10lp_ver.cyclone10lp_mux41
# Loading cyclone10lp_ver.cyclone10lp_ena_reg
# Loading cyclone10lp_ver.cyclone10lp_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform1.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /TC_vlg_vec_tst
# End time: 11:36:43 on Jul 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
