0.6
2019.2
Nov  6 2019
21:57:16
C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/DP_PL_PS_BRAM/ip/DP_PL_PS_BRAM_axi_bram_ctrl_0_0/sim/DP_PL_PS_BRAM_axi_bram_ctrl_0_0.vhd,1725916805,vhdl,,,,dp_pl_ps_bram_axi_bram_ctrl_0_0,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/DP_PL_PS_BRAM/sim/DP_PL_PS_BRAM.v,1725923000,verilog,,C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/DP_PL_PS_BRAM/hdl/DP_PL_PS_BRAM_wrapper.v,,DP_PL_PS_BRAM,,,../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl;../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/DP_PL_PS_BRAM/hdl/DP_PL_PS_BRAM_wrapper.v,1725923000,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,,DP_PL_PS_BRAM_wrapper,,,../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl;../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1726164644,verilog,,C:/git_repos/mnist_neuralnet/fpga/8_26_2024_validating_on_zybo_v1/8_26_2024_validating_on_zybo_v1.ip_user_files/bd/DP_PL_PS_BRAM/sim/DP_PL_PS_BRAM.v,,blk_mem_gen_0,,,../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl;../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/dual_port_AXI_Native_bram/rtl/dual_port_AXI_Native_bram.v,1726077841,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl/image_loader_module.v,,dual_port_AXI_Native_bram,,,../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl;../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/rtl/image_loader_module.v,1726166822,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb_dad.v,,image_loader_module,,,../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl;../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/image_loader_module/tb/image_loader_module_tb_dad.v,1726165538,verilog,,,,image_loader_module_dad,,,../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl;../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/perceptron/rtl/perceptron.v,1726162415,verilog,,C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v,,perceptron,,,../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl;../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl,,,,,
C:/git_repos/mnist_neuralnet/fpga/source/perceptron/tb/perceptron_tb.v,1726162863,verilog,,,,perceptron_tb,,,../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/8713/hdl;../../../../8_26_2024_validating_on_zybo_v1.srcs/sources_1/bd/layer_0/ipshared/ec67/hdl,,,,,
