#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jan 29 00:01:13 2026
# Process ID         : 16337
# Current directory  : /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/bd_929b_mac_0_synth_1
# Command line       : vivado -log bd_929b_mac_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_929b_mac_0.tcl
# Log file           : /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/bd_929b_mac_0_synth_1/bd_929b_mac_0.vds
# Journal file       : /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/bd_929b_mac_0_synth_1/vivado.jou
# Running On         : gapapaio
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5800H with Radeon Graphics
# CPU Frequency      : 4142.064 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16069 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20364 MB
# Available Virtual  : 12647 MB
#-----------------------------------------------------------
source bd_929b_mac_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/miguelovila/SimplifiedIotGateway/CustomIps'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_929b_mac_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2116.148 ; gain = 440.625 ; free physical = 207 ; free virtual = 5397
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bd_929b_mac_0' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.vhd:167]
INFO: [Synth 8-3491] module 'bd_929b_mac_0_block' declared at '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_block.vhd:128' bound to instance 'U0' of component 'bd_929b_mac_0_block' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.vhd:282]
INFO: [Synth 8-638] synthesizing module 'bd_929b_mac_0_block' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_block.vhd:229]
INFO: [Synth 8-3491] module 'bd_929b_mac_0_mii_if' declared at '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_929b_mac_0_mii_if.vhd:77' bound to instance 'mii_interface' of component 'bd_929b_mac_0_mii_if' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_block.vhd:642]
INFO: [Synth 8-638] synthesizing module 'bd_929b_mac_0_mii_if' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_929b_mac_0_mii_if.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'bd_929b_mac_0_mii_if' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_929b_mac_0_mii_if.vhd:113]
INFO: [Synth 8-3491] module 'bd_929b_mac_0_axi4_lite_ipif_wrapper' declared at '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_axi4_lite_ipif_wrapper.vhd:62' bound to instance 'axi4_lite_ipif' of component 'bd_929b_mac_0_axi4_lite_ipif_wrapper' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_block.vhd:681]
INFO: [Synth 8-638] synthesizing module 'bd_929b_mac_0_axi4_lite_ipif_wrapper' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_axi4_lite_ipif_wrapper.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'bd_929b_mac_0_axi4_lite_ipif_wrapper' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_axi4_lite_ipif_wrapper.vhd:107]
INFO: [Synth 8-3491] module 'bd_929b_mac_0_vector_decode' declared at '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:72' bound to instance 'vector_decode_inst' of component 'bd_929b_mac_0_vector_decode' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_block.vhd:720]
INFO: [Synth 8-638] synthesizing module 'bd_929b_mac_0_vector_decode' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'bd_929b_mac_0_vector_decode' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:95]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_PHYSICAL_INTERFACE bound to: MII - type: string 
	Parameter C_INTERNAL_MODE_TYPE bound to: BASEX - type: string 
	Parameter C_HALF_DUPLEX bound to: 0 - type: integer 
	Parameter C_HAS_HOST bound to: 1 - type: integer 
	Parameter C_ADD_FILTER bound to: 1 - type: integer 
	Parameter C_AT_ENTRIES bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HAS_2G5 bound to: 0 - type: integer 
	Parameter C_MAC_SPEED bound to: SPEED_10_100_MBPS - type: string 
	Parameter C_HAS_STATS bound to: 1 - type: integer 
	Parameter C_NUM_STATS bound to: 34 - type: integer 
	Parameter C_CNTR_RST bound to: 0 - type: integer 
	Parameter C_STATS_WIDTH bound to: 64 - type: integer 
	Parameter C_AVB bound to: 0 - type: integer 
	Parameter C_RX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_TX_VEC_WIDTH bound to: 79 - type: integer 
	Parameter C_1588 bound to: 0 - type: integer 
	Parameter C_TX_INBAND_CF_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_INBAND_TS_ENABLE bound to: 0 - type: integer 
	Parameter C_PFC bound to: 0 - type: integer 
	Parameter C_HAS_MDIO bound to: 1 - type: integer 
	Parameter C_DEVICE_FAMILY_US bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_v9_0_38' declared at '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ipshared/211f/hdl/tri_mode_ethernet_mac_v9_0_rfs.v:17407' bound to instance 'bd_929b_mac_0_core' of component 'tri_mode_ethernet_mac_v9_0_38' [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_block.vhd:750]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized0' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized0' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized1' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized1' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized2' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized2' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6157] synthesizing module 'LUT4__parameterized3' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6155] done synthesizing module 'LUT4__parameterized3' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89034]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:147865]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:147865]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D__parameterized0' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:147865]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D__parameterized0' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:147865]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1D__parameterized1' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:147865]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1D__parameterized1' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:147865]
INFO: [Synth 8-6157] synthesizing module 'LUT3' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:88992]
INFO: [Synth 8-6155] done synthesizing module 'LUT3' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:88992]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized0' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:88992]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized0' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:88992]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized1' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:88992]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized1' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:88992]
INFO: [Synth 8-6157] synthesizing module 'LUT3__parameterized2' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:88992]
INFO: [Synth 8-6155] done synthesizing module 'LUT3__parameterized2' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:88992]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/opt/xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-256] done synthesizing module 'bd_929b_mac_0_block' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_block.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'bd_929b_mac_0' (0#1) [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.vhd:167]
WARNING: [Synth 8-6014] Unused sequential element tx_byte_valid_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element tx_attemps_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:227]
WARNING: [Synth 8-6014] Unused sequential element tx_excessive_collision_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element tx_late_collision_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:229]
WARNING: [Synth 8-6014] Unused sequential element tx_excessive_deferral_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:230]
WARNING: [Synth 8-6014] Unused sequential element tx_deferred_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:231]
WARNING: [Synth 8-6014] Unused sequential element rx_byte_valid_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:280]
WARNING: [Synth 8-6014] Unused sequential element rx_out_of_bounds_error_reg_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:282]
WARNING: [Synth 8-6014] Unused sequential element rx_bad_frame_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:287]
WARNING: [Synth 8-6014] Unused sequential element rx_bad_frame_reg_reg was removed.  [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_929b_mac_0_vector_decode.vhd:325]
WARNING: [Synth 8-7129] Port cpu_reset in module tri_mode_ethernet_mac_v9_0_38_addr_compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_filter_enable[4] in module tri_mode_ethernet_mac_v9_0_38_addr_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_avb_enable[2] in module tri_mode_ethernet_mac_v9_0_38_addr_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_avb_enable[1] in module tri_mode_ethernet_mac_v9_0_38_addr_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_avb_enable[0] in module tri_mode_ethernet_mac_v9_0_38_addr_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[15] in module tri_mode_ethernet_mac_v9_0_38_addr_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[14] in module tri_mode_ethernet_mac_v9_0_38_addr_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[1] in module tri_mode_ethernet_mac_v9_0_38_addr_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[0] in module tri_mode_ethernet_mac_v9_0_38_addr_filter is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[11] in module tri_mode_ethernet_mac_v9_0_38_addr_filter_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[10] in module tri_mode_ethernet_mac_v9_0_38_addr_filter_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[9] in module tri_mode_ethernet_mac_v9_0_38_addr_filter_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port bus2ip_addr[8] in module tri_mode_ethernet_mac_v9_0_38_addr_filter_wrap is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENABLE_HALF_DUPLEX in module PARAM_CHECK is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEST_ADD_FIELD in module PARAM_CHECK is either unconnected or has no load
WARNING: [Synth 8-7129] Port SOURCE_ADD_FIELD in module PARAM_CHECK is either unconnected or has no load
WARNING: [Synth 8-7129] Port LENGTH_FIELD in module PARAM_CHECK is either unconnected or has no load
WARNING: [Synth 8-7129] Port IFG in module PARAM_CHECK is either unconnected or has no load
WARNING: [Synth 8-7129] Port SPEED_IS_10_100 in module PARAM_CHECK is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIELD_COUNTER[5] in module DECODE_FRAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIELD_COUNTER[4] in module DECODE_FRAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIELD_COUNTER[3] in module DECODE_FRAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIELD_COUNTER[2] in module DECODE_FRAME is either unconnected or has no load
WARNING: [Synth 8-7129] Port RESET_GMII_MII in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port INBAND_TS_ENABLE in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port CORE_HAS_SGMII in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port RTC_CLK in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[47] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[46] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[45] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[44] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[43] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[42] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[41] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[40] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[39] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[38] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[37] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[36] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[35] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[34] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[33] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[32] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[31] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[30] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[29] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[28] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[27] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[26] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[25] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[24] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[23] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[22] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[21] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[20] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[19] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[18] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[17] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[16] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[15] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[14] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[13] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[12] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[11] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[10] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[9] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[8] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[7] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[6] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[5] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[4] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[3] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[2] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[1] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_S_FIELD[0] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[31] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[30] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[29] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[28] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[27] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[26] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[25] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[24] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[23] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[22] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[21] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[20] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[19] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[18] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[17] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[16] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[15] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[14] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[13] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[12] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[11] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[10] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[9] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[8] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port SYSTEMTIMER_NS_FIELD[7] in module tri_mode_ethernet_mac_v9_0_38_rx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2270.086 ; gain = 594.562 ; free physical = 201 ; free virtual = 4707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.898 ; gain = 612.375 ; free physical = 188 ; free virtual = 4694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2287.898 ; gain = 612.375 ; free physical = 188 ; free virtual = 4694
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2290.867 ; gain = 0.000 ; free physical = 177 ; free virtual = 4654
INFO: [Netlist 29-17] Analyzing 300 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc] for cell 'U0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc:66]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc:68]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc:70]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc:72]
Finished Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_929b_mac_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_929b_mac_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/bd_929b_mac_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/bd_929b_mac_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] for cell 'U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of [get_ports [list mii_rx_clk rx_mac_aclk]]'. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:6]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:6]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports [list mii_tx_clk tx_mac_aclk]]'. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:13]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:13]
Finished Parsing XDC File [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] for cell 'U0'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bd_929b_mac_0_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_929b_mac_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_929b_mac_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2401.676 ; gain = 0.000 ; free physical = 193 ; free virtual = 4416
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 160 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2401.711 ; gain = 0.000 ; free physical = 175 ; free virtual = 4399
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2401.711 ; gain = 726.188 ; free physical = 205 ; free virtual = 4065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.680 ; gain = 734.156 ; free physical = 202 ; free virtual = 4061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2409.680 ; gain = 734.156 ; free physical = 215 ; free virtual = 4052
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_38_tx_axi_intf'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_38_rx_axi_intf'
INFO: [Synth 8-802] inferred FSM for state register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_38_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'pause_state_reg' in module 'tri_mode_ethernet_mac_v9_0_38_pfc_tx_cntl'
INFO: [Synth 8-802] inferred FSM for state register 'legacy_state_reg' in module 'tri_mode_ethernet_mac_v9_0_38_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
INFO: [Synth 8-6159] Found Keep on FSM register 'tx_state_reg' in module 'tri_mode_ethernet_mac_v9_0_38_tx_axi_intf', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0000 |                             0000
                   LOAD1 |                             0001 |                             0001
                   LOAD2 |                             0010 |                             0010
                    WAIT |                             0011 |                             0011
                END_LOAD |                             0100 |                             0100
              CLEAR_PIPE |                             0101 |                             0101
                 RELOAD1 |                             0110 |                             0110
                 RELOAD2 |                             0111 |                             0111
                    SEND |                             1000 |                             1000
                   BURST |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               01 |                               00
                     PKT |                               11 |                               01
                    WAIT |                               10 |                               10
                    DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_38_rx_axi_intf'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
        TRANSMIT_REQUEST |                              010 |                              010
            TRANSMITTING |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_count_reg' in module 'tri_mode_ethernet_mac_v9_0_38_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                              000
                     REQ |                             1000 |                              001
                    WAIT |                             0100 |                              010
                   COUNT |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'legacy_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_v9_0_38_pfc_tx_cntl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  P_IDLE |                               00 |                               00
                   P_REQ |                               01 |                               01
                  P_WAIT |                               10 |                               10
                  P_HOLD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pause_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_v9_0_38_pfc_tx_cntl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2409.680 ; gain = 734.156 ; free physical = 152 ; free virtual = 3689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[0].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[1].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[2].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[3].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[4].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[5].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[6].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_rx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_rx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_rx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_rx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_rx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_tx_pen/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_tx_pen/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_tx_pen/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_tx_pen/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (ppe_sync[7].sync_tx_pen/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_duplex/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_duplex/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_duplex/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_duplex/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_duplex/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_duplex/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_duplex/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_duplex/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_duplex/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_duplex/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_pfc_en/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_pfc_en/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_pfc_en/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_pfc_en/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_rx_pfc_en/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_pfc_en/data_sync_reg0) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_pfc_en/data_sync_reg1) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_pfc_en/data_sync_reg2) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_pfc_en/data_sync_reg3) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Synth 8-3332] Sequential element (sync_tx_pfc_en/data_sync_reg4) is unused and will be removed from module tri_mode_ethernet_mac_v9_0_38_control.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2409.680 ; gain = 734.156 ; free physical = 444 ; free virtual = 3660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 61 of /home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc. [/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc:61]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2424.680 ; gain = 749.156 ; free physical = 346 ; free virtual = 3600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2458.727 ; gain = 783.203 ; free physical = 314 ; free virtual = 3569
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2466.734 ; gain = 791.211 ; free physical = 227 ; free virtual = 3484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2611.547 ; gain = 936.023 ; free physical = 235 ; free virtual = 3280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2611.547 ; gain = 936.023 ; free physical = 235 ; free virtual = 3280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2611.547 ; gain = 936.023 ; free physical = 227 ; free virtual = 3272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2611.547 ; gain = 936.023 ; free physical = 227 ; free virtual = 3272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2611.547 ; gain = 936.023 ; free physical = 226 ; free virtual = 3272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2611.547 ; gain = 936.023 ; free physical = 226 ; free virtual = 3271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    33|
|2     |LUT1     |   616|
|3     |LUT2     |   291|
|4     |LUT3     |   269|
|5     |LUT4     |   286|
|6     |LUT5     |   292|
|7     |LUT6     |   524|
|8     |MUXCY    |    70|
|9     |MUXF7    |    22|
|10    |MUXF8    |     2|
|11    |RAM64X1D |   160|
|12    |SRL16E   |    24|
|13    |XORCY    |    70|
|14    |FDCE     |   108|
|15    |FDPE     |    20|
|16    |FDRE     |  2648|
|17    |FDSE     |   127|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2611.547 ; gain = 936.023 ; free physical = 225 ; free virtual = 3270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1034 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2611.547 ; gain = 822.211 ; free physical = 210 ; free virtual = 3256
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2611.555 ; gain = 936.023 ; free physical = 210 ; free virtual = 3256
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Synth 37-28] Duplicate attribute 'INIT' found for instance 'update_pause_ad_int_reg' of module 'FDRE'.
Resolution: Check your design sources near the definition of the module or any related 'include files, looking for duplicate definitions with different values.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2611.555 ; gain = 0.000 ; free physical = 337 ; free virtual = 3382
INFO: [Netlist 29-17] Analyzing 357 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2667.574 ; gain = 0.000 ; free physical = 472 ; free virtual = 3521
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 180 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances

Synth Design complete | Checksum: 7812096a
INFO: [Common 17-83] Releasing license: Synthesis
186 Infos, 120 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2667.609 ; gain = 1155.078 ; free physical = 471 ; free virtual = 3520
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1698.224; main = 1557.608; forked = 193.742
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3509.594; main = 2667.578; forked = 963.855
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2691.586 ; gain = 0.000 ; free physical = 471 ; free virtual = 3520
INFO: [Common 17-1381] The checkpoint '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/bd_929b_mac_0_synth_1/bd_929b_mac_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_929b_mac_0, cache-ID = f44b8bcf13192b89
INFO: [Coretcl 2-1174] Renamed 180 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2691.586 ; gain = 0.000 ; free physical = 439 ; free virtual = 3499
INFO: [Common 17-1381] The checkpoint '/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.runs/bd_929b_mac_0_synth_1/bd_929b_mac_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_929b_mac_0_utilization_synth.rpt -pb bd_929b_mac_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 29 00:01:57 2026...
