vendor_name = ModelSim
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/Vhdl1.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/toplevel.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Andrew/Documents/GitHub/Sistemasdigitais/3Bimestre/atividade2 vhdl/db/Vhdl1.cbx.xml
design_name = Vhdl1
instance = comp, \OUT1~output\, OUT1~output, Vhdl1, 1
instance = comp, \IN1~input\, IN1~input, Vhdl1, 1
instance = comp, \IN2~input\, IN2~input, Vhdl1, 1
instance = comp, \OUT1~0\, OUT1~0, Vhdl1, 1
