{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 06 18:50:50 2015 " "Info: Processing started: Tue Jan 06 18:50:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off c_er_det -c c_er_det --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off c_er_det -c c_er_det --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dis_seg:disp_seg\|err\[0\] " "Warning: Node \"dis_seg:disp_seg\|err\[0\]\" is a latch" {  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dis_seg:disp_seg\|clk_1k " "Info: Detected ripple clock \"dis_seg:disp_seg\|clk_1k\" as buffer" {  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 20 -1 0 } } { "g:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dis_seg:disp_seg\|clk_1k" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rst_tmp1 " "Info: Detected ripple clock \"rst_tmp1\" as buffer" {  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } } { "g:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_tmp1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "rst_tmp2 " "Info: Detected ripple clock \"rst_tmp2\" as buffer" {  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 104 -1 0 } } { "g:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_tmp2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "rst " "Info: Detected gated clock \"rst\" as buffer" {  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 102 -1 0 } } { "g:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 register dis_seg:disp_seg\|err\[0\] register dis_seg:disp_seg\|d1\[0\] 7.406 ns " "Info: Slack time is 7.406 ns for clock \"pull1:pull\|altpll:altpll_component\|_clk0\" between source register \"dis_seg:disp_seg\|err\[0\]\" and destination register \"dis_seg:disp_seg\|d1\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "192.75 MHz 5.188 ns " "Info: Fmax is 192.75 MHz (period= 5.188 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "7.561 ns + Largest register register " "Info: + Largest register to register requirement is 7.561 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.770 ns " "Info: + Latch edge is 17.770 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pull1:pull\|altpll:altpll_component\|_clk0 20.000 ns -2.230 ns  50 " "Info: Clock period of Destination clock \"pull1:pull\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 7.770 ns " "Info: - Launch edge is 7.770 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pull1:pull\|altpll:altpll_component\|_clk0 20.000 ns 7.770 ns inverted 50 " "Info: Clock period of Source clock \"pull1:pull\|altpll:altpll_component\|_clk0\" is 20.000 ns with inverted offset of 7.770 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.349 ns + Largest " "Info: + Largest clock skew is -2.349 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 destination 2.585 ns + Shortest register " "Info: + Shortest clock path from clock \"pull1:pull\|altpll:altpll_component\|_clk0\" to destination register is 2.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pull1:pull\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pull1:pull\|altpll:altpll_component\|_clk0'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns pull1:pull\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 139 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 139; COMB Node = 'pull1:pull\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.585 ns dis_seg:disp_seg\|d1\[0\] 3 REG LCFF_X30_Y12_N1 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.585 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 1; REG Node = 'dis_seg:disp_seg\|d1\[0\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 23.91 % ) " "Info: Total cell delay = 0.618 ns ( 23.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.967 ns ( 76.09 % ) " "Info: Total interconnect delay = 1.967 ns ( 76.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d1[0] {} } { 0.000ns 1.303ns 0.664ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 source 4.934 ns - Longest register " "Info: - Longest clock path from clock \"pull1:pull\|altpll:altpll_component\|_clk0\" to source register is 4.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pull1:pull\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pull1:pull\|altpll:altpll_component\|_clk0'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns pull1:pull\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 139 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 139; COMB Node = 'pull1:pull\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.712 ns) 2.691 ns rst_tmp1 3 REG LCFF_X39_Y11_N27 2 " "Info: 3: + IC(0.676 ns) + CELL(0.712 ns) = 2.691 ns; Loc. = LCFF_X39_Y11_N27; Fanout = 2; REG Node = 'rst_tmp1'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 2.955 ns rst 4 COMB LCCOMB_X39_Y11_N4 13 " "Info: 4: + IC(0.211 ns) + CELL(0.053 ns) = 2.955 ns; Loc. = LCCOMB_X39_Y11_N4; Fanout = 13; COMB Node = 'rst'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { rst_tmp1 rst } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.000 ns) 3.951 ns rst~clkctrl 5 COMB CLKCTRL_G9 95 " "Info: 5: + IC(0.996 ns) + CELL(0.000 ns) = 3.951 ns; Loc. = CLKCTRL_G9; Fanout = 95; COMB Node = 'rst~clkctrl'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { rst rst~clkctrl } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.053 ns) 4.934 ns dis_seg:disp_seg\|err\[0\] 6 REG LCCOMB_X30_Y12_N0 1 " "Info: 6: + IC(0.930 ns) + CELL(0.053 ns) = 4.934 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 1; REG Node = 'dis_seg:disp_seg\|err\[0\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { rst~clkctrl dis_seg:disp_seg|err[0] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.818 ns ( 16.58 % ) " "Info: Total cell delay = 0.818 ns ( 16.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.116 ns ( 83.42 % ) " "Info: Total interconnect delay = 4.116 ns ( 83.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 rst rst~clkctrl dis_seg:disp_seg|err[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} rst_tmp1 {} rst {} rst~clkctrl {} dis_seg:disp_seg|err[0] {} } { 0.000ns 1.303ns 0.676ns 0.211ns 0.996ns 0.930ns } { 0.000ns 0.000ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d1[0] {} } { 0.000ns 1.303ns 0.664ns } { 0.000ns 0.000ns 0.618ns } "" } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 rst rst~clkctrl dis_seg:disp_seg|err[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} rst_tmp1 {} rst {} rst~clkctrl {} dis_seg:disp_seg|err[0] {} } { 0.000ns 1.303ns 0.676ns 0.211ns 0.996ns 0.930ns } { 0.000ns 0.000ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d1[0] {} } { 0.000ns 1.303ns 0.664ns } { 0.000ns 0.000ns 0.618ns } "" } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 rst rst~clkctrl dis_seg:disp_seg|err[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} rst_tmp1 {} rst {} rst~clkctrl {} dis_seg:disp_seg|err[0] {} } { 0.000ns 1.303ns 0.676ns 0.211ns 0.996ns 0.930ns } { 0.000ns 0.000ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.155 ns - Longest register register " "Info: - Longest register to register delay is 0.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dis_seg:disp_seg\|err\[0\] 1 REG LCCOMB_X30_Y12_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y12_N0; Fanout = 1; REG Node = 'dis_seg:disp_seg\|err\[0\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dis_seg:disp_seg|err[0] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.155 ns dis_seg:disp_seg\|d1\[0\] 2 REG LCFF_X30_Y12_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.155 ns) = 0.155 ns; Loc. = LCFF_X30_Y12_N1; Fanout = 1; REG Node = 'dis_seg:disp_seg\|d1\[0\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dis_seg:disp_seg|err[0] dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.155 ns ( 100.00 % ) " "Info: Total cell delay = 0.155 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dis_seg:disp_seg|err[0] dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.155 ns" { dis_seg:disp_seg|err[0] {} dis_seg:disp_seg|d1[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.585 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d1[0] {} } { 0.000ns 1.303ns 0.664ns } { 0.000ns 0.000ns 0.618ns } "" } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.934 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 rst rst~clkctrl dis_seg:disp_seg|err[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.934 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} rst_tmp1 {} rst {} rst~clkctrl {} dis_seg:disp_seg|err[0] {} } { 0.000ns 1.303ns 0.676ns 0.211ns 0.996ns 0.930ns } { 0.000ns 0.000ns 0.712ns 0.053ns 0.000ns 0.053ns } "" } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dis_seg:disp_seg|err[0] dis_seg:disp_seg|d1[0] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.155 ns" { dis_seg:disp_seg|err[0] {} dis_seg:disp_seg|d1[0] {} } { 0.000ns 0.000ns } { 0.000ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pull1:pull\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"pull1:pull\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 register dis_seg:disp_seg\|d3\[1\] register dis_seg:disp_seg\|d3\[1\] 341 ps " "Info: Minimum slack time is 341 ps for clock \"pull1:pull\|altpll:altpll_component\|_clk0\" between source register \"dis_seg:disp_seg\|d3\[1\]\" and destination register \"dis_seg:disp_seg\|d3\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Shortest register register " "Info: + Shortest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dis_seg:disp_seg\|d3\[1\] 1 REG LCFF_X27_Y12_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N5; Fanout = 4; REG Node = 'dis_seg:disp_seg\|d3\[1\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns dis_seg:disp_seg\|d3\[1\]~1 2 COMB LCCOMB_X27_Y12_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 1; COMB Node = 'dis_seg:disp_seg\|d3\[1\]~1'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { dis_seg:disp_seg|d3[1] dis_seg:disp_seg|d3[1]~1 } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns dis_seg:disp_seg\|d3\[1\] 3 REG LCFF_X27_Y12_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X27_Y12_N5; Fanout = 4; REG Node = 'dis_seg:disp_seg\|d3\[1\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { dis_seg:disp_seg|d3[1]~1 dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { dis_seg:disp_seg|d3[1] dis_seg:disp_seg|d3[1]~1 dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { dis_seg:disp_seg|d3[1] {} dis_seg:disp_seg|d3[1]~1 {} dis_seg:disp_seg|d3[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.055 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.055 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.230 ns " "Info: + Latch edge is -2.230 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pull1:pull\|altpll:altpll_component\|_clk0 20.000 ns -2.230 ns  50 " "Info: Clock period of Destination clock \"pull1:pull\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.230 ns " "Info: - Launch edge is -2.230 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pull1:pull\|altpll:altpll_component\|_clk0 20.000 ns -2.230 ns  50 " "Info: Clock period of Source clock \"pull1:pull\|altpll:altpll_component\|_clk0\" is 20.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 destination 2.593 ns + Longest register " "Info: + Longest clock path from clock \"pull1:pull\|altpll:altpll_component\|_clk0\" to destination register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pull1:pull\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pull1:pull\|altpll:altpll_component\|_clk0'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns pull1:pull\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 139 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 139; COMB Node = 'pull1:pull\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.593 ns dis_seg:disp_seg\|d3\[1\] 3 REG LCFF_X27_Y12_N5 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.593 ns; Loc. = LCFF_X27_Y12_N5; Fanout = 4; REG Node = 'dis_seg:disp_seg\|d3\[1\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 23.83 % ) " "Info: Total cell delay = 0.618 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.975 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.975 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d3[1] {} } { 0.000ns 1.303ns 0.672ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 source 2.593 ns - Shortest register " "Info: - Shortest clock path from clock \"pull1:pull\|altpll:altpll_component\|_clk0\" to source register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pull1:pull\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pull1:pull\|altpll:altpll_component\|_clk0'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns pull1:pull\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 139 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 139; COMB Node = 'pull1:pull\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.593 ns dis_seg:disp_seg\|d3\[1\] 3 REG LCFF_X27_Y12_N5 4 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.593 ns; Loc. = LCFF_X27_Y12_N5; Fanout = 4; REG Node = 'dis_seg:disp_seg\|d3\[1\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 23.83 % ) " "Info: Total cell delay = 0.618 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.975 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.975 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d3[1] {} } { 0.000ns 1.303ns 0.672ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d3[1] {} } { 0.000ns 1.303ns 0.672ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d3[1] {} } { 0.000ns 1.303ns 0.672ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { dis_seg:disp_seg|d3[1] dis_seg:disp_seg|d3[1]~1 dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { dis_seg:disp_seg|d3[1] {} dis_seg:disp_seg|d3[1]~1 {} dis_seg:disp_seg|d3[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|d3[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|d3[1] {} } { 0.000ns 1.303ns 0.672ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rst_tmp1 reset clk_in 5.174 ns register " "Info: tsu for register \"rst_tmp1\" (data pin = \"reset\", clock pin = \"clk_in\") is 5.174 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.451 ns + Longest pin register " "Info: + Longest pin to register delay is 5.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns reset 1 PIN PIN_T10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; PIN Node = 'reset'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.436 ns) + CELL(0.053 ns) 5.296 ns rst_tmp1~feeder 2 COMB LCCOMB_X39_Y11_N26 1 " "Info: 2: + IC(4.436 ns) + CELL(0.053 ns) = 5.296 ns; Loc. = LCCOMB_X39_Y11_N26; Fanout = 1; COMB Node = 'rst_tmp1~feeder'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.489 ns" { reset rst_tmp1~feeder } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.451 ns rst_tmp1 3 REG LCFF_X39_Y11_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.451 ns; Loc. = LCFF_X39_Y11_N27; Fanout = 2; REG Node = 'rst_tmp1'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { rst_tmp1~feeder rst_tmp1 } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 18.62 % ) " "Info: Total cell delay = 1.015 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 81.38 % ) " "Info: Total interconnect delay = 4.436 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { reset rst_tmp1~feeder rst_tmp1 } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.451 ns" { reset {} reset~combout {} rst_tmp1~feeder {} rst_tmp1 {} } { 0.000ns 0.000ns 4.436ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk_in pull1:pull\|altpll:altpll_component\|_clk0 -2.230 ns - " "Info: - Offset between input clock \"clk_in\" and output clock \"pull1:pull\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 17 -1 0 } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 destination 2.597 ns - Shortest register " "Info: - Shortest clock path from clock \"pull1:pull\|altpll:altpll_component\|_clk0\" to destination register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pull1:pull\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pull1:pull\|altpll:altpll_component\|_clk0'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns pull1:pull\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 139 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 139; COMB Node = 'pull1:pull\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.597 ns rst_tmp1 3 REG LCFF_X39_Y11_N27 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.597 ns; Loc. = LCFF_X39_Y11_N27; Fanout = 2; REG Node = 'rst_tmp1'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 23.80 % ) " "Info: Total cell delay = 0.618 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.979 ns ( 76.20 % ) " "Info: Total interconnect delay = 1.979 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} rst_tmp1 {} } { 0.000ns 1.303ns 0.676ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { reset rst_tmp1~feeder rst_tmp1 } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.451 ns" { reset {} reset~combout {} rst_tmp1~feeder {} rst_tmp1 {} } { 0.000ns 0.000ns 4.436ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} rst_tmp1 {} } { 0.000ns 1.303ns 0.676ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in seg\[5\] dis_seg:disp_seg\|data\[1\] 5.190 ns register " "Info: tco from clock \"clk_in\" to destination pin \"seg\[5\]\" through register \"dis_seg:disp_seg\|data\[1\]\" is 5.190 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_in pull1:pull\|altpll:altpll_component\|_clk0 -2.230 ns + " "Info: + Offset between input clock \"clk_in\" and output clock \"pull1:pull\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 17 -1 0 } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 source 2.593 ns + Longest register " "Info: + Longest clock path from clock \"pull1:pull\|altpll:altpll_component\|_clk0\" to source register is 2.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pull1:pull\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pull1:pull\|altpll:altpll_component\|_clk0'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns pull1:pull\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 139 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 139; COMB Node = 'pull1:pull\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.593 ns dis_seg:disp_seg\|data\[1\] 3 REG LCFF_X27_Y12_N23 7 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.593 ns; Loc. = LCFF_X27_Y12_N23; Fanout = 7; REG Node = 'dis_seg:disp_seg\|data\[1\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|data[1] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 23.83 % ) " "Info: Total cell delay = 0.618 ns ( 23.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.975 ns ( 76.17 % ) " "Info: Total interconnect delay = 1.975 ns ( 76.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|data[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|data[1] {} } { 0.000ns 1.303ns 0.672ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.733 ns + Longest register pin " "Info: + Longest register to pin delay is 4.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dis_seg:disp_seg\|data\[1\] 1 REG LCFF_X27_Y12_N23 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N23; Fanout = 7; REG Node = 'dis_seg:disp_seg\|data\[1\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dis_seg:disp_seg|data[1] } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.366 ns) 1.014 ns dis_seg:disp_seg\|Mux6~6 2 COMB LCCOMB_X27_Y9_N28 1 " "Info: 2: + IC(0.648 ns) + CELL(0.366 ns) = 1.014 ns; Loc. = LCCOMB_X27_Y9_N28; Fanout = 1; COMB Node = 'dis_seg:disp_seg\|Mux6~6'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { dis_seg:disp_seg|data[1] dis_seg:disp_seg|Mux6~6 } "NODE_NAME" } } { "dis_seg.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/dis_seg.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(1.982 ns) 4.733 ns seg\[5\] 3 PIN PIN_A8 0 " "Info: 3: + IC(1.737 ns) + CELL(1.982 ns) = 4.733 ns; Loc. = PIN_A8; Fanout = 0; PIN Node = 'seg\[5\]'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.719 ns" { dis_seg:disp_seg|Mux6~6 seg[5] } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.348 ns ( 49.61 % ) " "Info: Total cell delay = 2.348 ns ( 49.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.385 ns ( 50.39 % ) " "Info: Total interconnect delay = 2.385 ns ( 50.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { dis_seg:disp_seg|data[1] dis_seg:disp_seg|Mux6~6 seg[5] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { dis_seg:disp_seg|data[1] {} dis_seg:disp_seg|Mux6~6 {} seg[5] {} } { 0.000ns 0.648ns 1.737ns } { 0.000ns 0.366ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl dis_seg:disp_seg|data[1] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.593 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} dis_seg:disp_seg|data[1] {} } { 0.000ns 1.303ns 0.672ns } { 0.000ns 0.000ns 0.618ns } "" } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { dis_seg:disp_seg|data[1] dis_seg:disp_seg|Mux6~6 seg[5] } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { dis_seg:disp_seg|data[1] {} dis_seg:disp_seg|Mux6~6 {} seg[5] {} } { 0.000ns 0.648ns 1.737ns } { 0.000ns 0.366ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rst_tmp1 reset clk_in -4.935 ns register " "Info: th for register \"rst_tmp1\" (data pin = \"reset\", clock pin = \"clk_in\") is -4.935 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk_in pull1:pull\|altpll:altpll_component\|_clk0 -2.230 ns + " "Info: + Offset between input clock \"clk_in\" and output clock \"pull1:pull\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 17 -1 0 } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pull1:pull\|altpll:altpll_component\|_clk0 destination 2.597 ns + Longest register " "Info: + Longest clock path from clock \"pull1:pull\|altpll:altpll_component\|_clk0\" to destination register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pull1:pull\|altpll:altpll_component\|_clk0 1 CLK PLL_6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pull1:pull\|altpll:altpll_component\|_clk0'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pull1:pull|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns pull1:pull\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 139 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 139; COMB Node = 'pull1:pull\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "g:/program files/quartus/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.597 ns rst_tmp1 3 REG LCFF_X39_Y11_N27 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.597 ns; Loc. = LCFF_X39_Y11_N27; Fanout = 2; REG Node = 'rst_tmp1'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 23.80 % ) " "Info: Total cell delay = 0.618 ns ( 23.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.979 ns ( 76.20 % ) " "Info: Total interconnect delay = 1.979 ns ( 76.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} rst_tmp1 {} } { 0.000ns 1.303ns 0.676ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.451 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns reset 1 PIN PIN_T10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; PIN Node = 'reset'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.436 ns) + CELL(0.053 ns) 5.296 ns rst_tmp1~feeder 2 COMB LCCOMB_X39_Y11_N26 1 " "Info: 2: + IC(4.436 ns) + CELL(0.053 ns) = 5.296 ns; Loc. = LCCOMB_X39_Y11_N26; Fanout = 1; COMB Node = 'rst_tmp1~feeder'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.489 ns" { reset rst_tmp1~feeder } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.451 ns rst_tmp1 3 REG LCFF_X39_Y11_N27 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.451 ns; Loc. = LCFF_X39_Y11_N27; Fanout = 2; REG Node = 'rst_tmp1'" {  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { rst_tmp1~feeder rst_tmp1 } "NODE_NAME" } } { "c_er_det.vhd" "" { Text "G:/project/two/ÎóÂë¼ì²â/c_er_det.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.015 ns ( 18.62 % ) " "Info: Total cell delay = 1.015 ns ( 18.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 81.38 % ) " "Info: Total interconnect delay = 4.436 ns ( 81.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { reset rst_tmp1~feeder rst_tmp1 } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.451 ns" { reset {} reset~combout {} rst_tmp1~feeder {} rst_tmp1 {} } { 0.000ns 0.000ns 4.436ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { pull1:pull|altpll:altpll_component|_clk0 pull1:pull|altpll:altpll_component|_clk0~clkctrl rst_tmp1 } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { pull1:pull|altpll:altpll_component|_clk0 {} pull1:pull|altpll:altpll_component|_clk0~clkctrl {} rst_tmp1 {} } { 0.000ns 1.303ns 0.676ns } { 0.000ns 0.000ns 0.618ns } "" } } { "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.451 ns" { reset rst_tmp1~feeder rst_tmp1 } "NODE_NAME" } } { "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "5.451 ns" { reset {} reset~combout {} rst_tmp1~feeder {} rst_tmp1 {} } { 0.000ns 0.000ns 4.436ns 0.000ns } { 0.000ns 0.807ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 06 18:50:52 2015 " "Info: Processing ended: Tue Jan 06 18:50:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
