Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jun 15 10:36:33 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    40 |
|    Minimum number of control sets                        |    40 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    40 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            4 |
| No           | No                    | Yes                    |              37 |           18 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             986 |          285 |
| Yes          | No                    | Yes                    |            2315 |          459 |
| Yes          | Yes                   | No                     |              29 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | layer2/addra_b1                                | layer2/reset     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | layer2/addra_1                                 | layer2/reset     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_top_inst/E[0]                          | layer2/reset     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | layer1/addra_b1                                | layer2/reset     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                |                  |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | layer1/bias_count                              | layer2/reset     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | layer2/bias_count                              | layer2/reset     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | uart_rx_top_inst/u_uart_rx/data_valid_i_1_n_0  | layer2/reset     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_rx_top_inst/u_uart_rx/data_valid_reg_0[0] | layer2/reset     |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | uart_rx_top_inst/u_uart_rx/clk_count_0         | layer2/reset     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG | uart_rx_top_inst/u_uart_rx/data_valid_reg_1[0] | layer2/reset     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG | layer1/addra_1                                 | layer2/reset     |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | layer1/addra_i[9]_i_1_n_0                      | layer2/reset     |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | uart_rx_top_inst/u_uart_rx/E[0]                | layer2/reset     |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG | uart_rx_top_inst/u_uart_rx/byte_phase_reg[0]   |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | layer1/c10_q30[63]_i_1_n_0                     |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c7_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c6_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c5_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c4_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c3_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c2_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c1_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c8_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG | layer1/c9_q30[63]_i_1_n_0                      |                  |               10 |             33 |         3.30 |
|  clk_IBUF_BUFG |                                                | layer2/reset     |               18 |             37 |         2.06 |
|  clk_IBUF_BUFG | layer2/c4_q30[63]_i_1__0_n_0                   |                  |               18 |             64 |         3.56 |
|  clk_IBUF_BUFG | layer2/c3_q30[63]_i_1__0_n_0                   |                  |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | layer2/c2_q30[63]_i_1__0_n_0                   |                  |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG | layer2/c1_q30[63]_i_1__0_n_0                   |                  |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | layer2/c10_q30[63]_i_1__0_n_0                  |                  |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG | layer2/c5_q30[63]_i_1__0_n_0                   |                  |               19 |             64 |         3.37 |
|  clk_IBUF_BUFG | layer2/c6_q30[63]_i_1__0_n_0                   |                  |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | layer2/c7_q30[63]_i_1__0_n_0                   |                  |               17 |             64 |         3.76 |
|  clk_IBUF_BUFG | layer2/c8_q30[63]_i_1__0_n_0                   |                  |               15 |             64 |         4.27 |
|  clk_IBUF_BUFG | layer2/c9_q30[63]_i_1__0_n_0                   |                  |               21 |             64 |         3.05 |
|  clk_IBUF_BUFG | layer1/C1[31]_i_1_n_0                          | layer2/reset     |               75 |            321 |         4.28 |
|  clk_IBUF_BUFG | layer2/C1[62]_i_1_n_0                          | layer2/reset     |              155 |            630 |         4.06 |
|  clk_IBUF_BUFG | layer1/count_1                                 | layer2/reset     |               95 |            650 |         6.84 |
|  clk_IBUF_BUFG | layer2/count                                   | layer2/reset     |              115 |            650 |         5.65 |
+----------------+------------------------------------------------+------------------+------------------+----------------+--------------+


