{
  "sha": "61ecbbae8eb1d161316380ca0175912f414725ce",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6NjFlY2JiYWU4ZWIxZDE2MTMxNjM4MGNhMDE3NTkxMmY0MTQ3MjVjZQ==",
  "commit": {
    "author": {
      "name": "Andreas Krebbel",
      "email": "krebbel@linux.ibm.com",
      "date": "2021-02-03T11:01:12Z"
    },
    "committer": {
      "name": "Andreas Krebbel",
      "email": "krebbel@linux.ibm.com",
      "date": "2021-02-03T11:35:33Z"
    },
    "message": "IBM Z: Add missing vector formats to .insn docs\n\ngas/\n\n\t* doc/c-s390.texi: Document vector instruction formats.",
    "tree": {
      "sha": "fee516e16170222951a4a7ecb2e1e8bbab7b010f",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/fee516e16170222951a4a7ecb2e1e8bbab7b010f"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/61ecbbae8eb1d161316380ca0175912f414725ce",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/61ecbbae8eb1d161316380ca0175912f414725ce",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/61ecbbae8eb1d161316380ca0175912f414725ce",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/61ecbbae8eb1d161316380ca0175912f414725ce/comments",
  "author": {
    "login": "Andreas-Krebbel",
    "id": 38103320,
    "node_id": "MDQ6VXNlcjM4MTAzMzIw",
    "avatar_url": "https://avatars.githubusercontent.com/u/38103320?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Andreas-Krebbel",
    "html_url": "https://github.com/Andreas-Krebbel",
    "followers_url": "https://api.github.com/users/Andreas-Krebbel/followers",
    "following_url": "https://api.github.com/users/Andreas-Krebbel/following{/other_user}",
    "gists_url": "https://api.github.com/users/Andreas-Krebbel/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Andreas-Krebbel/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Andreas-Krebbel/subscriptions",
    "organizations_url": "https://api.github.com/users/Andreas-Krebbel/orgs",
    "repos_url": "https://api.github.com/users/Andreas-Krebbel/repos",
    "events_url": "https://api.github.com/users/Andreas-Krebbel/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Andreas-Krebbel/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "Andreas-Krebbel",
    "id": 38103320,
    "node_id": "MDQ6VXNlcjM4MTAzMzIw",
    "avatar_url": "https://avatars.githubusercontent.com/u/38103320?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Andreas-Krebbel",
    "html_url": "https://github.com/Andreas-Krebbel",
    "followers_url": "https://api.github.com/users/Andreas-Krebbel/followers",
    "following_url": "https://api.github.com/users/Andreas-Krebbel/following{/other_user}",
    "gists_url": "https://api.github.com/users/Andreas-Krebbel/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Andreas-Krebbel/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Andreas-Krebbel/subscriptions",
    "organizations_url": "https://api.github.com/users/Andreas-Krebbel/orgs",
    "repos_url": "https://api.github.com/users/Andreas-Krebbel/repos",
    "events_url": "https://api.github.com/users/Andreas-Krebbel/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Andreas-Krebbel/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "f01fb44c0621b064996493bb5acd5077646ea84e",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/f01fb44c0621b064996493bb5acd5077646ea84e",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/f01fb44c0621b064996493bb5acd5077646ea84e"
    }
  ],
  "stats": {
    "total": 54,
    "additions": 53,
    "deletions": 1
  },
  "files": [
    {
      "sha": "4d675dc79ae538815e26333e17c71f8fd020fcb2",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/61ecbbae8eb1d161316380ca0175912f414725ce/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/61ecbbae8eb1d161316380ca0175912f414725ce/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=61ecbbae8eb1d161316380ca0175912f414725ce",
      "patch": "@@ -1,3 +1,7 @@\n+2021-02-03  Andreas Krebbel  <krebbel@linux.ibm.com>\n+\n+\t* doc/c-s390.texi: Document vector instruction formats.\n+\n 2021-02-01  Emery Hemingway  <ehmry@posteo.net>\n \n \t* configure.tgt: Add *-*-genode* as a target for AArch64 and x86."
    },
    {
      "sha": "02881c3c8bebe1a8f5fe26716298d49bb0ff2a39",
      "filename": "gas/doc/c-s390.texi",
      "status": "modified",
      "additions": 49,
      "deletions": 1,
      "changes": 50,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/61ecbbae8eb1d161316380ca0175912f414725ce/gas/doc/c-s390.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/61ecbbae8eb1d161316380ca0175912f414725ce/gas/doc/c-s390.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-s390.texi?ref=61ecbbae8eb1d161316380ca0175912f414725ce",
      "patch": "@@ -312,7 +312,7 @@ field. The notation changes as follows:\n @cindex instruction formats, s390\n @cindex s390 instruction formats\n \n-The Principles of Operation manuals lists 26 instruction formats where\n+The Principles of Operation manuals lists 35 instruction formats where\n some of the formats have multiple variants. For the @samp{.insn}\n pseudo directive the assembler recognizes some of the formats.\n Typically, the most general variant of the instruction format is used\n@@ -544,6 +544,54 @@ with the @samp{.insn} pseudo directive:\n 0        8    12   16   20            32   36           47\n @end verbatim\n \n+@item VRV format: <insn> V1,D2(V2,B2),M3\n+@verbatim\n++--------+----+----+----+-------------+----+------------+\n+| OpCode | V1 | V2 | B2 |     D2      | M3 |   Opcode   |\n++--------+----+----+----+-------------+----+------------+\n+0        8    12   16   20            32   36           47\n+@end verbatim\n+\n+@item VRI format: <insn> V1,V2,I3,M4,M5\n+@verbatim\n++--------+----+----+-------------+----+----+------------+\n+| OpCode | V1 | V2 |     I3      | M5 | M4 |   Opcode   |\n++--------+----+----+-------------+----+----+------------+\n+0        8    12   16            28   32   36           47\n+@end verbatim\n+\n+@item VRX format: <insn> V1,D2(R2,B2),M3\n+@verbatim\n++--------+----+----+----+-------------+----+------------+\n+| OpCode | V1 | R2 | B2 |     D2      | M3 |   Opcode   |\n++--------+----+----+----+-------------+----+------------+\n+0        8    12   16   20            32   36           47\n+@end verbatim\n+\n+@item VRS format: <insn> R1,V3,D2(B2),M4\n+@verbatim\n++--------+----+----+----+-------------+----+------------+\n+| OpCode | R1 | V3 | B2 |     D2      | M4 |   Opcode   |\n++--------+----+----+----+-------------+----+------------+\n+0        8    12   16   20            32   36           47\n+@end verbatim\n+\n+@item VRR format: <insn> V1,V2,V3,M4,M5,M6\n+@verbatim\n++--------+----+----+----+---+----+----+----+------------+\n+| OpCode | V1 | V2 | V3 |///| M6 | M5 | M4 |   Opcode   |\n++--------+----+----+----+---+----+----+----+------------+\n+0        8    12   16       24   28   32   36           47\n+@end verbatim\n+\n+@item VSI format: <insn> V1,D2(B2),I3\n+@verbatim\n++--------+---------+----+-------------+----+------------+\n+| OpCode |   I3    | B2 |     D2      | V1 |   Opcode   |\n++--------+---------+----+-------------+----+------------+\n+0        8         16   20            32   36           47\n+@end verbatim\n+\n @end table\n \n For the complete list of all instruction format variants see the"
    }
  ]
}