vio_0.v,verilog,xil_defaultlib,../../../../pipeline_CPU.srcs/sources_1/ip/vio_0/sim/vio_0.v,incdir="../../../../pipeline_CPU.srcs/sources_1/ip/vio_0/hdl/verilog"incdir="../../../../pipeline_CPU.srcs/sources_1/ip/vio_0/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
