#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb95010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb951a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xb8c4e0 .functor NOT 1, L_0xbc4fb0, C4<0>, C4<0>, C4<0>;
L_0xbc4d10 .functor XOR 1, L_0xbc4bd0, L_0xbc4c70, C4<0>, C4<0>;
L_0xbc4ea0 .functor XOR 1, L_0xbc4d10, L_0xbc4dd0, C4<0>, C4<0>;
v0xbc2270_0 .net *"_ivl_10", 0 0, L_0xbc4dd0;  1 drivers
v0xbc2370_0 .net *"_ivl_12", 0 0, L_0xbc4ea0;  1 drivers
v0xbc2450_0 .net *"_ivl_2", 0 0, L_0xbc4b30;  1 drivers
v0xbc2510_0 .net *"_ivl_4", 0 0, L_0xbc4bd0;  1 drivers
v0xbc25f0_0 .net *"_ivl_6", 0 0, L_0xbc4c70;  1 drivers
v0xbc2720_0 .net *"_ivl_8", 0 0, L_0xbc4d10;  1 drivers
v0xbc2800_0 .net "a", 0 0, v0xbbff00_0;  1 drivers
v0xbc28a0_0 .net "b", 0 0, v0xbbffa0_0;  1 drivers
v0xbc2940_0 .net "c", 0 0, v0xbc0040_0;  1 drivers
v0xbc29e0_0 .var "clk", 0 0;
v0xbc2a80_0 .net "d", 0 0, v0xbc0180_0;  1 drivers
v0xbc2b20_0 .net "q_dut", 0 0, L_0xbc44d0;  1 drivers
v0xbc2bc0_0 .net "q_ref", 0 0, L_0xb81ea0;  1 drivers
v0xbc2c60_0 .var/2u "stats1", 159 0;
v0xbc2d00_0 .var/2u "strobe", 0 0;
v0xbc2da0_0 .net "tb_match", 0 0, L_0xbc4fb0;  1 drivers
v0xbc2e60_0 .net "tb_mismatch", 0 0, L_0xb8c4e0;  1 drivers
v0xbc3030_0 .net "wavedrom_enable", 0 0, v0xbc0270_0;  1 drivers
v0xbc30d0_0 .net "wavedrom_title", 511 0, v0xbc0310_0;  1 drivers
L_0xbc4b30 .concat [ 1 0 0 0], L_0xb81ea0;
L_0xbc4bd0 .concat [ 1 0 0 0], L_0xb81ea0;
L_0xbc4c70 .concat [ 1 0 0 0], L_0xbc44d0;
L_0xbc4dd0 .concat [ 1 0 0 0], L_0xb81ea0;
L_0xbc4fb0 .cmp/eeq 1, L_0xbc4b30, L_0xbc4ea0;
S_0xb95330 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0xb951a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb81ea0 .functor OR 1, v0xbc0040_0, v0xbbffa0_0, C4<0>, C4<0>;
v0xb8c750_0 .net "a", 0 0, v0xbbff00_0;  alias, 1 drivers
v0xb8c7f0_0 .net "b", 0 0, v0xbbffa0_0;  alias, 1 drivers
v0xb81ff0_0 .net "c", 0 0, v0xbc0040_0;  alias, 1 drivers
v0xb82090_0 .net "d", 0 0, v0xbc0180_0;  alias, 1 drivers
v0xbbf500_0 .net "q", 0 0, L_0xb81ea0;  alias, 1 drivers
S_0xbbf6b0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0xb951a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xbbff00_0 .var "a", 0 0;
v0xbbffa0_0 .var "b", 0 0;
v0xbc0040_0 .var "c", 0 0;
v0xbc00e0_0 .net "clk", 0 0, v0xbc29e0_0;  1 drivers
v0xbc0180_0 .var "d", 0 0;
v0xbc0270_0 .var "wavedrom_enable", 0 0;
v0xbc0310_0 .var "wavedrom_title", 511 0;
E_0xb90170/0 .event negedge, v0xbc00e0_0;
E_0xb90170/1 .event posedge, v0xbc00e0_0;
E_0xb90170 .event/or E_0xb90170/0, E_0xb90170/1;
E_0xb903c0 .event posedge, v0xbc00e0_0;
E_0xb7a9f0 .event negedge, v0xbc00e0_0;
S_0xbbfa00 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xbbf6b0;
 .timescale -12 -12;
v0xbbfc00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbbfd00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xbbf6b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbc0470 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0xb951a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0xb95a90 .functor AND 1, v0xbbff00_0, L_0xbc3280, C4<1>, C4<1>;
L_0xb8c550 .functor AND 1, L_0xb95a90, v0xbc0040_0, C4<1>, C4<1>;
L_0xbc3420 .functor AND 1, L_0xb8c550, v0xbc0180_0, C4<1>, C4<1>;
L_0xbc3690 .functor AND 1, L_0xbc3520, L_0xbc35c0, C4<1>, C4<1>;
L_0xbc3880 .functor AND 1, L_0xbc3690, L_0xbc37b0, C4<1>, C4<1>;
L_0xbc3a30 .functor AND 1, L_0xbc3880, L_0xbc3990, C4<1>, C4<1>;
L_0xbc3b80 .functor OR 1, L_0xbc3420, L_0xbc3a30, C4<0>, C4<0>;
L_0xbc3d70 .functor AND 1, L_0xbc3c90, v0xbbffa0_0, C4<1>, C4<1>;
L_0xbc3e80 .functor AND 1, L_0xbc3d70, v0xbc0040_0, C4<1>, C4<1>;
L_0xbc3fe0 .functor AND 1, L_0xbc3e80, L_0xbc3f40, C4<1>, C4<1>;
L_0xbc4150 .functor OR 1, L_0xbc3b80, L_0xbc3fe0, C4<0>, C4<0>;
L_0xbc4410 .functor AND 1, v0xbbff00_0, L_0xbc4210, C4<1>, C4<1>;
L_0xbc46f0 .functor AND 1, L_0xbc4410, L_0xbc4540, C4<1>, C4<1>;
L_0xbc4900 .functor AND 1, L_0xbc46f0, L_0xbc4800, C4<1>, C4<1>;
L_0xbc44d0 .functor OR 1, L_0xbc4150, L_0xbc4900, C4<0>, C4<0>;
v0xbc0760_0 .net *"_ivl_1", 0 0, L_0xbc3280;  1 drivers
v0xbc0820_0 .net *"_ivl_11", 0 0, L_0xbc35c0;  1 drivers
v0xbc08e0_0 .net *"_ivl_12", 0 0, L_0xbc3690;  1 drivers
v0xbc09d0_0 .net *"_ivl_15", 0 0, L_0xbc37b0;  1 drivers
v0xbc0a90_0 .net *"_ivl_16", 0 0, L_0xbc3880;  1 drivers
v0xbc0bc0_0 .net *"_ivl_19", 0 0, L_0xbc3990;  1 drivers
v0xbc0c80_0 .net *"_ivl_2", 0 0, L_0xb95a90;  1 drivers
v0xbc0d60_0 .net *"_ivl_20", 0 0, L_0xbc3a30;  1 drivers
v0xbc0e40_0 .net *"_ivl_22", 0 0, L_0xbc3b80;  1 drivers
v0xbc0f20_0 .net *"_ivl_25", 0 0, L_0xbc3c90;  1 drivers
v0xbc0fe0_0 .net *"_ivl_26", 0 0, L_0xbc3d70;  1 drivers
v0xbc10c0_0 .net *"_ivl_28", 0 0, L_0xbc3e80;  1 drivers
v0xbc11a0_0 .net *"_ivl_31", 0 0, L_0xbc3f40;  1 drivers
v0xbc1260_0 .net *"_ivl_32", 0 0, L_0xbc3fe0;  1 drivers
v0xbc1340_0 .net *"_ivl_34", 0 0, L_0xbc4150;  1 drivers
v0xbc1420_0 .net *"_ivl_37", 0 0, L_0xbc4210;  1 drivers
v0xbc14e0_0 .net *"_ivl_38", 0 0, L_0xbc4410;  1 drivers
v0xbc15c0_0 .net *"_ivl_4", 0 0, L_0xb8c550;  1 drivers
v0xbc16a0_0 .net *"_ivl_41", 0 0, L_0xbc4540;  1 drivers
v0xbc1760_0 .net *"_ivl_42", 0 0, L_0xbc46f0;  1 drivers
v0xbc1840_0 .net *"_ivl_45", 0 0, L_0xbc4800;  1 drivers
v0xbc1900_0 .net *"_ivl_46", 0 0, L_0xbc4900;  1 drivers
v0xbc19e0_0 .net *"_ivl_6", 0 0, L_0xbc3420;  1 drivers
v0xbc1ac0_0 .net *"_ivl_9", 0 0, L_0xbc3520;  1 drivers
v0xbc1b80_0 .net "a", 0 0, v0xbbff00_0;  alias, 1 drivers
v0xbc1c20_0 .net "b", 0 0, v0xbbffa0_0;  alias, 1 drivers
v0xbc1d10_0 .net "c", 0 0, v0xbc0040_0;  alias, 1 drivers
v0xbc1e00_0 .net "d", 0 0, v0xbc0180_0;  alias, 1 drivers
v0xbc1ef0_0 .net "q", 0 0, L_0xbc44d0;  alias, 1 drivers
L_0xbc3280 .reduce/nor v0xbbffa0_0;
L_0xbc3520 .reduce/nor v0xbbff00_0;
L_0xbc35c0 .reduce/nor v0xbbffa0_0;
L_0xbc37b0 .reduce/nor v0xbc0040_0;
L_0xbc3990 .reduce/nor v0xbc0180_0;
L_0xbc3c90 .reduce/nor v0xbbff00_0;
L_0xbc3f40 .reduce/nor v0xbc0180_0;
L_0xbc4210 .reduce/nor v0xbbffa0_0;
L_0xbc4540 .reduce/nor v0xbc0040_0;
L_0xbc4800 .reduce/nor v0xbc0180_0;
S_0xbc2050 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0xb951a0;
 .timescale -12 -12;
E_0xb8ff10 .event anyedge, v0xbc2d00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbc2d00_0;
    %nor/r;
    %assign/vec4 v0xbc2d00_0, 0;
    %wait E_0xb8ff10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbbf6b0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbbffa0_0, 0;
    %assign/vec4 v0xbbff00_0, 0;
    %wait E_0xb7a9f0;
    %wait E_0xb903c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbbffa0_0, 0;
    %assign/vec4 v0xbbff00_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb90170;
    %load/vec4 v0xbbff00_0;
    %load/vec4 v0xbbffa0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbc0040_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xbc0180_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbbffa0_0, 0;
    %assign/vec4 v0xbbff00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0xbbfd00;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb90170;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xbc0180_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0040_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbbffa0_0, 0;
    %assign/vec4 v0xbbff00_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xb951a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc29e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc2d00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xb951a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xbc29e0_0;
    %inv;
    %store/vec4 v0xbc29e0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xb951a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbc00e0_0, v0xbc2e60_0, v0xbc2800_0, v0xbc28a0_0, v0xbc2940_0, v0xbc2a80_0, v0xbc2bc0_0, v0xbc2b20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xb951a0;
T_7 ;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xb951a0;
T_8 ;
    %wait E_0xb90170;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbc2c60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc2c60_0, 4, 32;
    %load/vec4 v0xbc2da0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc2c60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbc2c60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc2c60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xbc2bc0_0;
    %load/vec4 v0xbc2bc0_0;
    %load/vec4 v0xbc2b20_0;
    %xor;
    %load/vec4 v0xbc2bc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc2c60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xbc2c60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc2c60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit4/iter0/response3/top_module.sv";
