// Seed: 38038352
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri id_6,
    output wor id_7,
    input wire id_8,
    output wand id_9,
    input tri id_10,
    input uwire id_11,
    output uwire id_12,
    input wor id_13,
    output wor id_14,
    input uwire id_15,
    input wor id_16
    , id_20,
    input tri1 id_17,
    input tri id_18
);
  assign id_12 = id_11;
  id_21(
      .id_0(id_6), .id_1(1), .id_2(id_16), .id_3()
  );
  wire id_22, id_23;
  wire id_24;
  assign id_12 = 1;
  wire id_25, id_26;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output tri0 id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5
);
  always begin
    if (1) id_1 = id_4;
  end
  wire id_7, id_8, id_9;
  module_0(
      id_3,
      id_3,
      id_4,
      id_1,
      id_5,
      id_3,
      id_5,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_1,
      id_0,
      id_5,
      id_4,
      id_4
  );
  wire id_10, id_11;
endmodule
