#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Thu Feb 07 12:06:09 2019
# Process ID: 7684
# Log file: C:/Users/subir/Desktop/VHDL Projects/half_full_adder/vivado.log
# Journal file: C:/Users/subir/Desktop/VHDL Projects/half_full_adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 710.871 ; gain = 79.590
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'half_full_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.sim/sim_1/behav'
"xvhdl -m32 -prj half_full_adder_vhdl.prj"
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.srcs/sources_1/new/half_full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity half_full_adder
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2014.4/bin/unwrapped/win32.o/xelab.exe -wto 3851abbdd98c44659c08366e30d7213a --debug typical --relax -L xil_defaultlib -L secureip --snapshot half_full_adder_behav xil_defaultlib.half_full_adder -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.half_full_adder
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot half_full_adder_behav

****** Webtalk v2014.4
  **** SW Build 1071353 on Tue Nov 18 18:06:20 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/subir/Desktop/VHDL -notrace
couldn't read file "C:/Users/subir/Desktop/VHDL": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Feb 07 12:07:10 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 710.871 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/subir/Desktop/VHDL Projects/half_full_adder/half_full_adder.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "half_full_adder_behav -key {Behavioral:sim_1:Functional:half_full_adder} -tclbatch {half_full_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
open_wave_config {C:/Users/subir/Desktop/VHDL Projects/half_full_adder\half_full_adder_behav.wcfg}
source half_full_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'half_full_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 717.418 ; gain = 6.547
add_force {/half_full_adder/a} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/half_full_adder/a} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/half_full_adder/b} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/half_full_adder/b} -radix bin {1 0ns} {0 100000ps} -repeat_every 200000ps
add_force {/half_full_adder/b} -radix bin {1 0ns} {0 100000ps} -repeat_every 200000ps
add_force {/half_full_adder/carry} -radix bin {1 0ns} {0 150000ps} -repeat_every 300000ps
add_force {/half_full_adder/carry} -radix bin {1 0ns} {0 150000ps} -repeat_every 300000ps
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 07 12:11:51 2019...
