// Seed: 52821391
module module_0;
  assign id_1 = id_1 == -1'b0;
  parameter id_2 = 1 & -1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wire id_3,
    output wor id_4,
    input tri id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    input tri0 id_10,
    input wor id_11
);
  wire id_13;
  id_14 :
  assert property (@(id_8) id_3);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  int id_15;
  xor primCall (id_0, id_1, id_10, id_11, id_13, id_14, id_2, id_3, id_5, id_6, id_8);
  assign id_4 = id_8;
  wire id_16;
  wire id_17;
endmodule
