
remoteController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a54  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08009b68  08009b68  0000ab68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a01c  0800a01c  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a01c  0800a01c  0000b01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a024  0800a024  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a024  0800a024  0000b024  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800a02c  0800a02c  0000b02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a034  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  200001d4  0800a208  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000052c  0800a208  0000c52c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120c0  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003726  00000000  00000000  0001e2bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  000219e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dc0  00000000  00000000  00022be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b96a  00000000  00000000  000239a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c3d  00000000  00000000  0003f312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009427c  00000000  00000000  00055f4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea1cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005dd8  00000000  00000000  000ea210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  000effe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08009b4c 	.word	0x08009b4c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08009b4c 	.word	0x08009b4c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <CS_Select>:

extern SPI_HandleTypeDef hspi1;
#define NRF24_SPI &hspi1

void CS_Select (void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_RESET);
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2102      	movs	r1, #2
 8000bdc:	4802      	ldr	r0, [pc, #8]	@ (8000be8 <CS_Select+0x14>)
 8000bde:	f002 f9bf 	bl	8002f60 <HAL_GPIO_WritePin>
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40010c00 	.word	0x40010c00

08000bec <CS_UnSelect>:

void CS_UnSelect (void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_SET);
 8000bf0:	2201      	movs	r2, #1
 8000bf2:	2102      	movs	r1, #2
 8000bf4:	4802      	ldr	r0, [pc, #8]	@ (8000c00 <CS_UnSelect+0x14>)
 8000bf6:	f002 f9b3 	bl	8002f60 <HAL_GPIO_WritePin>
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40010c00 	.word	0x40010c00

08000c04 <CE_Enable>:


void CE_Enable (void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_SET);
 8000c08:	2201      	movs	r2, #1
 8000c0a:	2101      	movs	r1, #1
 8000c0c:	4802      	ldr	r0, [pc, #8]	@ (8000c18 <CE_Enable+0x14>)
 8000c0e:	f002 f9a7 	bl	8002f60 <HAL_GPIO_WritePin>
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40010c00 	.word	0x40010c00

08000c1c <CE_Disable>:

void CE_Disable (void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2101      	movs	r1, #1
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <CE_Disable+0x14>)
 8000c26:	f002 f99b 	bl	8002f60 <HAL_GPIO_WritePin>
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	40010c00 	.word	0x40010c00

08000c34 <nrf24_WriteReg>:



// write a single byte to the particular register
void nrf24_WriteReg (uint8_t Reg, uint8_t Data)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	460a      	mov	r2, r1
 8000c3e:	71fb      	strb	r3, [r7, #7]
 8000c40:	4613      	mov	r3, r2
 8000c42:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	f043 0320 	orr.w	r3, r3, #32
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	733b      	strb	r3, [r7, #12]
	buf[1] = Data;
 8000c4e:	79bb      	ldrb	r3, [r7, #6]
 8000c50:	737b      	strb	r3, [r7, #13]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8000c52:	f7ff ffbf 	bl	8000bd4 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 2, 1000);
 8000c56:	f107 010c 	add.w	r1, r7, #12
 8000c5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c5e:	2202      	movs	r2, #2
 8000c60:	4804      	ldr	r0, [pc, #16]	@ (8000c74 <nrf24_WriteReg+0x40>)
 8000c62:	f002 fedf 	bl	8003a24 <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8000c66:	f7ff ffc1 	bl	8000bec <CS_UnSelect>
}
 8000c6a:	bf00      	nop
 8000c6c:	3710      	adds	r7, #16
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	200002a4 	.word	0x200002a4

08000c78 <nrf24_WriteRegMulti>:

//write multiple bytes starting from a particular register
void nrf24_WriteRegMulti (uint8_t Reg, uint8_t *data, int size)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	4603      	mov	r3, r0
 8000c80:	60b9      	str	r1, [r7, #8]
 8000c82:	607a      	str	r2, [r7, #4]
 8000c84:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];
	buf[0] = Reg|1<<5;
 8000c86:	7bfb      	ldrb	r3, [r7, #15]
 8000c88:	f043 0320 	orr.w	r3, r3, #32
 8000c8c:	b2db      	uxtb	r3, r3
 8000c8e:	753b      	strb	r3, [r7, #20]
//	buf[1] = Data;

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8000c90:	f7ff ffa0 	bl	8000bd4 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, buf, 1, 100);
 8000c94:	f107 0114 	add.w	r1, r7, #20
 8000c98:	2364      	movs	r3, #100	@ 0x64
 8000c9a:	2201      	movs	r2, #1
 8000c9c:	4808      	ldr	r0, [pc, #32]	@ (8000cc0 <nrf24_WriteRegMulti+0x48>)
 8000c9e:	f002 fec1 	bl	8003a24 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(NRF24_SPI, data, size, 1000);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	b29a      	uxth	r2, r3
 8000ca6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000caa:	68b9      	ldr	r1, [r7, #8]
 8000cac:	4804      	ldr	r0, [pc, #16]	@ (8000cc0 <nrf24_WriteRegMulti+0x48>)
 8000cae:	f002 feb9 	bl	8003a24 <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8000cb2:	f7ff ff9b 	bl	8000bec <CS_UnSelect>
}
 8000cb6:	bf00      	nop
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200002a4 	.word	0x200002a4

08000cc4 <nrf24_ReadReg>:


uint8_t nrf24_ReadReg (uint8_t Reg)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	73fb      	strb	r3, [r7, #15]

	// Pull the CS Pin LOW to select the device
	CS_Select();
 8000cd2:	f7ff ff7f 	bl	8000bd4 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &Reg, 1, 100);
 8000cd6:	1df9      	adds	r1, r7, #7
 8000cd8:	2364      	movs	r3, #100	@ 0x64
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4808      	ldr	r0, [pc, #32]	@ (8000d00 <nrf24_ReadReg+0x3c>)
 8000cde:	f002 fea1 	bl	8003a24 <HAL_SPI_Transmit>
	HAL_SPI_Receive(NRF24_SPI, &data, 1, 100);
 8000ce2:	f107 010f 	add.w	r1, r7, #15
 8000ce6:	2364      	movs	r3, #100	@ 0x64
 8000ce8:	2201      	movs	r2, #1
 8000cea:	4805      	ldr	r0, [pc, #20]	@ (8000d00 <nrf24_ReadReg+0x3c>)
 8000cec:	f002 ffde 	bl	8003cac <HAL_SPI_Receive>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8000cf0:	f7ff ff7c 	bl	8000bec <CS_UnSelect>

	return data;
 8000cf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	200002a4 	.word	0x200002a4

08000d04 <nrfsendCmd>:
}


// send the command to the NRF
void nrfsendCmd (uint8_t cmd)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	71fb      	strb	r3, [r7, #7]
	// Pull the CS Pin LOW to select the device
	CS_Select();
 8000d0e:	f7ff ff61 	bl	8000bd4 <CS_Select>

	HAL_SPI_Transmit(NRF24_SPI, &cmd, 1, 100);
 8000d12:	1df9      	adds	r1, r7, #7
 8000d14:	2364      	movs	r3, #100	@ 0x64
 8000d16:	2201      	movs	r2, #1
 8000d18:	4804      	ldr	r0, [pc, #16]	@ (8000d2c <nrfsendCmd+0x28>)
 8000d1a:	f002 fe83 	bl	8003a24 <HAL_SPI_Transmit>

	// Pull the CS HIGH to release the device
	CS_UnSelect();
 8000d1e:	f7ff ff65 	bl	8000bec <CS_UnSelect>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	200002a4 	.word	0x200002a4

08000d30 <nrf24_reset>:

void nrf24_reset(uint8_t REG)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b088      	sub	sp, #32
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	71fb      	strb	r3, [r7, #7]
	if (REG == STATUS)
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	2b07      	cmp	r3, #7
 8000d3e:	d104      	bne.n	8000d4a <nrf24_reset+0x1a>
	{
		nrf24_WriteReg(STATUS, 0x00);
 8000d40:	2100      	movs	r1, #0
 8000d42:	2007      	movs	r0, #7
 8000d44:	f7ff ff76 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
	nrf24_WriteReg(FIFO_STATUS, 0x11);
	nrf24_WriteReg(DYNPD, 0);
	nrf24_WriteReg(FEATURE, 0);
	}
}
 8000d48:	e090      	b.n	8000e6c <nrf24_reset+0x13c>
	else if (REG == FIFO_STATUS)
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2b17      	cmp	r3, #23
 8000d4e:	d104      	bne.n	8000d5a <nrf24_reset+0x2a>
		nrf24_WriteReg(FIFO_STATUS, 0x11);
 8000d50:	2111      	movs	r1, #17
 8000d52:	2017      	movs	r0, #23
 8000d54:	f7ff ff6e 	bl	8000c34 <nrf24_WriteReg>
}
 8000d58:	e088      	b.n	8000e6c <nrf24_reset+0x13c>
	nrf24_WriteReg(CONFIG, 0x08);
 8000d5a:	2108      	movs	r1, #8
 8000d5c:	2000      	movs	r0, #0
 8000d5e:	f7ff ff69 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0x3F);
 8000d62:	213f      	movs	r1, #63	@ 0x3f
 8000d64:	2001      	movs	r0, #1
 8000d66:	f7ff ff65 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0x03);
 8000d6a:	2103      	movs	r1, #3
 8000d6c:	2002      	movs	r0, #2
 8000d6e:	f7ff ff61 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 8000d72:	2103      	movs	r1, #3
 8000d74:	2003      	movs	r0, #3
 8000d76:	f7ff ff5d 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0x03);
 8000d7a:	2103      	movs	r1, #3
 8000d7c:	2004      	movs	r0, #4
 8000d7e:	f7ff ff59 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0x02);
 8000d82:	2102      	movs	r1, #2
 8000d84:	2005      	movs	r0, #5
 8000d86:	f7ff ff55 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x06);
 8000d8a:	2106      	movs	r1, #6
 8000d8c:	2006      	movs	r0, #6
 8000d8e:	f7ff ff51 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(STATUS, 0x00);
 8000d92:	2100      	movs	r1, #0
 8000d94:	2007      	movs	r0, #7
 8000d96:	f7ff ff4d 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(OBSERVE_TX, 0x00);
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	2008      	movs	r0, #8
 8000d9e:	f7ff ff49 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(CD, 0x00);
 8000da2:	2100      	movs	r1, #0
 8000da4:	2009      	movs	r0, #9
 8000da6:	f7ff ff45 	bl	8000c34 <nrf24_WriteReg>
	uint8_t rx_addr_p0_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8000daa:	4a32      	ldr	r2, [pc, #200]	@ (8000e74 <nrf24_reset+0x144>)
 8000dac:	f107 0318 	add.w	r3, r7, #24
 8000db0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000db4:	6018      	str	r0, [r3, #0]
 8000db6:	3304      	adds	r3, #4
 8000db8:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P0, rx_addr_p0_def, 5);
 8000dba:	f107 0318 	add.w	r3, r7, #24
 8000dbe:	2205      	movs	r2, #5
 8000dc0:	4619      	mov	r1, r3
 8000dc2:	200a      	movs	r0, #10
 8000dc4:	f7ff ff58 	bl	8000c78 <nrf24_WriteRegMulti>
	uint8_t rx_addr_p1_def[5] = {0xC2, 0xC2, 0xC2, 0xC2, 0xC2};
 8000dc8:	4a2b      	ldr	r2, [pc, #172]	@ (8000e78 <nrf24_reset+0x148>)
 8000dca:	f107 0310 	add.w	r3, r7, #16
 8000dce:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000dd2:	6018      	str	r0, [r3, #0]
 8000dd4:	3304      	adds	r3, #4
 8000dd6:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(RX_ADDR_P1, rx_addr_p1_def, 5);
 8000dd8:	f107 0310 	add.w	r3, r7, #16
 8000ddc:	2205      	movs	r2, #5
 8000dde:	4619      	mov	r1, r3
 8000de0:	200b      	movs	r0, #11
 8000de2:	f7ff ff49 	bl	8000c78 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_ADDR_P2, 0xC3);
 8000de6:	21c3      	movs	r1, #195	@ 0xc3
 8000de8:	200c      	movs	r0, #12
 8000dea:	f7ff ff23 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P3, 0xC4);
 8000dee:	21c4      	movs	r1, #196	@ 0xc4
 8000df0:	200d      	movs	r0, #13
 8000df2:	f7ff ff1f 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P4, 0xC5);
 8000df6:	21c5      	movs	r1, #197	@ 0xc5
 8000df8:	200e      	movs	r0, #14
 8000dfa:	f7ff ff1b 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_ADDR_P5, 0xC6);
 8000dfe:	21c6      	movs	r1, #198	@ 0xc6
 8000e00:	200f      	movs	r0, #15
 8000e02:	f7ff ff17 	bl	8000c34 <nrf24_WriteReg>
	uint8_t tx_addr_def[5] = {0xE7, 0xE7, 0xE7, 0xE7, 0xE7};
 8000e06:	4a1b      	ldr	r2, [pc, #108]	@ (8000e74 <nrf24_reset+0x144>)
 8000e08:	f107 0308 	add.w	r3, r7, #8
 8000e0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e10:	6018      	str	r0, [r3, #0]
 8000e12:	3304      	adds	r3, #4
 8000e14:	7019      	strb	r1, [r3, #0]
	nrf24_WriteRegMulti(TX_ADDR, tx_addr_def, 5);
 8000e16:	f107 0308 	add.w	r3, r7, #8
 8000e1a:	2205      	movs	r2, #5
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	2010      	movs	r0, #16
 8000e20:	f7ff ff2a 	bl	8000c78 <nrf24_WriteRegMulti>
	nrf24_WriteReg(RX_PW_P0, 0);
 8000e24:	2100      	movs	r1, #0
 8000e26:	2011      	movs	r0, #17
 8000e28:	f7ff ff04 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P1, 0);
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	2012      	movs	r0, #18
 8000e30:	f7ff ff00 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P2, 0);
 8000e34:	2100      	movs	r1, #0
 8000e36:	2013      	movs	r0, #19
 8000e38:	f7ff fefc 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P3, 0);
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2014      	movs	r0, #20
 8000e40:	f7ff fef8 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P4, 0);
 8000e44:	2100      	movs	r1, #0
 8000e46:	2015      	movs	r0, #21
 8000e48:	f7ff fef4 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(RX_PW_P5, 0);
 8000e4c:	2100      	movs	r1, #0
 8000e4e:	2016      	movs	r0, #22
 8000e50:	f7ff fef0 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(FIFO_STATUS, 0x11);
 8000e54:	2111      	movs	r1, #17
 8000e56:	2017      	movs	r0, #23
 8000e58:	f7ff feec 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(DYNPD, 0);
 8000e5c:	2100      	movs	r1, #0
 8000e5e:	201c      	movs	r0, #28
 8000e60:	f7ff fee8 	bl	8000c34 <nrf24_WriteReg>
	nrf24_WriteReg(FEATURE, 0);
 8000e64:	2100      	movs	r1, #0
 8000e66:	201d      	movs	r0, #29
 8000e68:	f7ff fee4 	bl	8000c34 <nrf24_WriteReg>
}
 8000e6c:	bf00      	nop
 8000e6e:	3720      	adds	r7, #32
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	08009b68 	.word	0x08009b68
 8000e78:	08009b70 	.word	0x08009b70

08000e7c <NRF24_Init>:




void NRF24_Init (void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	// disable the chip before configuring the device
	CE_Disable();
 8000e80:	f7ff fecc 	bl	8000c1c <CE_Disable>


	// reset everything
	nrf24_reset (0);
 8000e84:	2000      	movs	r0, #0
 8000e86:	f7ff ff53 	bl	8000d30 <nrf24_reset>

	nrf24_WriteReg(CONFIG, 0);  // will be configured later
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	f7ff fed1 	bl	8000c34 <nrf24_WriteReg>

	nrf24_WriteReg(EN_AA, 0);  // No Auto ACK
 8000e92:	2100      	movs	r1, #0
 8000e94:	2001      	movs	r0, #1
 8000e96:	f7ff fecd 	bl	8000c34 <nrf24_WriteReg>

	nrf24_WriteReg (EN_RXADDR, 0);  // Not Enabling any data pipe right now
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	2002      	movs	r0, #2
 8000e9e:	f7ff fec9 	bl	8000c34 <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_AW, 0x03);  // 5 Bytes for the TX/RX address
 8000ea2:	2103      	movs	r1, #3
 8000ea4:	2003      	movs	r0, #3
 8000ea6:	f7ff fec5 	bl	8000c34 <nrf24_WriteReg>

	nrf24_WriteReg (SETUP_RETR, 0);   // No retransmission
 8000eaa:	2100      	movs	r1, #0
 8000eac:	2004      	movs	r0, #4
 8000eae:	f7ff fec1 	bl	8000c34 <nrf24_WriteReg>

	nrf24_WriteReg (RF_CH, 0);  // will be setup during Tx or RX
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2005      	movs	r0, #5
 8000eb6:	f7ff febd 	bl	8000c34 <nrf24_WriteReg>

	nrf24_WriteReg (RF_SETUP, 0x06);   // Power= 0db, data rate = 1Mbps
 8000eba:	2106      	movs	r1, #6
 8000ebc:	2006      	movs	r0, #6
 8000ebe:	f7ff feb9 	bl	8000c34 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 8000ec2:	f7ff fe9f 	bl	8000c04 <CE_Enable>

}
 8000ec6:	bf00      	nop
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <NRF24_TxMode>:


// set up the Tx mode

void NRF24_TxMode (uint8_t *Address, uint8_t channel)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b084      	sub	sp, #16
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
 8000ed2:	460b      	mov	r3, r1
 8000ed4:	70fb      	strb	r3, [r7, #3]
	// disable the chip before configuring the device
	CE_Disable();
 8000ed6:	f7ff fea1 	bl	8000c1c <CE_Disable>

	nrf24_WriteReg (RF_CH, channel);  // select the channel
 8000eda:	78fb      	ldrb	r3, [r7, #3]
 8000edc:	4619      	mov	r1, r3
 8000ede:	2005      	movs	r0, #5
 8000ee0:	f7ff fea8 	bl	8000c34 <nrf24_WriteReg>

	nrf24_WriteRegMulti(TX_ADDR, Address, 5);  // Write the TX address
 8000ee4:	2205      	movs	r2, #5
 8000ee6:	6879      	ldr	r1, [r7, #4]
 8000ee8:	2010      	movs	r0, #16
 8000eea:	f7ff fec5 	bl	8000c78 <nrf24_WriteRegMulti>


	// power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f7ff fee8 	bl	8000cc4 <nrf24_ReadReg>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	73fb      	strb	r3, [r7, #15]
	config = config | (1<<1);   // write 1 in the PWR_UP bit
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	f043 0302 	orr.w	r3, r3, #2
 8000efe:	73fb      	strb	r3, [r7, #15]
//	config = config & (0xF2);    // write 0 in the PRIM_RX, and 1 in the PWR_UP, and all other bits are masked
	nrf24_WriteReg (CONFIG, config);
 8000f00:	7bfb      	ldrb	r3, [r7, #15]
 8000f02:	4619      	mov	r1, r3
 8000f04:	2000      	movs	r0, #0
 8000f06:	f7ff fe95 	bl	8000c34 <nrf24_WriteReg>

	// Enable the chip after configuring the device
	CE_Enable();
 8000f0a:	f7ff fe7b 	bl	8000c04 <CE_Enable>
}
 8000f0e:	bf00      	nop
 8000f10:	3710      	adds	r7, #16
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <NRF24_Transmit>:


// transmit the data

uint8_t NRF24_Transmit (uint8_t *data)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	73bb      	strb	r3, [r7, #14]

	// select the device
	CS_Select();
 8000f24:	f7ff fe56 	bl	8000bd4 <CS_Select>

	// payload command
	cmdtosend = W_TX_PAYLOAD;
 8000f28:	23a0      	movs	r3, #160	@ 0xa0
 8000f2a:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Transmit(NRF24_SPI, &cmdtosend, 1, 100);
 8000f2c:	f107 010e 	add.w	r1, r7, #14
 8000f30:	2364      	movs	r3, #100	@ 0x64
 8000f32:	2201      	movs	r2, #1
 8000f34:	4816      	ldr	r0, [pc, #88]	@ (8000f90 <NRF24_Transmit+0x78>)
 8000f36:	f002 fd75 	bl	8003a24 <HAL_SPI_Transmit>

	// send the payload
	HAL_SPI_Transmit(NRF24_SPI, data, 32, 1000);
 8000f3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f3e:	2220      	movs	r2, #32
 8000f40:	6879      	ldr	r1, [r7, #4]
 8000f42:	4813      	ldr	r0, [pc, #76]	@ (8000f90 <NRF24_Transmit+0x78>)
 8000f44:	f002 fd6e 	bl	8003a24 <HAL_SPI_Transmit>

	// Unselect the device
	CS_UnSelect();
 8000f48:	f7ff fe50 	bl	8000bec <CS_UnSelect>

	HAL_Delay(1);
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	f000 ff1f 	bl	8001d90 <HAL_Delay>

	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 8000f52:	2017      	movs	r0, #23
 8000f54:	f7ff feb6 	bl	8000cc4 <nrf24_ReadReg>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	73fb      	strb	r3, [r7, #15]

	// check the fourth bit of FIFO_STATUS to know if the TX fifo is empty
	if ((fifostatus&(1<<4)) && (!(fifostatus&(1<<3))))
 8000f5c:	7bfb      	ldrb	r3, [r7, #15]
 8000f5e:	f003 0310 	and.w	r3, r3, #16
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d00f      	beq.n	8000f86 <NRF24_Transmit+0x6e>
 8000f66:	7bfb      	ldrb	r3, [r7, #15]
 8000f68:	f003 0308 	and.w	r3, r3, #8
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d10a      	bne.n	8000f86 <NRF24_Transmit+0x6e>
	{
		cmdtosend = FLUSH_TX;
 8000f70:	23e1      	movs	r3, #225	@ 0xe1
 8000f72:	73bb      	strb	r3, [r7, #14]
		nrfsendCmd(cmdtosend);
 8000f74:	7bbb      	ldrb	r3, [r7, #14]
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fec4 	bl	8000d04 <nrfsendCmd>

		// reset FIFO_STATUS
		nrf24_reset (FIFO_STATUS);
 8000f7c:	2017      	movs	r0, #23
 8000f7e:	f7ff fed7 	bl	8000d30 <nrf24_reset>

		return 1;
 8000f82:	2301      	movs	r3, #1
 8000f84:	e000      	b.n	8000f88 <NRF24_Transmit+0x70>
	}

	return 0;
 8000f86:	2300      	movs	r3, #0
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	200002a4 	.word	0x200002a4

08000f94 <NRF24_IsChipConnected>:
}



uint8_t NRF24_IsChipConnected()
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b082      	sub	sp, #8
 8000f98:	af00      	add	r7, sp, #0
	uint8_t retVal = nrf24_ReadReg(SETUP_AW);
 8000f9a:	2003      	movs	r0, #3
 8000f9c:	f7ff fe92 	bl	8000cc4 <nrf24_ReadReg>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	71fb      	strb	r3, [r7, #7]


	return retVal == 3 ? 1 : 0;
 8000fa4:	79fb      	ldrb	r3, [r7, #7]
 8000fa6:	2b03      	cmp	r3, #3
 8000fa8:	bf0c      	ite	eq
 8000faa:	2301      	moveq	r3, #1
 8000fac:	2300      	movne	r3, #0
 8000fae:	b2db      	uxtb	r3, r3
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000fbe:	1d3b      	adds	r3, r7, #4
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fc8:	4b2e      	ldr	r3, [pc, #184]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8000fca:	4a2f      	ldr	r2, [pc, #188]	@ (8001088 <MX_ADC1_Init+0xd0>)
 8000fcc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000fce:	4b2d      	ldr	r3, [pc, #180]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8000fd0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fd4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000fd6:	4b2b      	ldr	r3, [pc, #172]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8000fd8:	2201      	movs	r2, #1
 8000fda:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fdc:	4b29      	ldr	r3, [pc, #164]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fe2:	4b28      	ldr	r3, [pc, #160]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8000fe4:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000fe8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fea:	4b26      	ldr	r3, [pc, #152]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000ff0:	4b24      	ldr	r3, [pc, #144]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8000ff2:	2204      	movs	r2, #4
 8000ff4:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ff6:	4823      	ldr	r0, [pc, #140]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8000ff8:	f000 feee 	bl	8001dd8 <HAL_ADC_Init>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001002:	f000 fa1d 	bl	8001440 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001006:	2300      	movs	r3, #0
 8001008:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800100a:	2301      	movs	r3, #1
 800100c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800100e:	2307      	movs	r3, #7
 8001010:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001012:	1d3b      	adds	r3, r7, #4
 8001014:	4619      	mov	r1, r3
 8001016:	481b      	ldr	r0, [pc, #108]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8001018:	f001 f8b0 	bl	800217c <HAL_ADC_ConfigChannel>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001022:	f000 fa0d 	bl	8001440 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001026:	2301      	movs	r3, #1
 8001028:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800102a:	2302      	movs	r3, #2
 800102c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800102e:	1d3b      	adds	r3, r7, #4
 8001030:	4619      	mov	r1, r3
 8001032:	4814      	ldr	r0, [pc, #80]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8001034:	f001 f8a2 	bl	800217c <HAL_ADC_ConfigChannel>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800103e:	f000 f9ff 	bl	8001440 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001042:	2302      	movs	r3, #2
 8001044:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001046:	2303      	movs	r3, #3
 8001048:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800104a:	1d3b      	adds	r3, r7, #4
 800104c:	4619      	mov	r1, r3
 800104e:	480d      	ldr	r0, [pc, #52]	@ (8001084 <MX_ADC1_Init+0xcc>)
 8001050:	f001 f894 	bl	800217c <HAL_ADC_ConfigChannel>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800105a:	f000 f9f1 	bl	8001440 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800105e:	2303      	movs	r3, #3
 8001060:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001062:	2304      	movs	r3, #4
 8001064:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	4619      	mov	r1, r3
 800106a:	4806      	ldr	r0, [pc, #24]	@ (8001084 <MX_ADC1_Init+0xcc>)
 800106c:	f001 f886 	bl	800217c <HAL_ADC_ConfigChannel>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8001076:	f000 f9e3 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800107a:	bf00      	nop
 800107c:	3710      	adds	r7, #16
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200001f0 	.word	0x200001f0
 8001088:	40012400 	.word	0x40012400

0800108c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b088      	sub	sp, #32
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 0310 	add.w	r3, r7, #16
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a29      	ldr	r2, [pc, #164]	@ (800114c <HAL_ADC_MspInit+0xc0>)
 80010a8:	4293      	cmp	r3, r2
 80010aa:	d14a      	bne.n	8001142 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010ac:	4b28      	ldr	r3, [pc, #160]	@ (8001150 <HAL_ADC_MspInit+0xc4>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	4a27      	ldr	r2, [pc, #156]	@ (8001150 <HAL_ADC_MspInit+0xc4>)
 80010b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80010b6:	6193      	str	r3, [r2, #24]
 80010b8:	4b25      	ldr	r3, [pc, #148]	@ (8001150 <HAL_ADC_MspInit+0xc4>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010c0:	60fb      	str	r3, [r7, #12]
 80010c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010c4:	4b22      	ldr	r3, [pc, #136]	@ (8001150 <HAL_ADC_MspInit+0xc4>)
 80010c6:	699b      	ldr	r3, [r3, #24]
 80010c8:	4a21      	ldr	r2, [pc, #132]	@ (8001150 <HAL_ADC_MspInit+0xc4>)
 80010ca:	f043 0304 	orr.w	r3, r3, #4
 80010ce:	6193      	str	r3, [r2, #24]
 80010d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001150 <HAL_ADC_MspInit+0xc4>)
 80010d2:	699b      	ldr	r3, [r3, #24]
 80010d4:	f003 0304 	and.w	r3, r3, #4
 80010d8:	60bb      	str	r3, [r7, #8]
 80010da:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = Left_Joystick_VRy_Pin|Left_Joystick_VRx_Pin|Right_Joystick_VRy_Pin|Right_Joystick_VRx_Pin;
 80010dc:	230f      	movs	r3, #15
 80010de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010e0:	2303      	movs	r3, #3
 80010e2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e4:	f107 0310 	add.w	r3, r7, #16
 80010e8:	4619      	mov	r1, r3
 80010ea:	481a      	ldr	r0, [pc, #104]	@ (8001154 <HAL_ADC_MspInit+0xc8>)
 80010ec:	f001 fdb4 	bl	8002c58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80010f0:	4b19      	ldr	r3, [pc, #100]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 80010f2:	4a1a      	ldr	r2, [pc, #104]	@ (800115c <HAL_ADC_MspInit+0xd0>)
 80010f4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010f6:	4b18      	ldr	r3, [pc, #96]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80010fc:	4b16      	ldr	r3, [pc, #88]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 80010fe:	2200      	movs	r2, #0
 8001100:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001102:	4b15      	ldr	r3, [pc, #84]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 8001104:	2280      	movs	r2, #128	@ 0x80
 8001106:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001108:	4b13      	ldr	r3, [pc, #76]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 800110a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800110e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001110:	4b11      	ldr	r3, [pc, #68]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 8001112:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001116:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001118:	4b0f      	ldr	r3, [pc, #60]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 800111a:	2220      	movs	r2, #32
 800111c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800111e:	4b0e      	ldr	r3, [pc, #56]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 8001120:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001124:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001126:	480c      	ldr	r0, [pc, #48]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 8001128:	f001 fb30 	bl	800278c <HAL_DMA_Init>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8001132:	f000 f985 	bl	8001440 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a07      	ldr	r2, [pc, #28]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 800113a:	621a      	str	r2, [r3, #32]
 800113c:	4a06      	ldr	r2, [pc, #24]	@ (8001158 <HAL_ADC_MspInit+0xcc>)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001142:	bf00      	nop
 8001144:	3720      	adds	r7, #32
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	40012400 	.word	0x40012400
 8001150:	40021000 	.word	0x40021000
 8001154:	40010800 	.word	0x40010800
 8001158:	20000220 	.word	0x20000220
 800115c:	40020008 	.word	0x40020008

08001160 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001166:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <MX_DMA_Init+0x38>)
 8001168:	695b      	ldr	r3, [r3, #20]
 800116a:	4a0b      	ldr	r2, [pc, #44]	@ (8001198 <MX_DMA_Init+0x38>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6153      	str	r3, [r2, #20]
 8001172:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <MX_DMA_Init+0x38>)
 8001174:	695b      	ldr	r3, [r3, #20]
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	607b      	str	r3, [r7, #4]
 800117c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2100      	movs	r1, #0
 8001182:	200b      	movs	r0, #11
 8001184:	f001 facb 	bl	800271e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001188:	200b      	movs	r0, #11
 800118a:	f001 fae4 	bl	8002756 <HAL_NVIC_EnableIRQ>

}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	40021000 	.word	0x40021000

0800119c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b088      	sub	sp, #32
 80011a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a2:	f107 0310 	add.w	r3, r7, #16
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011b0:	4b2d      	ldr	r3, [pc, #180]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	4a2c      	ldr	r2, [pc, #176]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011b6:	f043 0310 	orr.w	r3, r3, #16
 80011ba:	6193      	str	r3, [r2, #24]
 80011bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011be:	699b      	ldr	r3, [r3, #24]
 80011c0:	f003 0310 	and.w	r3, r3, #16
 80011c4:	60fb      	str	r3, [r7, #12]
 80011c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80011c8:	4b27      	ldr	r3, [pc, #156]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011ca:	699b      	ldr	r3, [r3, #24]
 80011cc:	4a26      	ldr	r2, [pc, #152]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011ce:	f043 0320 	orr.w	r3, r3, #32
 80011d2:	6193      	str	r3, [r2, #24]
 80011d4:	4b24      	ldr	r3, [pc, #144]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	f003 0320 	and.w	r3, r3, #32
 80011dc:	60bb      	str	r3, [r7, #8]
 80011de:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e0:	4b21      	ldr	r3, [pc, #132]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011e2:	699b      	ldr	r3, [r3, #24]
 80011e4:	4a20      	ldr	r2, [pc, #128]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011e6:	f043 0304 	orr.w	r3, r3, #4
 80011ea:	6193      	str	r3, [r2, #24]
 80011ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011ee:	699b      	ldr	r3, [r3, #24]
 80011f0:	f003 0304 	and.w	r3, r3, #4
 80011f4:	607b      	str	r3, [r7, #4]
 80011f6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011fa:	699b      	ldr	r3, [r3, #24]
 80011fc:	4a1a      	ldr	r2, [pc, #104]	@ (8001268 <MX_GPIO_Init+0xcc>)
 80011fe:	f043 0308 	orr.w	r3, r3, #8
 8001202:	6193      	str	r3, [r2, #24]
 8001204:	4b18      	ldr	r3, [pc, #96]	@ (8001268 <MX_GPIO_Init+0xcc>)
 8001206:	699b      	ldr	r3, [r3, #24]
 8001208:	f003 0308 	and.w	r3, r3, #8
 800120c:	603b      	str	r3, [r7, #0]
 800120e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_RESET);
 8001210:	2200      	movs	r2, #0
 8001212:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001216:	4815      	ldr	r0, [pc, #84]	@ (800126c <MX_GPIO_Init+0xd0>)
 8001218:	f001 fea2 	bl	8002f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CE_Pin|NRF24_CSN_Pin, GPIO_PIN_RESET);
 800121c:	2200      	movs	r2, #0
 800121e:	2103      	movs	r1, #3
 8001220:	4813      	ldr	r0, [pc, #76]	@ (8001270 <MX_GPIO_Init+0xd4>)
 8001222:	f001 fe9d 	bl	8002f60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 8001226:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800122a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122c:	2301      	movs	r3, #1
 800122e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001230:	2302      	movs	r3, #2
 8001232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8001234:	2301      	movs	r3, #1
 8001236:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 8001238:	f107 0310 	add.w	r3, r7, #16
 800123c:	4619      	mov	r1, r3
 800123e:	480b      	ldr	r0, [pc, #44]	@ (800126c <MX_GPIO_Init+0xd0>)
 8001240:	f001 fd0a 	bl	8002c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_CE_Pin NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin|NRF24_CSN_Pin;
 8001244:	2303      	movs	r3, #3
 8001246:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001248:	2301      	movs	r3, #1
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001250:	2303      	movs	r3, #3
 8001252:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001254:	f107 0310 	add.w	r3, r7, #16
 8001258:	4619      	mov	r1, r3
 800125a:	4805      	ldr	r0, [pc, #20]	@ (8001270 <MX_GPIO_Init+0xd4>)
 800125c:	f001 fcfc 	bl	8002c58 <HAL_GPIO_Init>

}
 8001260:	bf00      	nop
 8001262:	3720      	adds	r7, #32
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	40021000 	.word	0x40021000
 800126c:	40011000 	.word	0x40011000
 8001270:	40010c00 	.word	0x40010c00

08001274 <_ZN13softwareTimerD1Ev>:
		bool m_periodic; 	//TRUE:periodic, FALSE:one shot	
		bool m_fired;
		bool m_status; 	//TRUE:on, FALSE:off
	public:
		softwareTimer();
		~softwareTimer() {}
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	4618      	mov	r0, r3
 8001280:	370c      	adds	r7, #12
 8001282:	46bd      	mov	sp, r7
 8001284:	bc80      	pop	{r7}
 8001286:	4770      	bx	lr

08001288 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800128e:	f000 fd1d 	bl	8001ccc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001292:	f000 f855 	bl	8001340 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001296:	f7ff ff81 	bl	800119c <MX_GPIO_Init>
  MX_DMA_Init();
 800129a:	f7ff ff61 	bl	8001160 <MX_DMA_Init>
  MX_ADC1_Init();
 800129e:	f7ff fe8b 	bl	8000fb8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80012a2:	f000 fc77 	bl	8001b94 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 80012a6:	f000 f9d5 	bl	8001654 <MX_SPI1_Init>
  MX_TIM2_Init();
 80012aa:	f000 fbef 	bl	8001a8c <MX_TIM2_Init>
  MX_TIM1_Init();
 80012ae:	f000 fb9d 	bl	80019ec <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, gu32a_adc_val, ADC_CHANNEL_NUMBERS);
 80012b2:	2204      	movs	r2, #4
 80012b4:	491b      	ldr	r1, [pc, #108]	@ (8001324 <main+0x9c>)
 80012b6:	481c      	ldr	r0, [pc, #112]	@ (8001328 <main+0xa0>)
 80012b8:	f000 fe66 	bl	8001f88 <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim2);
 80012bc:	481b      	ldr	r0, [pc, #108]	@ (800132c <main+0xa4>)
 80012be:	f003 fa5f 	bl	8004780 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);  // start the Timer1
 80012c2:	481b      	ldr	r0, [pc, #108]	@ (8001330 <main+0xa8>)
 80012c4:	f003 fa12 	bl	80046ec <HAL_TIM_Base_Start>

  timer1.start(100,true);
 80012c8:	2201      	movs	r2, #1
 80012ca:	2164      	movs	r1, #100	@ 0x64
 80012cc:	4819      	ldr	r0, [pc, #100]	@ (8001334 <main+0xac>)
 80012ce:	f000 f962 	bl	8001596 <_ZN13softwareTimer5startEmb>
  
  pnrflink = new nrflink;
 80012d2:	f44f 7001 	mov.w	r0, #516	@ 0x204
 80012d6:	f004 f8b1 	bl	800543c <_Znwj>
 80012da:	4603      	mov	r3, r0
 80012dc:	461c      	mov	r4, r3
 80012de:	4620      	mov	r0, r4
 80012e0:	f000 f8d2 	bl	8001488 <_ZN7nrflinkC1Ev>
 80012e4:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <main+0xb0>)
 80012e6:	601c      	str	r4, [r3, #0]
  TxData[0] = 0x55;
 80012e8:	4b14      	ldr	r3, [pc, #80]	@ (800133c <main+0xb4>)
 80012ea:	2255      	movs	r2, #85	@ 0x55
 80012ec:	701a      	strb	r2, [r3, #0]
  TxData[1] = 0xAA;
 80012ee:	4b13      	ldr	r3, [pc, #76]	@ (800133c <main+0xb4>)
 80012f0:	22aa      	movs	r2, #170	@ 0xaa
 80012f2:	705a      	strb	r2, [r3, #1]
  TxData[2] = 0x07;
 80012f4:	4b11      	ldr	r3, [pc, #68]	@ (800133c <main+0xb4>)
 80012f6:	2207      	movs	r2, #7
 80012f8:	709a      	strb	r2, [r3, #2]

  U8 throttle = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	71fb      	strb	r3, [r7, #7]
  U8 steer = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	71bb      	strb	r3, [r7, #6]

  memcpy((uint8_t*)&TxData[3],(uint8_t*)&throttle,1);
 8001302:	79fa      	ldrb	r2, [r7, #7]
 8001304:	4b0d      	ldr	r3, [pc, #52]	@ (800133c <main+0xb4>)
 8001306:	70da      	strb	r2, [r3, #3]
  memcpy((uint8_t*)&TxData[4],(uint8_t*)&steer,1);
 8001308:	79ba      	ldrb	r2, [r7, #6]
 800130a:	4b0c      	ldr	r3, [pc, #48]	@ (800133c <main+0xb4>)
 800130c:	711a      	strb	r2, [r3, #4]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


    if (timer1.is_fired())
 800130e:	2101      	movs	r1, #1
 8001310:	4808      	ldr	r0, [pc, #32]	@ (8001334 <main+0xac>)
 8001312:	f000 f95b 	bl	80015cc <_ZN13softwareTimer8is_firedEb>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d0f8      	beq.n	800130e <main+0x86>
    {
        NRF24_Transmit(TxData);
 800131c:	4807      	ldr	r0, [pc, #28]	@ (800133c <main+0xb4>)
 800131e:	f7ff fdfb 	bl	8000f18 <NRF24_Transmit>
    if (timer1.is_fired())
 8001322:	e7f4      	b.n	800130e <main+0x86>
 8001324:	20000264 	.word	0x20000264
 8001328:	200001f0 	.word	0x200001f0
 800132c:	20000348 	.word	0x20000348
 8001330:	20000300 	.word	0x20000300
 8001334:	20000278 	.word	0x20000278
 8001338:	20000274 	.word	0x20000274
 800133c:	20000284 	.word	0x20000284

08001340 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b094      	sub	sp, #80	@ 0x50
 8001344:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001346:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800134a:	2228      	movs	r2, #40	@ 0x28
 800134c:	2100      	movs	r1, #0
 800134e:	4618      	mov	r0, r3
 8001350:	f005 f97e 	bl	8006650 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001370:	2301      	movs	r3, #1
 8001372:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001374:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001378:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800137a:	2300      	movs	r3, #0
 800137c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800137e:	2301      	movs	r3, #1
 8001380:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001382:	2302      	movs	r3, #2
 8001384:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001386:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800138a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800138c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001390:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001392:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001396:	4618      	mov	r0, r3
 8001398:	f001 fdfa 	bl	8002f90 <HAL_RCC_OscConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	bf14      	ite	ne
 80013a2:	2301      	movne	r3, #1
 80013a4:	2300      	moveq	r3, #0
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 80013ac:	f000 f848 	bl	8001440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b0:	230f      	movs	r3, #15
 80013b2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013b4:	2302      	movs	r3, #2
 80013b6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013c0:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80013c2:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80013c6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2102      	movs	r1, #2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f002 f860 	bl	8003494 <HAL_RCC_ClockConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	bf14      	ite	ne
 80013da:	2301      	movne	r3, #1
 80013dc:	2300      	moveq	r3, #0
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <_Z18SystemClock_Configv+0xa8>
  {
    Error_Handler();
 80013e4:	f000 f82c 	bl	8001440 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013e8:	2302      	movs	r3, #2
 80013ea:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 f9dc 	bl	80037b0 <HAL_RCCEx_PeriphCLKConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	bf14      	ite	ne
 80013fe:	2301      	movne	r3, #1
 8001400:	2300      	moveq	r3, #0
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <_Z18SystemClock_Configv+0xcc>
  {
    Error_Handler();
 8001408:	f000 f81a 	bl	8001440 <Error_Handler>
  }
}
 800140c:	bf00      	nop
 800140e:	3750      	adds	r7, #80	@ 0x50
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == htim2.Instance)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681a      	ldr	r2, [r3, #0]
 8001420:	4b05      	ldr	r3, [pc, #20]	@ (8001438 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	429a      	cmp	r2, r3
 8001426:	d102      	bne.n	800142e <HAL_TIM_PeriodElapsedCallback+0x1a>
	{
		  timer1.timer();
 8001428:	4804      	ldr	r0, [pc, #16]	@ (800143c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800142a:	f000 f8e9 	bl	8001600 <_ZN13softwareTimer5timerEv>
	}
}
 800142e:	bf00      	nop
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	20000348 	.word	0x20000348
 800143c:	20000278 	.word	0x20000278

08001440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001444:	b672      	cpsid	i
}
 8001446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <Error_Handler+0x8>

0800144c <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
softwareTimer timer1;
 8001450:	4802      	ldr	r0, [pc, #8]	@ (800145c <_Z41__static_initialization_and_destruction_0v+0x10>)
 8001452:	f000 f887 	bl	8001564 <_ZN13softwareTimerC1Ev>
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000278 	.word	0x20000278

08001460 <_Z41__static_initialization_and_destruction_1v>:
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
softwareTimer timer1;
 8001464:	4802      	ldr	r0, [pc, #8]	@ (8001470 <_Z41__static_initialization_and_destruction_1v+0x10>)
 8001466:	f7ff ff05 	bl	8001274 <_ZN13softwareTimerD1Ev>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000278 	.word	0x20000278

08001474 <_GLOBAL__sub_I_data>:
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
 8001478:	f7ff ffe8 	bl	800144c <_Z41__static_initialization_and_destruction_0v>
 800147c:	bd80      	pop	{r7, pc}

0800147e <_GLOBAL__sub_D_data>:
 800147e:	b580      	push	{r7, lr}
 8001480:	af00      	add	r7, sp, #0
 8001482:	f7ff ffed 	bl	8001460 <_Z41__static_initialization_and_destruction_1v>
 8001486:	bd80      	pop	{r7, pc}

08001488 <_ZN7nrflinkC1Ev>:
#include "nRF24L01.h"




nrflink::nrflink()
 8001488:	b580      	push	{r7, lr}
 800148a:	b084      	sub	sp, #16
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
{

	m_hasResponse 		= false;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2200      	movs	r2, #0
 8001494:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
	m_hasPacket   		= false;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
	m_nrflinkMessage 	= false;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
	m_nrflinkIndex 		= 0;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203

	memset(ma_rx_buffer,0x00,sizeof(ma_rx_buffer));
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014b6:	2100      	movs	r1, #0
 80014b8:	4618      	mov	r0, r3
 80014ba:	f005 f8c9 	bl	8006650 <memset>
	memset(ma_tx_buffer,0x00,sizeof(ma_tx_buffer));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80014c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014c8:	2100      	movs	r1, #0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f005 f8c0 	bl	8006650 <memset>

	/*NRF24 Configurations*/
	NRF24_Init();
 80014d0:	f7ff fcd4 	bl	8000e7c <NRF24_Init>


	U8 tmpNRF24Addr[NRF24_ADDR_WIDTH] = NRF24_ADDRESS;
 80014d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001508 <_ZN7nrflinkC1Ev+0x80>)
 80014d6:	f107 0308 	add.w	r3, r7, #8
 80014da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80014de:	6018      	str	r0, [r3, #0]
 80014e0:	3304      	adds	r3, #4
 80014e2:	7019      	strb	r1, [r3, #0]

	#ifdef REMOTE_CONTROLLER
		NRF24_TxMode(tmpNRF24Addr, NRF24_COMMUNICATION_CHANNEL);
 80014e4:	f107 0308 	add.w	r3, r7, #8
 80014e8:	2169      	movs	r1, #105	@ 0x69
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fced 	bl	8000eca <NRF24_TxMode>
	#else
		NRF24_RxMode(tmpNRF24Addr, NRF24_COMMUNICATION_CHANNEL);
	#endif


	printf("Is_ChipConnected = %d \r\n",NRF24_IsChipConnected());
 80014f0:	f7ff fd50 	bl	8000f94 <NRF24_IsChipConnected>
 80014f4:	4603      	mov	r3, r0
 80014f6:	4619      	mov	r1, r3
 80014f8:	4804      	ldr	r0, [pc, #16]	@ (800150c <_ZN7nrflinkC1Ev+0x84>)
 80014fa:	f004 ff9d 	bl	8006438 <iprintf>
}
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4618      	mov	r0, r3
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	08009b94 	.word	0x08009b94
 800150c:	08009b78 	.word	0x08009b78

08001510 <__io_putchar>:

extern int __io_putchar(int ch) __attribute__((weak));


int __io_putchar(int ch)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
	uint8_t data = (uint8_t)ch;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Transmit(&huart1,(const uint8_t*) &data, 1, HAL_MAX_DELAY);
 800151e:	f107 010f 	add.w	r1, r7, #15
 8001522:	f04f 33ff 	mov.w	r3, #4294967295
 8001526:	2201      	movs	r2, #1
 8001528:	4803      	ldr	r0, [pc, #12]	@ (8001538 <__io_putchar+0x28>)
 800152a:	f003 fd1b 	bl	8004f64 <HAL_UART_Transmit>
	return 0;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000390 	.word	0x20000390

0800153c <__io_getchar>:

int __io_getchar(void) 
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
	uint8_t tmpData = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Receive(&huart1, (uint8_t*)&tmpData, 1, HAL_MAX_DELAY);
 8001546:	1df9      	adds	r1, r7, #7
 8001548:	f04f 33ff 	mov.w	r3, #4294967295
 800154c:	2201      	movs	r2, #1
 800154e:	4804      	ldr	r0, [pc, #16]	@ (8001560 <__io_getchar+0x24>)
 8001550:	f003 fd93 	bl	800507a <HAL_UART_Receive>
	return (int)tmpData;
 8001554:	79fb      	ldrb	r3, [r7, #7]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000390 	.word	0x20000390

08001564 <_ZN13softwareTimerC1Ev>:
 */


#include "softTimer.h"

softwareTimer::softwareTimer() : m_duration(0),m_counter(0),m_periodic(false),m_fired(false),m_status(false)
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2200      	movs	r2, #0
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2200      	movs	r2, #0
 800157c:	721a      	strb	r2, [r3, #8]
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	725a      	strb	r2, [r3, #9]
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2200      	movs	r2, #0
 8001588:	729a      	strb	r2, [r3, #10]
{

}
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	4618      	mov	r0, r3
 800158e:	370c      	adds	r7, #12
 8001590:	46bd      	mov	sp, r7
 8001592:	bc80      	pop	{r7}
 8001594:	4770      	bx	lr

08001596 <_ZN13softwareTimer5startEmb>:



void softwareTimer::start(U32 dur, bool per)
{
 8001596:	b480      	push	{r7}
 8001598:	b085      	sub	sp, #20
 800159a:	af00      	add	r7, sp, #0
 800159c:	60f8      	str	r0, [r7, #12]
 800159e:	60b9      	str	r1, [r7, #8]
 80015a0:	4613      	mov	r3, r2
 80015a2:	71fb      	strb	r3, [r7, #7]
	m_duration	= dur;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	601a      	str	r2, [r3, #0]
	m_counter	= dur;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	68ba      	ldr	r2, [r7, #8]
 80015ae:	605a      	str	r2, [r3, #4]
	m_periodic	= per;
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	79fa      	ldrb	r2, [r7, #7]
 80015b4:	721a      	strb	r2, [r3, #8]
	m_fired		= false;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	2200      	movs	r2, #0
 80015ba:	725a      	strb	r2, [r3, #9]
	m_status	= true;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	2201      	movs	r2, #1
 80015c0:	729a      	strb	r2, [r3, #10]
}
 80015c2:	bf00      	nop
 80015c4:	3714      	adds	r7, #20
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bc80      	pop	{r7}
 80015ca:	4770      	bx	lr

080015cc <_ZN13softwareTimer8is_firedEb>:
	m_status		= false;
}


bool softwareTimer::is_fired(bool clear)
{
 80015cc:	b480      	push	{r7}
 80015ce:	b085      	sub	sp, #20
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	70fb      	strb	r3, [r7, #3]
	bool sts = false;
 80015d8:	2300      	movs	r3, #0
 80015da:	73fb      	strb	r3, [r7, #15]

	if (m_fired)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	7a5b      	ldrb	r3, [r3, #9]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d007      	beq.n	80015f4 <_ZN13softwareTimer8is_firedEb+0x28>
	{
		if (clear)
 80015e4:	78fb      	ldrb	r3, [r7, #3]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d002      	beq.n	80015f0 <_ZN13softwareTimer8is_firedEb+0x24>
			m_fired = false;
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2200      	movs	r2, #0
 80015ee:	725a      	strb	r2, [r3, #9]
		sts = true;
 80015f0:	2301      	movs	r3, #1
 80015f2:	73fb      	strb	r3, [r7, #15]
	}

	return(sts);
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3714      	adds	r7, #20
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bc80      	pop	{r7}
 80015fe:	4770      	bx	lr

08001600 <_ZN13softwareTimer5timerEv>:


void softwareTimer::timer()
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	if (m_status)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	7a9b      	ldrb	r3, [r3, #10]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d01c      	beq.n	800164a <_ZN13softwareTimer5timerEv+0x4a>
	{
		if (--m_counter==0)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	1e5a      	subs	r2, r3, #1
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	bf0c      	ite	eq
 8001622:	2301      	moveq	r3, #1
 8001624:	2300      	movne	r3, #0
 8001626:	b2db      	uxtb	r3, r3
 8001628:	2b00      	cmp	r3, #0
 800162a:	d00e      	beq.n	800164a <_ZN13softwareTimer5timerEv+0x4a>
		{
			m_fired = true;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	725a      	strb	r2, [r3, #9]
			if (m_periodic)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	7a1b      	ldrb	r3, [r3, #8]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d004      	beq.n	8001644 <_ZN13softwareTimer5timerEv+0x44>
				m_counter = m_duration;
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	605a      	str	r2, [r3, #4]
			else
				m_status = false;
		}
	}
}
 8001642:	e002      	b.n	800164a <_ZN13softwareTimer5timerEv+0x4a>
				m_status = false;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2200      	movs	r2, #0
 8001648:	729a      	strb	r2, [r3, #10]
}
 800164a:	bf00      	nop
 800164c:	370c      	adds	r7, #12
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr

08001654 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001658:	4b17      	ldr	r3, [pc, #92]	@ (80016b8 <MX_SPI1_Init+0x64>)
 800165a:	4a18      	ldr	r2, [pc, #96]	@ (80016bc <MX_SPI1_Init+0x68>)
 800165c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800165e:	4b16      	ldr	r3, [pc, #88]	@ (80016b8 <MX_SPI1_Init+0x64>)
 8001660:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001664:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001666:	4b14      	ldr	r3, [pc, #80]	@ (80016b8 <MX_SPI1_Init+0x64>)
 8001668:	2200      	movs	r2, #0
 800166a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800166c:	4b12      	ldr	r3, [pc, #72]	@ (80016b8 <MX_SPI1_Init+0x64>)
 800166e:	2200      	movs	r2, #0
 8001670:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001672:	4b11      	ldr	r3, [pc, #68]	@ (80016b8 <MX_SPI1_Init+0x64>)
 8001674:	2200      	movs	r2, #0
 8001676:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001678:	4b0f      	ldr	r3, [pc, #60]	@ (80016b8 <MX_SPI1_Init+0x64>)
 800167a:	2200      	movs	r2, #0
 800167c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800167e:	4b0e      	ldr	r3, [pc, #56]	@ (80016b8 <MX_SPI1_Init+0x64>)
 8001680:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001684:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001686:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <MX_SPI1_Init+0x64>)
 8001688:	2220      	movs	r2, #32
 800168a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800168c:	4b0a      	ldr	r3, [pc, #40]	@ (80016b8 <MX_SPI1_Init+0x64>)
 800168e:	2200      	movs	r2, #0
 8001690:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001692:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <MX_SPI1_Init+0x64>)
 8001694:	2200      	movs	r2, #0
 8001696:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001698:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <MX_SPI1_Init+0x64>)
 800169a:	2200      	movs	r2, #0
 800169c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800169e:	4b06      	ldr	r3, [pc, #24]	@ (80016b8 <MX_SPI1_Init+0x64>)
 80016a0:	220a      	movs	r2, #10
 80016a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016a4:	4804      	ldr	r0, [pc, #16]	@ (80016b8 <MX_SPI1_Init+0x64>)
 80016a6:	f002 f939 	bl	800391c <HAL_SPI_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d001      	beq.n	80016b4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016b0:	f7ff fec6 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016b4:	bf00      	nop
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	200002a4 	.word	0x200002a4
 80016bc:	40013000 	.word	0x40013000

080016c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 0310 	add.w	r3, r7, #16
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a1f      	ldr	r2, [pc, #124]	@ (8001758 <HAL_SPI_MspInit+0x98>)
 80016dc:	4293      	cmp	r3, r2
 80016de:	d137      	bne.n	8001750 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80016e0:	4b1e      	ldr	r3, [pc, #120]	@ (800175c <HAL_SPI_MspInit+0x9c>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	4a1d      	ldr	r2, [pc, #116]	@ (800175c <HAL_SPI_MspInit+0x9c>)
 80016e6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80016ea:	6193      	str	r3, [r2, #24]
 80016ec:	4b1b      	ldr	r3, [pc, #108]	@ (800175c <HAL_SPI_MspInit+0x9c>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f8:	4b18      	ldr	r3, [pc, #96]	@ (800175c <HAL_SPI_MspInit+0x9c>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	4a17      	ldr	r2, [pc, #92]	@ (800175c <HAL_SPI_MspInit+0x9c>)
 80016fe:	f043 0304 	orr.w	r3, r3, #4
 8001702:	6193      	str	r3, [r2, #24]
 8001704:	4b15      	ldr	r3, [pc, #84]	@ (800175c <HAL_SPI_MspInit+0x9c>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	f003 0304 	and.w	r3, r3, #4
 800170c:	60bb      	str	r3, [r7, #8]
 800170e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001710:	23a0      	movs	r3, #160	@ 0xa0
 8001712:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001714:	2302      	movs	r3, #2
 8001716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001718:	2303      	movs	r3, #3
 800171a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	4619      	mov	r1, r3
 8001722:	480f      	ldr	r0, [pc, #60]	@ (8001760 <HAL_SPI_MspInit+0xa0>)
 8001724:	f001 fa98 	bl	8002c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001728:	2340      	movs	r3, #64	@ 0x40
 800172a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800172c:	2300      	movs	r3, #0
 800172e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001734:	f107 0310 	add.w	r3, r7, #16
 8001738:	4619      	mov	r1, r3
 800173a:	4809      	ldr	r0, [pc, #36]	@ (8001760 <HAL_SPI_MspInit+0xa0>)
 800173c:	f001 fa8c 	bl	8002c58 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001740:	2200      	movs	r2, #0
 8001742:	2100      	movs	r1, #0
 8001744:	2023      	movs	r0, #35	@ 0x23
 8001746:	f000 ffea 	bl	800271e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800174a:	2023      	movs	r0, #35	@ 0x23
 800174c:	f001 f803 	bl	8002756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001750:	bf00      	nop
 8001752:	3720      	adds	r7, #32
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}
 8001758:	40013000 	.word	0x40013000
 800175c:	40021000 	.word	0x40021000
 8001760:	40010800 	.word	0x40010800

08001764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800176a:	4b15      	ldr	r3, [pc, #84]	@ (80017c0 <HAL_MspInit+0x5c>)
 800176c:	699b      	ldr	r3, [r3, #24]
 800176e:	4a14      	ldr	r2, [pc, #80]	@ (80017c0 <HAL_MspInit+0x5c>)
 8001770:	f043 0301 	orr.w	r3, r3, #1
 8001774:	6193      	str	r3, [r2, #24]
 8001776:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <HAL_MspInit+0x5c>)
 8001778:	699b      	ldr	r3, [r3, #24]
 800177a:	f003 0301 	and.w	r3, r3, #1
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001782:	4b0f      	ldr	r3, [pc, #60]	@ (80017c0 <HAL_MspInit+0x5c>)
 8001784:	69db      	ldr	r3, [r3, #28]
 8001786:	4a0e      	ldr	r2, [pc, #56]	@ (80017c0 <HAL_MspInit+0x5c>)
 8001788:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800178c:	61d3      	str	r3, [r2, #28]
 800178e:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <HAL_MspInit+0x5c>)
 8001790:	69db      	ldr	r3, [r3, #28]
 8001792:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001796:	607b      	str	r3, [r7, #4]
 8001798:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800179a:	4b0a      	ldr	r3, [pc, #40]	@ (80017c4 <HAL_MspInit+0x60>)
 800179c:	685b      	ldr	r3, [r3, #4]
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80017a6:	60fb      	str	r3, [r7, #12]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	4a04      	ldr	r2, [pc, #16]	@ (80017c4 <HAL_MspInit+0x60>)
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017b6:	bf00      	nop
 80017b8:	3714      	adds	r7, #20
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	40021000 	.word	0x40021000
 80017c4:	40010000 	.word	0x40010000

080017c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <NMI_Handler+0x4>

080017d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017d4:	bf00      	nop
 80017d6:	e7fd      	b.n	80017d4 <HardFault_Handler+0x4>

080017d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017dc:	bf00      	nop
 80017de:	e7fd      	b.n	80017dc <MemManage_Handler+0x4>

080017e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <BusFault_Handler+0x4>

080017e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017ec:	bf00      	nop
 80017ee:	e7fd      	b.n	80017ec <UsageFault_Handler+0x4>

080017f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017f4:	bf00      	nop
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bc80      	pop	{r7}
 80017fa:	4770      	bx	lr

080017fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017fc:	b480      	push	{r7}
 80017fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001800:	bf00      	nop
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr

08001808 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800180c:	bf00      	nop
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr

08001814 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001818:	f000 fa9e 	bl	8001d58 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}

08001820 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001824:	4802      	ldr	r0, [pc, #8]	@ (8001830 <DMA1_Channel1_IRQHandler+0x10>)
 8001826:	f001 f8e3 	bl	80029f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	20000220 	.word	0x20000220

08001834 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001838:	4802      	ldr	r0, [pc, #8]	@ (8001844 <TIM2_IRQHandler+0x10>)
 800183a:	f002 fff3 	bl	8004824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	20000348 	.word	0x20000348

08001848 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800184c:	4802      	ldr	r0, [pc, #8]	@ (8001858 <SPI1_IRQHandler+0x10>)
 800184e:	f002 fcef 	bl	8004230 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	200002a4 	.word	0x200002a4

0800185c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return 1;
 8001860:	2301      	movs	r3, #1
}
 8001862:	4618      	mov	r0, r3
 8001864:	46bd      	mov	sp, r7
 8001866:	bc80      	pop	{r7}
 8001868:	4770      	bx	lr

0800186a <_kill>:

int _kill(int pid, int sig)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b082      	sub	sp, #8
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001874:	f004 ff92 	bl	800679c <__errno>
 8001878:	4603      	mov	r3, r0
 800187a:	2216      	movs	r2, #22
 800187c:	601a      	str	r2, [r3, #0]
  return -1;
 800187e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001882:	4618      	mov	r0, r3
 8001884:	3708      	adds	r7, #8
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <_exit>:

void _exit (int status)
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b082      	sub	sp, #8
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001892:	f04f 31ff 	mov.w	r1, #4294967295
 8001896:	6878      	ldr	r0, [r7, #4]
 8001898:	f7ff ffe7 	bl	800186a <_kill>
  while (1) {}    /* Make sure we hang here */
 800189c:	bf00      	nop
 800189e:	e7fd      	b.n	800189c <_exit+0x12>

080018a0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b086      	sub	sp, #24
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	e00a      	b.n	80018c8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80018b2:	f7ff fe43 	bl	800153c <__io_getchar>
 80018b6:	4601      	mov	r1, r0
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	1c5a      	adds	r2, r3, #1
 80018bc:	60ba      	str	r2, [r7, #8]
 80018be:	b2ca      	uxtb	r2, r1
 80018c0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	3301      	adds	r3, #1
 80018c6:	617b      	str	r3, [r7, #20]
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	dbf0      	blt.n	80018b2 <_read+0x12>
  }

  return len;
 80018d0:	687b      	ldr	r3, [r7, #4]
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b086      	sub	sp, #24
 80018de:	af00      	add	r7, sp, #0
 80018e0:	60f8      	str	r0, [r7, #12]
 80018e2:	60b9      	str	r1, [r7, #8]
 80018e4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018e6:	2300      	movs	r3, #0
 80018e8:	617b      	str	r3, [r7, #20]
 80018ea:	e009      	b.n	8001900 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	1c5a      	adds	r2, r3, #1
 80018f0:	60ba      	str	r2, [r7, #8]
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff fe0b 	bl	8001510 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	3301      	adds	r3, #1
 80018fe:	617b      	str	r3, [r7, #20]
 8001900:	697a      	ldr	r2, [r7, #20]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	429a      	cmp	r2, r3
 8001906:	dbf1      	blt.n	80018ec <_write+0x12>
  }
  return len;
 8001908:	687b      	ldr	r3, [r7, #4]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3718      	adds	r7, #24
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <_close>:

int _close(int file)
{
 8001912:	b480      	push	{r7}
 8001914:	b083      	sub	sp, #12
 8001916:	af00      	add	r7, sp, #0
 8001918:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800191a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800191e:	4618      	mov	r0, r3
 8001920:	370c      	adds	r7, #12
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr

08001928 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001938:	605a      	str	r2, [r3, #4]
  return 0;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	370c      	adds	r7, #12
 8001940:	46bd      	mov	sp, r7
 8001942:	bc80      	pop	{r7}
 8001944:	4770      	bx	lr

08001946 <_isatty>:

int _isatty(int file)
{
 8001946:	b480      	push	{r7}
 8001948:	b083      	sub	sp, #12
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800194e:	2301      	movs	r3, #1
}
 8001950:	4618      	mov	r0, r3
 8001952:	370c      	adds	r7, #12
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr

0800195a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800195a:	b480      	push	{r7}
 800195c:	b085      	sub	sp, #20
 800195e:	af00      	add	r7, sp, #0
 8001960:	60f8      	str	r0, [r7, #12]
 8001962:	60b9      	str	r1, [r7, #8]
 8001964:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	bc80      	pop	{r7}
 8001970:	4770      	bx	lr
	...

08001974 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b086      	sub	sp, #24
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800197c:	4a14      	ldr	r2, [pc, #80]	@ (80019d0 <_sbrk+0x5c>)
 800197e:	4b15      	ldr	r3, [pc, #84]	@ (80019d4 <_sbrk+0x60>)
 8001980:	1ad3      	subs	r3, r2, r3
 8001982:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001988:	4b13      	ldr	r3, [pc, #76]	@ (80019d8 <_sbrk+0x64>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	2b00      	cmp	r3, #0
 800198e:	d102      	bne.n	8001996 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001990:	4b11      	ldr	r3, [pc, #68]	@ (80019d8 <_sbrk+0x64>)
 8001992:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <_sbrk+0x68>)
 8001994:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <_sbrk+0x64>)
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4413      	add	r3, r2
 800199e:	693a      	ldr	r2, [r7, #16]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d207      	bcs.n	80019b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80019a4:	f004 fefa 	bl	800679c <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	220c      	movs	r2, #12
 80019ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80019ae:	f04f 33ff 	mov.w	r3, #4294967295
 80019b2:	e009      	b.n	80019c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80019b4:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <_sbrk+0x64>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80019ba:	4b07      	ldr	r3, [pc, #28]	@ (80019d8 <_sbrk+0x64>)
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	4413      	add	r3, r2
 80019c2:	4a05      	ldr	r2, [pc, #20]	@ (80019d8 <_sbrk+0x64>)
 80019c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019c6:	68fb      	ldr	r3, [r7, #12]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3718      	adds	r7, #24
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	20005000 	.word	0x20005000
 80019d4:	00000400 	.word	0x00000400
 80019d8:	200002fc 	.word	0x200002fc
 80019dc:	20000530 	.word	0x20000530

080019e0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e4:	bf00      	nop
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bc80      	pop	{r7}
 80019ea:	4770      	bx	lr

080019ec <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b086      	sub	sp, #24
 80019f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019f2:	f107 0308 	add.w	r3, r7, #8
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
 80019fa:	605a      	str	r2, [r3, #4]
 80019fc:	609a      	str	r2, [r3, #8]
 80019fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a00:	463b      	mov	r3, r7
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a08:	4b1e      	ldr	r3, [pc, #120]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8001a88 <MX_TIM1_Init+0x9c>)
 8001a0c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a10:	2247      	movs	r2, #71	@ 0x47
 8001a12:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a14:	4b1b      	ldr	r3, [pc, #108]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a20:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a22:	4b18      	ldr	r3, [pc, #96]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a28:	4b16      	ldr	r3, [pc, #88]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a2e:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a34:	4813      	ldr	r0, [pc, #76]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a36:	f002 fe0a 	bl	800464e <HAL_TIM_Base_Init>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001a40:	f7ff fcfe 	bl	8001440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a44:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a4a:	f107 0308 	add.w	r3, r7, #8
 8001a4e:	4619      	mov	r1, r3
 8001a50:	480c      	ldr	r0, [pc, #48]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a52:	f002 ffd7 	bl	8004a04 <HAL_TIM_ConfigClockSource>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001a5c:	f7ff fcf0 	bl	8001440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a60:	2300      	movs	r3, #0
 8001a62:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a64:	2300      	movs	r3, #0
 8001a66:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a68:	463b      	mov	r3, r7
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4805      	ldr	r0, [pc, #20]	@ (8001a84 <MX_TIM1_Init+0x98>)
 8001a6e:	f003 f9b9 	bl	8004de4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001a78:	f7ff fce2 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a7c:	bf00      	nop
 8001a7e:	3718      	adds	r7, #24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000300 	.word	0x20000300
 8001a88:	40012c00 	.word	0x40012c00

08001a8c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a92:	f107 0308 	add.w	r3, r7, #8
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa0:	463b      	mov	r3, r7
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001aaa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001ab0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001ab2:	2247      	movs	r2, #71	@ 0x47
 8001ab4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab6:	4b1a      	ldr	r3, [pc, #104]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001abc:	4b18      	ldr	r3, [pc, #96]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001abe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ac2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac4:	4b16      	ldr	r3, [pc, #88]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aca:	4b15      	ldr	r3, [pc, #84]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ad0:	4813      	ldr	r0, [pc, #76]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001ad2:	f002 fdbc 	bl	800464e <HAL_TIM_Base_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001adc:	f7ff fcb0 	bl	8001440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ae4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ae6:	f107 0308 	add.w	r3, r7, #8
 8001aea:	4619      	mov	r1, r3
 8001aec:	480c      	ldr	r0, [pc, #48]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001aee:	f002 ff89 	bl	8004a04 <HAL_TIM_ConfigClockSource>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001af8:	f7ff fca2 	bl	8001440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afc:	2300      	movs	r3, #0
 8001afe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b00:	2300      	movs	r3, #0
 8001b02:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b04:	463b      	mov	r3, r7
 8001b06:	4619      	mov	r1, r3
 8001b08:	4805      	ldr	r0, [pc, #20]	@ (8001b20 <MX_TIM2_Init+0x94>)
 8001b0a:	f003 f96b 	bl	8004de4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d001      	beq.n	8001b18 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001b14:	f7ff fc94 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b18:	bf00      	nop
 8001b1a:	3718      	adds	r7, #24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	20000348 	.word	0x20000348

08001b24 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a16      	ldr	r2, [pc, #88]	@ (8001b8c <HAL_TIM_Base_MspInit+0x68>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d10c      	bne.n	8001b50 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b36:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <HAL_TIM_Base_MspInit+0x6c>)
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	4a15      	ldr	r2, [pc, #84]	@ (8001b90 <HAL_TIM_Base_MspInit+0x6c>)
 8001b3c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b40:	6193      	str	r3, [r2, #24]
 8001b42:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <HAL_TIM_Base_MspInit+0x6c>)
 8001b44:	699b      	ldr	r3, [r3, #24]
 8001b46:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b4a:	60fb      	str	r3, [r7, #12]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001b4e:	e018      	b.n	8001b82 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b58:	d113      	bne.n	8001b82 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b5a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b90 <HAL_TIM_Base_MspInit+0x6c>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	4a0c      	ldr	r2, [pc, #48]	@ (8001b90 <HAL_TIM_Base_MspInit+0x6c>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	61d3      	str	r3, [r2, #28]
 8001b66:	4b0a      	ldr	r3, [pc, #40]	@ (8001b90 <HAL_TIM_Base_MspInit+0x6c>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b72:	2200      	movs	r2, #0
 8001b74:	2100      	movs	r1, #0
 8001b76:	201c      	movs	r0, #28
 8001b78:	f000 fdd1 	bl	800271e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b7c:	201c      	movs	r0, #28
 8001b7e:	f000 fdea 	bl	8002756 <HAL_NVIC_EnableIRQ>
}
 8001b82:	bf00      	nop
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40012c00 	.word	0x40012c00
 8001b90:	40021000 	.word	0x40021000

08001b94 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b98:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001b9a:	4a12      	ldr	r2, [pc, #72]	@ (8001be4 <MX_USART1_UART_Init+0x50>)
 8001b9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b9e:	4b10      	ldr	r3, [pc, #64]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001ba0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ba4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ba6:	4b0e      	ldr	r3, [pc, #56]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001bac:	4b0c      	ldr	r3, [pc, #48]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001bb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001bb8:	4b09      	ldr	r3, [pc, #36]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001bba:	220c      	movs	r2, #12
 8001bbc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bbe:	4b08      	ldr	r3, [pc, #32]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bc4:	4b06      	ldr	r3, [pc, #24]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001bca:	4805      	ldr	r0, [pc, #20]	@ (8001be0 <MX_USART1_UART_Init+0x4c>)
 8001bcc:	f003 f97a 	bl	8004ec4 <HAL_UART_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001bd6:	f7ff fc33 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001bda:	bf00      	nop
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000390 	.word	0x20000390
 8001be4:	40013800 	.word	0x40013800

08001be8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a1c      	ldr	r2, [pc, #112]	@ (8001c74 <HAL_UART_MspInit+0x8c>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d131      	bne.n	8001c6c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c08:	4b1b      	ldr	r3, [pc, #108]	@ (8001c78 <HAL_UART_MspInit+0x90>)
 8001c0a:	699b      	ldr	r3, [r3, #24]
 8001c0c:	4a1a      	ldr	r2, [pc, #104]	@ (8001c78 <HAL_UART_MspInit+0x90>)
 8001c0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c12:	6193      	str	r3, [r2, #24]
 8001c14:	4b18      	ldr	r3, [pc, #96]	@ (8001c78 <HAL_UART_MspInit+0x90>)
 8001c16:	699b      	ldr	r3, [r3, #24]
 8001c18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c20:	4b15      	ldr	r3, [pc, #84]	@ (8001c78 <HAL_UART_MspInit+0x90>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4a14      	ldr	r2, [pc, #80]	@ (8001c78 <HAL_UART_MspInit+0x90>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	6193      	str	r3, [r2, #24]
 8001c2c:	4b12      	ldr	r3, [pc, #72]	@ (8001c78 <HAL_UART_MspInit+0x90>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001c3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c42:	2303      	movs	r3, #3
 8001c44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c46:	f107 0310 	add.w	r3, r7, #16
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	480b      	ldr	r0, [pc, #44]	@ (8001c7c <HAL_UART_MspInit+0x94>)
 8001c4e:	f001 f803 	bl	8002c58 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001c52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c60:	f107 0310 	add.w	r3, r7, #16
 8001c64:	4619      	mov	r1, r3
 8001c66:	4805      	ldr	r0, [pc, #20]	@ (8001c7c <HAL_UART_MspInit+0x94>)
 8001c68:	f000 fff6 	bl	8002c58 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001c6c:	bf00      	nop
 8001c6e:	3720      	adds	r7, #32
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40013800 	.word	0x40013800
 8001c78:	40021000 	.word	0x40021000
 8001c7c:	40010800 	.word	0x40010800

08001c80 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c80:	f7ff feae 	bl	80019e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c84:	480b      	ldr	r0, [pc, #44]	@ (8001cb4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c86:	490c      	ldr	r1, [pc, #48]	@ (8001cb8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c88:	4a0c      	ldr	r2, [pc, #48]	@ (8001cbc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c8a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c8c:	e002      	b.n	8001c94 <LoopCopyDataInit>

08001c8e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c8e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c90:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c92:	3304      	adds	r3, #4

08001c94 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c94:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c96:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c98:	d3f9      	bcc.n	8001c8e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c9a:	4a09      	ldr	r2, [pc, #36]	@ (8001cc0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c9c:	4c09      	ldr	r4, [pc, #36]	@ (8001cc4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c9e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ca0:	e001      	b.n	8001ca6 <LoopFillZerobss>

08001ca2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ca2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ca4:	3204      	adds	r2, #4

08001ca6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ca6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ca8:	d3fb      	bcc.n	8001ca2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001caa:	f004 fd7d 	bl	80067a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cae:	f7ff faeb 	bl	8001288 <main>
  bx lr
 8001cb2:	4770      	bx	lr
  ldr r0, =_sdata
 8001cb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cb8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001cbc:	0800a034 	.word	0x0800a034
  ldr r2, =_sbss
 8001cc0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001cc4:	2000052c 	.word	0x2000052c

08001cc8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001cc8:	e7fe      	b.n	8001cc8 <ADC1_2_IRQHandler>
	...

08001ccc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cd0:	4b08      	ldr	r3, [pc, #32]	@ (8001cf4 <HAL_Init+0x28>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a07      	ldr	r2, [pc, #28]	@ (8001cf4 <HAL_Init+0x28>)
 8001cd6:	f043 0310 	orr.w	r3, r3, #16
 8001cda:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cdc:	2003      	movs	r0, #3
 8001cde:	f000 fd13 	bl	8002708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ce2:	200f      	movs	r0, #15
 8001ce4:	f000 f808 	bl	8001cf8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ce8:	f7ff fd3c 	bl	8001764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	40022000 	.word	0x40022000

08001cf8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d00:	4b12      	ldr	r3, [pc, #72]	@ (8001d4c <HAL_InitTick+0x54>)
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	4b12      	ldr	r3, [pc, #72]	@ (8001d50 <HAL_InitTick+0x58>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d0e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	f000 fd2b 	bl	8002772 <HAL_SYSTICK_Config>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e00e      	b.n	8001d44 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2b0f      	cmp	r3, #15
 8001d2a:	d80a      	bhi.n	8001d42 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	6879      	ldr	r1, [r7, #4]
 8001d30:	f04f 30ff 	mov.w	r0, #4294967295
 8001d34:	f000 fcf3 	bl	800271e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d38:	4a06      	ldr	r2, [pc, #24]	@ (8001d54 <HAL_InitTick+0x5c>)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	e000      	b.n	8001d44 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20000000 	.word	0x20000000
 8001d50:	20000008 	.word	0x20000008
 8001d54:	20000004 	.word	0x20000004

08001d58 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d5c:	4b05      	ldr	r3, [pc, #20]	@ (8001d74 <HAL_IncTick+0x1c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	461a      	mov	r2, r3
 8001d62:	4b05      	ldr	r3, [pc, #20]	@ (8001d78 <HAL_IncTick+0x20>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4413      	add	r3, r2
 8001d68:	4a03      	ldr	r2, [pc, #12]	@ (8001d78 <HAL_IncTick+0x20>)
 8001d6a:	6013      	str	r3, [r2, #0]
}
 8001d6c:	bf00      	nop
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bc80      	pop	{r7}
 8001d72:	4770      	bx	lr
 8001d74:	20000008 	.word	0x20000008
 8001d78:	200003d8 	.word	0x200003d8

08001d7c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  return uwTick;
 8001d80:	4b02      	ldr	r3, [pc, #8]	@ (8001d8c <HAL_GetTick+0x10>)
 8001d82:	681b      	ldr	r3, [r3, #0]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bc80      	pop	{r7}
 8001d8a:	4770      	bx	lr
 8001d8c:	200003d8 	.word	0x200003d8

08001d90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d98:	f7ff fff0 	bl	8001d7c <HAL_GetTick>
 8001d9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da8:	d005      	beq.n	8001db6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001daa:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd4 <HAL_Delay+0x44>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	461a      	mov	r2, r3
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	4413      	add	r3, r2
 8001db4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001db6:	bf00      	nop
 8001db8:	f7ff ffe0 	bl	8001d7c <HAL_GetTick>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	1ad3      	subs	r3, r2, r3
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d8f7      	bhi.n	8001db8 <HAL_Delay+0x28>
  {
  }
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	3710      	adds	r7, #16
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}
 8001dd2:	bf00      	nop
 8001dd4:	20000008 	.word	0x20000008

08001dd8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b086      	sub	sp, #24
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001de0:	2300      	movs	r3, #0
 8001de2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001de4:	2300      	movs	r3, #0
 8001de6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001de8:	2300      	movs	r3, #0
 8001dea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e0be      	b.n	8001f78 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	689b      	ldr	r3, [r3, #8]
 8001dfe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d109      	bne.n	8001e1c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2200      	movs	r2, #0
 8001e12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f7ff f938 	bl	800108c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 faff 	bl	8002420 <ADC_ConversionStop_Disable>
 8001e22:	4603      	mov	r3, r0
 8001e24:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f040 8099 	bne.w	8001f66 <HAL_ADC_Init+0x18e>
 8001e34:	7dfb      	ldrb	r3, [r7, #23]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	f040 8095 	bne.w	8001f66 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e40:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e44:	f023 0302 	bic.w	r3, r3, #2
 8001e48:	f043 0202 	orr.w	r2, r3, #2
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e58:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	7b1b      	ldrb	r3, [r3, #12]
 8001e5e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e60:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	4313      	orrs	r3, r2
 8001e66:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e70:	d003      	beq.n	8001e7a <HAL_ADC_Init+0xa2>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d102      	bne.n	8001e80 <HAL_ADC_Init+0xa8>
 8001e7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e7e:	e000      	b.n	8001e82 <HAL_ADC_Init+0xaa>
 8001e80:	2300      	movs	r3, #0
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	7d1b      	ldrb	r3, [r3, #20]
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d119      	bne.n	8001ec4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	7b1b      	ldrb	r3, [r3, #12]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d109      	bne.n	8001eac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	035a      	lsls	r2, r3, #13
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	e00b      	b.n	8001ec4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb0:	f043 0220 	orr.w	r2, r3, #32
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ebc:	f043 0201 	orr.w	r2, r3, #1
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	689a      	ldr	r2, [r3, #8]
 8001ede:	4b28      	ldr	r3, [pc, #160]	@ (8001f80 <HAL_ADC_Init+0x1a8>)
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6812      	ldr	r2, [r2, #0]
 8001ee6:	68b9      	ldr	r1, [r7, #8]
 8001ee8:	430b      	orrs	r3, r1
 8001eea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ef4:	d003      	beq.n	8001efe <HAL_ADC_Init+0x126>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d104      	bne.n	8001f08 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	3b01      	subs	r3, #1
 8001f04:	051b      	lsls	r3, r3, #20
 8001f06:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	68fa      	ldr	r2, [r7, #12]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	689a      	ldr	r2, [r3, #8]
 8001f22:	4b18      	ldr	r3, [pc, #96]	@ (8001f84 <HAL_ADC_Init+0x1ac>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d10b      	bne.n	8001f44 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f36:	f023 0303 	bic.w	r3, r3, #3
 8001f3a:	f043 0201 	orr.w	r2, r3, #1
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f42:	e018      	b.n	8001f76 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f48:	f023 0312 	bic.w	r3, r3, #18
 8001f4c:	f043 0210 	orr.w	r2, r3, #16
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f58:	f043 0201 	orr.w	r2, r3, #1
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f60:	2301      	movs	r3, #1
 8001f62:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f64:	e007      	b.n	8001f76 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f6a:	f043 0210 	orr.w	r2, r3, #16
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f76:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	ffe1f7fd 	.word	0xffe1f7fd
 8001f84:	ff1f0efe 	.word	0xff1f0efe

08001f88 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f94:	2300      	movs	r3, #0
 8001f96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a64      	ldr	r2, [pc, #400]	@ (8002130 <HAL_ADC_Start_DMA+0x1a8>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d004      	beq.n	8001fac <HAL_ADC_Start_DMA+0x24>
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a63      	ldr	r2, [pc, #396]	@ (8002134 <HAL_ADC_Start_DMA+0x1ac>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d106      	bne.n	8001fba <HAL_ADC_Start_DMA+0x32>
 8001fac:	4b60      	ldr	r3, [pc, #384]	@ (8002130 <HAL_ADC_Start_DMA+0x1a8>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f040 80b3 	bne.w	8002120 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d101      	bne.n	8001fc8 <HAL_ADC_Start_DMA+0x40>
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	e0ae      	b.n	8002126 <HAL_ADC_Start_DMA+0x19e>
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fd0:	68f8      	ldr	r0, [r7, #12]
 8001fd2:	f000 f9cb 	bl	800236c <ADC_Enable>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fda:	7dfb      	ldrb	r3, [r7, #23]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f040 809a 	bne.w	8002116 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fe6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001fea:	f023 0301 	bic.w	r3, r3, #1
 8001fee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a4e      	ldr	r2, [pc, #312]	@ (8002134 <HAL_ADC_Start_DMA+0x1ac>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d105      	bne.n	800200c <HAL_ADC_Start_DMA+0x84>
 8002000:	4b4b      	ldr	r3, [pc, #300]	@ (8002130 <HAL_ADC_Start_DMA+0x1a8>)
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d115      	bne.n	8002038 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002010:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002022:	2b00      	cmp	r3, #0
 8002024:	d026      	beq.n	8002074 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800202a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800202e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002036:	e01d      	b.n	8002074 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a39      	ldr	r2, [pc, #228]	@ (8002130 <HAL_ADC_Start_DMA+0x1a8>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d004      	beq.n	8002058 <HAL_ADC_Start_DMA+0xd0>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a38      	ldr	r2, [pc, #224]	@ (8002134 <HAL_ADC_Start_DMA+0x1ac>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d10d      	bne.n	8002074 <HAL_ADC_Start_DMA+0xec>
 8002058:	4b35      	ldr	r3, [pc, #212]	@ (8002130 <HAL_ADC_Start_DMA+0x1a8>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002060:	2b00      	cmp	r3, #0
 8002062:	d007      	beq.n	8002074 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002068:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800206c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002078:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d006      	beq.n	800208e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002084:	f023 0206 	bic.w	r2, r3, #6
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800208c:	e002      	b.n	8002094 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2200      	movs	r2, #0
 8002092:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2200      	movs	r2, #0
 8002098:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	4a25      	ldr	r2, [pc, #148]	@ (8002138 <HAL_ADC_Start_DMA+0x1b0>)
 80020a2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	4a24      	ldr	r2, [pc, #144]	@ (800213c <HAL_ADC_Start_DMA+0x1b4>)
 80020aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	6a1b      	ldr	r3, [r3, #32]
 80020b0:	4a23      	ldr	r2, [pc, #140]	@ (8002140 <HAL_ADC_Start_DMA+0x1b8>)
 80020b2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f06f 0202 	mvn.w	r2, #2
 80020bc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	689a      	ldr	r2, [r3, #8]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020cc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6a18      	ldr	r0, [r3, #32]
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	334c      	adds	r3, #76	@ 0x4c
 80020d8:	4619      	mov	r1, r3
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	f000 fbaf 	bl	8002840 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80020ec:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80020f0:	d108      	bne.n	8002104 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002100:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002102:	e00f      	b.n	8002124 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002112:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002114:	e006      	b.n	8002124 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2200      	movs	r2, #0
 800211a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800211e:	e001      	b.n	8002124 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002124:	7dfb      	ldrb	r3, [r7, #23]
}
 8002126:	4618      	mov	r0, r3
 8002128:	3718      	adds	r7, #24
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40012400 	.word	0x40012400
 8002134:	40012800 	.word	0x40012800
 8002138:	080024a3 	.word	0x080024a3
 800213c:	0800251f 	.word	0x0800251f
 8002140:	0800253b 	.word	0x0800253b

08002144 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002144:	b480      	push	{r7}
 8002146:	b083      	sub	sp, #12
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	bc80      	pop	{r7}
 8002154:	4770      	bx	lr

08002156 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	bc80      	pop	{r7}
 8002166:	4770      	bx	lr

08002168 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	bc80      	pop	{r7}
 8002178:	4770      	bx	lr
	...

0800217c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800218a:	2300      	movs	r3, #0
 800218c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <HAL_ADC_ConfigChannel+0x20>
 8002198:	2302      	movs	r3, #2
 800219a:	e0dc      	b.n	8002356 <HAL_ADC_ConfigChannel+0x1da>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2201      	movs	r2, #1
 80021a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	2b06      	cmp	r3, #6
 80021aa:	d81c      	bhi.n	80021e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	4613      	mov	r3, r2
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	4413      	add	r3, r2
 80021bc:	3b05      	subs	r3, #5
 80021be:	221f      	movs	r2, #31
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	4019      	ands	r1, r3
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	6818      	ldr	r0, [r3, #0]
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	4613      	mov	r3, r2
 80021d2:	009b      	lsls	r3, r3, #2
 80021d4:	4413      	add	r3, r2
 80021d6:	3b05      	subs	r3, #5
 80021d8:	fa00 f203 	lsl.w	r2, r0, r3
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	430a      	orrs	r2, r1
 80021e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80021e4:	e03c      	b.n	8002260 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021e6:	683b      	ldr	r3, [r7, #0]
 80021e8:	685b      	ldr	r3, [r3, #4]
 80021ea:	2b0c      	cmp	r3, #12
 80021ec:	d81c      	bhi.n	8002228 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	4613      	mov	r3, r2
 80021fa:	009b      	lsls	r3, r3, #2
 80021fc:	4413      	add	r3, r2
 80021fe:	3b23      	subs	r3, #35	@ 0x23
 8002200:	221f      	movs	r2, #31
 8002202:	fa02 f303 	lsl.w	r3, r2, r3
 8002206:	43db      	mvns	r3, r3
 8002208:	4019      	ands	r1, r3
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	6818      	ldr	r0, [r3, #0]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	685a      	ldr	r2, [r3, #4]
 8002212:	4613      	mov	r3, r2
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	4413      	add	r3, r2
 8002218:	3b23      	subs	r3, #35	@ 0x23
 800221a:	fa00 f203 	lsl.w	r2, r0, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	430a      	orrs	r2, r1
 8002224:	631a      	str	r2, [r3, #48]	@ 0x30
 8002226:	e01b      	b.n	8002260 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	4613      	mov	r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	4413      	add	r3, r2
 8002238:	3b41      	subs	r3, #65	@ 0x41
 800223a:	221f      	movs	r2, #31
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	4019      	ands	r1, r3
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	6818      	ldr	r0, [r3, #0]
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685a      	ldr	r2, [r3, #4]
 800224c:	4613      	mov	r3, r2
 800224e:	009b      	lsls	r3, r3, #2
 8002250:	4413      	add	r3, r2
 8002252:	3b41      	subs	r3, #65	@ 0x41
 8002254:	fa00 f203 	lsl.w	r2, r0, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	430a      	orrs	r2, r1
 800225e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2b09      	cmp	r3, #9
 8002266:	d91c      	bls.n	80022a2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	68d9      	ldr	r1, [r3, #12]
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	4613      	mov	r3, r2
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	4413      	add	r3, r2
 8002278:	3b1e      	subs	r3, #30
 800227a:	2207      	movs	r2, #7
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	4019      	ands	r1, r3
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	6898      	ldr	r0, [r3, #8]
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4613      	mov	r3, r2
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	4413      	add	r3, r2
 8002292:	3b1e      	subs	r3, #30
 8002294:	fa00 f203 	lsl.w	r2, r0, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	430a      	orrs	r2, r1
 800229e:	60da      	str	r2, [r3, #12]
 80022a0:	e019      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6919      	ldr	r1, [r3, #16]
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	4613      	mov	r3, r2
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	4413      	add	r3, r2
 80022b2:	2207      	movs	r2, #7
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	4019      	ands	r1, r3
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	6898      	ldr	r0, [r3, #8]
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4613      	mov	r3, r2
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	4413      	add	r3, r2
 80022ca:	fa00 f203 	lsl.w	r2, r0, r3
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	430a      	orrs	r2, r1
 80022d4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b10      	cmp	r3, #16
 80022dc:	d003      	beq.n	80022e6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022e2:	2b11      	cmp	r3, #17
 80022e4:	d132      	bne.n	800234c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002360 <HAL_ADC_ConfigChannel+0x1e4>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d125      	bne.n	800233c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d126      	bne.n	800234c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800230c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2b10      	cmp	r3, #16
 8002314:	d11a      	bne.n	800234c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002316:	4b13      	ldr	r3, [pc, #76]	@ (8002364 <HAL_ADC_ConfigChannel+0x1e8>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a13      	ldr	r2, [pc, #76]	@ (8002368 <HAL_ADC_ConfigChannel+0x1ec>)
 800231c:	fba2 2303 	umull	r2, r3, r2, r3
 8002320:	0c9a      	lsrs	r2, r3, #18
 8002322:	4613      	mov	r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4413      	add	r3, r2
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800232c:	e002      	b.n	8002334 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	3b01      	subs	r3, #1
 8002332:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d1f9      	bne.n	800232e <HAL_ADC_ConfigChannel+0x1b2>
 800233a:	e007      	b.n	800234c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002340:	f043 0220 	orr.w	r2, r3, #32
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2200      	movs	r2, #0
 8002350:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002354:	7bfb      	ldrb	r3, [r7, #15]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3714      	adds	r7, #20
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr
 8002360:	40012400 	.word	0x40012400
 8002364:	20000000 	.word	0x20000000
 8002368:	431bde83 	.word	0x431bde83

0800236c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002374:	2300      	movs	r3, #0
 8002376:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002378:	2300      	movs	r3, #0
 800237a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 0301 	and.w	r3, r3, #1
 8002386:	2b01      	cmp	r3, #1
 8002388:	d040      	beq.n	800240c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	689a      	ldr	r2, [r3, #8]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f042 0201 	orr.w	r2, r2, #1
 8002398:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800239a:	4b1f      	ldr	r3, [pc, #124]	@ (8002418 <ADC_Enable+0xac>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a1f      	ldr	r2, [pc, #124]	@ (800241c <ADC_Enable+0xb0>)
 80023a0:	fba2 2303 	umull	r2, r3, r2, r3
 80023a4:	0c9b      	lsrs	r3, r3, #18
 80023a6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023a8:	e002      	b.n	80023b0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	3b01      	subs	r3, #1
 80023ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80023b0:	68bb      	ldr	r3, [r7, #8]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d1f9      	bne.n	80023aa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023b6:	f7ff fce1 	bl	8001d7c <HAL_GetTick>
 80023ba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023bc:	e01f      	b.n	80023fe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80023be:	f7ff fcdd 	bl	8001d7c <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d918      	bls.n	80023fe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d011      	beq.n	80023fe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023de:	f043 0210 	orr.w	r2, r3, #16
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023ea:	f043 0201 	orr.w	r2, r3, #1
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e007      	b.n	800240e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	f003 0301 	and.w	r3, r3, #1
 8002408:	2b01      	cmp	r3, #1
 800240a:	d1d8      	bne.n	80023be <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800240c:	2300      	movs	r3, #0
}
 800240e:	4618      	mov	r0, r3
 8002410:	3710      	adds	r7, #16
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000000 	.word	0x20000000
 800241c:	431bde83 	.word	0x431bde83

08002420 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002428:	2300      	movs	r3, #0
 800242a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b01      	cmp	r3, #1
 8002438:	d12e      	bne.n	8002498 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	689a      	ldr	r2, [r3, #8]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f022 0201 	bic.w	r2, r2, #1
 8002448:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800244a:	f7ff fc97 	bl	8001d7c <HAL_GetTick>
 800244e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002450:	e01b      	b.n	800248a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002452:	f7ff fc93 	bl	8001d7c <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b02      	cmp	r3, #2
 800245e:	d914      	bls.n	800248a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b01      	cmp	r3, #1
 800246c:	d10d      	bne.n	800248a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002472:	f043 0210 	orr.w	r2, r3, #16
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800247e:	f043 0201 	orr.w	r2, r3, #1
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e007      	b.n	800249a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	689b      	ldr	r3, [r3, #8]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b01      	cmp	r3, #1
 8002496:	d0dc      	beq.n	8002452 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}

080024a2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80024a2:	b580      	push	{r7, lr}
 80024a4:	b084      	sub	sp, #16
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ae:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d127      	bne.n	800250c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689b      	ldr	r3, [r3, #8]
 80024ce:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80024d2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80024d6:	d115      	bne.n	8002504 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d111      	bne.n	8002504 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d105      	bne.n	8002504 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fc:	f043 0201 	orr.w	r2, r3, #1
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002504:	68f8      	ldr	r0, [r7, #12]
 8002506:	f7ff fe1d 	bl	8002144 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800250a:	e004      	b.n	8002516 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	4798      	blx	r3
}
 8002516:	bf00      	nop
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}

0800251e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800251e:	b580      	push	{r7, lr}
 8002520:	b084      	sub	sp, #16
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800252a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f7ff fe12 	bl	8002156 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002532:	bf00      	nop
 8002534:	3710      	adds	r7, #16
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b084      	sub	sp, #16
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002546:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002558:	f043 0204 	orr.w	r2, r3, #4
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002560:	68f8      	ldr	r0, [r7, #12]
 8002562:	f7ff fe01 	bl	8002168 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002566:	bf00      	nop
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
	...

08002570 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f003 0307 	and.w	r3, r3, #7
 800257e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002580:	4b0c      	ldr	r3, [pc, #48]	@ (80025b4 <__NVIC_SetPriorityGrouping+0x44>)
 8002582:	68db      	ldr	r3, [r3, #12]
 8002584:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002586:	68ba      	ldr	r2, [r7, #8]
 8002588:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800258c:	4013      	ands	r3, r2
 800258e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002598:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800259c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025a2:	4a04      	ldr	r2, [pc, #16]	@ (80025b4 <__NVIC_SetPriorityGrouping+0x44>)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	60d3      	str	r3, [r2, #12]
}
 80025a8:	bf00      	nop
 80025aa:	3714      	adds	r7, #20
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr
 80025b2:	bf00      	nop
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025bc:	4b04      	ldr	r3, [pc, #16]	@ (80025d0 <__NVIC_GetPriorityGrouping+0x18>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	0a1b      	lsrs	r3, r3, #8
 80025c2:	f003 0307 	and.w	r3, r3, #7
}
 80025c6:	4618      	mov	r0, r3
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bc80      	pop	{r7}
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	db0b      	blt.n	80025fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025e6:	79fb      	ldrb	r3, [r7, #7]
 80025e8:	f003 021f 	and.w	r2, r3, #31
 80025ec:	4906      	ldr	r1, [pc, #24]	@ (8002608 <__NVIC_EnableIRQ+0x34>)
 80025ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f2:	095b      	lsrs	r3, r3, #5
 80025f4:	2001      	movs	r0, #1
 80025f6:	fa00 f202 	lsl.w	r2, r0, r2
 80025fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr
 8002608:	e000e100 	.word	0xe000e100

0800260c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	4603      	mov	r3, r0
 8002614:	6039      	str	r1, [r7, #0]
 8002616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261c:	2b00      	cmp	r3, #0
 800261e:	db0a      	blt.n	8002636 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	b2da      	uxtb	r2, r3
 8002624:	490c      	ldr	r1, [pc, #48]	@ (8002658 <__NVIC_SetPriority+0x4c>)
 8002626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262a:	0112      	lsls	r2, r2, #4
 800262c:	b2d2      	uxtb	r2, r2
 800262e:	440b      	add	r3, r1
 8002630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002634:	e00a      	b.n	800264c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	b2da      	uxtb	r2, r3
 800263a:	4908      	ldr	r1, [pc, #32]	@ (800265c <__NVIC_SetPriority+0x50>)
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	3b04      	subs	r3, #4
 8002644:	0112      	lsls	r2, r2, #4
 8002646:	b2d2      	uxtb	r2, r2
 8002648:	440b      	add	r3, r1
 800264a:	761a      	strb	r2, [r3, #24]
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	bc80      	pop	{r7}
 8002654:	4770      	bx	lr
 8002656:	bf00      	nop
 8002658:	e000e100 	.word	0xe000e100
 800265c:	e000ed00 	.word	0xe000ed00

08002660 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002660:	b480      	push	{r7}
 8002662:	b089      	sub	sp, #36	@ 0x24
 8002664:	af00      	add	r7, sp, #0
 8002666:	60f8      	str	r0, [r7, #12]
 8002668:	60b9      	str	r1, [r7, #8]
 800266a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f003 0307 	and.w	r3, r3, #7
 8002672:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	f1c3 0307 	rsb	r3, r3, #7
 800267a:	2b04      	cmp	r3, #4
 800267c:	bf28      	it	cs
 800267e:	2304      	movcs	r3, #4
 8002680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002682:	69fb      	ldr	r3, [r7, #28]
 8002684:	3304      	adds	r3, #4
 8002686:	2b06      	cmp	r3, #6
 8002688:	d902      	bls.n	8002690 <NVIC_EncodePriority+0x30>
 800268a:	69fb      	ldr	r3, [r7, #28]
 800268c:	3b03      	subs	r3, #3
 800268e:	e000      	b.n	8002692 <NVIC_EncodePriority+0x32>
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002694:	f04f 32ff 	mov.w	r2, #4294967295
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	fa02 f303 	lsl.w	r3, r2, r3
 800269e:	43da      	mvns	r2, r3
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	401a      	ands	r2, r3
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026a8:	f04f 31ff 	mov.w	r1, #4294967295
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	fa01 f303 	lsl.w	r3, r1, r3
 80026b2:	43d9      	mvns	r1, r3
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b8:	4313      	orrs	r3, r2
         );
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3724      	adds	r7, #36	@ 0x24
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr

080026c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	3b01      	subs	r3, #1
 80026d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026d4:	d301      	bcc.n	80026da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026d6:	2301      	movs	r3, #1
 80026d8:	e00f      	b.n	80026fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026da:	4a0a      	ldr	r2, [pc, #40]	@ (8002704 <SysTick_Config+0x40>)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	3b01      	subs	r3, #1
 80026e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026e2:	210f      	movs	r1, #15
 80026e4:	f04f 30ff 	mov.w	r0, #4294967295
 80026e8:	f7ff ff90 	bl	800260c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026ec:	4b05      	ldr	r3, [pc, #20]	@ (8002704 <SysTick_Config+0x40>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026f2:	4b04      	ldr	r3, [pc, #16]	@ (8002704 <SysTick_Config+0x40>)
 80026f4:	2207      	movs	r2, #7
 80026f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f8:	2300      	movs	r3, #0
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3708      	adds	r7, #8
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	e000e010 	.word	0xe000e010

08002708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b082      	sub	sp, #8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002710:	6878      	ldr	r0, [r7, #4]
 8002712:	f7ff ff2d 	bl	8002570 <__NVIC_SetPriorityGrouping>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800271e:	b580      	push	{r7, lr}
 8002720:	b086      	sub	sp, #24
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	60b9      	str	r1, [r7, #8]
 8002728:	607a      	str	r2, [r7, #4]
 800272a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800272c:	2300      	movs	r3, #0
 800272e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002730:	f7ff ff42 	bl	80025b8 <__NVIC_GetPriorityGrouping>
 8002734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	68b9      	ldr	r1, [r7, #8]
 800273a:	6978      	ldr	r0, [r7, #20]
 800273c:	f7ff ff90 	bl	8002660 <NVIC_EncodePriority>
 8002740:	4602      	mov	r2, r0
 8002742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002746:	4611      	mov	r1, r2
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ff5f 	bl	800260c <__NVIC_SetPriority>
}
 800274e:	bf00      	nop
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002756:	b580      	push	{r7, lr}
 8002758:	b082      	sub	sp, #8
 800275a:	af00      	add	r7, sp, #0
 800275c:	4603      	mov	r3, r0
 800275e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff ff35 	bl	80025d4 <__NVIC_EnableIRQ>
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}

08002772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002772:	b580      	push	{r7, lr}
 8002774:	b082      	sub	sp, #8
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f7ff ffa2 	bl	80026c4 <SysTick_Config>
 8002780:	4603      	mov	r3, r0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
	...

0800278c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800278c:	b480      	push	{r7}
 800278e:	b085      	sub	sp, #20
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002794:	2300      	movs	r3, #0
 8002796:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d101      	bne.n	80027a2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
 80027a0:	e043      	b.n	800282a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	4b22      	ldr	r3, [pc, #136]	@ (8002834 <HAL_DMA_Init+0xa8>)
 80027aa:	4413      	add	r3, r2
 80027ac:	4a22      	ldr	r2, [pc, #136]	@ (8002838 <HAL_DMA_Init+0xac>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	091b      	lsrs	r3, r3, #4
 80027b4:	009a      	lsls	r2, r3, #2
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a1f      	ldr	r2, [pc, #124]	@ (800283c <HAL_DMA_Init+0xb0>)
 80027be:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2202      	movs	r2, #2
 80027c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80027d6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80027da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	695b      	ldr	r3, [r3, #20]
 80027f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	69db      	ldr	r3, [r3, #28]
 8002802:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	4313      	orrs	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3714      	adds	r7, #20
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr
 8002834:	bffdfff8 	.word	0xbffdfff8
 8002838:	cccccccd 	.word	0xcccccccd
 800283c:	40020000 	.word	0x40020000

08002840 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b086      	sub	sp, #24
 8002844:	af00      	add	r7, sp, #0
 8002846:	60f8      	str	r0, [r7, #12]
 8002848:	60b9      	str	r1, [r7, #8]
 800284a:	607a      	str	r2, [r7, #4]
 800284c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800284e:	2300      	movs	r3, #0
 8002850:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002858:	2b01      	cmp	r3, #1
 800285a:	d101      	bne.n	8002860 <HAL_DMA_Start_IT+0x20>
 800285c:	2302      	movs	r3, #2
 800285e:	e04b      	b.n	80028f8 <HAL_DMA_Start_IT+0xb8>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b01      	cmp	r3, #1
 8002872:	d13a      	bne.n	80028ea <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2202      	movs	r2, #2
 8002878:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2200      	movs	r2, #0
 8002880:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681a      	ldr	r2, [r3, #0]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f022 0201 	bic.w	r2, r2, #1
 8002890:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	68b9      	ldr	r1, [r7, #8]
 8002898:	68f8      	ldr	r0, [r7, #12]
 800289a:	f000 f9af 	bl	8002bfc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d008      	beq.n	80028b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681a      	ldr	r2, [r3, #0]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 020e 	orr.w	r2, r2, #14
 80028b4:	601a      	str	r2, [r3, #0]
 80028b6:	e00f      	b.n	80028d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 0204 	bic.w	r2, r2, #4
 80028c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f042 020a 	orr.w	r2, r2, #10
 80028d6:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0201 	orr.w	r2, r2, #1
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	e005      	b.n	80028f6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80028f2:	2302      	movs	r3, #2
 80028f4:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80028f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3718      	adds	r7, #24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002900:	b580      	push	{r7, lr}
 8002902:	b084      	sub	sp, #16
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002908:	2300      	movs	r3, #0
 800290a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002912:	b2db      	uxtb	r3, r3
 8002914:	2b02      	cmp	r3, #2
 8002916:	d005      	beq.n	8002924 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2204      	movs	r2, #4
 800291c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	73fb      	strb	r3, [r7, #15]
 8002922:	e051      	b.n	80029c8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f022 020e 	bic.w	r2, r2, #14
 8002932:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f022 0201 	bic.w	r2, r2, #1
 8002942:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a22      	ldr	r2, [pc, #136]	@ (80029d4 <HAL_DMA_Abort_IT+0xd4>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d029      	beq.n	80029a2 <HAL_DMA_Abort_IT+0xa2>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4a21      	ldr	r2, [pc, #132]	@ (80029d8 <HAL_DMA_Abort_IT+0xd8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d022      	beq.n	800299e <HAL_DMA_Abort_IT+0x9e>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4a1f      	ldr	r2, [pc, #124]	@ (80029dc <HAL_DMA_Abort_IT+0xdc>)
 800295e:	4293      	cmp	r3, r2
 8002960:	d01a      	beq.n	8002998 <HAL_DMA_Abort_IT+0x98>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a1e      	ldr	r2, [pc, #120]	@ (80029e0 <HAL_DMA_Abort_IT+0xe0>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d012      	beq.n	8002992 <HAL_DMA_Abort_IT+0x92>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a1c      	ldr	r2, [pc, #112]	@ (80029e4 <HAL_DMA_Abort_IT+0xe4>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d00a      	beq.n	800298c <HAL_DMA_Abort_IT+0x8c>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a1b      	ldr	r2, [pc, #108]	@ (80029e8 <HAL_DMA_Abort_IT+0xe8>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d102      	bne.n	8002986 <HAL_DMA_Abort_IT+0x86>
 8002980:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002984:	e00e      	b.n	80029a4 <HAL_DMA_Abort_IT+0xa4>
 8002986:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800298a:	e00b      	b.n	80029a4 <HAL_DMA_Abort_IT+0xa4>
 800298c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002990:	e008      	b.n	80029a4 <HAL_DMA_Abort_IT+0xa4>
 8002992:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002996:	e005      	b.n	80029a4 <HAL_DMA_Abort_IT+0xa4>
 8002998:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800299c:	e002      	b.n	80029a4 <HAL_DMA_Abort_IT+0xa4>
 800299e:	2310      	movs	r3, #16
 80029a0:	e000      	b.n	80029a4 <HAL_DMA_Abort_IT+0xa4>
 80029a2:	2301      	movs	r3, #1
 80029a4:	4a11      	ldr	r2, [pc, #68]	@ (80029ec <HAL_DMA_Abort_IT+0xec>)
 80029a6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2201      	movs	r2, #1
 80029ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	4798      	blx	r3
    } 
  }
  return status;
 80029c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3710      	adds	r7, #16
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	40020008 	.word	0x40020008
 80029d8:	4002001c 	.word	0x4002001c
 80029dc:	40020030 	.word	0x40020030
 80029e0:	40020044 	.word	0x40020044
 80029e4:	40020058 	.word	0x40020058
 80029e8:	4002006c 	.word	0x4002006c
 80029ec:	40020000 	.word	0x40020000

080029f0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0c:	2204      	movs	r2, #4
 8002a0e:	409a      	lsls	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4013      	ands	r3, r2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d04f      	beq.n	8002ab8 <HAL_DMA_IRQHandler+0xc8>
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	f003 0304 	and.w	r3, r3, #4
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d04a      	beq.n	8002ab8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0320 	and.w	r3, r3, #32
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d107      	bne.n	8002a40 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0204 	bic.w	r2, r2, #4
 8002a3e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a66      	ldr	r2, [pc, #408]	@ (8002be0 <HAL_DMA_IRQHandler+0x1f0>)
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d029      	beq.n	8002a9e <HAL_DMA_IRQHandler+0xae>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a65      	ldr	r2, [pc, #404]	@ (8002be4 <HAL_DMA_IRQHandler+0x1f4>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d022      	beq.n	8002a9a <HAL_DMA_IRQHandler+0xaa>
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a63      	ldr	r2, [pc, #396]	@ (8002be8 <HAL_DMA_IRQHandler+0x1f8>)
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d01a      	beq.n	8002a94 <HAL_DMA_IRQHandler+0xa4>
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4a62      	ldr	r2, [pc, #392]	@ (8002bec <HAL_DMA_IRQHandler+0x1fc>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d012      	beq.n	8002a8e <HAL_DMA_IRQHandler+0x9e>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a60      	ldr	r2, [pc, #384]	@ (8002bf0 <HAL_DMA_IRQHandler+0x200>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d00a      	beq.n	8002a88 <HAL_DMA_IRQHandler+0x98>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a5f      	ldr	r2, [pc, #380]	@ (8002bf4 <HAL_DMA_IRQHandler+0x204>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d102      	bne.n	8002a82 <HAL_DMA_IRQHandler+0x92>
 8002a7c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002a80:	e00e      	b.n	8002aa0 <HAL_DMA_IRQHandler+0xb0>
 8002a82:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002a86:	e00b      	b.n	8002aa0 <HAL_DMA_IRQHandler+0xb0>
 8002a88:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002a8c:	e008      	b.n	8002aa0 <HAL_DMA_IRQHandler+0xb0>
 8002a8e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a92:	e005      	b.n	8002aa0 <HAL_DMA_IRQHandler+0xb0>
 8002a94:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a98:	e002      	b.n	8002aa0 <HAL_DMA_IRQHandler+0xb0>
 8002a9a:	2340      	movs	r3, #64	@ 0x40
 8002a9c:	e000      	b.n	8002aa0 <HAL_DMA_IRQHandler+0xb0>
 8002a9e:	2304      	movs	r3, #4
 8002aa0:	4a55      	ldr	r2, [pc, #340]	@ (8002bf8 <HAL_DMA_IRQHandler+0x208>)
 8002aa2:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	f000 8094 	beq.w	8002bd6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab2:	6878      	ldr	r0, [r7, #4]
 8002ab4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ab6:	e08e      	b.n	8002bd6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abc:	2202      	movs	r2, #2
 8002abe:	409a      	lsls	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d056      	beq.n	8002b76 <HAL_DMA_IRQHandler+0x186>
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	f003 0302 	and.w	r3, r3, #2
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d051      	beq.n	8002b76 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 0320 	and.w	r3, r3, #32
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10b      	bne.n	8002af8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	681a      	ldr	r2, [r3, #0]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f022 020a 	bic.w	r2, r2, #10
 8002aee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a38      	ldr	r2, [pc, #224]	@ (8002be0 <HAL_DMA_IRQHandler+0x1f0>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d029      	beq.n	8002b56 <HAL_DMA_IRQHandler+0x166>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a37      	ldr	r2, [pc, #220]	@ (8002be4 <HAL_DMA_IRQHandler+0x1f4>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d022      	beq.n	8002b52 <HAL_DMA_IRQHandler+0x162>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a35      	ldr	r2, [pc, #212]	@ (8002be8 <HAL_DMA_IRQHandler+0x1f8>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d01a      	beq.n	8002b4c <HAL_DMA_IRQHandler+0x15c>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	4a34      	ldr	r2, [pc, #208]	@ (8002bec <HAL_DMA_IRQHandler+0x1fc>)
 8002b1c:	4293      	cmp	r3, r2
 8002b1e:	d012      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x156>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a32      	ldr	r2, [pc, #200]	@ (8002bf0 <HAL_DMA_IRQHandler+0x200>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d00a      	beq.n	8002b40 <HAL_DMA_IRQHandler+0x150>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a31      	ldr	r2, [pc, #196]	@ (8002bf4 <HAL_DMA_IRQHandler+0x204>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d102      	bne.n	8002b3a <HAL_DMA_IRQHandler+0x14a>
 8002b34:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002b38:	e00e      	b.n	8002b58 <HAL_DMA_IRQHandler+0x168>
 8002b3a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b3e:	e00b      	b.n	8002b58 <HAL_DMA_IRQHandler+0x168>
 8002b40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b44:	e008      	b.n	8002b58 <HAL_DMA_IRQHandler+0x168>
 8002b46:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b4a:	e005      	b.n	8002b58 <HAL_DMA_IRQHandler+0x168>
 8002b4c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b50:	e002      	b.n	8002b58 <HAL_DMA_IRQHandler+0x168>
 8002b52:	2320      	movs	r3, #32
 8002b54:	e000      	b.n	8002b58 <HAL_DMA_IRQHandler+0x168>
 8002b56:	2302      	movs	r3, #2
 8002b58:	4a27      	ldr	r2, [pc, #156]	@ (8002bf8 <HAL_DMA_IRQHandler+0x208>)
 8002b5a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d034      	beq.n	8002bd6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b70:	6878      	ldr	r0, [r7, #4]
 8002b72:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002b74:	e02f      	b.n	8002bd6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7a:	2208      	movs	r2, #8
 8002b7c:	409a      	lsls	r2, r3
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	4013      	ands	r3, r2
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d028      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x1e8>
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	f003 0308 	and.w	r3, r3, #8
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d023      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f022 020e 	bic.w	r2, r2, #14
 8002b9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba8:	2101      	movs	r1, #1
 8002baa:	fa01 f202 	lsl.w	r2, r1, r2
 8002bae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d004      	beq.n	8002bd8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd2:	6878      	ldr	r0, [r7, #4]
 8002bd4:	4798      	blx	r3
    }
  }
  return;
 8002bd6:	bf00      	nop
 8002bd8:	bf00      	nop
}
 8002bda:	3710      	adds	r7, #16
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bd80      	pop	{r7, pc}
 8002be0:	40020008 	.word	0x40020008
 8002be4:	4002001c 	.word	0x4002001c
 8002be8:	40020030 	.word	0x40020030
 8002bec:	40020044 	.word	0x40020044
 8002bf0:	40020058 	.word	0x40020058
 8002bf4:	4002006c 	.word	0x4002006c
 8002bf8:	40020000 	.word	0x40020000

08002bfc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
 8002c08:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c12:	2101      	movs	r1, #1
 8002c14:	fa01 f202 	lsl.w	r2, r1, r2
 8002c18:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	683a      	ldr	r2, [r7, #0]
 8002c20:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	2b10      	cmp	r3, #16
 8002c28:	d108      	bne.n	8002c3c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	68ba      	ldr	r2, [r7, #8]
 8002c38:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002c3a:	e007      	b.n	8002c4c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68ba      	ldr	r2, [r7, #8]
 8002c42:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	60da      	str	r2, [r3, #12]
}
 8002c4c:	bf00      	nop
 8002c4e:	3714      	adds	r7, #20
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bc80      	pop	{r7}
 8002c54:	4770      	bx	lr
	...

08002c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b08b      	sub	sp, #44	@ 0x2c
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c62:	2300      	movs	r3, #0
 8002c64:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002c66:	2300      	movs	r3, #0
 8002c68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c6a:	e169      	b.n	8002f40 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c70:	fa02 f303 	lsl.w	r3, r2, r3
 8002c74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	69fa      	ldr	r2, [r7, #28]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	f040 8158 	bne.w	8002f3a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	4a9a      	ldr	r2, [pc, #616]	@ (8002ef8 <HAL_GPIO_Init+0x2a0>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d05e      	beq.n	8002d52 <HAL_GPIO_Init+0xfa>
 8002c94:	4a98      	ldr	r2, [pc, #608]	@ (8002ef8 <HAL_GPIO_Init+0x2a0>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d875      	bhi.n	8002d86 <HAL_GPIO_Init+0x12e>
 8002c9a:	4a98      	ldr	r2, [pc, #608]	@ (8002efc <HAL_GPIO_Init+0x2a4>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d058      	beq.n	8002d52 <HAL_GPIO_Init+0xfa>
 8002ca0:	4a96      	ldr	r2, [pc, #600]	@ (8002efc <HAL_GPIO_Init+0x2a4>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d86f      	bhi.n	8002d86 <HAL_GPIO_Init+0x12e>
 8002ca6:	4a96      	ldr	r2, [pc, #600]	@ (8002f00 <HAL_GPIO_Init+0x2a8>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d052      	beq.n	8002d52 <HAL_GPIO_Init+0xfa>
 8002cac:	4a94      	ldr	r2, [pc, #592]	@ (8002f00 <HAL_GPIO_Init+0x2a8>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d869      	bhi.n	8002d86 <HAL_GPIO_Init+0x12e>
 8002cb2:	4a94      	ldr	r2, [pc, #592]	@ (8002f04 <HAL_GPIO_Init+0x2ac>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d04c      	beq.n	8002d52 <HAL_GPIO_Init+0xfa>
 8002cb8:	4a92      	ldr	r2, [pc, #584]	@ (8002f04 <HAL_GPIO_Init+0x2ac>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d863      	bhi.n	8002d86 <HAL_GPIO_Init+0x12e>
 8002cbe:	4a92      	ldr	r2, [pc, #584]	@ (8002f08 <HAL_GPIO_Init+0x2b0>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d046      	beq.n	8002d52 <HAL_GPIO_Init+0xfa>
 8002cc4:	4a90      	ldr	r2, [pc, #576]	@ (8002f08 <HAL_GPIO_Init+0x2b0>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d85d      	bhi.n	8002d86 <HAL_GPIO_Init+0x12e>
 8002cca:	2b12      	cmp	r3, #18
 8002ccc:	d82a      	bhi.n	8002d24 <HAL_GPIO_Init+0xcc>
 8002cce:	2b12      	cmp	r3, #18
 8002cd0:	d859      	bhi.n	8002d86 <HAL_GPIO_Init+0x12e>
 8002cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8002cd8 <HAL_GPIO_Init+0x80>)
 8002cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cd8:	08002d53 	.word	0x08002d53
 8002cdc:	08002d2d 	.word	0x08002d2d
 8002ce0:	08002d3f 	.word	0x08002d3f
 8002ce4:	08002d81 	.word	0x08002d81
 8002ce8:	08002d87 	.word	0x08002d87
 8002cec:	08002d87 	.word	0x08002d87
 8002cf0:	08002d87 	.word	0x08002d87
 8002cf4:	08002d87 	.word	0x08002d87
 8002cf8:	08002d87 	.word	0x08002d87
 8002cfc:	08002d87 	.word	0x08002d87
 8002d00:	08002d87 	.word	0x08002d87
 8002d04:	08002d87 	.word	0x08002d87
 8002d08:	08002d87 	.word	0x08002d87
 8002d0c:	08002d87 	.word	0x08002d87
 8002d10:	08002d87 	.word	0x08002d87
 8002d14:	08002d87 	.word	0x08002d87
 8002d18:	08002d87 	.word	0x08002d87
 8002d1c:	08002d35 	.word	0x08002d35
 8002d20:	08002d49 	.word	0x08002d49
 8002d24:	4a79      	ldr	r2, [pc, #484]	@ (8002f0c <HAL_GPIO_Init+0x2b4>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d013      	beq.n	8002d52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002d2a:	e02c      	b.n	8002d86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	623b      	str	r3, [r7, #32]
          break;
 8002d32:	e029      	b.n	8002d88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	3304      	adds	r3, #4
 8002d3a:	623b      	str	r3, [r7, #32]
          break;
 8002d3c:	e024      	b.n	8002d88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	3308      	adds	r3, #8
 8002d44:	623b      	str	r3, [r7, #32]
          break;
 8002d46:	e01f      	b.n	8002d88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	330c      	adds	r3, #12
 8002d4e:	623b      	str	r3, [r7, #32]
          break;
 8002d50:	e01a      	b.n	8002d88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	689b      	ldr	r3, [r3, #8]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d102      	bne.n	8002d60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002d5a:	2304      	movs	r3, #4
 8002d5c:	623b      	str	r3, [r7, #32]
          break;
 8002d5e:	e013      	b.n	8002d88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d105      	bne.n	8002d74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d68:	2308      	movs	r3, #8
 8002d6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	69fa      	ldr	r2, [r7, #28]
 8002d70:	611a      	str	r2, [r3, #16]
          break;
 8002d72:	e009      	b.n	8002d88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002d74:	2308      	movs	r3, #8
 8002d76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	69fa      	ldr	r2, [r7, #28]
 8002d7c:	615a      	str	r2, [r3, #20]
          break;
 8002d7e:	e003      	b.n	8002d88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002d80:	2300      	movs	r3, #0
 8002d82:	623b      	str	r3, [r7, #32]
          break;
 8002d84:	e000      	b.n	8002d88 <HAL_GPIO_Init+0x130>
          break;
 8002d86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	2bff      	cmp	r3, #255	@ 0xff
 8002d8c:	d801      	bhi.n	8002d92 <HAL_GPIO_Init+0x13a>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	e001      	b.n	8002d96 <HAL_GPIO_Init+0x13e>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	3304      	adds	r3, #4
 8002d96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	2bff      	cmp	r3, #255	@ 0xff
 8002d9c:	d802      	bhi.n	8002da4 <HAL_GPIO_Init+0x14c>
 8002d9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da0:	009b      	lsls	r3, r3, #2
 8002da2:	e002      	b.n	8002daa <HAL_GPIO_Init+0x152>
 8002da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da6:	3b08      	subs	r3, #8
 8002da8:	009b      	lsls	r3, r3, #2
 8002daa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	210f      	movs	r1, #15
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	fa01 f303 	lsl.w	r3, r1, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	401a      	ands	r2, r3
 8002dbc:	6a39      	ldr	r1, [r7, #32]
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 80b1 	beq.w	8002f3a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002dd8:	4b4d      	ldr	r3, [pc, #308]	@ (8002f10 <HAL_GPIO_Init+0x2b8>)
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	4a4c      	ldr	r2, [pc, #304]	@ (8002f10 <HAL_GPIO_Init+0x2b8>)
 8002dde:	f043 0301 	orr.w	r3, r3, #1
 8002de2:	6193      	str	r3, [r2, #24]
 8002de4:	4b4a      	ldr	r3, [pc, #296]	@ (8002f10 <HAL_GPIO_Init+0x2b8>)
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	f003 0301 	and.w	r3, r3, #1
 8002dec:	60bb      	str	r3, [r7, #8]
 8002dee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002df0:	4a48      	ldr	r2, [pc, #288]	@ (8002f14 <HAL_GPIO_Init+0x2bc>)
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	089b      	lsrs	r3, r3, #2
 8002df6:	3302      	adds	r3, #2
 8002df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dfc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	f003 0303 	and.w	r3, r3, #3
 8002e04:	009b      	lsls	r3, r3, #2
 8002e06:	220f      	movs	r2, #15
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	43db      	mvns	r3, r3
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	4013      	ands	r3, r2
 8002e12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a40      	ldr	r2, [pc, #256]	@ (8002f18 <HAL_GPIO_Init+0x2c0>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d013      	beq.n	8002e44 <HAL_GPIO_Init+0x1ec>
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f1c <HAL_GPIO_Init+0x2c4>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d00d      	beq.n	8002e40 <HAL_GPIO_Init+0x1e8>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4a3e      	ldr	r2, [pc, #248]	@ (8002f20 <HAL_GPIO_Init+0x2c8>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d007      	beq.n	8002e3c <HAL_GPIO_Init+0x1e4>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a3d      	ldr	r2, [pc, #244]	@ (8002f24 <HAL_GPIO_Init+0x2cc>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d101      	bne.n	8002e38 <HAL_GPIO_Init+0x1e0>
 8002e34:	2303      	movs	r3, #3
 8002e36:	e006      	b.n	8002e46 <HAL_GPIO_Init+0x1ee>
 8002e38:	2304      	movs	r3, #4
 8002e3a:	e004      	b.n	8002e46 <HAL_GPIO_Init+0x1ee>
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	e002      	b.n	8002e46 <HAL_GPIO_Init+0x1ee>
 8002e40:	2301      	movs	r3, #1
 8002e42:	e000      	b.n	8002e46 <HAL_GPIO_Init+0x1ee>
 8002e44:	2300      	movs	r3, #0
 8002e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e48:	f002 0203 	and.w	r2, r2, #3
 8002e4c:	0092      	lsls	r2, r2, #2
 8002e4e:	4093      	lsls	r3, r2
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002e56:	492f      	ldr	r1, [pc, #188]	@ (8002f14 <HAL_GPIO_Init+0x2bc>)
 8002e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5a:	089b      	lsrs	r3, r3, #2
 8002e5c:	3302      	adds	r3, #2
 8002e5e:	68fa      	ldr	r2, [r7, #12]
 8002e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d006      	beq.n	8002e7e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002e70:	4b2d      	ldr	r3, [pc, #180]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002e72:	689a      	ldr	r2, [r3, #8]
 8002e74:	492c      	ldr	r1, [pc, #176]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002e76:	69bb      	ldr	r3, [r7, #24]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	608b      	str	r3, [r1, #8]
 8002e7c:	e006      	b.n	8002e8c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002e7e:	4b2a      	ldr	r3, [pc, #168]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002e80:	689a      	ldr	r2, [r3, #8]
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	43db      	mvns	r3, r3
 8002e86:	4928      	ldr	r1, [pc, #160]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002e88:	4013      	ands	r3, r2
 8002e8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d006      	beq.n	8002ea6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002e98:	4b23      	ldr	r3, [pc, #140]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002e9a:	68da      	ldr	r2, [r3, #12]
 8002e9c:	4922      	ldr	r1, [pc, #136]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002e9e:	69bb      	ldr	r3, [r7, #24]
 8002ea0:	4313      	orrs	r3, r2
 8002ea2:	60cb      	str	r3, [r1, #12]
 8002ea4:	e006      	b.n	8002eb4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ea6:	4b20      	ldr	r3, [pc, #128]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002ea8:	68da      	ldr	r2, [r3, #12]
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	43db      	mvns	r3, r3
 8002eae:	491e      	ldr	r1, [pc, #120]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d006      	beq.n	8002ece <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ec0:	4b19      	ldr	r3, [pc, #100]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002ec2:	685a      	ldr	r2, [r3, #4]
 8002ec4:	4918      	ldr	r1, [pc, #96]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	604b      	str	r3, [r1, #4]
 8002ecc:	e006      	b.n	8002edc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ece:	4b16      	ldr	r3, [pc, #88]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002ed0:	685a      	ldr	r2, [r3, #4]
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	43db      	mvns	r3, r3
 8002ed6:	4914      	ldr	r1, [pc, #80]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002ed8:	4013      	ands	r3, r2
 8002eda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d021      	beq.n	8002f2c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	490e      	ldr	r1, [pc, #56]	@ (8002f28 <HAL_GPIO_Init+0x2d0>)
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	600b      	str	r3, [r1, #0]
 8002ef4:	e021      	b.n	8002f3a <HAL_GPIO_Init+0x2e2>
 8002ef6:	bf00      	nop
 8002ef8:	10320000 	.word	0x10320000
 8002efc:	10310000 	.word	0x10310000
 8002f00:	10220000 	.word	0x10220000
 8002f04:	10210000 	.word	0x10210000
 8002f08:	10120000 	.word	0x10120000
 8002f0c:	10110000 	.word	0x10110000
 8002f10:	40021000 	.word	0x40021000
 8002f14:	40010000 	.word	0x40010000
 8002f18:	40010800 	.word	0x40010800
 8002f1c:	40010c00 	.word	0x40010c00
 8002f20:	40011000 	.word	0x40011000
 8002f24:	40011400 	.word	0x40011400
 8002f28:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	69bb      	ldr	r3, [r7, #24]
 8002f32:	43db      	mvns	r3, r3
 8002f34:	4909      	ldr	r1, [pc, #36]	@ (8002f5c <HAL_GPIO_Init+0x304>)
 8002f36:	4013      	ands	r3, r2
 8002f38:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f46:	fa22 f303 	lsr.w	r3, r2, r3
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f47f ae8e 	bne.w	8002c6c <HAL_GPIO_Init+0x14>
  }
}
 8002f50:	bf00      	nop
 8002f52:	bf00      	nop
 8002f54:	372c      	adds	r7, #44	@ 0x2c
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bc80      	pop	{r7}
 8002f5a:	4770      	bx	lr
 8002f5c:	40010400 	.word	0x40010400

08002f60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b083      	sub	sp, #12
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	807b      	strh	r3, [r7, #2]
 8002f6c:	4613      	mov	r3, r2
 8002f6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002f70:	787b      	ldrb	r3, [r7, #1]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d003      	beq.n	8002f7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f76:	887a      	ldrh	r2, [r7, #2]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002f7c:	e003      	b.n	8002f86 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002f7e:	887b      	ldrh	r3, [r7, #2]
 8002f80:	041a      	lsls	r2, r3, #16
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	611a      	str	r2, [r3, #16]
}
 8002f86:	bf00      	nop
 8002f88:	370c      	adds	r7, #12
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc80      	pop	{r7}
 8002f8e:	4770      	bx	lr

08002f90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b086      	sub	sp, #24
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d101      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e272      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0301 	and.w	r3, r3, #1
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 8087 	beq.w	80030be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fb0:	4b92      	ldr	r3, [pc, #584]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 030c 	and.w	r3, r3, #12
 8002fb8:	2b04      	cmp	r3, #4
 8002fba:	d00c      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002fbc:	4b8f      	ldr	r3, [pc, #572]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f003 030c 	and.w	r3, r3, #12
 8002fc4:	2b08      	cmp	r3, #8
 8002fc6:	d112      	bne.n	8002fee <HAL_RCC_OscConfig+0x5e>
 8002fc8:	4b8c      	ldr	r3, [pc, #560]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fd4:	d10b      	bne.n	8002fee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd6:	4b89      	ldr	r3, [pc, #548]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d06c      	beq.n	80030bc <HAL_RCC_OscConfig+0x12c>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d168      	bne.n	80030bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e24c      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ff6:	d106      	bne.n	8003006 <HAL_RCC_OscConfig+0x76>
 8002ff8:	4b80      	ldr	r3, [pc, #512]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a7f      	ldr	r2, [pc, #508]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8002ffe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	e02e      	b.n	8003064 <HAL_RCC_OscConfig+0xd4>
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d10c      	bne.n	8003028 <HAL_RCC_OscConfig+0x98>
 800300e:	4b7b      	ldr	r3, [pc, #492]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a7a      	ldr	r2, [pc, #488]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003014:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003018:	6013      	str	r3, [r2, #0]
 800301a:	4b78      	ldr	r3, [pc, #480]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a77      	ldr	r2, [pc, #476]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003020:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003024:	6013      	str	r3, [r2, #0]
 8003026:	e01d      	b.n	8003064 <HAL_RCC_OscConfig+0xd4>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003030:	d10c      	bne.n	800304c <HAL_RCC_OscConfig+0xbc>
 8003032:	4b72      	ldr	r3, [pc, #456]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a71      	ldr	r2, [pc, #452]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003038:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	4b6f      	ldr	r3, [pc, #444]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4a6e      	ldr	r2, [pc, #440]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003044:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003048:	6013      	str	r3, [r2, #0]
 800304a:	e00b      	b.n	8003064 <HAL_RCC_OscConfig+0xd4>
 800304c:	4b6b      	ldr	r3, [pc, #428]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a6a      	ldr	r2, [pc, #424]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003052:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003056:	6013      	str	r3, [r2, #0]
 8003058:	4b68      	ldr	r3, [pc, #416]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a67      	ldr	r2, [pc, #412]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 800305e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003062:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d013      	beq.n	8003094 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306c:	f7fe fe86 	bl	8001d7c <HAL_GetTick>
 8003070:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003072:	e008      	b.n	8003086 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003074:	f7fe fe82 	bl	8001d7c <HAL_GetTick>
 8003078:	4602      	mov	r2, r0
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	1ad3      	subs	r3, r2, r3
 800307e:	2b64      	cmp	r3, #100	@ 0x64
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e200      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003086:	4b5d      	ldr	r3, [pc, #372]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d0f0      	beq.n	8003074 <HAL_RCC_OscConfig+0xe4>
 8003092:	e014      	b.n	80030be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003094:	f7fe fe72 	bl	8001d7c <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800309c:	f7fe fe6e 	bl	8001d7c <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b64      	cmp	r3, #100	@ 0x64
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e1ec      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ae:	4b53      	ldr	r3, [pc, #332]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d1f0      	bne.n	800309c <HAL_RCC_OscConfig+0x10c>
 80030ba:	e000      	b.n	80030be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d063      	beq.n	8003192 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80030ca:	4b4c      	ldr	r3, [pc, #304]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 030c 	and.w	r3, r3, #12
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00b      	beq.n	80030ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80030d6:	4b49      	ldr	r3, [pc, #292]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	f003 030c 	and.w	r3, r3, #12
 80030de:	2b08      	cmp	r3, #8
 80030e0:	d11c      	bne.n	800311c <HAL_RCC_OscConfig+0x18c>
 80030e2:	4b46      	ldr	r3, [pc, #280]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d116      	bne.n	800311c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030ee:	4b43      	ldr	r3, [pc, #268]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0302 	and.w	r3, r3, #2
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d005      	beq.n	8003106 <HAL_RCC_OscConfig+0x176>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d001      	beq.n	8003106 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e1c0      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003106:	4b3d      	ldr	r3, [pc, #244]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	00db      	lsls	r3, r3, #3
 8003114:	4939      	ldr	r1, [pc, #228]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003116:	4313      	orrs	r3, r2
 8003118:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800311a:	e03a      	b.n	8003192 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	691b      	ldr	r3, [r3, #16]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d020      	beq.n	8003166 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003124:	4b36      	ldr	r3, [pc, #216]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003126:	2201      	movs	r2, #1
 8003128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800312a:	f7fe fe27 	bl	8001d7c <HAL_GetTick>
 800312e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003130:	e008      	b.n	8003144 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003132:	f7fe fe23 	bl	8001d7c <HAL_GetTick>
 8003136:	4602      	mov	r2, r0
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	2b02      	cmp	r3, #2
 800313e:	d901      	bls.n	8003144 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003140:	2303      	movs	r3, #3
 8003142:	e1a1      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003144:	4b2d      	ldr	r3, [pc, #180]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0302 	and.w	r3, r3, #2
 800314c:	2b00      	cmp	r3, #0
 800314e:	d0f0      	beq.n	8003132 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003150:	4b2a      	ldr	r3, [pc, #168]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	00db      	lsls	r3, r3, #3
 800315e:	4927      	ldr	r1, [pc, #156]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003160:	4313      	orrs	r3, r2
 8003162:	600b      	str	r3, [r1, #0]
 8003164:	e015      	b.n	8003192 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003166:	4b26      	ldr	r3, [pc, #152]	@ (8003200 <HAL_RCC_OscConfig+0x270>)
 8003168:	2200      	movs	r2, #0
 800316a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316c:	f7fe fe06 	bl	8001d7c <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003174:	f7fe fe02 	bl	8001d7c <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b02      	cmp	r3, #2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e180      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003186:	4b1d      	ldr	r3, [pc, #116]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f0      	bne.n	8003174 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0308 	and.w	r3, r3, #8
 800319a:	2b00      	cmp	r3, #0
 800319c:	d03a      	beq.n	8003214 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d019      	beq.n	80031da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031a6:	4b17      	ldr	r3, [pc, #92]	@ (8003204 <HAL_RCC_OscConfig+0x274>)
 80031a8:	2201      	movs	r2, #1
 80031aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ac:	f7fe fde6 	bl	8001d7c <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031b4:	f7fe fde2 	bl	8001d7c <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e160      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c6:	4b0d      	ldr	r3, [pc, #52]	@ (80031fc <HAL_RCC_OscConfig+0x26c>)
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d0f0      	beq.n	80031b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80031d2:	2001      	movs	r0, #1
 80031d4:	f000 face 	bl	8003774 <RCC_Delay>
 80031d8:	e01c      	b.n	8003214 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031da:	4b0a      	ldr	r3, [pc, #40]	@ (8003204 <HAL_RCC_OscConfig+0x274>)
 80031dc:	2200      	movs	r2, #0
 80031de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e0:	f7fe fdcc 	bl	8001d7c <HAL_GetTick>
 80031e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e6:	e00f      	b.n	8003208 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031e8:	f7fe fdc8 	bl	8001d7c <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d908      	bls.n	8003208 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e146      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
 80031fa:	bf00      	nop
 80031fc:	40021000 	.word	0x40021000
 8003200:	42420000 	.word	0x42420000
 8003204:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003208:	4b92      	ldr	r3, [pc, #584]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	f003 0302 	and.w	r3, r3, #2
 8003210:	2b00      	cmp	r3, #0
 8003212:	d1e9      	bne.n	80031e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 80a6 	beq.w	800336e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003222:	2300      	movs	r3, #0
 8003224:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003226:	4b8b      	ldr	r3, [pc, #556]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003228:	69db      	ldr	r3, [r3, #28]
 800322a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d10d      	bne.n	800324e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003232:	4b88      	ldr	r3, [pc, #544]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003234:	69db      	ldr	r3, [r3, #28]
 8003236:	4a87      	ldr	r2, [pc, #540]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003238:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800323c:	61d3      	str	r3, [r2, #28]
 800323e:	4b85      	ldr	r3, [pc, #532]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003246:	60bb      	str	r3, [r7, #8]
 8003248:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800324a:	2301      	movs	r3, #1
 800324c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324e:	4b82      	ldr	r3, [pc, #520]	@ (8003458 <HAL_RCC_OscConfig+0x4c8>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003256:	2b00      	cmp	r3, #0
 8003258:	d118      	bne.n	800328c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800325a:	4b7f      	ldr	r3, [pc, #508]	@ (8003458 <HAL_RCC_OscConfig+0x4c8>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a7e      	ldr	r2, [pc, #504]	@ (8003458 <HAL_RCC_OscConfig+0x4c8>)
 8003260:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003264:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003266:	f7fe fd89 	bl	8001d7c <HAL_GetTick>
 800326a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800326c:	e008      	b.n	8003280 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800326e:	f7fe fd85 	bl	8001d7c <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b64      	cmp	r3, #100	@ 0x64
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e103      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003280:	4b75      	ldr	r3, [pc, #468]	@ (8003458 <HAL_RCC_OscConfig+0x4c8>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0f0      	beq.n	800326e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d106      	bne.n	80032a2 <HAL_RCC_OscConfig+0x312>
 8003294:	4b6f      	ldr	r3, [pc, #444]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	4a6e      	ldr	r2, [pc, #440]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 800329a:	f043 0301 	orr.w	r3, r3, #1
 800329e:	6213      	str	r3, [r2, #32]
 80032a0:	e02d      	b.n	80032fe <HAL_RCC_OscConfig+0x36e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d10c      	bne.n	80032c4 <HAL_RCC_OscConfig+0x334>
 80032aa:	4b6a      	ldr	r3, [pc, #424]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	4a69      	ldr	r2, [pc, #420]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032b0:	f023 0301 	bic.w	r3, r3, #1
 80032b4:	6213      	str	r3, [r2, #32]
 80032b6:	4b67      	ldr	r3, [pc, #412]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032b8:	6a1b      	ldr	r3, [r3, #32]
 80032ba:	4a66      	ldr	r2, [pc, #408]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032bc:	f023 0304 	bic.w	r3, r3, #4
 80032c0:	6213      	str	r3, [r2, #32]
 80032c2:	e01c      	b.n	80032fe <HAL_RCC_OscConfig+0x36e>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	2b05      	cmp	r3, #5
 80032ca:	d10c      	bne.n	80032e6 <HAL_RCC_OscConfig+0x356>
 80032cc:	4b61      	ldr	r3, [pc, #388]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	4a60      	ldr	r2, [pc, #384]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032d2:	f043 0304 	orr.w	r3, r3, #4
 80032d6:	6213      	str	r3, [r2, #32]
 80032d8:	4b5e      	ldr	r3, [pc, #376]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032da:	6a1b      	ldr	r3, [r3, #32]
 80032dc:	4a5d      	ldr	r2, [pc, #372]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032de:	f043 0301 	orr.w	r3, r3, #1
 80032e2:	6213      	str	r3, [r2, #32]
 80032e4:	e00b      	b.n	80032fe <HAL_RCC_OscConfig+0x36e>
 80032e6:	4b5b      	ldr	r3, [pc, #364]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	4a5a      	ldr	r2, [pc, #360]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032ec:	f023 0301 	bic.w	r3, r3, #1
 80032f0:	6213      	str	r3, [r2, #32]
 80032f2:	4b58      	ldr	r3, [pc, #352]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	4a57      	ldr	r2, [pc, #348]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80032f8:	f023 0304 	bic.w	r3, r3, #4
 80032fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d015      	beq.n	8003332 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003306:	f7fe fd39 	bl	8001d7c <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800330c:	e00a      	b.n	8003324 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800330e:	f7fe fd35 	bl	8001d7c <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	f241 3288 	movw	r2, #5000	@ 0x1388
 800331c:	4293      	cmp	r3, r2
 800331e:	d901      	bls.n	8003324 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e0b1      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003324:	4b4b      	ldr	r3, [pc, #300]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	f003 0302 	and.w	r3, r3, #2
 800332c:	2b00      	cmp	r3, #0
 800332e:	d0ee      	beq.n	800330e <HAL_RCC_OscConfig+0x37e>
 8003330:	e014      	b.n	800335c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003332:	f7fe fd23 	bl	8001d7c <HAL_GetTick>
 8003336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003338:	e00a      	b.n	8003350 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800333a:	f7fe fd1f 	bl	8001d7c <HAL_GetTick>
 800333e:	4602      	mov	r2, r0
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	1ad3      	subs	r3, r2, r3
 8003344:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003348:	4293      	cmp	r3, r2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e09b      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003350:	4b40      	ldr	r3, [pc, #256]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003352:	6a1b      	ldr	r3, [r3, #32]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d1ee      	bne.n	800333a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800335c:	7dfb      	ldrb	r3, [r7, #23]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d105      	bne.n	800336e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003362:	4b3c      	ldr	r3, [pc, #240]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003364:	69db      	ldr	r3, [r3, #28]
 8003366:	4a3b      	ldr	r2, [pc, #236]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 8003368:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800336c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	2b00      	cmp	r3, #0
 8003374:	f000 8087 	beq.w	8003486 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003378:	4b36      	ldr	r3, [pc, #216]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 800337a:	685b      	ldr	r3, [r3, #4]
 800337c:	f003 030c 	and.w	r3, r3, #12
 8003380:	2b08      	cmp	r3, #8
 8003382:	d061      	beq.n	8003448 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	69db      	ldr	r3, [r3, #28]
 8003388:	2b02      	cmp	r3, #2
 800338a:	d146      	bne.n	800341a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338c:	4b33      	ldr	r3, [pc, #204]	@ (800345c <HAL_RCC_OscConfig+0x4cc>)
 800338e:	2200      	movs	r2, #0
 8003390:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003392:	f7fe fcf3 	bl	8001d7c <HAL_GetTick>
 8003396:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003398:	e008      	b.n	80033ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800339a:	f7fe fcef 	bl	8001d7c <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e06d      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ac:	4b29      	ldr	r3, [pc, #164]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d1f0      	bne.n	800339a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6a1b      	ldr	r3, [r3, #32]
 80033bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033c0:	d108      	bne.n	80033d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033c2:	4b24      	ldr	r3, [pc, #144]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	4921      	ldr	r1, [pc, #132]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033d4:	4b1f      	ldr	r3, [pc, #124]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a19      	ldr	r1, [r3, #32]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e4:	430b      	orrs	r3, r1
 80033e6:	491b      	ldr	r1, [pc, #108]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 80033e8:	4313      	orrs	r3, r2
 80033ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033ec:	4b1b      	ldr	r3, [pc, #108]	@ (800345c <HAL_RCC_OscConfig+0x4cc>)
 80033ee:	2201      	movs	r2, #1
 80033f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033f2:	f7fe fcc3 	bl	8001d7c <HAL_GetTick>
 80033f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033f8:	e008      	b.n	800340c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033fa:	f7fe fcbf 	bl	8001d7c <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b02      	cmp	r3, #2
 8003406:	d901      	bls.n	800340c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e03d      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800340c:	4b11      	ldr	r3, [pc, #68]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d0f0      	beq.n	80033fa <HAL_RCC_OscConfig+0x46a>
 8003418:	e035      	b.n	8003486 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800341a:	4b10      	ldr	r3, [pc, #64]	@ (800345c <HAL_RCC_OscConfig+0x4cc>)
 800341c:	2200      	movs	r2, #0
 800341e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003420:	f7fe fcac 	bl	8001d7c <HAL_GetTick>
 8003424:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003426:	e008      	b.n	800343a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003428:	f7fe fca8 	bl	8001d7c <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	2b02      	cmp	r3, #2
 8003434:	d901      	bls.n	800343a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e026      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800343a:	4b06      	ldr	r3, [pc, #24]	@ (8003454 <HAL_RCC_OscConfig+0x4c4>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d1f0      	bne.n	8003428 <HAL_RCC_OscConfig+0x498>
 8003446:	e01e      	b.n	8003486 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	69db      	ldr	r3, [r3, #28]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d107      	bne.n	8003460 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e019      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
 8003454:	40021000 	.word	0x40021000
 8003458:	40007000 	.word	0x40007000
 800345c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003460:	4b0b      	ldr	r3, [pc, #44]	@ (8003490 <HAL_RCC_OscConfig+0x500>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a1b      	ldr	r3, [r3, #32]
 8003470:	429a      	cmp	r2, r3
 8003472:	d106      	bne.n	8003482 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347e:	429a      	cmp	r2, r3
 8003480:	d001      	beq.n	8003486 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e000      	b.n	8003488 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	4618      	mov	r0, r3
 800348a:	3718      	adds	r7, #24
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}
 8003490:	40021000 	.word	0x40021000

08003494 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
 800349c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d101      	bne.n	80034a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e0d0      	b.n	800364a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034a8:	4b6a      	ldr	r3, [pc, #424]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d910      	bls.n	80034d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b6:	4b67      	ldr	r3, [pc, #412]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f023 0207 	bic.w	r2, r3, #7
 80034be:	4965      	ldr	r1, [pc, #404]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034c6:	4b63      	ldr	r3, [pc, #396]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 0307 	and.w	r3, r3, #7
 80034ce:	683a      	ldr	r2, [r7, #0]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d001      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e0b8      	b.n	800364a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0302 	and.w	r3, r3, #2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d020      	beq.n	8003526 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0304 	and.w	r3, r3, #4
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034f0:	4b59      	ldr	r3, [pc, #356]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	4a58      	ldr	r2, [pc, #352]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 80034f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80034fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0308 	and.w	r3, r3, #8
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003508:	4b53      	ldr	r3, [pc, #332]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	4a52      	ldr	r2, [pc, #328]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 800350e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003512:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003514:	4b50      	ldr	r3, [pc, #320]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	494d      	ldr	r1, [pc, #308]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003522:	4313      	orrs	r3, r2
 8003524:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0301 	and.w	r3, r3, #1
 800352e:	2b00      	cmp	r3, #0
 8003530:	d040      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d107      	bne.n	800354a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800353a:	4b47      	ldr	r3, [pc, #284]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d115      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e07f      	b.n	800364a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b02      	cmp	r3, #2
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003552:	4b41      	ldr	r3, [pc, #260]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d109      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e073      	b.n	800364a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003562:	4b3d      	ldr	r3, [pc, #244]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b00      	cmp	r3, #0
 800356c:	d101      	bne.n	8003572 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e06b      	b.n	800364a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003572:	4b39      	ldr	r3, [pc, #228]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	f023 0203 	bic.w	r2, r3, #3
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	4936      	ldr	r1, [pc, #216]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003580:	4313      	orrs	r3, r2
 8003582:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003584:	f7fe fbfa 	bl	8001d7c <HAL_GetTick>
 8003588:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800358a:	e00a      	b.n	80035a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800358c:	f7fe fbf6 	bl	8001d7c <HAL_GetTick>
 8003590:	4602      	mov	r2, r0
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	1ad3      	subs	r3, r2, r3
 8003596:	f241 3288 	movw	r2, #5000	@ 0x1388
 800359a:	4293      	cmp	r3, r2
 800359c:	d901      	bls.n	80035a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800359e:	2303      	movs	r3, #3
 80035a0:	e053      	b.n	800364a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035a2:	4b2d      	ldr	r3, [pc, #180]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f003 020c 	and.w	r2, r3, #12
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d1eb      	bne.n	800358c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035b4:	4b27      	ldr	r3, [pc, #156]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d210      	bcs.n	80035e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c2:	4b24      	ldr	r3, [pc, #144]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f023 0207 	bic.w	r2, r3, #7
 80035ca:	4922      	ldr	r1, [pc, #136]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035d2:	4b20      	ldr	r3, [pc, #128]	@ (8003654 <HAL_RCC_ClockConfig+0x1c0>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	683a      	ldr	r2, [r7, #0]
 80035dc:	429a      	cmp	r2, r3
 80035de:	d001      	beq.n	80035e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e032      	b.n	800364a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f003 0304 	and.w	r3, r3, #4
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d008      	beq.n	8003602 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035f0:	4b19      	ldr	r3, [pc, #100]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	4916      	ldr	r1, [pc, #88]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0308 	and.w	r3, r3, #8
 800360a:	2b00      	cmp	r3, #0
 800360c:	d009      	beq.n	8003622 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800360e:	4b12      	ldr	r3, [pc, #72]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 8003610:	685b      	ldr	r3, [r3, #4]
 8003612:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	691b      	ldr	r3, [r3, #16]
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	490e      	ldr	r1, [pc, #56]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 800361e:	4313      	orrs	r3, r2
 8003620:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003622:	f000 f821 	bl	8003668 <HAL_RCC_GetSysClockFreq>
 8003626:	4602      	mov	r2, r0
 8003628:	4b0b      	ldr	r3, [pc, #44]	@ (8003658 <HAL_RCC_ClockConfig+0x1c4>)
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	091b      	lsrs	r3, r3, #4
 800362e:	f003 030f 	and.w	r3, r3, #15
 8003632:	490a      	ldr	r1, [pc, #40]	@ (800365c <HAL_RCC_ClockConfig+0x1c8>)
 8003634:	5ccb      	ldrb	r3, [r1, r3]
 8003636:	fa22 f303 	lsr.w	r3, r2, r3
 800363a:	4a09      	ldr	r2, [pc, #36]	@ (8003660 <HAL_RCC_ClockConfig+0x1cc>)
 800363c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800363e:	4b09      	ldr	r3, [pc, #36]	@ (8003664 <HAL_RCC_ClockConfig+0x1d0>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4618      	mov	r0, r3
 8003644:	f7fe fb58 	bl	8001cf8 <HAL_InitTick>

  return HAL_OK;
 8003648:	2300      	movs	r3, #0
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	40022000 	.word	0x40022000
 8003658:	40021000 	.word	0x40021000
 800365c:	08009bcc 	.word	0x08009bcc
 8003660:	20000000 	.word	0x20000000
 8003664:	20000004 	.word	0x20000004

08003668 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800366e:	2300      	movs	r3, #0
 8003670:	60fb      	str	r3, [r7, #12]
 8003672:	2300      	movs	r3, #0
 8003674:	60bb      	str	r3, [r7, #8]
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
 800367a:	2300      	movs	r3, #0
 800367c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800367e:	2300      	movs	r3, #0
 8003680:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003682:	4b1e      	ldr	r3, [pc, #120]	@ (80036fc <HAL_RCC_GetSysClockFreq+0x94>)
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	f003 030c 	and.w	r3, r3, #12
 800368e:	2b04      	cmp	r3, #4
 8003690:	d002      	beq.n	8003698 <HAL_RCC_GetSysClockFreq+0x30>
 8003692:	2b08      	cmp	r3, #8
 8003694:	d003      	beq.n	800369e <HAL_RCC_GetSysClockFreq+0x36>
 8003696:	e027      	b.n	80036e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003698:	4b19      	ldr	r3, [pc, #100]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x98>)
 800369a:	613b      	str	r3, [r7, #16]
      break;
 800369c:	e027      	b.n	80036ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	0c9b      	lsrs	r3, r3, #18
 80036a2:	f003 030f 	and.w	r3, r3, #15
 80036a6:	4a17      	ldr	r2, [pc, #92]	@ (8003704 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036a8:	5cd3      	ldrb	r3, [r2, r3]
 80036aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d010      	beq.n	80036d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036b6:	4b11      	ldr	r3, [pc, #68]	@ (80036fc <HAL_RCC_GetSysClockFreq+0x94>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	0c5b      	lsrs	r3, r3, #17
 80036bc:	f003 0301 	and.w	r3, r3, #1
 80036c0:	4a11      	ldr	r2, [pc, #68]	@ (8003708 <HAL_RCC_GetSysClockFreq+0xa0>)
 80036c2:	5cd3      	ldrb	r3, [r2, r3]
 80036c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x98>)
 80036ca:	fb03 f202 	mul.w	r2, r3, r2
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d4:	617b      	str	r3, [r7, #20]
 80036d6:	e004      	b.n	80036e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4a0c      	ldr	r2, [pc, #48]	@ (800370c <HAL_RCC_GetSysClockFreq+0xa4>)
 80036dc:	fb02 f303 	mul.w	r3, r2, r3
 80036e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	613b      	str	r3, [r7, #16]
      break;
 80036e6:	e002      	b.n	80036ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036e8:	4b05      	ldr	r3, [pc, #20]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x98>)
 80036ea:	613b      	str	r3, [r7, #16]
      break;
 80036ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036ee:	693b      	ldr	r3, [r7, #16]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	371c      	adds	r7, #28
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bc80      	pop	{r7}
 80036f8:	4770      	bx	lr
 80036fa:	bf00      	nop
 80036fc:	40021000 	.word	0x40021000
 8003700:	007a1200 	.word	0x007a1200
 8003704:	08009be4 	.word	0x08009be4
 8003708:	08009bf4 	.word	0x08009bf4
 800370c:	003d0900 	.word	0x003d0900

08003710 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003714:	4b02      	ldr	r3, [pc, #8]	@ (8003720 <HAL_RCC_GetHCLKFreq+0x10>)
 8003716:	681b      	ldr	r3, [r3, #0]
}
 8003718:	4618      	mov	r0, r3
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr
 8003720:	20000000 	.word	0x20000000

08003724 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003728:	f7ff fff2 	bl	8003710 <HAL_RCC_GetHCLKFreq>
 800372c:	4602      	mov	r2, r0
 800372e:	4b05      	ldr	r3, [pc, #20]	@ (8003744 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003730:	685b      	ldr	r3, [r3, #4]
 8003732:	0a1b      	lsrs	r3, r3, #8
 8003734:	f003 0307 	and.w	r3, r3, #7
 8003738:	4903      	ldr	r1, [pc, #12]	@ (8003748 <HAL_RCC_GetPCLK1Freq+0x24>)
 800373a:	5ccb      	ldrb	r3, [r1, r3]
 800373c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003740:	4618      	mov	r0, r3
 8003742:	bd80      	pop	{r7, pc}
 8003744:	40021000 	.word	0x40021000
 8003748:	08009bdc 	.word	0x08009bdc

0800374c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003750:	f7ff ffde 	bl	8003710 <HAL_RCC_GetHCLKFreq>
 8003754:	4602      	mov	r2, r0
 8003756:	4b05      	ldr	r3, [pc, #20]	@ (800376c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	0adb      	lsrs	r3, r3, #11
 800375c:	f003 0307 	and.w	r3, r3, #7
 8003760:	4903      	ldr	r1, [pc, #12]	@ (8003770 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003762:	5ccb      	ldrb	r3, [r1, r3]
 8003764:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003768:	4618      	mov	r0, r3
 800376a:	bd80      	pop	{r7, pc}
 800376c:	40021000 	.word	0x40021000
 8003770:	08009bdc 	.word	0x08009bdc

08003774 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003774:	b480      	push	{r7}
 8003776:	b085      	sub	sp, #20
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800377c:	4b0a      	ldr	r3, [pc, #40]	@ (80037a8 <RCC_Delay+0x34>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <RCC_Delay+0x38>)
 8003782:	fba2 2303 	umull	r2, r3, r2, r3
 8003786:	0a5b      	lsrs	r3, r3, #9
 8003788:	687a      	ldr	r2, [r7, #4]
 800378a:	fb02 f303 	mul.w	r3, r2, r3
 800378e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003790:	bf00      	nop
  }
  while (Delay --);
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	1e5a      	subs	r2, r3, #1
 8003796:	60fa      	str	r2, [r7, #12]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d1f9      	bne.n	8003790 <RCC_Delay+0x1c>
}
 800379c:	bf00      	nop
 800379e:	bf00      	nop
 80037a0:	3714      	adds	r7, #20
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bc80      	pop	{r7}
 80037a6:	4770      	bx	lr
 80037a8:	20000000 	.word	0x20000000
 80037ac:	10624dd3 	.word	0x10624dd3

080037b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b086      	sub	sp, #24
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80037b8:	2300      	movs	r3, #0
 80037ba:	613b      	str	r3, [r7, #16]
 80037bc:	2300      	movs	r3, #0
 80037be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d07d      	beq.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80037cc:	2300      	movs	r3, #0
 80037ce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037d0:	4b4f      	ldr	r3, [pc, #316]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d2:	69db      	ldr	r3, [r3, #28]
 80037d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10d      	bne.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037dc:	4b4c      	ldr	r3, [pc, #304]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037de:	69db      	ldr	r3, [r3, #28]
 80037e0:	4a4b      	ldr	r2, [pc, #300]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037e6:	61d3      	str	r3, [r2, #28]
 80037e8:	4b49      	ldr	r3, [pc, #292]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ea:	69db      	ldr	r3, [r3, #28]
 80037ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037f4:	2301      	movs	r3, #1
 80037f6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f8:	4b46      	ldr	r3, [pc, #280]	@ (8003914 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003800:	2b00      	cmp	r3, #0
 8003802:	d118      	bne.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003804:	4b43      	ldr	r3, [pc, #268]	@ (8003914 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a42      	ldr	r2, [pc, #264]	@ (8003914 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800380a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800380e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003810:	f7fe fab4 	bl	8001d7c <HAL_GetTick>
 8003814:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003816:	e008      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003818:	f7fe fab0 	bl	8001d7c <HAL_GetTick>
 800381c:	4602      	mov	r2, r0
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	2b64      	cmp	r3, #100	@ 0x64
 8003824:	d901      	bls.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e06d      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800382a:	4b3a      	ldr	r3, [pc, #232]	@ (8003914 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0f0      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003836:	4b36      	ldr	r3, [pc, #216]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003838:	6a1b      	ldr	r3, [r3, #32]
 800383a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800383e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d02e      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800384e:	68fa      	ldr	r2, [r7, #12]
 8003850:	429a      	cmp	r2, r3
 8003852:	d027      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003854:	4b2e      	ldr	r3, [pc, #184]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800385c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800385e:	4b2e      	ldr	r3, [pc, #184]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003860:	2201      	movs	r2, #1
 8003862:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003864:	4b2c      	ldr	r3, [pc, #176]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003866:	2200      	movs	r2, #0
 8003868:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800386a:	4a29      	ldr	r2, [pc, #164]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f003 0301 	and.w	r3, r3, #1
 8003876:	2b00      	cmp	r3, #0
 8003878:	d014      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387a:	f7fe fa7f 	bl	8001d7c <HAL_GetTick>
 800387e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003880:	e00a      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003882:	f7fe fa7b 	bl	8001d7c <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003890:	4293      	cmp	r3, r2
 8003892:	d901      	bls.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003894:	2303      	movs	r3, #3
 8003896:	e036      	b.n	8003906 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003898:	4b1d      	ldr	r3, [pc, #116]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800389a:	6a1b      	ldr	r3, [r3, #32]
 800389c:	f003 0302 	and.w	r3, r3, #2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d0ee      	beq.n	8003882 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038a4:	4b1a      	ldr	r3, [pc, #104]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a6:	6a1b      	ldr	r3, [r3, #32]
 80038a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	4917      	ldr	r1, [pc, #92]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038b6:	7dfb      	ldrb	r3, [r7, #23]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d105      	bne.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038bc:	4b14      	ldr	r3, [pc, #80]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038be:	69db      	ldr	r3, [r3, #28]
 80038c0:	4a13      	ldr	r2, [pc, #76]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0302 	and.w	r3, r3, #2
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d008      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038d4:	4b0e      	ldr	r3, [pc, #56]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	490b      	ldr	r1, [pc, #44]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e2:	4313      	orrs	r3, r2
 80038e4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0310 	and.w	r3, r3, #16
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d008      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038f2:	4b07      	ldr	r3, [pc, #28]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	4904      	ldr	r1, [pc, #16]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003900:	4313      	orrs	r3, r2
 8003902:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3718      	adds	r7, #24
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	40021000 	.word	0x40021000
 8003914:	40007000 	.word	0x40007000
 8003918:	42420440 	.word	0x42420440

0800391c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2b00      	cmp	r3, #0
 8003928:	d101      	bne.n	800392e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e076      	b.n	8003a1c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003932:	2b00      	cmp	r3, #0
 8003934:	d108      	bne.n	8003948 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800393e:	d009      	beq.n	8003954 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	61da      	str	r2, [r3, #28]
 8003946:	e005      	b.n	8003954 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d106      	bne.n	8003974 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7fd fea6 	bl	80016c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800398a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800399c:	431a      	orrs	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039a6:	431a      	orrs	r2, r3
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	691b      	ldr	r3, [r3, #16]
 80039ac:	f003 0302 	and.w	r3, r3, #2
 80039b0:	431a      	orrs	r2, r3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	695b      	ldr	r3, [r3, #20]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	431a      	orrs	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039c4:	431a      	orrs	r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	69db      	ldr	r3, [r3, #28]
 80039ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039ce:	431a      	orrs	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a1b      	ldr	r3, [r3, #32]
 80039d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039d8:	ea42 0103 	orr.w	r1, r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	430a      	orrs	r2, r1
 80039ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	699b      	ldr	r3, [r3, #24]
 80039f0:	0c1a      	lsrs	r2, r3, #16
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f002 0204 	and.w	r2, r2, #4
 80039fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	69da      	ldr	r2, [r3, #28]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a0a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003a1a:	2300      	movs	r3, #0
}
 8003a1c:	4618      	mov	r0, r3
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b088      	sub	sp, #32
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	603b      	str	r3, [r7, #0]
 8003a30:	4613      	mov	r3, r2
 8003a32:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a34:	f7fe f9a2 	bl	8001d7c <HAL_GetTick>
 8003a38:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003a3a:	88fb      	ldrh	r3, [r7, #6]
 8003a3c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2b01      	cmp	r3, #1
 8003a48:	d001      	beq.n	8003a4e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003a4a:	2302      	movs	r3, #2
 8003a4c:	e12a      	b.n	8003ca4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d002      	beq.n	8003a5a <HAL_SPI_Transmit+0x36>
 8003a54:	88fb      	ldrh	r3, [r7, #6]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e122      	b.n	8003ca4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d101      	bne.n	8003a6c <HAL_SPI_Transmit+0x48>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e11b      	b.n	8003ca4 <HAL_SPI_Transmit+0x280>
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2201      	movs	r2, #1
 8003a70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2203      	movs	r2, #3
 8003a78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	68ba      	ldr	r2, [r7, #8]
 8003a86:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	88fa      	ldrh	r2, [r7, #6]
 8003a8c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	88fa      	ldrh	r2, [r7, #6]
 8003a92:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003aba:	d10f      	bne.n	8003adc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ada:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ae6:	2b40      	cmp	r3, #64	@ 0x40
 8003ae8:	d007      	beq.n	8003afa <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003af8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b02:	d152      	bne.n	8003baa <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d002      	beq.n	8003b12 <HAL_SPI_Transmit+0xee>
 8003b0c:	8b7b      	ldrh	r3, [r7, #26]
 8003b0e:	2b01      	cmp	r3, #1
 8003b10:	d145      	bne.n	8003b9e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b16:	881a      	ldrh	r2, [r3, #0]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b22:	1c9a      	adds	r2, r3, #2
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b2c:	b29b      	uxth	r3, r3
 8003b2e:	3b01      	subs	r3, #1
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b36:	e032      	b.n	8003b9e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	689b      	ldr	r3, [r3, #8]
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d112      	bne.n	8003b6c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b4a:	881a      	ldrh	r2, [r3, #0]
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b56:	1c9a      	adds	r2, r3, #2
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	3b01      	subs	r3, #1
 8003b64:	b29a      	uxth	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b6a:	e018      	b.n	8003b9e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b6c:	f7fe f906 	bl	8001d7c <HAL_GetTick>
 8003b70:	4602      	mov	r2, r0
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	1ad3      	subs	r3, r2, r3
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d803      	bhi.n	8003b84 <HAL_SPI_Transmit+0x160>
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b82:	d102      	bne.n	8003b8a <HAL_SPI_Transmit+0x166>
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d109      	bne.n	8003b9e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003b9a:	2303      	movs	r3, #3
 8003b9c:	e082      	b.n	8003ca4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d1c7      	bne.n	8003b38 <HAL_SPI_Transmit+0x114>
 8003ba8:	e053      	b.n	8003c52 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d002      	beq.n	8003bb8 <HAL_SPI_Transmit+0x194>
 8003bb2:	8b7b      	ldrh	r3, [r7, #26]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d147      	bne.n	8003c48 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	330c      	adds	r3, #12
 8003bc2:	7812      	ldrb	r2, [r2, #0]
 8003bc4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bca:	1c5a      	adds	r2, r3, #1
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	b29a      	uxth	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003bde:	e033      	b.n	8003c48 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d113      	bne.n	8003c16 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	330c      	adds	r3, #12
 8003bf8:	7812      	ldrb	r2, [r2, #0]
 8003bfa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003c14:	e018      	b.n	8003c48 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c16:	f7fe f8b1 	bl	8001d7c <HAL_GetTick>
 8003c1a:	4602      	mov	r2, r0
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	683a      	ldr	r2, [r7, #0]
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d803      	bhi.n	8003c2e <HAL_SPI_Transmit+0x20a>
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2c:	d102      	bne.n	8003c34 <HAL_SPI_Transmit+0x210>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d109      	bne.n	8003c48 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e02d      	b.n	8003ca4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1c6      	bne.n	8003be0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c52:	69fa      	ldr	r2, [r7, #28]
 8003c54:	6839      	ldr	r1, [r7, #0]
 8003c56:	68f8      	ldr	r0, [r7, #12]
 8003c58:	f000 fcc8 	bl	80045ec <SPI_EndRxTxTransaction>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d002      	beq.n	8003c68 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	2220      	movs	r2, #32
 8003c66:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d10a      	bne.n	8003c86 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c70:	2300      	movs	r3, #0
 8003c72:	617b      	str	r3, [r7, #20]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	68db      	ldr	r3, [r3, #12]
 8003c7a:	617b      	str	r3, [r7, #20]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	617b      	str	r3, [r7, #20]
 8003c84:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d001      	beq.n	8003ca2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e000      	b.n	8003ca4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
  }
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3720      	adds	r7, #32
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b088      	sub	sp, #32
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	4613      	mov	r3, r2
 8003cba:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d001      	beq.n	8003ccc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8003cc8:	2302      	movs	r3, #2
 8003cca:	e104      	b.n	8003ed6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003cd4:	d112      	bne.n	8003cfc <HAL_SPI_Receive+0x50>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10e      	bne.n	8003cfc <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2204      	movs	r2, #4
 8003ce2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003ce6:	88fa      	ldrh	r2, [r7, #6]
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	4613      	mov	r3, r2
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	68b9      	ldr	r1, [r7, #8]
 8003cf2:	68f8      	ldr	r0, [r7, #12]
 8003cf4:	f000 f8f3 	bl	8003ede <HAL_SPI_TransmitReceive>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	e0ec      	b.n	8003ed6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003cfc:	f7fe f83e 	bl	8001d7c <HAL_GetTick>
 8003d00:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d002      	beq.n	8003d0e <HAL_SPI_Receive+0x62>
 8003d08:	88fb      	ldrh	r3, [r7, #6]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d101      	bne.n	8003d12 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e0e1      	b.n	8003ed6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d101      	bne.n	8003d20 <HAL_SPI_Receive+0x74>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e0da      	b.n	8003ed6 <HAL_SPI_Receive+0x22a>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2204      	movs	r2, #4
 8003d2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	68ba      	ldr	r2, [r7, #8]
 8003d3a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	88fa      	ldrh	r2, [r7, #6]
 8003d40:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	88fa      	ldrh	r2, [r7, #6]
 8003d46:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d6e:	d10f      	bne.n	8003d90 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003d7e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003d8e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d9a:	2b40      	cmp	r3, #64	@ 0x40
 8003d9c:	d007      	beq.n	8003dae <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dac:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d170      	bne.n	8003e98 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003db6:	e035      	b.n	8003e24 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d115      	bne.n	8003df2 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f103 020c 	add.w	r2, r3, #12
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd2:	7812      	ldrb	r2, [r2, #0]
 8003dd4:	b2d2      	uxtb	r2, r2
 8003dd6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ddc:	1c5a      	adds	r2, r3, #1
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003de6:	b29b      	uxth	r3, r3
 8003de8:	3b01      	subs	r3, #1
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003df0:	e018      	b.n	8003e24 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003df2:	f7fd ffc3 	bl	8001d7c <HAL_GetTick>
 8003df6:	4602      	mov	r2, r0
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	1ad3      	subs	r3, r2, r3
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d803      	bhi.n	8003e0a <HAL_SPI_Receive+0x15e>
 8003e02:	683b      	ldr	r3, [r7, #0]
 8003e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e08:	d102      	bne.n	8003e10 <HAL_SPI_Receive+0x164>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d109      	bne.n	8003e24 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2201      	movs	r2, #1
 8003e14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e058      	b.n	8003ed6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1c4      	bne.n	8003db8 <HAL_SPI_Receive+0x10c>
 8003e2e:	e038      	b.n	8003ea2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f003 0301 	and.w	r3, r3, #1
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d113      	bne.n	8003e66 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	68da      	ldr	r2, [r3, #12]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e48:	b292      	uxth	r2, r2
 8003e4a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e50:	1c9a      	adds	r2, r3, #2
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	b29a      	uxth	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e64:	e018      	b.n	8003e98 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e66:	f7fd ff89 	bl	8001d7c <HAL_GetTick>
 8003e6a:	4602      	mov	r2, r0
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	1ad3      	subs	r3, r2, r3
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d803      	bhi.n	8003e7e <HAL_SPI_Receive+0x1d2>
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e7c:	d102      	bne.n	8003e84 <HAL_SPI_Receive+0x1d8>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d109      	bne.n	8003e98 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e01e      	b.n	8003ed6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d1c6      	bne.n	8003e30 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ea2:	697a      	ldr	r2, [r7, #20]
 8003ea4:	6839      	ldr	r1, [r7, #0]
 8003ea6:	68f8      	ldr	r0, [r7, #12]
 8003ea8:	f000 fb4e 	bl	8004548 <SPI_EndRxTransaction>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d002      	beq.n	8003eb8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2220      	movs	r2, #32
 8003eb6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e000      	b.n	8003ed6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8003ed4:	2300      	movs	r3, #0
  }
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3718      	adds	r7, #24
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}

08003ede <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003ede:	b580      	push	{r7, lr}
 8003ee0:	b08a      	sub	sp, #40	@ 0x28
 8003ee2:	af00      	add	r7, sp, #0
 8003ee4:	60f8      	str	r0, [r7, #12]
 8003ee6:	60b9      	str	r1, [r7, #8]
 8003ee8:	607a      	str	r2, [r7, #4]
 8003eea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003eec:	2301      	movs	r3, #1
 8003eee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003ef0:	f7fd ff44 	bl	8001d7c <HAL_GetTick>
 8003ef4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003efc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003f04:	887b      	ldrh	r3, [r7, #2]
 8003f06:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003f08:	7ffb      	ldrb	r3, [r7, #31]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d00c      	beq.n	8003f28 <HAL_SPI_TransmitReceive+0x4a>
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f14:	d106      	bne.n	8003f24 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d102      	bne.n	8003f24 <HAL_SPI_TransmitReceive+0x46>
 8003f1e:	7ffb      	ldrb	r3, [r7, #31]
 8003f20:	2b04      	cmp	r3, #4
 8003f22:	d001      	beq.n	8003f28 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003f24:	2302      	movs	r3, #2
 8003f26:	e17f      	b.n	8004228 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d005      	beq.n	8003f3a <HAL_SPI_TransmitReceive+0x5c>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d002      	beq.n	8003f3a <HAL_SPI_TransmitReceive+0x5c>
 8003f34:	887b      	ldrh	r3, [r7, #2]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e174      	b.n	8004228 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_SPI_TransmitReceive+0x6e>
 8003f48:	2302      	movs	r3, #2
 8003f4a:	e16d      	b.n	8004228 <HAL_SPI_TransmitReceive+0x34a>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d003      	beq.n	8003f68 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2205      	movs	r2, #5
 8003f64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	887a      	ldrh	r2, [r7, #2]
 8003f78:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	887a      	ldrh	r2, [r7, #2]
 8003f7e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	887a      	ldrh	r2, [r7, #2]
 8003f8a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	887a      	ldrh	r2, [r7, #2]
 8003f90:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2200      	movs	r2, #0
 8003f96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fa8:	2b40      	cmp	r3, #64	@ 0x40
 8003faa:	d007      	beq.n	8003fbc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003fba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fc4:	d17e      	bne.n	80040c4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d002      	beq.n	8003fd4 <HAL_SPI_TransmitReceive+0xf6>
 8003fce:	8afb      	ldrh	r3, [r7, #22]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d16c      	bne.n	80040ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fd8:	881a      	ldrh	r2, [r3, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe4:	1c9a      	adds	r2, r3, #2
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	b29a      	uxth	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ff8:	e059      	b.n	80040ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	f003 0302 	and.w	r3, r3, #2
 8004004:	2b02      	cmp	r3, #2
 8004006:	d11b      	bne.n	8004040 <HAL_SPI_TransmitReceive+0x162>
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800400c:	b29b      	uxth	r3, r3
 800400e:	2b00      	cmp	r3, #0
 8004010:	d016      	beq.n	8004040 <HAL_SPI_TransmitReceive+0x162>
 8004012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004014:	2b01      	cmp	r3, #1
 8004016:	d113      	bne.n	8004040 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800401c:	881a      	ldrh	r2, [r3, #0]
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	1c9a      	adds	r2, r3, #2
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004032:	b29b      	uxth	r3, r3
 8004034:	3b01      	subs	r3, #1
 8004036:	b29a      	uxth	r2, r3
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b01      	cmp	r3, #1
 800404c:	d119      	bne.n	8004082 <HAL_SPI_TransmitReceive+0x1a4>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004052:	b29b      	uxth	r3, r3
 8004054:	2b00      	cmp	r3, #0
 8004056:	d014      	beq.n	8004082 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004062:	b292      	uxth	r2, r2
 8004064:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406a:	1c9a      	adds	r2, r3, #2
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004074:	b29b      	uxth	r3, r3
 8004076:	3b01      	subs	r3, #1
 8004078:	b29a      	uxth	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800407e:	2301      	movs	r3, #1
 8004080:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004082:	f7fd fe7b 	bl	8001d7c <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	6a3b      	ldr	r3, [r7, #32]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800408e:	429a      	cmp	r2, r3
 8004090:	d80d      	bhi.n	80040ae <HAL_SPI_TransmitReceive+0x1d0>
 8004092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004098:	d009      	beq.n	80040ae <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2201      	movs	r2, #1
 800409e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e0bc      	b.n	8004228 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1a0      	bne.n	8003ffa <HAL_SPI_TransmitReceive+0x11c>
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80040bc:	b29b      	uxth	r3, r3
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d19b      	bne.n	8003ffa <HAL_SPI_TransmitReceive+0x11c>
 80040c2:	e082      	b.n	80041ca <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <HAL_SPI_TransmitReceive+0x1f4>
 80040cc:	8afb      	ldrh	r3, [r7, #22]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d171      	bne.n	80041b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	330c      	adds	r3, #12
 80040dc:	7812      	ldrb	r2, [r2, #0]
 80040de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	3b01      	subs	r3, #1
 80040f2:	b29a      	uxth	r2, r3
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80040f8:	e05d      	b.n	80041b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f003 0302 	and.w	r3, r3, #2
 8004104:	2b02      	cmp	r3, #2
 8004106:	d11c      	bne.n	8004142 <HAL_SPI_TransmitReceive+0x264>
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800410c:	b29b      	uxth	r3, r3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d017      	beq.n	8004142 <HAL_SPI_TransmitReceive+0x264>
 8004112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004114:	2b01      	cmp	r3, #1
 8004116:	d114      	bne.n	8004142 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	330c      	adds	r3, #12
 8004122:	7812      	ldrb	r2, [r2, #0]
 8004124:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800412a:	1c5a      	adds	r2, r3, #1
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004134:	b29b      	uxth	r3, r3
 8004136:	3b01      	subs	r3, #1
 8004138:	b29a      	uxth	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800413e:	2300      	movs	r3, #0
 8004140:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	f003 0301 	and.w	r3, r3, #1
 800414c:	2b01      	cmp	r3, #1
 800414e:	d119      	bne.n	8004184 <HAL_SPI_TransmitReceive+0x2a6>
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004154:	b29b      	uxth	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d014      	beq.n	8004184 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68da      	ldr	r2, [r3, #12]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004164:	b2d2      	uxtb	r2, r2
 8004166:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800416c:	1c5a      	adds	r2, r3, #1
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004176:	b29b      	uxth	r3, r3
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004180:	2301      	movs	r3, #1
 8004182:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004184:	f7fd fdfa 	bl	8001d7c <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004190:	429a      	cmp	r2, r3
 8004192:	d803      	bhi.n	800419c <HAL_SPI_TransmitReceive+0x2be>
 8004194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004196:	f1b3 3fff 	cmp.w	r3, #4294967295
 800419a:	d102      	bne.n	80041a2 <HAL_SPI_TransmitReceive+0x2c4>
 800419c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d109      	bne.n	80041b6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	2201      	movs	r2, #1
 80041a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2200      	movs	r2, #0
 80041ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e038      	b.n	8004228 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d19c      	bne.n	80040fa <HAL_SPI_TransmitReceive+0x21c>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041c4:	b29b      	uxth	r3, r3
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d197      	bne.n	80040fa <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041ca:	6a3a      	ldr	r2, [r7, #32]
 80041cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80041ce:	68f8      	ldr	r0, [r7, #12]
 80041d0:	f000 fa0c 	bl	80045ec <SPI_EndRxTxTransaction>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d008      	beq.n	80041ec <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2220      	movs	r2, #32
 80041de:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80041e8:	2301      	movs	r3, #1
 80041ea:	e01d      	b.n	8004228 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10a      	bne.n	800420a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041f4:	2300      	movs	r3, #0
 80041f6:	613b      	str	r3, [r7, #16]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68db      	ldr	r3, [r3, #12]
 80041fe:	613b      	str	r3, [r7, #16]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	613b      	str	r3, [r7, #16]
 8004208:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800421e:	2b00      	cmp	r3, #0
 8004220:	d001      	beq.n	8004226 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e000      	b.n	8004228 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004226:	2300      	movs	r3, #0
  }
}
 8004228:	4618      	mov	r0, r3
 800422a:	3728      	adds	r7, #40	@ 0x28
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b088      	sub	sp, #32
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004248:	69bb      	ldr	r3, [r7, #24]
 800424a:	099b      	lsrs	r3, r3, #6
 800424c:	f003 0301 	and.w	r3, r3, #1
 8004250:	2b00      	cmp	r3, #0
 8004252:	d10f      	bne.n	8004274 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800425a:	2b00      	cmp	r3, #0
 800425c:	d00a      	beq.n	8004274 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800425e:	69fb      	ldr	r3, [r7, #28]
 8004260:	099b      	lsrs	r3, r3, #6
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	2b00      	cmp	r3, #0
 8004268:	d004      	beq.n	8004274 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	4798      	blx	r3
    return;
 8004272:	e0be      	b.n	80043f2 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	085b      	lsrs	r3, r3, #1
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d00a      	beq.n	8004296 <HAL_SPI_IRQHandler+0x66>
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	09db      	lsrs	r3, r3, #7
 8004284:	f003 0301 	and.w	r3, r3, #1
 8004288:	2b00      	cmp	r3, #0
 800428a:	d004      	beq.n	8004296 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004290:	6878      	ldr	r0, [r7, #4]
 8004292:	4798      	blx	r3
    return;
 8004294:	e0ad      	b.n	80043f2 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8004296:	69bb      	ldr	r3, [r7, #24]
 8004298:	095b      	lsrs	r3, r3, #5
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d106      	bne.n	80042b0 <HAL_SPI_IRQHandler+0x80>
 80042a2:	69bb      	ldr	r3, [r7, #24]
 80042a4:	099b      	lsrs	r3, r3, #6
 80042a6:	f003 0301 	and.w	r3, r3, #1
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	f000 80a1 	beq.w	80043f2 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	095b      	lsrs	r3, r3, #5
 80042b4:	f003 0301 	and.w	r3, r3, #1
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 809a 	beq.w	80043f2 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80042be:	69bb      	ldr	r3, [r7, #24]
 80042c0:	099b      	lsrs	r3, r3, #6
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d023      	beq.n	8004312 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d011      	beq.n	80042fa <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042da:	f043 0204 	orr.w	r2, r3, #4
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042e2:	2300      	movs	r3, #0
 80042e4:	617b      	str	r3, [r7, #20]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	617b      	str	r3, [r7, #20]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	617b      	str	r3, [r7, #20]
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	e00b      	b.n	8004312 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042fa:	2300      	movs	r3, #0
 80042fc:	613b      	str	r3, [r7, #16]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	613b      	str	r3, [r7, #16]
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	613b      	str	r3, [r7, #16]
 800430e:	693b      	ldr	r3, [r7, #16]
        return;
 8004310:	e06f      	b.n	80043f2 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	095b      	lsrs	r3, r3, #5
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d014      	beq.n	8004348 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004322:	f043 0201 	orr.w	r2, r3, #1
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800432a:	2300      	movs	r3, #0
 800432c:	60fb      	str	r3, [r7, #12]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	60fb      	str	r3, [r7, #12]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004344:	601a      	str	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800434c:	2b00      	cmp	r3, #0
 800434e:	d04f      	beq.n	80043f0 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685a      	ldr	r2, [r3, #4]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800435e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004368:	69fb      	ldr	r3, [r7, #28]
 800436a:	f003 0302 	and.w	r3, r3, #2
 800436e:	2b00      	cmp	r3, #0
 8004370:	d104      	bne.n	800437c <HAL_SPI_IRQHandler+0x14c>
 8004372:	69fb      	ldr	r3, [r7, #28]
 8004374:	f003 0301 	and.w	r3, r3, #1
 8004378:	2b00      	cmp	r3, #0
 800437a:	d034      	beq.n	80043e6 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	685a      	ldr	r2, [r3, #4]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0203 	bic.w	r2, r2, #3
 800438a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004390:	2b00      	cmp	r3, #0
 8004392:	d011      	beq.n	80043b8 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004398:	4a17      	ldr	r2, [pc, #92]	@ (80043f8 <HAL_SPI_IRQHandler+0x1c8>)
 800439a:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043a0:	4618      	mov	r0, r3
 80043a2:	f7fe faad 	bl	8002900 <HAL_DMA_Abort_IT>
 80043a6:	4603      	mov	r3, r0
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d005      	beq.n	80043b8 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043b0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d016      	beq.n	80043ee <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043c4:	4a0c      	ldr	r2, [pc, #48]	@ (80043f8 <HAL_SPI_IRQHandler+0x1c8>)
 80043c6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fe fa97 	bl	8002900 <HAL_DMA_Abort_IT>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d00a      	beq.n	80043ee <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043dc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 80043e4:	e003      	b.n	80043ee <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f808 	bl	80043fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80043ec:	e000      	b.n	80043f0 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80043ee:	bf00      	nop
    return;
 80043f0:	bf00      	nop
  }
}
 80043f2:	3720      	adds	r7, #32
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	0800440f 	.word	0x0800440f

080043fc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr

0800440e <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800440e:	b580      	push	{r7, lr}
 8004410:	b084      	sub	sp, #16
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441a:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2200      	movs	r2, #0
 8004420:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	2200      	movs	r2, #0
 8004426:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004428:	68f8      	ldr	r0, [r7, #12]
 800442a:	f7ff ffe7 	bl	80043fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800442e:	bf00      	nop
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
	...

08004438 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b088      	sub	sp, #32
 800443c:	af00      	add	r7, sp, #0
 800443e:	60f8      	str	r0, [r7, #12]
 8004440:	60b9      	str	r1, [r7, #8]
 8004442:	603b      	str	r3, [r7, #0]
 8004444:	4613      	mov	r3, r2
 8004446:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004448:	f7fd fc98 	bl	8001d7c <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	1a9b      	subs	r3, r3, r2
 8004452:	683a      	ldr	r2, [r7, #0]
 8004454:	4413      	add	r3, r2
 8004456:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004458:	f7fd fc90 	bl	8001d7c <HAL_GetTick>
 800445c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800445e:	4b39      	ldr	r3, [pc, #228]	@ (8004544 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	015b      	lsls	r3, r3, #5
 8004464:	0d1b      	lsrs	r3, r3, #20
 8004466:	69fa      	ldr	r2, [r7, #28]
 8004468:	fb02 f303 	mul.w	r3, r2, r3
 800446c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800446e:	e054      	b.n	800451a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004476:	d050      	beq.n	800451a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004478:	f7fd fc80 	bl	8001d7c <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	69fa      	ldr	r2, [r7, #28]
 8004484:	429a      	cmp	r2, r3
 8004486:	d902      	bls.n	800448e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004488:	69fb      	ldr	r3, [r7, #28]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d13d      	bne.n	800450a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	685a      	ldr	r2, [r3, #4]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800449c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044a6:	d111      	bne.n	80044cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044b0:	d004      	beq.n	80044bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044ba:	d107      	bne.n	80044cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044d4:	d10f      	bne.n	80044f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681a      	ldr	r2, [r3, #0]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e017      	b.n	800453a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004510:	2300      	movs	r3, #0
 8004512:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	3b01      	subs	r3, #1
 8004518:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689a      	ldr	r2, [r3, #8]
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	4013      	ands	r3, r2
 8004524:	68ba      	ldr	r2, [r7, #8]
 8004526:	429a      	cmp	r2, r3
 8004528:	bf0c      	ite	eq
 800452a:	2301      	moveq	r3, #1
 800452c:	2300      	movne	r3, #0
 800452e:	b2db      	uxtb	r3, r3
 8004530:	461a      	mov	r2, r3
 8004532:	79fb      	ldrb	r3, [r7, #7]
 8004534:	429a      	cmp	r2, r3
 8004536:	d19b      	bne.n	8004470 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004538:	2300      	movs	r3, #0
}
 800453a:	4618      	mov	r0, r3
 800453c:	3720      	adds	r7, #32
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	20000000 	.word	0x20000000

08004548 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af02      	add	r7, sp, #8
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	60b9      	str	r1, [r7, #8]
 8004552:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800455c:	d111      	bne.n	8004582 <SPI_EndRxTransaction+0x3a>
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004566:	d004      	beq.n	8004572 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004570:	d107      	bne.n	8004582 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004580:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800458a:	d117      	bne.n	80045bc <SPI_EndRxTransaction+0x74>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004594:	d112      	bne.n	80045bc <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	9300      	str	r3, [sp, #0]
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	2200      	movs	r2, #0
 800459e:	2101      	movs	r1, #1
 80045a0:	68f8      	ldr	r0, [r7, #12]
 80045a2:	f7ff ff49 	bl	8004438 <SPI_WaitFlagStateUntilTimeout>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d01a      	beq.n	80045e2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b0:	f043 0220 	orr.w	r2, r3, #32
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80045b8:	2303      	movs	r3, #3
 80045ba:	e013      	b.n	80045e4 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	9300      	str	r3, [sp, #0]
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	2200      	movs	r2, #0
 80045c4:	2180      	movs	r1, #128	@ 0x80
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f7ff ff36 	bl	8004438 <SPI_WaitFlagStateUntilTimeout>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d007      	beq.n	80045e2 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045d6:	f043 0220 	orr.w	r2, r3, #32
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e000      	b.n	80045e4 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 80045e2:	2300      	movs	r3, #0
}
 80045e4:	4618      	mov	r0, r3
 80045e6:	3710      	adds	r7, #16
 80045e8:	46bd      	mov	sp, r7
 80045ea:	bd80      	pop	{r7, pc}

080045ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af02      	add	r7, sp, #8
 80045f2:	60f8      	str	r0, [r7, #12]
 80045f4:	60b9      	str	r1, [r7, #8]
 80045f6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	9300      	str	r3, [sp, #0]
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	2201      	movs	r2, #1
 8004600:	2102      	movs	r1, #2
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f7ff ff18 	bl	8004438 <SPI_WaitFlagStateUntilTimeout>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d007      	beq.n	800461e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004612:	f043 0220 	orr.w	r2, r3, #32
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e013      	b.n	8004646 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	9300      	str	r3, [sp, #0]
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2200      	movs	r2, #0
 8004626:	2180      	movs	r1, #128	@ 0x80
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f7ff ff05 	bl	8004438 <SPI_WaitFlagStateUntilTimeout>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004638:	f043 0220 	orr.w	r2, r3, #32
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004640:	2303      	movs	r3, #3
 8004642:	e000      	b.n	8004646 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	3710      	adds	r7, #16
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b082      	sub	sp, #8
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d101      	bne.n	8004660 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e041      	b.n	80046e4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b00      	cmp	r3, #0
 800466a:	d106      	bne.n	800467a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004674:	6878      	ldr	r0, [r7, #4]
 8004676:	f7fd fa55 	bl	8001b24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2202      	movs	r2, #2
 800467e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681a      	ldr	r2, [r3, #0]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	3304      	adds	r3, #4
 800468a:	4619      	mov	r1, r3
 800468c:	4610      	mov	r0, r2
 800468e:	f000 faa5 	bl	8004bdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2201      	movs	r2, #1
 8004696:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2201      	movs	r2, #1
 800469e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2201      	movs	r2, #1
 80046a6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2201      	movs	r2, #1
 80046ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2201      	movs	r2, #1
 80046c6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2201      	movs	r2, #1
 80046ce:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2201      	movs	r2, #1
 80046de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b085      	sub	sp, #20
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d001      	beq.n	8004704 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e032      	b.n	800476a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a18      	ldr	r2, [pc, #96]	@ (8004774 <HAL_TIM_Base_Start+0x88>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00e      	beq.n	8004734 <HAL_TIM_Base_Start+0x48>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471e:	d009      	beq.n	8004734 <HAL_TIM_Base_Start+0x48>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a14      	ldr	r2, [pc, #80]	@ (8004778 <HAL_TIM_Base_Start+0x8c>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d004      	beq.n	8004734 <HAL_TIM_Base_Start+0x48>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4a13      	ldr	r2, [pc, #76]	@ (800477c <HAL_TIM_Base_Start+0x90>)
 8004730:	4293      	cmp	r3, r2
 8004732:	d111      	bne.n	8004758 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 0307 	and.w	r3, r3, #7
 800473e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b06      	cmp	r3, #6
 8004744:	d010      	beq.n	8004768 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	681a      	ldr	r2, [r3, #0]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f042 0201 	orr.w	r2, r2, #1
 8004754:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004756:	e007      	b.n	8004768 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	681a      	ldr	r2, [r3, #0]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f042 0201 	orr.w	r2, r2, #1
 8004766:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004768:	2300      	movs	r3, #0
}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	bc80      	pop	{r7}
 8004772:	4770      	bx	lr
 8004774:	40012c00 	.word	0x40012c00
 8004778:	40000400 	.word	0x40000400
 800477c:	40000800 	.word	0x40000800

08004780 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004780:	b480      	push	{r7}
 8004782:	b085      	sub	sp, #20
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b01      	cmp	r3, #1
 8004792:	d001      	beq.n	8004798 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e03a      	b.n	800480e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	68da      	ldr	r2, [r3, #12]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f042 0201 	orr.w	r2, r2, #1
 80047ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a18      	ldr	r2, [pc, #96]	@ (8004818 <HAL_TIM_Base_Start_IT+0x98>)
 80047b6:	4293      	cmp	r3, r2
 80047b8:	d00e      	beq.n	80047d8 <HAL_TIM_Base_Start_IT+0x58>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047c2:	d009      	beq.n	80047d8 <HAL_TIM_Base_Start_IT+0x58>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4a14      	ldr	r2, [pc, #80]	@ (800481c <HAL_TIM_Base_Start_IT+0x9c>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d004      	beq.n	80047d8 <HAL_TIM_Base_Start_IT+0x58>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a13      	ldr	r2, [pc, #76]	@ (8004820 <HAL_TIM_Base_Start_IT+0xa0>)
 80047d4:	4293      	cmp	r3, r2
 80047d6:	d111      	bne.n	80047fc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f003 0307 	and.w	r3, r3, #7
 80047e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2b06      	cmp	r3, #6
 80047e8:	d010      	beq.n	800480c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681a      	ldr	r2, [r3, #0]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f042 0201 	orr.w	r2, r2, #1
 80047f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047fa:	e007      	b.n	800480c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f042 0201 	orr.w	r2, r2, #1
 800480a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800480c:	2300      	movs	r3, #0
}
 800480e:	4618      	mov	r0, r3
 8004810:	3714      	adds	r7, #20
 8004812:	46bd      	mov	sp, r7
 8004814:	bc80      	pop	{r7}
 8004816:	4770      	bx	lr
 8004818:	40012c00 	.word	0x40012c00
 800481c:	40000400 	.word	0x40000400
 8004820:	40000800 	.word	0x40000800

08004824 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d020      	beq.n	8004888 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f003 0302 	and.w	r3, r3, #2
 800484c:	2b00      	cmp	r3, #0
 800484e:	d01b      	beq.n	8004888 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f06f 0202 	mvn.w	r2, #2
 8004858:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	699b      	ldr	r3, [r3, #24]
 8004866:	f003 0303 	and.w	r3, r3, #3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d003      	beq.n	8004876 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 f998 	bl	8004ba4 <HAL_TIM_IC_CaptureCallback>
 8004874:	e005      	b.n	8004882 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004876:	6878      	ldr	r0, [r7, #4]
 8004878:	f000 f98b 	bl	8004b92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f99a 	bl	8004bb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	f003 0304 	and.w	r3, r3, #4
 800488e:	2b00      	cmp	r3, #0
 8004890:	d020      	beq.n	80048d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	f003 0304 	and.w	r3, r3, #4
 8004898:	2b00      	cmp	r3, #0
 800489a:	d01b      	beq.n	80048d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f06f 0204 	mvn.w	r2, #4
 80048a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2202      	movs	r2, #2
 80048aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d003      	beq.n	80048c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 f972 	bl	8004ba4 <HAL_TIM_IC_CaptureCallback>
 80048c0:	e005      	b.n	80048ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 f965 	bl	8004b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f000 f974 	bl	8004bb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	f003 0308 	and.w	r3, r3, #8
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d020      	beq.n	8004920 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	f003 0308 	and.w	r3, r3, #8
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d01b      	beq.n	8004920 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f06f 0208 	mvn.w	r2, #8
 80048f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2204      	movs	r2, #4
 80048f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f003 0303 	and.w	r3, r3, #3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d003      	beq.n	800490e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f000 f94c 	bl	8004ba4 <HAL_TIM_IC_CaptureCallback>
 800490c:	e005      	b.n	800491a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f000 f93f 	bl	8004b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 f94e 	bl	8004bb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f003 0310 	and.w	r3, r3, #16
 8004926:	2b00      	cmp	r3, #0
 8004928:	d020      	beq.n	800496c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b00      	cmp	r3, #0
 8004932:	d01b      	beq.n	800496c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f06f 0210 	mvn.w	r2, #16
 800493c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2208      	movs	r2, #8
 8004942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004952:	6878      	ldr	r0, [r7, #4]
 8004954:	f000 f926 	bl	8004ba4 <HAL_TIM_IC_CaptureCallback>
 8004958:	e005      	b.n	8004966 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f919 	bl	8004b92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004960:	6878      	ldr	r0, [r7, #4]
 8004962:	f000 f928 	bl	8004bb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	f003 0301 	and.w	r3, r3, #1
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00c      	beq.n	8004990 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	f003 0301 	and.w	r3, r3, #1
 800497c:	2b00      	cmp	r3, #0
 800497e:	d007      	beq.n	8004990 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f06f 0201 	mvn.w	r2, #1
 8004988:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fc fd42 	bl	8001414 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004996:	2b00      	cmp	r3, #0
 8004998:	d00c      	beq.n	80049b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d007      	beq.n	80049b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80049ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	f000 fa7f 	bl	8004eb2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d00c      	beq.n	80049d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d007      	beq.n	80049d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80049d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f8f8 	bl	8004bc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	f003 0320 	and.w	r3, r3, #32
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00c      	beq.n	80049fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f003 0320 	and.w	r3, r3, #32
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d007      	beq.n	80049fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f06f 0220 	mvn.w	r2, #32
 80049f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f000 fa52 	bl	8004ea0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80049fc:	bf00      	nop
 80049fe:	3710      	adds	r7, #16
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b084      	sub	sp, #16
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d101      	bne.n	8004a20 <HAL_TIM_ConfigClockSource+0x1c>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e0b4      	b.n	8004b8a <HAL_TIM_ConfigClockSource+0x186>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a58:	d03e      	beq.n	8004ad8 <HAL_TIM_ConfigClockSource+0xd4>
 8004a5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a5e:	f200 8087 	bhi.w	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a66:	f000 8086 	beq.w	8004b76 <HAL_TIM_ConfigClockSource+0x172>
 8004a6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a6e:	d87f      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a70:	2b70      	cmp	r3, #112	@ 0x70
 8004a72:	d01a      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0xa6>
 8004a74:	2b70      	cmp	r3, #112	@ 0x70
 8004a76:	d87b      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a78:	2b60      	cmp	r3, #96	@ 0x60
 8004a7a:	d050      	beq.n	8004b1e <HAL_TIM_ConfigClockSource+0x11a>
 8004a7c:	2b60      	cmp	r3, #96	@ 0x60
 8004a7e:	d877      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a80:	2b50      	cmp	r3, #80	@ 0x50
 8004a82:	d03c      	beq.n	8004afe <HAL_TIM_ConfigClockSource+0xfa>
 8004a84:	2b50      	cmp	r3, #80	@ 0x50
 8004a86:	d873      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a88:	2b40      	cmp	r3, #64	@ 0x40
 8004a8a:	d058      	beq.n	8004b3e <HAL_TIM_ConfigClockSource+0x13a>
 8004a8c:	2b40      	cmp	r3, #64	@ 0x40
 8004a8e:	d86f      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a90:	2b30      	cmp	r3, #48	@ 0x30
 8004a92:	d064      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x15a>
 8004a94:	2b30      	cmp	r3, #48	@ 0x30
 8004a96:	d86b      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004a98:	2b20      	cmp	r3, #32
 8004a9a:	d060      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x15a>
 8004a9c:	2b20      	cmp	r3, #32
 8004a9e:	d867      	bhi.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d05c      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x15a>
 8004aa4:	2b10      	cmp	r3, #16
 8004aa6:	d05a      	beq.n	8004b5e <HAL_TIM_ConfigClockSource+0x15a>
 8004aa8:	e062      	b.n	8004b70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004aba:	f000 f974 	bl	8004da6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004acc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	609a      	str	r2, [r3, #8]
      break;
 8004ad6:	e04f      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ae0:	683b      	ldr	r3, [r7, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ae8:	f000 f95d 	bl	8004da6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689a      	ldr	r2, [r3, #8]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004afa:	609a      	str	r2, [r3, #8]
      break;
 8004afc:	e03c      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b06:	683b      	ldr	r3, [r7, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b0a:	461a      	mov	r2, r3
 8004b0c:	f000 f8d4 	bl	8004cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	2150      	movs	r1, #80	@ 0x50
 8004b16:	4618      	mov	r0, r3
 8004b18:	f000 f92b 	bl	8004d72 <TIM_ITRx_SetConfig>
      break;
 8004b1c:	e02c      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	f000 f8f2 	bl	8004d14 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	2160      	movs	r1, #96	@ 0x60
 8004b36:	4618      	mov	r0, r3
 8004b38:	f000 f91b 	bl	8004d72 <TIM_ITRx_SetConfig>
      break;
 8004b3c:	e01c      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b4a:	461a      	mov	r2, r3
 8004b4c:	f000 f8b4 	bl	8004cb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2140      	movs	r1, #64	@ 0x40
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 f90b 	bl	8004d72 <TIM_ITRx_SetConfig>
      break;
 8004b5c:	e00c      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681a      	ldr	r2, [r3, #0]
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4619      	mov	r1, r3
 8004b68:	4610      	mov	r0, r2
 8004b6a:	f000 f902 	bl	8004d72 <TIM_ITRx_SetConfig>
      break;
 8004b6e:	e003      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b70:	2301      	movs	r3, #1
 8004b72:	73fb      	strb	r3, [r7, #15]
      break;
 8004b74:	e000      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004b9a:	bf00      	nop
 8004b9c:	370c      	adds	r7, #12
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bc80      	pop	{r7}
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b083      	sub	sp, #12
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bac:	bf00      	nop
 8004bae:	370c      	adds	r7, #12
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bc80      	pop	{r7}
 8004bb4:	4770      	bx	lr

08004bb6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bb6:	b480      	push	{r7}
 8004bb8:	b083      	sub	sp, #12
 8004bba:	af00      	add	r7, sp, #0
 8004bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bbe:	bf00      	nop
 8004bc0:	370c      	adds	r7, #12
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bc80      	pop	{r7}
 8004bc6:	4770      	bx	lr

08004bc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bd0:	bf00      	nop
 8004bd2:	370c      	adds	r7, #12
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bc80      	pop	{r7}
 8004bd8:	4770      	bx	lr
	...

08004bdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a2f      	ldr	r2, [pc, #188]	@ (8004cac <TIM_Base_SetConfig+0xd0>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d00b      	beq.n	8004c0c <TIM_Base_SetConfig+0x30>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bfa:	d007      	beq.n	8004c0c <TIM_Base_SetConfig+0x30>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a2c      	ldr	r2, [pc, #176]	@ (8004cb0 <TIM_Base_SetConfig+0xd4>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d003      	beq.n	8004c0c <TIM_Base_SetConfig+0x30>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a2b      	ldr	r2, [pc, #172]	@ (8004cb4 <TIM_Base_SetConfig+0xd8>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d108      	bne.n	8004c1e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	4a22      	ldr	r2, [pc, #136]	@ (8004cac <TIM_Base_SetConfig+0xd0>)
 8004c22:	4293      	cmp	r3, r2
 8004c24:	d00b      	beq.n	8004c3e <TIM_Base_SetConfig+0x62>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c2c:	d007      	beq.n	8004c3e <TIM_Base_SetConfig+0x62>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a1f      	ldr	r2, [pc, #124]	@ (8004cb0 <TIM_Base_SetConfig+0xd4>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d003      	beq.n	8004c3e <TIM_Base_SetConfig+0x62>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a1e      	ldr	r2, [pc, #120]	@ (8004cb4 <TIM_Base_SetConfig+0xd8>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d108      	bne.n	8004c50 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	695b      	ldr	r3, [r3, #20]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	689a      	ldr	r2, [r3, #8]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	4a0d      	ldr	r2, [pc, #52]	@ (8004cac <TIM_Base_SetConfig+0xd0>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d103      	bne.n	8004c84 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	691a      	ldr	r2, [r3, #16]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d005      	beq.n	8004ca2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	f023 0201 	bic.w	r2, r3, #1
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	611a      	str	r2, [r3, #16]
  }
}
 8004ca2:	bf00      	nop
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bc80      	pop	{r7}
 8004caa:	4770      	bx	lr
 8004cac:	40012c00 	.word	0x40012c00
 8004cb0:	40000400 	.word	0x40000400
 8004cb4:	40000800 	.word	0x40000800

08004cb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b087      	sub	sp, #28
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	60f8      	str	r0, [r7, #12]
 8004cc0:	60b9      	str	r1, [r7, #8]
 8004cc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6a1b      	ldr	r3, [r3, #32]
 8004cc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	6a1b      	ldr	r3, [r3, #32]
 8004cce:	f023 0201 	bic.w	r2, r3, #1
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	699b      	ldr	r3, [r3, #24]
 8004cda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ce2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	011b      	lsls	r3, r3, #4
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f023 030a 	bic.w	r3, r3, #10
 8004cf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cf6:	697a      	ldr	r2, [r7, #20]
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	697a      	ldr	r2, [r7, #20]
 8004d08:	621a      	str	r2, [r3, #32]
}
 8004d0a:	bf00      	nop
 8004d0c:	371c      	adds	r7, #28
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bc80      	pop	{r7}
 8004d12:	4770      	bx	lr

08004d14 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d14:	b480      	push	{r7}
 8004d16:	b087      	sub	sp, #28
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6a1b      	ldr	r3, [r3, #32]
 8004d2a:	f023 0210 	bic.w	r2, r3, #16
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d38:	693b      	ldr	r3, [r7, #16]
 8004d3a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	031b      	lsls	r3, r3, #12
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d50:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d52:	68bb      	ldr	r3, [r7, #8]
 8004d54:	011b      	lsls	r3, r3, #4
 8004d56:	697a      	ldr	r2, [r7, #20]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	697a      	ldr	r2, [r7, #20]
 8004d66:	621a      	str	r2, [r3, #32]
}
 8004d68:	bf00      	nop
 8004d6a:	371c      	adds	r7, #28
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bc80      	pop	{r7}
 8004d70:	4770      	bx	lr

08004d72 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b085      	sub	sp, #20
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
 8004d7a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d88:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d8a:	683a      	ldr	r2, [r7, #0]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	f043 0307 	orr.w	r3, r3, #7
 8004d94:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	609a      	str	r2, [r3, #8]
}
 8004d9c:	bf00      	nop
 8004d9e:	3714      	adds	r7, #20
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bc80      	pop	{r7}
 8004da4:	4770      	bx	lr

08004da6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004da6:	b480      	push	{r7}
 8004da8:	b087      	sub	sp, #28
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	60f8      	str	r0, [r7, #12]
 8004dae:	60b9      	str	r1, [r7, #8]
 8004db0:	607a      	str	r2, [r7, #4]
 8004db2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	689b      	ldr	r3, [r3, #8]
 8004db8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004dc0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	021a      	lsls	r2, r3, #8
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	431a      	orrs	r2, r3
 8004dca:	68bb      	ldr	r3, [r7, #8]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	609a      	str	r2, [r3, #8]
}
 8004dda:	bf00      	nop
 8004ddc:	371c      	adds	r7, #28
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bc80      	pop	{r7}
 8004de2:	4770      	bx	lr

08004de4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e046      	b.n	8004e8a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2202      	movs	r2, #2
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e22:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	68fa      	ldr	r2, [r7, #12]
 8004e2a:	4313      	orrs	r3, r2
 8004e2c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a16      	ldr	r2, [pc, #88]	@ (8004e94 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d00e      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e48:	d009      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	4a12      	ldr	r2, [pc, #72]	@ (8004e98 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d004      	beq.n	8004e5e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a10      	ldr	r2, [pc, #64]	@ (8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004e5a:	4293      	cmp	r3, r2
 8004e5c:	d10c      	bne.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	685b      	ldr	r3, [r3, #4]
 8004e6a:	68ba      	ldr	r2, [r7, #8]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e88:	2300      	movs	r3, #0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3714      	adds	r7, #20
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bc80      	pop	{r7}
 8004e92:	4770      	bx	lr
 8004e94:	40012c00 	.word	0x40012c00
 8004e98:	40000400 	.word	0x40000400
 8004e9c:	40000800 	.word	0x40000800

08004ea0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bc80      	pop	{r7}
 8004eb0:	4770      	bx	lr

08004eb2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004eb2:	b480      	push	{r7}
 8004eb4:	b083      	sub	sp, #12
 8004eb6:	af00      	add	r7, sp, #0
 8004eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004eba:	bf00      	nop
 8004ebc:	370c      	adds	r7, #12
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr

08004ec4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e042      	b.n	8004f5c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d106      	bne.n	8004ef0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f7fc fe7c 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	2224      	movs	r2, #36	@ 0x24
 8004ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	68da      	ldr	r2, [r3, #12]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004f06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f000 fa09 	bl	8005320 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	691a      	ldr	r2, [r3, #16]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	695a      	ldr	r2, [r3, #20]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	68da      	ldr	r2, [r3, #12]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004f3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2220      	movs	r2, #32
 8004f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	3708      	adds	r7, #8
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b08a      	sub	sp, #40	@ 0x28
 8004f68:	af02      	add	r7, sp, #8
 8004f6a:	60f8      	str	r0, [r7, #12]
 8004f6c:	60b9      	str	r1, [r7, #8]
 8004f6e:	603b      	str	r3, [r7, #0]
 8004f70:	4613      	mov	r3, r2
 8004f72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f74:	2300      	movs	r3, #0
 8004f76:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	2b20      	cmp	r3, #32
 8004f82:	d175      	bne.n	8005070 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d002      	beq.n	8004f90 <HAL_UART_Transmit+0x2c>
 8004f8a:	88fb      	ldrh	r3, [r7, #6]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e06e      	b.n	8005072 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2200      	movs	r2, #0
 8004f98:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2221      	movs	r2, #33	@ 0x21
 8004f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fa2:	f7fc feeb 	bl	8001d7c <HAL_GetTick>
 8004fa6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	88fa      	ldrh	r2, [r7, #6]
 8004fac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	88fa      	ldrh	r2, [r7, #6]
 8004fb2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fbc:	d108      	bne.n	8004fd0 <HAL_UART_Transmit+0x6c>
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d104      	bne.n	8004fd0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	61bb      	str	r3, [r7, #24]
 8004fce:	e003      	b.n	8004fd8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fd8:	e02e      	b.n	8005038 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	9300      	str	r3, [sp, #0]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	2180      	movs	r1, #128	@ 0x80
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 f8df 	bl	80051a8 <UART_WaitOnFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d005      	beq.n	8004ffc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e03a      	b.n	8005072 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d10b      	bne.n	800501a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	881b      	ldrh	r3, [r3, #0]
 8005006:	461a      	mov	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005010:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005012:	69bb      	ldr	r3, [r7, #24]
 8005014:	3302      	adds	r3, #2
 8005016:	61bb      	str	r3, [r7, #24]
 8005018:	e007      	b.n	800502a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	781a      	ldrb	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	3301      	adds	r3, #1
 8005028:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800502e:	b29b      	uxth	r3, r3
 8005030:	3b01      	subs	r3, #1
 8005032:	b29a      	uxth	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800503c:	b29b      	uxth	r3, r3
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1cb      	bne.n	8004fda <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	9300      	str	r3, [sp, #0]
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	2200      	movs	r2, #0
 800504a:	2140      	movs	r1, #64	@ 0x40
 800504c:	68f8      	ldr	r0, [r7, #12]
 800504e:	f000 f8ab 	bl	80051a8 <UART_WaitOnFlagUntilTimeout>
 8005052:	4603      	mov	r3, r0
 8005054:	2b00      	cmp	r3, #0
 8005056:	d005      	beq.n	8005064 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2220      	movs	r2, #32
 800505c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e006      	b.n	8005072 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800506c:	2300      	movs	r3, #0
 800506e:	e000      	b.n	8005072 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005070:	2302      	movs	r3, #2
  }
}
 8005072:	4618      	mov	r0, r3
 8005074:	3720      	adds	r7, #32
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}

0800507a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800507a:	b580      	push	{r7, lr}
 800507c:	b08a      	sub	sp, #40	@ 0x28
 800507e:	af02      	add	r7, sp, #8
 8005080:	60f8      	str	r0, [r7, #12]
 8005082:	60b9      	str	r1, [r7, #8]
 8005084:	603b      	str	r3, [r7, #0]
 8005086:	4613      	mov	r3, r2
 8005088:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005094:	b2db      	uxtb	r3, r3
 8005096:	2b20      	cmp	r3, #32
 8005098:	f040 8081 	bne.w	800519e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <HAL_UART_Receive+0x2e>
 80050a2:	88fb      	ldrh	r3, [r7, #6]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e079      	b.n	80051a0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	2200      	movs	r2, #0
 80050b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	2222      	movs	r2, #34	@ 0x22
 80050b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2200      	movs	r2, #0
 80050be:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80050c0:	f7fc fe5c 	bl	8001d7c <HAL_GetTick>
 80050c4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	88fa      	ldrh	r2, [r7, #6]
 80050ca:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	88fa      	ldrh	r2, [r7, #6]
 80050d0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050da:	d108      	bne.n	80050ee <HAL_UART_Receive+0x74>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	691b      	ldr	r3, [r3, #16]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d104      	bne.n	80050ee <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80050e4:	2300      	movs	r3, #0
 80050e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	61bb      	str	r3, [r7, #24]
 80050ec:	e003      	b.n	80050f6 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050f2:	2300      	movs	r3, #0
 80050f4:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80050f6:	e047      	b.n	8005188 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	9300      	str	r3, [sp, #0]
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	2200      	movs	r2, #0
 8005100:	2120      	movs	r1, #32
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	f000 f850 	bl	80051a8 <UART_WaitOnFlagUntilTimeout>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d005      	beq.n	800511a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2220      	movs	r2, #32
 8005112:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8005116:	2303      	movs	r3, #3
 8005118:	e042      	b.n	80051a0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d10c      	bne.n	800513a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	b29b      	uxth	r3, r3
 8005128:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800512c:	b29a      	uxth	r2, r3
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005132:	69bb      	ldr	r3, [r7, #24]
 8005134:	3302      	adds	r3, #2
 8005136:	61bb      	str	r3, [r7, #24]
 8005138:	e01f      	b.n	800517a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005142:	d007      	beq.n	8005154 <HAL_UART_Receive+0xda>
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d10a      	bne.n	8005162 <HAL_UART_Receive+0xe8>
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d106      	bne.n	8005162 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	b2da      	uxtb	r2, r3
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	701a      	strb	r2, [r3, #0]
 8005160:	e008      	b.n	8005174 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	b2db      	uxtb	r3, r3
 800516a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800516e:	b2da      	uxtb	r2, r3
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005174:	69fb      	ldr	r3, [r7, #28]
 8005176:	3301      	adds	r3, #1
 8005178:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800517e:	b29b      	uxth	r3, r3
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800518c:	b29b      	uxth	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d1b2      	bne.n	80050f8 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2220      	movs	r2, #32
 8005196:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 800519a:	2300      	movs	r3, #0
 800519c:	e000      	b.n	80051a0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800519e:	2302      	movs	r3, #2
  }
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3720      	adds	r7, #32
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}

080051a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b086      	sub	sp, #24
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	60f8      	str	r0, [r7, #12]
 80051b0:	60b9      	str	r1, [r7, #8]
 80051b2:	603b      	str	r3, [r7, #0]
 80051b4:	4613      	mov	r3, r2
 80051b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051b8:	e03b      	b.n	8005232 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051ba:	6a3b      	ldr	r3, [r7, #32]
 80051bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c0:	d037      	beq.n	8005232 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051c2:	f7fc fddb 	bl	8001d7c <HAL_GetTick>
 80051c6:	4602      	mov	r2, r0
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	6a3a      	ldr	r2, [r7, #32]
 80051ce:	429a      	cmp	r2, r3
 80051d0:	d302      	bcc.n	80051d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80051d2:	6a3b      	ldr	r3, [r7, #32]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051d8:	2303      	movs	r3, #3
 80051da:	e03a      	b.n	8005252 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d023      	beq.n	8005232 <UART_WaitOnFlagUntilTimeout+0x8a>
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	2b80      	cmp	r3, #128	@ 0x80
 80051ee:	d020      	beq.n	8005232 <UART_WaitOnFlagUntilTimeout+0x8a>
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	2b40      	cmp	r3, #64	@ 0x40
 80051f4:	d01d      	beq.n	8005232 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0308 	and.w	r3, r3, #8
 8005200:	2b08      	cmp	r3, #8
 8005202:	d116      	bne.n	8005232 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005204:	2300      	movs	r3, #0
 8005206:	617b      	str	r3, [r7, #20]
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	617b      	str	r3, [r7, #20]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800521a:	68f8      	ldr	r0, [r7, #12]
 800521c:	f000 f81d 	bl	800525a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	2208      	movs	r2, #8
 8005224:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e00f      	b.n	8005252 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	4013      	ands	r3, r2
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	429a      	cmp	r2, r3
 8005240:	bf0c      	ite	eq
 8005242:	2301      	moveq	r3, #1
 8005244:	2300      	movne	r3, #0
 8005246:	b2db      	uxtb	r3, r3
 8005248:	461a      	mov	r2, r3
 800524a:	79fb      	ldrb	r3, [r7, #7]
 800524c:	429a      	cmp	r2, r3
 800524e:	d0b4      	beq.n	80051ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3718      	adds	r7, #24
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800525a:	b480      	push	{r7}
 800525c:	b095      	sub	sp, #84	@ 0x54
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	330c      	adds	r3, #12
 8005268:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005274:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005278:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	330c      	adds	r3, #12
 8005280:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005282:	643a      	str	r2, [r7, #64]	@ 0x40
 8005284:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005288:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800528a:	e841 2300 	strex	r3, r2, [r1]
 800528e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e5      	bne.n	8005262 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	3314      	adds	r3, #20
 800529c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800529e:	6a3b      	ldr	r3, [r7, #32]
 80052a0:	e853 3f00 	ldrex	r3, [r3]
 80052a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	f023 0301 	bic.w	r3, r3, #1
 80052ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	3314      	adds	r3, #20
 80052b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052be:	e841 2300 	strex	r3, r2, [r1]
 80052c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1e5      	bne.n	8005296 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d119      	bne.n	8005306 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	330c      	adds	r3, #12
 80052d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	e853 3f00 	ldrex	r3, [r3]
 80052e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	f023 0310 	bic.w	r3, r3, #16
 80052e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	330c      	adds	r3, #12
 80052f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052f2:	61ba      	str	r2, [r7, #24]
 80052f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	6979      	ldr	r1, [r7, #20]
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	613b      	str	r3, [r7, #16]
   return(result);
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1e5      	bne.n	80052d2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2220      	movs	r2, #32
 800530a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005314:	bf00      	nop
 8005316:	3754      	adds	r7, #84	@ 0x54
 8005318:	46bd      	mov	sp, r7
 800531a:	bc80      	pop	{r7}
 800531c:	4770      	bx	lr
	...

08005320 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005320:	b580      	push	{r7, lr}
 8005322:	b084      	sub	sp, #16
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	430a      	orrs	r2, r1
 800533c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	689a      	ldr	r2, [r3, #8]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	691b      	ldr	r3, [r3, #16]
 8005346:	431a      	orrs	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	695b      	ldr	r3, [r3, #20]
 800534c:	4313      	orrs	r3, r2
 800534e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800535a:	f023 030c 	bic.w	r3, r3, #12
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	6812      	ldr	r2, [r2, #0]
 8005362:	68b9      	ldr	r1, [r7, #8]
 8005364:	430b      	orrs	r3, r1
 8005366:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	695b      	ldr	r3, [r3, #20]
 800536e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	699a      	ldr	r2, [r3, #24]
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	430a      	orrs	r2, r1
 800537c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a2c      	ldr	r2, [pc, #176]	@ (8005434 <UART_SetConfig+0x114>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d103      	bne.n	8005390 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005388:	f7fe f9e0 	bl	800374c <HAL_RCC_GetPCLK2Freq>
 800538c:	60f8      	str	r0, [r7, #12]
 800538e:	e002      	b.n	8005396 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005390:	f7fe f9c8 	bl	8003724 <HAL_RCC_GetPCLK1Freq>
 8005394:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4613      	mov	r3, r2
 800539a:	009b      	lsls	r3, r3, #2
 800539c:	4413      	add	r3, r2
 800539e:	009a      	lsls	r2, r3, #2
 80053a0:	441a      	add	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80053ac:	4a22      	ldr	r2, [pc, #136]	@ (8005438 <UART_SetConfig+0x118>)
 80053ae:	fba2 2303 	umull	r2, r3, r2, r3
 80053b2:	095b      	lsrs	r3, r3, #5
 80053b4:	0119      	lsls	r1, r3, #4
 80053b6:	68fa      	ldr	r2, [r7, #12]
 80053b8:	4613      	mov	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	009a      	lsls	r2, r3, #2
 80053c0:	441a      	add	r2, r3
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	009b      	lsls	r3, r3, #2
 80053c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80053cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005438 <UART_SetConfig+0x118>)
 80053ce:	fba3 0302 	umull	r0, r3, r3, r2
 80053d2:	095b      	lsrs	r3, r3, #5
 80053d4:	2064      	movs	r0, #100	@ 0x64
 80053d6:	fb00 f303 	mul.w	r3, r0, r3
 80053da:	1ad3      	subs	r3, r2, r3
 80053dc:	011b      	lsls	r3, r3, #4
 80053de:	3332      	adds	r3, #50	@ 0x32
 80053e0:	4a15      	ldr	r2, [pc, #84]	@ (8005438 <UART_SetConfig+0x118>)
 80053e2:	fba2 2303 	umull	r2, r3, r2, r3
 80053e6:	095b      	lsrs	r3, r3, #5
 80053e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80053ec:	4419      	add	r1, r3
 80053ee:	68fa      	ldr	r2, [r7, #12]
 80053f0:	4613      	mov	r3, r2
 80053f2:	009b      	lsls	r3, r3, #2
 80053f4:	4413      	add	r3, r2
 80053f6:	009a      	lsls	r2, r3, #2
 80053f8:	441a      	add	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	fbb2 f2f3 	udiv	r2, r2, r3
 8005404:	4b0c      	ldr	r3, [pc, #48]	@ (8005438 <UART_SetConfig+0x118>)
 8005406:	fba3 0302 	umull	r0, r3, r3, r2
 800540a:	095b      	lsrs	r3, r3, #5
 800540c:	2064      	movs	r0, #100	@ 0x64
 800540e:	fb00 f303 	mul.w	r3, r0, r3
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	3332      	adds	r3, #50	@ 0x32
 8005418:	4a07      	ldr	r2, [pc, #28]	@ (8005438 <UART_SetConfig+0x118>)
 800541a:	fba2 2303 	umull	r2, r3, r2, r3
 800541e:	095b      	lsrs	r3, r3, #5
 8005420:	f003 020f 	and.w	r2, r3, #15
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	440a      	add	r2, r1
 800542a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800542c:	bf00      	nop
 800542e:	3710      	adds	r7, #16
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}
 8005434:	40013800 	.word	0x40013800
 8005438:	51eb851f 	.word	0x51eb851f

0800543c <_Znwj>:
 800543c:	2801      	cmp	r0, #1
 800543e:	bf38      	it	cc
 8005440:	2001      	movcc	r0, #1
 8005442:	b510      	push	{r4, lr}
 8005444:	4604      	mov	r4, r0
 8005446:	4620      	mov	r0, r4
 8005448:	f000 f81a 	bl	8005480 <malloc>
 800544c:	b100      	cbz	r0, 8005450 <_Znwj+0x14>
 800544e:	bd10      	pop	{r4, pc}
 8005450:	f000 f806 	bl	8005460 <_ZSt15get_new_handlerv>
 8005454:	b908      	cbnz	r0, 800545a <_Znwj+0x1e>
 8005456:	f000 f80b 	bl	8005470 <abort>
 800545a:	4780      	blx	r0
 800545c:	e7f3      	b.n	8005446 <_Znwj+0xa>
	...

08005460 <_ZSt15get_new_handlerv>:
 8005460:	4b02      	ldr	r3, [pc, #8]	@ (800546c <_ZSt15get_new_handlerv+0xc>)
 8005462:	6818      	ldr	r0, [r3, #0]
 8005464:	f3bf 8f5b 	dmb	ish
 8005468:	4770      	bx	lr
 800546a:	bf00      	nop
 800546c:	200003dc 	.word	0x200003dc

08005470 <abort>:
 8005470:	2006      	movs	r0, #6
 8005472:	b508      	push	{r3, lr}
 8005474:	f001 f91c 	bl	80066b0 <raise>
 8005478:	2001      	movs	r0, #1
 800547a:	f7fc fa06 	bl	800188a <_exit>
	...

08005480 <malloc>:
 8005480:	4b02      	ldr	r3, [pc, #8]	@ (800548c <malloc+0xc>)
 8005482:	4601      	mov	r1, r0
 8005484:	6818      	ldr	r0, [r3, #0]
 8005486:	f000 b825 	b.w	80054d4 <_malloc_r>
 800548a:	bf00      	nop
 800548c:	20000018 	.word	0x20000018

08005490 <sbrk_aligned>:
 8005490:	b570      	push	{r4, r5, r6, lr}
 8005492:	4e0f      	ldr	r6, [pc, #60]	@ (80054d0 <sbrk_aligned+0x40>)
 8005494:	460c      	mov	r4, r1
 8005496:	6831      	ldr	r1, [r6, #0]
 8005498:	4605      	mov	r5, r0
 800549a:	b911      	cbnz	r1, 80054a2 <sbrk_aligned+0x12>
 800549c:	f001 f95c 	bl	8006758 <_sbrk_r>
 80054a0:	6030      	str	r0, [r6, #0]
 80054a2:	4621      	mov	r1, r4
 80054a4:	4628      	mov	r0, r5
 80054a6:	f001 f957 	bl	8006758 <_sbrk_r>
 80054aa:	1c43      	adds	r3, r0, #1
 80054ac:	d103      	bne.n	80054b6 <sbrk_aligned+0x26>
 80054ae:	f04f 34ff 	mov.w	r4, #4294967295
 80054b2:	4620      	mov	r0, r4
 80054b4:	bd70      	pop	{r4, r5, r6, pc}
 80054b6:	1cc4      	adds	r4, r0, #3
 80054b8:	f024 0403 	bic.w	r4, r4, #3
 80054bc:	42a0      	cmp	r0, r4
 80054be:	d0f8      	beq.n	80054b2 <sbrk_aligned+0x22>
 80054c0:	1a21      	subs	r1, r4, r0
 80054c2:	4628      	mov	r0, r5
 80054c4:	f001 f948 	bl	8006758 <_sbrk_r>
 80054c8:	3001      	adds	r0, #1
 80054ca:	d1f2      	bne.n	80054b2 <sbrk_aligned+0x22>
 80054cc:	e7ef      	b.n	80054ae <sbrk_aligned+0x1e>
 80054ce:	bf00      	nop
 80054d0:	200003e0 	.word	0x200003e0

080054d4 <_malloc_r>:
 80054d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054d8:	1ccd      	adds	r5, r1, #3
 80054da:	f025 0503 	bic.w	r5, r5, #3
 80054de:	3508      	adds	r5, #8
 80054e0:	2d0c      	cmp	r5, #12
 80054e2:	bf38      	it	cc
 80054e4:	250c      	movcc	r5, #12
 80054e6:	2d00      	cmp	r5, #0
 80054e8:	4606      	mov	r6, r0
 80054ea:	db01      	blt.n	80054f0 <_malloc_r+0x1c>
 80054ec:	42a9      	cmp	r1, r5
 80054ee:	d904      	bls.n	80054fa <_malloc_r+0x26>
 80054f0:	230c      	movs	r3, #12
 80054f2:	6033      	str	r3, [r6, #0]
 80054f4:	2000      	movs	r0, #0
 80054f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055d0 <_malloc_r+0xfc>
 80054fe:	f000 f869 	bl	80055d4 <__malloc_lock>
 8005502:	f8d8 3000 	ldr.w	r3, [r8]
 8005506:	461c      	mov	r4, r3
 8005508:	bb44      	cbnz	r4, 800555c <_malloc_r+0x88>
 800550a:	4629      	mov	r1, r5
 800550c:	4630      	mov	r0, r6
 800550e:	f7ff ffbf 	bl	8005490 <sbrk_aligned>
 8005512:	1c43      	adds	r3, r0, #1
 8005514:	4604      	mov	r4, r0
 8005516:	d158      	bne.n	80055ca <_malloc_r+0xf6>
 8005518:	f8d8 4000 	ldr.w	r4, [r8]
 800551c:	4627      	mov	r7, r4
 800551e:	2f00      	cmp	r7, #0
 8005520:	d143      	bne.n	80055aa <_malloc_r+0xd6>
 8005522:	2c00      	cmp	r4, #0
 8005524:	d04b      	beq.n	80055be <_malloc_r+0xea>
 8005526:	6823      	ldr	r3, [r4, #0]
 8005528:	4639      	mov	r1, r7
 800552a:	4630      	mov	r0, r6
 800552c:	eb04 0903 	add.w	r9, r4, r3
 8005530:	f001 f912 	bl	8006758 <_sbrk_r>
 8005534:	4581      	cmp	r9, r0
 8005536:	d142      	bne.n	80055be <_malloc_r+0xea>
 8005538:	6821      	ldr	r1, [r4, #0]
 800553a:	4630      	mov	r0, r6
 800553c:	1a6d      	subs	r5, r5, r1
 800553e:	4629      	mov	r1, r5
 8005540:	f7ff ffa6 	bl	8005490 <sbrk_aligned>
 8005544:	3001      	adds	r0, #1
 8005546:	d03a      	beq.n	80055be <_malloc_r+0xea>
 8005548:	6823      	ldr	r3, [r4, #0]
 800554a:	442b      	add	r3, r5
 800554c:	6023      	str	r3, [r4, #0]
 800554e:	f8d8 3000 	ldr.w	r3, [r8]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	bb62      	cbnz	r2, 80055b0 <_malloc_r+0xdc>
 8005556:	f8c8 7000 	str.w	r7, [r8]
 800555a:	e00f      	b.n	800557c <_malloc_r+0xa8>
 800555c:	6822      	ldr	r2, [r4, #0]
 800555e:	1b52      	subs	r2, r2, r5
 8005560:	d420      	bmi.n	80055a4 <_malloc_r+0xd0>
 8005562:	2a0b      	cmp	r2, #11
 8005564:	d917      	bls.n	8005596 <_malloc_r+0xc2>
 8005566:	1961      	adds	r1, r4, r5
 8005568:	42a3      	cmp	r3, r4
 800556a:	6025      	str	r5, [r4, #0]
 800556c:	bf18      	it	ne
 800556e:	6059      	strne	r1, [r3, #4]
 8005570:	6863      	ldr	r3, [r4, #4]
 8005572:	bf08      	it	eq
 8005574:	f8c8 1000 	streq.w	r1, [r8]
 8005578:	5162      	str	r2, [r4, r5]
 800557a:	604b      	str	r3, [r1, #4]
 800557c:	4630      	mov	r0, r6
 800557e:	f000 f82f 	bl	80055e0 <__malloc_unlock>
 8005582:	f104 000b 	add.w	r0, r4, #11
 8005586:	1d23      	adds	r3, r4, #4
 8005588:	f020 0007 	bic.w	r0, r0, #7
 800558c:	1ac2      	subs	r2, r0, r3
 800558e:	bf1c      	itt	ne
 8005590:	1a1b      	subne	r3, r3, r0
 8005592:	50a3      	strne	r3, [r4, r2]
 8005594:	e7af      	b.n	80054f6 <_malloc_r+0x22>
 8005596:	6862      	ldr	r2, [r4, #4]
 8005598:	42a3      	cmp	r3, r4
 800559a:	bf0c      	ite	eq
 800559c:	f8c8 2000 	streq.w	r2, [r8]
 80055a0:	605a      	strne	r2, [r3, #4]
 80055a2:	e7eb      	b.n	800557c <_malloc_r+0xa8>
 80055a4:	4623      	mov	r3, r4
 80055a6:	6864      	ldr	r4, [r4, #4]
 80055a8:	e7ae      	b.n	8005508 <_malloc_r+0x34>
 80055aa:	463c      	mov	r4, r7
 80055ac:	687f      	ldr	r7, [r7, #4]
 80055ae:	e7b6      	b.n	800551e <_malloc_r+0x4a>
 80055b0:	461a      	mov	r2, r3
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	42a3      	cmp	r3, r4
 80055b6:	d1fb      	bne.n	80055b0 <_malloc_r+0xdc>
 80055b8:	2300      	movs	r3, #0
 80055ba:	6053      	str	r3, [r2, #4]
 80055bc:	e7de      	b.n	800557c <_malloc_r+0xa8>
 80055be:	230c      	movs	r3, #12
 80055c0:	4630      	mov	r0, r6
 80055c2:	6033      	str	r3, [r6, #0]
 80055c4:	f000 f80c 	bl	80055e0 <__malloc_unlock>
 80055c8:	e794      	b.n	80054f4 <_malloc_r+0x20>
 80055ca:	6005      	str	r5, [r0, #0]
 80055cc:	e7d6      	b.n	800557c <_malloc_r+0xa8>
 80055ce:	bf00      	nop
 80055d0:	200003e4 	.word	0x200003e4

080055d4 <__malloc_lock>:
 80055d4:	4801      	ldr	r0, [pc, #4]	@ (80055dc <__malloc_lock+0x8>)
 80055d6:	f001 b90c 	b.w	80067f2 <__retarget_lock_acquire_recursive>
 80055da:	bf00      	nop
 80055dc:	20000528 	.word	0x20000528

080055e0 <__malloc_unlock>:
 80055e0:	4801      	ldr	r0, [pc, #4]	@ (80055e8 <__malloc_unlock+0x8>)
 80055e2:	f001 b907 	b.w	80067f4 <__retarget_lock_release_recursive>
 80055e6:	bf00      	nop
 80055e8:	20000528 	.word	0x20000528

080055ec <__cvt>:
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055f2:	461d      	mov	r5, r3
 80055f4:	bfbb      	ittet	lt
 80055f6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80055fa:	461d      	movlt	r5, r3
 80055fc:	2300      	movge	r3, #0
 80055fe:	232d      	movlt	r3, #45	@ 0x2d
 8005600:	b088      	sub	sp, #32
 8005602:	4614      	mov	r4, r2
 8005604:	bfb8      	it	lt
 8005606:	4614      	movlt	r4, r2
 8005608:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800560a:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800560c:	7013      	strb	r3, [r2, #0]
 800560e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005610:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005614:	f023 0820 	bic.w	r8, r3, #32
 8005618:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800561c:	d005      	beq.n	800562a <__cvt+0x3e>
 800561e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005622:	d100      	bne.n	8005626 <__cvt+0x3a>
 8005624:	3601      	adds	r6, #1
 8005626:	2302      	movs	r3, #2
 8005628:	e000      	b.n	800562c <__cvt+0x40>
 800562a:	2303      	movs	r3, #3
 800562c:	aa07      	add	r2, sp, #28
 800562e:	9204      	str	r2, [sp, #16]
 8005630:	aa06      	add	r2, sp, #24
 8005632:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005636:	e9cd 3600 	strd	r3, r6, [sp]
 800563a:	4622      	mov	r2, r4
 800563c:	462b      	mov	r3, r5
 800563e:	f001 f983 	bl	8006948 <_dtoa_r>
 8005642:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005646:	4607      	mov	r7, r0
 8005648:	d119      	bne.n	800567e <__cvt+0x92>
 800564a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800564c:	07db      	lsls	r3, r3, #31
 800564e:	d50e      	bpl.n	800566e <__cvt+0x82>
 8005650:	eb00 0906 	add.w	r9, r0, r6
 8005654:	2200      	movs	r2, #0
 8005656:	2300      	movs	r3, #0
 8005658:	4620      	mov	r0, r4
 800565a:	4629      	mov	r1, r5
 800565c:	f7fb f9a4 	bl	80009a8 <__aeabi_dcmpeq>
 8005660:	b108      	cbz	r0, 8005666 <__cvt+0x7a>
 8005662:	f8cd 901c 	str.w	r9, [sp, #28]
 8005666:	2230      	movs	r2, #48	@ 0x30
 8005668:	9b07      	ldr	r3, [sp, #28]
 800566a:	454b      	cmp	r3, r9
 800566c:	d31e      	bcc.n	80056ac <__cvt+0xc0>
 800566e:	4638      	mov	r0, r7
 8005670:	9b07      	ldr	r3, [sp, #28]
 8005672:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8005674:	1bdb      	subs	r3, r3, r7
 8005676:	6013      	str	r3, [r2, #0]
 8005678:	b008      	add	sp, #32
 800567a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800567e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005682:	eb00 0906 	add.w	r9, r0, r6
 8005686:	d1e5      	bne.n	8005654 <__cvt+0x68>
 8005688:	7803      	ldrb	r3, [r0, #0]
 800568a:	2b30      	cmp	r3, #48	@ 0x30
 800568c:	d10a      	bne.n	80056a4 <__cvt+0xb8>
 800568e:	2200      	movs	r2, #0
 8005690:	2300      	movs	r3, #0
 8005692:	4620      	mov	r0, r4
 8005694:	4629      	mov	r1, r5
 8005696:	f7fb f987 	bl	80009a8 <__aeabi_dcmpeq>
 800569a:	b918      	cbnz	r0, 80056a4 <__cvt+0xb8>
 800569c:	f1c6 0601 	rsb	r6, r6, #1
 80056a0:	f8ca 6000 	str.w	r6, [sl]
 80056a4:	f8da 3000 	ldr.w	r3, [sl]
 80056a8:	4499      	add	r9, r3
 80056aa:	e7d3      	b.n	8005654 <__cvt+0x68>
 80056ac:	1c59      	adds	r1, r3, #1
 80056ae:	9107      	str	r1, [sp, #28]
 80056b0:	701a      	strb	r2, [r3, #0]
 80056b2:	e7d9      	b.n	8005668 <__cvt+0x7c>

080056b4 <__exponent>:
 80056b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056b6:	2900      	cmp	r1, #0
 80056b8:	bfb6      	itet	lt
 80056ba:	232d      	movlt	r3, #45	@ 0x2d
 80056bc:	232b      	movge	r3, #43	@ 0x2b
 80056be:	4249      	neglt	r1, r1
 80056c0:	2909      	cmp	r1, #9
 80056c2:	7002      	strb	r2, [r0, #0]
 80056c4:	7043      	strb	r3, [r0, #1]
 80056c6:	dd29      	ble.n	800571c <__exponent+0x68>
 80056c8:	f10d 0307 	add.w	r3, sp, #7
 80056cc:	461d      	mov	r5, r3
 80056ce:	270a      	movs	r7, #10
 80056d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80056d4:	461a      	mov	r2, r3
 80056d6:	fb07 1416 	mls	r4, r7, r6, r1
 80056da:	3430      	adds	r4, #48	@ 0x30
 80056dc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80056e0:	460c      	mov	r4, r1
 80056e2:	2c63      	cmp	r4, #99	@ 0x63
 80056e4:	4631      	mov	r1, r6
 80056e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80056ea:	dcf1      	bgt.n	80056d0 <__exponent+0x1c>
 80056ec:	3130      	adds	r1, #48	@ 0x30
 80056ee:	1e94      	subs	r4, r2, #2
 80056f0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80056f4:	4623      	mov	r3, r4
 80056f6:	1c41      	adds	r1, r0, #1
 80056f8:	42ab      	cmp	r3, r5
 80056fa:	d30a      	bcc.n	8005712 <__exponent+0x5e>
 80056fc:	f10d 0309 	add.w	r3, sp, #9
 8005700:	1a9b      	subs	r3, r3, r2
 8005702:	42ac      	cmp	r4, r5
 8005704:	bf88      	it	hi
 8005706:	2300      	movhi	r3, #0
 8005708:	3302      	adds	r3, #2
 800570a:	4403      	add	r3, r0
 800570c:	1a18      	subs	r0, r3, r0
 800570e:	b003      	add	sp, #12
 8005710:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005712:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005716:	f801 6f01 	strb.w	r6, [r1, #1]!
 800571a:	e7ed      	b.n	80056f8 <__exponent+0x44>
 800571c:	2330      	movs	r3, #48	@ 0x30
 800571e:	3130      	adds	r1, #48	@ 0x30
 8005720:	7083      	strb	r3, [r0, #2]
 8005722:	70c1      	strb	r1, [r0, #3]
 8005724:	1d03      	adds	r3, r0, #4
 8005726:	e7f1      	b.n	800570c <__exponent+0x58>

08005728 <_printf_float>:
 8005728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800572c:	b091      	sub	sp, #68	@ 0x44
 800572e:	460c      	mov	r4, r1
 8005730:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8005734:	4616      	mov	r6, r2
 8005736:	461f      	mov	r7, r3
 8005738:	4605      	mov	r5, r0
 800573a:	f000 ffc1 	bl	80066c0 <_localeconv_r>
 800573e:	6803      	ldr	r3, [r0, #0]
 8005740:	4618      	mov	r0, r3
 8005742:	9308      	str	r3, [sp, #32]
 8005744:	f7fa fd04 	bl	8000150 <strlen>
 8005748:	2300      	movs	r3, #0
 800574a:	930e      	str	r3, [sp, #56]	@ 0x38
 800574c:	f8d8 3000 	ldr.w	r3, [r8]
 8005750:	9009      	str	r0, [sp, #36]	@ 0x24
 8005752:	3307      	adds	r3, #7
 8005754:	f023 0307 	bic.w	r3, r3, #7
 8005758:	f103 0208 	add.w	r2, r3, #8
 800575c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005760:	f8d4 b000 	ldr.w	fp, [r4]
 8005764:	f8c8 2000 	str.w	r2, [r8]
 8005768:	e9d3 8900 	ldrd	r8, r9, [r3]
 800576c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005770:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005772:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005776:	f04f 32ff 	mov.w	r2, #4294967295
 800577a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800577e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005782:	4b9c      	ldr	r3, [pc, #624]	@ (80059f4 <_printf_float+0x2cc>)
 8005784:	f7fb f942 	bl	8000a0c <__aeabi_dcmpun>
 8005788:	bb70      	cbnz	r0, 80057e8 <_printf_float+0xc0>
 800578a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800578e:	f04f 32ff 	mov.w	r2, #4294967295
 8005792:	4b98      	ldr	r3, [pc, #608]	@ (80059f4 <_printf_float+0x2cc>)
 8005794:	f7fb f91c 	bl	80009d0 <__aeabi_dcmple>
 8005798:	bb30      	cbnz	r0, 80057e8 <_printf_float+0xc0>
 800579a:	2200      	movs	r2, #0
 800579c:	2300      	movs	r3, #0
 800579e:	4640      	mov	r0, r8
 80057a0:	4649      	mov	r1, r9
 80057a2:	f7fb f90b 	bl	80009bc <__aeabi_dcmplt>
 80057a6:	b110      	cbz	r0, 80057ae <_printf_float+0x86>
 80057a8:	232d      	movs	r3, #45	@ 0x2d
 80057aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ae:	4a92      	ldr	r2, [pc, #584]	@ (80059f8 <_printf_float+0x2d0>)
 80057b0:	4b92      	ldr	r3, [pc, #584]	@ (80059fc <_printf_float+0x2d4>)
 80057b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80057b6:	bf8c      	ite	hi
 80057b8:	4690      	movhi	r8, r2
 80057ba:	4698      	movls	r8, r3
 80057bc:	2303      	movs	r3, #3
 80057be:	f04f 0900 	mov.w	r9, #0
 80057c2:	6123      	str	r3, [r4, #16]
 80057c4:	f02b 0304 	bic.w	r3, fp, #4
 80057c8:	6023      	str	r3, [r4, #0]
 80057ca:	4633      	mov	r3, r6
 80057cc:	4621      	mov	r1, r4
 80057ce:	4628      	mov	r0, r5
 80057d0:	9700      	str	r7, [sp, #0]
 80057d2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80057d4:	f000 f9d4 	bl	8005b80 <_printf_common>
 80057d8:	3001      	adds	r0, #1
 80057da:	f040 8090 	bne.w	80058fe <_printf_float+0x1d6>
 80057de:	f04f 30ff 	mov.w	r0, #4294967295
 80057e2:	b011      	add	sp, #68	@ 0x44
 80057e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e8:	4642      	mov	r2, r8
 80057ea:	464b      	mov	r3, r9
 80057ec:	4640      	mov	r0, r8
 80057ee:	4649      	mov	r1, r9
 80057f0:	f7fb f90c 	bl	8000a0c <__aeabi_dcmpun>
 80057f4:	b148      	cbz	r0, 800580a <_printf_float+0xe2>
 80057f6:	464b      	mov	r3, r9
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	bfb8      	it	lt
 80057fc:	232d      	movlt	r3, #45	@ 0x2d
 80057fe:	4a80      	ldr	r2, [pc, #512]	@ (8005a00 <_printf_float+0x2d8>)
 8005800:	bfb8      	it	lt
 8005802:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005806:	4b7f      	ldr	r3, [pc, #508]	@ (8005a04 <_printf_float+0x2dc>)
 8005808:	e7d3      	b.n	80057b2 <_printf_float+0x8a>
 800580a:	6863      	ldr	r3, [r4, #4]
 800580c:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005810:	1c5a      	adds	r2, r3, #1
 8005812:	d13f      	bne.n	8005894 <_printf_float+0x16c>
 8005814:	2306      	movs	r3, #6
 8005816:	6063      	str	r3, [r4, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800581e:	6023      	str	r3, [r4, #0]
 8005820:	9206      	str	r2, [sp, #24]
 8005822:	aa0e      	add	r2, sp, #56	@ 0x38
 8005824:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005828:	aa0d      	add	r2, sp, #52	@ 0x34
 800582a:	9203      	str	r2, [sp, #12]
 800582c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005830:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005834:	6863      	ldr	r3, [r4, #4]
 8005836:	4642      	mov	r2, r8
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	4628      	mov	r0, r5
 800583c:	464b      	mov	r3, r9
 800583e:	910a      	str	r1, [sp, #40]	@ 0x28
 8005840:	f7ff fed4 	bl	80055ec <__cvt>
 8005844:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005846:	4680      	mov	r8, r0
 8005848:	2947      	cmp	r1, #71	@ 0x47
 800584a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800584c:	d128      	bne.n	80058a0 <_printf_float+0x178>
 800584e:	1cc8      	adds	r0, r1, #3
 8005850:	db02      	blt.n	8005858 <_printf_float+0x130>
 8005852:	6863      	ldr	r3, [r4, #4]
 8005854:	4299      	cmp	r1, r3
 8005856:	dd40      	ble.n	80058da <_printf_float+0x1b2>
 8005858:	f1aa 0a02 	sub.w	sl, sl, #2
 800585c:	fa5f fa8a 	uxtb.w	sl, sl
 8005860:	4652      	mov	r2, sl
 8005862:	3901      	subs	r1, #1
 8005864:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005868:	910d      	str	r1, [sp, #52]	@ 0x34
 800586a:	f7ff ff23 	bl	80056b4 <__exponent>
 800586e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005870:	4681      	mov	r9, r0
 8005872:	1813      	adds	r3, r2, r0
 8005874:	2a01      	cmp	r2, #1
 8005876:	6123      	str	r3, [r4, #16]
 8005878:	dc02      	bgt.n	8005880 <_printf_float+0x158>
 800587a:	6822      	ldr	r2, [r4, #0]
 800587c:	07d2      	lsls	r2, r2, #31
 800587e:	d501      	bpl.n	8005884 <_printf_float+0x15c>
 8005880:	3301      	adds	r3, #1
 8005882:	6123      	str	r3, [r4, #16]
 8005884:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005888:	2b00      	cmp	r3, #0
 800588a:	d09e      	beq.n	80057ca <_printf_float+0xa2>
 800588c:	232d      	movs	r3, #45	@ 0x2d
 800588e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005892:	e79a      	b.n	80057ca <_printf_float+0xa2>
 8005894:	2947      	cmp	r1, #71	@ 0x47
 8005896:	d1bf      	bne.n	8005818 <_printf_float+0xf0>
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1bd      	bne.n	8005818 <_printf_float+0xf0>
 800589c:	2301      	movs	r3, #1
 800589e:	e7ba      	b.n	8005816 <_printf_float+0xee>
 80058a0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80058a4:	d9dc      	bls.n	8005860 <_printf_float+0x138>
 80058a6:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80058aa:	d118      	bne.n	80058de <_printf_float+0x1b6>
 80058ac:	2900      	cmp	r1, #0
 80058ae:	6863      	ldr	r3, [r4, #4]
 80058b0:	dd0b      	ble.n	80058ca <_printf_float+0x1a2>
 80058b2:	6121      	str	r1, [r4, #16]
 80058b4:	b913      	cbnz	r3, 80058bc <_printf_float+0x194>
 80058b6:	6822      	ldr	r2, [r4, #0]
 80058b8:	07d0      	lsls	r0, r2, #31
 80058ba:	d502      	bpl.n	80058c2 <_printf_float+0x19a>
 80058bc:	3301      	adds	r3, #1
 80058be:	440b      	add	r3, r1
 80058c0:	6123      	str	r3, [r4, #16]
 80058c2:	f04f 0900 	mov.w	r9, #0
 80058c6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80058c8:	e7dc      	b.n	8005884 <_printf_float+0x15c>
 80058ca:	b913      	cbnz	r3, 80058d2 <_printf_float+0x1aa>
 80058cc:	6822      	ldr	r2, [r4, #0]
 80058ce:	07d2      	lsls	r2, r2, #31
 80058d0:	d501      	bpl.n	80058d6 <_printf_float+0x1ae>
 80058d2:	3302      	adds	r3, #2
 80058d4:	e7f4      	b.n	80058c0 <_printf_float+0x198>
 80058d6:	2301      	movs	r3, #1
 80058d8:	e7f2      	b.n	80058c0 <_printf_float+0x198>
 80058da:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80058de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058e0:	4299      	cmp	r1, r3
 80058e2:	db05      	blt.n	80058f0 <_printf_float+0x1c8>
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	6121      	str	r1, [r4, #16]
 80058e8:	07d8      	lsls	r0, r3, #31
 80058ea:	d5ea      	bpl.n	80058c2 <_printf_float+0x19a>
 80058ec:	1c4b      	adds	r3, r1, #1
 80058ee:	e7e7      	b.n	80058c0 <_printf_float+0x198>
 80058f0:	2900      	cmp	r1, #0
 80058f2:	bfcc      	ite	gt
 80058f4:	2201      	movgt	r2, #1
 80058f6:	f1c1 0202 	rsble	r2, r1, #2
 80058fa:	4413      	add	r3, r2
 80058fc:	e7e0      	b.n	80058c0 <_printf_float+0x198>
 80058fe:	6823      	ldr	r3, [r4, #0]
 8005900:	055a      	lsls	r2, r3, #21
 8005902:	d407      	bmi.n	8005914 <_printf_float+0x1ec>
 8005904:	6923      	ldr	r3, [r4, #16]
 8005906:	4642      	mov	r2, r8
 8005908:	4631      	mov	r1, r6
 800590a:	4628      	mov	r0, r5
 800590c:	47b8      	blx	r7
 800590e:	3001      	adds	r0, #1
 8005910:	d12b      	bne.n	800596a <_printf_float+0x242>
 8005912:	e764      	b.n	80057de <_printf_float+0xb6>
 8005914:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005918:	f240 80dc 	bls.w	8005ad4 <_printf_float+0x3ac>
 800591c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005920:	2200      	movs	r2, #0
 8005922:	2300      	movs	r3, #0
 8005924:	f7fb f840 	bl	80009a8 <__aeabi_dcmpeq>
 8005928:	2800      	cmp	r0, #0
 800592a:	d033      	beq.n	8005994 <_printf_float+0x26c>
 800592c:	2301      	movs	r3, #1
 800592e:	4631      	mov	r1, r6
 8005930:	4628      	mov	r0, r5
 8005932:	4a35      	ldr	r2, [pc, #212]	@ (8005a08 <_printf_float+0x2e0>)
 8005934:	47b8      	blx	r7
 8005936:	3001      	adds	r0, #1
 8005938:	f43f af51 	beq.w	80057de <_printf_float+0xb6>
 800593c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005940:	4543      	cmp	r3, r8
 8005942:	db02      	blt.n	800594a <_printf_float+0x222>
 8005944:	6823      	ldr	r3, [r4, #0]
 8005946:	07d8      	lsls	r0, r3, #31
 8005948:	d50f      	bpl.n	800596a <_printf_float+0x242>
 800594a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800594e:	4631      	mov	r1, r6
 8005950:	4628      	mov	r0, r5
 8005952:	47b8      	blx	r7
 8005954:	3001      	adds	r0, #1
 8005956:	f43f af42 	beq.w	80057de <_printf_float+0xb6>
 800595a:	f04f 0900 	mov.w	r9, #0
 800595e:	f108 38ff 	add.w	r8, r8, #4294967295
 8005962:	f104 0a1a 	add.w	sl, r4, #26
 8005966:	45c8      	cmp	r8, r9
 8005968:	dc09      	bgt.n	800597e <_printf_float+0x256>
 800596a:	6823      	ldr	r3, [r4, #0]
 800596c:	079b      	lsls	r3, r3, #30
 800596e:	f100 8102 	bmi.w	8005b76 <_printf_float+0x44e>
 8005972:	68e0      	ldr	r0, [r4, #12]
 8005974:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005976:	4298      	cmp	r0, r3
 8005978:	bfb8      	it	lt
 800597a:	4618      	movlt	r0, r3
 800597c:	e731      	b.n	80057e2 <_printf_float+0xba>
 800597e:	2301      	movs	r3, #1
 8005980:	4652      	mov	r2, sl
 8005982:	4631      	mov	r1, r6
 8005984:	4628      	mov	r0, r5
 8005986:	47b8      	blx	r7
 8005988:	3001      	adds	r0, #1
 800598a:	f43f af28 	beq.w	80057de <_printf_float+0xb6>
 800598e:	f109 0901 	add.w	r9, r9, #1
 8005992:	e7e8      	b.n	8005966 <_printf_float+0x23e>
 8005994:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005996:	2b00      	cmp	r3, #0
 8005998:	dc38      	bgt.n	8005a0c <_printf_float+0x2e4>
 800599a:	2301      	movs	r3, #1
 800599c:	4631      	mov	r1, r6
 800599e:	4628      	mov	r0, r5
 80059a0:	4a19      	ldr	r2, [pc, #100]	@ (8005a08 <_printf_float+0x2e0>)
 80059a2:	47b8      	blx	r7
 80059a4:	3001      	adds	r0, #1
 80059a6:	f43f af1a 	beq.w	80057de <_printf_float+0xb6>
 80059aa:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80059ae:	ea59 0303 	orrs.w	r3, r9, r3
 80059b2:	d102      	bne.n	80059ba <_printf_float+0x292>
 80059b4:	6823      	ldr	r3, [r4, #0]
 80059b6:	07d9      	lsls	r1, r3, #31
 80059b8:	d5d7      	bpl.n	800596a <_printf_float+0x242>
 80059ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80059be:	4631      	mov	r1, r6
 80059c0:	4628      	mov	r0, r5
 80059c2:	47b8      	blx	r7
 80059c4:	3001      	adds	r0, #1
 80059c6:	f43f af0a 	beq.w	80057de <_printf_float+0xb6>
 80059ca:	f04f 0a00 	mov.w	sl, #0
 80059ce:	f104 0b1a 	add.w	fp, r4, #26
 80059d2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80059d4:	425b      	negs	r3, r3
 80059d6:	4553      	cmp	r3, sl
 80059d8:	dc01      	bgt.n	80059de <_printf_float+0x2b6>
 80059da:	464b      	mov	r3, r9
 80059dc:	e793      	b.n	8005906 <_printf_float+0x1de>
 80059de:	2301      	movs	r3, #1
 80059e0:	465a      	mov	r2, fp
 80059e2:	4631      	mov	r1, r6
 80059e4:	4628      	mov	r0, r5
 80059e6:	47b8      	blx	r7
 80059e8:	3001      	adds	r0, #1
 80059ea:	f43f aef8 	beq.w	80057de <_printf_float+0xb6>
 80059ee:	f10a 0a01 	add.w	sl, sl, #1
 80059f2:	e7ee      	b.n	80059d2 <_printf_float+0x2aa>
 80059f4:	7fefffff 	.word	0x7fefffff
 80059f8:	08009bfa 	.word	0x08009bfa
 80059fc:	08009bf6 	.word	0x08009bf6
 8005a00:	08009c02 	.word	0x08009c02
 8005a04:	08009bfe 	.word	0x08009bfe
 8005a08:	08009c06 	.word	0x08009c06
 8005a0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a0e:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005a12:	4553      	cmp	r3, sl
 8005a14:	bfa8      	it	ge
 8005a16:	4653      	movge	r3, sl
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	4699      	mov	r9, r3
 8005a1c:	dc36      	bgt.n	8005a8c <_printf_float+0x364>
 8005a1e:	f04f 0b00 	mov.w	fp, #0
 8005a22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a26:	f104 021a 	add.w	r2, r4, #26
 8005a2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005a2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a2e:	eba3 0309 	sub.w	r3, r3, r9
 8005a32:	455b      	cmp	r3, fp
 8005a34:	dc31      	bgt.n	8005a9a <_printf_float+0x372>
 8005a36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a38:	459a      	cmp	sl, r3
 8005a3a:	dc3a      	bgt.n	8005ab2 <_printf_float+0x38a>
 8005a3c:	6823      	ldr	r3, [r4, #0]
 8005a3e:	07da      	lsls	r2, r3, #31
 8005a40:	d437      	bmi.n	8005ab2 <_printf_float+0x38a>
 8005a42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a44:	ebaa 0903 	sub.w	r9, sl, r3
 8005a48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a4a:	ebaa 0303 	sub.w	r3, sl, r3
 8005a4e:	4599      	cmp	r9, r3
 8005a50:	bfa8      	it	ge
 8005a52:	4699      	movge	r9, r3
 8005a54:	f1b9 0f00 	cmp.w	r9, #0
 8005a58:	dc33      	bgt.n	8005ac2 <_printf_float+0x39a>
 8005a5a:	f04f 0800 	mov.w	r8, #0
 8005a5e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a62:	f104 0b1a 	add.w	fp, r4, #26
 8005a66:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a68:	ebaa 0303 	sub.w	r3, sl, r3
 8005a6c:	eba3 0309 	sub.w	r3, r3, r9
 8005a70:	4543      	cmp	r3, r8
 8005a72:	f77f af7a 	ble.w	800596a <_printf_float+0x242>
 8005a76:	2301      	movs	r3, #1
 8005a78:	465a      	mov	r2, fp
 8005a7a:	4631      	mov	r1, r6
 8005a7c:	4628      	mov	r0, r5
 8005a7e:	47b8      	blx	r7
 8005a80:	3001      	adds	r0, #1
 8005a82:	f43f aeac 	beq.w	80057de <_printf_float+0xb6>
 8005a86:	f108 0801 	add.w	r8, r8, #1
 8005a8a:	e7ec      	b.n	8005a66 <_printf_float+0x33e>
 8005a8c:	4642      	mov	r2, r8
 8005a8e:	4631      	mov	r1, r6
 8005a90:	4628      	mov	r0, r5
 8005a92:	47b8      	blx	r7
 8005a94:	3001      	adds	r0, #1
 8005a96:	d1c2      	bne.n	8005a1e <_printf_float+0x2f6>
 8005a98:	e6a1      	b.n	80057de <_printf_float+0xb6>
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	4631      	mov	r1, r6
 8005a9e:	4628      	mov	r0, r5
 8005aa0:	920a      	str	r2, [sp, #40]	@ 0x28
 8005aa2:	47b8      	blx	r7
 8005aa4:	3001      	adds	r0, #1
 8005aa6:	f43f ae9a 	beq.w	80057de <_printf_float+0xb6>
 8005aaa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005aac:	f10b 0b01 	add.w	fp, fp, #1
 8005ab0:	e7bb      	b.n	8005a2a <_printf_float+0x302>
 8005ab2:	4631      	mov	r1, r6
 8005ab4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005ab8:	4628      	mov	r0, r5
 8005aba:	47b8      	blx	r7
 8005abc:	3001      	adds	r0, #1
 8005abe:	d1c0      	bne.n	8005a42 <_printf_float+0x31a>
 8005ac0:	e68d      	b.n	80057de <_printf_float+0xb6>
 8005ac2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005ac4:	464b      	mov	r3, r9
 8005ac6:	4631      	mov	r1, r6
 8005ac8:	4628      	mov	r0, r5
 8005aca:	4442      	add	r2, r8
 8005acc:	47b8      	blx	r7
 8005ace:	3001      	adds	r0, #1
 8005ad0:	d1c3      	bne.n	8005a5a <_printf_float+0x332>
 8005ad2:	e684      	b.n	80057de <_printf_float+0xb6>
 8005ad4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005ad8:	f1ba 0f01 	cmp.w	sl, #1
 8005adc:	dc01      	bgt.n	8005ae2 <_printf_float+0x3ba>
 8005ade:	07db      	lsls	r3, r3, #31
 8005ae0:	d536      	bpl.n	8005b50 <_printf_float+0x428>
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	4642      	mov	r2, r8
 8005ae6:	4631      	mov	r1, r6
 8005ae8:	4628      	mov	r0, r5
 8005aea:	47b8      	blx	r7
 8005aec:	3001      	adds	r0, #1
 8005aee:	f43f ae76 	beq.w	80057de <_printf_float+0xb6>
 8005af2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005af6:	4631      	mov	r1, r6
 8005af8:	4628      	mov	r0, r5
 8005afa:	47b8      	blx	r7
 8005afc:	3001      	adds	r0, #1
 8005afe:	f43f ae6e 	beq.w	80057de <_printf_float+0xb6>
 8005b02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005b06:	2200      	movs	r2, #0
 8005b08:	2300      	movs	r3, #0
 8005b0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b0e:	f7fa ff4b 	bl	80009a8 <__aeabi_dcmpeq>
 8005b12:	b9c0      	cbnz	r0, 8005b46 <_printf_float+0x41e>
 8005b14:	4653      	mov	r3, sl
 8005b16:	f108 0201 	add.w	r2, r8, #1
 8005b1a:	4631      	mov	r1, r6
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	47b8      	blx	r7
 8005b20:	3001      	adds	r0, #1
 8005b22:	d10c      	bne.n	8005b3e <_printf_float+0x416>
 8005b24:	e65b      	b.n	80057de <_printf_float+0xb6>
 8005b26:	2301      	movs	r3, #1
 8005b28:	465a      	mov	r2, fp
 8005b2a:	4631      	mov	r1, r6
 8005b2c:	4628      	mov	r0, r5
 8005b2e:	47b8      	blx	r7
 8005b30:	3001      	adds	r0, #1
 8005b32:	f43f ae54 	beq.w	80057de <_printf_float+0xb6>
 8005b36:	f108 0801 	add.w	r8, r8, #1
 8005b3a:	45d0      	cmp	r8, sl
 8005b3c:	dbf3      	blt.n	8005b26 <_printf_float+0x3fe>
 8005b3e:	464b      	mov	r3, r9
 8005b40:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005b44:	e6e0      	b.n	8005908 <_printf_float+0x1e0>
 8005b46:	f04f 0800 	mov.w	r8, #0
 8005b4a:	f104 0b1a 	add.w	fp, r4, #26
 8005b4e:	e7f4      	b.n	8005b3a <_printf_float+0x412>
 8005b50:	2301      	movs	r3, #1
 8005b52:	4642      	mov	r2, r8
 8005b54:	e7e1      	b.n	8005b1a <_printf_float+0x3f2>
 8005b56:	2301      	movs	r3, #1
 8005b58:	464a      	mov	r2, r9
 8005b5a:	4631      	mov	r1, r6
 8005b5c:	4628      	mov	r0, r5
 8005b5e:	47b8      	blx	r7
 8005b60:	3001      	adds	r0, #1
 8005b62:	f43f ae3c 	beq.w	80057de <_printf_float+0xb6>
 8005b66:	f108 0801 	add.w	r8, r8, #1
 8005b6a:	68e3      	ldr	r3, [r4, #12]
 8005b6c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005b6e:	1a5b      	subs	r3, r3, r1
 8005b70:	4543      	cmp	r3, r8
 8005b72:	dcf0      	bgt.n	8005b56 <_printf_float+0x42e>
 8005b74:	e6fd      	b.n	8005972 <_printf_float+0x24a>
 8005b76:	f04f 0800 	mov.w	r8, #0
 8005b7a:	f104 0919 	add.w	r9, r4, #25
 8005b7e:	e7f4      	b.n	8005b6a <_printf_float+0x442>

08005b80 <_printf_common>:
 8005b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b84:	4616      	mov	r6, r2
 8005b86:	4698      	mov	r8, r3
 8005b88:	688a      	ldr	r2, [r1, #8]
 8005b8a:	690b      	ldr	r3, [r1, #16]
 8005b8c:	4607      	mov	r7, r0
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	bfb8      	it	lt
 8005b92:	4613      	movlt	r3, r2
 8005b94:	6033      	str	r3, [r6, #0]
 8005b96:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005b9a:	460c      	mov	r4, r1
 8005b9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ba0:	b10a      	cbz	r2, 8005ba6 <_printf_common+0x26>
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	6033      	str	r3, [r6, #0]
 8005ba6:	6823      	ldr	r3, [r4, #0]
 8005ba8:	0699      	lsls	r1, r3, #26
 8005baa:	bf42      	ittt	mi
 8005bac:	6833      	ldrmi	r3, [r6, #0]
 8005bae:	3302      	addmi	r3, #2
 8005bb0:	6033      	strmi	r3, [r6, #0]
 8005bb2:	6825      	ldr	r5, [r4, #0]
 8005bb4:	f015 0506 	ands.w	r5, r5, #6
 8005bb8:	d106      	bne.n	8005bc8 <_printf_common+0x48>
 8005bba:	f104 0a19 	add.w	sl, r4, #25
 8005bbe:	68e3      	ldr	r3, [r4, #12]
 8005bc0:	6832      	ldr	r2, [r6, #0]
 8005bc2:	1a9b      	subs	r3, r3, r2
 8005bc4:	42ab      	cmp	r3, r5
 8005bc6:	dc2b      	bgt.n	8005c20 <_printf_common+0xa0>
 8005bc8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005bcc:	6822      	ldr	r2, [r4, #0]
 8005bce:	3b00      	subs	r3, #0
 8005bd0:	bf18      	it	ne
 8005bd2:	2301      	movne	r3, #1
 8005bd4:	0692      	lsls	r2, r2, #26
 8005bd6:	d430      	bmi.n	8005c3a <_printf_common+0xba>
 8005bd8:	4641      	mov	r1, r8
 8005bda:	4638      	mov	r0, r7
 8005bdc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005be0:	47c8      	blx	r9
 8005be2:	3001      	adds	r0, #1
 8005be4:	d023      	beq.n	8005c2e <_printf_common+0xae>
 8005be6:	6823      	ldr	r3, [r4, #0]
 8005be8:	6922      	ldr	r2, [r4, #16]
 8005bea:	f003 0306 	and.w	r3, r3, #6
 8005bee:	2b04      	cmp	r3, #4
 8005bf0:	bf14      	ite	ne
 8005bf2:	2500      	movne	r5, #0
 8005bf4:	6833      	ldreq	r3, [r6, #0]
 8005bf6:	f04f 0600 	mov.w	r6, #0
 8005bfa:	bf08      	it	eq
 8005bfc:	68e5      	ldreq	r5, [r4, #12]
 8005bfe:	f104 041a 	add.w	r4, r4, #26
 8005c02:	bf08      	it	eq
 8005c04:	1aed      	subeq	r5, r5, r3
 8005c06:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005c0a:	bf08      	it	eq
 8005c0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c10:	4293      	cmp	r3, r2
 8005c12:	bfc4      	itt	gt
 8005c14:	1a9b      	subgt	r3, r3, r2
 8005c16:	18ed      	addgt	r5, r5, r3
 8005c18:	42b5      	cmp	r5, r6
 8005c1a:	d11a      	bne.n	8005c52 <_printf_common+0xd2>
 8005c1c:	2000      	movs	r0, #0
 8005c1e:	e008      	b.n	8005c32 <_printf_common+0xb2>
 8005c20:	2301      	movs	r3, #1
 8005c22:	4652      	mov	r2, sl
 8005c24:	4641      	mov	r1, r8
 8005c26:	4638      	mov	r0, r7
 8005c28:	47c8      	blx	r9
 8005c2a:	3001      	adds	r0, #1
 8005c2c:	d103      	bne.n	8005c36 <_printf_common+0xb6>
 8005c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8005c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c36:	3501      	adds	r5, #1
 8005c38:	e7c1      	b.n	8005bbe <_printf_common+0x3e>
 8005c3a:	2030      	movs	r0, #48	@ 0x30
 8005c3c:	18e1      	adds	r1, r4, r3
 8005c3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005c42:	1c5a      	adds	r2, r3, #1
 8005c44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005c48:	4422      	add	r2, r4
 8005c4a:	3302      	adds	r3, #2
 8005c4c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005c50:	e7c2      	b.n	8005bd8 <_printf_common+0x58>
 8005c52:	2301      	movs	r3, #1
 8005c54:	4622      	mov	r2, r4
 8005c56:	4641      	mov	r1, r8
 8005c58:	4638      	mov	r0, r7
 8005c5a:	47c8      	blx	r9
 8005c5c:	3001      	adds	r0, #1
 8005c5e:	d0e6      	beq.n	8005c2e <_printf_common+0xae>
 8005c60:	3601      	adds	r6, #1
 8005c62:	e7d9      	b.n	8005c18 <_printf_common+0x98>

08005c64 <_printf_i>:
 8005c64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c68:	7e0f      	ldrb	r7, [r1, #24]
 8005c6a:	4691      	mov	r9, r2
 8005c6c:	2f78      	cmp	r7, #120	@ 0x78
 8005c6e:	4680      	mov	r8, r0
 8005c70:	460c      	mov	r4, r1
 8005c72:	469a      	mov	sl, r3
 8005c74:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005c76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005c7a:	d807      	bhi.n	8005c8c <_printf_i+0x28>
 8005c7c:	2f62      	cmp	r7, #98	@ 0x62
 8005c7e:	d80a      	bhi.n	8005c96 <_printf_i+0x32>
 8005c80:	2f00      	cmp	r7, #0
 8005c82:	f000 80d1 	beq.w	8005e28 <_printf_i+0x1c4>
 8005c86:	2f58      	cmp	r7, #88	@ 0x58
 8005c88:	f000 80b8 	beq.w	8005dfc <_printf_i+0x198>
 8005c8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005c90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005c94:	e03a      	b.n	8005d0c <_printf_i+0xa8>
 8005c96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005c9a:	2b15      	cmp	r3, #21
 8005c9c:	d8f6      	bhi.n	8005c8c <_printf_i+0x28>
 8005c9e:	a101      	add	r1, pc, #4	@ (adr r1, 8005ca4 <_printf_i+0x40>)
 8005ca0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ca4:	08005cfd 	.word	0x08005cfd
 8005ca8:	08005d11 	.word	0x08005d11
 8005cac:	08005c8d 	.word	0x08005c8d
 8005cb0:	08005c8d 	.word	0x08005c8d
 8005cb4:	08005c8d 	.word	0x08005c8d
 8005cb8:	08005c8d 	.word	0x08005c8d
 8005cbc:	08005d11 	.word	0x08005d11
 8005cc0:	08005c8d 	.word	0x08005c8d
 8005cc4:	08005c8d 	.word	0x08005c8d
 8005cc8:	08005c8d 	.word	0x08005c8d
 8005ccc:	08005c8d 	.word	0x08005c8d
 8005cd0:	08005e0f 	.word	0x08005e0f
 8005cd4:	08005d3b 	.word	0x08005d3b
 8005cd8:	08005dc9 	.word	0x08005dc9
 8005cdc:	08005c8d 	.word	0x08005c8d
 8005ce0:	08005c8d 	.word	0x08005c8d
 8005ce4:	08005e31 	.word	0x08005e31
 8005ce8:	08005c8d 	.word	0x08005c8d
 8005cec:	08005d3b 	.word	0x08005d3b
 8005cf0:	08005c8d 	.word	0x08005c8d
 8005cf4:	08005c8d 	.word	0x08005c8d
 8005cf8:	08005dd1 	.word	0x08005dd1
 8005cfc:	6833      	ldr	r3, [r6, #0]
 8005cfe:	1d1a      	adds	r2, r3, #4
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	6032      	str	r2, [r6, #0]
 8005d04:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d08:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e09c      	b.n	8005e4a <_printf_i+0x1e6>
 8005d10:	6833      	ldr	r3, [r6, #0]
 8005d12:	6820      	ldr	r0, [r4, #0]
 8005d14:	1d19      	adds	r1, r3, #4
 8005d16:	6031      	str	r1, [r6, #0]
 8005d18:	0606      	lsls	r6, r0, #24
 8005d1a:	d501      	bpl.n	8005d20 <_printf_i+0xbc>
 8005d1c:	681d      	ldr	r5, [r3, #0]
 8005d1e:	e003      	b.n	8005d28 <_printf_i+0xc4>
 8005d20:	0645      	lsls	r5, r0, #25
 8005d22:	d5fb      	bpl.n	8005d1c <_printf_i+0xb8>
 8005d24:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005d28:	2d00      	cmp	r5, #0
 8005d2a:	da03      	bge.n	8005d34 <_printf_i+0xd0>
 8005d2c:	232d      	movs	r3, #45	@ 0x2d
 8005d2e:	426d      	negs	r5, r5
 8005d30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005d34:	230a      	movs	r3, #10
 8005d36:	4858      	ldr	r0, [pc, #352]	@ (8005e98 <_printf_i+0x234>)
 8005d38:	e011      	b.n	8005d5e <_printf_i+0xfa>
 8005d3a:	6821      	ldr	r1, [r4, #0]
 8005d3c:	6833      	ldr	r3, [r6, #0]
 8005d3e:	0608      	lsls	r0, r1, #24
 8005d40:	f853 5b04 	ldr.w	r5, [r3], #4
 8005d44:	d402      	bmi.n	8005d4c <_printf_i+0xe8>
 8005d46:	0649      	lsls	r1, r1, #25
 8005d48:	bf48      	it	mi
 8005d4a:	b2ad      	uxthmi	r5, r5
 8005d4c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005d4e:	6033      	str	r3, [r6, #0]
 8005d50:	bf14      	ite	ne
 8005d52:	230a      	movne	r3, #10
 8005d54:	2308      	moveq	r3, #8
 8005d56:	4850      	ldr	r0, [pc, #320]	@ (8005e98 <_printf_i+0x234>)
 8005d58:	2100      	movs	r1, #0
 8005d5a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005d5e:	6866      	ldr	r6, [r4, #4]
 8005d60:	2e00      	cmp	r6, #0
 8005d62:	60a6      	str	r6, [r4, #8]
 8005d64:	db05      	blt.n	8005d72 <_printf_i+0x10e>
 8005d66:	6821      	ldr	r1, [r4, #0]
 8005d68:	432e      	orrs	r6, r5
 8005d6a:	f021 0104 	bic.w	r1, r1, #4
 8005d6e:	6021      	str	r1, [r4, #0]
 8005d70:	d04b      	beq.n	8005e0a <_printf_i+0x1a6>
 8005d72:	4616      	mov	r6, r2
 8005d74:	fbb5 f1f3 	udiv	r1, r5, r3
 8005d78:	fb03 5711 	mls	r7, r3, r1, r5
 8005d7c:	5dc7      	ldrb	r7, [r0, r7]
 8005d7e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005d82:	462f      	mov	r7, r5
 8005d84:	42bb      	cmp	r3, r7
 8005d86:	460d      	mov	r5, r1
 8005d88:	d9f4      	bls.n	8005d74 <_printf_i+0x110>
 8005d8a:	2b08      	cmp	r3, #8
 8005d8c:	d10b      	bne.n	8005da6 <_printf_i+0x142>
 8005d8e:	6823      	ldr	r3, [r4, #0]
 8005d90:	07df      	lsls	r7, r3, #31
 8005d92:	d508      	bpl.n	8005da6 <_printf_i+0x142>
 8005d94:	6923      	ldr	r3, [r4, #16]
 8005d96:	6861      	ldr	r1, [r4, #4]
 8005d98:	4299      	cmp	r1, r3
 8005d9a:	bfde      	ittt	le
 8005d9c:	2330      	movle	r3, #48	@ 0x30
 8005d9e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005da2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005da6:	1b92      	subs	r2, r2, r6
 8005da8:	6122      	str	r2, [r4, #16]
 8005daa:	464b      	mov	r3, r9
 8005dac:	4621      	mov	r1, r4
 8005dae:	4640      	mov	r0, r8
 8005db0:	f8cd a000 	str.w	sl, [sp]
 8005db4:	aa03      	add	r2, sp, #12
 8005db6:	f7ff fee3 	bl	8005b80 <_printf_common>
 8005dba:	3001      	adds	r0, #1
 8005dbc:	d14a      	bne.n	8005e54 <_printf_i+0x1f0>
 8005dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8005dc2:	b004      	add	sp, #16
 8005dc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dc8:	6823      	ldr	r3, [r4, #0]
 8005dca:	f043 0320 	orr.w	r3, r3, #32
 8005dce:	6023      	str	r3, [r4, #0]
 8005dd0:	2778      	movs	r7, #120	@ 0x78
 8005dd2:	4832      	ldr	r0, [pc, #200]	@ (8005e9c <_printf_i+0x238>)
 8005dd4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005dd8:	6823      	ldr	r3, [r4, #0]
 8005dda:	6831      	ldr	r1, [r6, #0]
 8005ddc:	061f      	lsls	r7, r3, #24
 8005dde:	f851 5b04 	ldr.w	r5, [r1], #4
 8005de2:	d402      	bmi.n	8005dea <_printf_i+0x186>
 8005de4:	065f      	lsls	r7, r3, #25
 8005de6:	bf48      	it	mi
 8005de8:	b2ad      	uxthmi	r5, r5
 8005dea:	6031      	str	r1, [r6, #0]
 8005dec:	07d9      	lsls	r1, r3, #31
 8005dee:	bf44      	itt	mi
 8005df0:	f043 0320 	orrmi.w	r3, r3, #32
 8005df4:	6023      	strmi	r3, [r4, #0]
 8005df6:	b11d      	cbz	r5, 8005e00 <_printf_i+0x19c>
 8005df8:	2310      	movs	r3, #16
 8005dfa:	e7ad      	b.n	8005d58 <_printf_i+0xf4>
 8005dfc:	4826      	ldr	r0, [pc, #152]	@ (8005e98 <_printf_i+0x234>)
 8005dfe:	e7e9      	b.n	8005dd4 <_printf_i+0x170>
 8005e00:	6823      	ldr	r3, [r4, #0]
 8005e02:	f023 0320 	bic.w	r3, r3, #32
 8005e06:	6023      	str	r3, [r4, #0]
 8005e08:	e7f6      	b.n	8005df8 <_printf_i+0x194>
 8005e0a:	4616      	mov	r6, r2
 8005e0c:	e7bd      	b.n	8005d8a <_printf_i+0x126>
 8005e0e:	6833      	ldr	r3, [r6, #0]
 8005e10:	6825      	ldr	r5, [r4, #0]
 8005e12:	1d18      	adds	r0, r3, #4
 8005e14:	6961      	ldr	r1, [r4, #20]
 8005e16:	6030      	str	r0, [r6, #0]
 8005e18:	062e      	lsls	r6, r5, #24
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	d501      	bpl.n	8005e22 <_printf_i+0x1be>
 8005e1e:	6019      	str	r1, [r3, #0]
 8005e20:	e002      	b.n	8005e28 <_printf_i+0x1c4>
 8005e22:	0668      	lsls	r0, r5, #25
 8005e24:	d5fb      	bpl.n	8005e1e <_printf_i+0x1ba>
 8005e26:	8019      	strh	r1, [r3, #0]
 8005e28:	2300      	movs	r3, #0
 8005e2a:	4616      	mov	r6, r2
 8005e2c:	6123      	str	r3, [r4, #16]
 8005e2e:	e7bc      	b.n	8005daa <_printf_i+0x146>
 8005e30:	6833      	ldr	r3, [r6, #0]
 8005e32:	2100      	movs	r1, #0
 8005e34:	1d1a      	adds	r2, r3, #4
 8005e36:	6032      	str	r2, [r6, #0]
 8005e38:	681e      	ldr	r6, [r3, #0]
 8005e3a:	6862      	ldr	r2, [r4, #4]
 8005e3c:	4630      	mov	r0, r6
 8005e3e:	f000 fcda 	bl	80067f6 <memchr>
 8005e42:	b108      	cbz	r0, 8005e48 <_printf_i+0x1e4>
 8005e44:	1b80      	subs	r0, r0, r6
 8005e46:	6060      	str	r0, [r4, #4]
 8005e48:	6863      	ldr	r3, [r4, #4]
 8005e4a:	6123      	str	r3, [r4, #16]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005e52:	e7aa      	b.n	8005daa <_printf_i+0x146>
 8005e54:	4632      	mov	r2, r6
 8005e56:	4649      	mov	r1, r9
 8005e58:	4640      	mov	r0, r8
 8005e5a:	6923      	ldr	r3, [r4, #16]
 8005e5c:	47d0      	blx	sl
 8005e5e:	3001      	adds	r0, #1
 8005e60:	d0ad      	beq.n	8005dbe <_printf_i+0x15a>
 8005e62:	6823      	ldr	r3, [r4, #0]
 8005e64:	079b      	lsls	r3, r3, #30
 8005e66:	d413      	bmi.n	8005e90 <_printf_i+0x22c>
 8005e68:	68e0      	ldr	r0, [r4, #12]
 8005e6a:	9b03      	ldr	r3, [sp, #12]
 8005e6c:	4298      	cmp	r0, r3
 8005e6e:	bfb8      	it	lt
 8005e70:	4618      	movlt	r0, r3
 8005e72:	e7a6      	b.n	8005dc2 <_printf_i+0x15e>
 8005e74:	2301      	movs	r3, #1
 8005e76:	4632      	mov	r2, r6
 8005e78:	4649      	mov	r1, r9
 8005e7a:	4640      	mov	r0, r8
 8005e7c:	47d0      	blx	sl
 8005e7e:	3001      	adds	r0, #1
 8005e80:	d09d      	beq.n	8005dbe <_printf_i+0x15a>
 8005e82:	3501      	adds	r5, #1
 8005e84:	68e3      	ldr	r3, [r4, #12]
 8005e86:	9903      	ldr	r1, [sp, #12]
 8005e88:	1a5b      	subs	r3, r3, r1
 8005e8a:	42ab      	cmp	r3, r5
 8005e8c:	dcf2      	bgt.n	8005e74 <_printf_i+0x210>
 8005e8e:	e7eb      	b.n	8005e68 <_printf_i+0x204>
 8005e90:	2500      	movs	r5, #0
 8005e92:	f104 0619 	add.w	r6, r4, #25
 8005e96:	e7f5      	b.n	8005e84 <_printf_i+0x220>
 8005e98:	08009c08 	.word	0x08009c08
 8005e9c:	08009c19 	.word	0x08009c19

08005ea0 <_scanf_float>:
 8005ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ea4:	b087      	sub	sp, #28
 8005ea6:	9303      	str	r3, [sp, #12]
 8005ea8:	688b      	ldr	r3, [r1, #8]
 8005eaa:	4691      	mov	r9, r2
 8005eac:	1e5a      	subs	r2, r3, #1
 8005eae:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005eb2:	bf82      	ittt	hi
 8005eb4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005eb8:	eb03 0b05 	addhi.w	fp, r3, r5
 8005ebc:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005ec0:	460a      	mov	r2, r1
 8005ec2:	f04f 0500 	mov.w	r5, #0
 8005ec6:	bf88      	it	hi
 8005ec8:	608b      	strhi	r3, [r1, #8]
 8005eca:	680b      	ldr	r3, [r1, #0]
 8005ecc:	4680      	mov	r8, r0
 8005ece:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005ed2:	f842 3b1c 	str.w	r3, [r2], #28
 8005ed6:	460c      	mov	r4, r1
 8005ed8:	bf98      	it	ls
 8005eda:	f04f 0b00 	movls.w	fp, #0
 8005ede:	4616      	mov	r6, r2
 8005ee0:	46aa      	mov	sl, r5
 8005ee2:	462f      	mov	r7, r5
 8005ee4:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005ee8:	9201      	str	r2, [sp, #4]
 8005eea:	9502      	str	r5, [sp, #8]
 8005eec:	68a2      	ldr	r2, [r4, #8]
 8005eee:	b15a      	cbz	r2, 8005f08 <_scanf_float+0x68>
 8005ef0:	f8d9 3000 	ldr.w	r3, [r9]
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	2b4e      	cmp	r3, #78	@ 0x4e
 8005ef8:	d862      	bhi.n	8005fc0 <_scanf_float+0x120>
 8005efa:	2b40      	cmp	r3, #64	@ 0x40
 8005efc:	d83a      	bhi.n	8005f74 <_scanf_float+0xd4>
 8005efe:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005f02:	b2c8      	uxtb	r0, r1
 8005f04:	280e      	cmp	r0, #14
 8005f06:	d938      	bls.n	8005f7a <_scanf_float+0xda>
 8005f08:	b11f      	cbz	r7, 8005f12 <_scanf_float+0x72>
 8005f0a:	6823      	ldr	r3, [r4, #0]
 8005f0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f16:	f1ba 0f01 	cmp.w	sl, #1
 8005f1a:	f200 8114 	bhi.w	8006146 <_scanf_float+0x2a6>
 8005f1e:	9b01      	ldr	r3, [sp, #4]
 8005f20:	429e      	cmp	r6, r3
 8005f22:	f200 8105 	bhi.w	8006130 <_scanf_float+0x290>
 8005f26:	2001      	movs	r0, #1
 8005f28:	b007      	add	sp, #28
 8005f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f2e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005f32:	2a0d      	cmp	r2, #13
 8005f34:	d8e8      	bhi.n	8005f08 <_scanf_float+0x68>
 8005f36:	a101      	add	r1, pc, #4	@ (adr r1, 8005f3c <_scanf_float+0x9c>)
 8005f38:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005f3c:	08006085 	.word	0x08006085
 8005f40:	08005f09 	.word	0x08005f09
 8005f44:	08005f09 	.word	0x08005f09
 8005f48:	08005f09 	.word	0x08005f09
 8005f4c:	080060e1 	.word	0x080060e1
 8005f50:	080060bb 	.word	0x080060bb
 8005f54:	08005f09 	.word	0x08005f09
 8005f58:	08005f09 	.word	0x08005f09
 8005f5c:	08006093 	.word	0x08006093
 8005f60:	08005f09 	.word	0x08005f09
 8005f64:	08005f09 	.word	0x08005f09
 8005f68:	08005f09 	.word	0x08005f09
 8005f6c:	08005f09 	.word	0x08005f09
 8005f70:	0800604f 	.word	0x0800604f
 8005f74:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005f78:	e7db      	b.n	8005f32 <_scanf_float+0x92>
 8005f7a:	290e      	cmp	r1, #14
 8005f7c:	d8c4      	bhi.n	8005f08 <_scanf_float+0x68>
 8005f7e:	a001      	add	r0, pc, #4	@ (adr r0, 8005f84 <_scanf_float+0xe4>)
 8005f80:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005f84:	0800603f 	.word	0x0800603f
 8005f88:	08005f09 	.word	0x08005f09
 8005f8c:	0800603f 	.word	0x0800603f
 8005f90:	080060cf 	.word	0x080060cf
 8005f94:	08005f09 	.word	0x08005f09
 8005f98:	08005fe1 	.word	0x08005fe1
 8005f9c:	08006025 	.word	0x08006025
 8005fa0:	08006025 	.word	0x08006025
 8005fa4:	08006025 	.word	0x08006025
 8005fa8:	08006025 	.word	0x08006025
 8005fac:	08006025 	.word	0x08006025
 8005fb0:	08006025 	.word	0x08006025
 8005fb4:	08006025 	.word	0x08006025
 8005fb8:	08006025 	.word	0x08006025
 8005fbc:	08006025 	.word	0x08006025
 8005fc0:	2b6e      	cmp	r3, #110	@ 0x6e
 8005fc2:	d809      	bhi.n	8005fd8 <_scanf_float+0x138>
 8005fc4:	2b60      	cmp	r3, #96	@ 0x60
 8005fc6:	d8b2      	bhi.n	8005f2e <_scanf_float+0x8e>
 8005fc8:	2b54      	cmp	r3, #84	@ 0x54
 8005fca:	d07b      	beq.n	80060c4 <_scanf_float+0x224>
 8005fcc:	2b59      	cmp	r3, #89	@ 0x59
 8005fce:	d19b      	bne.n	8005f08 <_scanf_float+0x68>
 8005fd0:	2d07      	cmp	r5, #7
 8005fd2:	d199      	bne.n	8005f08 <_scanf_float+0x68>
 8005fd4:	2508      	movs	r5, #8
 8005fd6:	e02f      	b.n	8006038 <_scanf_float+0x198>
 8005fd8:	2b74      	cmp	r3, #116	@ 0x74
 8005fda:	d073      	beq.n	80060c4 <_scanf_float+0x224>
 8005fdc:	2b79      	cmp	r3, #121	@ 0x79
 8005fde:	e7f6      	b.n	8005fce <_scanf_float+0x12e>
 8005fe0:	6821      	ldr	r1, [r4, #0]
 8005fe2:	05c8      	lsls	r0, r1, #23
 8005fe4:	d51e      	bpl.n	8006024 <_scanf_float+0x184>
 8005fe6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005fea:	6021      	str	r1, [r4, #0]
 8005fec:	3701      	adds	r7, #1
 8005fee:	f1bb 0f00 	cmp.w	fp, #0
 8005ff2:	d003      	beq.n	8005ffc <_scanf_float+0x15c>
 8005ff4:	3201      	adds	r2, #1
 8005ff6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ffa:	60a2      	str	r2, [r4, #8]
 8005ffc:	68a3      	ldr	r3, [r4, #8]
 8005ffe:	3b01      	subs	r3, #1
 8006000:	60a3      	str	r3, [r4, #8]
 8006002:	6923      	ldr	r3, [r4, #16]
 8006004:	3301      	adds	r3, #1
 8006006:	6123      	str	r3, [r4, #16]
 8006008:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800600c:	3b01      	subs	r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	f8c9 3004 	str.w	r3, [r9, #4]
 8006014:	f340 8083 	ble.w	800611e <_scanf_float+0x27e>
 8006018:	f8d9 3000 	ldr.w	r3, [r9]
 800601c:	3301      	adds	r3, #1
 800601e:	f8c9 3000 	str.w	r3, [r9]
 8006022:	e763      	b.n	8005eec <_scanf_float+0x4c>
 8006024:	eb1a 0105 	adds.w	r1, sl, r5
 8006028:	f47f af6e 	bne.w	8005f08 <_scanf_float+0x68>
 800602c:	460d      	mov	r5, r1
 800602e:	468a      	mov	sl, r1
 8006030:	6822      	ldr	r2, [r4, #0]
 8006032:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006036:	6022      	str	r2, [r4, #0]
 8006038:	f806 3b01 	strb.w	r3, [r6], #1
 800603c:	e7de      	b.n	8005ffc <_scanf_float+0x15c>
 800603e:	6822      	ldr	r2, [r4, #0]
 8006040:	0610      	lsls	r0, r2, #24
 8006042:	f57f af61 	bpl.w	8005f08 <_scanf_float+0x68>
 8006046:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800604a:	6022      	str	r2, [r4, #0]
 800604c:	e7f4      	b.n	8006038 <_scanf_float+0x198>
 800604e:	f1ba 0f00 	cmp.w	sl, #0
 8006052:	d10c      	bne.n	800606e <_scanf_float+0x1ce>
 8006054:	b977      	cbnz	r7, 8006074 <_scanf_float+0x1d4>
 8006056:	6822      	ldr	r2, [r4, #0]
 8006058:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800605c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006060:	d108      	bne.n	8006074 <_scanf_float+0x1d4>
 8006062:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006066:	f04f 0a01 	mov.w	sl, #1
 800606a:	6022      	str	r2, [r4, #0]
 800606c:	e7e4      	b.n	8006038 <_scanf_float+0x198>
 800606e:	f1ba 0f02 	cmp.w	sl, #2
 8006072:	d051      	beq.n	8006118 <_scanf_float+0x278>
 8006074:	2d01      	cmp	r5, #1
 8006076:	d002      	beq.n	800607e <_scanf_float+0x1de>
 8006078:	2d04      	cmp	r5, #4
 800607a:	f47f af45 	bne.w	8005f08 <_scanf_float+0x68>
 800607e:	3501      	adds	r5, #1
 8006080:	b2ed      	uxtb	r5, r5
 8006082:	e7d9      	b.n	8006038 <_scanf_float+0x198>
 8006084:	f1ba 0f01 	cmp.w	sl, #1
 8006088:	f47f af3e 	bne.w	8005f08 <_scanf_float+0x68>
 800608c:	f04f 0a02 	mov.w	sl, #2
 8006090:	e7d2      	b.n	8006038 <_scanf_float+0x198>
 8006092:	b975      	cbnz	r5, 80060b2 <_scanf_float+0x212>
 8006094:	2f00      	cmp	r7, #0
 8006096:	f47f af38 	bne.w	8005f0a <_scanf_float+0x6a>
 800609a:	6822      	ldr	r2, [r4, #0]
 800609c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80060a0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80060a4:	f040 80ff 	bne.w	80062a6 <_scanf_float+0x406>
 80060a8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80060ac:	2501      	movs	r5, #1
 80060ae:	6022      	str	r2, [r4, #0]
 80060b0:	e7c2      	b.n	8006038 <_scanf_float+0x198>
 80060b2:	2d03      	cmp	r5, #3
 80060b4:	d0e3      	beq.n	800607e <_scanf_float+0x1de>
 80060b6:	2d05      	cmp	r5, #5
 80060b8:	e7df      	b.n	800607a <_scanf_float+0x1da>
 80060ba:	2d02      	cmp	r5, #2
 80060bc:	f47f af24 	bne.w	8005f08 <_scanf_float+0x68>
 80060c0:	2503      	movs	r5, #3
 80060c2:	e7b9      	b.n	8006038 <_scanf_float+0x198>
 80060c4:	2d06      	cmp	r5, #6
 80060c6:	f47f af1f 	bne.w	8005f08 <_scanf_float+0x68>
 80060ca:	2507      	movs	r5, #7
 80060cc:	e7b4      	b.n	8006038 <_scanf_float+0x198>
 80060ce:	6822      	ldr	r2, [r4, #0]
 80060d0:	0591      	lsls	r1, r2, #22
 80060d2:	f57f af19 	bpl.w	8005f08 <_scanf_float+0x68>
 80060d6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80060da:	6022      	str	r2, [r4, #0]
 80060dc:	9702      	str	r7, [sp, #8]
 80060de:	e7ab      	b.n	8006038 <_scanf_float+0x198>
 80060e0:	6822      	ldr	r2, [r4, #0]
 80060e2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80060e6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80060ea:	d005      	beq.n	80060f8 <_scanf_float+0x258>
 80060ec:	0550      	lsls	r0, r2, #21
 80060ee:	f57f af0b 	bpl.w	8005f08 <_scanf_float+0x68>
 80060f2:	2f00      	cmp	r7, #0
 80060f4:	f000 80d7 	beq.w	80062a6 <_scanf_float+0x406>
 80060f8:	0591      	lsls	r1, r2, #22
 80060fa:	bf58      	it	pl
 80060fc:	9902      	ldrpl	r1, [sp, #8]
 80060fe:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006102:	bf58      	it	pl
 8006104:	1a79      	subpl	r1, r7, r1
 8006106:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800610a:	f04f 0700 	mov.w	r7, #0
 800610e:	bf58      	it	pl
 8006110:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006114:	6022      	str	r2, [r4, #0]
 8006116:	e78f      	b.n	8006038 <_scanf_float+0x198>
 8006118:	f04f 0a03 	mov.w	sl, #3
 800611c:	e78c      	b.n	8006038 <_scanf_float+0x198>
 800611e:	4649      	mov	r1, r9
 8006120:	4640      	mov	r0, r8
 8006122:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006126:	4798      	blx	r3
 8006128:	2800      	cmp	r0, #0
 800612a:	f43f aedf 	beq.w	8005eec <_scanf_float+0x4c>
 800612e:	e6eb      	b.n	8005f08 <_scanf_float+0x68>
 8006130:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006134:	464a      	mov	r2, r9
 8006136:	4640      	mov	r0, r8
 8006138:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800613c:	4798      	blx	r3
 800613e:	6923      	ldr	r3, [r4, #16]
 8006140:	3b01      	subs	r3, #1
 8006142:	6123      	str	r3, [r4, #16]
 8006144:	e6eb      	b.n	8005f1e <_scanf_float+0x7e>
 8006146:	1e6b      	subs	r3, r5, #1
 8006148:	2b06      	cmp	r3, #6
 800614a:	d824      	bhi.n	8006196 <_scanf_float+0x2f6>
 800614c:	2d02      	cmp	r5, #2
 800614e:	d836      	bhi.n	80061be <_scanf_float+0x31e>
 8006150:	9b01      	ldr	r3, [sp, #4]
 8006152:	429e      	cmp	r6, r3
 8006154:	f67f aee7 	bls.w	8005f26 <_scanf_float+0x86>
 8006158:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800615c:	464a      	mov	r2, r9
 800615e:	4640      	mov	r0, r8
 8006160:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006164:	4798      	blx	r3
 8006166:	6923      	ldr	r3, [r4, #16]
 8006168:	3b01      	subs	r3, #1
 800616a:	6123      	str	r3, [r4, #16]
 800616c:	e7f0      	b.n	8006150 <_scanf_float+0x2b0>
 800616e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006172:	464a      	mov	r2, r9
 8006174:	4640      	mov	r0, r8
 8006176:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800617a:	4798      	blx	r3
 800617c:	6923      	ldr	r3, [r4, #16]
 800617e:	3b01      	subs	r3, #1
 8006180:	6123      	str	r3, [r4, #16]
 8006182:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006186:	fa5f fa8a 	uxtb.w	sl, sl
 800618a:	f1ba 0f02 	cmp.w	sl, #2
 800618e:	d1ee      	bne.n	800616e <_scanf_float+0x2ce>
 8006190:	3d03      	subs	r5, #3
 8006192:	b2ed      	uxtb	r5, r5
 8006194:	1b76      	subs	r6, r6, r5
 8006196:	6823      	ldr	r3, [r4, #0]
 8006198:	05da      	lsls	r2, r3, #23
 800619a:	d530      	bpl.n	80061fe <_scanf_float+0x35e>
 800619c:	055b      	lsls	r3, r3, #21
 800619e:	d511      	bpl.n	80061c4 <_scanf_float+0x324>
 80061a0:	9b01      	ldr	r3, [sp, #4]
 80061a2:	429e      	cmp	r6, r3
 80061a4:	f67f aebf 	bls.w	8005f26 <_scanf_float+0x86>
 80061a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061ac:	464a      	mov	r2, r9
 80061ae:	4640      	mov	r0, r8
 80061b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80061b4:	4798      	blx	r3
 80061b6:	6923      	ldr	r3, [r4, #16]
 80061b8:	3b01      	subs	r3, #1
 80061ba:	6123      	str	r3, [r4, #16]
 80061bc:	e7f0      	b.n	80061a0 <_scanf_float+0x300>
 80061be:	46aa      	mov	sl, r5
 80061c0:	46b3      	mov	fp, r6
 80061c2:	e7de      	b.n	8006182 <_scanf_float+0x2e2>
 80061c4:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80061c8:	6923      	ldr	r3, [r4, #16]
 80061ca:	2965      	cmp	r1, #101	@ 0x65
 80061cc:	f103 33ff 	add.w	r3, r3, #4294967295
 80061d0:	f106 35ff 	add.w	r5, r6, #4294967295
 80061d4:	6123      	str	r3, [r4, #16]
 80061d6:	d00c      	beq.n	80061f2 <_scanf_float+0x352>
 80061d8:	2945      	cmp	r1, #69	@ 0x45
 80061da:	d00a      	beq.n	80061f2 <_scanf_float+0x352>
 80061dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061e0:	464a      	mov	r2, r9
 80061e2:	4640      	mov	r0, r8
 80061e4:	4798      	blx	r3
 80061e6:	6923      	ldr	r3, [r4, #16]
 80061e8:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80061ec:	3b01      	subs	r3, #1
 80061ee:	1eb5      	subs	r5, r6, #2
 80061f0:	6123      	str	r3, [r4, #16]
 80061f2:	464a      	mov	r2, r9
 80061f4:	4640      	mov	r0, r8
 80061f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80061fa:	4798      	blx	r3
 80061fc:	462e      	mov	r6, r5
 80061fe:	6822      	ldr	r2, [r4, #0]
 8006200:	f012 0210 	ands.w	r2, r2, #16
 8006204:	d001      	beq.n	800620a <_scanf_float+0x36a>
 8006206:	2000      	movs	r0, #0
 8006208:	e68e      	b.n	8005f28 <_scanf_float+0x88>
 800620a:	7032      	strb	r2, [r6, #0]
 800620c:	6823      	ldr	r3, [r4, #0]
 800620e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006216:	d125      	bne.n	8006264 <_scanf_float+0x3c4>
 8006218:	9b02      	ldr	r3, [sp, #8]
 800621a:	429f      	cmp	r7, r3
 800621c:	d00a      	beq.n	8006234 <_scanf_float+0x394>
 800621e:	1bda      	subs	r2, r3, r7
 8006220:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006224:	429e      	cmp	r6, r3
 8006226:	bf28      	it	cs
 8006228:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800622c:	4630      	mov	r0, r6
 800622e:	491f      	ldr	r1, [pc, #124]	@ (80062ac <_scanf_float+0x40c>)
 8006230:	f000 f914 	bl	800645c <siprintf>
 8006234:	2200      	movs	r2, #0
 8006236:	4640      	mov	r0, r8
 8006238:	9901      	ldr	r1, [sp, #4]
 800623a:	f002 fc3d 	bl	8008ab8 <_strtod_r>
 800623e:	9b03      	ldr	r3, [sp, #12]
 8006240:	6825      	ldr	r5, [r4, #0]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f015 0f02 	tst.w	r5, #2
 8006248:	4606      	mov	r6, r0
 800624a:	460f      	mov	r7, r1
 800624c:	f103 0204 	add.w	r2, r3, #4
 8006250:	d015      	beq.n	800627e <_scanf_float+0x3de>
 8006252:	9903      	ldr	r1, [sp, #12]
 8006254:	600a      	str	r2, [r1, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	e9c3 6700 	strd	r6, r7, [r3]
 800625c:	68e3      	ldr	r3, [r4, #12]
 800625e:	3301      	adds	r3, #1
 8006260:	60e3      	str	r3, [r4, #12]
 8006262:	e7d0      	b.n	8006206 <_scanf_float+0x366>
 8006264:	9b04      	ldr	r3, [sp, #16]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d0e4      	beq.n	8006234 <_scanf_float+0x394>
 800626a:	9905      	ldr	r1, [sp, #20]
 800626c:	230a      	movs	r3, #10
 800626e:	4640      	mov	r0, r8
 8006270:	3101      	adds	r1, #1
 8006272:	f002 fca1 	bl	8008bb8 <_strtol_r>
 8006276:	9b04      	ldr	r3, [sp, #16]
 8006278:	9e05      	ldr	r6, [sp, #20]
 800627a:	1ac2      	subs	r2, r0, r3
 800627c:	e7d0      	b.n	8006220 <_scanf_float+0x380>
 800627e:	076d      	lsls	r5, r5, #29
 8006280:	d4e7      	bmi.n	8006252 <_scanf_float+0x3b2>
 8006282:	9d03      	ldr	r5, [sp, #12]
 8006284:	602a      	str	r2, [r5, #0]
 8006286:	681d      	ldr	r5, [r3, #0]
 8006288:	4602      	mov	r2, r0
 800628a:	460b      	mov	r3, r1
 800628c:	f7fa fbbe 	bl	8000a0c <__aeabi_dcmpun>
 8006290:	b120      	cbz	r0, 800629c <_scanf_float+0x3fc>
 8006292:	4807      	ldr	r0, [pc, #28]	@ (80062b0 <_scanf_float+0x410>)
 8006294:	f000 facc 	bl	8006830 <nanf>
 8006298:	6028      	str	r0, [r5, #0]
 800629a:	e7df      	b.n	800625c <_scanf_float+0x3bc>
 800629c:	4630      	mov	r0, r6
 800629e:	4639      	mov	r1, r7
 80062a0:	f7fa fc12 	bl	8000ac8 <__aeabi_d2f>
 80062a4:	e7f8      	b.n	8006298 <_scanf_float+0x3f8>
 80062a6:	2700      	movs	r7, #0
 80062a8:	e633      	b.n	8005f12 <_scanf_float+0x72>
 80062aa:	bf00      	nop
 80062ac:	08009c2a 	.word	0x08009c2a
 80062b0:	08009d6b 	.word	0x08009d6b

080062b4 <std>:
 80062b4:	2300      	movs	r3, #0
 80062b6:	b510      	push	{r4, lr}
 80062b8:	4604      	mov	r4, r0
 80062ba:	e9c0 3300 	strd	r3, r3, [r0]
 80062be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062c2:	6083      	str	r3, [r0, #8]
 80062c4:	8181      	strh	r1, [r0, #12]
 80062c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80062c8:	81c2      	strh	r2, [r0, #14]
 80062ca:	6183      	str	r3, [r0, #24]
 80062cc:	4619      	mov	r1, r3
 80062ce:	2208      	movs	r2, #8
 80062d0:	305c      	adds	r0, #92	@ 0x5c
 80062d2:	f000 f9bd 	bl	8006650 <memset>
 80062d6:	4b0d      	ldr	r3, [pc, #52]	@ (800630c <std+0x58>)
 80062d8:	6224      	str	r4, [r4, #32]
 80062da:	6263      	str	r3, [r4, #36]	@ 0x24
 80062dc:	4b0c      	ldr	r3, [pc, #48]	@ (8006310 <std+0x5c>)
 80062de:	62a3      	str	r3, [r4, #40]	@ 0x28
 80062e0:	4b0c      	ldr	r3, [pc, #48]	@ (8006314 <std+0x60>)
 80062e2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80062e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006318 <std+0x64>)
 80062e6:	6323      	str	r3, [r4, #48]	@ 0x30
 80062e8:	4b0c      	ldr	r3, [pc, #48]	@ (800631c <std+0x68>)
 80062ea:	429c      	cmp	r4, r3
 80062ec:	d006      	beq.n	80062fc <std+0x48>
 80062ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80062f2:	4294      	cmp	r4, r2
 80062f4:	d002      	beq.n	80062fc <std+0x48>
 80062f6:	33d0      	adds	r3, #208	@ 0xd0
 80062f8:	429c      	cmp	r4, r3
 80062fa:	d105      	bne.n	8006308 <std+0x54>
 80062fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006304:	f000 ba74 	b.w	80067f0 <__retarget_lock_init_recursive>
 8006308:	bd10      	pop	{r4, pc}
 800630a:	bf00      	nop
 800630c:	080064a1 	.word	0x080064a1
 8006310:	080064c3 	.word	0x080064c3
 8006314:	080064fb 	.word	0x080064fb
 8006318:	0800651f 	.word	0x0800651f
 800631c:	200003e8 	.word	0x200003e8

08006320 <stdio_exit_handler>:
 8006320:	4a02      	ldr	r2, [pc, #8]	@ (800632c <stdio_exit_handler+0xc>)
 8006322:	4903      	ldr	r1, [pc, #12]	@ (8006330 <stdio_exit_handler+0x10>)
 8006324:	4803      	ldr	r0, [pc, #12]	@ (8006334 <stdio_exit_handler+0x14>)
 8006326:	f000 b869 	b.w	80063fc <_fwalk_sglue>
 800632a:	bf00      	nop
 800632c:	2000000c 	.word	0x2000000c
 8006330:	080091ed 	.word	0x080091ed
 8006334:	2000001c 	.word	0x2000001c

08006338 <cleanup_stdio>:
 8006338:	6841      	ldr	r1, [r0, #4]
 800633a:	4b0c      	ldr	r3, [pc, #48]	@ (800636c <cleanup_stdio+0x34>)
 800633c:	b510      	push	{r4, lr}
 800633e:	4299      	cmp	r1, r3
 8006340:	4604      	mov	r4, r0
 8006342:	d001      	beq.n	8006348 <cleanup_stdio+0x10>
 8006344:	f002 ff52 	bl	80091ec <_fflush_r>
 8006348:	68a1      	ldr	r1, [r4, #8]
 800634a:	4b09      	ldr	r3, [pc, #36]	@ (8006370 <cleanup_stdio+0x38>)
 800634c:	4299      	cmp	r1, r3
 800634e:	d002      	beq.n	8006356 <cleanup_stdio+0x1e>
 8006350:	4620      	mov	r0, r4
 8006352:	f002 ff4b 	bl	80091ec <_fflush_r>
 8006356:	68e1      	ldr	r1, [r4, #12]
 8006358:	4b06      	ldr	r3, [pc, #24]	@ (8006374 <cleanup_stdio+0x3c>)
 800635a:	4299      	cmp	r1, r3
 800635c:	d004      	beq.n	8006368 <cleanup_stdio+0x30>
 800635e:	4620      	mov	r0, r4
 8006360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006364:	f002 bf42 	b.w	80091ec <_fflush_r>
 8006368:	bd10      	pop	{r4, pc}
 800636a:	bf00      	nop
 800636c:	200003e8 	.word	0x200003e8
 8006370:	20000450 	.word	0x20000450
 8006374:	200004b8 	.word	0x200004b8

08006378 <global_stdio_init.part.0>:
 8006378:	b510      	push	{r4, lr}
 800637a:	4b0b      	ldr	r3, [pc, #44]	@ (80063a8 <global_stdio_init.part.0+0x30>)
 800637c:	4c0b      	ldr	r4, [pc, #44]	@ (80063ac <global_stdio_init.part.0+0x34>)
 800637e:	4a0c      	ldr	r2, [pc, #48]	@ (80063b0 <global_stdio_init.part.0+0x38>)
 8006380:	4620      	mov	r0, r4
 8006382:	601a      	str	r2, [r3, #0]
 8006384:	2104      	movs	r1, #4
 8006386:	2200      	movs	r2, #0
 8006388:	f7ff ff94 	bl	80062b4 <std>
 800638c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006390:	2201      	movs	r2, #1
 8006392:	2109      	movs	r1, #9
 8006394:	f7ff ff8e 	bl	80062b4 <std>
 8006398:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800639c:	2202      	movs	r2, #2
 800639e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063a2:	2112      	movs	r1, #18
 80063a4:	f7ff bf86 	b.w	80062b4 <std>
 80063a8:	20000520 	.word	0x20000520
 80063ac:	200003e8 	.word	0x200003e8
 80063b0:	08006321 	.word	0x08006321

080063b4 <__sfp_lock_acquire>:
 80063b4:	4801      	ldr	r0, [pc, #4]	@ (80063bc <__sfp_lock_acquire+0x8>)
 80063b6:	f000 ba1c 	b.w	80067f2 <__retarget_lock_acquire_recursive>
 80063ba:	bf00      	nop
 80063bc:	20000529 	.word	0x20000529

080063c0 <__sfp_lock_release>:
 80063c0:	4801      	ldr	r0, [pc, #4]	@ (80063c8 <__sfp_lock_release+0x8>)
 80063c2:	f000 ba17 	b.w	80067f4 <__retarget_lock_release_recursive>
 80063c6:	bf00      	nop
 80063c8:	20000529 	.word	0x20000529

080063cc <__sinit>:
 80063cc:	b510      	push	{r4, lr}
 80063ce:	4604      	mov	r4, r0
 80063d0:	f7ff fff0 	bl	80063b4 <__sfp_lock_acquire>
 80063d4:	6a23      	ldr	r3, [r4, #32]
 80063d6:	b11b      	cbz	r3, 80063e0 <__sinit+0x14>
 80063d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063dc:	f7ff bff0 	b.w	80063c0 <__sfp_lock_release>
 80063e0:	4b04      	ldr	r3, [pc, #16]	@ (80063f4 <__sinit+0x28>)
 80063e2:	6223      	str	r3, [r4, #32]
 80063e4:	4b04      	ldr	r3, [pc, #16]	@ (80063f8 <__sinit+0x2c>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d1f5      	bne.n	80063d8 <__sinit+0xc>
 80063ec:	f7ff ffc4 	bl	8006378 <global_stdio_init.part.0>
 80063f0:	e7f2      	b.n	80063d8 <__sinit+0xc>
 80063f2:	bf00      	nop
 80063f4:	08006339 	.word	0x08006339
 80063f8:	20000520 	.word	0x20000520

080063fc <_fwalk_sglue>:
 80063fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006400:	4607      	mov	r7, r0
 8006402:	4688      	mov	r8, r1
 8006404:	4614      	mov	r4, r2
 8006406:	2600      	movs	r6, #0
 8006408:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800640c:	f1b9 0901 	subs.w	r9, r9, #1
 8006410:	d505      	bpl.n	800641e <_fwalk_sglue+0x22>
 8006412:	6824      	ldr	r4, [r4, #0]
 8006414:	2c00      	cmp	r4, #0
 8006416:	d1f7      	bne.n	8006408 <_fwalk_sglue+0xc>
 8006418:	4630      	mov	r0, r6
 800641a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800641e:	89ab      	ldrh	r3, [r5, #12]
 8006420:	2b01      	cmp	r3, #1
 8006422:	d907      	bls.n	8006434 <_fwalk_sglue+0x38>
 8006424:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006428:	3301      	adds	r3, #1
 800642a:	d003      	beq.n	8006434 <_fwalk_sglue+0x38>
 800642c:	4629      	mov	r1, r5
 800642e:	4638      	mov	r0, r7
 8006430:	47c0      	blx	r8
 8006432:	4306      	orrs	r6, r0
 8006434:	3568      	adds	r5, #104	@ 0x68
 8006436:	e7e9      	b.n	800640c <_fwalk_sglue+0x10>

08006438 <iprintf>:
 8006438:	b40f      	push	{r0, r1, r2, r3}
 800643a:	b507      	push	{r0, r1, r2, lr}
 800643c:	4906      	ldr	r1, [pc, #24]	@ (8006458 <iprintf+0x20>)
 800643e:	ab04      	add	r3, sp, #16
 8006440:	6808      	ldr	r0, [r1, #0]
 8006442:	f853 2b04 	ldr.w	r2, [r3], #4
 8006446:	6881      	ldr	r1, [r0, #8]
 8006448:	9301      	str	r3, [sp, #4]
 800644a:	f002 fd37 	bl	8008ebc <_vfiprintf_r>
 800644e:	b003      	add	sp, #12
 8006450:	f85d eb04 	ldr.w	lr, [sp], #4
 8006454:	b004      	add	sp, #16
 8006456:	4770      	bx	lr
 8006458:	20000018 	.word	0x20000018

0800645c <siprintf>:
 800645c:	b40e      	push	{r1, r2, r3}
 800645e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006462:	b510      	push	{r4, lr}
 8006464:	2400      	movs	r4, #0
 8006466:	b09d      	sub	sp, #116	@ 0x74
 8006468:	ab1f      	add	r3, sp, #124	@ 0x7c
 800646a:	9002      	str	r0, [sp, #8]
 800646c:	9006      	str	r0, [sp, #24]
 800646e:	9107      	str	r1, [sp, #28]
 8006470:	9104      	str	r1, [sp, #16]
 8006472:	4809      	ldr	r0, [pc, #36]	@ (8006498 <siprintf+0x3c>)
 8006474:	4909      	ldr	r1, [pc, #36]	@ (800649c <siprintf+0x40>)
 8006476:	f853 2b04 	ldr.w	r2, [r3], #4
 800647a:	9105      	str	r1, [sp, #20]
 800647c:	6800      	ldr	r0, [r0, #0]
 800647e:	a902      	add	r1, sp, #8
 8006480:	9301      	str	r3, [sp, #4]
 8006482:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006484:	f002 fbf6 	bl	8008c74 <_svfiprintf_r>
 8006488:	9b02      	ldr	r3, [sp, #8]
 800648a:	701c      	strb	r4, [r3, #0]
 800648c:	b01d      	add	sp, #116	@ 0x74
 800648e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006492:	b003      	add	sp, #12
 8006494:	4770      	bx	lr
 8006496:	bf00      	nop
 8006498:	20000018 	.word	0x20000018
 800649c:	ffff0208 	.word	0xffff0208

080064a0 <__sread>:
 80064a0:	b510      	push	{r4, lr}
 80064a2:	460c      	mov	r4, r1
 80064a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064a8:	f000 f930 	bl	800670c <_read_r>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	bfab      	itete	ge
 80064b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80064b2:	89a3      	ldrhlt	r3, [r4, #12]
 80064b4:	181b      	addge	r3, r3, r0
 80064b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80064ba:	bfac      	ite	ge
 80064bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80064be:	81a3      	strhlt	r3, [r4, #12]
 80064c0:	bd10      	pop	{r4, pc}

080064c2 <__swrite>:
 80064c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064c6:	461f      	mov	r7, r3
 80064c8:	898b      	ldrh	r3, [r1, #12]
 80064ca:	4605      	mov	r5, r0
 80064cc:	05db      	lsls	r3, r3, #23
 80064ce:	460c      	mov	r4, r1
 80064d0:	4616      	mov	r6, r2
 80064d2:	d505      	bpl.n	80064e0 <__swrite+0x1e>
 80064d4:	2302      	movs	r3, #2
 80064d6:	2200      	movs	r2, #0
 80064d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064dc:	f000 f904 	bl	80066e8 <_lseek_r>
 80064e0:	89a3      	ldrh	r3, [r4, #12]
 80064e2:	4632      	mov	r2, r6
 80064e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064e8:	81a3      	strh	r3, [r4, #12]
 80064ea:	4628      	mov	r0, r5
 80064ec:	463b      	mov	r3, r7
 80064ee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064f6:	f000 b93f 	b.w	8006778 <_write_r>

080064fa <__sseek>:
 80064fa:	b510      	push	{r4, lr}
 80064fc:	460c      	mov	r4, r1
 80064fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006502:	f000 f8f1 	bl	80066e8 <_lseek_r>
 8006506:	1c43      	adds	r3, r0, #1
 8006508:	89a3      	ldrh	r3, [r4, #12]
 800650a:	bf15      	itete	ne
 800650c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800650e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006512:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006516:	81a3      	strheq	r3, [r4, #12]
 8006518:	bf18      	it	ne
 800651a:	81a3      	strhne	r3, [r4, #12]
 800651c:	bd10      	pop	{r4, pc}

0800651e <__sclose>:
 800651e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006522:	f000 b8d1 	b.w	80066c8 <_close_r>

08006526 <__swbuf_r>:
 8006526:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006528:	460e      	mov	r6, r1
 800652a:	4614      	mov	r4, r2
 800652c:	4605      	mov	r5, r0
 800652e:	b118      	cbz	r0, 8006538 <__swbuf_r+0x12>
 8006530:	6a03      	ldr	r3, [r0, #32]
 8006532:	b90b      	cbnz	r3, 8006538 <__swbuf_r+0x12>
 8006534:	f7ff ff4a 	bl	80063cc <__sinit>
 8006538:	69a3      	ldr	r3, [r4, #24]
 800653a:	60a3      	str	r3, [r4, #8]
 800653c:	89a3      	ldrh	r3, [r4, #12]
 800653e:	071a      	lsls	r2, r3, #28
 8006540:	d501      	bpl.n	8006546 <__swbuf_r+0x20>
 8006542:	6923      	ldr	r3, [r4, #16]
 8006544:	b943      	cbnz	r3, 8006558 <__swbuf_r+0x32>
 8006546:	4621      	mov	r1, r4
 8006548:	4628      	mov	r0, r5
 800654a:	f000 f82b 	bl	80065a4 <__swsetup_r>
 800654e:	b118      	cbz	r0, 8006558 <__swbuf_r+0x32>
 8006550:	f04f 37ff 	mov.w	r7, #4294967295
 8006554:	4638      	mov	r0, r7
 8006556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006558:	6823      	ldr	r3, [r4, #0]
 800655a:	6922      	ldr	r2, [r4, #16]
 800655c:	b2f6      	uxtb	r6, r6
 800655e:	1a98      	subs	r0, r3, r2
 8006560:	6963      	ldr	r3, [r4, #20]
 8006562:	4637      	mov	r7, r6
 8006564:	4283      	cmp	r3, r0
 8006566:	dc05      	bgt.n	8006574 <__swbuf_r+0x4e>
 8006568:	4621      	mov	r1, r4
 800656a:	4628      	mov	r0, r5
 800656c:	f002 fe3e 	bl	80091ec <_fflush_r>
 8006570:	2800      	cmp	r0, #0
 8006572:	d1ed      	bne.n	8006550 <__swbuf_r+0x2a>
 8006574:	68a3      	ldr	r3, [r4, #8]
 8006576:	3b01      	subs	r3, #1
 8006578:	60a3      	str	r3, [r4, #8]
 800657a:	6823      	ldr	r3, [r4, #0]
 800657c:	1c5a      	adds	r2, r3, #1
 800657e:	6022      	str	r2, [r4, #0]
 8006580:	701e      	strb	r6, [r3, #0]
 8006582:	6962      	ldr	r2, [r4, #20]
 8006584:	1c43      	adds	r3, r0, #1
 8006586:	429a      	cmp	r2, r3
 8006588:	d004      	beq.n	8006594 <__swbuf_r+0x6e>
 800658a:	89a3      	ldrh	r3, [r4, #12]
 800658c:	07db      	lsls	r3, r3, #31
 800658e:	d5e1      	bpl.n	8006554 <__swbuf_r+0x2e>
 8006590:	2e0a      	cmp	r6, #10
 8006592:	d1df      	bne.n	8006554 <__swbuf_r+0x2e>
 8006594:	4621      	mov	r1, r4
 8006596:	4628      	mov	r0, r5
 8006598:	f002 fe28 	bl	80091ec <_fflush_r>
 800659c:	2800      	cmp	r0, #0
 800659e:	d0d9      	beq.n	8006554 <__swbuf_r+0x2e>
 80065a0:	e7d6      	b.n	8006550 <__swbuf_r+0x2a>
	...

080065a4 <__swsetup_r>:
 80065a4:	b538      	push	{r3, r4, r5, lr}
 80065a6:	4b29      	ldr	r3, [pc, #164]	@ (800664c <__swsetup_r+0xa8>)
 80065a8:	4605      	mov	r5, r0
 80065aa:	6818      	ldr	r0, [r3, #0]
 80065ac:	460c      	mov	r4, r1
 80065ae:	b118      	cbz	r0, 80065b8 <__swsetup_r+0x14>
 80065b0:	6a03      	ldr	r3, [r0, #32]
 80065b2:	b90b      	cbnz	r3, 80065b8 <__swsetup_r+0x14>
 80065b4:	f7ff ff0a 	bl	80063cc <__sinit>
 80065b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065bc:	0719      	lsls	r1, r3, #28
 80065be:	d422      	bmi.n	8006606 <__swsetup_r+0x62>
 80065c0:	06da      	lsls	r2, r3, #27
 80065c2:	d407      	bmi.n	80065d4 <__swsetup_r+0x30>
 80065c4:	2209      	movs	r2, #9
 80065c6:	602a      	str	r2, [r5, #0]
 80065c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80065cc:	f04f 30ff 	mov.w	r0, #4294967295
 80065d0:	81a3      	strh	r3, [r4, #12]
 80065d2:	e033      	b.n	800663c <__swsetup_r+0x98>
 80065d4:	0758      	lsls	r0, r3, #29
 80065d6:	d512      	bpl.n	80065fe <__swsetup_r+0x5a>
 80065d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065da:	b141      	cbz	r1, 80065ee <__swsetup_r+0x4a>
 80065dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065e0:	4299      	cmp	r1, r3
 80065e2:	d002      	beq.n	80065ea <__swsetup_r+0x46>
 80065e4:	4628      	mov	r0, r5
 80065e6:	f000 ff83 	bl	80074f0 <_free_r>
 80065ea:	2300      	movs	r3, #0
 80065ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80065ee:	89a3      	ldrh	r3, [r4, #12]
 80065f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80065f4:	81a3      	strh	r3, [r4, #12]
 80065f6:	2300      	movs	r3, #0
 80065f8:	6063      	str	r3, [r4, #4]
 80065fa:	6923      	ldr	r3, [r4, #16]
 80065fc:	6023      	str	r3, [r4, #0]
 80065fe:	89a3      	ldrh	r3, [r4, #12]
 8006600:	f043 0308 	orr.w	r3, r3, #8
 8006604:	81a3      	strh	r3, [r4, #12]
 8006606:	6923      	ldr	r3, [r4, #16]
 8006608:	b94b      	cbnz	r3, 800661e <__swsetup_r+0x7a>
 800660a:	89a3      	ldrh	r3, [r4, #12]
 800660c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006610:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006614:	d003      	beq.n	800661e <__swsetup_r+0x7a>
 8006616:	4621      	mov	r1, r4
 8006618:	4628      	mov	r0, r5
 800661a:	f002 fe34 	bl	8009286 <__smakebuf_r>
 800661e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006622:	f013 0201 	ands.w	r2, r3, #1
 8006626:	d00a      	beq.n	800663e <__swsetup_r+0x9a>
 8006628:	2200      	movs	r2, #0
 800662a:	60a2      	str	r2, [r4, #8]
 800662c:	6962      	ldr	r2, [r4, #20]
 800662e:	4252      	negs	r2, r2
 8006630:	61a2      	str	r2, [r4, #24]
 8006632:	6922      	ldr	r2, [r4, #16]
 8006634:	b942      	cbnz	r2, 8006648 <__swsetup_r+0xa4>
 8006636:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800663a:	d1c5      	bne.n	80065c8 <__swsetup_r+0x24>
 800663c:	bd38      	pop	{r3, r4, r5, pc}
 800663e:	0799      	lsls	r1, r3, #30
 8006640:	bf58      	it	pl
 8006642:	6962      	ldrpl	r2, [r4, #20]
 8006644:	60a2      	str	r2, [r4, #8]
 8006646:	e7f4      	b.n	8006632 <__swsetup_r+0x8e>
 8006648:	2000      	movs	r0, #0
 800664a:	e7f7      	b.n	800663c <__swsetup_r+0x98>
 800664c:	20000018 	.word	0x20000018

08006650 <memset>:
 8006650:	4603      	mov	r3, r0
 8006652:	4402      	add	r2, r0
 8006654:	4293      	cmp	r3, r2
 8006656:	d100      	bne.n	800665a <memset+0xa>
 8006658:	4770      	bx	lr
 800665a:	f803 1b01 	strb.w	r1, [r3], #1
 800665e:	e7f9      	b.n	8006654 <memset+0x4>

08006660 <_raise_r>:
 8006660:	291f      	cmp	r1, #31
 8006662:	b538      	push	{r3, r4, r5, lr}
 8006664:	4605      	mov	r5, r0
 8006666:	460c      	mov	r4, r1
 8006668:	d904      	bls.n	8006674 <_raise_r+0x14>
 800666a:	2316      	movs	r3, #22
 800666c:	6003      	str	r3, [r0, #0]
 800666e:	f04f 30ff 	mov.w	r0, #4294967295
 8006672:	bd38      	pop	{r3, r4, r5, pc}
 8006674:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006676:	b112      	cbz	r2, 800667e <_raise_r+0x1e>
 8006678:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800667c:	b94b      	cbnz	r3, 8006692 <_raise_r+0x32>
 800667e:	4628      	mov	r0, r5
 8006680:	f000 f868 	bl	8006754 <_getpid_r>
 8006684:	4622      	mov	r2, r4
 8006686:	4601      	mov	r1, r0
 8006688:	4628      	mov	r0, r5
 800668a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800668e:	f000 b84f 	b.w	8006730 <_kill_r>
 8006692:	2b01      	cmp	r3, #1
 8006694:	d00a      	beq.n	80066ac <_raise_r+0x4c>
 8006696:	1c59      	adds	r1, r3, #1
 8006698:	d103      	bne.n	80066a2 <_raise_r+0x42>
 800669a:	2316      	movs	r3, #22
 800669c:	6003      	str	r3, [r0, #0]
 800669e:	2001      	movs	r0, #1
 80066a0:	e7e7      	b.n	8006672 <_raise_r+0x12>
 80066a2:	2100      	movs	r1, #0
 80066a4:	4620      	mov	r0, r4
 80066a6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80066aa:	4798      	blx	r3
 80066ac:	2000      	movs	r0, #0
 80066ae:	e7e0      	b.n	8006672 <_raise_r+0x12>

080066b0 <raise>:
 80066b0:	4b02      	ldr	r3, [pc, #8]	@ (80066bc <raise+0xc>)
 80066b2:	4601      	mov	r1, r0
 80066b4:	6818      	ldr	r0, [r3, #0]
 80066b6:	f7ff bfd3 	b.w	8006660 <_raise_r>
 80066ba:	bf00      	nop
 80066bc:	20000018 	.word	0x20000018

080066c0 <_localeconv_r>:
 80066c0:	4800      	ldr	r0, [pc, #0]	@ (80066c4 <_localeconv_r+0x4>)
 80066c2:	4770      	bx	lr
 80066c4:	20000158 	.word	0x20000158

080066c8 <_close_r>:
 80066c8:	b538      	push	{r3, r4, r5, lr}
 80066ca:	2300      	movs	r3, #0
 80066cc:	4d05      	ldr	r5, [pc, #20]	@ (80066e4 <_close_r+0x1c>)
 80066ce:	4604      	mov	r4, r0
 80066d0:	4608      	mov	r0, r1
 80066d2:	602b      	str	r3, [r5, #0]
 80066d4:	f7fb f91d 	bl	8001912 <_close>
 80066d8:	1c43      	adds	r3, r0, #1
 80066da:	d102      	bne.n	80066e2 <_close_r+0x1a>
 80066dc:	682b      	ldr	r3, [r5, #0]
 80066de:	b103      	cbz	r3, 80066e2 <_close_r+0x1a>
 80066e0:	6023      	str	r3, [r4, #0]
 80066e2:	bd38      	pop	{r3, r4, r5, pc}
 80066e4:	20000524 	.word	0x20000524

080066e8 <_lseek_r>:
 80066e8:	b538      	push	{r3, r4, r5, lr}
 80066ea:	4604      	mov	r4, r0
 80066ec:	4608      	mov	r0, r1
 80066ee:	4611      	mov	r1, r2
 80066f0:	2200      	movs	r2, #0
 80066f2:	4d05      	ldr	r5, [pc, #20]	@ (8006708 <_lseek_r+0x20>)
 80066f4:	602a      	str	r2, [r5, #0]
 80066f6:	461a      	mov	r2, r3
 80066f8:	f7fb f92f 	bl	800195a <_lseek>
 80066fc:	1c43      	adds	r3, r0, #1
 80066fe:	d102      	bne.n	8006706 <_lseek_r+0x1e>
 8006700:	682b      	ldr	r3, [r5, #0]
 8006702:	b103      	cbz	r3, 8006706 <_lseek_r+0x1e>
 8006704:	6023      	str	r3, [r4, #0]
 8006706:	bd38      	pop	{r3, r4, r5, pc}
 8006708:	20000524 	.word	0x20000524

0800670c <_read_r>:
 800670c:	b538      	push	{r3, r4, r5, lr}
 800670e:	4604      	mov	r4, r0
 8006710:	4608      	mov	r0, r1
 8006712:	4611      	mov	r1, r2
 8006714:	2200      	movs	r2, #0
 8006716:	4d05      	ldr	r5, [pc, #20]	@ (800672c <_read_r+0x20>)
 8006718:	602a      	str	r2, [r5, #0]
 800671a:	461a      	mov	r2, r3
 800671c:	f7fb f8c0 	bl	80018a0 <_read>
 8006720:	1c43      	adds	r3, r0, #1
 8006722:	d102      	bne.n	800672a <_read_r+0x1e>
 8006724:	682b      	ldr	r3, [r5, #0]
 8006726:	b103      	cbz	r3, 800672a <_read_r+0x1e>
 8006728:	6023      	str	r3, [r4, #0]
 800672a:	bd38      	pop	{r3, r4, r5, pc}
 800672c:	20000524 	.word	0x20000524

08006730 <_kill_r>:
 8006730:	b538      	push	{r3, r4, r5, lr}
 8006732:	2300      	movs	r3, #0
 8006734:	4d06      	ldr	r5, [pc, #24]	@ (8006750 <_kill_r+0x20>)
 8006736:	4604      	mov	r4, r0
 8006738:	4608      	mov	r0, r1
 800673a:	4611      	mov	r1, r2
 800673c:	602b      	str	r3, [r5, #0]
 800673e:	f7fb f894 	bl	800186a <_kill>
 8006742:	1c43      	adds	r3, r0, #1
 8006744:	d102      	bne.n	800674c <_kill_r+0x1c>
 8006746:	682b      	ldr	r3, [r5, #0]
 8006748:	b103      	cbz	r3, 800674c <_kill_r+0x1c>
 800674a:	6023      	str	r3, [r4, #0]
 800674c:	bd38      	pop	{r3, r4, r5, pc}
 800674e:	bf00      	nop
 8006750:	20000524 	.word	0x20000524

08006754 <_getpid_r>:
 8006754:	f7fb b882 	b.w	800185c <_getpid>

08006758 <_sbrk_r>:
 8006758:	b538      	push	{r3, r4, r5, lr}
 800675a:	2300      	movs	r3, #0
 800675c:	4d05      	ldr	r5, [pc, #20]	@ (8006774 <_sbrk_r+0x1c>)
 800675e:	4604      	mov	r4, r0
 8006760:	4608      	mov	r0, r1
 8006762:	602b      	str	r3, [r5, #0]
 8006764:	f7fb f906 	bl	8001974 <_sbrk>
 8006768:	1c43      	adds	r3, r0, #1
 800676a:	d102      	bne.n	8006772 <_sbrk_r+0x1a>
 800676c:	682b      	ldr	r3, [r5, #0]
 800676e:	b103      	cbz	r3, 8006772 <_sbrk_r+0x1a>
 8006770:	6023      	str	r3, [r4, #0]
 8006772:	bd38      	pop	{r3, r4, r5, pc}
 8006774:	20000524 	.word	0x20000524

08006778 <_write_r>:
 8006778:	b538      	push	{r3, r4, r5, lr}
 800677a:	4604      	mov	r4, r0
 800677c:	4608      	mov	r0, r1
 800677e:	4611      	mov	r1, r2
 8006780:	2200      	movs	r2, #0
 8006782:	4d05      	ldr	r5, [pc, #20]	@ (8006798 <_write_r+0x20>)
 8006784:	602a      	str	r2, [r5, #0]
 8006786:	461a      	mov	r2, r3
 8006788:	f7fb f8a7 	bl	80018da <_write>
 800678c:	1c43      	adds	r3, r0, #1
 800678e:	d102      	bne.n	8006796 <_write_r+0x1e>
 8006790:	682b      	ldr	r3, [r5, #0]
 8006792:	b103      	cbz	r3, 8006796 <_write_r+0x1e>
 8006794:	6023      	str	r3, [r4, #0]
 8006796:	bd38      	pop	{r3, r4, r5, pc}
 8006798:	20000524 	.word	0x20000524

0800679c <__errno>:
 800679c:	4b01      	ldr	r3, [pc, #4]	@ (80067a4 <__errno+0x8>)
 800679e:	6818      	ldr	r0, [r3, #0]
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	20000018 	.word	0x20000018

080067a8 <__libc_init_array>:
 80067a8:	b570      	push	{r4, r5, r6, lr}
 80067aa:	2600      	movs	r6, #0
 80067ac:	4d0c      	ldr	r5, [pc, #48]	@ (80067e0 <__libc_init_array+0x38>)
 80067ae:	4c0d      	ldr	r4, [pc, #52]	@ (80067e4 <__libc_init_array+0x3c>)
 80067b0:	1b64      	subs	r4, r4, r5
 80067b2:	10a4      	asrs	r4, r4, #2
 80067b4:	42a6      	cmp	r6, r4
 80067b6:	d109      	bne.n	80067cc <__libc_init_array+0x24>
 80067b8:	f003 f9c8 	bl	8009b4c <_init>
 80067bc:	2600      	movs	r6, #0
 80067be:	4d0a      	ldr	r5, [pc, #40]	@ (80067e8 <__libc_init_array+0x40>)
 80067c0:	4c0a      	ldr	r4, [pc, #40]	@ (80067ec <__libc_init_array+0x44>)
 80067c2:	1b64      	subs	r4, r4, r5
 80067c4:	10a4      	asrs	r4, r4, #2
 80067c6:	42a6      	cmp	r6, r4
 80067c8:	d105      	bne.n	80067d6 <__libc_init_array+0x2e>
 80067ca:	bd70      	pop	{r4, r5, r6, pc}
 80067cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80067d0:	4798      	blx	r3
 80067d2:	3601      	adds	r6, #1
 80067d4:	e7ee      	b.n	80067b4 <__libc_init_array+0xc>
 80067d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80067da:	4798      	blx	r3
 80067dc:	3601      	adds	r6, #1
 80067de:	e7f2      	b.n	80067c6 <__libc_init_array+0x1e>
 80067e0:	0800a024 	.word	0x0800a024
 80067e4:	0800a024 	.word	0x0800a024
 80067e8:	0800a024 	.word	0x0800a024
 80067ec:	0800a02c 	.word	0x0800a02c

080067f0 <__retarget_lock_init_recursive>:
 80067f0:	4770      	bx	lr

080067f2 <__retarget_lock_acquire_recursive>:
 80067f2:	4770      	bx	lr

080067f4 <__retarget_lock_release_recursive>:
 80067f4:	4770      	bx	lr

080067f6 <memchr>:
 80067f6:	4603      	mov	r3, r0
 80067f8:	b510      	push	{r4, lr}
 80067fa:	b2c9      	uxtb	r1, r1
 80067fc:	4402      	add	r2, r0
 80067fe:	4293      	cmp	r3, r2
 8006800:	4618      	mov	r0, r3
 8006802:	d101      	bne.n	8006808 <memchr+0x12>
 8006804:	2000      	movs	r0, #0
 8006806:	e003      	b.n	8006810 <memchr+0x1a>
 8006808:	7804      	ldrb	r4, [r0, #0]
 800680a:	3301      	adds	r3, #1
 800680c:	428c      	cmp	r4, r1
 800680e:	d1f6      	bne.n	80067fe <memchr+0x8>
 8006810:	bd10      	pop	{r4, pc}

08006812 <memcpy>:
 8006812:	440a      	add	r2, r1
 8006814:	4291      	cmp	r1, r2
 8006816:	f100 33ff 	add.w	r3, r0, #4294967295
 800681a:	d100      	bne.n	800681e <memcpy+0xc>
 800681c:	4770      	bx	lr
 800681e:	b510      	push	{r4, lr}
 8006820:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006824:	4291      	cmp	r1, r2
 8006826:	f803 4f01 	strb.w	r4, [r3, #1]!
 800682a:	d1f9      	bne.n	8006820 <memcpy+0xe>
 800682c:	bd10      	pop	{r4, pc}
	...

08006830 <nanf>:
 8006830:	4800      	ldr	r0, [pc, #0]	@ (8006834 <nanf+0x4>)
 8006832:	4770      	bx	lr
 8006834:	7fc00000 	.word	0x7fc00000

08006838 <quorem>:
 8006838:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800683c:	6903      	ldr	r3, [r0, #16]
 800683e:	690c      	ldr	r4, [r1, #16]
 8006840:	4607      	mov	r7, r0
 8006842:	42a3      	cmp	r3, r4
 8006844:	db7e      	blt.n	8006944 <quorem+0x10c>
 8006846:	3c01      	subs	r4, #1
 8006848:	00a3      	lsls	r3, r4, #2
 800684a:	f100 0514 	add.w	r5, r0, #20
 800684e:	f101 0814 	add.w	r8, r1, #20
 8006852:	9300      	str	r3, [sp, #0]
 8006854:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006858:	9301      	str	r3, [sp, #4]
 800685a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800685e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006862:	3301      	adds	r3, #1
 8006864:	429a      	cmp	r2, r3
 8006866:	fbb2 f6f3 	udiv	r6, r2, r3
 800686a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800686e:	d32e      	bcc.n	80068ce <quorem+0x96>
 8006870:	f04f 0a00 	mov.w	sl, #0
 8006874:	46c4      	mov	ip, r8
 8006876:	46ae      	mov	lr, r5
 8006878:	46d3      	mov	fp, sl
 800687a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800687e:	b298      	uxth	r0, r3
 8006880:	fb06 a000 	mla	r0, r6, r0, sl
 8006884:	0c1b      	lsrs	r3, r3, #16
 8006886:	0c02      	lsrs	r2, r0, #16
 8006888:	fb06 2303 	mla	r3, r6, r3, r2
 800688c:	f8de 2000 	ldr.w	r2, [lr]
 8006890:	b280      	uxth	r0, r0
 8006892:	b292      	uxth	r2, r2
 8006894:	1a12      	subs	r2, r2, r0
 8006896:	445a      	add	r2, fp
 8006898:	f8de 0000 	ldr.w	r0, [lr]
 800689c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80068a6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80068aa:	b292      	uxth	r2, r2
 80068ac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80068b0:	45e1      	cmp	r9, ip
 80068b2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80068b6:	f84e 2b04 	str.w	r2, [lr], #4
 80068ba:	d2de      	bcs.n	800687a <quorem+0x42>
 80068bc:	9b00      	ldr	r3, [sp, #0]
 80068be:	58eb      	ldr	r3, [r5, r3]
 80068c0:	b92b      	cbnz	r3, 80068ce <quorem+0x96>
 80068c2:	9b01      	ldr	r3, [sp, #4]
 80068c4:	3b04      	subs	r3, #4
 80068c6:	429d      	cmp	r5, r3
 80068c8:	461a      	mov	r2, r3
 80068ca:	d32f      	bcc.n	800692c <quorem+0xf4>
 80068cc:	613c      	str	r4, [r7, #16]
 80068ce:	4638      	mov	r0, r7
 80068d0:	f001 f912 	bl	8007af8 <__mcmp>
 80068d4:	2800      	cmp	r0, #0
 80068d6:	db25      	blt.n	8006924 <quorem+0xec>
 80068d8:	4629      	mov	r1, r5
 80068da:	2000      	movs	r0, #0
 80068dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80068e0:	f8d1 c000 	ldr.w	ip, [r1]
 80068e4:	fa1f fe82 	uxth.w	lr, r2
 80068e8:	fa1f f38c 	uxth.w	r3, ip
 80068ec:	eba3 030e 	sub.w	r3, r3, lr
 80068f0:	4403      	add	r3, r0
 80068f2:	0c12      	lsrs	r2, r2, #16
 80068f4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80068f8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006902:	45c1      	cmp	r9, r8
 8006904:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006908:	f841 3b04 	str.w	r3, [r1], #4
 800690c:	d2e6      	bcs.n	80068dc <quorem+0xa4>
 800690e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006912:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006916:	b922      	cbnz	r2, 8006922 <quorem+0xea>
 8006918:	3b04      	subs	r3, #4
 800691a:	429d      	cmp	r5, r3
 800691c:	461a      	mov	r2, r3
 800691e:	d30b      	bcc.n	8006938 <quorem+0x100>
 8006920:	613c      	str	r4, [r7, #16]
 8006922:	3601      	adds	r6, #1
 8006924:	4630      	mov	r0, r6
 8006926:	b003      	add	sp, #12
 8006928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800692c:	6812      	ldr	r2, [r2, #0]
 800692e:	3b04      	subs	r3, #4
 8006930:	2a00      	cmp	r2, #0
 8006932:	d1cb      	bne.n	80068cc <quorem+0x94>
 8006934:	3c01      	subs	r4, #1
 8006936:	e7c6      	b.n	80068c6 <quorem+0x8e>
 8006938:	6812      	ldr	r2, [r2, #0]
 800693a:	3b04      	subs	r3, #4
 800693c:	2a00      	cmp	r2, #0
 800693e:	d1ef      	bne.n	8006920 <quorem+0xe8>
 8006940:	3c01      	subs	r4, #1
 8006942:	e7ea      	b.n	800691a <quorem+0xe2>
 8006944:	2000      	movs	r0, #0
 8006946:	e7ee      	b.n	8006926 <quorem+0xee>

08006948 <_dtoa_r>:
 8006948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800694c:	4614      	mov	r4, r2
 800694e:	461d      	mov	r5, r3
 8006950:	69c7      	ldr	r7, [r0, #28]
 8006952:	b097      	sub	sp, #92	@ 0x5c
 8006954:	4681      	mov	r9, r0
 8006956:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800695a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800695c:	b97f      	cbnz	r7, 800697e <_dtoa_r+0x36>
 800695e:	2010      	movs	r0, #16
 8006960:	f7fe fd8e 	bl	8005480 <malloc>
 8006964:	4602      	mov	r2, r0
 8006966:	f8c9 001c 	str.w	r0, [r9, #28]
 800696a:	b920      	cbnz	r0, 8006976 <_dtoa_r+0x2e>
 800696c:	21ef      	movs	r1, #239	@ 0xef
 800696e:	4bac      	ldr	r3, [pc, #688]	@ (8006c20 <_dtoa_r+0x2d8>)
 8006970:	48ac      	ldr	r0, [pc, #688]	@ (8006c24 <_dtoa_r+0x2dc>)
 8006972:	f002 fd19 	bl	80093a8 <__assert_func>
 8006976:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800697a:	6007      	str	r7, [r0, #0]
 800697c:	60c7      	str	r7, [r0, #12]
 800697e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006982:	6819      	ldr	r1, [r3, #0]
 8006984:	b159      	cbz	r1, 800699e <_dtoa_r+0x56>
 8006986:	685a      	ldr	r2, [r3, #4]
 8006988:	2301      	movs	r3, #1
 800698a:	4093      	lsls	r3, r2
 800698c:	604a      	str	r2, [r1, #4]
 800698e:	608b      	str	r3, [r1, #8]
 8006990:	4648      	mov	r0, r9
 8006992:	f000 fe35 	bl	8007600 <_Bfree>
 8006996:	2200      	movs	r2, #0
 8006998:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800699c:	601a      	str	r2, [r3, #0]
 800699e:	1e2b      	subs	r3, r5, #0
 80069a0:	bfaf      	iteee	ge
 80069a2:	2300      	movge	r3, #0
 80069a4:	2201      	movlt	r2, #1
 80069a6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80069aa:	9307      	strlt	r3, [sp, #28]
 80069ac:	bfa8      	it	ge
 80069ae:	6033      	strge	r3, [r6, #0]
 80069b0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80069b4:	4b9c      	ldr	r3, [pc, #624]	@ (8006c28 <_dtoa_r+0x2e0>)
 80069b6:	bfb8      	it	lt
 80069b8:	6032      	strlt	r2, [r6, #0]
 80069ba:	ea33 0308 	bics.w	r3, r3, r8
 80069be:	d112      	bne.n	80069e6 <_dtoa_r+0x9e>
 80069c0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80069c4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80069c6:	6013      	str	r3, [r2, #0]
 80069c8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80069cc:	4323      	orrs	r3, r4
 80069ce:	f000 855e 	beq.w	800748e <_dtoa_r+0xb46>
 80069d2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80069d4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006c2c <_dtoa_r+0x2e4>
 80069d8:	2b00      	cmp	r3, #0
 80069da:	f000 8560 	beq.w	800749e <_dtoa_r+0xb56>
 80069de:	f10a 0303 	add.w	r3, sl, #3
 80069e2:	f000 bd5a 	b.w	800749a <_dtoa_r+0xb52>
 80069e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80069ea:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80069ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069f2:	2200      	movs	r2, #0
 80069f4:	2300      	movs	r3, #0
 80069f6:	f7f9 ffd7 	bl	80009a8 <__aeabi_dcmpeq>
 80069fa:	4607      	mov	r7, r0
 80069fc:	b158      	cbz	r0, 8006a16 <_dtoa_r+0xce>
 80069fe:	2301      	movs	r3, #1
 8006a00:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006a02:	6013      	str	r3, [r2, #0]
 8006a04:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006a06:	b113      	cbz	r3, 8006a0e <_dtoa_r+0xc6>
 8006a08:	4b89      	ldr	r3, [pc, #548]	@ (8006c30 <_dtoa_r+0x2e8>)
 8006a0a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006a0c:	6013      	str	r3, [r2, #0]
 8006a0e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006c34 <_dtoa_r+0x2ec>
 8006a12:	f000 bd44 	b.w	800749e <_dtoa_r+0xb56>
 8006a16:	ab14      	add	r3, sp, #80	@ 0x50
 8006a18:	9301      	str	r3, [sp, #4]
 8006a1a:	ab15      	add	r3, sp, #84	@ 0x54
 8006a1c:	9300      	str	r3, [sp, #0]
 8006a1e:	4648      	mov	r0, r9
 8006a20:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8006a24:	f001 f980 	bl	8007d28 <__d2b>
 8006a28:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006a2c:	9003      	str	r0, [sp, #12]
 8006a2e:	2e00      	cmp	r6, #0
 8006a30:	d078      	beq.n	8006b24 <_dtoa_r+0x1dc>
 8006a32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a38:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006a3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a40:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006a44:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006a48:	9712      	str	r7, [sp, #72]	@ 0x48
 8006a4a:	4619      	mov	r1, r3
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	4b7a      	ldr	r3, [pc, #488]	@ (8006c38 <_dtoa_r+0x2f0>)
 8006a50:	f7f9 fb8a 	bl	8000168 <__aeabi_dsub>
 8006a54:	a36c      	add	r3, pc, #432	@ (adr r3, 8006c08 <_dtoa_r+0x2c0>)
 8006a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a5a:	f7f9 fd3d 	bl	80004d8 <__aeabi_dmul>
 8006a5e:	a36c      	add	r3, pc, #432	@ (adr r3, 8006c10 <_dtoa_r+0x2c8>)
 8006a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a64:	f7f9 fb82 	bl	800016c <__adddf3>
 8006a68:	4604      	mov	r4, r0
 8006a6a:	4630      	mov	r0, r6
 8006a6c:	460d      	mov	r5, r1
 8006a6e:	f7f9 fcc9 	bl	8000404 <__aeabi_i2d>
 8006a72:	a369      	add	r3, pc, #420	@ (adr r3, 8006c18 <_dtoa_r+0x2d0>)
 8006a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a78:	f7f9 fd2e 	bl	80004d8 <__aeabi_dmul>
 8006a7c:	4602      	mov	r2, r0
 8006a7e:	460b      	mov	r3, r1
 8006a80:	4620      	mov	r0, r4
 8006a82:	4629      	mov	r1, r5
 8006a84:	f7f9 fb72 	bl	800016c <__adddf3>
 8006a88:	4604      	mov	r4, r0
 8006a8a:	460d      	mov	r5, r1
 8006a8c:	f7f9 ffd4 	bl	8000a38 <__aeabi_d2iz>
 8006a90:	2200      	movs	r2, #0
 8006a92:	4607      	mov	r7, r0
 8006a94:	2300      	movs	r3, #0
 8006a96:	4620      	mov	r0, r4
 8006a98:	4629      	mov	r1, r5
 8006a9a:	f7f9 ff8f 	bl	80009bc <__aeabi_dcmplt>
 8006a9e:	b140      	cbz	r0, 8006ab2 <_dtoa_r+0x16a>
 8006aa0:	4638      	mov	r0, r7
 8006aa2:	f7f9 fcaf 	bl	8000404 <__aeabi_i2d>
 8006aa6:	4622      	mov	r2, r4
 8006aa8:	462b      	mov	r3, r5
 8006aaa:	f7f9 ff7d 	bl	80009a8 <__aeabi_dcmpeq>
 8006aae:	b900      	cbnz	r0, 8006ab2 <_dtoa_r+0x16a>
 8006ab0:	3f01      	subs	r7, #1
 8006ab2:	2f16      	cmp	r7, #22
 8006ab4:	d854      	bhi.n	8006b60 <_dtoa_r+0x218>
 8006ab6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006aba:	4b60      	ldr	r3, [pc, #384]	@ (8006c3c <_dtoa_r+0x2f4>)
 8006abc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006ac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac4:	f7f9 ff7a 	bl	80009bc <__aeabi_dcmplt>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	d04b      	beq.n	8006b64 <_dtoa_r+0x21c>
 8006acc:	2300      	movs	r3, #0
 8006ace:	3f01      	subs	r7, #1
 8006ad0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006ad2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ad4:	1b9b      	subs	r3, r3, r6
 8006ad6:	1e5a      	subs	r2, r3, #1
 8006ad8:	bf49      	itett	mi
 8006ada:	f1c3 0301 	rsbmi	r3, r3, #1
 8006ade:	2300      	movpl	r3, #0
 8006ae0:	9304      	strmi	r3, [sp, #16]
 8006ae2:	2300      	movmi	r3, #0
 8006ae4:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ae6:	bf54      	ite	pl
 8006ae8:	9304      	strpl	r3, [sp, #16]
 8006aea:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8006aec:	2f00      	cmp	r7, #0
 8006aee:	db3b      	blt.n	8006b68 <_dtoa_r+0x220>
 8006af0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006af2:	970e      	str	r7, [sp, #56]	@ 0x38
 8006af4:	443b      	add	r3, r7
 8006af6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006af8:	2300      	movs	r3, #0
 8006afa:	930a      	str	r3, [sp, #40]	@ 0x28
 8006afc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006afe:	2b09      	cmp	r3, #9
 8006b00:	d865      	bhi.n	8006bce <_dtoa_r+0x286>
 8006b02:	2b05      	cmp	r3, #5
 8006b04:	bfc4      	itt	gt
 8006b06:	3b04      	subgt	r3, #4
 8006b08:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006b0a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006b0c:	bfc8      	it	gt
 8006b0e:	2400      	movgt	r4, #0
 8006b10:	f1a3 0302 	sub.w	r3, r3, #2
 8006b14:	bfd8      	it	le
 8006b16:	2401      	movle	r4, #1
 8006b18:	2b03      	cmp	r3, #3
 8006b1a:	d864      	bhi.n	8006be6 <_dtoa_r+0x29e>
 8006b1c:	e8df f003 	tbb	[pc, r3]
 8006b20:	2c385553 	.word	0x2c385553
 8006b24:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006b28:	441e      	add	r6, r3
 8006b2a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006b2e:	2b20      	cmp	r3, #32
 8006b30:	bfc1      	itttt	gt
 8006b32:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006b36:	fa08 f803 	lslgt.w	r8, r8, r3
 8006b3a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006b3e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006b42:	bfd6      	itet	le
 8006b44:	f1c3 0320 	rsble	r3, r3, #32
 8006b48:	ea48 0003 	orrgt.w	r0, r8, r3
 8006b4c:	fa04 f003 	lslle.w	r0, r4, r3
 8006b50:	f7f9 fc48 	bl	80003e4 <__aeabi_ui2d>
 8006b54:	2201      	movs	r2, #1
 8006b56:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006b5a:	3e01      	subs	r6, #1
 8006b5c:	9212      	str	r2, [sp, #72]	@ 0x48
 8006b5e:	e774      	b.n	8006a4a <_dtoa_r+0x102>
 8006b60:	2301      	movs	r3, #1
 8006b62:	e7b5      	b.n	8006ad0 <_dtoa_r+0x188>
 8006b64:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006b66:	e7b4      	b.n	8006ad2 <_dtoa_r+0x18a>
 8006b68:	9b04      	ldr	r3, [sp, #16]
 8006b6a:	1bdb      	subs	r3, r3, r7
 8006b6c:	9304      	str	r3, [sp, #16]
 8006b6e:	427b      	negs	r3, r7
 8006b70:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b72:	2300      	movs	r3, #0
 8006b74:	930e      	str	r3, [sp, #56]	@ 0x38
 8006b76:	e7c1      	b.n	8006afc <_dtoa_r+0x1b4>
 8006b78:	2301      	movs	r3, #1
 8006b7a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b7c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b7e:	eb07 0b03 	add.w	fp, r7, r3
 8006b82:	f10b 0301 	add.w	r3, fp, #1
 8006b86:	2b01      	cmp	r3, #1
 8006b88:	9308      	str	r3, [sp, #32]
 8006b8a:	bfb8      	it	lt
 8006b8c:	2301      	movlt	r3, #1
 8006b8e:	e006      	b.n	8006b9e <_dtoa_r+0x256>
 8006b90:	2301      	movs	r3, #1
 8006b92:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006b94:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	dd28      	ble.n	8006bec <_dtoa_r+0x2a4>
 8006b9a:	469b      	mov	fp, r3
 8006b9c:	9308      	str	r3, [sp, #32]
 8006b9e:	2100      	movs	r1, #0
 8006ba0:	2204      	movs	r2, #4
 8006ba2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006ba6:	f102 0514 	add.w	r5, r2, #20
 8006baa:	429d      	cmp	r5, r3
 8006bac:	d926      	bls.n	8006bfc <_dtoa_r+0x2b4>
 8006bae:	6041      	str	r1, [r0, #4]
 8006bb0:	4648      	mov	r0, r9
 8006bb2:	f000 fce5 	bl	8007580 <_Balloc>
 8006bb6:	4682      	mov	sl, r0
 8006bb8:	2800      	cmp	r0, #0
 8006bba:	d143      	bne.n	8006c44 <_dtoa_r+0x2fc>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	f240 11af 	movw	r1, #431	@ 0x1af
 8006bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8006c40 <_dtoa_r+0x2f8>)
 8006bc4:	e6d4      	b.n	8006970 <_dtoa_r+0x28>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	e7e3      	b.n	8006b92 <_dtoa_r+0x24a>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	e7d5      	b.n	8006b7a <_dtoa_r+0x232>
 8006bce:	2401      	movs	r4, #1
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006bd4:	9320      	str	r3, [sp, #128]	@ 0x80
 8006bd6:	f04f 3bff 	mov.w	fp, #4294967295
 8006bda:	2200      	movs	r2, #0
 8006bdc:	2312      	movs	r3, #18
 8006bde:	f8cd b020 	str.w	fp, [sp, #32]
 8006be2:	9221      	str	r2, [sp, #132]	@ 0x84
 8006be4:	e7db      	b.n	8006b9e <_dtoa_r+0x256>
 8006be6:	2301      	movs	r3, #1
 8006be8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006bea:	e7f4      	b.n	8006bd6 <_dtoa_r+0x28e>
 8006bec:	f04f 0b01 	mov.w	fp, #1
 8006bf0:	465b      	mov	r3, fp
 8006bf2:	f8cd b020 	str.w	fp, [sp, #32]
 8006bf6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006bfa:	e7d0      	b.n	8006b9e <_dtoa_r+0x256>
 8006bfc:	3101      	adds	r1, #1
 8006bfe:	0052      	lsls	r2, r2, #1
 8006c00:	e7d1      	b.n	8006ba6 <_dtoa_r+0x25e>
 8006c02:	bf00      	nop
 8006c04:	f3af 8000 	nop.w
 8006c08:	636f4361 	.word	0x636f4361
 8006c0c:	3fd287a7 	.word	0x3fd287a7
 8006c10:	8b60c8b3 	.word	0x8b60c8b3
 8006c14:	3fc68a28 	.word	0x3fc68a28
 8006c18:	509f79fb 	.word	0x509f79fb
 8006c1c:	3fd34413 	.word	0x3fd34413
 8006c20:	08009c3c 	.word	0x08009c3c
 8006c24:	08009c53 	.word	0x08009c53
 8006c28:	7ff00000 	.word	0x7ff00000
 8006c2c:	08009c38 	.word	0x08009c38
 8006c30:	08009c07 	.word	0x08009c07
 8006c34:	08009c06 	.word	0x08009c06
 8006c38:	3ff80000 	.word	0x3ff80000
 8006c3c:	08009e00 	.word	0x08009e00
 8006c40:	08009cab 	.word	0x08009cab
 8006c44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006c48:	6018      	str	r0, [r3, #0]
 8006c4a:	9b08      	ldr	r3, [sp, #32]
 8006c4c:	2b0e      	cmp	r3, #14
 8006c4e:	f200 80a1 	bhi.w	8006d94 <_dtoa_r+0x44c>
 8006c52:	2c00      	cmp	r4, #0
 8006c54:	f000 809e 	beq.w	8006d94 <_dtoa_r+0x44c>
 8006c58:	2f00      	cmp	r7, #0
 8006c5a:	dd33      	ble.n	8006cc4 <_dtoa_r+0x37c>
 8006c5c:	4b9c      	ldr	r3, [pc, #624]	@ (8006ed0 <_dtoa_r+0x588>)
 8006c5e:	f007 020f 	and.w	r2, r7, #15
 8006c62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c66:	05f8      	lsls	r0, r7, #23
 8006c68:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006c6c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006c70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006c74:	d516      	bpl.n	8006ca4 <_dtoa_r+0x35c>
 8006c76:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006c7a:	4b96      	ldr	r3, [pc, #600]	@ (8006ed4 <_dtoa_r+0x58c>)
 8006c7c:	2603      	movs	r6, #3
 8006c7e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006c82:	f7f9 fd53 	bl	800072c <__aeabi_ddiv>
 8006c86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006c8a:	f004 040f 	and.w	r4, r4, #15
 8006c8e:	4d91      	ldr	r5, [pc, #580]	@ (8006ed4 <_dtoa_r+0x58c>)
 8006c90:	b954      	cbnz	r4, 8006ca8 <_dtoa_r+0x360>
 8006c92:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006c96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006c9a:	f7f9 fd47 	bl	800072c <__aeabi_ddiv>
 8006c9e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006ca2:	e028      	b.n	8006cf6 <_dtoa_r+0x3ae>
 8006ca4:	2602      	movs	r6, #2
 8006ca6:	e7f2      	b.n	8006c8e <_dtoa_r+0x346>
 8006ca8:	07e1      	lsls	r1, r4, #31
 8006caa:	d508      	bpl.n	8006cbe <_dtoa_r+0x376>
 8006cac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006cb0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006cb4:	f7f9 fc10 	bl	80004d8 <__aeabi_dmul>
 8006cb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006cbc:	3601      	adds	r6, #1
 8006cbe:	1064      	asrs	r4, r4, #1
 8006cc0:	3508      	adds	r5, #8
 8006cc2:	e7e5      	b.n	8006c90 <_dtoa_r+0x348>
 8006cc4:	f000 80af 	beq.w	8006e26 <_dtoa_r+0x4de>
 8006cc8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ccc:	427c      	negs	r4, r7
 8006cce:	4b80      	ldr	r3, [pc, #512]	@ (8006ed0 <_dtoa_r+0x588>)
 8006cd0:	f004 020f 	and.w	r2, r4, #15
 8006cd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cdc:	f7f9 fbfc 	bl	80004d8 <__aeabi_dmul>
 8006ce0:	2602      	movs	r6, #2
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006ce8:	4d7a      	ldr	r5, [pc, #488]	@ (8006ed4 <_dtoa_r+0x58c>)
 8006cea:	1124      	asrs	r4, r4, #4
 8006cec:	2c00      	cmp	r4, #0
 8006cee:	f040 808f 	bne.w	8006e10 <_dtoa_r+0x4c8>
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d1d3      	bne.n	8006c9e <_dtoa_r+0x356>
 8006cf6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006cfa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 8094 	beq.w	8006e2a <_dtoa_r+0x4e2>
 8006d02:	2200      	movs	r2, #0
 8006d04:	4620      	mov	r0, r4
 8006d06:	4629      	mov	r1, r5
 8006d08:	4b73      	ldr	r3, [pc, #460]	@ (8006ed8 <_dtoa_r+0x590>)
 8006d0a:	f7f9 fe57 	bl	80009bc <__aeabi_dcmplt>
 8006d0e:	2800      	cmp	r0, #0
 8006d10:	f000 808b 	beq.w	8006e2a <_dtoa_r+0x4e2>
 8006d14:	9b08      	ldr	r3, [sp, #32]
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f000 8087 	beq.w	8006e2a <_dtoa_r+0x4e2>
 8006d1c:	f1bb 0f00 	cmp.w	fp, #0
 8006d20:	dd34      	ble.n	8006d8c <_dtoa_r+0x444>
 8006d22:	4620      	mov	r0, r4
 8006d24:	2200      	movs	r2, #0
 8006d26:	4629      	mov	r1, r5
 8006d28:	4b6c      	ldr	r3, [pc, #432]	@ (8006edc <_dtoa_r+0x594>)
 8006d2a:	f7f9 fbd5 	bl	80004d8 <__aeabi_dmul>
 8006d2e:	465c      	mov	r4, fp
 8006d30:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006d34:	f107 38ff 	add.w	r8, r7, #4294967295
 8006d38:	3601      	adds	r6, #1
 8006d3a:	4630      	mov	r0, r6
 8006d3c:	f7f9 fb62 	bl	8000404 <__aeabi_i2d>
 8006d40:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006d44:	f7f9 fbc8 	bl	80004d8 <__aeabi_dmul>
 8006d48:	2200      	movs	r2, #0
 8006d4a:	4b65      	ldr	r3, [pc, #404]	@ (8006ee0 <_dtoa_r+0x598>)
 8006d4c:	f7f9 fa0e 	bl	800016c <__adddf3>
 8006d50:	4605      	mov	r5, r0
 8006d52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006d56:	2c00      	cmp	r4, #0
 8006d58:	d16a      	bne.n	8006e30 <_dtoa_r+0x4e8>
 8006d5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	4b60      	ldr	r3, [pc, #384]	@ (8006ee4 <_dtoa_r+0x59c>)
 8006d62:	f7f9 fa01 	bl	8000168 <__aeabi_dsub>
 8006d66:	4602      	mov	r2, r0
 8006d68:	460b      	mov	r3, r1
 8006d6a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006d6e:	462a      	mov	r2, r5
 8006d70:	4633      	mov	r3, r6
 8006d72:	f7f9 fe41 	bl	80009f8 <__aeabi_dcmpgt>
 8006d76:	2800      	cmp	r0, #0
 8006d78:	f040 8298 	bne.w	80072ac <_dtoa_r+0x964>
 8006d7c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d80:	462a      	mov	r2, r5
 8006d82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006d86:	f7f9 fe19 	bl	80009bc <__aeabi_dcmplt>
 8006d8a:	bb38      	cbnz	r0, 8006ddc <_dtoa_r+0x494>
 8006d8c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006d90:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006d94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	f2c0 8157 	blt.w	800704a <_dtoa_r+0x702>
 8006d9c:	2f0e      	cmp	r7, #14
 8006d9e:	f300 8154 	bgt.w	800704a <_dtoa_r+0x702>
 8006da2:	4b4b      	ldr	r3, [pc, #300]	@ (8006ed0 <_dtoa_r+0x588>)
 8006da4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006da8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006dac:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006db0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	f280 80e5 	bge.w	8006f82 <_dtoa_r+0x63a>
 8006db8:	9b08      	ldr	r3, [sp, #32]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	f300 80e1 	bgt.w	8006f82 <_dtoa_r+0x63a>
 8006dc0:	d10c      	bne.n	8006ddc <_dtoa_r+0x494>
 8006dc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	4b46      	ldr	r3, [pc, #280]	@ (8006ee4 <_dtoa_r+0x59c>)
 8006dca:	f7f9 fb85 	bl	80004d8 <__aeabi_dmul>
 8006dce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006dd2:	f7f9 fe07 	bl	80009e4 <__aeabi_dcmpge>
 8006dd6:	2800      	cmp	r0, #0
 8006dd8:	f000 8266 	beq.w	80072a8 <_dtoa_r+0x960>
 8006ddc:	2400      	movs	r4, #0
 8006dde:	4625      	mov	r5, r4
 8006de0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006de2:	4656      	mov	r6, sl
 8006de4:	ea6f 0803 	mvn.w	r8, r3
 8006de8:	2700      	movs	r7, #0
 8006dea:	4621      	mov	r1, r4
 8006dec:	4648      	mov	r0, r9
 8006dee:	f000 fc07 	bl	8007600 <_Bfree>
 8006df2:	2d00      	cmp	r5, #0
 8006df4:	f000 80bd 	beq.w	8006f72 <_dtoa_r+0x62a>
 8006df8:	b12f      	cbz	r7, 8006e06 <_dtoa_r+0x4be>
 8006dfa:	42af      	cmp	r7, r5
 8006dfc:	d003      	beq.n	8006e06 <_dtoa_r+0x4be>
 8006dfe:	4639      	mov	r1, r7
 8006e00:	4648      	mov	r0, r9
 8006e02:	f000 fbfd 	bl	8007600 <_Bfree>
 8006e06:	4629      	mov	r1, r5
 8006e08:	4648      	mov	r0, r9
 8006e0a:	f000 fbf9 	bl	8007600 <_Bfree>
 8006e0e:	e0b0      	b.n	8006f72 <_dtoa_r+0x62a>
 8006e10:	07e2      	lsls	r2, r4, #31
 8006e12:	d505      	bpl.n	8006e20 <_dtoa_r+0x4d8>
 8006e14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006e18:	f7f9 fb5e 	bl	80004d8 <__aeabi_dmul>
 8006e1c:	2301      	movs	r3, #1
 8006e1e:	3601      	adds	r6, #1
 8006e20:	1064      	asrs	r4, r4, #1
 8006e22:	3508      	adds	r5, #8
 8006e24:	e762      	b.n	8006cec <_dtoa_r+0x3a4>
 8006e26:	2602      	movs	r6, #2
 8006e28:	e765      	b.n	8006cf6 <_dtoa_r+0x3ae>
 8006e2a:	46b8      	mov	r8, r7
 8006e2c:	9c08      	ldr	r4, [sp, #32]
 8006e2e:	e784      	b.n	8006d3a <_dtoa_r+0x3f2>
 8006e30:	4b27      	ldr	r3, [pc, #156]	@ (8006ed0 <_dtoa_r+0x588>)
 8006e32:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006e34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e3c:	4454      	add	r4, sl
 8006e3e:	2900      	cmp	r1, #0
 8006e40:	d054      	beq.n	8006eec <_dtoa_r+0x5a4>
 8006e42:	2000      	movs	r0, #0
 8006e44:	4928      	ldr	r1, [pc, #160]	@ (8006ee8 <_dtoa_r+0x5a0>)
 8006e46:	f7f9 fc71 	bl	800072c <__aeabi_ddiv>
 8006e4a:	4633      	mov	r3, r6
 8006e4c:	462a      	mov	r2, r5
 8006e4e:	f7f9 f98b 	bl	8000168 <__aeabi_dsub>
 8006e52:	4656      	mov	r6, sl
 8006e54:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006e58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e5c:	f7f9 fdec 	bl	8000a38 <__aeabi_d2iz>
 8006e60:	4605      	mov	r5, r0
 8006e62:	f7f9 facf 	bl	8000404 <__aeabi_i2d>
 8006e66:	4602      	mov	r2, r0
 8006e68:	460b      	mov	r3, r1
 8006e6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e6e:	f7f9 f97b 	bl	8000168 <__aeabi_dsub>
 8006e72:	4602      	mov	r2, r0
 8006e74:	460b      	mov	r3, r1
 8006e76:	3530      	adds	r5, #48	@ 0x30
 8006e78:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006e7c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e80:	f806 5b01 	strb.w	r5, [r6], #1
 8006e84:	f7f9 fd9a 	bl	80009bc <__aeabi_dcmplt>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	d172      	bne.n	8006f72 <_dtoa_r+0x62a>
 8006e8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006e90:	2000      	movs	r0, #0
 8006e92:	4911      	ldr	r1, [pc, #68]	@ (8006ed8 <_dtoa_r+0x590>)
 8006e94:	f7f9 f968 	bl	8000168 <__aeabi_dsub>
 8006e98:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006e9c:	f7f9 fd8e 	bl	80009bc <__aeabi_dcmplt>
 8006ea0:	2800      	cmp	r0, #0
 8006ea2:	f040 80b4 	bne.w	800700e <_dtoa_r+0x6c6>
 8006ea6:	42a6      	cmp	r6, r4
 8006ea8:	f43f af70 	beq.w	8006d8c <_dtoa_r+0x444>
 8006eac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	4b0a      	ldr	r3, [pc, #40]	@ (8006edc <_dtoa_r+0x594>)
 8006eb4:	f7f9 fb10 	bl	80004d8 <__aeabi_dmul>
 8006eb8:	2200      	movs	r2, #0
 8006eba:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006ebe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ec2:	4b06      	ldr	r3, [pc, #24]	@ (8006edc <_dtoa_r+0x594>)
 8006ec4:	f7f9 fb08 	bl	80004d8 <__aeabi_dmul>
 8006ec8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006ecc:	e7c4      	b.n	8006e58 <_dtoa_r+0x510>
 8006ece:	bf00      	nop
 8006ed0:	08009e00 	.word	0x08009e00
 8006ed4:	08009dd8 	.word	0x08009dd8
 8006ed8:	3ff00000 	.word	0x3ff00000
 8006edc:	40240000 	.word	0x40240000
 8006ee0:	401c0000 	.word	0x401c0000
 8006ee4:	40140000 	.word	0x40140000
 8006ee8:	3fe00000 	.word	0x3fe00000
 8006eec:	4631      	mov	r1, r6
 8006eee:	4628      	mov	r0, r5
 8006ef0:	f7f9 faf2 	bl	80004d8 <__aeabi_dmul>
 8006ef4:	4656      	mov	r6, sl
 8006ef6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006efa:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006efc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f00:	f7f9 fd9a 	bl	8000a38 <__aeabi_d2iz>
 8006f04:	4605      	mov	r5, r0
 8006f06:	f7f9 fa7d 	bl	8000404 <__aeabi_i2d>
 8006f0a:	4602      	mov	r2, r0
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f12:	f7f9 f929 	bl	8000168 <__aeabi_dsub>
 8006f16:	4602      	mov	r2, r0
 8006f18:	460b      	mov	r3, r1
 8006f1a:	3530      	adds	r5, #48	@ 0x30
 8006f1c:	f806 5b01 	strb.w	r5, [r6], #1
 8006f20:	42a6      	cmp	r6, r4
 8006f22:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006f26:	f04f 0200 	mov.w	r2, #0
 8006f2a:	d124      	bne.n	8006f76 <_dtoa_r+0x62e>
 8006f2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006f30:	4bae      	ldr	r3, [pc, #696]	@ (80071ec <_dtoa_r+0x8a4>)
 8006f32:	f7f9 f91b 	bl	800016c <__adddf3>
 8006f36:	4602      	mov	r2, r0
 8006f38:	460b      	mov	r3, r1
 8006f3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f3e:	f7f9 fd5b 	bl	80009f8 <__aeabi_dcmpgt>
 8006f42:	2800      	cmp	r0, #0
 8006f44:	d163      	bne.n	800700e <_dtoa_r+0x6c6>
 8006f46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	49a7      	ldr	r1, [pc, #668]	@ (80071ec <_dtoa_r+0x8a4>)
 8006f4e:	f7f9 f90b 	bl	8000168 <__aeabi_dsub>
 8006f52:	4602      	mov	r2, r0
 8006f54:	460b      	mov	r3, r1
 8006f56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006f5a:	f7f9 fd2f 	bl	80009bc <__aeabi_dcmplt>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	f43f af14 	beq.w	8006d8c <_dtoa_r+0x444>
 8006f64:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006f66:	1e73      	subs	r3, r6, #1
 8006f68:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006f6a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006f6e:	2b30      	cmp	r3, #48	@ 0x30
 8006f70:	d0f8      	beq.n	8006f64 <_dtoa_r+0x61c>
 8006f72:	4647      	mov	r7, r8
 8006f74:	e03b      	b.n	8006fee <_dtoa_r+0x6a6>
 8006f76:	4b9e      	ldr	r3, [pc, #632]	@ (80071f0 <_dtoa_r+0x8a8>)
 8006f78:	f7f9 faae 	bl	80004d8 <__aeabi_dmul>
 8006f7c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f80:	e7bc      	b.n	8006efc <_dtoa_r+0x5b4>
 8006f82:	4656      	mov	r6, sl
 8006f84:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006f88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	4629      	mov	r1, r5
 8006f90:	f7f9 fbcc 	bl	800072c <__aeabi_ddiv>
 8006f94:	f7f9 fd50 	bl	8000a38 <__aeabi_d2iz>
 8006f98:	4680      	mov	r8, r0
 8006f9a:	f7f9 fa33 	bl	8000404 <__aeabi_i2d>
 8006f9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fa2:	f7f9 fa99 	bl	80004d8 <__aeabi_dmul>
 8006fa6:	4602      	mov	r2, r0
 8006fa8:	460b      	mov	r3, r1
 8006faa:	4620      	mov	r0, r4
 8006fac:	4629      	mov	r1, r5
 8006fae:	f7f9 f8db 	bl	8000168 <__aeabi_dsub>
 8006fb2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006fb6:	9d08      	ldr	r5, [sp, #32]
 8006fb8:	f806 4b01 	strb.w	r4, [r6], #1
 8006fbc:	eba6 040a 	sub.w	r4, r6, sl
 8006fc0:	42a5      	cmp	r5, r4
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	d133      	bne.n	8007030 <_dtoa_r+0x6e8>
 8006fc8:	f7f9 f8d0 	bl	800016c <__adddf3>
 8006fcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fd0:	4604      	mov	r4, r0
 8006fd2:	460d      	mov	r5, r1
 8006fd4:	f7f9 fd10 	bl	80009f8 <__aeabi_dcmpgt>
 8006fd8:	b9c0      	cbnz	r0, 800700c <_dtoa_r+0x6c4>
 8006fda:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006fde:	4620      	mov	r0, r4
 8006fe0:	4629      	mov	r1, r5
 8006fe2:	f7f9 fce1 	bl	80009a8 <__aeabi_dcmpeq>
 8006fe6:	b110      	cbz	r0, 8006fee <_dtoa_r+0x6a6>
 8006fe8:	f018 0f01 	tst.w	r8, #1
 8006fec:	d10e      	bne.n	800700c <_dtoa_r+0x6c4>
 8006fee:	4648      	mov	r0, r9
 8006ff0:	9903      	ldr	r1, [sp, #12]
 8006ff2:	f000 fb05 	bl	8007600 <_Bfree>
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	7033      	strb	r3, [r6, #0]
 8006ffa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006ffc:	3701      	adds	r7, #1
 8006ffe:	601f      	str	r7, [r3, #0]
 8007000:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 824b 	beq.w	800749e <_dtoa_r+0xb56>
 8007008:	601e      	str	r6, [r3, #0]
 800700a:	e248      	b.n	800749e <_dtoa_r+0xb56>
 800700c:	46b8      	mov	r8, r7
 800700e:	4633      	mov	r3, r6
 8007010:	461e      	mov	r6, r3
 8007012:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007016:	2a39      	cmp	r2, #57	@ 0x39
 8007018:	d106      	bne.n	8007028 <_dtoa_r+0x6e0>
 800701a:	459a      	cmp	sl, r3
 800701c:	d1f8      	bne.n	8007010 <_dtoa_r+0x6c8>
 800701e:	2230      	movs	r2, #48	@ 0x30
 8007020:	f108 0801 	add.w	r8, r8, #1
 8007024:	f88a 2000 	strb.w	r2, [sl]
 8007028:	781a      	ldrb	r2, [r3, #0]
 800702a:	3201      	adds	r2, #1
 800702c:	701a      	strb	r2, [r3, #0]
 800702e:	e7a0      	b.n	8006f72 <_dtoa_r+0x62a>
 8007030:	2200      	movs	r2, #0
 8007032:	4b6f      	ldr	r3, [pc, #444]	@ (80071f0 <_dtoa_r+0x8a8>)
 8007034:	f7f9 fa50 	bl	80004d8 <__aeabi_dmul>
 8007038:	2200      	movs	r2, #0
 800703a:	2300      	movs	r3, #0
 800703c:	4604      	mov	r4, r0
 800703e:	460d      	mov	r5, r1
 8007040:	f7f9 fcb2 	bl	80009a8 <__aeabi_dcmpeq>
 8007044:	2800      	cmp	r0, #0
 8007046:	d09f      	beq.n	8006f88 <_dtoa_r+0x640>
 8007048:	e7d1      	b.n	8006fee <_dtoa_r+0x6a6>
 800704a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800704c:	2a00      	cmp	r2, #0
 800704e:	f000 80ea 	beq.w	8007226 <_dtoa_r+0x8de>
 8007052:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007054:	2a01      	cmp	r2, #1
 8007056:	f300 80cd 	bgt.w	80071f4 <_dtoa_r+0x8ac>
 800705a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800705c:	2a00      	cmp	r2, #0
 800705e:	f000 80c1 	beq.w	80071e4 <_dtoa_r+0x89c>
 8007062:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007066:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007068:	9e04      	ldr	r6, [sp, #16]
 800706a:	9a04      	ldr	r2, [sp, #16]
 800706c:	2101      	movs	r1, #1
 800706e:	441a      	add	r2, r3
 8007070:	9204      	str	r2, [sp, #16]
 8007072:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007074:	4648      	mov	r0, r9
 8007076:	441a      	add	r2, r3
 8007078:	9209      	str	r2, [sp, #36]	@ 0x24
 800707a:	f000 fbbf 	bl	80077fc <__i2b>
 800707e:	4605      	mov	r5, r0
 8007080:	b166      	cbz	r6, 800709c <_dtoa_r+0x754>
 8007082:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007084:	2b00      	cmp	r3, #0
 8007086:	dd09      	ble.n	800709c <_dtoa_r+0x754>
 8007088:	42b3      	cmp	r3, r6
 800708a:	bfa8      	it	ge
 800708c:	4633      	movge	r3, r6
 800708e:	9a04      	ldr	r2, [sp, #16]
 8007090:	1af6      	subs	r6, r6, r3
 8007092:	1ad2      	subs	r2, r2, r3
 8007094:	9204      	str	r2, [sp, #16]
 8007096:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	9309      	str	r3, [sp, #36]	@ 0x24
 800709c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800709e:	b30b      	cbz	r3, 80070e4 <_dtoa_r+0x79c>
 80070a0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f000 80c6 	beq.w	8007234 <_dtoa_r+0x8ec>
 80070a8:	2c00      	cmp	r4, #0
 80070aa:	f000 80c0 	beq.w	800722e <_dtoa_r+0x8e6>
 80070ae:	4629      	mov	r1, r5
 80070b0:	4622      	mov	r2, r4
 80070b2:	4648      	mov	r0, r9
 80070b4:	f000 fc5a 	bl	800796c <__pow5mult>
 80070b8:	9a03      	ldr	r2, [sp, #12]
 80070ba:	4601      	mov	r1, r0
 80070bc:	4605      	mov	r5, r0
 80070be:	4648      	mov	r0, r9
 80070c0:	f000 fbb2 	bl	8007828 <__multiply>
 80070c4:	9903      	ldr	r1, [sp, #12]
 80070c6:	4680      	mov	r8, r0
 80070c8:	4648      	mov	r0, r9
 80070ca:	f000 fa99 	bl	8007600 <_Bfree>
 80070ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070d0:	1b1b      	subs	r3, r3, r4
 80070d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80070d4:	f000 80b1 	beq.w	800723a <_dtoa_r+0x8f2>
 80070d8:	4641      	mov	r1, r8
 80070da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80070dc:	4648      	mov	r0, r9
 80070de:	f000 fc45 	bl	800796c <__pow5mult>
 80070e2:	9003      	str	r0, [sp, #12]
 80070e4:	2101      	movs	r1, #1
 80070e6:	4648      	mov	r0, r9
 80070e8:	f000 fb88 	bl	80077fc <__i2b>
 80070ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80070ee:	4604      	mov	r4, r0
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 81d8 	beq.w	80074a6 <_dtoa_r+0xb5e>
 80070f6:	461a      	mov	r2, r3
 80070f8:	4601      	mov	r1, r0
 80070fa:	4648      	mov	r0, r9
 80070fc:	f000 fc36 	bl	800796c <__pow5mult>
 8007100:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007102:	4604      	mov	r4, r0
 8007104:	2b01      	cmp	r3, #1
 8007106:	f300 809f 	bgt.w	8007248 <_dtoa_r+0x900>
 800710a:	9b06      	ldr	r3, [sp, #24]
 800710c:	2b00      	cmp	r3, #0
 800710e:	f040 8097 	bne.w	8007240 <_dtoa_r+0x8f8>
 8007112:	9b07      	ldr	r3, [sp, #28]
 8007114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007118:	2b00      	cmp	r3, #0
 800711a:	f040 8093 	bne.w	8007244 <_dtoa_r+0x8fc>
 800711e:	9b07      	ldr	r3, [sp, #28]
 8007120:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007124:	0d1b      	lsrs	r3, r3, #20
 8007126:	051b      	lsls	r3, r3, #20
 8007128:	b133      	cbz	r3, 8007138 <_dtoa_r+0x7f0>
 800712a:	9b04      	ldr	r3, [sp, #16]
 800712c:	3301      	adds	r3, #1
 800712e:	9304      	str	r3, [sp, #16]
 8007130:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007132:	3301      	adds	r3, #1
 8007134:	9309      	str	r3, [sp, #36]	@ 0x24
 8007136:	2301      	movs	r3, #1
 8007138:	930a      	str	r3, [sp, #40]	@ 0x28
 800713a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800713c:	2b00      	cmp	r3, #0
 800713e:	f000 81b8 	beq.w	80074b2 <_dtoa_r+0xb6a>
 8007142:	6923      	ldr	r3, [r4, #16]
 8007144:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007148:	6918      	ldr	r0, [r3, #16]
 800714a:	f000 fb0b 	bl	8007764 <__hi0bits>
 800714e:	f1c0 0020 	rsb	r0, r0, #32
 8007152:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007154:	4418      	add	r0, r3
 8007156:	f010 001f 	ands.w	r0, r0, #31
 800715a:	f000 8082 	beq.w	8007262 <_dtoa_r+0x91a>
 800715e:	f1c0 0320 	rsb	r3, r0, #32
 8007162:	2b04      	cmp	r3, #4
 8007164:	dd73      	ble.n	800724e <_dtoa_r+0x906>
 8007166:	9b04      	ldr	r3, [sp, #16]
 8007168:	f1c0 001c 	rsb	r0, r0, #28
 800716c:	4403      	add	r3, r0
 800716e:	9304      	str	r3, [sp, #16]
 8007170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007172:	4406      	add	r6, r0
 8007174:	4403      	add	r3, r0
 8007176:	9309      	str	r3, [sp, #36]	@ 0x24
 8007178:	9b04      	ldr	r3, [sp, #16]
 800717a:	2b00      	cmp	r3, #0
 800717c:	dd05      	ble.n	800718a <_dtoa_r+0x842>
 800717e:	461a      	mov	r2, r3
 8007180:	4648      	mov	r0, r9
 8007182:	9903      	ldr	r1, [sp, #12]
 8007184:	f000 fc4c 	bl	8007a20 <__lshift>
 8007188:	9003      	str	r0, [sp, #12]
 800718a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800718c:	2b00      	cmp	r3, #0
 800718e:	dd05      	ble.n	800719c <_dtoa_r+0x854>
 8007190:	4621      	mov	r1, r4
 8007192:	461a      	mov	r2, r3
 8007194:	4648      	mov	r0, r9
 8007196:	f000 fc43 	bl	8007a20 <__lshift>
 800719a:	4604      	mov	r4, r0
 800719c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d061      	beq.n	8007266 <_dtoa_r+0x91e>
 80071a2:	4621      	mov	r1, r4
 80071a4:	9803      	ldr	r0, [sp, #12]
 80071a6:	f000 fca7 	bl	8007af8 <__mcmp>
 80071aa:	2800      	cmp	r0, #0
 80071ac:	da5b      	bge.n	8007266 <_dtoa_r+0x91e>
 80071ae:	2300      	movs	r3, #0
 80071b0:	220a      	movs	r2, #10
 80071b2:	4648      	mov	r0, r9
 80071b4:	9903      	ldr	r1, [sp, #12]
 80071b6:	f000 fa45 	bl	8007644 <__multadd>
 80071ba:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071bc:	f107 38ff 	add.w	r8, r7, #4294967295
 80071c0:	9003      	str	r0, [sp, #12]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	f000 8177 	beq.w	80074b6 <_dtoa_r+0xb6e>
 80071c8:	4629      	mov	r1, r5
 80071ca:	2300      	movs	r3, #0
 80071cc:	220a      	movs	r2, #10
 80071ce:	4648      	mov	r0, r9
 80071d0:	f000 fa38 	bl	8007644 <__multadd>
 80071d4:	f1bb 0f00 	cmp.w	fp, #0
 80071d8:	4605      	mov	r5, r0
 80071da:	dc6f      	bgt.n	80072bc <_dtoa_r+0x974>
 80071dc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80071de:	2b02      	cmp	r3, #2
 80071e0:	dc49      	bgt.n	8007276 <_dtoa_r+0x92e>
 80071e2:	e06b      	b.n	80072bc <_dtoa_r+0x974>
 80071e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80071e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80071ea:	e73c      	b.n	8007066 <_dtoa_r+0x71e>
 80071ec:	3fe00000 	.word	0x3fe00000
 80071f0:	40240000 	.word	0x40240000
 80071f4:	9b08      	ldr	r3, [sp, #32]
 80071f6:	1e5c      	subs	r4, r3, #1
 80071f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071fa:	42a3      	cmp	r3, r4
 80071fc:	db09      	blt.n	8007212 <_dtoa_r+0x8ca>
 80071fe:	1b1c      	subs	r4, r3, r4
 8007200:	9b08      	ldr	r3, [sp, #32]
 8007202:	2b00      	cmp	r3, #0
 8007204:	f6bf af30 	bge.w	8007068 <_dtoa_r+0x720>
 8007208:	9b04      	ldr	r3, [sp, #16]
 800720a:	9a08      	ldr	r2, [sp, #32]
 800720c:	1a9e      	subs	r6, r3, r2
 800720e:	2300      	movs	r3, #0
 8007210:	e72b      	b.n	800706a <_dtoa_r+0x722>
 8007212:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007214:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007216:	1ae3      	subs	r3, r4, r3
 8007218:	441a      	add	r2, r3
 800721a:	940a      	str	r4, [sp, #40]	@ 0x28
 800721c:	9e04      	ldr	r6, [sp, #16]
 800721e:	2400      	movs	r4, #0
 8007220:	9b08      	ldr	r3, [sp, #32]
 8007222:	920e      	str	r2, [sp, #56]	@ 0x38
 8007224:	e721      	b.n	800706a <_dtoa_r+0x722>
 8007226:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007228:	9e04      	ldr	r6, [sp, #16]
 800722a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800722c:	e728      	b.n	8007080 <_dtoa_r+0x738>
 800722e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007232:	e751      	b.n	80070d8 <_dtoa_r+0x790>
 8007234:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007236:	9903      	ldr	r1, [sp, #12]
 8007238:	e750      	b.n	80070dc <_dtoa_r+0x794>
 800723a:	f8cd 800c 	str.w	r8, [sp, #12]
 800723e:	e751      	b.n	80070e4 <_dtoa_r+0x79c>
 8007240:	2300      	movs	r3, #0
 8007242:	e779      	b.n	8007138 <_dtoa_r+0x7f0>
 8007244:	9b06      	ldr	r3, [sp, #24]
 8007246:	e777      	b.n	8007138 <_dtoa_r+0x7f0>
 8007248:	2300      	movs	r3, #0
 800724a:	930a      	str	r3, [sp, #40]	@ 0x28
 800724c:	e779      	b.n	8007142 <_dtoa_r+0x7fa>
 800724e:	d093      	beq.n	8007178 <_dtoa_r+0x830>
 8007250:	9a04      	ldr	r2, [sp, #16]
 8007252:	331c      	adds	r3, #28
 8007254:	441a      	add	r2, r3
 8007256:	9204      	str	r2, [sp, #16]
 8007258:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800725a:	441e      	add	r6, r3
 800725c:	441a      	add	r2, r3
 800725e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007260:	e78a      	b.n	8007178 <_dtoa_r+0x830>
 8007262:	4603      	mov	r3, r0
 8007264:	e7f4      	b.n	8007250 <_dtoa_r+0x908>
 8007266:	9b08      	ldr	r3, [sp, #32]
 8007268:	46b8      	mov	r8, r7
 800726a:	2b00      	cmp	r3, #0
 800726c:	dc20      	bgt.n	80072b0 <_dtoa_r+0x968>
 800726e:	469b      	mov	fp, r3
 8007270:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007272:	2b02      	cmp	r3, #2
 8007274:	dd1e      	ble.n	80072b4 <_dtoa_r+0x96c>
 8007276:	f1bb 0f00 	cmp.w	fp, #0
 800727a:	f47f adb1 	bne.w	8006de0 <_dtoa_r+0x498>
 800727e:	4621      	mov	r1, r4
 8007280:	465b      	mov	r3, fp
 8007282:	2205      	movs	r2, #5
 8007284:	4648      	mov	r0, r9
 8007286:	f000 f9dd 	bl	8007644 <__multadd>
 800728a:	4601      	mov	r1, r0
 800728c:	4604      	mov	r4, r0
 800728e:	9803      	ldr	r0, [sp, #12]
 8007290:	f000 fc32 	bl	8007af8 <__mcmp>
 8007294:	2800      	cmp	r0, #0
 8007296:	f77f ada3 	ble.w	8006de0 <_dtoa_r+0x498>
 800729a:	4656      	mov	r6, sl
 800729c:	2331      	movs	r3, #49	@ 0x31
 800729e:	f108 0801 	add.w	r8, r8, #1
 80072a2:	f806 3b01 	strb.w	r3, [r6], #1
 80072a6:	e59f      	b.n	8006de8 <_dtoa_r+0x4a0>
 80072a8:	46b8      	mov	r8, r7
 80072aa:	9c08      	ldr	r4, [sp, #32]
 80072ac:	4625      	mov	r5, r4
 80072ae:	e7f4      	b.n	800729a <_dtoa_r+0x952>
 80072b0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80072b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f000 8101 	beq.w	80074be <_dtoa_r+0xb76>
 80072bc:	2e00      	cmp	r6, #0
 80072be:	dd05      	ble.n	80072cc <_dtoa_r+0x984>
 80072c0:	4629      	mov	r1, r5
 80072c2:	4632      	mov	r2, r6
 80072c4:	4648      	mov	r0, r9
 80072c6:	f000 fbab 	bl	8007a20 <__lshift>
 80072ca:	4605      	mov	r5, r0
 80072cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d05c      	beq.n	800738c <_dtoa_r+0xa44>
 80072d2:	4648      	mov	r0, r9
 80072d4:	6869      	ldr	r1, [r5, #4]
 80072d6:	f000 f953 	bl	8007580 <_Balloc>
 80072da:	4606      	mov	r6, r0
 80072dc:	b928      	cbnz	r0, 80072ea <_dtoa_r+0x9a2>
 80072de:	4602      	mov	r2, r0
 80072e0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80072e4:	4b80      	ldr	r3, [pc, #512]	@ (80074e8 <_dtoa_r+0xba0>)
 80072e6:	f7ff bb43 	b.w	8006970 <_dtoa_r+0x28>
 80072ea:	692a      	ldr	r2, [r5, #16]
 80072ec:	f105 010c 	add.w	r1, r5, #12
 80072f0:	3202      	adds	r2, #2
 80072f2:	0092      	lsls	r2, r2, #2
 80072f4:	300c      	adds	r0, #12
 80072f6:	f7ff fa8c 	bl	8006812 <memcpy>
 80072fa:	2201      	movs	r2, #1
 80072fc:	4631      	mov	r1, r6
 80072fe:	4648      	mov	r0, r9
 8007300:	f000 fb8e 	bl	8007a20 <__lshift>
 8007304:	462f      	mov	r7, r5
 8007306:	4605      	mov	r5, r0
 8007308:	f10a 0301 	add.w	r3, sl, #1
 800730c:	9304      	str	r3, [sp, #16]
 800730e:	eb0a 030b 	add.w	r3, sl, fp
 8007312:	930a      	str	r3, [sp, #40]	@ 0x28
 8007314:	9b06      	ldr	r3, [sp, #24]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	9309      	str	r3, [sp, #36]	@ 0x24
 800731c:	9b04      	ldr	r3, [sp, #16]
 800731e:	4621      	mov	r1, r4
 8007320:	9803      	ldr	r0, [sp, #12]
 8007322:	f103 3bff 	add.w	fp, r3, #4294967295
 8007326:	f7ff fa87 	bl	8006838 <quorem>
 800732a:	4603      	mov	r3, r0
 800732c:	4639      	mov	r1, r7
 800732e:	3330      	adds	r3, #48	@ 0x30
 8007330:	9006      	str	r0, [sp, #24]
 8007332:	9803      	ldr	r0, [sp, #12]
 8007334:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007336:	f000 fbdf 	bl	8007af8 <__mcmp>
 800733a:	462a      	mov	r2, r5
 800733c:	9008      	str	r0, [sp, #32]
 800733e:	4621      	mov	r1, r4
 8007340:	4648      	mov	r0, r9
 8007342:	f000 fbf5 	bl	8007b30 <__mdiff>
 8007346:	68c2      	ldr	r2, [r0, #12]
 8007348:	4606      	mov	r6, r0
 800734a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800734c:	bb02      	cbnz	r2, 8007390 <_dtoa_r+0xa48>
 800734e:	4601      	mov	r1, r0
 8007350:	9803      	ldr	r0, [sp, #12]
 8007352:	f000 fbd1 	bl	8007af8 <__mcmp>
 8007356:	4602      	mov	r2, r0
 8007358:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800735a:	4631      	mov	r1, r6
 800735c:	4648      	mov	r0, r9
 800735e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007362:	f000 f94d 	bl	8007600 <_Bfree>
 8007366:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007368:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800736a:	9e04      	ldr	r6, [sp, #16]
 800736c:	ea42 0103 	orr.w	r1, r2, r3
 8007370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007372:	4319      	orrs	r1, r3
 8007374:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007376:	d10d      	bne.n	8007394 <_dtoa_r+0xa4c>
 8007378:	2b39      	cmp	r3, #57	@ 0x39
 800737a:	d027      	beq.n	80073cc <_dtoa_r+0xa84>
 800737c:	9a08      	ldr	r2, [sp, #32]
 800737e:	2a00      	cmp	r2, #0
 8007380:	dd01      	ble.n	8007386 <_dtoa_r+0xa3e>
 8007382:	9b06      	ldr	r3, [sp, #24]
 8007384:	3331      	adds	r3, #49	@ 0x31
 8007386:	f88b 3000 	strb.w	r3, [fp]
 800738a:	e52e      	b.n	8006dea <_dtoa_r+0x4a2>
 800738c:	4628      	mov	r0, r5
 800738e:	e7b9      	b.n	8007304 <_dtoa_r+0x9bc>
 8007390:	2201      	movs	r2, #1
 8007392:	e7e2      	b.n	800735a <_dtoa_r+0xa12>
 8007394:	9908      	ldr	r1, [sp, #32]
 8007396:	2900      	cmp	r1, #0
 8007398:	db04      	blt.n	80073a4 <_dtoa_r+0xa5c>
 800739a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800739c:	4301      	orrs	r1, r0
 800739e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073a0:	4301      	orrs	r1, r0
 80073a2:	d120      	bne.n	80073e6 <_dtoa_r+0xa9e>
 80073a4:	2a00      	cmp	r2, #0
 80073a6:	ddee      	ble.n	8007386 <_dtoa_r+0xa3e>
 80073a8:	2201      	movs	r2, #1
 80073aa:	9903      	ldr	r1, [sp, #12]
 80073ac:	4648      	mov	r0, r9
 80073ae:	9304      	str	r3, [sp, #16]
 80073b0:	f000 fb36 	bl	8007a20 <__lshift>
 80073b4:	4621      	mov	r1, r4
 80073b6:	9003      	str	r0, [sp, #12]
 80073b8:	f000 fb9e 	bl	8007af8 <__mcmp>
 80073bc:	2800      	cmp	r0, #0
 80073be:	9b04      	ldr	r3, [sp, #16]
 80073c0:	dc02      	bgt.n	80073c8 <_dtoa_r+0xa80>
 80073c2:	d1e0      	bne.n	8007386 <_dtoa_r+0xa3e>
 80073c4:	07da      	lsls	r2, r3, #31
 80073c6:	d5de      	bpl.n	8007386 <_dtoa_r+0xa3e>
 80073c8:	2b39      	cmp	r3, #57	@ 0x39
 80073ca:	d1da      	bne.n	8007382 <_dtoa_r+0xa3a>
 80073cc:	2339      	movs	r3, #57	@ 0x39
 80073ce:	f88b 3000 	strb.w	r3, [fp]
 80073d2:	4633      	mov	r3, r6
 80073d4:	461e      	mov	r6, r3
 80073d6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80073da:	3b01      	subs	r3, #1
 80073dc:	2a39      	cmp	r2, #57	@ 0x39
 80073de:	d04e      	beq.n	800747e <_dtoa_r+0xb36>
 80073e0:	3201      	adds	r2, #1
 80073e2:	701a      	strb	r2, [r3, #0]
 80073e4:	e501      	b.n	8006dea <_dtoa_r+0x4a2>
 80073e6:	2a00      	cmp	r2, #0
 80073e8:	dd03      	ble.n	80073f2 <_dtoa_r+0xaaa>
 80073ea:	2b39      	cmp	r3, #57	@ 0x39
 80073ec:	d0ee      	beq.n	80073cc <_dtoa_r+0xa84>
 80073ee:	3301      	adds	r3, #1
 80073f0:	e7c9      	b.n	8007386 <_dtoa_r+0xa3e>
 80073f2:	9a04      	ldr	r2, [sp, #16]
 80073f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80073f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80073fa:	428a      	cmp	r2, r1
 80073fc:	d028      	beq.n	8007450 <_dtoa_r+0xb08>
 80073fe:	2300      	movs	r3, #0
 8007400:	220a      	movs	r2, #10
 8007402:	9903      	ldr	r1, [sp, #12]
 8007404:	4648      	mov	r0, r9
 8007406:	f000 f91d 	bl	8007644 <__multadd>
 800740a:	42af      	cmp	r7, r5
 800740c:	9003      	str	r0, [sp, #12]
 800740e:	f04f 0300 	mov.w	r3, #0
 8007412:	f04f 020a 	mov.w	r2, #10
 8007416:	4639      	mov	r1, r7
 8007418:	4648      	mov	r0, r9
 800741a:	d107      	bne.n	800742c <_dtoa_r+0xae4>
 800741c:	f000 f912 	bl	8007644 <__multadd>
 8007420:	4607      	mov	r7, r0
 8007422:	4605      	mov	r5, r0
 8007424:	9b04      	ldr	r3, [sp, #16]
 8007426:	3301      	adds	r3, #1
 8007428:	9304      	str	r3, [sp, #16]
 800742a:	e777      	b.n	800731c <_dtoa_r+0x9d4>
 800742c:	f000 f90a 	bl	8007644 <__multadd>
 8007430:	4629      	mov	r1, r5
 8007432:	4607      	mov	r7, r0
 8007434:	2300      	movs	r3, #0
 8007436:	220a      	movs	r2, #10
 8007438:	4648      	mov	r0, r9
 800743a:	f000 f903 	bl	8007644 <__multadd>
 800743e:	4605      	mov	r5, r0
 8007440:	e7f0      	b.n	8007424 <_dtoa_r+0xadc>
 8007442:	f1bb 0f00 	cmp.w	fp, #0
 8007446:	bfcc      	ite	gt
 8007448:	465e      	movgt	r6, fp
 800744a:	2601      	movle	r6, #1
 800744c:	2700      	movs	r7, #0
 800744e:	4456      	add	r6, sl
 8007450:	2201      	movs	r2, #1
 8007452:	9903      	ldr	r1, [sp, #12]
 8007454:	4648      	mov	r0, r9
 8007456:	9304      	str	r3, [sp, #16]
 8007458:	f000 fae2 	bl	8007a20 <__lshift>
 800745c:	4621      	mov	r1, r4
 800745e:	9003      	str	r0, [sp, #12]
 8007460:	f000 fb4a 	bl	8007af8 <__mcmp>
 8007464:	2800      	cmp	r0, #0
 8007466:	dcb4      	bgt.n	80073d2 <_dtoa_r+0xa8a>
 8007468:	d102      	bne.n	8007470 <_dtoa_r+0xb28>
 800746a:	9b04      	ldr	r3, [sp, #16]
 800746c:	07db      	lsls	r3, r3, #31
 800746e:	d4b0      	bmi.n	80073d2 <_dtoa_r+0xa8a>
 8007470:	4633      	mov	r3, r6
 8007472:	461e      	mov	r6, r3
 8007474:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007478:	2a30      	cmp	r2, #48	@ 0x30
 800747a:	d0fa      	beq.n	8007472 <_dtoa_r+0xb2a>
 800747c:	e4b5      	b.n	8006dea <_dtoa_r+0x4a2>
 800747e:	459a      	cmp	sl, r3
 8007480:	d1a8      	bne.n	80073d4 <_dtoa_r+0xa8c>
 8007482:	2331      	movs	r3, #49	@ 0x31
 8007484:	f108 0801 	add.w	r8, r8, #1
 8007488:	f88a 3000 	strb.w	r3, [sl]
 800748c:	e4ad      	b.n	8006dea <_dtoa_r+0x4a2>
 800748e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007490:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80074ec <_dtoa_r+0xba4>
 8007494:	b11b      	cbz	r3, 800749e <_dtoa_r+0xb56>
 8007496:	f10a 0308 	add.w	r3, sl, #8
 800749a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800749c:	6013      	str	r3, [r2, #0]
 800749e:	4650      	mov	r0, sl
 80074a0:	b017      	add	sp, #92	@ 0x5c
 80074a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	f77f ae2e 	ble.w	800710a <_dtoa_r+0x7c2>
 80074ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80074b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80074b2:	2001      	movs	r0, #1
 80074b4:	e64d      	b.n	8007152 <_dtoa_r+0x80a>
 80074b6:	f1bb 0f00 	cmp.w	fp, #0
 80074ba:	f77f aed9 	ble.w	8007270 <_dtoa_r+0x928>
 80074be:	4656      	mov	r6, sl
 80074c0:	4621      	mov	r1, r4
 80074c2:	9803      	ldr	r0, [sp, #12]
 80074c4:	f7ff f9b8 	bl	8006838 <quorem>
 80074c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80074cc:	f806 3b01 	strb.w	r3, [r6], #1
 80074d0:	eba6 020a 	sub.w	r2, r6, sl
 80074d4:	4593      	cmp	fp, r2
 80074d6:	ddb4      	ble.n	8007442 <_dtoa_r+0xafa>
 80074d8:	2300      	movs	r3, #0
 80074da:	220a      	movs	r2, #10
 80074dc:	4648      	mov	r0, r9
 80074de:	9903      	ldr	r1, [sp, #12]
 80074e0:	f000 f8b0 	bl	8007644 <__multadd>
 80074e4:	9003      	str	r0, [sp, #12]
 80074e6:	e7eb      	b.n	80074c0 <_dtoa_r+0xb78>
 80074e8:	08009cab 	.word	0x08009cab
 80074ec:	08009c2f 	.word	0x08009c2f

080074f0 <_free_r>:
 80074f0:	b538      	push	{r3, r4, r5, lr}
 80074f2:	4605      	mov	r5, r0
 80074f4:	2900      	cmp	r1, #0
 80074f6:	d040      	beq.n	800757a <_free_r+0x8a>
 80074f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074fc:	1f0c      	subs	r4, r1, #4
 80074fe:	2b00      	cmp	r3, #0
 8007500:	bfb8      	it	lt
 8007502:	18e4      	addlt	r4, r4, r3
 8007504:	f7fe f866 	bl	80055d4 <__malloc_lock>
 8007508:	4a1c      	ldr	r2, [pc, #112]	@ (800757c <_free_r+0x8c>)
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	b933      	cbnz	r3, 800751c <_free_r+0x2c>
 800750e:	6063      	str	r3, [r4, #4]
 8007510:	6014      	str	r4, [r2, #0]
 8007512:	4628      	mov	r0, r5
 8007514:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007518:	f7fe b862 	b.w	80055e0 <__malloc_unlock>
 800751c:	42a3      	cmp	r3, r4
 800751e:	d908      	bls.n	8007532 <_free_r+0x42>
 8007520:	6820      	ldr	r0, [r4, #0]
 8007522:	1821      	adds	r1, r4, r0
 8007524:	428b      	cmp	r3, r1
 8007526:	bf01      	itttt	eq
 8007528:	6819      	ldreq	r1, [r3, #0]
 800752a:	685b      	ldreq	r3, [r3, #4]
 800752c:	1809      	addeq	r1, r1, r0
 800752e:	6021      	streq	r1, [r4, #0]
 8007530:	e7ed      	b.n	800750e <_free_r+0x1e>
 8007532:	461a      	mov	r2, r3
 8007534:	685b      	ldr	r3, [r3, #4]
 8007536:	b10b      	cbz	r3, 800753c <_free_r+0x4c>
 8007538:	42a3      	cmp	r3, r4
 800753a:	d9fa      	bls.n	8007532 <_free_r+0x42>
 800753c:	6811      	ldr	r1, [r2, #0]
 800753e:	1850      	adds	r0, r2, r1
 8007540:	42a0      	cmp	r0, r4
 8007542:	d10b      	bne.n	800755c <_free_r+0x6c>
 8007544:	6820      	ldr	r0, [r4, #0]
 8007546:	4401      	add	r1, r0
 8007548:	1850      	adds	r0, r2, r1
 800754a:	4283      	cmp	r3, r0
 800754c:	6011      	str	r1, [r2, #0]
 800754e:	d1e0      	bne.n	8007512 <_free_r+0x22>
 8007550:	6818      	ldr	r0, [r3, #0]
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	4408      	add	r0, r1
 8007556:	6010      	str	r0, [r2, #0]
 8007558:	6053      	str	r3, [r2, #4]
 800755a:	e7da      	b.n	8007512 <_free_r+0x22>
 800755c:	d902      	bls.n	8007564 <_free_r+0x74>
 800755e:	230c      	movs	r3, #12
 8007560:	602b      	str	r3, [r5, #0]
 8007562:	e7d6      	b.n	8007512 <_free_r+0x22>
 8007564:	6820      	ldr	r0, [r4, #0]
 8007566:	1821      	adds	r1, r4, r0
 8007568:	428b      	cmp	r3, r1
 800756a:	bf01      	itttt	eq
 800756c:	6819      	ldreq	r1, [r3, #0]
 800756e:	685b      	ldreq	r3, [r3, #4]
 8007570:	1809      	addeq	r1, r1, r0
 8007572:	6021      	streq	r1, [r4, #0]
 8007574:	6063      	str	r3, [r4, #4]
 8007576:	6054      	str	r4, [r2, #4]
 8007578:	e7cb      	b.n	8007512 <_free_r+0x22>
 800757a:	bd38      	pop	{r3, r4, r5, pc}
 800757c:	200003e4 	.word	0x200003e4

08007580 <_Balloc>:
 8007580:	b570      	push	{r4, r5, r6, lr}
 8007582:	69c6      	ldr	r6, [r0, #28]
 8007584:	4604      	mov	r4, r0
 8007586:	460d      	mov	r5, r1
 8007588:	b976      	cbnz	r6, 80075a8 <_Balloc+0x28>
 800758a:	2010      	movs	r0, #16
 800758c:	f7fd ff78 	bl	8005480 <malloc>
 8007590:	4602      	mov	r2, r0
 8007592:	61e0      	str	r0, [r4, #28]
 8007594:	b920      	cbnz	r0, 80075a0 <_Balloc+0x20>
 8007596:	216b      	movs	r1, #107	@ 0x6b
 8007598:	4b17      	ldr	r3, [pc, #92]	@ (80075f8 <_Balloc+0x78>)
 800759a:	4818      	ldr	r0, [pc, #96]	@ (80075fc <_Balloc+0x7c>)
 800759c:	f001 ff04 	bl	80093a8 <__assert_func>
 80075a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80075a4:	6006      	str	r6, [r0, #0]
 80075a6:	60c6      	str	r6, [r0, #12]
 80075a8:	69e6      	ldr	r6, [r4, #28]
 80075aa:	68f3      	ldr	r3, [r6, #12]
 80075ac:	b183      	cbz	r3, 80075d0 <_Balloc+0x50>
 80075ae:	69e3      	ldr	r3, [r4, #28]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075b6:	b9b8      	cbnz	r0, 80075e8 <_Balloc+0x68>
 80075b8:	2101      	movs	r1, #1
 80075ba:	fa01 f605 	lsl.w	r6, r1, r5
 80075be:	1d72      	adds	r2, r6, #5
 80075c0:	4620      	mov	r0, r4
 80075c2:	0092      	lsls	r2, r2, #2
 80075c4:	f001 ff0e 	bl	80093e4 <_calloc_r>
 80075c8:	b160      	cbz	r0, 80075e4 <_Balloc+0x64>
 80075ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80075ce:	e00e      	b.n	80075ee <_Balloc+0x6e>
 80075d0:	2221      	movs	r2, #33	@ 0x21
 80075d2:	2104      	movs	r1, #4
 80075d4:	4620      	mov	r0, r4
 80075d6:	f001 ff05 	bl	80093e4 <_calloc_r>
 80075da:	69e3      	ldr	r3, [r4, #28]
 80075dc:	60f0      	str	r0, [r6, #12]
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1e4      	bne.n	80075ae <_Balloc+0x2e>
 80075e4:	2000      	movs	r0, #0
 80075e6:	bd70      	pop	{r4, r5, r6, pc}
 80075e8:	6802      	ldr	r2, [r0, #0]
 80075ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80075ee:	2300      	movs	r3, #0
 80075f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80075f4:	e7f7      	b.n	80075e6 <_Balloc+0x66>
 80075f6:	bf00      	nop
 80075f8:	08009c3c 	.word	0x08009c3c
 80075fc:	08009cbc 	.word	0x08009cbc

08007600 <_Bfree>:
 8007600:	b570      	push	{r4, r5, r6, lr}
 8007602:	69c6      	ldr	r6, [r0, #28]
 8007604:	4605      	mov	r5, r0
 8007606:	460c      	mov	r4, r1
 8007608:	b976      	cbnz	r6, 8007628 <_Bfree+0x28>
 800760a:	2010      	movs	r0, #16
 800760c:	f7fd ff38 	bl	8005480 <malloc>
 8007610:	4602      	mov	r2, r0
 8007612:	61e8      	str	r0, [r5, #28]
 8007614:	b920      	cbnz	r0, 8007620 <_Bfree+0x20>
 8007616:	218f      	movs	r1, #143	@ 0x8f
 8007618:	4b08      	ldr	r3, [pc, #32]	@ (800763c <_Bfree+0x3c>)
 800761a:	4809      	ldr	r0, [pc, #36]	@ (8007640 <_Bfree+0x40>)
 800761c:	f001 fec4 	bl	80093a8 <__assert_func>
 8007620:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007624:	6006      	str	r6, [r0, #0]
 8007626:	60c6      	str	r6, [r0, #12]
 8007628:	b13c      	cbz	r4, 800763a <_Bfree+0x3a>
 800762a:	69eb      	ldr	r3, [r5, #28]
 800762c:	6862      	ldr	r2, [r4, #4]
 800762e:	68db      	ldr	r3, [r3, #12]
 8007630:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007634:	6021      	str	r1, [r4, #0]
 8007636:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800763a:	bd70      	pop	{r4, r5, r6, pc}
 800763c:	08009c3c 	.word	0x08009c3c
 8007640:	08009cbc 	.word	0x08009cbc

08007644 <__multadd>:
 8007644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007648:	4607      	mov	r7, r0
 800764a:	460c      	mov	r4, r1
 800764c:	461e      	mov	r6, r3
 800764e:	2000      	movs	r0, #0
 8007650:	690d      	ldr	r5, [r1, #16]
 8007652:	f101 0c14 	add.w	ip, r1, #20
 8007656:	f8dc 3000 	ldr.w	r3, [ip]
 800765a:	3001      	adds	r0, #1
 800765c:	b299      	uxth	r1, r3
 800765e:	fb02 6101 	mla	r1, r2, r1, r6
 8007662:	0c1e      	lsrs	r6, r3, #16
 8007664:	0c0b      	lsrs	r3, r1, #16
 8007666:	fb02 3306 	mla	r3, r2, r6, r3
 800766a:	b289      	uxth	r1, r1
 800766c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007670:	4285      	cmp	r5, r0
 8007672:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007676:	f84c 1b04 	str.w	r1, [ip], #4
 800767a:	dcec      	bgt.n	8007656 <__multadd+0x12>
 800767c:	b30e      	cbz	r6, 80076c2 <__multadd+0x7e>
 800767e:	68a3      	ldr	r3, [r4, #8]
 8007680:	42ab      	cmp	r3, r5
 8007682:	dc19      	bgt.n	80076b8 <__multadd+0x74>
 8007684:	6861      	ldr	r1, [r4, #4]
 8007686:	4638      	mov	r0, r7
 8007688:	3101      	adds	r1, #1
 800768a:	f7ff ff79 	bl	8007580 <_Balloc>
 800768e:	4680      	mov	r8, r0
 8007690:	b928      	cbnz	r0, 800769e <__multadd+0x5a>
 8007692:	4602      	mov	r2, r0
 8007694:	21ba      	movs	r1, #186	@ 0xba
 8007696:	4b0c      	ldr	r3, [pc, #48]	@ (80076c8 <__multadd+0x84>)
 8007698:	480c      	ldr	r0, [pc, #48]	@ (80076cc <__multadd+0x88>)
 800769a:	f001 fe85 	bl	80093a8 <__assert_func>
 800769e:	6922      	ldr	r2, [r4, #16]
 80076a0:	f104 010c 	add.w	r1, r4, #12
 80076a4:	3202      	adds	r2, #2
 80076a6:	0092      	lsls	r2, r2, #2
 80076a8:	300c      	adds	r0, #12
 80076aa:	f7ff f8b2 	bl	8006812 <memcpy>
 80076ae:	4621      	mov	r1, r4
 80076b0:	4638      	mov	r0, r7
 80076b2:	f7ff ffa5 	bl	8007600 <_Bfree>
 80076b6:	4644      	mov	r4, r8
 80076b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80076bc:	3501      	adds	r5, #1
 80076be:	615e      	str	r6, [r3, #20]
 80076c0:	6125      	str	r5, [r4, #16]
 80076c2:	4620      	mov	r0, r4
 80076c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076c8:	08009cab 	.word	0x08009cab
 80076cc:	08009cbc 	.word	0x08009cbc

080076d0 <__s2b>:
 80076d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076d4:	4615      	mov	r5, r2
 80076d6:	2209      	movs	r2, #9
 80076d8:	461f      	mov	r7, r3
 80076da:	3308      	adds	r3, #8
 80076dc:	460c      	mov	r4, r1
 80076de:	fb93 f3f2 	sdiv	r3, r3, r2
 80076e2:	4606      	mov	r6, r0
 80076e4:	2201      	movs	r2, #1
 80076e6:	2100      	movs	r1, #0
 80076e8:	429a      	cmp	r2, r3
 80076ea:	db09      	blt.n	8007700 <__s2b+0x30>
 80076ec:	4630      	mov	r0, r6
 80076ee:	f7ff ff47 	bl	8007580 <_Balloc>
 80076f2:	b940      	cbnz	r0, 8007706 <__s2b+0x36>
 80076f4:	4602      	mov	r2, r0
 80076f6:	21d3      	movs	r1, #211	@ 0xd3
 80076f8:	4b18      	ldr	r3, [pc, #96]	@ (800775c <__s2b+0x8c>)
 80076fa:	4819      	ldr	r0, [pc, #100]	@ (8007760 <__s2b+0x90>)
 80076fc:	f001 fe54 	bl	80093a8 <__assert_func>
 8007700:	0052      	lsls	r2, r2, #1
 8007702:	3101      	adds	r1, #1
 8007704:	e7f0      	b.n	80076e8 <__s2b+0x18>
 8007706:	9b08      	ldr	r3, [sp, #32]
 8007708:	2d09      	cmp	r5, #9
 800770a:	6143      	str	r3, [r0, #20]
 800770c:	f04f 0301 	mov.w	r3, #1
 8007710:	6103      	str	r3, [r0, #16]
 8007712:	dd16      	ble.n	8007742 <__s2b+0x72>
 8007714:	f104 0909 	add.w	r9, r4, #9
 8007718:	46c8      	mov	r8, r9
 800771a:	442c      	add	r4, r5
 800771c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007720:	4601      	mov	r1, r0
 8007722:	220a      	movs	r2, #10
 8007724:	4630      	mov	r0, r6
 8007726:	3b30      	subs	r3, #48	@ 0x30
 8007728:	f7ff ff8c 	bl	8007644 <__multadd>
 800772c:	45a0      	cmp	r8, r4
 800772e:	d1f5      	bne.n	800771c <__s2b+0x4c>
 8007730:	f1a5 0408 	sub.w	r4, r5, #8
 8007734:	444c      	add	r4, r9
 8007736:	1b2d      	subs	r5, r5, r4
 8007738:	1963      	adds	r3, r4, r5
 800773a:	42bb      	cmp	r3, r7
 800773c:	db04      	blt.n	8007748 <__s2b+0x78>
 800773e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007742:	2509      	movs	r5, #9
 8007744:	340a      	adds	r4, #10
 8007746:	e7f6      	b.n	8007736 <__s2b+0x66>
 8007748:	f814 3b01 	ldrb.w	r3, [r4], #1
 800774c:	4601      	mov	r1, r0
 800774e:	220a      	movs	r2, #10
 8007750:	4630      	mov	r0, r6
 8007752:	3b30      	subs	r3, #48	@ 0x30
 8007754:	f7ff ff76 	bl	8007644 <__multadd>
 8007758:	e7ee      	b.n	8007738 <__s2b+0x68>
 800775a:	bf00      	nop
 800775c:	08009cab 	.word	0x08009cab
 8007760:	08009cbc 	.word	0x08009cbc

08007764 <__hi0bits>:
 8007764:	4603      	mov	r3, r0
 8007766:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800776a:	bf3a      	itte	cc
 800776c:	0403      	lslcc	r3, r0, #16
 800776e:	2010      	movcc	r0, #16
 8007770:	2000      	movcs	r0, #0
 8007772:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007776:	bf3c      	itt	cc
 8007778:	021b      	lslcc	r3, r3, #8
 800777a:	3008      	addcc	r0, #8
 800777c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007780:	bf3c      	itt	cc
 8007782:	011b      	lslcc	r3, r3, #4
 8007784:	3004      	addcc	r0, #4
 8007786:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800778a:	bf3c      	itt	cc
 800778c:	009b      	lslcc	r3, r3, #2
 800778e:	3002      	addcc	r0, #2
 8007790:	2b00      	cmp	r3, #0
 8007792:	db05      	blt.n	80077a0 <__hi0bits+0x3c>
 8007794:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007798:	f100 0001 	add.w	r0, r0, #1
 800779c:	bf08      	it	eq
 800779e:	2020      	moveq	r0, #32
 80077a0:	4770      	bx	lr

080077a2 <__lo0bits>:
 80077a2:	6803      	ldr	r3, [r0, #0]
 80077a4:	4602      	mov	r2, r0
 80077a6:	f013 0007 	ands.w	r0, r3, #7
 80077aa:	d00b      	beq.n	80077c4 <__lo0bits+0x22>
 80077ac:	07d9      	lsls	r1, r3, #31
 80077ae:	d421      	bmi.n	80077f4 <__lo0bits+0x52>
 80077b0:	0798      	lsls	r0, r3, #30
 80077b2:	bf49      	itett	mi
 80077b4:	085b      	lsrmi	r3, r3, #1
 80077b6:	089b      	lsrpl	r3, r3, #2
 80077b8:	2001      	movmi	r0, #1
 80077ba:	6013      	strmi	r3, [r2, #0]
 80077bc:	bf5c      	itt	pl
 80077be:	2002      	movpl	r0, #2
 80077c0:	6013      	strpl	r3, [r2, #0]
 80077c2:	4770      	bx	lr
 80077c4:	b299      	uxth	r1, r3
 80077c6:	b909      	cbnz	r1, 80077cc <__lo0bits+0x2a>
 80077c8:	2010      	movs	r0, #16
 80077ca:	0c1b      	lsrs	r3, r3, #16
 80077cc:	b2d9      	uxtb	r1, r3
 80077ce:	b909      	cbnz	r1, 80077d4 <__lo0bits+0x32>
 80077d0:	3008      	adds	r0, #8
 80077d2:	0a1b      	lsrs	r3, r3, #8
 80077d4:	0719      	lsls	r1, r3, #28
 80077d6:	bf04      	itt	eq
 80077d8:	091b      	lsreq	r3, r3, #4
 80077da:	3004      	addeq	r0, #4
 80077dc:	0799      	lsls	r1, r3, #30
 80077de:	bf04      	itt	eq
 80077e0:	089b      	lsreq	r3, r3, #2
 80077e2:	3002      	addeq	r0, #2
 80077e4:	07d9      	lsls	r1, r3, #31
 80077e6:	d403      	bmi.n	80077f0 <__lo0bits+0x4e>
 80077e8:	085b      	lsrs	r3, r3, #1
 80077ea:	f100 0001 	add.w	r0, r0, #1
 80077ee:	d003      	beq.n	80077f8 <__lo0bits+0x56>
 80077f0:	6013      	str	r3, [r2, #0]
 80077f2:	4770      	bx	lr
 80077f4:	2000      	movs	r0, #0
 80077f6:	4770      	bx	lr
 80077f8:	2020      	movs	r0, #32
 80077fa:	4770      	bx	lr

080077fc <__i2b>:
 80077fc:	b510      	push	{r4, lr}
 80077fe:	460c      	mov	r4, r1
 8007800:	2101      	movs	r1, #1
 8007802:	f7ff febd 	bl	8007580 <_Balloc>
 8007806:	4602      	mov	r2, r0
 8007808:	b928      	cbnz	r0, 8007816 <__i2b+0x1a>
 800780a:	f240 1145 	movw	r1, #325	@ 0x145
 800780e:	4b04      	ldr	r3, [pc, #16]	@ (8007820 <__i2b+0x24>)
 8007810:	4804      	ldr	r0, [pc, #16]	@ (8007824 <__i2b+0x28>)
 8007812:	f001 fdc9 	bl	80093a8 <__assert_func>
 8007816:	2301      	movs	r3, #1
 8007818:	6144      	str	r4, [r0, #20]
 800781a:	6103      	str	r3, [r0, #16]
 800781c:	bd10      	pop	{r4, pc}
 800781e:	bf00      	nop
 8007820:	08009cab 	.word	0x08009cab
 8007824:	08009cbc 	.word	0x08009cbc

08007828 <__multiply>:
 8007828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800782c:	4617      	mov	r7, r2
 800782e:	690a      	ldr	r2, [r1, #16]
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	4689      	mov	r9, r1
 8007834:	429a      	cmp	r2, r3
 8007836:	bfa2      	ittt	ge
 8007838:	463b      	movge	r3, r7
 800783a:	460f      	movge	r7, r1
 800783c:	4699      	movge	r9, r3
 800783e:	693d      	ldr	r5, [r7, #16]
 8007840:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	6879      	ldr	r1, [r7, #4]
 8007848:	eb05 060a 	add.w	r6, r5, sl
 800784c:	42b3      	cmp	r3, r6
 800784e:	b085      	sub	sp, #20
 8007850:	bfb8      	it	lt
 8007852:	3101      	addlt	r1, #1
 8007854:	f7ff fe94 	bl	8007580 <_Balloc>
 8007858:	b930      	cbnz	r0, 8007868 <__multiply+0x40>
 800785a:	4602      	mov	r2, r0
 800785c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007860:	4b40      	ldr	r3, [pc, #256]	@ (8007964 <__multiply+0x13c>)
 8007862:	4841      	ldr	r0, [pc, #260]	@ (8007968 <__multiply+0x140>)
 8007864:	f001 fda0 	bl	80093a8 <__assert_func>
 8007868:	f100 0414 	add.w	r4, r0, #20
 800786c:	4623      	mov	r3, r4
 800786e:	2200      	movs	r2, #0
 8007870:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007874:	4573      	cmp	r3, lr
 8007876:	d320      	bcc.n	80078ba <__multiply+0x92>
 8007878:	f107 0814 	add.w	r8, r7, #20
 800787c:	f109 0114 	add.w	r1, r9, #20
 8007880:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007884:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007888:	9302      	str	r3, [sp, #8]
 800788a:	1beb      	subs	r3, r5, r7
 800788c:	3b15      	subs	r3, #21
 800788e:	f023 0303 	bic.w	r3, r3, #3
 8007892:	3304      	adds	r3, #4
 8007894:	3715      	adds	r7, #21
 8007896:	42bd      	cmp	r5, r7
 8007898:	bf38      	it	cc
 800789a:	2304      	movcc	r3, #4
 800789c:	9301      	str	r3, [sp, #4]
 800789e:	9b02      	ldr	r3, [sp, #8]
 80078a0:	9103      	str	r1, [sp, #12]
 80078a2:	428b      	cmp	r3, r1
 80078a4:	d80c      	bhi.n	80078c0 <__multiply+0x98>
 80078a6:	2e00      	cmp	r6, #0
 80078a8:	dd03      	ble.n	80078b2 <__multiply+0x8a>
 80078aa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d055      	beq.n	800795e <__multiply+0x136>
 80078b2:	6106      	str	r6, [r0, #16]
 80078b4:	b005      	add	sp, #20
 80078b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ba:	f843 2b04 	str.w	r2, [r3], #4
 80078be:	e7d9      	b.n	8007874 <__multiply+0x4c>
 80078c0:	f8b1 a000 	ldrh.w	sl, [r1]
 80078c4:	f1ba 0f00 	cmp.w	sl, #0
 80078c8:	d01f      	beq.n	800790a <__multiply+0xe2>
 80078ca:	46c4      	mov	ip, r8
 80078cc:	46a1      	mov	r9, r4
 80078ce:	2700      	movs	r7, #0
 80078d0:	f85c 2b04 	ldr.w	r2, [ip], #4
 80078d4:	f8d9 3000 	ldr.w	r3, [r9]
 80078d8:	fa1f fb82 	uxth.w	fp, r2
 80078dc:	b29b      	uxth	r3, r3
 80078de:	fb0a 330b 	mla	r3, sl, fp, r3
 80078e2:	443b      	add	r3, r7
 80078e4:	f8d9 7000 	ldr.w	r7, [r9]
 80078e8:	0c12      	lsrs	r2, r2, #16
 80078ea:	0c3f      	lsrs	r7, r7, #16
 80078ec:	fb0a 7202 	mla	r2, sl, r2, r7
 80078f0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078fa:	4565      	cmp	r5, ip
 80078fc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007900:	f849 3b04 	str.w	r3, [r9], #4
 8007904:	d8e4      	bhi.n	80078d0 <__multiply+0xa8>
 8007906:	9b01      	ldr	r3, [sp, #4]
 8007908:	50e7      	str	r7, [r4, r3]
 800790a:	9b03      	ldr	r3, [sp, #12]
 800790c:	3104      	adds	r1, #4
 800790e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007912:	f1b9 0f00 	cmp.w	r9, #0
 8007916:	d020      	beq.n	800795a <__multiply+0x132>
 8007918:	4647      	mov	r7, r8
 800791a:	46a4      	mov	ip, r4
 800791c:	f04f 0a00 	mov.w	sl, #0
 8007920:	6823      	ldr	r3, [r4, #0]
 8007922:	f8b7 b000 	ldrh.w	fp, [r7]
 8007926:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800792a:	b29b      	uxth	r3, r3
 800792c:	fb09 220b 	mla	r2, r9, fp, r2
 8007930:	4452      	add	r2, sl
 8007932:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007936:	f84c 3b04 	str.w	r3, [ip], #4
 800793a:	f857 3b04 	ldr.w	r3, [r7], #4
 800793e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007942:	f8bc 3000 	ldrh.w	r3, [ip]
 8007946:	42bd      	cmp	r5, r7
 8007948:	fb09 330a 	mla	r3, r9, sl, r3
 800794c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007950:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007954:	d8e5      	bhi.n	8007922 <__multiply+0xfa>
 8007956:	9a01      	ldr	r2, [sp, #4]
 8007958:	50a3      	str	r3, [r4, r2]
 800795a:	3404      	adds	r4, #4
 800795c:	e79f      	b.n	800789e <__multiply+0x76>
 800795e:	3e01      	subs	r6, #1
 8007960:	e7a1      	b.n	80078a6 <__multiply+0x7e>
 8007962:	bf00      	nop
 8007964:	08009cab 	.word	0x08009cab
 8007968:	08009cbc 	.word	0x08009cbc

0800796c <__pow5mult>:
 800796c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007970:	4615      	mov	r5, r2
 8007972:	f012 0203 	ands.w	r2, r2, #3
 8007976:	4607      	mov	r7, r0
 8007978:	460e      	mov	r6, r1
 800797a:	d007      	beq.n	800798c <__pow5mult+0x20>
 800797c:	4c25      	ldr	r4, [pc, #148]	@ (8007a14 <__pow5mult+0xa8>)
 800797e:	3a01      	subs	r2, #1
 8007980:	2300      	movs	r3, #0
 8007982:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007986:	f7ff fe5d 	bl	8007644 <__multadd>
 800798a:	4606      	mov	r6, r0
 800798c:	10ad      	asrs	r5, r5, #2
 800798e:	d03d      	beq.n	8007a0c <__pow5mult+0xa0>
 8007990:	69fc      	ldr	r4, [r7, #28]
 8007992:	b97c      	cbnz	r4, 80079b4 <__pow5mult+0x48>
 8007994:	2010      	movs	r0, #16
 8007996:	f7fd fd73 	bl	8005480 <malloc>
 800799a:	4602      	mov	r2, r0
 800799c:	61f8      	str	r0, [r7, #28]
 800799e:	b928      	cbnz	r0, 80079ac <__pow5mult+0x40>
 80079a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80079a4:	4b1c      	ldr	r3, [pc, #112]	@ (8007a18 <__pow5mult+0xac>)
 80079a6:	481d      	ldr	r0, [pc, #116]	@ (8007a1c <__pow5mult+0xb0>)
 80079a8:	f001 fcfe 	bl	80093a8 <__assert_func>
 80079ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80079b0:	6004      	str	r4, [r0, #0]
 80079b2:	60c4      	str	r4, [r0, #12]
 80079b4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80079b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079bc:	b94c      	cbnz	r4, 80079d2 <__pow5mult+0x66>
 80079be:	f240 2171 	movw	r1, #625	@ 0x271
 80079c2:	4638      	mov	r0, r7
 80079c4:	f7ff ff1a 	bl	80077fc <__i2b>
 80079c8:	2300      	movs	r3, #0
 80079ca:	4604      	mov	r4, r0
 80079cc:	f8c8 0008 	str.w	r0, [r8, #8]
 80079d0:	6003      	str	r3, [r0, #0]
 80079d2:	f04f 0900 	mov.w	r9, #0
 80079d6:	07eb      	lsls	r3, r5, #31
 80079d8:	d50a      	bpl.n	80079f0 <__pow5mult+0x84>
 80079da:	4631      	mov	r1, r6
 80079dc:	4622      	mov	r2, r4
 80079de:	4638      	mov	r0, r7
 80079e0:	f7ff ff22 	bl	8007828 <__multiply>
 80079e4:	4680      	mov	r8, r0
 80079e6:	4631      	mov	r1, r6
 80079e8:	4638      	mov	r0, r7
 80079ea:	f7ff fe09 	bl	8007600 <_Bfree>
 80079ee:	4646      	mov	r6, r8
 80079f0:	106d      	asrs	r5, r5, #1
 80079f2:	d00b      	beq.n	8007a0c <__pow5mult+0xa0>
 80079f4:	6820      	ldr	r0, [r4, #0]
 80079f6:	b938      	cbnz	r0, 8007a08 <__pow5mult+0x9c>
 80079f8:	4622      	mov	r2, r4
 80079fa:	4621      	mov	r1, r4
 80079fc:	4638      	mov	r0, r7
 80079fe:	f7ff ff13 	bl	8007828 <__multiply>
 8007a02:	6020      	str	r0, [r4, #0]
 8007a04:	f8c0 9000 	str.w	r9, [r0]
 8007a08:	4604      	mov	r4, r0
 8007a0a:	e7e4      	b.n	80079d6 <__pow5mult+0x6a>
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a12:	bf00      	nop
 8007a14:	08009dcc 	.word	0x08009dcc
 8007a18:	08009c3c 	.word	0x08009c3c
 8007a1c:	08009cbc 	.word	0x08009cbc

08007a20 <__lshift>:
 8007a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a24:	460c      	mov	r4, r1
 8007a26:	4607      	mov	r7, r0
 8007a28:	4691      	mov	r9, r2
 8007a2a:	6923      	ldr	r3, [r4, #16]
 8007a2c:	6849      	ldr	r1, [r1, #4]
 8007a2e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a32:	68a3      	ldr	r3, [r4, #8]
 8007a34:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a38:	f108 0601 	add.w	r6, r8, #1
 8007a3c:	42b3      	cmp	r3, r6
 8007a3e:	db0b      	blt.n	8007a58 <__lshift+0x38>
 8007a40:	4638      	mov	r0, r7
 8007a42:	f7ff fd9d 	bl	8007580 <_Balloc>
 8007a46:	4605      	mov	r5, r0
 8007a48:	b948      	cbnz	r0, 8007a5e <__lshift+0x3e>
 8007a4a:	4602      	mov	r2, r0
 8007a4c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007a50:	4b27      	ldr	r3, [pc, #156]	@ (8007af0 <__lshift+0xd0>)
 8007a52:	4828      	ldr	r0, [pc, #160]	@ (8007af4 <__lshift+0xd4>)
 8007a54:	f001 fca8 	bl	80093a8 <__assert_func>
 8007a58:	3101      	adds	r1, #1
 8007a5a:	005b      	lsls	r3, r3, #1
 8007a5c:	e7ee      	b.n	8007a3c <__lshift+0x1c>
 8007a5e:	2300      	movs	r3, #0
 8007a60:	f100 0114 	add.w	r1, r0, #20
 8007a64:	f100 0210 	add.w	r2, r0, #16
 8007a68:	4618      	mov	r0, r3
 8007a6a:	4553      	cmp	r3, sl
 8007a6c:	db33      	blt.n	8007ad6 <__lshift+0xb6>
 8007a6e:	6920      	ldr	r0, [r4, #16]
 8007a70:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a74:	f104 0314 	add.w	r3, r4, #20
 8007a78:	f019 091f 	ands.w	r9, r9, #31
 8007a7c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a80:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a84:	d02b      	beq.n	8007ade <__lshift+0xbe>
 8007a86:	468a      	mov	sl, r1
 8007a88:	2200      	movs	r2, #0
 8007a8a:	f1c9 0e20 	rsb	lr, r9, #32
 8007a8e:	6818      	ldr	r0, [r3, #0]
 8007a90:	fa00 f009 	lsl.w	r0, r0, r9
 8007a94:	4310      	orrs	r0, r2
 8007a96:	f84a 0b04 	str.w	r0, [sl], #4
 8007a9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a9e:	459c      	cmp	ip, r3
 8007aa0:	fa22 f20e 	lsr.w	r2, r2, lr
 8007aa4:	d8f3      	bhi.n	8007a8e <__lshift+0x6e>
 8007aa6:	ebac 0304 	sub.w	r3, ip, r4
 8007aaa:	3b15      	subs	r3, #21
 8007aac:	f023 0303 	bic.w	r3, r3, #3
 8007ab0:	3304      	adds	r3, #4
 8007ab2:	f104 0015 	add.w	r0, r4, #21
 8007ab6:	4560      	cmp	r0, ip
 8007ab8:	bf88      	it	hi
 8007aba:	2304      	movhi	r3, #4
 8007abc:	50ca      	str	r2, [r1, r3]
 8007abe:	b10a      	cbz	r2, 8007ac4 <__lshift+0xa4>
 8007ac0:	f108 0602 	add.w	r6, r8, #2
 8007ac4:	3e01      	subs	r6, #1
 8007ac6:	4638      	mov	r0, r7
 8007ac8:	4621      	mov	r1, r4
 8007aca:	612e      	str	r6, [r5, #16]
 8007acc:	f7ff fd98 	bl	8007600 <_Bfree>
 8007ad0:	4628      	mov	r0, r5
 8007ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad6:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ada:	3301      	adds	r3, #1
 8007adc:	e7c5      	b.n	8007a6a <__lshift+0x4a>
 8007ade:	3904      	subs	r1, #4
 8007ae0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ae4:	459c      	cmp	ip, r3
 8007ae6:	f841 2f04 	str.w	r2, [r1, #4]!
 8007aea:	d8f9      	bhi.n	8007ae0 <__lshift+0xc0>
 8007aec:	e7ea      	b.n	8007ac4 <__lshift+0xa4>
 8007aee:	bf00      	nop
 8007af0:	08009cab 	.word	0x08009cab
 8007af4:	08009cbc 	.word	0x08009cbc

08007af8 <__mcmp>:
 8007af8:	4603      	mov	r3, r0
 8007afa:	690a      	ldr	r2, [r1, #16]
 8007afc:	6900      	ldr	r0, [r0, #16]
 8007afe:	b530      	push	{r4, r5, lr}
 8007b00:	1a80      	subs	r0, r0, r2
 8007b02:	d10e      	bne.n	8007b22 <__mcmp+0x2a>
 8007b04:	3314      	adds	r3, #20
 8007b06:	3114      	adds	r1, #20
 8007b08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007b0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007b10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007b14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b18:	4295      	cmp	r5, r2
 8007b1a:	d003      	beq.n	8007b24 <__mcmp+0x2c>
 8007b1c:	d205      	bcs.n	8007b2a <__mcmp+0x32>
 8007b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b22:	bd30      	pop	{r4, r5, pc}
 8007b24:	42a3      	cmp	r3, r4
 8007b26:	d3f3      	bcc.n	8007b10 <__mcmp+0x18>
 8007b28:	e7fb      	b.n	8007b22 <__mcmp+0x2a>
 8007b2a:	2001      	movs	r0, #1
 8007b2c:	e7f9      	b.n	8007b22 <__mcmp+0x2a>
	...

08007b30 <__mdiff>:
 8007b30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b34:	4689      	mov	r9, r1
 8007b36:	4606      	mov	r6, r0
 8007b38:	4611      	mov	r1, r2
 8007b3a:	4648      	mov	r0, r9
 8007b3c:	4614      	mov	r4, r2
 8007b3e:	f7ff ffdb 	bl	8007af8 <__mcmp>
 8007b42:	1e05      	subs	r5, r0, #0
 8007b44:	d112      	bne.n	8007b6c <__mdiff+0x3c>
 8007b46:	4629      	mov	r1, r5
 8007b48:	4630      	mov	r0, r6
 8007b4a:	f7ff fd19 	bl	8007580 <_Balloc>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	b928      	cbnz	r0, 8007b5e <__mdiff+0x2e>
 8007b52:	f240 2137 	movw	r1, #567	@ 0x237
 8007b56:	4b3e      	ldr	r3, [pc, #248]	@ (8007c50 <__mdiff+0x120>)
 8007b58:	483e      	ldr	r0, [pc, #248]	@ (8007c54 <__mdiff+0x124>)
 8007b5a:	f001 fc25 	bl	80093a8 <__assert_func>
 8007b5e:	2301      	movs	r3, #1
 8007b60:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b64:	4610      	mov	r0, r2
 8007b66:	b003      	add	sp, #12
 8007b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b6c:	bfbc      	itt	lt
 8007b6e:	464b      	movlt	r3, r9
 8007b70:	46a1      	movlt	r9, r4
 8007b72:	4630      	mov	r0, r6
 8007b74:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b78:	bfba      	itte	lt
 8007b7a:	461c      	movlt	r4, r3
 8007b7c:	2501      	movlt	r5, #1
 8007b7e:	2500      	movge	r5, #0
 8007b80:	f7ff fcfe 	bl	8007580 <_Balloc>
 8007b84:	4602      	mov	r2, r0
 8007b86:	b918      	cbnz	r0, 8007b90 <__mdiff+0x60>
 8007b88:	f240 2145 	movw	r1, #581	@ 0x245
 8007b8c:	4b30      	ldr	r3, [pc, #192]	@ (8007c50 <__mdiff+0x120>)
 8007b8e:	e7e3      	b.n	8007b58 <__mdiff+0x28>
 8007b90:	f100 0b14 	add.w	fp, r0, #20
 8007b94:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b98:	f109 0310 	add.w	r3, r9, #16
 8007b9c:	60c5      	str	r5, [r0, #12]
 8007b9e:	f04f 0c00 	mov.w	ip, #0
 8007ba2:	f109 0514 	add.w	r5, r9, #20
 8007ba6:	46d9      	mov	r9, fp
 8007ba8:	6926      	ldr	r6, [r4, #16]
 8007baa:	f104 0e14 	add.w	lr, r4, #20
 8007bae:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007bb2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007bb6:	9301      	str	r3, [sp, #4]
 8007bb8:	9b01      	ldr	r3, [sp, #4]
 8007bba:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007bbe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007bc2:	b281      	uxth	r1, r0
 8007bc4:	9301      	str	r3, [sp, #4]
 8007bc6:	fa1f f38a 	uxth.w	r3, sl
 8007bca:	1a5b      	subs	r3, r3, r1
 8007bcc:	0c00      	lsrs	r0, r0, #16
 8007bce:	4463      	add	r3, ip
 8007bd0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007bd4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007bde:	4576      	cmp	r6, lr
 8007be0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007be4:	f849 3b04 	str.w	r3, [r9], #4
 8007be8:	d8e6      	bhi.n	8007bb8 <__mdiff+0x88>
 8007bea:	1b33      	subs	r3, r6, r4
 8007bec:	3b15      	subs	r3, #21
 8007bee:	f023 0303 	bic.w	r3, r3, #3
 8007bf2:	3415      	adds	r4, #21
 8007bf4:	3304      	adds	r3, #4
 8007bf6:	42a6      	cmp	r6, r4
 8007bf8:	bf38      	it	cc
 8007bfa:	2304      	movcc	r3, #4
 8007bfc:	441d      	add	r5, r3
 8007bfe:	445b      	add	r3, fp
 8007c00:	461e      	mov	r6, r3
 8007c02:	462c      	mov	r4, r5
 8007c04:	4544      	cmp	r4, r8
 8007c06:	d30e      	bcc.n	8007c26 <__mdiff+0xf6>
 8007c08:	f108 0103 	add.w	r1, r8, #3
 8007c0c:	1b49      	subs	r1, r1, r5
 8007c0e:	f021 0103 	bic.w	r1, r1, #3
 8007c12:	3d03      	subs	r5, #3
 8007c14:	45a8      	cmp	r8, r5
 8007c16:	bf38      	it	cc
 8007c18:	2100      	movcc	r1, #0
 8007c1a:	440b      	add	r3, r1
 8007c1c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c20:	b199      	cbz	r1, 8007c4a <__mdiff+0x11a>
 8007c22:	6117      	str	r7, [r2, #16]
 8007c24:	e79e      	b.n	8007b64 <__mdiff+0x34>
 8007c26:	46e6      	mov	lr, ip
 8007c28:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c2c:	fa1f fc81 	uxth.w	ip, r1
 8007c30:	44f4      	add	ip, lr
 8007c32:	0c08      	lsrs	r0, r1, #16
 8007c34:	4471      	add	r1, lr
 8007c36:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007c3a:	b289      	uxth	r1, r1
 8007c3c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c40:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c44:	f846 1b04 	str.w	r1, [r6], #4
 8007c48:	e7dc      	b.n	8007c04 <__mdiff+0xd4>
 8007c4a:	3f01      	subs	r7, #1
 8007c4c:	e7e6      	b.n	8007c1c <__mdiff+0xec>
 8007c4e:	bf00      	nop
 8007c50:	08009cab 	.word	0x08009cab
 8007c54:	08009cbc 	.word	0x08009cbc

08007c58 <__ulp>:
 8007c58:	4b0e      	ldr	r3, [pc, #56]	@ (8007c94 <__ulp+0x3c>)
 8007c5a:	400b      	ands	r3, r1
 8007c5c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	dc08      	bgt.n	8007c76 <__ulp+0x1e>
 8007c64:	425b      	negs	r3, r3
 8007c66:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007c6a:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007c6e:	da04      	bge.n	8007c7a <__ulp+0x22>
 8007c70:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007c74:	4113      	asrs	r3, r2
 8007c76:	2200      	movs	r2, #0
 8007c78:	e008      	b.n	8007c8c <__ulp+0x34>
 8007c7a:	f1a2 0314 	sub.w	r3, r2, #20
 8007c7e:	2b1e      	cmp	r3, #30
 8007c80:	bfd6      	itet	le
 8007c82:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007c86:	2201      	movgt	r2, #1
 8007c88:	40da      	lsrle	r2, r3
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	4610      	mov	r0, r2
 8007c90:	4770      	bx	lr
 8007c92:	bf00      	nop
 8007c94:	7ff00000 	.word	0x7ff00000

08007c98 <__b2d>:
 8007c98:	6902      	ldr	r2, [r0, #16]
 8007c9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c9c:	f100 0614 	add.w	r6, r0, #20
 8007ca0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007ca4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007ca8:	4f1e      	ldr	r7, [pc, #120]	@ (8007d24 <__b2d+0x8c>)
 8007caa:	4620      	mov	r0, r4
 8007cac:	f7ff fd5a 	bl	8007764 <__hi0bits>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	f1c0 0020 	rsb	r0, r0, #32
 8007cb6:	2b0a      	cmp	r3, #10
 8007cb8:	f1a2 0504 	sub.w	r5, r2, #4
 8007cbc:	6008      	str	r0, [r1, #0]
 8007cbe:	dc12      	bgt.n	8007ce6 <__b2d+0x4e>
 8007cc0:	42ae      	cmp	r6, r5
 8007cc2:	bf2c      	ite	cs
 8007cc4:	2200      	movcs	r2, #0
 8007cc6:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007cca:	f1c3 0c0b 	rsb	ip, r3, #11
 8007cce:	3315      	adds	r3, #21
 8007cd0:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007cd4:	fa04 f303 	lsl.w	r3, r4, r3
 8007cd8:	fa22 f20c 	lsr.w	r2, r2, ip
 8007cdc:	ea4e 0107 	orr.w	r1, lr, r7
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	4610      	mov	r0, r2
 8007ce4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ce6:	42ae      	cmp	r6, r5
 8007ce8:	bf36      	itet	cc
 8007cea:	f1a2 0508 	subcc.w	r5, r2, #8
 8007cee:	2200      	movcs	r2, #0
 8007cf0:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007cf4:	3b0b      	subs	r3, #11
 8007cf6:	d012      	beq.n	8007d1e <__b2d+0x86>
 8007cf8:	f1c3 0720 	rsb	r7, r3, #32
 8007cfc:	fa22 f107 	lsr.w	r1, r2, r7
 8007d00:	409c      	lsls	r4, r3
 8007d02:	430c      	orrs	r4, r1
 8007d04:	42b5      	cmp	r5, r6
 8007d06:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007d0a:	bf94      	ite	ls
 8007d0c:	2400      	movls	r4, #0
 8007d0e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007d12:	409a      	lsls	r2, r3
 8007d14:	40fc      	lsrs	r4, r7
 8007d16:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007d1a:	4322      	orrs	r2, r4
 8007d1c:	e7e1      	b.n	8007ce2 <__b2d+0x4a>
 8007d1e:	ea44 0107 	orr.w	r1, r4, r7
 8007d22:	e7de      	b.n	8007ce2 <__b2d+0x4a>
 8007d24:	3ff00000 	.word	0x3ff00000

08007d28 <__d2b>:
 8007d28:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007d2c:	2101      	movs	r1, #1
 8007d2e:	4690      	mov	r8, r2
 8007d30:	4699      	mov	r9, r3
 8007d32:	9e08      	ldr	r6, [sp, #32]
 8007d34:	f7ff fc24 	bl	8007580 <_Balloc>
 8007d38:	4604      	mov	r4, r0
 8007d3a:	b930      	cbnz	r0, 8007d4a <__d2b+0x22>
 8007d3c:	4602      	mov	r2, r0
 8007d3e:	f240 310f 	movw	r1, #783	@ 0x30f
 8007d42:	4b23      	ldr	r3, [pc, #140]	@ (8007dd0 <__d2b+0xa8>)
 8007d44:	4823      	ldr	r0, [pc, #140]	@ (8007dd4 <__d2b+0xac>)
 8007d46:	f001 fb2f 	bl	80093a8 <__assert_func>
 8007d4a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007d4e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007d52:	b10d      	cbz	r5, 8007d58 <__d2b+0x30>
 8007d54:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d58:	9301      	str	r3, [sp, #4]
 8007d5a:	f1b8 0300 	subs.w	r3, r8, #0
 8007d5e:	d024      	beq.n	8007daa <__d2b+0x82>
 8007d60:	4668      	mov	r0, sp
 8007d62:	9300      	str	r3, [sp, #0]
 8007d64:	f7ff fd1d 	bl	80077a2 <__lo0bits>
 8007d68:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007d6c:	b1d8      	cbz	r0, 8007da6 <__d2b+0x7e>
 8007d6e:	f1c0 0320 	rsb	r3, r0, #32
 8007d72:	fa02 f303 	lsl.w	r3, r2, r3
 8007d76:	430b      	orrs	r3, r1
 8007d78:	40c2      	lsrs	r2, r0
 8007d7a:	6163      	str	r3, [r4, #20]
 8007d7c:	9201      	str	r2, [sp, #4]
 8007d7e:	9b01      	ldr	r3, [sp, #4]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	bf0c      	ite	eq
 8007d84:	2201      	moveq	r2, #1
 8007d86:	2202      	movne	r2, #2
 8007d88:	61a3      	str	r3, [r4, #24]
 8007d8a:	6122      	str	r2, [r4, #16]
 8007d8c:	b1ad      	cbz	r5, 8007dba <__d2b+0x92>
 8007d8e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007d92:	4405      	add	r5, r0
 8007d94:	6035      	str	r5, [r6, #0]
 8007d96:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d9c:	6018      	str	r0, [r3, #0]
 8007d9e:	4620      	mov	r0, r4
 8007da0:	b002      	add	sp, #8
 8007da2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007da6:	6161      	str	r1, [r4, #20]
 8007da8:	e7e9      	b.n	8007d7e <__d2b+0x56>
 8007daa:	a801      	add	r0, sp, #4
 8007dac:	f7ff fcf9 	bl	80077a2 <__lo0bits>
 8007db0:	9b01      	ldr	r3, [sp, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	6163      	str	r3, [r4, #20]
 8007db6:	3020      	adds	r0, #32
 8007db8:	e7e7      	b.n	8007d8a <__d2b+0x62>
 8007dba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007dbe:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007dc2:	6030      	str	r0, [r6, #0]
 8007dc4:	6918      	ldr	r0, [r3, #16]
 8007dc6:	f7ff fccd 	bl	8007764 <__hi0bits>
 8007dca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007dce:	e7e4      	b.n	8007d9a <__d2b+0x72>
 8007dd0:	08009cab 	.word	0x08009cab
 8007dd4:	08009cbc 	.word	0x08009cbc

08007dd8 <__ratio>:
 8007dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ddc:	b085      	sub	sp, #20
 8007dde:	e9cd 1000 	strd	r1, r0, [sp]
 8007de2:	a902      	add	r1, sp, #8
 8007de4:	f7ff ff58 	bl	8007c98 <__b2d>
 8007de8:	468b      	mov	fp, r1
 8007dea:	4606      	mov	r6, r0
 8007dec:	460f      	mov	r7, r1
 8007dee:	9800      	ldr	r0, [sp, #0]
 8007df0:	a903      	add	r1, sp, #12
 8007df2:	f7ff ff51 	bl	8007c98 <__b2d>
 8007df6:	460d      	mov	r5, r1
 8007df8:	9b01      	ldr	r3, [sp, #4]
 8007dfa:	4689      	mov	r9, r1
 8007dfc:	6919      	ldr	r1, [r3, #16]
 8007dfe:	9b00      	ldr	r3, [sp, #0]
 8007e00:	4604      	mov	r4, r0
 8007e02:	691b      	ldr	r3, [r3, #16]
 8007e04:	4630      	mov	r0, r6
 8007e06:	1ac9      	subs	r1, r1, r3
 8007e08:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007e0c:	1a9b      	subs	r3, r3, r2
 8007e0e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	bfcd      	iteet	gt
 8007e16:	463a      	movgt	r2, r7
 8007e18:	462a      	movle	r2, r5
 8007e1a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007e1e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007e22:	bfd8      	it	le
 8007e24:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007e28:	464b      	mov	r3, r9
 8007e2a:	4622      	mov	r2, r4
 8007e2c:	4659      	mov	r1, fp
 8007e2e:	f7f8 fc7d 	bl	800072c <__aeabi_ddiv>
 8007e32:	b005      	add	sp, #20
 8007e34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007e38 <__copybits>:
 8007e38:	3901      	subs	r1, #1
 8007e3a:	b570      	push	{r4, r5, r6, lr}
 8007e3c:	1149      	asrs	r1, r1, #5
 8007e3e:	6914      	ldr	r4, [r2, #16]
 8007e40:	3101      	adds	r1, #1
 8007e42:	f102 0314 	add.w	r3, r2, #20
 8007e46:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007e4a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007e4e:	1f05      	subs	r5, r0, #4
 8007e50:	42a3      	cmp	r3, r4
 8007e52:	d30c      	bcc.n	8007e6e <__copybits+0x36>
 8007e54:	1aa3      	subs	r3, r4, r2
 8007e56:	3b11      	subs	r3, #17
 8007e58:	f023 0303 	bic.w	r3, r3, #3
 8007e5c:	3211      	adds	r2, #17
 8007e5e:	42a2      	cmp	r2, r4
 8007e60:	bf88      	it	hi
 8007e62:	2300      	movhi	r3, #0
 8007e64:	4418      	add	r0, r3
 8007e66:	2300      	movs	r3, #0
 8007e68:	4288      	cmp	r0, r1
 8007e6a:	d305      	bcc.n	8007e78 <__copybits+0x40>
 8007e6c:	bd70      	pop	{r4, r5, r6, pc}
 8007e6e:	f853 6b04 	ldr.w	r6, [r3], #4
 8007e72:	f845 6f04 	str.w	r6, [r5, #4]!
 8007e76:	e7eb      	b.n	8007e50 <__copybits+0x18>
 8007e78:	f840 3b04 	str.w	r3, [r0], #4
 8007e7c:	e7f4      	b.n	8007e68 <__copybits+0x30>

08007e7e <__any_on>:
 8007e7e:	f100 0214 	add.w	r2, r0, #20
 8007e82:	6900      	ldr	r0, [r0, #16]
 8007e84:	114b      	asrs	r3, r1, #5
 8007e86:	4298      	cmp	r0, r3
 8007e88:	b510      	push	{r4, lr}
 8007e8a:	db11      	blt.n	8007eb0 <__any_on+0x32>
 8007e8c:	dd0a      	ble.n	8007ea4 <__any_on+0x26>
 8007e8e:	f011 011f 	ands.w	r1, r1, #31
 8007e92:	d007      	beq.n	8007ea4 <__any_on+0x26>
 8007e94:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007e98:	fa24 f001 	lsr.w	r0, r4, r1
 8007e9c:	fa00 f101 	lsl.w	r1, r0, r1
 8007ea0:	428c      	cmp	r4, r1
 8007ea2:	d10b      	bne.n	8007ebc <__any_on+0x3e>
 8007ea4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d803      	bhi.n	8007eb4 <__any_on+0x36>
 8007eac:	2000      	movs	r0, #0
 8007eae:	bd10      	pop	{r4, pc}
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	e7f7      	b.n	8007ea4 <__any_on+0x26>
 8007eb4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007eb8:	2900      	cmp	r1, #0
 8007eba:	d0f5      	beq.n	8007ea8 <__any_on+0x2a>
 8007ebc:	2001      	movs	r0, #1
 8007ebe:	e7f6      	b.n	8007eae <__any_on+0x30>

08007ec0 <sulp>:
 8007ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ec4:	460f      	mov	r7, r1
 8007ec6:	4690      	mov	r8, r2
 8007ec8:	f7ff fec6 	bl	8007c58 <__ulp>
 8007ecc:	4604      	mov	r4, r0
 8007ece:	460d      	mov	r5, r1
 8007ed0:	f1b8 0f00 	cmp.w	r8, #0
 8007ed4:	d011      	beq.n	8007efa <sulp+0x3a>
 8007ed6:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007eda:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	dd0b      	ble.n	8007efa <sulp+0x3a>
 8007ee2:	2400      	movs	r4, #0
 8007ee4:	051b      	lsls	r3, r3, #20
 8007ee6:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007eea:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007eee:	4622      	mov	r2, r4
 8007ef0:	462b      	mov	r3, r5
 8007ef2:	f7f8 faf1 	bl	80004d8 <__aeabi_dmul>
 8007ef6:	4604      	mov	r4, r0
 8007ef8:	460d      	mov	r5, r1
 8007efa:	4620      	mov	r0, r4
 8007efc:	4629      	mov	r1, r5
 8007efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f02:	0000      	movs	r0, r0
 8007f04:	0000      	movs	r0, r0
	...

08007f08 <_strtod_l>:
 8007f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f0c:	b09f      	sub	sp, #124	@ 0x7c
 8007f0e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007f10:	2200      	movs	r2, #0
 8007f12:	460c      	mov	r4, r1
 8007f14:	921a      	str	r2, [sp, #104]	@ 0x68
 8007f16:	f04f 0a00 	mov.w	sl, #0
 8007f1a:	f04f 0b00 	mov.w	fp, #0
 8007f1e:	460a      	mov	r2, r1
 8007f20:	9005      	str	r0, [sp, #20]
 8007f22:	9219      	str	r2, [sp, #100]	@ 0x64
 8007f24:	7811      	ldrb	r1, [r2, #0]
 8007f26:	292b      	cmp	r1, #43	@ 0x2b
 8007f28:	d048      	beq.n	8007fbc <_strtod_l+0xb4>
 8007f2a:	d836      	bhi.n	8007f9a <_strtod_l+0x92>
 8007f2c:	290d      	cmp	r1, #13
 8007f2e:	d830      	bhi.n	8007f92 <_strtod_l+0x8a>
 8007f30:	2908      	cmp	r1, #8
 8007f32:	d830      	bhi.n	8007f96 <_strtod_l+0x8e>
 8007f34:	2900      	cmp	r1, #0
 8007f36:	d039      	beq.n	8007fac <_strtod_l+0xa4>
 8007f38:	2200      	movs	r2, #0
 8007f3a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007f3c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007f3e:	782a      	ldrb	r2, [r5, #0]
 8007f40:	2a30      	cmp	r2, #48	@ 0x30
 8007f42:	f040 80b0 	bne.w	80080a6 <_strtod_l+0x19e>
 8007f46:	786a      	ldrb	r2, [r5, #1]
 8007f48:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007f4c:	2a58      	cmp	r2, #88	@ 0x58
 8007f4e:	d16c      	bne.n	800802a <_strtod_l+0x122>
 8007f50:	9302      	str	r3, [sp, #8]
 8007f52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f54:	4a8f      	ldr	r2, [pc, #572]	@ (8008194 <_strtod_l+0x28c>)
 8007f56:	9301      	str	r3, [sp, #4]
 8007f58:	ab1a      	add	r3, sp, #104	@ 0x68
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	9805      	ldr	r0, [sp, #20]
 8007f5e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007f60:	a919      	add	r1, sp, #100	@ 0x64
 8007f62:	f001 fabb 	bl	80094dc <__gethex>
 8007f66:	f010 060f 	ands.w	r6, r0, #15
 8007f6a:	4604      	mov	r4, r0
 8007f6c:	d005      	beq.n	8007f7a <_strtod_l+0x72>
 8007f6e:	2e06      	cmp	r6, #6
 8007f70:	d126      	bne.n	8007fc0 <_strtod_l+0xb8>
 8007f72:	2300      	movs	r3, #0
 8007f74:	3501      	adds	r5, #1
 8007f76:	9519      	str	r5, [sp, #100]	@ 0x64
 8007f78:	930e      	str	r3, [sp, #56]	@ 0x38
 8007f7a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f040 8582 	bne.w	8008a86 <_strtod_l+0xb7e>
 8007f82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f84:	b1bb      	cbz	r3, 8007fb6 <_strtod_l+0xae>
 8007f86:	4650      	mov	r0, sl
 8007f88:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007f8c:	b01f      	add	sp, #124	@ 0x7c
 8007f8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f92:	2920      	cmp	r1, #32
 8007f94:	d1d0      	bne.n	8007f38 <_strtod_l+0x30>
 8007f96:	3201      	adds	r2, #1
 8007f98:	e7c3      	b.n	8007f22 <_strtod_l+0x1a>
 8007f9a:	292d      	cmp	r1, #45	@ 0x2d
 8007f9c:	d1cc      	bne.n	8007f38 <_strtod_l+0x30>
 8007f9e:	2101      	movs	r1, #1
 8007fa0:	910e      	str	r1, [sp, #56]	@ 0x38
 8007fa2:	1c51      	adds	r1, r2, #1
 8007fa4:	9119      	str	r1, [sp, #100]	@ 0x64
 8007fa6:	7852      	ldrb	r2, [r2, #1]
 8007fa8:	2a00      	cmp	r2, #0
 8007faa:	d1c7      	bne.n	8007f3c <_strtod_l+0x34>
 8007fac:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007fae:	9419      	str	r4, [sp, #100]	@ 0x64
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	f040 8566 	bne.w	8008a82 <_strtod_l+0xb7a>
 8007fb6:	4650      	mov	r0, sl
 8007fb8:	4659      	mov	r1, fp
 8007fba:	e7e7      	b.n	8007f8c <_strtod_l+0x84>
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	e7ef      	b.n	8007fa0 <_strtod_l+0x98>
 8007fc0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007fc2:	b13a      	cbz	r2, 8007fd4 <_strtod_l+0xcc>
 8007fc4:	2135      	movs	r1, #53	@ 0x35
 8007fc6:	a81c      	add	r0, sp, #112	@ 0x70
 8007fc8:	f7ff ff36 	bl	8007e38 <__copybits>
 8007fcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007fce:	9805      	ldr	r0, [sp, #20]
 8007fd0:	f7ff fb16 	bl	8007600 <_Bfree>
 8007fd4:	3e01      	subs	r6, #1
 8007fd6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007fd8:	2e04      	cmp	r6, #4
 8007fda:	d806      	bhi.n	8007fea <_strtod_l+0xe2>
 8007fdc:	e8df f006 	tbb	[pc, r6]
 8007fe0:	201d0314 	.word	0x201d0314
 8007fe4:	14          	.byte	0x14
 8007fe5:	00          	.byte	0x00
 8007fe6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007fea:	05e1      	lsls	r1, r4, #23
 8007fec:	bf48      	it	mi
 8007fee:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007ff2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007ff6:	0d1b      	lsrs	r3, r3, #20
 8007ff8:	051b      	lsls	r3, r3, #20
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1bd      	bne.n	8007f7a <_strtod_l+0x72>
 8007ffe:	f7fe fbcd 	bl	800679c <__errno>
 8008002:	2322      	movs	r3, #34	@ 0x22
 8008004:	6003      	str	r3, [r0, #0]
 8008006:	e7b8      	b.n	8007f7a <_strtod_l+0x72>
 8008008:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800800c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008010:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008014:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008018:	e7e7      	b.n	8007fea <_strtod_l+0xe2>
 800801a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008198 <_strtod_l+0x290>
 800801e:	e7e4      	b.n	8007fea <_strtod_l+0xe2>
 8008020:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008024:	f04f 3aff 	mov.w	sl, #4294967295
 8008028:	e7df      	b.n	8007fea <_strtod_l+0xe2>
 800802a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800802c:	1c5a      	adds	r2, r3, #1
 800802e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008030:	785b      	ldrb	r3, [r3, #1]
 8008032:	2b30      	cmp	r3, #48	@ 0x30
 8008034:	d0f9      	beq.n	800802a <_strtod_l+0x122>
 8008036:	2b00      	cmp	r3, #0
 8008038:	d09f      	beq.n	8007f7a <_strtod_l+0x72>
 800803a:	2301      	movs	r3, #1
 800803c:	2700      	movs	r7, #0
 800803e:	220a      	movs	r2, #10
 8008040:	46b9      	mov	r9, r7
 8008042:	9308      	str	r3, [sp, #32]
 8008044:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008046:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008048:	930c      	str	r3, [sp, #48]	@ 0x30
 800804a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800804c:	7805      	ldrb	r5, [r0, #0]
 800804e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008052:	b2d9      	uxtb	r1, r3
 8008054:	2909      	cmp	r1, #9
 8008056:	d928      	bls.n	80080aa <_strtod_l+0x1a2>
 8008058:	2201      	movs	r2, #1
 800805a:	4950      	ldr	r1, [pc, #320]	@ (800819c <_strtod_l+0x294>)
 800805c:	f001 f969 	bl	8009332 <strncmp>
 8008060:	2800      	cmp	r0, #0
 8008062:	d032      	beq.n	80080ca <_strtod_l+0x1c2>
 8008064:	2000      	movs	r0, #0
 8008066:	462a      	mov	r2, r5
 8008068:	4603      	mov	r3, r0
 800806a:	464d      	mov	r5, r9
 800806c:	900a      	str	r0, [sp, #40]	@ 0x28
 800806e:	2a65      	cmp	r2, #101	@ 0x65
 8008070:	d001      	beq.n	8008076 <_strtod_l+0x16e>
 8008072:	2a45      	cmp	r2, #69	@ 0x45
 8008074:	d114      	bne.n	80080a0 <_strtod_l+0x198>
 8008076:	b91d      	cbnz	r5, 8008080 <_strtod_l+0x178>
 8008078:	9a08      	ldr	r2, [sp, #32]
 800807a:	4302      	orrs	r2, r0
 800807c:	d096      	beq.n	8007fac <_strtod_l+0xa4>
 800807e:	2500      	movs	r5, #0
 8008080:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008082:	1c62      	adds	r2, r4, #1
 8008084:	9219      	str	r2, [sp, #100]	@ 0x64
 8008086:	7862      	ldrb	r2, [r4, #1]
 8008088:	2a2b      	cmp	r2, #43	@ 0x2b
 800808a:	d07a      	beq.n	8008182 <_strtod_l+0x27a>
 800808c:	2a2d      	cmp	r2, #45	@ 0x2d
 800808e:	d07e      	beq.n	800818e <_strtod_l+0x286>
 8008090:	f04f 0c00 	mov.w	ip, #0
 8008094:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008098:	2909      	cmp	r1, #9
 800809a:	f240 8085 	bls.w	80081a8 <_strtod_l+0x2a0>
 800809e:	9419      	str	r4, [sp, #100]	@ 0x64
 80080a0:	f04f 0800 	mov.w	r8, #0
 80080a4:	e0a5      	b.n	80081f2 <_strtod_l+0x2ea>
 80080a6:	2300      	movs	r3, #0
 80080a8:	e7c8      	b.n	800803c <_strtod_l+0x134>
 80080aa:	f1b9 0f08 	cmp.w	r9, #8
 80080ae:	bfd8      	it	le
 80080b0:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80080b2:	f100 0001 	add.w	r0, r0, #1
 80080b6:	bfd6      	itet	le
 80080b8:	fb02 3301 	mlale	r3, r2, r1, r3
 80080bc:	fb02 3707 	mlagt	r7, r2, r7, r3
 80080c0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80080c2:	f109 0901 	add.w	r9, r9, #1
 80080c6:	9019      	str	r0, [sp, #100]	@ 0x64
 80080c8:	e7bf      	b.n	800804a <_strtod_l+0x142>
 80080ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080cc:	1c5a      	adds	r2, r3, #1
 80080ce:	9219      	str	r2, [sp, #100]	@ 0x64
 80080d0:	785a      	ldrb	r2, [r3, #1]
 80080d2:	f1b9 0f00 	cmp.w	r9, #0
 80080d6:	d03b      	beq.n	8008150 <_strtod_l+0x248>
 80080d8:	464d      	mov	r5, r9
 80080da:	900a      	str	r0, [sp, #40]	@ 0x28
 80080dc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80080e0:	2b09      	cmp	r3, #9
 80080e2:	d912      	bls.n	800810a <_strtod_l+0x202>
 80080e4:	2301      	movs	r3, #1
 80080e6:	e7c2      	b.n	800806e <_strtod_l+0x166>
 80080e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80080ea:	3001      	adds	r0, #1
 80080ec:	1c5a      	adds	r2, r3, #1
 80080ee:	9219      	str	r2, [sp, #100]	@ 0x64
 80080f0:	785a      	ldrb	r2, [r3, #1]
 80080f2:	2a30      	cmp	r2, #48	@ 0x30
 80080f4:	d0f8      	beq.n	80080e8 <_strtod_l+0x1e0>
 80080f6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80080fa:	2b08      	cmp	r3, #8
 80080fc:	f200 84c8 	bhi.w	8008a90 <_strtod_l+0xb88>
 8008100:	900a      	str	r0, [sp, #40]	@ 0x28
 8008102:	2000      	movs	r0, #0
 8008104:	4605      	mov	r5, r0
 8008106:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008108:	930c      	str	r3, [sp, #48]	@ 0x30
 800810a:	3a30      	subs	r2, #48	@ 0x30
 800810c:	f100 0301 	add.w	r3, r0, #1
 8008110:	d018      	beq.n	8008144 <_strtod_l+0x23c>
 8008112:	462e      	mov	r6, r5
 8008114:	f04f 0e0a 	mov.w	lr, #10
 8008118:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800811a:	4419      	add	r1, r3
 800811c:	910a      	str	r1, [sp, #40]	@ 0x28
 800811e:	1c71      	adds	r1, r6, #1
 8008120:	eba1 0c05 	sub.w	ip, r1, r5
 8008124:	4563      	cmp	r3, ip
 8008126:	dc15      	bgt.n	8008154 <_strtod_l+0x24c>
 8008128:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800812c:	182b      	adds	r3, r5, r0
 800812e:	2b08      	cmp	r3, #8
 8008130:	f105 0501 	add.w	r5, r5, #1
 8008134:	4405      	add	r5, r0
 8008136:	dc1a      	bgt.n	800816e <_strtod_l+0x266>
 8008138:	230a      	movs	r3, #10
 800813a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800813c:	fb03 2301 	mla	r3, r3, r1, r2
 8008140:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008142:	2300      	movs	r3, #0
 8008144:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008146:	4618      	mov	r0, r3
 8008148:	1c51      	adds	r1, r2, #1
 800814a:	9119      	str	r1, [sp, #100]	@ 0x64
 800814c:	7852      	ldrb	r2, [r2, #1]
 800814e:	e7c5      	b.n	80080dc <_strtod_l+0x1d4>
 8008150:	4648      	mov	r0, r9
 8008152:	e7ce      	b.n	80080f2 <_strtod_l+0x1ea>
 8008154:	2e08      	cmp	r6, #8
 8008156:	dc05      	bgt.n	8008164 <_strtod_l+0x25c>
 8008158:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800815a:	fb0e f606 	mul.w	r6, lr, r6
 800815e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008160:	460e      	mov	r6, r1
 8008162:	e7dc      	b.n	800811e <_strtod_l+0x216>
 8008164:	2910      	cmp	r1, #16
 8008166:	bfd8      	it	le
 8008168:	fb0e f707 	mulle.w	r7, lr, r7
 800816c:	e7f8      	b.n	8008160 <_strtod_l+0x258>
 800816e:	2b0f      	cmp	r3, #15
 8008170:	bfdc      	itt	le
 8008172:	230a      	movle	r3, #10
 8008174:	fb03 2707 	mlale	r7, r3, r7, r2
 8008178:	e7e3      	b.n	8008142 <_strtod_l+0x23a>
 800817a:	2300      	movs	r3, #0
 800817c:	930a      	str	r3, [sp, #40]	@ 0x28
 800817e:	2301      	movs	r3, #1
 8008180:	e77a      	b.n	8008078 <_strtod_l+0x170>
 8008182:	f04f 0c00 	mov.w	ip, #0
 8008186:	1ca2      	adds	r2, r4, #2
 8008188:	9219      	str	r2, [sp, #100]	@ 0x64
 800818a:	78a2      	ldrb	r2, [r4, #2]
 800818c:	e782      	b.n	8008094 <_strtod_l+0x18c>
 800818e:	f04f 0c01 	mov.w	ip, #1
 8008192:	e7f8      	b.n	8008186 <_strtod_l+0x27e>
 8008194:	08009edc 	.word	0x08009edc
 8008198:	7ff00000 	.word	0x7ff00000
 800819c:	08009d15 	.word	0x08009d15
 80081a0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081a2:	1c51      	adds	r1, r2, #1
 80081a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80081a6:	7852      	ldrb	r2, [r2, #1]
 80081a8:	2a30      	cmp	r2, #48	@ 0x30
 80081aa:	d0f9      	beq.n	80081a0 <_strtod_l+0x298>
 80081ac:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80081b0:	2908      	cmp	r1, #8
 80081b2:	f63f af75 	bhi.w	80080a0 <_strtod_l+0x198>
 80081b6:	f04f 080a 	mov.w	r8, #10
 80081ba:	3a30      	subs	r2, #48	@ 0x30
 80081bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80081be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081c0:	920f      	str	r2, [sp, #60]	@ 0x3c
 80081c2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80081c4:	1c56      	adds	r6, r2, #1
 80081c6:	9619      	str	r6, [sp, #100]	@ 0x64
 80081c8:	7852      	ldrb	r2, [r2, #1]
 80081ca:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80081ce:	f1be 0f09 	cmp.w	lr, #9
 80081d2:	d939      	bls.n	8008248 <_strtod_l+0x340>
 80081d4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80081d6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80081da:	1a76      	subs	r6, r6, r1
 80081dc:	2e08      	cmp	r6, #8
 80081de:	dc03      	bgt.n	80081e8 <_strtod_l+0x2e0>
 80081e0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80081e2:	4588      	cmp	r8, r1
 80081e4:	bfa8      	it	ge
 80081e6:	4688      	movge	r8, r1
 80081e8:	f1bc 0f00 	cmp.w	ip, #0
 80081ec:	d001      	beq.n	80081f2 <_strtod_l+0x2ea>
 80081ee:	f1c8 0800 	rsb	r8, r8, #0
 80081f2:	2d00      	cmp	r5, #0
 80081f4:	d14e      	bne.n	8008294 <_strtod_l+0x38c>
 80081f6:	9908      	ldr	r1, [sp, #32]
 80081f8:	4308      	orrs	r0, r1
 80081fa:	f47f aebe 	bne.w	8007f7a <_strtod_l+0x72>
 80081fe:	2b00      	cmp	r3, #0
 8008200:	f47f aed4 	bne.w	8007fac <_strtod_l+0xa4>
 8008204:	2a69      	cmp	r2, #105	@ 0x69
 8008206:	d028      	beq.n	800825a <_strtod_l+0x352>
 8008208:	dc25      	bgt.n	8008256 <_strtod_l+0x34e>
 800820a:	2a49      	cmp	r2, #73	@ 0x49
 800820c:	d025      	beq.n	800825a <_strtod_l+0x352>
 800820e:	2a4e      	cmp	r2, #78	@ 0x4e
 8008210:	f47f aecc 	bne.w	8007fac <_strtod_l+0xa4>
 8008214:	4999      	ldr	r1, [pc, #612]	@ (800847c <_strtod_l+0x574>)
 8008216:	a819      	add	r0, sp, #100	@ 0x64
 8008218:	f001 fb82 	bl	8009920 <__match>
 800821c:	2800      	cmp	r0, #0
 800821e:	f43f aec5 	beq.w	8007fac <_strtod_l+0xa4>
 8008222:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008224:	781b      	ldrb	r3, [r3, #0]
 8008226:	2b28      	cmp	r3, #40	@ 0x28
 8008228:	d12e      	bne.n	8008288 <_strtod_l+0x380>
 800822a:	4995      	ldr	r1, [pc, #596]	@ (8008480 <_strtod_l+0x578>)
 800822c:	aa1c      	add	r2, sp, #112	@ 0x70
 800822e:	a819      	add	r0, sp, #100	@ 0x64
 8008230:	f001 fb8a 	bl	8009948 <__hexnan>
 8008234:	2805      	cmp	r0, #5
 8008236:	d127      	bne.n	8008288 <_strtod_l+0x380>
 8008238:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800823a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800823e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008242:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008246:	e698      	b.n	8007f7a <_strtod_l+0x72>
 8008248:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800824a:	fb08 2101 	mla	r1, r8, r1, r2
 800824e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008252:	9209      	str	r2, [sp, #36]	@ 0x24
 8008254:	e7b5      	b.n	80081c2 <_strtod_l+0x2ba>
 8008256:	2a6e      	cmp	r2, #110	@ 0x6e
 8008258:	e7da      	b.n	8008210 <_strtod_l+0x308>
 800825a:	498a      	ldr	r1, [pc, #552]	@ (8008484 <_strtod_l+0x57c>)
 800825c:	a819      	add	r0, sp, #100	@ 0x64
 800825e:	f001 fb5f 	bl	8009920 <__match>
 8008262:	2800      	cmp	r0, #0
 8008264:	f43f aea2 	beq.w	8007fac <_strtod_l+0xa4>
 8008268:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800826a:	4987      	ldr	r1, [pc, #540]	@ (8008488 <_strtod_l+0x580>)
 800826c:	3b01      	subs	r3, #1
 800826e:	a819      	add	r0, sp, #100	@ 0x64
 8008270:	9319      	str	r3, [sp, #100]	@ 0x64
 8008272:	f001 fb55 	bl	8009920 <__match>
 8008276:	b910      	cbnz	r0, 800827e <_strtod_l+0x376>
 8008278:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800827a:	3301      	adds	r3, #1
 800827c:	9319      	str	r3, [sp, #100]	@ 0x64
 800827e:	f04f 0a00 	mov.w	sl, #0
 8008282:	f8df b208 	ldr.w	fp, [pc, #520]	@ 800848c <_strtod_l+0x584>
 8008286:	e678      	b.n	8007f7a <_strtod_l+0x72>
 8008288:	4881      	ldr	r0, [pc, #516]	@ (8008490 <_strtod_l+0x588>)
 800828a:	f001 f887 	bl	800939c <nan>
 800828e:	4682      	mov	sl, r0
 8008290:	468b      	mov	fp, r1
 8008292:	e672      	b.n	8007f7a <_strtod_l+0x72>
 8008294:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008296:	f1b9 0f00 	cmp.w	r9, #0
 800829a:	bf08      	it	eq
 800829c:	46a9      	moveq	r9, r5
 800829e:	eba8 0303 	sub.w	r3, r8, r3
 80082a2:	2d10      	cmp	r5, #16
 80082a4:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80082a6:	462c      	mov	r4, r5
 80082a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80082aa:	bfa8      	it	ge
 80082ac:	2410      	movge	r4, #16
 80082ae:	f7f8 f899 	bl	80003e4 <__aeabi_ui2d>
 80082b2:	2d09      	cmp	r5, #9
 80082b4:	4682      	mov	sl, r0
 80082b6:	468b      	mov	fp, r1
 80082b8:	dc11      	bgt.n	80082de <_strtod_l+0x3d6>
 80082ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082bc:	2b00      	cmp	r3, #0
 80082be:	f43f ae5c 	beq.w	8007f7a <_strtod_l+0x72>
 80082c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082c4:	dd76      	ble.n	80083b4 <_strtod_l+0x4ac>
 80082c6:	2b16      	cmp	r3, #22
 80082c8:	dc5d      	bgt.n	8008386 <_strtod_l+0x47e>
 80082ca:	4972      	ldr	r1, [pc, #456]	@ (8008494 <_strtod_l+0x58c>)
 80082cc:	4652      	mov	r2, sl
 80082ce:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80082d2:	465b      	mov	r3, fp
 80082d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082d8:	f7f8 f8fe 	bl	80004d8 <__aeabi_dmul>
 80082dc:	e7d7      	b.n	800828e <_strtod_l+0x386>
 80082de:	4b6d      	ldr	r3, [pc, #436]	@ (8008494 <_strtod_l+0x58c>)
 80082e0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80082e4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80082e8:	f7f8 f8f6 	bl	80004d8 <__aeabi_dmul>
 80082ec:	4682      	mov	sl, r0
 80082ee:	4638      	mov	r0, r7
 80082f0:	468b      	mov	fp, r1
 80082f2:	f7f8 f877 	bl	80003e4 <__aeabi_ui2d>
 80082f6:	4602      	mov	r2, r0
 80082f8:	460b      	mov	r3, r1
 80082fa:	4650      	mov	r0, sl
 80082fc:	4659      	mov	r1, fp
 80082fe:	f7f7 ff35 	bl	800016c <__adddf3>
 8008302:	2d0f      	cmp	r5, #15
 8008304:	4682      	mov	sl, r0
 8008306:	468b      	mov	fp, r1
 8008308:	ddd7      	ble.n	80082ba <_strtod_l+0x3b2>
 800830a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800830c:	1b2c      	subs	r4, r5, r4
 800830e:	441c      	add	r4, r3
 8008310:	2c00      	cmp	r4, #0
 8008312:	f340 8093 	ble.w	800843c <_strtod_l+0x534>
 8008316:	f014 030f 	ands.w	r3, r4, #15
 800831a:	d00a      	beq.n	8008332 <_strtod_l+0x42a>
 800831c:	495d      	ldr	r1, [pc, #372]	@ (8008494 <_strtod_l+0x58c>)
 800831e:	4652      	mov	r2, sl
 8008320:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008324:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008328:	465b      	mov	r3, fp
 800832a:	f7f8 f8d5 	bl	80004d8 <__aeabi_dmul>
 800832e:	4682      	mov	sl, r0
 8008330:	468b      	mov	fp, r1
 8008332:	f034 040f 	bics.w	r4, r4, #15
 8008336:	d073      	beq.n	8008420 <_strtod_l+0x518>
 8008338:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800833c:	dd49      	ble.n	80083d2 <_strtod_l+0x4ca>
 800833e:	2400      	movs	r4, #0
 8008340:	46a0      	mov	r8, r4
 8008342:	46a1      	mov	r9, r4
 8008344:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008346:	2322      	movs	r3, #34	@ 0x22
 8008348:	f04f 0a00 	mov.w	sl, #0
 800834c:	9a05      	ldr	r2, [sp, #20]
 800834e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 800848c <_strtod_l+0x584>
 8008352:	6013      	str	r3, [r2, #0]
 8008354:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008356:	2b00      	cmp	r3, #0
 8008358:	f43f ae0f 	beq.w	8007f7a <_strtod_l+0x72>
 800835c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800835e:	9805      	ldr	r0, [sp, #20]
 8008360:	f7ff f94e 	bl	8007600 <_Bfree>
 8008364:	4649      	mov	r1, r9
 8008366:	9805      	ldr	r0, [sp, #20]
 8008368:	f7ff f94a 	bl	8007600 <_Bfree>
 800836c:	4641      	mov	r1, r8
 800836e:	9805      	ldr	r0, [sp, #20]
 8008370:	f7ff f946 	bl	8007600 <_Bfree>
 8008374:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008376:	9805      	ldr	r0, [sp, #20]
 8008378:	f7ff f942 	bl	8007600 <_Bfree>
 800837c:	4621      	mov	r1, r4
 800837e:	9805      	ldr	r0, [sp, #20]
 8008380:	f7ff f93e 	bl	8007600 <_Bfree>
 8008384:	e5f9      	b.n	8007f7a <_strtod_l+0x72>
 8008386:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008388:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800838c:	4293      	cmp	r3, r2
 800838e:	dbbc      	blt.n	800830a <_strtod_l+0x402>
 8008390:	4c40      	ldr	r4, [pc, #256]	@ (8008494 <_strtod_l+0x58c>)
 8008392:	f1c5 050f 	rsb	r5, r5, #15
 8008396:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800839a:	4652      	mov	r2, sl
 800839c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083a0:	465b      	mov	r3, fp
 80083a2:	f7f8 f899 	bl	80004d8 <__aeabi_dmul>
 80083a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083a8:	1b5d      	subs	r5, r3, r5
 80083aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80083ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 80083b2:	e791      	b.n	80082d8 <_strtod_l+0x3d0>
 80083b4:	3316      	adds	r3, #22
 80083b6:	dba8      	blt.n	800830a <_strtod_l+0x402>
 80083b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083ba:	4650      	mov	r0, sl
 80083bc:	eba3 0808 	sub.w	r8, r3, r8
 80083c0:	4b34      	ldr	r3, [pc, #208]	@ (8008494 <_strtod_l+0x58c>)
 80083c2:	4659      	mov	r1, fp
 80083c4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80083c8:	e9d8 2300 	ldrd	r2, r3, [r8]
 80083cc:	f7f8 f9ae 	bl	800072c <__aeabi_ddiv>
 80083d0:	e75d      	b.n	800828e <_strtod_l+0x386>
 80083d2:	2300      	movs	r3, #0
 80083d4:	4650      	mov	r0, sl
 80083d6:	4659      	mov	r1, fp
 80083d8:	461e      	mov	r6, r3
 80083da:	4f2f      	ldr	r7, [pc, #188]	@ (8008498 <_strtod_l+0x590>)
 80083dc:	1124      	asrs	r4, r4, #4
 80083de:	2c01      	cmp	r4, #1
 80083e0:	dc21      	bgt.n	8008426 <_strtod_l+0x51e>
 80083e2:	b10b      	cbz	r3, 80083e8 <_strtod_l+0x4e0>
 80083e4:	4682      	mov	sl, r0
 80083e6:	468b      	mov	fp, r1
 80083e8:	492b      	ldr	r1, [pc, #172]	@ (8008498 <_strtod_l+0x590>)
 80083ea:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80083ee:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80083f2:	4652      	mov	r2, sl
 80083f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083f8:	465b      	mov	r3, fp
 80083fa:	f7f8 f86d 	bl	80004d8 <__aeabi_dmul>
 80083fe:	4b23      	ldr	r3, [pc, #140]	@ (800848c <_strtod_l+0x584>)
 8008400:	460a      	mov	r2, r1
 8008402:	400b      	ands	r3, r1
 8008404:	4925      	ldr	r1, [pc, #148]	@ (800849c <_strtod_l+0x594>)
 8008406:	4682      	mov	sl, r0
 8008408:	428b      	cmp	r3, r1
 800840a:	d898      	bhi.n	800833e <_strtod_l+0x436>
 800840c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008410:	428b      	cmp	r3, r1
 8008412:	bf86      	itte	hi
 8008414:	f04f 3aff 	movhi.w	sl, #4294967295
 8008418:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 80084a0 <_strtod_l+0x598>
 800841c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008420:	2300      	movs	r3, #0
 8008422:	9308      	str	r3, [sp, #32]
 8008424:	e076      	b.n	8008514 <_strtod_l+0x60c>
 8008426:	07e2      	lsls	r2, r4, #31
 8008428:	d504      	bpl.n	8008434 <_strtod_l+0x52c>
 800842a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800842e:	f7f8 f853 	bl	80004d8 <__aeabi_dmul>
 8008432:	2301      	movs	r3, #1
 8008434:	3601      	adds	r6, #1
 8008436:	1064      	asrs	r4, r4, #1
 8008438:	3708      	adds	r7, #8
 800843a:	e7d0      	b.n	80083de <_strtod_l+0x4d6>
 800843c:	d0f0      	beq.n	8008420 <_strtod_l+0x518>
 800843e:	4264      	negs	r4, r4
 8008440:	f014 020f 	ands.w	r2, r4, #15
 8008444:	d00a      	beq.n	800845c <_strtod_l+0x554>
 8008446:	4b13      	ldr	r3, [pc, #76]	@ (8008494 <_strtod_l+0x58c>)
 8008448:	4650      	mov	r0, sl
 800844a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800844e:	4659      	mov	r1, fp
 8008450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008454:	f7f8 f96a 	bl	800072c <__aeabi_ddiv>
 8008458:	4682      	mov	sl, r0
 800845a:	468b      	mov	fp, r1
 800845c:	1124      	asrs	r4, r4, #4
 800845e:	d0df      	beq.n	8008420 <_strtod_l+0x518>
 8008460:	2c1f      	cmp	r4, #31
 8008462:	dd1f      	ble.n	80084a4 <_strtod_l+0x59c>
 8008464:	2400      	movs	r4, #0
 8008466:	46a0      	mov	r8, r4
 8008468:	46a1      	mov	r9, r4
 800846a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800846c:	2322      	movs	r3, #34	@ 0x22
 800846e:	9a05      	ldr	r2, [sp, #20]
 8008470:	f04f 0a00 	mov.w	sl, #0
 8008474:	f04f 0b00 	mov.w	fp, #0
 8008478:	6013      	str	r3, [r2, #0]
 800847a:	e76b      	b.n	8008354 <_strtod_l+0x44c>
 800847c:	08009c03 	.word	0x08009c03
 8008480:	08009ec8 	.word	0x08009ec8
 8008484:	08009bfb 	.word	0x08009bfb
 8008488:	08009c32 	.word	0x08009c32
 800848c:	7ff00000 	.word	0x7ff00000
 8008490:	08009d6b 	.word	0x08009d6b
 8008494:	08009e00 	.word	0x08009e00
 8008498:	08009dd8 	.word	0x08009dd8
 800849c:	7ca00000 	.word	0x7ca00000
 80084a0:	7fefffff 	.word	0x7fefffff
 80084a4:	f014 0310 	ands.w	r3, r4, #16
 80084a8:	bf18      	it	ne
 80084aa:	236a      	movne	r3, #106	@ 0x6a
 80084ac:	4650      	mov	r0, sl
 80084ae:	9308      	str	r3, [sp, #32]
 80084b0:	4659      	mov	r1, fp
 80084b2:	2300      	movs	r3, #0
 80084b4:	4e77      	ldr	r6, [pc, #476]	@ (8008694 <_strtod_l+0x78c>)
 80084b6:	07e7      	lsls	r7, r4, #31
 80084b8:	d504      	bpl.n	80084c4 <_strtod_l+0x5bc>
 80084ba:	e9d6 2300 	ldrd	r2, r3, [r6]
 80084be:	f7f8 f80b 	bl	80004d8 <__aeabi_dmul>
 80084c2:	2301      	movs	r3, #1
 80084c4:	1064      	asrs	r4, r4, #1
 80084c6:	f106 0608 	add.w	r6, r6, #8
 80084ca:	d1f4      	bne.n	80084b6 <_strtod_l+0x5ae>
 80084cc:	b10b      	cbz	r3, 80084d2 <_strtod_l+0x5ca>
 80084ce:	4682      	mov	sl, r0
 80084d0:	468b      	mov	fp, r1
 80084d2:	9b08      	ldr	r3, [sp, #32]
 80084d4:	b1b3      	cbz	r3, 8008504 <_strtod_l+0x5fc>
 80084d6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80084da:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80084de:	2b00      	cmp	r3, #0
 80084e0:	4659      	mov	r1, fp
 80084e2:	dd0f      	ble.n	8008504 <_strtod_l+0x5fc>
 80084e4:	2b1f      	cmp	r3, #31
 80084e6:	dd58      	ble.n	800859a <_strtod_l+0x692>
 80084e8:	2b34      	cmp	r3, #52	@ 0x34
 80084ea:	bfd8      	it	le
 80084ec:	f04f 33ff 	movle.w	r3, #4294967295
 80084f0:	f04f 0a00 	mov.w	sl, #0
 80084f4:	bfcf      	iteee	gt
 80084f6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80084fa:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80084fe:	4093      	lslle	r3, r2
 8008500:	ea03 0b01 	andle.w	fp, r3, r1
 8008504:	2200      	movs	r2, #0
 8008506:	2300      	movs	r3, #0
 8008508:	4650      	mov	r0, sl
 800850a:	4659      	mov	r1, fp
 800850c:	f7f8 fa4c 	bl	80009a8 <__aeabi_dcmpeq>
 8008510:	2800      	cmp	r0, #0
 8008512:	d1a7      	bne.n	8008464 <_strtod_l+0x55c>
 8008514:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008516:	464a      	mov	r2, r9
 8008518:	9300      	str	r3, [sp, #0]
 800851a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800851c:	462b      	mov	r3, r5
 800851e:	9805      	ldr	r0, [sp, #20]
 8008520:	f7ff f8d6 	bl	80076d0 <__s2b>
 8008524:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008526:	2800      	cmp	r0, #0
 8008528:	f43f af09 	beq.w	800833e <_strtod_l+0x436>
 800852c:	2400      	movs	r4, #0
 800852e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008530:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008532:	2a00      	cmp	r2, #0
 8008534:	eba3 0308 	sub.w	r3, r3, r8
 8008538:	bfa8      	it	ge
 800853a:	2300      	movge	r3, #0
 800853c:	46a0      	mov	r8, r4
 800853e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008540:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008544:	9316      	str	r3, [sp, #88]	@ 0x58
 8008546:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008548:	9805      	ldr	r0, [sp, #20]
 800854a:	6859      	ldr	r1, [r3, #4]
 800854c:	f7ff f818 	bl	8007580 <_Balloc>
 8008550:	4681      	mov	r9, r0
 8008552:	2800      	cmp	r0, #0
 8008554:	f43f aef7 	beq.w	8008346 <_strtod_l+0x43e>
 8008558:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800855a:	300c      	adds	r0, #12
 800855c:	691a      	ldr	r2, [r3, #16]
 800855e:	f103 010c 	add.w	r1, r3, #12
 8008562:	3202      	adds	r2, #2
 8008564:	0092      	lsls	r2, r2, #2
 8008566:	f7fe f954 	bl	8006812 <memcpy>
 800856a:	ab1c      	add	r3, sp, #112	@ 0x70
 800856c:	9301      	str	r3, [sp, #4]
 800856e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008570:	9300      	str	r3, [sp, #0]
 8008572:	4652      	mov	r2, sl
 8008574:	465b      	mov	r3, fp
 8008576:	9805      	ldr	r0, [sp, #20]
 8008578:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800857c:	f7ff fbd4 	bl	8007d28 <__d2b>
 8008580:	901a      	str	r0, [sp, #104]	@ 0x68
 8008582:	2800      	cmp	r0, #0
 8008584:	f43f aedf 	beq.w	8008346 <_strtod_l+0x43e>
 8008588:	2101      	movs	r1, #1
 800858a:	9805      	ldr	r0, [sp, #20]
 800858c:	f7ff f936 	bl	80077fc <__i2b>
 8008590:	4680      	mov	r8, r0
 8008592:	b948      	cbnz	r0, 80085a8 <_strtod_l+0x6a0>
 8008594:	f04f 0800 	mov.w	r8, #0
 8008598:	e6d5      	b.n	8008346 <_strtod_l+0x43e>
 800859a:	f04f 32ff 	mov.w	r2, #4294967295
 800859e:	fa02 f303 	lsl.w	r3, r2, r3
 80085a2:	ea03 0a0a 	and.w	sl, r3, sl
 80085a6:	e7ad      	b.n	8008504 <_strtod_l+0x5fc>
 80085a8:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80085aa:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80085ac:	2d00      	cmp	r5, #0
 80085ae:	bfab      	itete	ge
 80085b0:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80085b2:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80085b4:	18ef      	addge	r7, r5, r3
 80085b6:	1b5e      	sublt	r6, r3, r5
 80085b8:	9b08      	ldr	r3, [sp, #32]
 80085ba:	bfa8      	it	ge
 80085bc:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80085be:	eba5 0503 	sub.w	r5, r5, r3
 80085c2:	4415      	add	r5, r2
 80085c4:	4b34      	ldr	r3, [pc, #208]	@ (8008698 <_strtod_l+0x790>)
 80085c6:	f105 35ff 	add.w	r5, r5, #4294967295
 80085ca:	bfb8      	it	lt
 80085cc:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80085ce:	429d      	cmp	r5, r3
 80085d0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80085d4:	da50      	bge.n	8008678 <_strtod_l+0x770>
 80085d6:	1b5b      	subs	r3, r3, r5
 80085d8:	2b1f      	cmp	r3, #31
 80085da:	f04f 0101 	mov.w	r1, #1
 80085de:	eba2 0203 	sub.w	r2, r2, r3
 80085e2:	dc3d      	bgt.n	8008660 <_strtod_l+0x758>
 80085e4:	fa01 f303 	lsl.w	r3, r1, r3
 80085e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80085ea:	2300      	movs	r3, #0
 80085ec:	9310      	str	r3, [sp, #64]	@ 0x40
 80085ee:	18bd      	adds	r5, r7, r2
 80085f0:	9b08      	ldr	r3, [sp, #32]
 80085f2:	42af      	cmp	r7, r5
 80085f4:	4416      	add	r6, r2
 80085f6:	441e      	add	r6, r3
 80085f8:	463b      	mov	r3, r7
 80085fa:	bfa8      	it	ge
 80085fc:	462b      	movge	r3, r5
 80085fe:	42b3      	cmp	r3, r6
 8008600:	bfa8      	it	ge
 8008602:	4633      	movge	r3, r6
 8008604:	2b00      	cmp	r3, #0
 8008606:	bfc2      	ittt	gt
 8008608:	1aed      	subgt	r5, r5, r3
 800860a:	1af6      	subgt	r6, r6, r3
 800860c:	1aff      	subgt	r7, r7, r3
 800860e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008610:	2b00      	cmp	r3, #0
 8008612:	dd16      	ble.n	8008642 <_strtod_l+0x73a>
 8008614:	4641      	mov	r1, r8
 8008616:	461a      	mov	r2, r3
 8008618:	9805      	ldr	r0, [sp, #20]
 800861a:	f7ff f9a7 	bl	800796c <__pow5mult>
 800861e:	4680      	mov	r8, r0
 8008620:	2800      	cmp	r0, #0
 8008622:	d0b7      	beq.n	8008594 <_strtod_l+0x68c>
 8008624:	4601      	mov	r1, r0
 8008626:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008628:	9805      	ldr	r0, [sp, #20]
 800862a:	f7ff f8fd 	bl	8007828 <__multiply>
 800862e:	900a      	str	r0, [sp, #40]	@ 0x28
 8008630:	2800      	cmp	r0, #0
 8008632:	f43f ae88 	beq.w	8008346 <_strtod_l+0x43e>
 8008636:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008638:	9805      	ldr	r0, [sp, #20]
 800863a:	f7fe ffe1 	bl	8007600 <_Bfree>
 800863e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008640:	931a      	str	r3, [sp, #104]	@ 0x68
 8008642:	2d00      	cmp	r5, #0
 8008644:	dc1d      	bgt.n	8008682 <_strtod_l+0x77a>
 8008646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008648:	2b00      	cmp	r3, #0
 800864a:	dd27      	ble.n	800869c <_strtod_l+0x794>
 800864c:	4649      	mov	r1, r9
 800864e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008650:	9805      	ldr	r0, [sp, #20]
 8008652:	f7ff f98b 	bl	800796c <__pow5mult>
 8008656:	4681      	mov	r9, r0
 8008658:	bb00      	cbnz	r0, 800869c <_strtod_l+0x794>
 800865a:	f04f 0900 	mov.w	r9, #0
 800865e:	e672      	b.n	8008346 <_strtod_l+0x43e>
 8008660:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008664:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008668:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800866c:	35e2      	adds	r5, #226	@ 0xe2
 800866e:	fa01 f305 	lsl.w	r3, r1, r5
 8008672:	9310      	str	r3, [sp, #64]	@ 0x40
 8008674:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008676:	e7ba      	b.n	80085ee <_strtod_l+0x6e6>
 8008678:	2300      	movs	r3, #0
 800867a:	9310      	str	r3, [sp, #64]	@ 0x40
 800867c:	2301      	movs	r3, #1
 800867e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008680:	e7b5      	b.n	80085ee <_strtod_l+0x6e6>
 8008682:	462a      	mov	r2, r5
 8008684:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008686:	9805      	ldr	r0, [sp, #20]
 8008688:	f7ff f9ca 	bl	8007a20 <__lshift>
 800868c:	901a      	str	r0, [sp, #104]	@ 0x68
 800868e:	2800      	cmp	r0, #0
 8008690:	d1d9      	bne.n	8008646 <_strtod_l+0x73e>
 8008692:	e658      	b.n	8008346 <_strtod_l+0x43e>
 8008694:	08009ef0 	.word	0x08009ef0
 8008698:	fffffc02 	.word	0xfffffc02
 800869c:	2e00      	cmp	r6, #0
 800869e:	dd07      	ble.n	80086b0 <_strtod_l+0x7a8>
 80086a0:	4649      	mov	r1, r9
 80086a2:	4632      	mov	r2, r6
 80086a4:	9805      	ldr	r0, [sp, #20]
 80086a6:	f7ff f9bb 	bl	8007a20 <__lshift>
 80086aa:	4681      	mov	r9, r0
 80086ac:	2800      	cmp	r0, #0
 80086ae:	d0d4      	beq.n	800865a <_strtod_l+0x752>
 80086b0:	2f00      	cmp	r7, #0
 80086b2:	dd08      	ble.n	80086c6 <_strtod_l+0x7be>
 80086b4:	4641      	mov	r1, r8
 80086b6:	463a      	mov	r2, r7
 80086b8:	9805      	ldr	r0, [sp, #20]
 80086ba:	f7ff f9b1 	bl	8007a20 <__lshift>
 80086be:	4680      	mov	r8, r0
 80086c0:	2800      	cmp	r0, #0
 80086c2:	f43f ae40 	beq.w	8008346 <_strtod_l+0x43e>
 80086c6:	464a      	mov	r2, r9
 80086c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80086ca:	9805      	ldr	r0, [sp, #20]
 80086cc:	f7ff fa30 	bl	8007b30 <__mdiff>
 80086d0:	4604      	mov	r4, r0
 80086d2:	2800      	cmp	r0, #0
 80086d4:	f43f ae37 	beq.w	8008346 <_strtod_l+0x43e>
 80086d8:	68c3      	ldr	r3, [r0, #12]
 80086da:	4641      	mov	r1, r8
 80086dc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80086de:	2300      	movs	r3, #0
 80086e0:	60c3      	str	r3, [r0, #12]
 80086e2:	f7ff fa09 	bl	8007af8 <__mcmp>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	da3d      	bge.n	8008766 <_strtod_l+0x85e>
 80086ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086ec:	ea53 030a 	orrs.w	r3, r3, sl
 80086f0:	d163      	bne.n	80087ba <_strtod_l+0x8b2>
 80086f2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d15f      	bne.n	80087ba <_strtod_l+0x8b2>
 80086fa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80086fe:	0d1b      	lsrs	r3, r3, #20
 8008700:	051b      	lsls	r3, r3, #20
 8008702:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008706:	d958      	bls.n	80087ba <_strtod_l+0x8b2>
 8008708:	6963      	ldr	r3, [r4, #20]
 800870a:	b913      	cbnz	r3, 8008712 <_strtod_l+0x80a>
 800870c:	6923      	ldr	r3, [r4, #16]
 800870e:	2b01      	cmp	r3, #1
 8008710:	dd53      	ble.n	80087ba <_strtod_l+0x8b2>
 8008712:	4621      	mov	r1, r4
 8008714:	2201      	movs	r2, #1
 8008716:	9805      	ldr	r0, [sp, #20]
 8008718:	f7ff f982 	bl	8007a20 <__lshift>
 800871c:	4641      	mov	r1, r8
 800871e:	4604      	mov	r4, r0
 8008720:	f7ff f9ea 	bl	8007af8 <__mcmp>
 8008724:	2800      	cmp	r0, #0
 8008726:	dd48      	ble.n	80087ba <_strtod_l+0x8b2>
 8008728:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800872c:	9a08      	ldr	r2, [sp, #32]
 800872e:	0d1b      	lsrs	r3, r3, #20
 8008730:	051b      	lsls	r3, r3, #20
 8008732:	2a00      	cmp	r2, #0
 8008734:	d062      	beq.n	80087fc <_strtod_l+0x8f4>
 8008736:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800873a:	d85f      	bhi.n	80087fc <_strtod_l+0x8f4>
 800873c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8008740:	f67f ae94 	bls.w	800846c <_strtod_l+0x564>
 8008744:	4650      	mov	r0, sl
 8008746:	4659      	mov	r1, fp
 8008748:	4ba3      	ldr	r3, [pc, #652]	@ (80089d8 <_strtod_l+0xad0>)
 800874a:	2200      	movs	r2, #0
 800874c:	f7f7 fec4 	bl	80004d8 <__aeabi_dmul>
 8008750:	4ba2      	ldr	r3, [pc, #648]	@ (80089dc <_strtod_l+0xad4>)
 8008752:	4682      	mov	sl, r0
 8008754:	400b      	ands	r3, r1
 8008756:	468b      	mov	fp, r1
 8008758:	2b00      	cmp	r3, #0
 800875a:	f47f adff 	bne.w	800835c <_strtod_l+0x454>
 800875e:	2322      	movs	r3, #34	@ 0x22
 8008760:	9a05      	ldr	r2, [sp, #20]
 8008762:	6013      	str	r3, [r2, #0]
 8008764:	e5fa      	b.n	800835c <_strtod_l+0x454>
 8008766:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800876a:	d165      	bne.n	8008838 <_strtod_l+0x930>
 800876c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800876e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008772:	b35a      	cbz	r2, 80087cc <_strtod_l+0x8c4>
 8008774:	4a9a      	ldr	r2, [pc, #616]	@ (80089e0 <_strtod_l+0xad8>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d12b      	bne.n	80087d2 <_strtod_l+0x8ca>
 800877a:	9b08      	ldr	r3, [sp, #32]
 800877c:	4651      	mov	r1, sl
 800877e:	b303      	cbz	r3, 80087c2 <_strtod_l+0x8ba>
 8008780:	465a      	mov	r2, fp
 8008782:	4b96      	ldr	r3, [pc, #600]	@ (80089dc <_strtod_l+0xad4>)
 8008784:	4013      	ands	r3, r2
 8008786:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800878a:	f04f 32ff 	mov.w	r2, #4294967295
 800878e:	d81b      	bhi.n	80087c8 <_strtod_l+0x8c0>
 8008790:	0d1b      	lsrs	r3, r3, #20
 8008792:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008796:	fa02 f303 	lsl.w	r3, r2, r3
 800879a:	4299      	cmp	r1, r3
 800879c:	d119      	bne.n	80087d2 <_strtod_l+0x8ca>
 800879e:	4b91      	ldr	r3, [pc, #580]	@ (80089e4 <_strtod_l+0xadc>)
 80087a0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087a2:	429a      	cmp	r2, r3
 80087a4:	d102      	bne.n	80087ac <_strtod_l+0x8a4>
 80087a6:	3101      	adds	r1, #1
 80087a8:	f43f adcd 	beq.w	8008346 <_strtod_l+0x43e>
 80087ac:	f04f 0a00 	mov.w	sl, #0
 80087b0:	4b8a      	ldr	r3, [pc, #552]	@ (80089dc <_strtod_l+0xad4>)
 80087b2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087b4:	401a      	ands	r2, r3
 80087b6:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80087ba:	9b08      	ldr	r3, [sp, #32]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d1c1      	bne.n	8008744 <_strtod_l+0x83c>
 80087c0:	e5cc      	b.n	800835c <_strtod_l+0x454>
 80087c2:	f04f 33ff 	mov.w	r3, #4294967295
 80087c6:	e7e8      	b.n	800879a <_strtod_l+0x892>
 80087c8:	4613      	mov	r3, r2
 80087ca:	e7e6      	b.n	800879a <_strtod_l+0x892>
 80087cc:	ea53 030a 	orrs.w	r3, r3, sl
 80087d0:	d0aa      	beq.n	8008728 <_strtod_l+0x820>
 80087d2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80087d4:	b1db      	cbz	r3, 800880e <_strtod_l+0x906>
 80087d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80087d8:	4213      	tst	r3, r2
 80087da:	d0ee      	beq.n	80087ba <_strtod_l+0x8b2>
 80087dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80087de:	4650      	mov	r0, sl
 80087e0:	4659      	mov	r1, fp
 80087e2:	9a08      	ldr	r2, [sp, #32]
 80087e4:	b1bb      	cbz	r3, 8008816 <_strtod_l+0x90e>
 80087e6:	f7ff fb6b 	bl	8007ec0 <sulp>
 80087ea:	4602      	mov	r2, r0
 80087ec:	460b      	mov	r3, r1
 80087ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80087f2:	f7f7 fcbb 	bl	800016c <__adddf3>
 80087f6:	4682      	mov	sl, r0
 80087f8:	468b      	mov	fp, r1
 80087fa:	e7de      	b.n	80087ba <_strtod_l+0x8b2>
 80087fc:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008800:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008804:	f04f 3aff 	mov.w	sl, #4294967295
 8008808:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800880c:	e7d5      	b.n	80087ba <_strtod_l+0x8b2>
 800880e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008810:	ea13 0f0a 	tst.w	r3, sl
 8008814:	e7e1      	b.n	80087da <_strtod_l+0x8d2>
 8008816:	f7ff fb53 	bl	8007ec0 <sulp>
 800881a:	4602      	mov	r2, r0
 800881c:	460b      	mov	r3, r1
 800881e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008822:	f7f7 fca1 	bl	8000168 <__aeabi_dsub>
 8008826:	2200      	movs	r2, #0
 8008828:	2300      	movs	r3, #0
 800882a:	4682      	mov	sl, r0
 800882c:	468b      	mov	fp, r1
 800882e:	f7f8 f8bb 	bl	80009a8 <__aeabi_dcmpeq>
 8008832:	2800      	cmp	r0, #0
 8008834:	d0c1      	beq.n	80087ba <_strtod_l+0x8b2>
 8008836:	e619      	b.n	800846c <_strtod_l+0x564>
 8008838:	4641      	mov	r1, r8
 800883a:	4620      	mov	r0, r4
 800883c:	f7ff facc 	bl	8007dd8 <__ratio>
 8008840:	2200      	movs	r2, #0
 8008842:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008846:	4606      	mov	r6, r0
 8008848:	460f      	mov	r7, r1
 800884a:	f7f8 f8c1 	bl	80009d0 <__aeabi_dcmple>
 800884e:	2800      	cmp	r0, #0
 8008850:	d06d      	beq.n	800892e <_strtod_l+0xa26>
 8008852:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008854:	2b00      	cmp	r3, #0
 8008856:	d178      	bne.n	800894a <_strtod_l+0xa42>
 8008858:	f1ba 0f00 	cmp.w	sl, #0
 800885c:	d156      	bne.n	800890c <_strtod_l+0xa04>
 800885e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008860:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008864:	2b00      	cmp	r3, #0
 8008866:	d158      	bne.n	800891a <_strtod_l+0xa12>
 8008868:	2200      	movs	r2, #0
 800886a:	4630      	mov	r0, r6
 800886c:	4639      	mov	r1, r7
 800886e:	4b5e      	ldr	r3, [pc, #376]	@ (80089e8 <_strtod_l+0xae0>)
 8008870:	f7f8 f8a4 	bl	80009bc <__aeabi_dcmplt>
 8008874:	2800      	cmp	r0, #0
 8008876:	d157      	bne.n	8008928 <_strtod_l+0xa20>
 8008878:	4630      	mov	r0, r6
 800887a:	4639      	mov	r1, r7
 800887c:	2200      	movs	r2, #0
 800887e:	4b5b      	ldr	r3, [pc, #364]	@ (80089ec <_strtod_l+0xae4>)
 8008880:	f7f7 fe2a 	bl	80004d8 <__aeabi_dmul>
 8008884:	4606      	mov	r6, r0
 8008886:	460f      	mov	r7, r1
 8008888:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800888c:	9606      	str	r6, [sp, #24]
 800888e:	9307      	str	r3, [sp, #28]
 8008890:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008894:	4d51      	ldr	r5, [pc, #324]	@ (80089dc <_strtod_l+0xad4>)
 8008896:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800889a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800889c:	401d      	ands	r5, r3
 800889e:	4b54      	ldr	r3, [pc, #336]	@ (80089f0 <_strtod_l+0xae8>)
 80088a0:	429d      	cmp	r5, r3
 80088a2:	f040 80ab 	bne.w	80089fc <_strtod_l+0xaf4>
 80088a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088a8:	4650      	mov	r0, sl
 80088aa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80088ae:	4659      	mov	r1, fp
 80088b0:	f7ff f9d2 	bl	8007c58 <__ulp>
 80088b4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80088b8:	f7f7 fe0e 	bl	80004d8 <__aeabi_dmul>
 80088bc:	4652      	mov	r2, sl
 80088be:	465b      	mov	r3, fp
 80088c0:	f7f7 fc54 	bl	800016c <__adddf3>
 80088c4:	460b      	mov	r3, r1
 80088c6:	4945      	ldr	r1, [pc, #276]	@ (80089dc <_strtod_l+0xad4>)
 80088c8:	4a4a      	ldr	r2, [pc, #296]	@ (80089f4 <_strtod_l+0xaec>)
 80088ca:	4019      	ands	r1, r3
 80088cc:	4291      	cmp	r1, r2
 80088ce:	4682      	mov	sl, r0
 80088d0:	d942      	bls.n	8008958 <_strtod_l+0xa50>
 80088d2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80088d4:	4b43      	ldr	r3, [pc, #268]	@ (80089e4 <_strtod_l+0xadc>)
 80088d6:	429a      	cmp	r2, r3
 80088d8:	d103      	bne.n	80088e2 <_strtod_l+0x9da>
 80088da:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088dc:	3301      	adds	r3, #1
 80088de:	f43f ad32 	beq.w	8008346 <_strtod_l+0x43e>
 80088e2:	f04f 3aff 	mov.w	sl, #4294967295
 80088e6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80089e4 <_strtod_l+0xadc>
 80088ea:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80088ec:	9805      	ldr	r0, [sp, #20]
 80088ee:	f7fe fe87 	bl	8007600 <_Bfree>
 80088f2:	4649      	mov	r1, r9
 80088f4:	9805      	ldr	r0, [sp, #20]
 80088f6:	f7fe fe83 	bl	8007600 <_Bfree>
 80088fa:	4641      	mov	r1, r8
 80088fc:	9805      	ldr	r0, [sp, #20]
 80088fe:	f7fe fe7f 	bl	8007600 <_Bfree>
 8008902:	4621      	mov	r1, r4
 8008904:	9805      	ldr	r0, [sp, #20]
 8008906:	f7fe fe7b 	bl	8007600 <_Bfree>
 800890a:	e61c      	b.n	8008546 <_strtod_l+0x63e>
 800890c:	f1ba 0f01 	cmp.w	sl, #1
 8008910:	d103      	bne.n	800891a <_strtod_l+0xa12>
 8008912:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008914:	2b00      	cmp	r3, #0
 8008916:	f43f ada9 	beq.w	800846c <_strtod_l+0x564>
 800891a:	2200      	movs	r2, #0
 800891c:	4b36      	ldr	r3, [pc, #216]	@ (80089f8 <_strtod_l+0xaf0>)
 800891e:	2600      	movs	r6, #0
 8008920:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008924:	4f30      	ldr	r7, [pc, #192]	@ (80089e8 <_strtod_l+0xae0>)
 8008926:	e7b3      	b.n	8008890 <_strtod_l+0x988>
 8008928:	2600      	movs	r6, #0
 800892a:	4f30      	ldr	r7, [pc, #192]	@ (80089ec <_strtod_l+0xae4>)
 800892c:	e7ac      	b.n	8008888 <_strtod_l+0x980>
 800892e:	4630      	mov	r0, r6
 8008930:	4639      	mov	r1, r7
 8008932:	4b2e      	ldr	r3, [pc, #184]	@ (80089ec <_strtod_l+0xae4>)
 8008934:	2200      	movs	r2, #0
 8008936:	f7f7 fdcf 	bl	80004d8 <__aeabi_dmul>
 800893a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800893c:	4606      	mov	r6, r0
 800893e:	460f      	mov	r7, r1
 8008940:	2b00      	cmp	r3, #0
 8008942:	d0a1      	beq.n	8008888 <_strtod_l+0x980>
 8008944:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8008948:	e7a2      	b.n	8008890 <_strtod_l+0x988>
 800894a:	2200      	movs	r2, #0
 800894c:	4b26      	ldr	r3, [pc, #152]	@ (80089e8 <_strtod_l+0xae0>)
 800894e:	4616      	mov	r6, r2
 8008950:	461f      	mov	r7, r3
 8008952:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008956:	e79b      	b.n	8008890 <_strtod_l+0x988>
 8008958:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800895c:	9b08      	ldr	r3, [sp, #32]
 800895e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1c1      	bne.n	80088ea <_strtod_l+0x9e2>
 8008966:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800896a:	0d1b      	lsrs	r3, r3, #20
 800896c:	051b      	lsls	r3, r3, #20
 800896e:	429d      	cmp	r5, r3
 8008970:	d1bb      	bne.n	80088ea <_strtod_l+0x9e2>
 8008972:	4630      	mov	r0, r6
 8008974:	4639      	mov	r1, r7
 8008976:	f7f8 f8f7 	bl	8000b68 <__aeabi_d2lz>
 800897a:	f7f7 fd7f 	bl	800047c <__aeabi_l2d>
 800897e:	4602      	mov	r2, r0
 8008980:	460b      	mov	r3, r1
 8008982:	4630      	mov	r0, r6
 8008984:	4639      	mov	r1, r7
 8008986:	f7f7 fbef 	bl	8000168 <__aeabi_dsub>
 800898a:	460b      	mov	r3, r1
 800898c:	4602      	mov	r2, r0
 800898e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008992:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008996:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008998:	ea46 060a 	orr.w	r6, r6, sl
 800899c:	431e      	orrs	r6, r3
 800899e:	d06a      	beq.n	8008a76 <_strtod_l+0xb6e>
 80089a0:	a309      	add	r3, pc, #36	@ (adr r3, 80089c8 <_strtod_l+0xac0>)
 80089a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a6:	f7f8 f809 	bl	80009bc <__aeabi_dcmplt>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	f47f acd6 	bne.w	800835c <_strtod_l+0x454>
 80089b0:	a307      	add	r3, pc, #28	@ (adr r3, 80089d0 <_strtod_l+0xac8>)
 80089b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80089ba:	f7f8 f81d 	bl	80009f8 <__aeabi_dcmpgt>
 80089be:	2800      	cmp	r0, #0
 80089c0:	d093      	beq.n	80088ea <_strtod_l+0x9e2>
 80089c2:	e4cb      	b.n	800835c <_strtod_l+0x454>
 80089c4:	f3af 8000 	nop.w
 80089c8:	94a03595 	.word	0x94a03595
 80089cc:	3fdfffff 	.word	0x3fdfffff
 80089d0:	35afe535 	.word	0x35afe535
 80089d4:	3fe00000 	.word	0x3fe00000
 80089d8:	39500000 	.word	0x39500000
 80089dc:	7ff00000 	.word	0x7ff00000
 80089e0:	000fffff 	.word	0x000fffff
 80089e4:	7fefffff 	.word	0x7fefffff
 80089e8:	3ff00000 	.word	0x3ff00000
 80089ec:	3fe00000 	.word	0x3fe00000
 80089f0:	7fe00000 	.word	0x7fe00000
 80089f4:	7c9fffff 	.word	0x7c9fffff
 80089f8:	bff00000 	.word	0xbff00000
 80089fc:	9b08      	ldr	r3, [sp, #32]
 80089fe:	b323      	cbz	r3, 8008a4a <_strtod_l+0xb42>
 8008a00:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008a04:	d821      	bhi.n	8008a4a <_strtod_l+0xb42>
 8008a06:	a328      	add	r3, pc, #160	@ (adr r3, 8008aa8 <_strtod_l+0xba0>)
 8008a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a0c:	4630      	mov	r0, r6
 8008a0e:	4639      	mov	r1, r7
 8008a10:	f7f7 ffde 	bl	80009d0 <__aeabi_dcmple>
 8008a14:	b1a0      	cbz	r0, 8008a40 <_strtod_l+0xb38>
 8008a16:	4639      	mov	r1, r7
 8008a18:	4630      	mov	r0, r6
 8008a1a:	f7f8 f835 	bl	8000a88 <__aeabi_d2uiz>
 8008a1e:	2801      	cmp	r0, #1
 8008a20:	bf38      	it	cc
 8008a22:	2001      	movcc	r0, #1
 8008a24:	f7f7 fcde 	bl	80003e4 <__aeabi_ui2d>
 8008a28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a2a:	4606      	mov	r6, r0
 8008a2c:	460f      	mov	r7, r1
 8008a2e:	b9fb      	cbnz	r3, 8008a70 <_strtod_l+0xb68>
 8008a30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008a34:	9014      	str	r0, [sp, #80]	@ 0x50
 8008a36:	9315      	str	r3, [sp, #84]	@ 0x54
 8008a38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8008a3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008a40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008a42:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008a46:	1b5b      	subs	r3, r3, r5
 8008a48:	9311      	str	r3, [sp, #68]	@ 0x44
 8008a4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008a4e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008a52:	f7ff f901 	bl	8007c58 <__ulp>
 8008a56:	4602      	mov	r2, r0
 8008a58:	460b      	mov	r3, r1
 8008a5a:	4650      	mov	r0, sl
 8008a5c:	4659      	mov	r1, fp
 8008a5e:	f7f7 fd3b 	bl	80004d8 <__aeabi_dmul>
 8008a62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008a66:	f7f7 fb81 	bl	800016c <__adddf3>
 8008a6a:	4682      	mov	sl, r0
 8008a6c:	468b      	mov	fp, r1
 8008a6e:	e775      	b.n	800895c <_strtod_l+0xa54>
 8008a70:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008a74:	e7e0      	b.n	8008a38 <_strtod_l+0xb30>
 8008a76:	a30e      	add	r3, pc, #56	@ (adr r3, 8008ab0 <_strtod_l+0xba8>)
 8008a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a7c:	f7f7 ff9e 	bl	80009bc <__aeabi_dcmplt>
 8008a80:	e79d      	b.n	80089be <_strtod_l+0xab6>
 8008a82:	2300      	movs	r3, #0
 8008a84:	930e      	str	r3, [sp, #56]	@ 0x38
 8008a86:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a88:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008a8a:	6013      	str	r3, [r2, #0]
 8008a8c:	f7ff ba79 	b.w	8007f82 <_strtod_l+0x7a>
 8008a90:	2a65      	cmp	r2, #101	@ 0x65
 8008a92:	f43f ab72 	beq.w	800817a <_strtod_l+0x272>
 8008a96:	2a45      	cmp	r2, #69	@ 0x45
 8008a98:	f43f ab6f 	beq.w	800817a <_strtod_l+0x272>
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	f7ff bbaa 	b.w	80081f6 <_strtod_l+0x2ee>
 8008aa2:	bf00      	nop
 8008aa4:	f3af 8000 	nop.w
 8008aa8:	ffc00000 	.word	0xffc00000
 8008aac:	41dfffff 	.word	0x41dfffff
 8008ab0:	94a03595 	.word	0x94a03595
 8008ab4:	3fcfffff 	.word	0x3fcfffff

08008ab8 <_strtod_r>:
 8008ab8:	4b01      	ldr	r3, [pc, #4]	@ (8008ac0 <_strtod_r+0x8>)
 8008aba:	f7ff ba25 	b.w	8007f08 <_strtod_l>
 8008abe:	bf00      	nop
 8008ac0:	20000068 	.word	0x20000068

08008ac4 <_strtol_l.isra.0>:
 8008ac4:	2b24      	cmp	r3, #36	@ 0x24
 8008ac6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008aca:	4686      	mov	lr, r0
 8008acc:	4690      	mov	r8, r2
 8008ace:	d801      	bhi.n	8008ad4 <_strtol_l.isra.0+0x10>
 8008ad0:	2b01      	cmp	r3, #1
 8008ad2:	d106      	bne.n	8008ae2 <_strtol_l.isra.0+0x1e>
 8008ad4:	f7fd fe62 	bl	800679c <__errno>
 8008ad8:	2316      	movs	r3, #22
 8008ada:	6003      	str	r3, [r0, #0]
 8008adc:	2000      	movs	r0, #0
 8008ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ae2:	460d      	mov	r5, r1
 8008ae4:	4833      	ldr	r0, [pc, #204]	@ (8008bb4 <_strtol_l.isra.0+0xf0>)
 8008ae6:	462a      	mov	r2, r5
 8008ae8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008aec:	5d06      	ldrb	r6, [r0, r4]
 8008aee:	f016 0608 	ands.w	r6, r6, #8
 8008af2:	d1f8      	bne.n	8008ae6 <_strtol_l.isra.0+0x22>
 8008af4:	2c2d      	cmp	r4, #45	@ 0x2d
 8008af6:	d110      	bne.n	8008b1a <_strtol_l.isra.0+0x56>
 8008af8:	2601      	movs	r6, #1
 8008afa:	782c      	ldrb	r4, [r5, #0]
 8008afc:	1c95      	adds	r5, r2, #2
 8008afe:	f033 0210 	bics.w	r2, r3, #16
 8008b02:	d115      	bne.n	8008b30 <_strtol_l.isra.0+0x6c>
 8008b04:	2c30      	cmp	r4, #48	@ 0x30
 8008b06:	d10d      	bne.n	8008b24 <_strtol_l.isra.0+0x60>
 8008b08:	782a      	ldrb	r2, [r5, #0]
 8008b0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008b0e:	2a58      	cmp	r2, #88	@ 0x58
 8008b10:	d108      	bne.n	8008b24 <_strtol_l.isra.0+0x60>
 8008b12:	786c      	ldrb	r4, [r5, #1]
 8008b14:	3502      	adds	r5, #2
 8008b16:	2310      	movs	r3, #16
 8008b18:	e00a      	b.n	8008b30 <_strtol_l.isra.0+0x6c>
 8008b1a:	2c2b      	cmp	r4, #43	@ 0x2b
 8008b1c:	bf04      	itt	eq
 8008b1e:	782c      	ldrbeq	r4, [r5, #0]
 8008b20:	1c95      	addeq	r5, r2, #2
 8008b22:	e7ec      	b.n	8008afe <_strtol_l.isra.0+0x3a>
 8008b24:	2b00      	cmp	r3, #0
 8008b26:	d1f6      	bne.n	8008b16 <_strtol_l.isra.0+0x52>
 8008b28:	2c30      	cmp	r4, #48	@ 0x30
 8008b2a:	bf14      	ite	ne
 8008b2c:	230a      	movne	r3, #10
 8008b2e:	2308      	moveq	r3, #8
 8008b30:	2200      	movs	r2, #0
 8008b32:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8008b36:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008b3a:	fbbc f9f3 	udiv	r9, ip, r3
 8008b3e:	4610      	mov	r0, r2
 8008b40:	fb03 ca19 	mls	sl, r3, r9, ip
 8008b44:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008b48:	2f09      	cmp	r7, #9
 8008b4a:	d80f      	bhi.n	8008b6c <_strtol_l.isra.0+0xa8>
 8008b4c:	463c      	mov	r4, r7
 8008b4e:	42a3      	cmp	r3, r4
 8008b50:	dd1b      	ble.n	8008b8a <_strtol_l.isra.0+0xc6>
 8008b52:	1c57      	adds	r7, r2, #1
 8008b54:	d007      	beq.n	8008b66 <_strtol_l.isra.0+0xa2>
 8008b56:	4581      	cmp	r9, r0
 8008b58:	d314      	bcc.n	8008b84 <_strtol_l.isra.0+0xc0>
 8008b5a:	d101      	bne.n	8008b60 <_strtol_l.isra.0+0x9c>
 8008b5c:	45a2      	cmp	sl, r4
 8008b5e:	db11      	blt.n	8008b84 <_strtol_l.isra.0+0xc0>
 8008b60:	2201      	movs	r2, #1
 8008b62:	fb00 4003 	mla	r0, r0, r3, r4
 8008b66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b6a:	e7eb      	b.n	8008b44 <_strtol_l.isra.0+0x80>
 8008b6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008b70:	2f19      	cmp	r7, #25
 8008b72:	d801      	bhi.n	8008b78 <_strtol_l.isra.0+0xb4>
 8008b74:	3c37      	subs	r4, #55	@ 0x37
 8008b76:	e7ea      	b.n	8008b4e <_strtol_l.isra.0+0x8a>
 8008b78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008b7c:	2f19      	cmp	r7, #25
 8008b7e:	d804      	bhi.n	8008b8a <_strtol_l.isra.0+0xc6>
 8008b80:	3c57      	subs	r4, #87	@ 0x57
 8008b82:	e7e4      	b.n	8008b4e <_strtol_l.isra.0+0x8a>
 8008b84:	f04f 32ff 	mov.w	r2, #4294967295
 8008b88:	e7ed      	b.n	8008b66 <_strtol_l.isra.0+0xa2>
 8008b8a:	1c53      	adds	r3, r2, #1
 8008b8c:	d108      	bne.n	8008ba0 <_strtol_l.isra.0+0xdc>
 8008b8e:	2322      	movs	r3, #34	@ 0x22
 8008b90:	4660      	mov	r0, ip
 8008b92:	f8ce 3000 	str.w	r3, [lr]
 8008b96:	f1b8 0f00 	cmp.w	r8, #0
 8008b9a:	d0a0      	beq.n	8008ade <_strtol_l.isra.0+0x1a>
 8008b9c:	1e69      	subs	r1, r5, #1
 8008b9e:	e006      	b.n	8008bae <_strtol_l.isra.0+0xea>
 8008ba0:	b106      	cbz	r6, 8008ba4 <_strtol_l.isra.0+0xe0>
 8008ba2:	4240      	negs	r0, r0
 8008ba4:	f1b8 0f00 	cmp.w	r8, #0
 8008ba8:	d099      	beq.n	8008ade <_strtol_l.isra.0+0x1a>
 8008baa:	2a00      	cmp	r2, #0
 8008bac:	d1f6      	bne.n	8008b9c <_strtol_l.isra.0+0xd8>
 8008bae:	f8c8 1000 	str.w	r1, [r8]
 8008bb2:	e794      	b.n	8008ade <_strtol_l.isra.0+0x1a>
 8008bb4:	08009f19 	.word	0x08009f19

08008bb8 <_strtol_r>:
 8008bb8:	f7ff bf84 	b.w	8008ac4 <_strtol_l.isra.0>

08008bbc <__ssputs_r>:
 8008bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bc0:	461f      	mov	r7, r3
 8008bc2:	688e      	ldr	r6, [r1, #8]
 8008bc4:	4682      	mov	sl, r0
 8008bc6:	42be      	cmp	r6, r7
 8008bc8:	460c      	mov	r4, r1
 8008bca:	4690      	mov	r8, r2
 8008bcc:	680b      	ldr	r3, [r1, #0]
 8008bce:	d82d      	bhi.n	8008c2c <__ssputs_r+0x70>
 8008bd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008bd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008bd8:	d026      	beq.n	8008c28 <__ssputs_r+0x6c>
 8008bda:	6965      	ldr	r5, [r4, #20]
 8008bdc:	6909      	ldr	r1, [r1, #16]
 8008bde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008be2:	eba3 0901 	sub.w	r9, r3, r1
 8008be6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008bea:	1c7b      	adds	r3, r7, #1
 8008bec:	444b      	add	r3, r9
 8008bee:	106d      	asrs	r5, r5, #1
 8008bf0:	429d      	cmp	r5, r3
 8008bf2:	bf38      	it	cc
 8008bf4:	461d      	movcc	r5, r3
 8008bf6:	0553      	lsls	r3, r2, #21
 8008bf8:	d527      	bpl.n	8008c4a <__ssputs_r+0x8e>
 8008bfa:	4629      	mov	r1, r5
 8008bfc:	f7fc fc6a 	bl	80054d4 <_malloc_r>
 8008c00:	4606      	mov	r6, r0
 8008c02:	b360      	cbz	r0, 8008c5e <__ssputs_r+0xa2>
 8008c04:	464a      	mov	r2, r9
 8008c06:	6921      	ldr	r1, [r4, #16]
 8008c08:	f7fd fe03 	bl	8006812 <memcpy>
 8008c0c:	89a3      	ldrh	r3, [r4, #12]
 8008c0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008c12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008c16:	81a3      	strh	r3, [r4, #12]
 8008c18:	6126      	str	r6, [r4, #16]
 8008c1a:	444e      	add	r6, r9
 8008c1c:	6026      	str	r6, [r4, #0]
 8008c1e:	463e      	mov	r6, r7
 8008c20:	6165      	str	r5, [r4, #20]
 8008c22:	eba5 0509 	sub.w	r5, r5, r9
 8008c26:	60a5      	str	r5, [r4, #8]
 8008c28:	42be      	cmp	r6, r7
 8008c2a:	d900      	bls.n	8008c2e <__ssputs_r+0x72>
 8008c2c:	463e      	mov	r6, r7
 8008c2e:	4632      	mov	r2, r6
 8008c30:	4641      	mov	r1, r8
 8008c32:	6820      	ldr	r0, [r4, #0]
 8008c34:	f000 fb63 	bl	80092fe <memmove>
 8008c38:	2000      	movs	r0, #0
 8008c3a:	68a3      	ldr	r3, [r4, #8]
 8008c3c:	1b9b      	subs	r3, r3, r6
 8008c3e:	60a3      	str	r3, [r4, #8]
 8008c40:	6823      	ldr	r3, [r4, #0]
 8008c42:	4433      	add	r3, r6
 8008c44:	6023      	str	r3, [r4, #0]
 8008c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c4a:	462a      	mov	r2, r5
 8008c4c:	f000 ff29 	bl	8009aa2 <_realloc_r>
 8008c50:	4606      	mov	r6, r0
 8008c52:	2800      	cmp	r0, #0
 8008c54:	d1e0      	bne.n	8008c18 <__ssputs_r+0x5c>
 8008c56:	4650      	mov	r0, sl
 8008c58:	6921      	ldr	r1, [r4, #16]
 8008c5a:	f7fe fc49 	bl	80074f0 <_free_r>
 8008c5e:	230c      	movs	r3, #12
 8008c60:	f8ca 3000 	str.w	r3, [sl]
 8008c64:	89a3      	ldrh	r3, [r4, #12]
 8008c66:	f04f 30ff 	mov.w	r0, #4294967295
 8008c6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c6e:	81a3      	strh	r3, [r4, #12]
 8008c70:	e7e9      	b.n	8008c46 <__ssputs_r+0x8a>
	...

08008c74 <_svfiprintf_r>:
 8008c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c78:	4698      	mov	r8, r3
 8008c7a:	898b      	ldrh	r3, [r1, #12]
 8008c7c:	4607      	mov	r7, r0
 8008c7e:	061b      	lsls	r3, r3, #24
 8008c80:	460d      	mov	r5, r1
 8008c82:	4614      	mov	r4, r2
 8008c84:	b09d      	sub	sp, #116	@ 0x74
 8008c86:	d510      	bpl.n	8008caa <_svfiprintf_r+0x36>
 8008c88:	690b      	ldr	r3, [r1, #16]
 8008c8a:	b973      	cbnz	r3, 8008caa <_svfiprintf_r+0x36>
 8008c8c:	2140      	movs	r1, #64	@ 0x40
 8008c8e:	f7fc fc21 	bl	80054d4 <_malloc_r>
 8008c92:	6028      	str	r0, [r5, #0]
 8008c94:	6128      	str	r0, [r5, #16]
 8008c96:	b930      	cbnz	r0, 8008ca6 <_svfiprintf_r+0x32>
 8008c98:	230c      	movs	r3, #12
 8008c9a:	603b      	str	r3, [r7, #0]
 8008c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ca0:	b01d      	add	sp, #116	@ 0x74
 8008ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ca6:	2340      	movs	r3, #64	@ 0x40
 8008ca8:	616b      	str	r3, [r5, #20]
 8008caa:	2300      	movs	r3, #0
 8008cac:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cae:	2320      	movs	r3, #32
 8008cb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008cb4:	2330      	movs	r3, #48	@ 0x30
 8008cb6:	f04f 0901 	mov.w	r9, #1
 8008cba:	f8cd 800c 	str.w	r8, [sp, #12]
 8008cbe:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008e58 <_svfiprintf_r+0x1e4>
 8008cc2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008cc6:	4623      	mov	r3, r4
 8008cc8:	469a      	mov	sl, r3
 8008cca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008cce:	b10a      	cbz	r2, 8008cd4 <_svfiprintf_r+0x60>
 8008cd0:	2a25      	cmp	r2, #37	@ 0x25
 8008cd2:	d1f9      	bne.n	8008cc8 <_svfiprintf_r+0x54>
 8008cd4:	ebba 0b04 	subs.w	fp, sl, r4
 8008cd8:	d00b      	beq.n	8008cf2 <_svfiprintf_r+0x7e>
 8008cda:	465b      	mov	r3, fp
 8008cdc:	4622      	mov	r2, r4
 8008cde:	4629      	mov	r1, r5
 8008ce0:	4638      	mov	r0, r7
 8008ce2:	f7ff ff6b 	bl	8008bbc <__ssputs_r>
 8008ce6:	3001      	adds	r0, #1
 8008ce8:	f000 80a7 	beq.w	8008e3a <_svfiprintf_r+0x1c6>
 8008cec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008cee:	445a      	add	r2, fp
 8008cf0:	9209      	str	r2, [sp, #36]	@ 0x24
 8008cf2:	f89a 3000 	ldrb.w	r3, [sl]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	f000 809f 	beq.w	8008e3a <_svfiprintf_r+0x1c6>
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8008d02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d06:	f10a 0a01 	add.w	sl, sl, #1
 8008d0a:	9304      	str	r3, [sp, #16]
 8008d0c:	9307      	str	r3, [sp, #28]
 8008d0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008d12:	931a      	str	r3, [sp, #104]	@ 0x68
 8008d14:	4654      	mov	r4, sl
 8008d16:	2205      	movs	r2, #5
 8008d18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d1c:	484e      	ldr	r0, [pc, #312]	@ (8008e58 <_svfiprintf_r+0x1e4>)
 8008d1e:	f7fd fd6a 	bl	80067f6 <memchr>
 8008d22:	9a04      	ldr	r2, [sp, #16]
 8008d24:	b9d8      	cbnz	r0, 8008d5e <_svfiprintf_r+0xea>
 8008d26:	06d0      	lsls	r0, r2, #27
 8008d28:	bf44      	itt	mi
 8008d2a:	2320      	movmi	r3, #32
 8008d2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d30:	0711      	lsls	r1, r2, #28
 8008d32:	bf44      	itt	mi
 8008d34:	232b      	movmi	r3, #43	@ 0x2b
 8008d36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008d3a:	f89a 3000 	ldrb.w	r3, [sl]
 8008d3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d40:	d015      	beq.n	8008d6e <_svfiprintf_r+0xfa>
 8008d42:	4654      	mov	r4, sl
 8008d44:	2000      	movs	r0, #0
 8008d46:	f04f 0c0a 	mov.w	ip, #10
 8008d4a:	9a07      	ldr	r2, [sp, #28]
 8008d4c:	4621      	mov	r1, r4
 8008d4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d52:	3b30      	subs	r3, #48	@ 0x30
 8008d54:	2b09      	cmp	r3, #9
 8008d56:	d94b      	bls.n	8008df0 <_svfiprintf_r+0x17c>
 8008d58:	b1b0      	cbz	r0, 8008d88 <_svfiprintf_r+0x114>
 8008d5a:	9207      	str	r2, [sp, #28]
 8008d5c:	e014      	b.n	8008d88 <_svfiprintf_r+0x114>
 8008d5e:	eba0 0308 	sub.w	r3, r0, r8
 8008d62:	fa09 f303 	lsl.w	r3, r9, r3
 8008d66:	4313      	orrs	r3, r2
 8008d68:	46a2      	mov	sl, r4
 8008d6a:	9304      	str	r3, [sp, #16]
 8008d6c:	e7d2      	b.n	8008d14 <_svfiprintf_r+0xa0>
 8008d6e:	9b03      	ldr	r3, [sp, #12]
 8008d70:	1d19      	adds	r1, r3, #4
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	9103      	str	r1, [sp, #12]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	bfbb      	ittet	lt
 8008d7a:	425b      	neglt	r3, r3
 8008d7c:	f042 0202 	orrlt.w	r2, r2, #2
 8008d80:	9307      	strge	r3, [sp, #28]
 8008d82:	9307      	strlt	r3, [sp, #28]
 8008d84:	bfb8      	it	lt
 8008d86:	9204      	strlt	r2, [sp, #16]
 8008d88:	7823      	ldrb	r3, [r4, #0]
 8008d8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d8c:	d10a      	bne.n	8008da4 <_svfiprintf_r+0x130>
 8008d8e:	7863      	ldrb	r3, [r4, #1]
 8008d90:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d92:	d132      	bne.n	8008dfa <_svfiprintf_r+0x186>
 8008d94:	9b03      	ldr	r3, [sp, #12]
 8008d96:	3402      	adds	r4, #2
 8008d98:	1d1a      	adds	r2, r3, #4
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	9203      	str	r2, [sp, #12]
 8008d9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008da2:	9305      	str	r3, [sp, #20]
 8008da4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008e5c <_svfiprintf_r+0x1e8>
 8008da8:	2203      	movs	r2, #3
 8008daa:	4650      	mov	r0, sl
 8008dac:	7821      	ldrb	r1, [r4, #0]
 8008dae:	f7fd fd22 	bl	80067f6 <memchr>
 8008db2:	b138      	cbz	r0, 8008dc4 <_svfiprintf_r+0x150>
 8008db4:	2240      	movs	r2, #64	@ 0x40
 8008db6:	9b04      	ldr	r3, [sp, #16]
 8008db8:	eba0 000a 	sub.w	r0, r0, sl
 8008dbc:	4082      	lsls	r2, r0
 8008dbe:	4313      	orrs	r3, r2
 8008dc0:	3401      	adds	r4, #1
 8008dc2:	9304      	str	r3, [sp, #16]
 8008dc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008dc8:	2206      	movs	r2, #6
 8008dca:	4825      	ldr	r0, [pc, #148]	@ (8008e60 <_svfiprintf_r+0x1ec>)
 8008dcc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008dd0:	f7fd fd11 	bl	80067f6 <memchr>
 8008dd4:	2800      	cmp	r0, #0
 8008dd6:	d036      	beq.n	8008e46 <_svfiprintf_r+0x1d2>
 8008dd8:	4b22      	ldr	r3, [pc, #136]	@ (8008e64 <_svfiprintf_r+0x1f0>)
 8008dda:	bb1b      	cbnz	r3, 8008e24 <_svfiprintf_r+0x1b0>
 8008ddc:	9b03      	ldr	r3, [sp, #12]
 8008dde:	3307      	adds	r3, #7
 8008de0:	f023 0307 	bic.w	r3, r3, #7
 8008de4:	3308      	adds	r3, #8
 8008de6:	9303      	str	r3, [sp, #12]
 8008de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dea:	4433      	add	r3, r6
 8008dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dee:	e76a      	b.n	8008cc6 <_svfiprintf_r+0x52>
 8008df0:	460c      	mov	r4, r1
 8008df2:	2001      	movs	r0, #1
 8008df4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008df8:	e7a8      	b.n	8008d4c <_svfiprintf_r+0xd8>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	f04f 0c0a 	mov.w	ip, #10
 8008e00:	4619      	mov	r1, r3
 8008e02:	3401      	adds	r4, #1
 8008e04:	9305      	str	r3, [sp, #20]
 8008e06:	4620      	mov	r0, r4
 8008e08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e0c:	3a30      	subs	r2, #48	@ 0x30
 8008e0e:	2a09      	cmp	r2, #9
 8008e10:	d903      	bls.n	8008e1a <_svfiprintf_r+0x1a6>
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d0c6      	beq.n	8008da4 <_svfiprintf_r+0x130>
 8008e16:	9105      	str	r1, [sp, #20]
 8008e18:	e7c4      	b.n	8008da4 <_svfiprintf_r+0x130>
 8008e1a:	4604      	mov	r4, r0
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e22:	e7f0      	b.n	8008e06 <_svfiprintf_r+0x192>
 8008e24:	ab03      	add	r3, sp, #12
 8008e26:	9300      	str	r3, [sp, #0]
 8008e28:	462a      	mov	r2, r5
 8008e2a:	4638      	mov	r0, r7
 8008e2c:	4b0e      	ldr	r3, [pc, #56]	@ (8008e68 <_svfiprintf_r+0x1f4>)
 8008e2e:	a904      	add	r1, sp, #16
 8008e30:	f7fc fc7a 	bl	8005728 <_printf_float>
 8008e34:	1c42      	adds	r2, r0, #1
 8008e36:	4606      	mov	r6, r0
 8008e38:	d1d6      	bne.n	8008de8 <_svfiprintf_r+0x174>
 8008e3a:	89ab      	ldrh	r3, [r5, #12]
 8008e3c:	065b      	lsls	r3, r3, #25
 8008e3e:	f53f af2d 	bmi.w	8008c9c <_svfiprintf_r+0x28>
 8008e42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008e44:	e72c      	b.n	8008ca0 <_svfiprintf_r+0x2c>
 8008e46:	ab03      	add	r3, sp, #12
 8008e48:	9300      	str	r3, [sp, #0]
 8008e4a:	462a      	mov	r2, r5
 8008e4c:	4638      	mov	r0, r7
 8008e4e:	4b06      	ldr	r3, [pc, #24]	@ (8008e68 <_svfiprintf_r+0x1f4>)
 8008e50:	a904      	add	r1, sp, #16
 8008e52:	f7fc ff07 	bl	8005c64 <_printf_i>
 8008e56:	e7ed      	b.n	8008e34 <_svfiprintf_r+0x1c0>
 8008e58:	08009d17 	.word	0x08009d17
 8008e5c:	08009d1d 	.word	0x08009d1d
 8008e60:	08009d21 	.word	0x08009d21
 8008e64:	08005729 	.word	0x08005729
 8008e68:	08008bbd 	.word	0x08008bbd

08008e6c <__sfputc_r>:
 8008e6c:	6893      	ldr	r3, [r2, #8]
 8008e6e:	b410      	push	{r4}
 8008e70:	3b01      	subs	r3, #1
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	6093      	str	r3, [r2, #8]
 8008e76:	da07      	bge.n	8008e88 <__sfputc_r+0x1c>
 8008e78:	6994      	ldr	r4, [r2, #24]
 8008e7a:	42a3      	cmp	r3, r4
 8008e7c:	db01      	blt.n	8008e82 <__sfputc_r+0x16>
 8008e7e:	290a      	cmp	r1, #10
 8008e80:	d102      	bne.n	8008e88 <__sfputc_r+0x1c>
 8008e82:	bc10      	pop	{r4}
 8008e84:	f7fd bb4f 	b.w	8006526 <__swbuf_r>
 8008e88:	6813      	ldr	r3, [r2, #0]
 8008e8a:	1c58      	adds	r0, r3, #1
 8008e8c:	6010      	str	r0, [r2, #0]
 8008e8e:	7019      	strb	r1, [r3, #0]
 8008e90:	4608      	mov	r0, r1
 8008e92:	bc10      	pop	{r4}
 8008e94:	4770      	bx	lr

08008e96 <__sfputs_r>:
 8008e96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e98:	4606      	mov	r6, r0
 8008e9a:	460f      	mov	r7, r1
 8008e9c:	4614      	mov	r4, r2
 8008e9e:	18d5      	adds	r5, r2, r3
 8008ea0:	42ac      	cmp	r4, r5
 8008ea2:	d101      	bne.n	8008ea8 <__sfputs_r+0x12>
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	e007      	b.n	8008eb8 <__sfputs_r+0x22>
 8008ea8:	463a      	mov	r2, r7
 8008eaa:	4630      	mov	r0, r6
 8008eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008eb0:	f7ff ffdc 	bl	8008e6c <__sfputc_r>
 8008eb4:	1c43      	adds	r3, r0, #1
 8008eb6:	d1f3      	bne.n	8008ea0 <__sfputs_r+0xa>
 8008eb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008ebc <_vfiprintf_r>:
 8008ebc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ec0:	460d      	mov	r5, r1
 8008ec2:	4614      	mov	r4, r2
 8008ec4:	4698      	mov	r8, r3
 8008ec6:	4606      	mov	r6, r0
 8008ec8:	b09d      	sub	sp, #116	@ 0x74
 8008eca:	b118      	cbz	r0, 8008ed4 <_vfiprintf_r+0x18>
 8008ecc:	6a03      	ldr	r3, [r0, #32]
 8008ece:	b90b      	cbnz	r3, 8008ed4 <_vfiprintf_r+0x18>
 8008ed0:	f7fd fa7c 	bl	80063cc <__sinit>
 8008ed4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ed6:	07d9      	lsls	r1, r3, #31
 8008ed8:	d405      	bmi.n	8008ee6 <_vfiprintf_r+0x2a>
 8008eda:	89ab      	ldrh	r3, [r5, #12]
 8008edc:	059a      	lsls	r2, r3, #22
 8008ede:	d402      	bmi.n	8008ee6 <_vfiprintf_r+0x2a>
 8008ee0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008ee2:	f7fd fc86 	bl	80067f2 <__retarget_lock_acquire_recursive>
 8008ee6:	89ab      	ldrh	r3, [r5, #12]
 8008ee8:	071b      	lsls	r3, r3, #28
 8008eea:	d501      	bpl.n	8008ef0 <_vfiprintf_r+0x34>
 8008eec:	692b      	ldr	r3, [r5, #16]
 8008eee:	b99b      	cbnz	r3, 8008f18 <_vfiprintf_r+0x5c>
 8008ef0:	4629      	mov	r1, r5
 8008ef2:	4630      	mov	r0, r6
 8008ef4:	f7fd fb56 	bl	80065a4 <__swsetup_r>
 8008ef8:	b170      	cbz	r0, 8008f18 <_vfiprintf_r+0x5c>
 8008efa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008efc:	07dc      	lsls	r4, r3, #31
 8008efe:	d504      	bpl.n	8008f0a <_vfiprintf_r+0x4e>
 8008f00:	f04f 30ff 	mov.w	r0, #4294967295
 8008f04:	b01d      	add	sp, #116	@ 0x74
 8008f06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f0a:	89ab      	ldrh	r3, [r5, #12]
 8008f0c:	0598      	lsls	r0, r3, #22
 8008f0e:	d4f7      	bmi.n	8008f00 <_vfiprintf_r+0x44>
 8008f10:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008f12:	f7fd fc6f 	bl	80067f4 <__retarget_lock_release_recursive>
 8008f16:	e7f3      	b.n	8008f00 <_vfiprintf_r+0x44>
 8008f18:	2300      	movs	r3, #0
 8008f1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f1c:	2320      	movs	r3, #32
 8008f1e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008f22:	2330      	movs	r3, #48	@ 0x30
 8008f24:	f04f 0901 	mov.w	r9, #1
 8008f28:	f8cd 800c 	str.w	r8, [sp, #12]
 8008f2c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80090d8 <_vfiprintf_r+0x21c>
 8008f30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008f34:	4623      	mov	r3, r4
 8008f36:	469a      	mov	sl, r3
 8008f38:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008f3c:	b10a      	cbz	r2, 8008f42 <_vfiprintf_r+0x86>
 8008f3e:	2a25      	cmp	r2, #37	@ 0x25
 8008f40:	d1f9      	bne.n	8008f36 <_vfiprintf_r+0x7a>
 8008f42:	ebba 0b04 	subs.w	fp, sl, r4
 8008f46:	d00b      	beq.n	8008f60 <_vfiprintf_r+0xa4>
 8008f48:	465b      	mov	r3, fp
 8008f4a:	4622      	mov	r2, r4
 8008f4c:	4629      	mov	r1, r5
 8008f4e:	4630      	mov	r0, r6
 8008f50:	f7ff ffa1 	bl	8008e96 <__sfputs_r>
 8008f54:	3001      	adds	r0, #1
 8008f56:	f000 80a7 	beq.w	80090a8 <_vfiprintf_r+0x1ec>
 8008f5a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f5c:	445a      	add	r2, fp
 8008f5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008f60:	f89a 3000 	ldrb.w	r3, [sl]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f000 809f 	beq.w	80090a8 <_vfiprintf_r+0x1ec>
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f70:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f74:	f10a 0a01 	add.w	sl, sl, #1
 8008f78:	9304      	str	r3, [sp, #16]
 8008f7a:	9307      	str	r3, [sp, #28]
 8008f7c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008f80:	931a      	str	r3, [sp, #104]	@ 0x68
 8008f82:	4654      	mov	r4, sl
 8008f84:	2205      	movs	r2, #5
 8008f86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f8a:	4853      	ldr	r0, [pc, #332]	@ (80090d8 <_vfiprintf_r+0x21c>)
 8008f8c:	f7fd fc33 	bl	80067f6 <memchr>
 8008f90:	9a04      	ldr	r2, [sp, #16]
 8008f92:	b9d8      	cbnz	r0, 8008fcc <_vfiprintf_r+0x110>
 8008f94:	06d1      	lsls	r1, r2, #27
 8008f96:	bf44      	itt	mi
 8008f98:	2320      	movmi	r3, #32
 8008f9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008f9e:	0713      	lsls	r3, r2, #28
 8008fa0:	bf44      	itt	mi
 8008fa2:	232b      	movmi	r3, #43	@ 0x2b
 8008fa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8008fac:	2b2a      	cmp	r3, #42	@ 0x2a
 8008fae:	d015      	beq.n	8008fdc <_vfiprintf_r+0x120>
 8008fb0:	4654      	mov	r4, sl
 8008fb2:	2000      	movs	r0, #0
 8008fb4:	f04f 0c0a 	mov.w	ip, #10
 8008fb8:	9a07      	ldr	r2, [sp, #28]
 8008fba:	4621      	mov	r1, r4
 8008fbc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008fc0:	3b30      	subs	r3, #48	@ 0x30
 8008fc2:	2b09      	cmp	r3, #9
 8008fc4:	d94b      	bls.n	800905e <_vfiprintf_r+0x1a2>
 8008fc6:	b1b0      	cbz	r0, 8008ff6 <_vfiprintf_r+0x13a>
 8008fc8:	9207      	str	r2, [sp, #28]
 8008fca:	e014      	b.n	8008ff6 <_vfiprintf_r+0x13a>
 8008fcc:	eba0 0308 	sub.w	r3, r0, r8
 8008fd0:	fa09 f303 	lsl.w	r3, r9, r3
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	46a2      	mov	sl, r4
 8008fd8:	9304      	str	r3, [sp, #16]
 8008fda:	e7d2      	b.n	8008f82 <_vfiprintf_r+0xc6>
 8008fdc:	9b03      	ldr	r3, [sp, #12]
 8008fde:	1d19      	adds	r1, r3, #4
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	9103      	str	r1, [sp, #12]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	bfbb      	ittet	lt
 8008fe8:	425b      	neglt	r3, r3
 8008fea:	f042 0202 	orrlt.w	r2, r2, #2
 8008fee:	9307      	strge	r3, [sp, #28]
 8008ff0:	9307      	strlt	r3, [sp, #28]
 8008ff2:	bfb8      	it	lt
 8008ff4:	9204      	strlt	r2, [sp, #16]
 8008ff6:	7823      	ldrb	r3, [r4, #0]
 8008ff8:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ffa:	d10a      	bne.n	8009012 <_vfiprintf_r+0x156>
 8008ffc:	7863      	ldrb	r3, [r4, #1]
 8008ffe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009000:	d132      	bne.n	8009068 <_vfiprintf_r+0x1ac>
 8009002:	9b03      	ldr	r3, [sp, #12]
 8009004:	3402      	adds	r4, #2
 8009006:	1d1a      	adds	r2, r3, #4
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	9203      	str	r2, [sp, #12]
 800900c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009010:	9305      	str	r3, [sp, #20]
 8009012:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80090dc <_vfiprintf_r+0x220>
 8009016:	2203      	movs	r2, #3
 8009018:	4650      	mov	r0, sl
 800901a:	7821      	ldrb	r1, [r4, #0]
 800901c:	f7fd fbeb 	bl	80067f6 <memchr>
 8009020:	b138      	cbz	r0, 8009032 <_vfiprintf_r+0x176>
 8009022:	2240      	movs	r2, #64	@ 0x40
 8009024:	9b04      	ldr	r3, [sp, #16]
 8009026:	eba0 000a 	sub.w	r0, r0, sl
 800902a:	4082      	lsls	r2, r0
 800902c:	4313      	orrs	r3, r2
 800902e:	3401      	adds	r4, #1
 8009030:	9304      	str	r3, [sp, #16]
 8009032:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009036:	2206      	movs	r2, #6
 8009038:	4829      	ldr	r0, [pc, #164]	@ (80090e0 <_vfiprintf_r+0x224>)
 800903a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800903e:	f7fd fbda 	bl	80067f6 <memchr>
 8009042:	2800      	cmp	r0, #0
 8009044:	d03f      	beq.n	80090c6 <_vfiprintf_r+0x20a>
 8009046:	4b27      	ldr	r3, [pc, #156]	@ (80090e4 <_vfiprintf_r+0x228>)
 8009048:	bb1b      	cbnz	r3, 8009092 <_vfiprintf_r+0x1d6>
 800904a:	9b03      	ldr	r3, [sp, #12]
 800904c:	3307      	adds	r3, #7
 800904e:	f023 0307 	bic.w	r3, r3, #7
 8009052:	3308      	adds	r3, #8
 8009054:	9303      	str	r3, [sp, #12]
 8009056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009058:	443b      	add	r3, r7
 800905a:	9309      	str	r3, [sp, #36]	@ 0x24
 800905c:	e76a      	b.n	8008f34 <_vfiprintf_r+0x78>
 800905e:	460c      	mov	r4, r1
 8009060:	2001      	movs	r0, #1
 8009062:	fb0c 3202 	mla	r2, ip, r2, r3
 8009066:	e7a8      	b.n	8008fba <_vfiprintf_r+0xfe>
 8009068:	2300      	movs	r3, #0
 800906a:	f04f 0c0a 	mov.w	ip, #10
 800906e:	4619      	mov	r1, r3
 8009070:	3401      	adds	r4, #1
 8009072:	9305      	str	r3, [sp, #20]
 8009074:	4620      	mov	r0, r4
 8009076:	f810 2b01 	ldrb.w	r2, [r0], #1
 800907a:	3a30      	subs	r2, #48	@ 0x30
 800907c:	2a09      	cmp	r2, #9
 800907e:	d903      	bls.n	8009088 <_vfiprintf_r+0x1cc>
 8009080:	2b00      	cmp	r3, #0
 8009082:	d0c6      	beq.n	8009012 <_vfiprintf_r+0x156>
 8009084:	9105      	str	r1, [sp, #20]
 8009086:	e7c4      	b.n	8009012 <_vfiprintf_r+0x156>
 8009088:	4604      	mov	r4, r0
 800908a:	2301      	movs	r3, #1
 800908c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009090:	e7f0      	b.n	8009074 <_vfiprintf_r+0x1b8>
 8009092:	ab03      	add	r3, sp, #12
 8009094:	9300      	str	r3, [sp, #0]
 8009096:	462a      	mov	r2, r5
 8009098:	4630      	mov	r0, r6
 800909a:	4b13      	ldr	r3, [pc, #76]	@ (80090e8 <_vfiprintf_r+0x22c>)
 800909c:	a904      	add	r1, sp, #16
 800909e:	f7fc fb43 	bl	8005728 <_printf_float>
 80090a2:	4607      	mov	r7, r0
 80090a4:	1c78      	adds	r0, r7, #1
 80090a6:	d1d6      	bne.n	8009056 <_vfiprintf_r+0x19a>
 80090a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090aa:	07d9      	lsls	r1, r3, #31
 80090ac:	d405      	bmi.n	80090ba <_vfiprintf_r+0x1fe>
 80090ae:	89ab      	ldrh	r3, [r5, #12]
 80090b0:	059a      	lsls	r2, r3, #22
 80090b2:	d402      	bmi.n	80090ba <_vfiprintf_r+0x1fe>
 80090b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090b6:	f7fd fb9d 	bl	80067f4 <__retarget_lock_release_recursive>
 80090ba:	89ab      	ldrh	r3, [r5, #12]
 80090bc:	065b      	lsls	r3, r3, #25
 80090be:	f53f af1f 	bmi.w	8008f00 <_vfiprintf_r+0x44>
 80090c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80090c4:	e71e      	b.n	8008f04 <_vfiprintf_r+0x48>
 80090c6:	ab03      	add	r3, sp, #12
 80090c8:	9300      	str	r3, [sp, #0]
 80090ca:	462a      	mov	r2, r5
 80090cc:	4630      	mov	r0, r6
 80090ce:	4b06      	ldr	r3, [pc, #24]	@ (80090e8 <_vfiprintf_r+0x22c>)
 80090d0:	a904      	add	r1, sp, #16
 80090d2:	f7fc fdc7 	bl	8005c64 <_printf_i>
 80090d6:	e7e4      	b.n	80090a2 <_vfiprintf_r+0x1e6>
 80090d8:	08009d17 	.word	0x08009d17
 80090dc:	08009d1d 	.word	0x08009d1d
 80090e0:	08009d21 	.word	0x08009d21
 80090e4:	08005729 	.word	0x08005729
 80090e8:	08008e97 	.word	0x08008e97

080090ec <__sflush_r>:
 80090ec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80090f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80090f2:	0716      	lsls	r6, r2, #28
 80090f4:	4605      	mov	r5, r0
 80090f6:	460c      	mov	r4, r1
 80090f8:	d454      	bmi.n	80091a4 <__sflush_r+0xb8>
 80090fa:	684b      	ldr	r3, [r1, #4]
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	dc02      	bgt.n	8009106 <__sflush_r+0x1a>
 8009100:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009102:	2b00      	cmp	r3, #0
 8009104:	dd48      	ble.n	8009198 <__sflush_r+0xac>
 8009106:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009108:	2e00      	cmp	r6, #0
 800910a:	d045      	beq.n	8009198 <__sflush_r+0xac>
 800910c:	2300      	movs	r3, #0
 800910e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009112:	682f      	ldr	r7, [r5, #0]
 8009114:	6a21      	ldr	r1, [r4, #32]
 8009116:	602b      	str	r3, [r5, #0]
 8009118:	d030      	beq.n	800917c <__sflush_r+0x90>
 800911a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800911c:	89a3      	ldrh	r3, [r4, #12]
 800911e:	0759      	lsls	r1, r3, #29
 8009120:	d505      	bpl.n	800912e <__sflush_r+0x42>
 8009122:	6863      	ldr	r3, [r4, #4]
 8009124:	1ad2      	subs	r2, r2, r3
 8009126:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009128:	b10b      	cbz	r3, 800912e <__sflush_r+0x42>
 800912a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800912c:	1ad2      	subs	r2, r2, r3
 800912e:	2300      	movs	r3, #0
 8009130:	4628      	mov	r0, r5
 8009132:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009134:	6a21      	ldr	r1, [r4, #32]
 8009136:	47b0      	blx	r6
 8009138:	1c43      	adds	r3, r0, #1
 800913a:	89a3      	ldrh	r3, [r4, #12]
 800913c:	d106      	bne.n	800914c <__sflush_r+0x60>
 800913e:	6829      	ldr	r1, [r5, #0]
 8009140:	291d      	cmp	r1, #29
 8009142:	d82b      	bhi.n	800919c <__sflush_r+0xb0>
 8009144:	4a28      	ldr	r2, [pc, #160]	@ (80091e8 <__sflush_r+0xfc>)
 8009146:	40ca      	lsrs	r2, r1
 8009148:	07d6      	lsls	r6, r2, #31
 800914a:	d527      	bpl.n	800919c <__sflush_r+0xb0>
 800914c:	2200      	movs	r2, #0
 800914e:	6062      	str	r2, [r4, #4]
 8009150:	6922      	ldr	r2, [r4, #16]
 8009152:	04d9      	lsls	r1, r3, #19
 8009154:	6022      	str	r2, [r4, #0]
 8009156:	d504      	bpl.n	8009162 <__sflush_r+0x76>
 8009158:	1c42      	adds	r2, r0, #1
 800915a:	d101      	bne.n	8009160 <__sflush_r+0x74>
 800915c:	682b      	ldr	r3, [r5, #0]
 800915e:	b903      	cbnz	r3, 8009162 <__sflush_r+0x76>
 8009160:	6560      	str	r0, [r4, #84]	@ 0x54
 8009162:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009164:	602f      	str	r7, [r5, #0]
 8009166:	b1b9      	cbz	r1, 8009198 <__sflush_r+0xac>
 8009168:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800916c:	4299      	cmp	r1, r3
 800916e:	d002      	beq.n	8009176 <__sflush_r+0x8a>
 8009170:	4628      	mov	r0, r5
 8009172:	f7fe f9bd 	bl	80074f0 <_free_r>
 8009176:	2300      	movs	r3, #0
 8009178:	6363      	str	r3, [r4, #52]	@ 0x34
 800917a:	e00d      	b.n	8009198 <__sflush_r+0xac>
 800917c:	2301      	movs	r3, #1
 800917e:	4628      	mov	r0, r5
 8009180:	47b0      	blx	r6
 8009182:	4602      	mov	r2, r0
 8009184:	1c50      	adds	r0, r2, #1
 8009186:	d1c9      	bne.n	800911c <__sflush_r+0x30>
 8009188:	682b      	ldr	r3, [r5, #0]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d0c6      	beq.n	800911c <__sflush_r+0x30>
 800918e:	2b1d      	cmp	r3, #29
 8009190:	d001      	beq.n	8009196 <__sflush_r+0xaa>
 8009192:	2b16      	cmp	r3, #22
 8009194:	d11d      	bne.n	80091d2 <__sflush_r+0xe6>
 8009196:	602f      	str	r7, [r5, #0]
 8009198:	2000      	movs	r0, #0
 800919a:	e021      	b.n	80091e0 <__sflush_r+0xf4>
 800919c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091a0:	b21b      	sxth	r3, r3
 80091a2:	e01a      	b.n	80091da <__sflush_r+0xee>
 80091a4:	690f      	ldr	r7, [r1, #16]
 80091a6:	2f00      	cmp	r7, #0
 80091a8:	d0f6      	beq.n	8009198 <__sflush_r+0xac>
 80091aa:	0793      	lsls	r3, r2, #30
 80091ac:	bf18      	it	ne
 80091ae:	2300      	movne	r3, #0
 80091b0:	680e      	ldr	r6, [r1, #0]
 80091b2:	bf08      	it	eq
 80091b4:	694b      	ldreq	r3, [r1, #20]
 80091b6:	1bf6      	subs	r6, r6, r7
 80091b8:	600f      	str	r7, [r1, #0]
 80091ba:	608b      	str	r3, [r1, #8]
 80091bc:	2e00      	cmp	r6, #0
 80091be:	ddeb      	ble.n	8009198 <__sflush_r+0xac>
 80091c0:	4633      	mov	r3, r6
 80091c2:	463a      	mov	r2, r7
 80091c4:	4628      	mov	r0, r5
 80091c6:	6a21      	ldr	r1, [r4, #32]
 80091c8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80091cc:	47e0      	blx	ip
 80091ce:	2800      	cmp	r0, #0
 80091d0:	dc07      	bgt.n	80091e2 <__sflush_r+0xf6>
 80091d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091da:	f04f 30ff 	mov.w	r0, #4294967295
 80091de:	81a3      	strh	r3, [r4, #12]
 80091e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091e2:	4407      	add	r7, r0
 80091e4:	1a36      	subs	r6, r6, r0
 80091e6:	e7e9      	b.n	80091bc <__sflush_r+0xd0>
 80091e8:	20400001 	.word	0x20400001

080091ec <_fflush_r>:
 80091ec:	b538      	push	{r3, r4, r5, lr}
 80091ee:	690b      	ldr	r3, [r1, #16]
 80091f0:	4605      	mov	r5, r0
 80091f2:	460c      	mov	r4, r1
 80091f4:	b913      	cbnz	r3, 80091fc <_fflush_r+0x10>
 80091f6:	2500      	movs	r5, #0
 80091f8:	4628      	mov	r0, r5
 80091fa:	bd38      	pop	{r3, r4, r5, pc}
 80091fc:	b118      	cbz	r0, 8009206 <_fflush_r+0x1a>
 80091fe:	6a03      	ldr	r3, [r0, #32]
 8009200:	b90b      	cbnz	r3, 8009206 <_fflush_r+0x1a>
 8009202:	f7fd f8e3 	bl	80063cc <__sinit>
 8009206:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d0f3      	beq.n	80091f6 <_fflush_r+0xa>
 800920e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009210:	07d0      	lsls	r0, r2, #31
 8009212:	d404      	bmi.n	800921e <_fflush_r+0x32>
 8009214:	0599      	lsls	r1, r3, #22
 8009216:	d402      	bmi.n	800921e <_fflush_r+0x32>
 8009218:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800921a:	f7fd faea 	bl	80067f2 <__retarget_lock_acquire_recursive>
 800921e:	4628      	mov	r0, r5
 8009220:	4621      	mov	r1, r4
 8009222:	f7ff ff63 	bl	80090ec <__sflush_r>
 8009226:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009228:	4605      	mov	r5, r0
 800922a:	07da      	lsls	r2, r3, #31
 800922c:	d4e4      	bmi.n	80091f8 <_fflush_r+0xc>
 800922e:	89a3      	ldrh	r3, [r4, #12]
 8009230:	059b      	lsls	r3, r3, #22
 8009232:	d4e1      	bmi.n	80091f8 <_fflush_r+0xc>
 8009234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009236:	f7fd fadd 	bl	80067f4 <__retarget_lock_release_recursive>
 800923a:	e7dd      	b.n	80091f8 <_fflush_r+0xc>

0800923c <__swhatbuf_r>:
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	460c      	mov	r4, r1
 8009240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009244:	4615      	mov	r5, r2
 8009246:	2900      	cmp	r1, #0
 8009248:	461e      	mov	r6, r3
 800924a:	b096      	sub	sp, #88	@ 0x58
 800924c:	da0c      	bge.n	8009268 <__swhatbuf_r+0x2c>
 800924e:	89a3      	ldrh	r3, [r4, #12]
 8009250:	2100      	movs	r1, #0
 8009252:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009256:	bf14      	ite	ne
 8009258:	2340      	movne	r3, #64	@ 0x40
 800925a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800925e:	2000      	movs	r0, #0
 8009260:	6031      	str	r1, [r6, #0]
 8009262:	602b      	str	r3, [r5, #0]
 8009264:	b016      	add	sp, #88	@ 0x58
 8009266:	bd70      	pop	{r4, r5, r6, pc}
 8009268:	466a      	mov	r2, sp
 800926a:	f000 f875 	bl	8009358 <_fstat_r>
 800926e:	2800      	cmp	r0, #0
 8009270:	dbed      	blt.n	800924e <__swhatbuf_r+0x12>
 8009272:	9901      	ldr	r1, [sp, #4]
 8009274:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009278:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800927c:	4259      	negs	r1, r3
 800927e:	4159      	adcs	r1, r3
 8009280:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009284:	e7eb      	b.n	800925e <__swhatbuf_r+0x22>

08009286 <__smakebuf_r>:
 8009286:	898b      	ldrh	r3, [r1, #12]
 8009288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800928a:	079d      	lsls	r5, r3, #30
 800928c:	4606      	mov	r6, r0
 800928e:	460c      	mov	r4, r1
 8009290:	d507      	bpl.n	80092a2 <__smakebuf_r+0x1c>
 8009292:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009296:	6023      	str	r3, [r4, #0]
 8009298:	6123      	str	r3, [r4, #16]
 800929a:	2301      	movs	r3, #1
 800929c:	6163      	str	r3, [r4, #20]
 800929e:	b003      	add	sp, #12
 80092a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092a2:	466a      	mov	r2, sp
 80092a4:	ab01      	add	r3, sp, #4
 80092a6:	f7ff ffc9 	bl	800923c <__swhatbuf_r>
 80092aa:	9f00      	ldr	r7, [sp, #0]
 80092ac:	4605      	mov	r5, r0
 80092ae:	4639      	mov	r1, r7
 80092b0:	4630      	mov	r0, r6
 80092b2:	f7fc f90f 	bl	80054d4 <_malloc_r>
 80092b6:	b948      	cbnz	r0, 80092cc <__smakebuf_r+0x46>
 80092b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092bc:	059a      	lsls	r2, r3, #22
 80092be:	d4ee      	bmi.n	800929e <__smakebuf_r+0x18>
 80092c0:	f023 0303 	bic.w	r3, r3, #3
 80092c4:	f043 0302 	orr.w	r3, r3, #2
 80092c8:	81a3      	strh	r3, [r4, #12]
 80092ca:	e7e2      	b.n	8009292 <__smakebuf_r+0xc>
 80092cc:	89a3      	ldrh	r3, [r4, #12]
 80092ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80092d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80092d6:	81a3      	strh	r3, [r4, #12]
 80092d8:	9b01      	ldr	r3, [sp, #4]
 80092da:	6020      	str	r0, [r4, #0]
 80092dc:	b15b      	cbz	r3, 80092f6 <__smakebuf_r+0x70>
 80092de:	4630      	mov	r0, r6
 80092e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092e4:	f000 f84a 	bl	800937c <_isatty_r>
 80092e8:	b128      	cbz	r0, 80092f6 <__smakebuf_r+0x70>
 80092ea:	89a3      	ldrh	r3, [r4, #12]
 80092ec:	f023 0303 	bic.w	r3, r3, #3
 80092f0:	f043 0301 	orr.w	r3, r3, #1
 80092f4:	81a3      	strh	r3, [r4, #12]
 80092f6:	89a3      	ldrh	r3, [r4, #12]
 80092f8:	431d      	orrs	r5, r3
 80092fa:	81a5      	strh	r5, [r4, #12]
 80092fc:	e7cf      	b.n	800929e <__smakebuf_r+0x18>

080092fe <memmove>:
 80092fe:	4288      	cmp	r0, r1
 8009300:	b510      	push	{r4, lr}
 8009302:	eb01 0402 	add.w	r4, r1, r2
 8009306:	d902      	bls.n	800930e <memmove+0x10>
 8009308:	4284      	cmp	r4, r0
 800930a:	4623      	mov	r3, r4
 800930c:	d807      	bhi.n	800931e <memmove+0x20>
 800930e:	1e43      	subs	r3, r0, #1
 8009310:	42a1      	cmp	r1, r4
 8009312:	d008      	beq.n	8009326 <memmove+0x28>
 8009314:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009318:	f803 2f01 	strb.w	r2, [r3, #1]!
 800931c:	e7f8      	b.n	8009310 <memmove+0x12>
 800931e:	4601      	mov	r1, r0
 8009320:	4402      	add	r2, r0
 8009322:	428a      	cmp	r2, r1
 8009324:	d100      	bne.n	8009328 <memmove+0x2a>
 8009326:	bd10      	pop	{r4, pc}
 8009328:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800932c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009330:	e7f7      	b.n	8009322 <memmove+0x24>

08009332 <strncmp>:
 8009332:	b510      	push	{r4, lr}
 8009334:	b16a      	cbz	r2, 8009352 <strncmp+0x20>
 8009336:	3901      	subs	r1, #1
 8009338:	1884      	adds	r4, r0, r2
 800933a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800933e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009342:	429a      	cmp	r2, r3
 8009344:	d103      	bne.n	800934e <strncmp+0x1c>
 8009346:	42a0      	cmp	r0, r4
 8009348:	d001      	beq.n	800934e <strncmp+0x1c>
 800934a:	2a00      	cmp	r2, #0
 800934c:	d1f5      	bne.n	800933a <strncmp+0x8>
 800934e:	1ad0      	subs	r0, r2, r3
 8009350:	bd10      	pop	{r4, pc}
 8009352:	4610      	mov	r0, r2
 8009354:	e7fc      	b.n	8009350 <strncmp+0x1e>
	...

08009358 <_fstat_r>:
 8009358:	b538      	push	{r3, r4, r5, lr}
 800935a:	2300      	movs	r3, #0
 800935c:	4d06      	ldr	r5, [pc, #24]	@ (8009378 <_fstat_r+0x20>)
 800935e:	4604      	mov	r4, r0
 8009360:	4608      	mov	r0, r1
 8009362:	4611      	mov	r1, r2
 8009364:	602b      	str	r3, [r5, #0]
 8009366:	f7f8 fadf 	bl	8001928 <_fstat>
 800936a:	1c43      	adds	r3, r0, #1
 800936c:	d102      	bne.n	8009374 <_fstat_r+0x1c>
 800936e:	682b      	ldr	r3, [r5, #0]
 8009370:	b103      	cbz	r3, 8009374 <_fstat_r+0x1c>
 8009372:	6023      	str	r3, [r4, #0]
 8009374:	bd38      	pop	{r3, r4, r5, pc}
 8009376:	bf00      	nop
 8009378:	20000524 	.word	0x20000524

0800937c <_isatty_r>:
 800937c:	b538      	push	{r3, r4, r5, lr}
 800937e:	2300      	movs	r3, #0
 8009380:	4d05      	ldr	r5, [pc, #20]	@ (8009398 <_isatty_r+0x1c>)
 8009382:	4604      	mov	r4, r0
 8009384:	4608      	mov	r0, r1
 8009386:	602b      	str	r3, [r5, #0]
 8009388:	f7f8 fadd 	bl	8001946 <_isatty>
 800938c:	1c43      	adds	r3, r0, #1
 800938e:	d102      	bne.n	8009396 <_isatty_r+0x1a>
 8009390:	682b      	ldr	r3, [r5, #0]
 8009392:	b103      	cbz	r3, 8009396 <_isatty_r+0x1a>
 8009394:	6023      	str	r3, [r4, #0]
 8009396:	bd38      	pop	{r3, r4, r5, pc}
 8009398:	20000524 	.word	0x20000524

0800939c <nan>:
 800939c:	2000      	movs	r0, #0
 800939e:	4901      	ldr	r1, [pc, #4]	@ (80093a4 <nan+0x8>)
 80093a0:	4770      	bx	lr
 80093a2:	bf00      	nop
 80093a4:	7ff80000 	.word	0x7ff80000

080093a8 <__assert_func>:
 80093a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80093aa:	4614      	mov	r4, r2
 80093ac:	461a      	mov	r2, r3
 80093ae:	4b09      	ldr	r3, [pc, #36]	@ (80093d4 <__assert_func+0x2c>)
 80093b0:	4605      	mov	r5, r0
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	68d8      	ldr	r0, [r3, #12]
 80093b6:	b14c      	cbz	r4, 80093cc <__assert_func+0x24>
 80093b8:	4b07      	ldr	r3, [pc, #28]	@ (80093d8 <__assert_func+0x30>)
 80093ba:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80093be:	9100      	str	r1, [sp, #0]
 80093c0:	462b      	mov	r3, r5
 80093c2:	4906      	ldr	r1, [pc, #24]	@ (80093dc <__assert_func+0x34>)
 80093c4:	f000 fba8 	bl	8009b18 <fiprintf>
 80093c8:	f7fc f852 	bl	8005470 <abort>
 80093cc:	4b04      	ldr	r3, [pc, #16]	@ (80093e0 <__assert_func+0x38>)
 80093ce:	461c      	mov	r4, r3
 80093d0:	e7f3      	b.n	80093ba <__assert_func+0x12>
 80093d2:	bf00      	nop
 80093d4:	20000018 	.word	0x20000018
 80093d8:	08009d30 	.word	0x08009d30
 80093dc:	08009d3d 	.word	0x08009d3d
 80093e0:	08009d6b 	.word	0x08009d6b

080093e4 <_calloc_r>:
 80093e4:	b570      	push	{r4, r5, r6, lr}
 80093e6:	fba1 5402 	umull	r5, r4, r1, r2
 80093ea:	b934      	cbnz	r4, 80093fa <_calloc_r+0x16>
 80093ec:	4629      	mov	r1, r5
 80093ee:	f7fc f871 	bl	80054d4 <_malloc_r>
 80093f2:	4606      	mov	r6, r0
 80093f4:	b928      	cbnz	r0, 8009402 <_calloc_r+0x1e>
 80093f6:	4630      	mov	r0, r6
 80093f8:	bd70      	pop	{r4, r5, r6, pc}
 80093fa:	220c      	movs	r2, #12
 80093fc:	2600      	movs	r6, #0
 80093fe:	6002      	str	r2, [r0, #0]
 8009400:	e7f9      	b.n	80093f6 <_calloc_r+0x12>
 8009402:	462a      	mov	r2, r5
 8009404:	4621      	mov	r1, r4
 8009406:	f7fd f923 	bl	8006650 <memset>
 800940a:	e7f4      	b.n	80093f6 <_calloc_r+0x12>

0800940c <rshift>:
 800940c:	6903      	ldr	r3, [r0, #16]
 800940e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009412:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009416:	f100 0414 	add.w	r4, r0, #20
 800941a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800941e:	dd46      	ble.n	80094ae <rshift+0xa2>
 8009420:	f011 011f 	ands.w	r1, r1, #31
 8009424:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009428:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800942c:	d10c      	bne.n	8009448 <rshift+0x3c>
 800942e:	4629      	mov	r1, r5
 8009430:	f100 0710 	add.w	r7, r0, #16
 8009434:	42b1      	cmp	r1, r6
 8009436:	d335      	bcc.n	80094a4 <rshift+0x98>
 8009438:	1a9b      	subs	r3, r3, r2
 800943a:	009b      	lsls	r3, r3, #2
 800943c:	1eea      	subs	r2, r5, #3
 800943e:	4296      	cmp	r6, r2
 8009440:	bf38      	it	cc
 8009442:	2300      	movcc	r3, #0
 8009444:	4423      	add	r3, r4
 8009446:	e015      	b.n	8009474 <rshift+0x68>
 8009448:	46a1      	mov	r9, r4
 800944a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800944e:	f1c1 0820 	rsb	r8, r1, #32
 8009452:	40cf      	lsrs	r7, r1
 8009454:	f105 0e04 	add.w	lr, r5, #4
 8009458:	4576      	cmp	r6, lr
 800945a:	46f4      	mov	ip, lr
 800945c:	d816      	bhi.n	800948c <rshift+0x80>
 800945e:	1a9a      	subs	r2, r3, r2
 8009460:	0092      	lsls	r2, r2, #2
 8009462:	3a04      	subs	r2, #4
 8009464:	3501      	adds	r5, #1
 8009466:	42ae      	cmp	r6, r5
 8009468:	bf38      	it	cc
 800946a:	2200      	movcc	r2, #0
 800946c:	18a3      	adds	r3, r4, r2
 800946e:	50a7      	str	r7, [r4, r2]
 8009470:	b107      	cbz	r7, 8009474 <rshift+0x68>
 8009472:	3304      	adds	r3, #4
 8009474:	42a3      	cmp	r3, r4
 8009476:	eba3 0204 	sub.w	r2, r3, r4
 800947a:	bf08      	it	eq
 800947c:	2300      	moveq	r3, #0
 800947e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009482:	6102      	str	r2, [r0, #16]
 8009484:	bf08      	it	eq
 8009486:	6143      	streq	r3, [r0, #20]
 8009488:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800948c:	f8dc c000 	ldr.w	ip, [ip]
 8009490:	fa0c fc08 	lsl.w	ip, ip, r8
 8009494:	ea4c 0707 	orr.w	r7, ip, r7
 8009498:	f849 7b04 	str.w	r7, [r9], #4
 800949c:	f85e 7b04 	ldr.w	r7, [lr], #4
 80094a0:	40cf      	lsrs	r7, r1
 80094a2:	e7d9      	b.n	8009458 <rshift+0x4c>
 80094a4:	f851 cb04 	ldr.w	ip, [r1], #4
 80094a8:	f847 cf04 	str.w	ip, [r7, #4]!
 80094ac:	e7c2      	b.n	8009434 <rshift+0x28>
 80094ae:	4623      	mov	r3, r4
 80094b0:	e7e0      	b.n	8009474 <rshift+0x68>

080094b2 <__hexdig_fun>:
 80094b2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80094b6:	2b09      	cmp	r3, #9
 80094b8:	d802      	bhi.n	80094c0 <__hexdig_fun+0xe>
 80094ba:	3820      	subs	r0, #32
 80094bc:	b2c0      	uxtb	r0, r0
 80094be:	4770      	bx	lr
 80094c0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80094c4:	2b05      	cmp	r3, #5
 80094c6:	d801      	bhi.n	80094cc <__hexdig_fun+0x1a>
 80094c8:	3847      	subs	r0, #71	@ 0x47
 80094ca:	e7f7      	b.n	80094bc <__hexdig_fun+0xa>
 80094cc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80094d0:	2b05      	cmp	r3, #5
 80094d2:	d801      	bhi.n	80094d8 <__hexdig_fun+0x26>
 80094d4:	3827      	subs	r0, #39	@ 0x27
 80094d6:	e7f1      	b.n	80094bc <__hexdig_fun+0xa>
 80094d8:	2000      	movs	r0, #0
 80094da:	4770      	bx	lr

080094dc <__gethex>:
 80094dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094e0:	468a      	mov	sl, r1
 80094e2:	4690      	mov	r8, r2
 80094e4:	b085      	sub	sp, #20
 80094e6:	9302      	str	r3, [sp, #8]
 80094e8:	680b      	ldr	r3, [r1, #0]
 80094ea:	9001      	str	r0, [sp, #4]
 80094ec:	1c9c      	adds	r4, r3, #2
 80094ee:	46a1      	mov	r9, r4
 80094f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80094f4:	2830      	cmp	r0, #48	@ 0x30
 80094f6:	d0fa      	beq.n	80094ee <__gethex+0x12>
 80094f8:	eba9 0303 	sub.w	r3, r9, r3
 80094fc:	f1a3 0b02 	sub.w	fp, r3, #2
 8009500:	f7ff ffd7 	bl	80094b2 <__hexdig_fun>
 8009504:	4605      	mov	r5, r0
 8009506:	2800      	cmp	r0, #0
 8009508:	d168      	bne.n	80095dc <__gethex+0x100>
 800950a:	2201      	movs	r2, #1
 800950c:	4648      	mov	r0, r9
 800950e:	499f      	ldr	r1, [pc, #636]	@ (800978c <__gethex+0x2b0>)
 8009510:	f7ff ff0f 	bl	8009332 <strncmp>
 8009514:	4607      	mov	r7, r0
 8009516:	2800      	cmp	r0, #0
 8009518:	d167      	bne.n	80095ea <__gethex+0x10e>
 800951a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800951e:	4626      	mov	r6, r4
 8009520:	f7ff ffc7 	bl	80094b2 <__hexdig_fun>
 8009524:	2800      	cmp	r0, #0
 8009526:	d062      	beq.n	80095ee <__gethex+0x112>
 8009528:	4623      	mov	r3, r4
 800952a:	7818      	ldrb	r0, [r3, #0]
 800952c:	4699      	mov	r9, r3
 800952e:	2830      	cmp	r0, #48	@ 0x30
 8009530:	f103 0301 	add.w	r3, r3, #1
 8009534:	d0f9      	beq.n	800952a <__gethex+0x4e>
 8009536:	f7ff ffbc 	bl	80094b2 <__hexdig_fun>
 800953a:	fab0 f580 	clz	r5, r0
 800953e:	f04f 0b01 	mov.w	fp, #1
 8009542:	096d      	lsrs	r5, r5, #5
 8009544:	464a      	mov	r2, r9
 8009546:	4616      	mov	r6, r2
 8009548:	7830      	ldrb	r0, [r6, #0]
 800954a:	3201      	adds	r2, #1
 800954c:	f7ff ffb1 	bl	80094b2 <__hexdig_fun>
 8009550:	2800      	cmp	r0, #0
 8009552:	d1f8      	bne.n	8009546 <__gethex+0x6a>
 8009554:	2201      	movs	r2, #1
 8009556:	4630      	mov	r0, r6
 8009558:	498c      	ldr	r1, [pc, #560]	@ (800978c <__gethex+0x2b0>)
 800955a:	f7ff feea 	bl	8009332 <strncmp>
 800955e:	2800      	cmp	r0, #0
 8009560:	d13f      	bne.n	80095e2 <__gethex+0x106>
 8009562:	b944      	cbnz	r4, 8009576 <__gethex+0x9a>
 8009564:	1c74      	adds	r4, r6, #1
 8009566:	4622      	mov	r2, r4
 8009568:	4616      	mov	r6, r2
 800956a:	7830      	ldrb	r0, [r6, #0]
 800956c:	3201      	adds	r2, #1
 800956e:	f7ff ffa0 	bl	80094b2 <__hexdig_fun>
 8009572:	2800      	cmp	r0, #0
 8009574:	d1f8      	bne.n	8009568 <__gethex+0x8c>
 8009576:	1ba4      	subs	r4, r4, r6
 8009578:	00a7      	lsls	r7, r4, #2
 800957a:	7833      	ldrb	r3, [r6, #0]
 800957c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009580:	2b50      	cmp	r3, #80	@ 0x50
 8009582:	d13e      	bne.n	8009602 <__gethex+0x126>
 8009584:	7873      	ldrb	r3, [r6, #1]
 8009586:	2b2b      	cmp	r3, #43	@ 0x2b
 8009588:	d033      	beq.n	80095f2 <__gethex+0x116>
 800958a:	2b2d      	cmp	r3, #45	@ 0x2d
 800958c:	d034      	beq.n	80095f8 <__gethex+0x11c>
 800958e:	2400      	movs	r4, #0
 8009590:	1c71      	adds	r1, r6, #1
 8009592:	7808      	ldrb	r0, [r1, #0]
 8009594:	f7ff ff8d 	bl	80094b2 <__hexdig_fun>
 8009598:	1e43      	subs	r3, r0, #1
 800959a:	b2db      	uxtb	r3, r3
 800959c:	2b18      	cmp	r3, #24
 800959e:	d830      	bhi.n	8009602 <__gethex+0x126>
 80095a0:	f1a0 0210 	sub.w	r2, r0, #16
 80095a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80095a8:	f7ff ff83 	bl	80094b2 <__hexdig_fun>
 80095ac:	f100 3cff 	add.w	ip, r0, #4294967295
 80095b0:	fa5f fc8c 	uxtb.w	ip, ip
 80095b4:	f1bc 0f18 	cmp.w	ip, #24
 80095b8:	f04f 030a 	mov.w	r3, #10
 80095bc:	d91e      	bls.n	80095fc <__gethex+0x120>
 80095be:	b104      	cbz	r4, 80095c2 <__gethex+0xe6>
 80095c0:	4252      	negs	r2, r2
 80095c2:	4417      	add	r7, r2
 80095c4:	f8ca 1000 	str.w	r1, [sl]
 80095c8:	b1ed      	cbz	r5, 8009606 <__gethex+0x12a>
 80095ca:	f1bb 0f00 	cmp.w	fp, #0
 80095ce:	bf0c      	ite	eq
 80095d0:	2506      	moveq	r5, #6
 80095d2:	2500      	movne	r5, #0
 80095d4:	4628      	mov	r0, r5
 80095d6:	b005      	add	sp, #20
 80095d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095dc:	2500      	movs	r5, #0
 80095de:	462c      	mov	r4, r5
 80095e0:	e7b0      	b.n	8009544 <__gethex+0x68>
 80095e2:	2c00      	cmp	r4, #0
 80095e4:	d1c7      	bne.n	8009576 <__gethex+0x9a>
 80095e6:	4627      	mov	r7, r4
 80095e8:	e7c7      	b.n	800957a <__gethex+0x9e>
 80095ea:	464e      	mov	r6, r9
 80095ec:	462f      	mov	r7, r5
 80095ee:	2501      	movs	r5, #1
 80095f0:	e7c3      	b.n	800957a <__gethex+0x9e>
 80095f2:	2400      	movs	r4, #0
 80095f4:	1cb1      	adds	r1, r6, #2
 80095f6:	e7cc      	b.n	8009592 <__gethex+0xb6>
 80095f8:	2401      	movs	r4, #1
 80095fa:	e7fb      	b.n	80095f4 <__gethex+0x118>
 80095fc:	fb03 0002 	mla	r0, r3, r2, r0
 8009600:	e7ce      	b.n	80095a0 <__gethex+0xc4>
 8009602:	4631      	mov	r1, r6
 8009604:	e7de      	b.n	80095c4 <__gethex+0xe8>
 8009606:	4629      	mov	r1, r5
 8009608:	eba6 0309 	sub.w	r3, r6, r9
 800960c:	3b01      	subs	r3, #1
 800960e:	2b07      	cmp	r3, #7
 8009610:	dc0a      	bgt.n	8009628 <__gethex+0x14c>
 8009612:	9801      	ldr	r0, [sp, #4]
 8009614:	f7fd ffb4 	bl	8007580 <_Balloc>
 8009618:	4604      	mov	r4, r0
 800961a:	b940      	cbnz	r0, 800962e <__gethex+0x152>
 800961c:	4602      	mov	r2, r0
 800961e:	21e4      	movs	r1, #228	@ 0xe4
 8009620:	4b5b      	ldr	r3, [pc, #364]	@ (8009790 <__gethex+0x2b4>)
 8009622:	485c      	ldr	r0, [pc, #368]	@ (8009794 <__gethex+0x2b8>)
 8009624:	f7ff fec0 	bl	80093a8 <__assert_func>
 8009628:	3101      	adds	r1, #1
 800962a:	105b      	asrs	r3, r3, #1
 800962c:	e7ef      	b.n	800960e <__gethex+0x132>
 800962e:	2300      	movs	r3, #0
 8009630:	f100 0a14 	add.w	sl, r0, #20
 8009634:	4655      	mov	r5, sl
 8009636:	469b      	mov	fp, r3
 8009638:	45b1      	cmp	r9, r6
 800963a:	d337      	bcc.n	80096ac <__gethex+0x1d0>
 800963c:	f845 bb04 	str.w	fp, [r5], #4
 8009640:	eba5 050a 	sub.w	r5, r5, sl
 8009644:	10ad      	asrs	r5, r5, #2
 8009646:	6125      	str	r5, [r4, #16]
 8009648:	4658      	mov	r0, fp
 800964a:	f7fe f88b 	bl	8007764 <__hi0bits>
 800964e:	016d      	lsls	r5, r5, #5
 8009650:	f8d8 6000 	ldr.w	r6, [r8]
 8009654:	1a2d      	subs	r5, r5, r0
 8009656:	42b5      	cmp	r5, r6
 8009658:	dd54      	ble.n	8009704 <__gethex+0x228>
 800965a:	1bad      	subs	r5, r5, r6
 800965c:	4629      	mov	r1, r5
 800965e:	4620      	mov	r0, r4
 8009660:	f7fe fc0d 	bl	8007e7e <__any_on>
 8009664:	4681      	mov	r9, r0
 8009666:	b178      	cbz	r0, 8009688 <__gethex+0x1ac>
 8009668:	f04f 0901 	mov.w	r9, #1
 800966c:	1e6b      	subs	r3, r5, #1
 800966e:	1159      	asrs	r1, r3, #5
 8009670:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009674:	f003 021f 	and.w	r2, r3, #31
 8009678:	fa09 f202 	lsl.w	r2, r9, r2
 800967c:	420a      	tst	r2, r1
 800967e:	d003      	beq.n	8009688 <__gethex+0x1ac>
 8009680:	454b      	cmp	r3, r9
 8009682:	dc36      	bgt.n	80096f2 <__gethex+0x216>
 8009684:	f04f 0902 	mov.w	r9, #2
 8009688:	4629      	mov	r1, r5
 800968a:	4620      	mov	r0, r4
 800968c:	f7ff febe 	bl	800940c <rshift>
 8009690:	442f      	add	r7, r5
 8009692:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009696:	42bb      	cmp	r3, r7
 8009698:	da42      	bge.n	8009720 <__gethex+0x244>
 800969a:	4621      	mov	r1, r4
 800969c:	9801      	ldr	r0, [sp, #4]
 800969e:	f7fd ffaf 	bl	8007600 <_Bfree>
 80096a2:	2300      	movs	r3, #0
 80096a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096a6:	25a3      	movs	r5, #163	@ 0xa3
 80096a8:	6013      	str	r3, [r2, #0]
 80096aa:	e793      	b.n	80095d4 <__gethex+0xf8>
 80096ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80096b0:	2a2e      	cmp	r2, #46	@ 0x2e
 80096b2:	d012      	beq.n	80096da <__gethex+0x1fe>
 80096b4:	2b20      	cmp	r3, #32
 80096b6:	d104      	bne.n	80096c2 <__gethex+0x1e6>
 80096b8:	f845 bb04 	str.w	fp, [r5], #4
 80096bc:	f04f 0b00 	mov.w	fp, #0
 80096c0:	465b      	mov	r3, fp
 80096c2:	7830      	ldrb	r0, [r6, #0]
 80096c4:	9303      	str	r3, [sp, #12]
 80096c6:	f7ff fef4 	bl	80094b2 <__hexdig_fun>
 80096ca:	9b03      	ldr	r3, [sp, #12]
 80096cc:	f000 000f 	and.w	r0, r0, #15
 80096d0:	4098      	lsls	r0, r3
 80096d2:	ea4b 0b00 	orr.w	fp, fp, r0
 80096d6:	3304      	adds	r3, #4
 80096d8:	e7ae      	b.n	8009638 <__gethex+0x15c>
 80096da:	45b1      	cmp	r9, r6
 80096dc:	d8ea      	bhi.n	80096b4 <__gethex+0x1d8>
 80096de:	2201      	movs	r2, #1
 80096e0:	4630      	mov	r0, r6
 80096e2:	492a      	ldr	r1, [pc, #168]	@ (800978c <__gethex+0x2b0>)
 80096e4:	9303      	str	r3, [sp, #12]
 80096e6:	f7ff fe24 	bl	8009332 <strncmp>
 80096ea:	9b03      	ldr	r3, [sp, #12]
 80096ec:	2800      	cmp	r0, #0
 80096ee:	d1e1      	bne.n	80096b4 <__gethex+0x1d8>
 80096f0:	e7a2      	b.n	8009638 <__gethex+0x15c>
 80096f2:	4620      	mov	r0, r4
 80096f4:	1ea9      	subs	r1, r5, #2
 80096f6:	f7fe fbc2 	bl	8007e7e <__any_on>
 80096fa:	2800      	cmp	r0, #0
 80096fc:	d0c2      	beq.n	8009684 <__gethex+0x1a8>
 80096fe:	f04f 0903 	mov.w	r9, #3
 8009702:	e7c1      	b.n	8009688 <__gethex+0x1ac>
 8009704:	da09      	bge.n	800971a <__gethex+0x23e>
 8009706:	1b75      	subs	r5, r6, r5
 8009708:	4621      	mov	r1, r4
 800970a:	462a      	mov	r2, r5
 800970c:	9801      	ldr	r0, [sp, #4]
 800970e:	f7fe f987 	bl	8007a20 <__lshift>
 8009712:	4604      	mov	r4, r0
 8009714:	1b7f      	subs	r7, r7, r5
 8009716:	f100 0a14 	add.w	sl, r0, #20
 800971a:	f04f 0900 	mov.w	r9, #0
 800971e:	e7b8      	b.n	8009692 <__gethex+0x1b6>
 8009720:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009724:	42bd      	cmp	r5, r7
 8009726:	dd6f      	ble.n	8009808 <__gethex+0x32c>
 8009728:	1bed      	subs	r5, r5, r7
 800972a:	42ae      	cmp	r6, r5
 800972c:	dc34      	bgt.n	8009798 <__gethex+0x2bc>
 800972e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009732:	2b02      	cmp	r3, #2
 8009734:	d022      	beq.n	800977c <__gethex+0x2a0>
 8009736:	2b03      	cmp	r3, #3
 8009738:	d024      	beq.n	8009784 <__gethex+0x2a8>
 800973a:	2b01      	cmp	r3, #1
 800973c:	d115      	bne.n	800976a <__gethex+0x28e>
 800973e:	42ae      	cmp	r6, r5
 8009740:	d113      	bne.n	800976a <__gethex+0x28e>
 8009742:	2e01      	cmp	r6, #1
 8009744:	d10b      	bne.n	800975e <__gethex+0x282>
 8009746:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800974a:	9a02      	ldr	r2, [sp, #8]
 800974c:	2562      	movs	r5, #98	@ 0x62
 800974e:	6013      	str	r3, [r2, #0]
 8009750:	2301      	movs	r3, #1
 8009752:	6123      	str	r3, [r4, #16]
 8009754:	f8ca 3000 	str.w	r3, [sl]
 8009758:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800975a:	601c      	str	r4, [r3, #0]
 800975c:	e73a      	b.n	80095d4 <__gethex+0xf8>
 800975e:	4620      	mov	r0, r4
 8009760:	1e71      	subs	r1, r6, #1
 8009762:	f7fe fb8c 	bl	8007e7e <__any_on>
 8009766:	2800      	cmp	r0, #0
 8009768:	d1ed      	bne.n	8009746 <__gethex+0x26a>
 800976a:	4621      	mov	r1, r4
 800976c:	9801      	ldr	r0, [sp, #4]
 800976e:	f7fd ff47 	bl	8007600 <_Bfree>
 8009772:	2300      	movs	r3, #0
 8009774:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009776:	2550      	movs	r5, #80	@ 0x50
 8009778:	6013      	str	r3, [r2, #0]
 800977a:	e72b      	b.n	80095d4 <__gethex+0xf8>
 800977c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1f3      	bne.n	800976a <__gethex+0x28e>
 8009782:	e7e0      	b.n	8009746 <__gethex+0x26a>
 8009784:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009786:	2b00      	cmp	r3, #0
 8009788:	d1dd      	bne.n	8009746 <__gethex+0x26a>
 800978a:	e7ee      	b.n	800976a <__gethex+0x28e>
 800978c:	08009d15 	.word	0x08009d15
 8009790:	08009cab 	.word	0x08009cab
 8009794:	08009d6c 	.word	0x08009d6c
 8009798:	1e6f      	subs	r7, r5, #1
 800979a:	f1b9 0f00 	cmp.w	r9, #0
 800979e:	d130      	bne.n	8009802 <__gethex+0x326>
 80097a0:	b127      	cbz	r7, 80097ac <__gethex+0x2d0>
 80097a2:	4639      	mov	r1, r7
 80097a4:	4620      	mov	r0, r4
 80097a6:	f7fe fb6a 	bl	8007e7e <__any_on>
 80097aa:	4681      	mov	r9, r0
 80097ac:	2301      	movs	r3, #1
 80097ae:	4629      	mov	r1, r5
 80097b0:	1b76      	subs	r6, r6, r5
 80097b2:	2502      	movs	r5, #2
 80097b4:	117a      	asrs	r2, r7, #5
 80097b6:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80097ba:	f007 071f 	and.w	r7, r7, #31
 80097be:	40bb      	lsls	r3, r7
 80097c0:	4213      	tst	r3, r2
 80097c2:	4620      	mov	r0, r4
 80097c4:	bf18      	it	ne
 80097c6:	f049 0902 	orrne.w	r9, r9, #2
 80097ca:	f7ff fe1f 	bl	800940c <rshift>
 80097ce:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80097d2:	f1b9 0f00 	cmp.w	r9, #0
 80097d6:	d047      	beq.n	8009868 <__gethex+0x38c>
 80097d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80097dc:	2b02      	cmp	r3, #2
 80097de:	d015      	beq.n	800980c <__gethex+0x330>
 80097e0:	2b03      	cmp	r3, #3
 80097e2:	d017      	beq.n	8009814 <__gethex+0x338>
 80097e4:	2b01      	cmp	r3, #1
 80097e6:	d109      	bne.n	80097fc <__gethex+0x320>
 80097e8:	f019 0f02 	tst.w	r9, #2
 80097ec:	d006      	beq.n	80097fc <__gethex+0x320>
 80097ee:	f8da 3000 	ldr.w	r3, [sl]
 80097f2:	ea49 0903 	orr.w	r9, r9, r3
 80097f6:	f019 0f01 	tst.w	r9, #1
 80097fa:	d10e      	bne.n	800981a <__gethex+0x33e>
 80097fc:	f045 0510 	orr.w	r5, r5, #16
 8009800:	e032      	b.n	8009868 <__gethex+0x38c>
 8009802:	f04f 0901 	mov.w	r9, #1
 8009806:	e7d1      	b.n	80097ac <__gethex+0x2d0>
 8009808:	2501      	movs	r5, #1
 800980a:	e7e2      	b.n	80097d2 <__gethex+0x2f6>
 800980c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800980e:	f1c3 0301 	rsb	r3, r3, #1
 8009812:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009814:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009816:	2b00      	cmp	r3, #0
 8009818:	d0f0      	beq.n	80097fc <__gethex+0x320>
 800981a:	f04f 0c00 	mov.w	ip, #0
 800981e:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009822:	f104 0314 	add.w	r3, r4, #20
 8009826:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800982a:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800982e:	4618      	mov	r0, r3
 8009830:	f853 2b04 	ldr.w	r2, [r3], #4
 8009834:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009838:	d01b      	beq.n	8009872 <__gethex+0x396>
 800983a:	3201      	adds	r2, #1
 800983c:	6002      	str	r2, [r0, #0]
 800983e:	2d02      	cmp	r5, #2
 8009840:	f104 0314 	add.w	r3, r4, #20
 8009844:	d13c      	bne.n	80098c0 <__gethex+0x3e4>
 8009846:	f8d8 2000 	ldr.w	r2, [r8]
 800984a:	3a01      	subs	r2, #1
 800984c:	42b2      	cmp	r2, r6
 800984e:	d109      	bne.n	8009864 <__gethex+0x388>
 8009850:	2201      	movs	r2, #1
 8009852:	1171      	asrs	r1, r6, #5
 8009854:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009858:	f006 061f 	and.w	r6, r6, #31
 800985c:	fa02 f606 	lsl.w	r6, r2, r6
 8009860:	421e      	tst	r6, r3
 8009862:	d13a      	bne.n	80098da <__gethex+0x3fe>
 8009864:	f045 0520 	orr.w	r5, r5, #32
 8009868:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800986a:	601c      	str	r4, [r3, #0]
 800986c:	9b02      	ldr	r3, [sp, #8]
 800986e:	601f      	str	r7, [r3, #0]
 8009870:	e6b0      	b.n	80095d4 <__gethex+0xf8>
 8009872:	4299      	cmp	r1, r3
 8009874:	f843 cc04 	str.w	ip, [r3, #-4]
 8009878:	d8d9      	bhi.n	800982e <__gethex+0x352>
 800987a:	68a3      	ldr	r3, [r4, #8]
 800987c:	459b      	cmp	fp, r3
 800987e:	db17      	blt.n	80098b0 <__gethex+0x3d4>
 8009880:	6861      	ldr	r1, [r4, #4]
 8009882:	9801      	ldr	r0, [sp, #4]
 8009884:	3101      	adds	r1, #1
 8009886:	f7fd fe7b 	bl	8007580 <_Balloc>
 800988a:	4681      	mov	r9, r0
 800988c:	b918      	cbnz	r0, 8009896 <__gethex+0x3ba>
 800988e:	4602      	mov	r2, r0
 8009890:	2184      	movs	r1, #132	@ 0x84
 8009892:	4b19      	ldr	r3, [pc, #100]	@ (80098f8 <__gethex+0x41c>)
 8009894:	e6c5      	b.n	8009622 <__gethex+0x146>
 8009896:	6922      	ldr	r2, [r4, #16]
 8009898:	f104 010c 	add.w	r1, r4, #12
 800989c:	3202      	adds	r2, #2
 800989e:	0092      	lsls	r2, r2, #2
 80098a0:	300c      	adds	r0, #12
 80098a2:	f7fc ffb6 	bl	8006812 <memcpy>
 80098a6:	4621      	mov	r1, r4
 80098a8:	9801      	ldr	r0, [sp, #4]
 80098aa:	f7fd fea9 	bl	8007600 <_Bfree>
 80098ae:	464c      	mov	r4, r9
 80098b0:	6923      	ldr	r3, [r4, #16]
 80098b2:	1c5a      	adds	r2, r3, #1
 80098b4:	6122      	str	r2, [r4, #16]
 80098b6:	2201      	movs	r2, #1
 80098b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80098bc:	615a      	str	r2, [r3, #20]
 80098be:	e7be      	b.n	800983e <__gethex+0x362>
 80098c0:	6922      	ldr	r2, [r4, #16]
 80098c2:	455a      	cmp	r2, fp
 80098c4:	dd0b      	ble.n	80098de <__gethex+0x402>
 80098c6:	2101      	movs	r1, #1
 80098c8:	4620      	mov	r0, r4
 80098ca:	f7ff fd9f 	bl	800940c <rshift>
 80098ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80098d2:	3701      	adds	r7, #1
 80098d4:	42bb      	cmp	r3, r7
 80098d6:	f6ff aee0 	blt.w	800969a <__gethex+0x1be>
 80098da:	2501      	movs	r5, #1
 80098dc:	e7c2      	b.n	8009864 <__gethex+0x388>
 80098de:	f016 061f 	ands.w	r6, r6, #31
 80098e2:	d0fa      	beq.n	80098da <__gethex+0x3fe>
 80098e4:	4453      	add	r3, sl
 80098e6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80098ea:	f7fd ff3b 	bl	8007764 <__hi0bits>
 80098ee:	f1c6 0620 	rsb	r6, r6, #32
 80098f2:	42b0      	cmp	r0, r6
 80098f4:	dbe7      	blt.n	80098c6 <__gethex+0x3ea>
 80098f6:	e7f0      	b.n	80098da <__gethex+0x3fe>
 80098f8:	08009cab 	.word	0x08009cab

080098fc <L_shift>:
 80098fc:	f1c2 0208 	rsb	r2, r2, #8
 8009900:	0092      	lsls	r2, r2, #2
 8009902:	b570      	push	{r4, r5, r6, lr}
 8009904:	f1c2 0620 	rsb	r6, r2, #32
 8009908:	6843      	ldr	r3, [r0, #4]
 800990a:	6804      	ldr	r4, [r0, #0]
 800990c:	fa03 f506 	lsl.w	r5, r3, r6
 8009910:	432c      	orrs	r4, r5
 8009912:	40d3      	lsrs	r3, r2
 8009914:	6004      	str	r4, [r0, #0]
 8009916:	f840 3f04 	str.w	r3, [r0, #4]!
 800991a:	4288      	cmp	r0, r1
 800991c:	d3f4      	bcc.n	8009908 <L_shift+0xc>
 800991e:	bd70      	pop	{r4, r5, r6, pc}

08009920 <__match>:
 8009920:	b530      	push	{r4, r5, lr}
 8009922:	6803      	ldr	r3, [r0, #0]
 8009924:	3301      	adds	r3, #1
 8009926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800992a:	b914      	cbnz	r4, 8009932 <__match+0x12>
 800992c:	6003      	str	r3, [r0, #0]
 800992e:	2001      	movs	r0, #1
 8009930:	bd30      	pop	{r4, r5, pc}
 8009932:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009936:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800993a:	2d19      	cmp	r5, #25
 800993c:	bf98      	it	ls
 800993e:	3220      	addls	r2, #32
 8009940:	42a2      	cmp	r2, r4
 8009942:	d0f0      	beq.n	8009926 <__match+0x6>
 8009944:	2000      	movs	r0, #0
 8009946:	e7f3      	b.n	8009930 <__match+0x10>

08009948 <__hexnan>:
 8009948:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800994c:	2500      	movs	r5, #0
 800994e:	680b      	ldr	r3, [r1, #0]
 8009950:	4682      	mov	sl, r0
 8009952:	115e      	asrs	r6, r3, #5
 8009954:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009958:	f013 031f 	ands.w	r3, r3, #31
 800995c:	bf18      	it	ne
 800995e:	3604      	addne	r6, #4
 8009960:	1f37      	subs	r7, r6, #4
 8009962:	4690      	mov	r8, r2
 8009964:	46b9      	mov	r9, r7
 8009966:	463c      	mov	r4, r7
 8009968:	46ab      	mov	fp, r5
 800996a:	b087      	sub	sp, #28
 800996c:	6801      	ldr	r1, [r0, #0]
 800996e:	9301      	str	r3, [sp, #4]
 8009970:	f846 5c04 	str.w	r5, [r6, #-4]
 8009974:	9502      	str	r5, [sp, #8]
 8009976:	784a      	ldrb	r2, [r1, #1]
 8009978:	1c4b      	adds	r3, r1, #1
 800997a:	9303      	str	r3, [sp, #12]
 800997c:	b342      	cbz	r2, 80099d0 <__hexnan+0x88>
 800997e:	4610      	mov	r0, r2
 8009980:	9105      	str	r1, [sp, #20]
 8009982:	9204      	str	r2, [sp, #16]
 8009984:	f7ff fd95 	bl	80094b2 <__hexdig_fun>
 8009988:	2800      	cmp	r0, #0
 800998a:	d151      	bne.n	8009a30 <__hexnan+0xe8>
 800998c:	9a04      	ldr	r2, [sp, #16]
 800998e:	9905      	ldr	r1, [sp, #20]
 8009990:	2a20      	cmp	r2, #32
 8009992:	d818      	bhi.n	80099c6 <__hexnan+0x7e>
 8009994:	9b02      	ldr	r3, [sp, #8]
 8009996:	459b      	cmp	fp, r3
 8009998:	dd13      	ble.n	80099c2 <__hexnan+0x7a>
 800999a:	454c      	cmp	r4, r9
 800999c:	d206      	bcs.n	80099ac <__hexnan+0x64>
 800999e:	2d07      	cmp	r5, #7
 80099a0:	dc04      	bgt.n	80099ac <__hexnan+0x64>
 80099a2:	462a      	mov	r2, r5
 80099a4:	4649      	mov	r1, r9
 80099a6:	4620      	mov	r0, r4
 80099a8:	f7ff ffa8 	bl	80098fc <L_shift>
 80099ac:	4544      	cmp	r4, r8
 80099ae:	d952      	bls.n	8009a56 <__hexnan+0x10e>
 80099b0:	2300      	movs	r3, #0
 80099b2:	f1a4 0904 	sub.w	r9, r4, #4
 80099b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80099ba:	461d      	mov	r5, r3
 80099bc:	464c      	mov	r4, r9
 80099be:	f8cd b008 	str.w	fp, [sp, #8]
 80099c2:	9903      	ldr	r1, [sp, #12]
 80099c4:	e7d7      	b.n	8009976 <__hexnan+0x2e>
 80099c6:	2a29      	cmp	r2, #41	@ 0x29
 80099c8:	d157      	bne.n	8009a7a <__hexnan+0x132>
 80099ca:	3102      	adds	r1, #2
 80099cc:	f8ca 1000 	str.w	r1, [sl]
 80099d0:	f1bb 0f00 	cmp.w	fp, #0
 80099d4:	d051      	beq.n	8009a7a <__hexnan+0x132>
 80099d6:	454c      	cmp	r4, r9
 80099d8:	d206      	bcs.n	80099e8 <__hexnan+0xa0>
 80099da:	2d07      	cmp	r5, #7
 80099dc:	dc04      	bgt.n	80099e8 <__hexnan+0xa0>
 80099de:	462a      	mov	r2, r5
 80099e0:	4649      	mov	r1, r9
 80099e2:	4620      	mov	r0, r4
 80099e4:	f7ff ff8a 	bl	80098fc <L_shift>
 80099e8:	4544      	cmp	r4, r8
 80099ea:	d936      	bls.n	8009a5a <__hexnan+0x112>
 80099ec:	4623      	mov	r3, r4
 80099ee:	f1a8 0204 	sub.w	r2, r8, #4
 80099f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80099f6:	429f      	cmp	r7, r3
 80099f8:	f842 1f04 	str.w	r1, [r2, #4]!
 80099fc:	d2f9      	bcs.n	80099f2 <__hexnan+0xaa>
 80099fe:	1b3b      	subs	r3, r7, r4
 8009a00:	f023 0303 	bic.w	r3, r3, #3
 8009a04:	3304      	adds	r3, #4
 8009a06:	3401      	adds	r4, #1
 8009a08:	3e03      	subs	r6, #3
 8009a0a:	42b4      	cmp	r4, r6
 8009a0c:	bf88      	it	hi
 8009a0e:	2304      	movhi	r3, #4
 8009a10:	2200      	movs	r2, #0
 8009a12:	4443      	add	r3, r8
 8009a14:	f843 2b04 	str.w	r2, [r3], #4
 8009a18:	429f      	cmp	r7, r3
 8009a1a:	d2fb      	bcs.n	8009a14 <__hexnan+0xcc>
 8009a1c:	683b      	ldr	r3, [r7, #0]
 8009a1e:	b91b      	cbnz	r3, 8009a28 <__hexnan+0xe0>
 8009a20:	4547      	cmp	r7, r8
 8009a22:	d128      	bne.n	8009a76 <__hexnan+0x12e>
 8009a24:	2301      	movs	r3, #1
 8009a26:	603b      	str	r3, [r7, #0]
 8009a28:	2005      	movs	r0, #5
 8009a2a:	b007      	add	sp, #28
 8009a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a30:	3501      	adds	r5, #1
 8009a32:	2d08      	cmp	r5, #8
 8009a34:	f10b 0b01 	add.w	fp, fp, #1
 8009a38:	dd06      	ble.n	8009a48 <__hexnan+0x100>
 8009a3a:	4544      	cmp	r4, r8
 8009a3c:	d9c1      	bls.n	80099c2 <__hexnan+0x7a>
 8009a3e:	2300      	movs	r3, #0
 8009a40:	2501      	movs	r5, #1
 8009a42:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a46:	3c04      	subs	r4, #4
 8009a48:	6822      	ldr	r2, [r4, #0]
 8009a4a:	f000 000f 	and.w	r0, r0, #15
 8009a4e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a52:	6020      	str	r0, [r4, #0]
 8009a54:	e7b5      	b.n	80099c2 <__hexnan+0x7a>
 8009a56:	2508      	movs	r5, #8
 8009a58:	e7b3      	b.n	80099c2 <__hexnan+0x7a>
 8009a5a:	9b01      	ldr	r3, [sp, #4]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d0dd      	beq.n	8009a1c <__hexnan+0xd4>
 8009a60:	f04f 32ff 	mov.w	r2, #4294967295
 8009a64:	f1c3 0320 	rsb	r3, r3, #32
 8009a68:	40da      	lsrs	r2, r3
 8009a6a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009a6e:	4013      	ands	r3, r2
 8009a70:	f846 3c04 	str.w	r3, [r6, #-4]
 8009a74:	e7d2      	b.n	8009a1c <__hexnan+0xd4>
 8009a76:	3f04      	subs	r7, #4
 8009a78:	e7d0      	b.n	8009a1c <__hexnan+0xd4>
 8009a7a:	2004      	movs	r0, #4
 8009a7c:	e7d5      	b.n	8009a2a <__hexnan+0xe2>

08009a7e <__ascii_mbtowc>:
 8009a7e:	b082      	sub	sp, #8
 8009a80:	b901      	cbnz	r1, 8009a84 <__ascii_mbtowc+0x6>
 8009a82:	a901      	add	r1, sp, #4
 8009a84:	b142      	cbz	r2, 8009a98 <__ascii_mbtowc+0x1a>
 8009a86:	b14b      	cbz	r3, 8009a9c <__ascii_mbtowc+0x1e>
 8009a88:	7813      	ldrb	r3, [r2, #0]
 8009a8a:	600b      	str	r3, [r1, #0]
 8009a8c:	7812      	ldrb	r2, [r2, #0]
 8009a8e:	1e10      	subs	r0, r2, #0
 8009a90:	bf18      	it	ne
 8009a92:	2001      	movne	r0, #1
 8009a94:	b002      	add	sp, #8
 8009a96:	4770      	bx	lr
 8009a98:	4610      	mov	r0, r2
 8009a9a:	e7fb      	b.n	8009a94 <__ascii_mbtowc+0x16>
 8009a9c:	f06f 0001 	mvn.w	r0, #1
 8009aa0:	e7f8      	b.n	8009a94 <__ascii_mbtowc+0x16>

08009aa2 <_realloc_r>:
 8009aa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009aa6:	4607      	mov	r7, r0
 8009aa8:	4614      	mov	r4, r2
 8009aaa:	460d      	mov	r5, r1
 8009aac:	b921      	cbnz	r1, 8009ab8 <_realloc_r+0x16>
 8009aae:	4611      	mov	r1, r2
 8009ab0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ab4:	f7fb bd0e 	b.w	80054d4 <_malloc_r>
 8009ab8:	b92a      	cbnz	r2, 8009ac6 <_realloc_r+0x24>
 8009aba:	f7fd fd19 	bl	80074f0 <_free_r>
 8009abe:	4625      	mov	r5, r4
 8009ac0:	4628      	mov	r0, r5
 8009ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ac6:	f000 f839 	bl	8009b3c <_malloc_usable_size_r>
 8009aca:	4284      	cmp	r4, r0
 8009acc:	4606      	mov	r6, r0
 8009ace:	d802      	bhi.n	8009ad6 <_realloc_r+0x34>
 8009ad0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009ad4:	d8f4      	bhi.n	8009ac0 <_realloc_r+0x1e>
 8009ad6:	4621      	mov	r1, r4
 8009ad8:	4638      	mov	r0, r7
 8009ada:	f7fb fcfb 	bl	80054d4 <_malloc_r>
 8009ade:	4680      	mov	r8, r0
 8009ae0:	b908      	cbnz	r0, 8009ae6 <_realloc_r+0x44>
 8009ae2:	4645      	mov	r5, r8
 8009ae4:	e7ec      	b.n	8009ac0 <_realloc_r+0x1e>
 8009ae6:	42b4      	cmp	r4, r6
 8009ae8:	4622      	mov	r2, r4
 8009aea:	4629      	mov	r1, r5
 8009aec:	bf28      	it	cs
 8009aee:	4632      	movcs	r2, r6
 8009af0:	f7fc fe8f 	bl	8006812 <memcpy>
 8009af4:	4629      	mov	r1, r5
 8009af6:	4638      	mov	r0, r7
 8009af8:	f7fd fcfa 	bl	80074f0 <_free_r>
 8009afc:	e7f1      	b.n	8009ae2 <_realloc_r+0x40>

08009afe <__ascii_wctomb>:
 8009afe:	4603      	mov	r3, r0
 8009b00:	4608      	mov	r0, r1
 8009b02:	b141      	cbz	r1, 8009b16 <__ascii_wctomb+0x18>
 8009b04:	2aff      	cmp	r2, #255	@ 0xff
 8009b06:	d904      	bls.n	8009b12 <__ascii_wctomb+0x14>
 8009b08:	228a      	movs	r2, #138	@ 0x8a
 8009b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8009b0e:	601a      	str	r2, [r3, #0]
 8009b10:	4770      	bx	lr
 8009b12:	2001      	movs	r0, #1
 8009b14:	700a      	strb	r2, [r1, #0]
 8009b16:	4770      	bx	lr

08009b18 <fiprintf>:
 8009b18:	b40e      	push	{r1, r2, r3}
 8009b1a:	b503      	push	{r0, r1, lr}
 8009b1c:	4601      	mov	r1, r0
 8009b1e:	ab03      	add	r3, sp, #12
 8009b20:	4805      	ldr	r0, [pc, #20]	@ (8009b38 <fiprintf+0x20>)
 8009b22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b26:	6800      	ldr	r0, [r0, #0]
 8009b28:	9301      	str	r3, [sp, #4]
 8009b2a:	f7ff f9c7 	bl	8008ebc <_vfiprintf_r>
 8009b2e:	b002      	add	sp, #8
 8009b30:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b34:	b003      	add	sp, #12
 8009b36:	4770      	bx	lr
 8009b38:	20000018 	.word	0x20000018

08009b3c <_malloc_usable_size_r>:
 8009b3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b40:	1f18      	subs	r0, r3, #4
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	bfbc      	itt	lt
 8009b46:	580b      	ldrlt	r3, [r1, r0]
 8009b48:	18c0      	addlt	r0, r0, r3
 8009b4a:	4770      	bx	lr

08009b4c <_init>:
 8009b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b4e:	bf00      	nop
 8009b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b52:	bc08      	pop	{r3}
 8009b54:	469e      	mov	lr, r3
 8009b56:	4770      	bx	lr

08009b58 <_fini>:
 8009b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b5a:	bf00      	nop
 8009b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b5e:	bc08      	pop	{r3}
 8009b60:	469e      	mov	lr, r3
 8009b62:	4770      	bx	lr
