-- generated by newgenasym Thu Apr 19 09:57:56 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity MAX9947ETE is
    port (    
	BIAS:      INOUT  STD_LOGIC;    
	DIR:       INOUT  STD_LOGIC;    
	DIRMD1:    INOUT  STD_LOGIC;    
	DIRMD2:    INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	PAD:       INOUT  STD_LOGIC;    
	RES:       INOUT  STD_LOGIC;    
	RXIN:      INOUT  STD_LOGIC;    
	RXOUT:     INOUT  STD_LOGIC;    
	SYNCOUT:   INOUT  STD_LOGIC;    
	TXIN:      INOUT  STD_LOGIC;    
	TXOUT:     INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	VL:        INOUT  STD_LOGIC;    
	XTAL1:     INOUT  STD_LOGIC;    
	XTAL2:     INOUT  STD_LOGIC);
end MAX9947ETE;
