
*** Running vivado
    with args -log Pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipeline.tcl



****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source Pipeline.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 412.152 ; gain = 61.688
Command: read_checkpoint -auto_incremental -incremental D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/utils_1/imports/synth_1/Pipeline.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/utils_1/imports/synth_1/Pipeline.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Pipeline -part xc7a75tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9836
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/IDE/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-9400] empty statement in sequential block [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX_MEM.v:61]
WARNING: [Synth 8-9400] empty statement in sequential block [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF_ID.v:36]
WARNING: [Synth 8-9400] empty statement in sequential block [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF_ID.v:42]
WARNING: [Synth 8-9400] empty statement in sequential block [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Mem_WB.v:43]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 853.887 ; gain = 409.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pipeline' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Pipeline.v:24]
INFO: [Synth 8-6157] synthesizing module 'IF' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF.v:24]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-6155] done synthesizing module 'PC' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-6157] synthesizing module 'Inst_ROM' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_ROM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Inst_ROM' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_ROM.v:24]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF_ID.v:24]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF_ID.v:24]
INFO: [Synth 8-6155] done synthesizing module 'IF' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF.v:24]
INFO: [Synth 8-6157] synthesizing module 'ID' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/ID.v:24]
INFO: [Synth 8-6157] synthesizing module 'Registers' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:24]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ID' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/ID.v:24]
INFO: [Synth 8-6157] synthesizing module 'EX' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-6157] synthesizing module 'Inst_EX' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_EX.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_EX.v:47]
INFO: [Synth 8-155] case statement is not full and has no default [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_EX.v:64]
INFO: [Synth 8-6155] done synthesizing module 'Inst_EX' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_EX.v:24]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX_MEM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX_MEM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'EX' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-6157] synthesizing module 'MEM' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'Inst_Mem' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Inst_Mem' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:24]
WARNING: [Synth 8-6104] Input port 'Mem_Output' has an internal driver [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/MEM.v:51]
INFO: [Synth 8-6157] synthesizing module 'Mem_WB' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Mem_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mem_WB' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Mem_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline' (0#1) [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Pipeline.v:24]
WARNING: [Synth 8-3848] Net PC_offset in module/entity IF does not have driver. [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF.v:30]
WARNING: [Synth 8-3848] Net PC_link in module/entity IF does not have driver. [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF.v:31]
WARNING: [Synth 8-3848] Net PC_reg in module/entity IF does not have driver. [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/IF.v:32]
WARNING: [Synth 8-3848] Net Mem_Output in module/entity Inst_Mem does not have driver. [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:36]
WARNING: [Synth 8-3848] Net Mem_Data in module/entity MEM does not have driver. [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/MEM.v:36]
WARNING: [Synth 8-3848] Net Mem_RAM_addr in module/entity MEM does not have driver. [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/MEM.v:40]
WARNING: [Synth 8-3848] Net Mem_Output in module/entity Pipeline does not have driver. [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Pipeline.v:68]
WARNING: [Synth 8-7129] Port Mem_Output[31] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[30] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[29] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[28] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[27] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[26] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[25] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[24] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[23] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[22] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[21] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[20] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[19] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[18] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[17] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[16] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[15] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[14] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[13] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[12] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[11] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[10] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[9] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[8] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[7] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[6] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[5] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[4] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[3] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[2] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[1] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Output[0] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_op[5] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_op[4] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_op[3] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_op[2] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_op[1] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_op[0] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[31] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[30] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[29] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[28] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[27] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[26] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[25] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[24] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[23] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[22] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[21] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[20] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[19] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[18] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[17] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[16] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[15] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[14] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[13] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[12] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[11] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[10] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[9] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[8] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[7] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[6] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[5] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[4] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[3] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[2] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[1] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Inst[0] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[31] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[30] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[29] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[28] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[27] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[26] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[25] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[24] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[23] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[22] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[21] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[20] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[19] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[18] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[17] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[16] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[15] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[14] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[13] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[12] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[11] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[10] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[9] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[8] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[7] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[6] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[5] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[4] in module Inst_Mem is either unconnected or has no load
WARNING: [Synth 8-7129] Port Mem_Data[3] in module Inst_Mem is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 954.945 ; gain = 510.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 954.945 ; gain = 510.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 954.945 ; gain = 510.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a75tftg256-1
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[0]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[0]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[1]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[1]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[2]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[2]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[3]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[3]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[4]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[4]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[5]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[5]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[6]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[6]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[7]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[7]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[8]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[8]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[9]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[9]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[10]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[10]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[11]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[11]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[12]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[12]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[13]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[13]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[14]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[14]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[15]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[15]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[16]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[16]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[17]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[17]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[18]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[18]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[19]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[19]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[20]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[20]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[21]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[21]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[22]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[22]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[23]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[23]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[24]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[24]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[25]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[25]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[26]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[26]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[27]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[27]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[28]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[28]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[29]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[29]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[30]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[30]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[31]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'Data_Reg_reg[31]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Registers.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'EX_RAM_in_reg' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_EX.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'EX_RAM_out_reg' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_EX.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'EX_Data_reg' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_EX.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[0]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[1]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[2]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[3]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[4]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[5]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[6]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[7]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[8]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[9]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[10]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[11]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[12]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[13]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[14]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[15]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[16]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[17]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[18]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[19]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[20]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[21]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[22]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[23]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[24]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[25]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[26]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[27]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[28]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[29]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[30]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[31]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'Mem_RAM_reg[32]' [D:/IDE/Projects/Vivado/Pipeline/Pipeline.srcs/sources_1/new/Inst_Mem.v:49]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 960.648 ; gain = 516.082
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  32 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   7 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][31]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][30]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][29]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][28]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][27]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][26]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][25]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][24]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][23]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][22]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][21]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][20]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][19]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][18]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][17]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][16]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][15]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][14]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][13]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][12]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][11]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][10]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][9]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][8]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][7]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][6]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][5]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][4]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][3]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][2]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][1]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][0]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][31]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][30]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][29]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][28]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][27]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][26]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][25]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][24]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][23]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][22]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][21]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][20]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][19]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][18]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][17]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][16]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][15]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][14]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][13]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][12]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][11]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][10]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][9]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][8]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][7]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][6]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][5]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][4]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][3]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][2]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][1]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[0][0]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][31]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][30]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][29]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][28]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][27]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][26]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][25]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][24]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][23]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][22]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][21]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][20]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][19]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][18]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][17]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][16]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][15]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][14]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][13]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][12]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][11]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][10]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][9]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][8]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][7]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][6]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][5]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][4]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][3]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][2]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][1]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][0]) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][31]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][30]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][29]__0) is unused and will be removed from module Registers.
WARNING: [Synth 8-3332] Sequential element (Data_Reg_reg[1][28]__0) is unused and will be removed from module Registers.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4737 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1154.688 ; gain = 710.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1154.688 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1256.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5be5bcde
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 313 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1256.066 ; gain = 819.078
INFO: [Common 17-1381] The checkpoint 'D:/IDE/Projects/Vivado/Pipeline/Pipeline.runs/synth_1/Pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipeline_utilization_synth.rpt -pb Pipeline_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 20 23:54:04 2023...
