# 22. HLS Design Flow

<details>
  <summary> Basic Output: 22. HLS Design Flow </summary>

<p align = "center" >
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/22_HLS-Design-Flow.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/22_HLS-Design-Flow_2.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/22_HLS-Design-Flow_3.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/22_HLS-Design-Flow_4.png" width="90%" > 
    <img src="https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/22_HLS-Design-Flow_5.png" width="90%" > 

</p> 

</details>

---

## Resource

-   [Basic-Output-HLS-Designflow-Quiz-Solution.pdf](https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/resources/Basic-Output-HLS-Designflow-Quiz-Solution.pdf)



[Previous](./21_HLS-Design-Overview.md) | [Next](./23_HLS-C_Cplus-Design.md)