library IEEE;
library WORK;

use IEEE.STD_LOGIC_1164.all;

use WORK.CPU_LIB.all;

entity MEM_PHASE is
	port(
		clk: in STD_LOGIC;
        reset: in STD_LOGIC

        -- ex phase
        ALU_out in : REG_TYPE;
        Rn : in REG_TYPE; 
	);
end entity MEM_PHASE;

architecture STR of MEM_PHASE is
begin
end architecture STR;