// Seed: 2484717163
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wire id_2,
    output tri0 id_3,
    input supply0 id_4
    , id_20,
    input wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    input wand id_12,
    input supply1 id_13
    , id_21,
    output tri1 id_14,
    output wand id_15,
    input supply0 id_16,
    input supply1 id_17,
    output tri1 id_18
);
  wire id_22;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input tri1 id_2
);
  wire id_4;
  module_0(
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1
  );
endmodule
