<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-failed">
description: assert final test with UVM
rc: 1 (means success: 0)
tags: uvm uvm-assertions
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/uvm/src /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: simulation parsing
mode: simulation
files: <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a> <a href="../../../tests/chapter-16/16.2--assert-final-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert-final-uvm.sv</a>
defines: 
time_elapsed: 0.628s
ram usage: 43640 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmprs_59jk8/run.sh
+ cat /tmpfs/tmp/tmprs_59jk8/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I /tmpfs/src/github/sv-tests/tests/chapter-16  <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a>
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/uvm/src -I /tmpfs/src/github/sv-tests/tests/chapter-16  <a href="../../../tests/chapter-16/16.2--assert-final-uvm.sv.html" target="file-frame">tests/chapter-16/16.2--assert-final-uvm.sv</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmprs_59jk8/scr.ys

-- Executing script file `/tmpfs/tmp/tmprs_59jk8/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../third_party/tests/uvm/src/uvm_pkg.sv.html" target="file-frame">third_party/tests/uvm/src/uvm_pkg.sv</a>
<a href="../../../third_party/tests/uvm/src/macros/uvm_tlm_defines.svh.html#l-294" target="file-frame">third_party/tests/uvm/src/macros/uvm_tlm_defines.svh:294</a>: ERROR: Unimplemented compiler directive or undefined macro `UVM_BLOCKING_GET_IMP_SFX.

</pre>
</body>