INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/dualport_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module true_dualport_ram
INFO: [VRFC 10-311] analyzing module true_dualport_ram_clear
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/ram_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sync_1r1w
INFO: [VRFC 10-311] analyzing module ram_sync_2r1w
INFO: [VRFC 10-311] analyzing module ram_sync_2r2w
INFO: [VRFC 10-311] analyzing module ram_sync_4r1w
INFO: [VRFC 10-311] analyzing module ram_sync_4r2w
INFO: [VRFC 10-311] analyzing module ram_sync_6r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/btb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/ram_sync_nolatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sync_nolatch_2r1w
INFO: [VRFC 10-311] analyzing module ram_sync_nolatch_2r2w
INFO: [VRFC 10-311] analyzing module ram_sync_nolatch_4r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/src_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module src_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/gshare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel_bhrfix
INFO: [VRFC 10-311] analyzing module gshare_predictor
INFO: [VRFC 10-311] analyzing module pht
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/srcsel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module src_a_mux
INFO: [VRFC 10-311] analyzing module src_b_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/search_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module search_begin
INFO: [VRFC 10-311] analyzing module search_end
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_mul_ent
INFO: [VRFC 10-311] analyzing module rs_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_ldst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_ldst_ent
INFO: [VRFC 10-311] analyzing module rs_ldst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_reqgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_requestgenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rrf_freelistmanager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rrf_freelistmanager
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/oldest_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oldest_finder2
INFO: [VRFC 10-311] analyzing module oldest_finder4
INFO: [VRFC 10-311] analyzing module oldest_finder8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/storebuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module storebuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/reorderbuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorderbuf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/mpft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_decoder
INFO: [VRFC 10-311] analyzing module miss_prediction_fix_table
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/exunit_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exunit_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/tag_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/imm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/pipeline_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_if
INFO: [VRFC 10-311] analyzing module select_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/brimm_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brimm_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/exunit_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exunit_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_branch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_branch_ent
INFO: [VRFC 10-311] analyzing module rs_branch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rs_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_alu_ent
INFO: [VRFC 10-311] analyzing module rs_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/srcopr_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sourceoperand_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/arf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arf
INFO: [VRFC 10-311] analyzing module select_vector
INFO: [VRFC 10-311] analyzing module renaming_table
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/prioenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prioenc
INFO: [VRFC 10-311] analyzing module maskunit
INFO: [VRFC 10-311] analyzing module allocateunit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/rrf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rrf
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/exunit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exunit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/exunit_ldst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exunit_ldst
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/alloc_issue_ino.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alloc_issue_ino
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module imem_ld
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartTx
INFO: [VRFC 10-311] analyzing module TX_FIFO
INFO: [VRFC 10-311] analyzing module SingleUartTx
INFO: [VRFC 10-311] analyzing module UartRx
INFO: [VRFC 10-311] analyzing module PLOADER
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLKGEN_DCM
INFO: [VRFC 10-311] analyzing module CLKGEN_MMCM
INFO: [VRFC 10-311] analyzing module RSTGEN
INFO: [VRFC 10-311] analyzing module GEN_DCM
INFO: [VRFC 10-311] analyzing module GEN_MMCM
INFO: [VRFC 10-311] analyzing module GEN_MMCM_DS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.srcs/sources_1/imports/fpga/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/computer_structure/ridecore/fpga/fpga.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
