#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Dec 30 20:18:42 2023
# Process ID: 81006
# Current directory: /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_auto_us_2_synth_1
# Command line: vivado -log Virtex_auto_us_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Virtex_auto_us_2.tcl
# Log file: /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_auto_us_2_synth_1/Virtex_auto_us_2.vds
# Journal file: /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_auto_us_2_synth_1/vivado.jou
# Running On: dolu, OS: Linux, CPU Frequency: 2567.260 MHz, CPU Physical cores: 4, Host memory: 33381 MB
#-----------------------------------------------------------
source Virtex_auto_us_2.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1311.711 ; gain = 0.023 ; free physical = 1898 ; free virtual = 23842
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Virtex_auto_us_2
Command: synth_design -top Virtex_auto_us_2 -part xc7vx485tffg1761-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 81280
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.422 ; gain = 369.801 ; free physical = 1592 ; free virtual = 23571
Synthesis current peak Physical Memory [PSS] (MB): peak = 1371.246; parent = 1220.703; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3111.129; parent = 2110.332; children = 1000.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Virtex_auto_us_2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_2/synth/Virtex_auto_us_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_top' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_r_upsizer' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4652]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized0' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized1' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized2' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_a_upsizer' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3602]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:473]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized3' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized4' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axic_register_slice__parameterized5' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_27_axi_register_slice__parameterized0' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/f0b4/hdl/axi_register_slice_v2_1_vl_rfs.v:3725]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_27_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_27_axi_register_slice' has 93 connections declared, but only 92 given [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_axi_upsizer' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7037]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_27_top' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ipshared/4675/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14461]
INFO: [Synth 8-6155] done synthesizing module 'Virtex_auto_us_2' (0#1) [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_2/synth/Virtex_auto_us_2.v:53]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_27_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_27_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_id_ready in module axi_dwidth_converter_v2_1_27_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AID[0] in module axi_dwidth_converter_v2_1_27_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[6] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[5] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[4] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[3] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[2] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[1] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[0] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wvalid in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bready in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aresetn in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aclk in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awready in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wready in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[1] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[0] in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bvalid in module axi_dwidth_converter_v2_1_27_axi_upsizer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2286.297 ; gain = 556.676 ; free physical = 1469 ; free virtual = 23458
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.684; parent = 1224.146; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3287.098; parent = 2286.301; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2304.109 ; gain = 574.488 ; free physical = 1463 ; free virtual = 23452
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.684; parent = 1224.146; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3304.910; parent = 2304.113; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2304.109 ; gain = 574.488 ; free physical = 1457 ; free virtual = 23446
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.684; parent = 1224.146; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3304.910; parent = 2304.113; children = 1000.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2304.109 ; gain = 0.000 ; free physical = 1425 ; free virtual = 23414
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_2/Virtex_auto_us_2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.gen/sources_1/bd/Virtex/ip/Virtex_auto_us_2/Virtex_auto_us_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_auto_us_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_auto_us_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2430.828 ; gain = 0.000 ; free physical = 862 ; free virtual = 22850
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2430.828 ; gain = 0.000 ; free physical = 841 ; free virtual = 22830
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 597 ; free virtual = 22582
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.684; parent = 1224.146; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 590 ; free virtual = 22574
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.684; parent = 1224.146; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_auto_us_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 585 ; free virtual = 22569
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.684; parent = 1224.146; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 518 ; free virtual = 22503
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.684; parent = 1224.146; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	              577 Bit    Registers := 2     
	              516 Bit    Registers := 2     
	              512 Bit    Registers := 1     
	               62 Bit    Registers := 3     
	               45 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input  577 Bit        Muxes := 2     
	   2 Input  516 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   8 Input    6 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_register_slice_v2_1_27_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module axi_dwidth_converter_v2_1_27_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 422 ; free virtual = 22383
Synthesis current peak Physical Memory [PSS] (MB): peak = 1374.684; parent = 1224.146; children = 150.543
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 798 ; free virtual = 22766
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.262; parent = 1308.391; children = 150.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 777 ; free virtual = 22737
Synthesis current peak Physical Memory [PSS] (MB): peak = 1459.925; parent = 1309.056; children = 150.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 805 ; free virtual = 22767
Synthesis current peak Physical Memory [PSS] (MB): peak = 1461.855; parent = 1311.000; children = 150.871
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 2051 ; free virtual = 24009
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.425; parent = 1337.511; children = 161.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 2050 ; free virtual = 24007
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.440; parent = 1337.526; children = 161.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 2030 ; free virtual = 23981
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.965; parent = 1338.066; children = 161.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 2024 ; free virtual = 23975
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.965; parent = 1338.066; children = 161.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 1995 ; free virtual = 23946
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.965; parent = 1338.066; children = 161.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 1996 ; free virtual = 23947
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.965; parent = 1338.066; children = 161.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 45     | 45         | 0      | 45      | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 45     | 45         | 0      | 45      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     5|
|2     |LUT1    |     2|
|3     |LUT2    |    14|
|4     |LUT3    |   535|
|5     |LUT4    |    34|
|6     |LUT5    |    60|
|7     |LUT6    |   373|
|8     |MUXF7   |   128|
|9     |SRLC32E |    43|
|10    |FDRE    |  1685|
|11    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 1994 ; free virtual = 23946
Synthesis current peak Physical Memory [PSS] (MB): peak = 1499.965; parent = 1338.066; children = 161.914
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3399.613; parent = 2398.816; children = 1000.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 2430.828 ; gain = 574.488 ; free physical = 2029 ; free virtual = 23980
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 2430.828 ; gain = 701.207 ; free physical = 2028 ; free virtual = 23980
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2430.828 ; gain = 0.000 ; free physical = 2090 ; free virtual = 24043
INFO: [Netlist 29-17] Analyzing 133 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2430.828 ; gain = 0.000 ; free physical = 2206 ; free virtual = 24162
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 11d62951
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 2430.828 ; gain = 1119.117 ; free physical = 2411 ; free virtual = 24369
INFO: [Common 17-1381] The checkpoint '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_auto_us_2_synth_1/Virtex_auto_us_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Virtex_auto_us_2, cache-ID = 9f606b8e717c9c63
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dolu/Documents/GitHub/Thesis/VC707test/VC707test.runs/Virtex_auto_us_2_synth_1/Virtex_auto_us_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Virtex_auto_us_2_utilization_synth.rpt -pb Virtex_auto_us_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 30 20:20:24 2023...
