00:21:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
00:21:17 INFO  : XSCT server has started successfully.
00:21:17 INFO  : Successfully done setting XSCT server connection channel  
00:21:17 INFO  : plnx-install-location is set to ''
00:21:17 INFO  : Successfully done setting workspace for the tool. 
00:21:17 INFO  : Successfully done query RDI_DATADIR 
00:21:17 INFO  : Registering command handlers for Vitis TCF services
00:22:44 INFO  : Checking for BSP changes to sync application flags for project 'client'...
00:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:22:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:22:58 INFO  : 'jtag frequency' command is executed.
00:22:59 INFO  : Context for 'APU' is selected.
00:22:59 INFO  : System reset is completed.
00:23:02 INFO  : 'after 3000' command is executed.
00:23:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:23:05 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
00:23:06 INFO  : Context for 'APU' is selected.
00:23:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:23:06 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:06 INFO  : Context for 'APU' is selected.
00:23:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
00:23:07 INFO  : 'ps7_init' command is executed.
00:23:07 INFO  : 'ps7_post_config' command is executed.
00:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:08 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:08 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:08 INFO  : Memory regions updated for context APU
00:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:08 INFO  : 'con' command is executed.
00:23:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:23:08 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_client_system_standalone.tcl'
00:23:23 INFO  : Disconnected from the channel tcfchan#3.
00:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:23:23 INFO  : 'jtag frequency' command is executed.
00:23:23 INFO  : Context for 'APU' is selected.
00:23:23 INFO  : System reset is completed.
00:23:26 INFO  : 'after 3000' command is executed.
00:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:23:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
00:23:28 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:23:28 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:28 INFO  : Context for 'APU' is selected.
00:23:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
00:23:29 INFO  : 'ps7_init' command is executed.
00:23:29 INFO  : 'ps7_post_config' command is executed.
00:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:29 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:29 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:29 INFO  : Memory regions updated for context APU
00:23:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:29 INFO  : 'con' command is executed.
00:23:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:23:29 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_client_system_standalone.tcl'
00:24:11 INFO  : Disconnected from the channel tcfchan#4.
00:24:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:11 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
00:24:11 INFO  : 'jtag frequency' command is executed.
00:24:11 INFO  : Context for 'APU' is selected.
00:24:11 INFO  : System reset is completed.
00:24:14 INFO  : 'after 3000' command is executed.
00:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
00:24:16 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
00:24:17 INFO  : Context for 'APU' is selected.
00:24:17 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:24:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:17 INFO  : Context for 'APU' is selected.
00:24:17 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
00:24:17 INFO  : 'ps7_init' command is executed.
00:24:17 INFO  : 'ps7_post_config' command is executed.
00:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:17 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:17 INFO  : Memory regions updated for context APU
00:24:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:17 INFO  : 'con' command is executed.
00:24:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:24:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_client_system_standalone.tcl'
00:30:00 INFO  : Disconnected from the channel tcfchan#5.
16:56:07 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
16:56:12 INFO  : XSCT server has started successfully.
16:56:12 INFO  : plnx-install-location is set to ''
16:56:12 INFO  : Successfully done setting XSCT server connection channel  
16:56:12 INFO  : Successfully done setting workspace for the tool. 
16:56:27 INFO  : Registering command handlers for Vitis TCF services
16:56:36 INFO  : Successfully done query RDI_DATADIR 
16:58:57 INFO  : Checking for BSP changes to sync application flags for project 'client'...
16:59:27 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:00:41 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:06:28 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:09:01 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
17:09:10 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:09:15 INFO  : The hardware specfication used by project 'client' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:09:15 INFO  : The file 'C:\Github\Zybo_mipi\LWIP\vitis\client\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:09:16 INFO  : The updated bitstream files are copied from platform to folder 'C:\Github\Zybo_mipi\LWIP\vitis\client\_ide\bitstream' in project 'client'.
17:09:16 INFO  : The file 'C:\Github\Zybo_mipi\LWIP\vitis\client\_ide\psinit\ps7_init.tcl' stored in project is removed.
17:09:26 INFO  : The updated ps init files are copied from platform to folder 'C:\Github\Zybo_mipi\LWIP\vitis\client\_ide\psinit' in project 'client'.
17:12:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:12:23 INFO  : 'jtag frequency' command is executed.
17:12:24 INFO  : Context for 'APU' is selected.
17:12:24 INFO  : System reset is completed.
17:12:27 INFO  : 'after 3000' command is executed.
17:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:12:30 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
17:12:31 INFO  : Context for 'APU' is selected.
17:12:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:12:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:32 INFO  : Context for 'APU' is selected.
17:12:32 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
17:12:33 INFO  : 'ps7_init' command is executed.
17:12:33 INFO  : 'ps7_post_config' command is executed.
17:12:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:35 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:35 INFO  : Memory regions updated for context APU
17:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:36 INFO  : 'con' command is executed.
17:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:12:36 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_client_system_standalone.tcl'
17:31:22 INFO  : Disconnected from the channel tcfchan#8.
02:23:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
02:24:00 INFO  : XSCT server has started successfully.
02:24:00 INFO  : plnx-install-location is set to ''
02:24:00 INFO  : Successfully done setting XSCT server connection channel  
02:24:00 INFO  : Successfully done setting workspace for the tool. 
02:24:05 INFO  : Registering command handlers for Vitis TCF services
02:24:11 INFO  : Successfully done query RDI_DATADIR 
03:44:44 INFO  : Checking for BSP changes to sync application flags for project 'client'...
03:45:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

03:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:46:49 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
03:46:49 INFO  : 'jtag frequency' command is executed.
03:46:50 INFO  : Context for 'APU' is selected.
03:46:50 INFO  : System reset is completed.
03:46:53 INFO  : 'after 3000' command is executed.
03:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
03:46:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
03:46:57 INFO  : Context for 'APU' is selected.
03:46:58 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:46:58 INFO  : 'configparams force-mem-access 1' command is executed.
03:46:58 INFO  : Context for 'APU' is selected.
03:46:58 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
03:46:59 INFO  : 'ps7_init' command is executed.
03:46:59 INFO  : 'ps7_post_config' command is executed.
03:46:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:01 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
03:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

03:47:02 INFO  : Memory regions updated for context APU
03:47:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:47:02 INFO  : 'con' command is executed.
03:47:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:47:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
03:59:48 INFO  : Disconnected from the channel tcfchan#2.
14:39:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
14:39:22 INFO  : XSCT server has started successfully.
14:39:22 INFO  : plnx-install-location is set to ''
14:39:22 INFO  : Successfully done setting XSCT server connection channel  
14:39:22 INFO  : Successfully done setting workspace for the tool. 
14:39:25 INFO  : Successfully done query RDI_DATADIR 
14:39:26 INFO  : Registering command handlers for Vitis TCF services
14:40:36 INFO  : Checking for BSP changes to sync application flags for project 'client'...
14:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:00 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
14:41:00 INFO  : 'jtag frequency' command is executed.
14:41:01 INFO  : Context for 'APU' is selected.
14:41:01 INFO  : System reset is completed.
14:41:04 INFO  : 'after 3000' command is executed.
14:41:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
14:41:08 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
14:41:09 INFO  : Context for 'APU' is selected.
14:41:09 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:41:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:09 INFO  : Context for 'APU' is selected.
14:41:09 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
14:41:10 INFO  : 'ps7_init' command is executed.
14:41:10 INFO  : 'ps7_post_config' command is executed.
14:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:10 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:41:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:10 INFO  : Memory regions updated for context APU
14:41:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:41:10 INFO  : 'con' command is executed.
14:41:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:41:10 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
14:41:55 INFO  : Disconnected from the channel tcfchan#2.
14:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
14:41:57 INFO  : 'jtag frequency' command is executed.
14:41:57 INFO  : Context for 'APU' is selected.
14:41:57 INFO  : System reset is completed.
14:42:00 INFO  : Checking for BSP changes to sync application flags for project 'client'...
14:42:00 INFO  : 'after 3000' command is executed.
14:42:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
14:42:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
14:42:02 INFO  : Context for 'APU' is selected.
14:42:02 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:42:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:02 INFO  : Context for 'APU' is selected.
14:42:02 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
14:42:03 INFO  : 'ps7_init' command is executed.
14:42:03 INFO  : 'ps7_post_config' command is executed.
14:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:03 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:03 INFO  : Memory regions updated for context APU
14:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:03 INFO  : 'con' command is executed.
14:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:03 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
14:42:12 INFO  : Checking for BSP changes to sync application flags for project 'client'...
14:42:15 INFO  : Disconnected from the channel tcfchan#3.
14:42:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
14:42:16 INFO  : 'jtag frequency' command is executed.
14:42:16 INFO  : Context for 'APU' is selected.
14:42:16 INFO  : System reset is completed.
14:42:19 INFO  : 'after 3000' command is executed.
14:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
14:42:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
14:42:22 INFO  : Context for 'APU' is selected.
14:42:22 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:22 INFO  : Context for 'APU' is selected.
14:42:22 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
14:42:22 INFO  : 'ps7_init' command is executed.
14:42:22 INFO  : 'ps7_post_config' command is executed.
14:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:23 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:23 INFO  : Memory regions updated for context APU
14:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:23 INFO  : 'con' command is executed.
14:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:42:23 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
14:43:04 INFO  : Disconnected from the channel tcfchan#4.
14:48:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
14:48:55 INFO  : XSCT server has started successfully.
14:48:55 INFO  : Successfully done setting XSCT server connection channel  
14:48:55 INFO  : plnx-install-location is set to ''
14:48:55 INFO  : Successfully done setting workspace for the tool. 
14:48:56 INFO  : Registering command handlers for Vitis TCF services
14:48:58 INFO  : Successfully done query RDI_DATADIR 
14:50:39 INFO  : Checking for BSP changes to sync application flags for project 'client'...
14:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
14:50:48 INFO  : 'jtag frequency' command is executed.
14:50:48 INFO  : Context for 'APU' is selected.
14:50:48 INFO  : System reset is completed.
14:50:51 INFO  : 'after 3000' command is executed.
14:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
14:50:53 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
14:50:54 INFO  : Context for 'APU' is selected.
14:50:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:54 INFO  : Context for 'APU' is selected.
14:50:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
14:50:54 INFO  : 'ps7_init' command is executed.
14:50:54 INFO  : 'ps7_post_config' command is executed.
14:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:54 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:54 INFO  : Memory regions updated for context APU
14:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:55 INFO  : 'con' command is executed.
14:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:50:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
14:54:47 INFO  : Checking for BSP changes to sync application flags for project 'client'...
14:54:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:55:00 INFO  : Disconnected from the channel tcfchan#1.
14:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
14:55:01 INFO  : 'jtag frequency' command is executed.
14:55:01 INFO  : Context for 'APU' is selected.
14:55:02 INFO  : System reset is completed.
14:55:05 INFO  : 'after 3000' command is executed.
14:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
14:55:07 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
14:55:07 INFO  : Context for 'APU' is selected.
14:55:10 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:55:10 INFO  : Context for 'APU' is selected.
14:55:10 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
14:55:10 INFO  : 'ps7_init' command is executed.
14:55:10 INFO  : 'ps7_post_config' command is executed.
14:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:10 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:55:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:55:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

14:55:11 INFO  : Memory regions updated for context APU
14:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:55:11 INFO  : 'con' command is executed.
14:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:55:11 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
14:57:13 INFO  : Checking for BSP changes to sync application flags for project 'client'...
14:57:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

14:57:21 INFO  : Disconnected from the channel tcfchan#3.
14:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
14:57:23 INFO  : 'jtag frequency' command is executed.
14:57:23 INFO  : Context for 'APU' is selected.
14:57:23 INFO  : System reset is completed.
14:57:26 INFO  : 'after 3000' command is executed.
14:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
14:57:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
14:57:28 INFO  : Context for 'APU' is selected.
14:57:30 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
14:57:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:30 INFO  : Context for 'APU' is selected.
14:57:30 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
14:57:31 INFO  : 'ps7_init' command is executed.
14:57:31 INFO  : 'ps7_post_config' command is executed.
14:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:31 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:31 INFO  : Memory regions updated for context APU
14:57:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:31 INFO  : 'con' command is executed.
14:57:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:57:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:03:52 INFO  : Checking for BSP changes to sync application flags for project 'client'...
15:03:54 INFO  : Disconnected from the channel tcfchan#5.
15:03:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:03:56 INFO  : 'jtag frequency' command is executed.
15:03:56 INFO  : Context for 'APU' is selected.
15:03:56 INFO  : System reset is completed.
15:03:59 INFO  : 'after 3000' command is executed.
15:03:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:04:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:04:01 INFO  : Context for 'APU' is selected.
15:04:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:03 INFO  : Context for 'APU' is selected.
15:04:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:04:04 INFO  : 'ps7_init' command is executed.
15:04:04 INFO  : 'ps7_post_config' command is executed.
15:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:04 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:04 INFO  : Memory regions updated for context APU
15:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:04 INFO  : 'con' command is executed.
15:04:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:07:09 INFO  : Checking for BSP changes to sync application flags for project 'client'...
15:07:31 INFO  : Disconnected from the channel tcfchan#6.
15:07:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:07:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:07:32 INFO  : 'jtag frequency' command is executed.
15:07:32 INFO  : Context for 'APU' is selected.
15:07:32 INFO  : System reset is completed.
15:07:35 INFO  : 'after 3000' command is executed.
15:07:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:07:38 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:07:38 INFO  : Context for 'APU' is selected.
15:07:40 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:07:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:07:40 INFO  : Context for 'APU' is selected.
15:07:40 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:07:40 INFO  : 'ps7_init' command is executed.
15:07:40 INFO  : 'ps7_post_config' command is executed.
15:07:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:41 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:07:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:07:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:07:41 INFO  : Memory regions updated for context APU
15:07:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:07:41 INFO  : 'con' command is executed.
15:07:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:07:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:08:04 INFO  : Checking for BSP changes to sync application flags for project 'client'...
15:08:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:08:11 INFO  : Disconnected from the channel tcfchan#7.
15:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:12 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:08:12 INFO  : 'jtag frequency' command is executed.
15:08:13 INFO  : Context for 'APU' is selected.
15:08:13 INFO  : System reset is completed.
15:08:16 INFO  : 'after 3000' command is executed.
15:08:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:08:18 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:08:18 INFO  : Context for 'APU' is selected.
15:08:20 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:08:20 INFO  : Context for 'APU' is selected.
15:08:20 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:08:21 INFO  : 'ps7_init' command is executed.
15:08:21 INFO  : 'ps7_post_config' command is executed.
15:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:21 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:08:21 INFO  : Memory regions updated for context APU
15:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:08:21 INFO  : 'con' command is executed.
15:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:08:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:10:21 INFO  : Disconnected from the channel tcfchan#9.
15:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:23 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:10:23 INFO  : 'jtag frequency' command is executed.
15:10:23 INFO  : Context for 'APU' is selected.
15:10:23 INFO  : System reset is completed.
15:10:26 INFO  : 'after 3000' command is executed.
15:10:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:10:28 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:10:28 INFO  : Context for 'APU' is selected.
15:10:31 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:10:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:31 INFO  : Context for 'APU' is selected.
15:10:31 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:10:31 INFO  : 'ps7_init' command is executed.
15:10:31 INFO  : 'ps7_post_config' command is executed.
15:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:31 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:31 INFO  : Memory regions updated for context APU
15:10:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:31 INFO  : 'con' command is executed.
15:10:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:10:31 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:11:41 INFO  : Checking for BSP changes to sync application flags for project 'client'...
15:11:45 INFO  : Disconnected from the channel tcfchan#10.
15:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:46 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:11:46 INFO  : 'jtag frequency' command is executed.
15:11:46 INFO  : Context for 'APU' is selected.
15:11:46 INFO  : System reset is completed.
15:11:49 INFO  : 'after 3000' command is executed.
15:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:11:52 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:11:52 INFO  : Context for 'APU' is selected.
15:11:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:11:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:54 INFO  : Context for 'APU' is selected.
15:11:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:11:55 INFO  : 'ps7_init' command is executed.
15:11:55 INFO  : 'ps7_post_config' command is executed.
15:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:55 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:55 INFO  : Memory regions updated for context APU
15:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:55 INFO  : 'con' command is executed.
15:11:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:11:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:14:53 INFO  : Disconnected from the channel tcfchan#11.
15:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:14:55 INFO  : 'jtag frequency' command is executed.
15:14:55 INFO  : Context for 'APU' is selected.
15:14:55 INFO  : System reset is completed.
15:14:58 INFO  : 'after 3000' command is executed.
15:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:15:00 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:15:00 INFO  : Context for 'APU' is selected.
15:15:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:15:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:03 INFO  : Context for 'APU' is selected.
15:15:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:15:03 INFO  : 'ps7_init' command is executed.
15:15:03 INFO  : 'ps7_post_config' command is executed.
15:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:03 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:03 INFO  : Memory regions updated for context APU
15:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:04 INFO  : 'con' command is executed.
15:15:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:15:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:26:39 INFO  : Disconnected from the channel tcfchan#12.
15:26:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:41 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:26:41 INFO  : 'jtag frequency' command is executed.
15:26:41 INFO  : Context for 'APU' is selected.
15:26:41 INFO  : System reset is completed.
15:26:44 INFO  : 'after 3000' command is executed.
15:26:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:26:46 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:26:46 INFO  : Context for 'APU' is selected.
15:26:48 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:48 INFO  : Context for 'APU' is selected.
15:26:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:26:49 INFO  : 'ps7_init' command is executed.
15:26:49 INFO  : 'ps7_post_config' command is executed.
15:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:49 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:49 INFO  : Memory regions updated for context APU
15:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:49 INFO  : 'con' command is executed.
15:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:26:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:31:44 INFO  : Checking for BSP changes to sync application flags for project 'client'...
15:31:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:31:51 INFO  : Disconnected from the channel tcfchan#13.
15:31:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:31:52 INFO  : 'jtag frequency' command is executed.
15:31:52 INFO  : Context for 'APU' is selected.
15:31:52 INFO  : System reset is completed.
15:31:55 INFO  : 'after 3000' command is executed.
15:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:31:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:31:58 INFO  : Context for 'APU' is selected.
15:32:00 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:32:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:00 INFO  : Context for 'APU' is selected.
15:32:00 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:32:00 INFO  : 'ps7_init' command is executed.
15:32:00 INFO  : 'ps7_post_config' command is executed.
15:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:01 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:01 INFO  : Memory regions updated for context APU
15:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:01 INFO  : 'con' command is executed.
15:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:32:01 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:44:50 INFO  : Checking for BSP changes to sync application flags for project 'client'...
15:44:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:44:57 INFO  : Disconnected from the channel tcfchan#15.
15:44:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:58 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:44:58 INFO  : 'jtag frequency' command is executed.
15:44:59 INFO  : Context for 'APU' is selected.
15:44:59 INFO  : System reset is completed.
15:45:02 INFO  : 'after 3000' command is executed.
15:45:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:45:04 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:45:04 INFO  : Context for 'APU' is selected.
15:45:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:45:06 INFO  : Context for 'APU' is selected.
15:45:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:45:07 INFO  : 'ps7_init' command is executed.
15:45:07 INFO  : 'ps7_post_config' command is executed.
15:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:07 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:45:07 INFO  : Memory regions updated for context APU
15:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:07 INFO  : 'con' command is executed.
15:45:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:45:07 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
15:45:47 INFO  : Checking for BSP changes to sync application flags for project 'client'...
15:45:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

15:45:54 INFO  : Disconnected from the channel tcfchan#17.
15:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:55 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
15:45:55 INFO  : 'jtag frequency' command is executed.
15:45:55 INFO  : Context for 'APU' is selected.
15:45:55 INFO  : System reset is completed.
15:45:58 INFO  : 'after 3000' command is executed.
15:45:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
15:46:01 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
15:46:01 INFO  : Context for 'APU' is selected.
15:46:03 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:46:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:03 INFO  : Context for 'APU' is selected.
15:46:03 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
15:46:03 INFO  : 'ps7_init' command is executed.
15:46:03 INFO  : 'ps7_post_config' command is executed.
15:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:04 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:04 INFO  : Memory regions updated for context APU
15:46:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:04 INFO  : 'con' command is executed.
15:46:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:46:04 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
16:07:37 INFO  : Checking for BSP changes to sync application flags for project 'client'...
16:07:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:08:04 INFO  : Disconnected from the channel tcfchan#19.
16:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:08:05 INFO  : 'jtag frequency' command is executed.
16:08:05 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : System reset is completed.
16:08:08 INFO  : 'after 3000' command is executed.
16:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:08:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
16:08:11 INFO  : Context for 'APU' is selected.
16:08:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:08:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:13 INFO  : Context for 'APU' is selected.
16:08:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
16:08:13 INFO  : 'ps7_init' command is executed.
16:08:13 INFO  : 'ps7_post_config' command is executed.
16:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:14 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:14 INFO  : Memory regions updated for context APU
16:08:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:14 INFO  : 'con' command is executed.
16:08:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:08:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
16:10:57 INFO  : Checking for BSP changes to sync application flags for project 'client'...
16:11:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

16:11:04 INFO  : Disconnected from the channel tcfchan#21.
16:11:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
16:11:05 INFO  : 'jtag frequency' command is executed.
16:11:05 INFO  : Context for 'APU' is selected.
16:11:05 INFO  : System reset is completed.
16:11:08 INFO  : 'after 3000' command is executed.
16:11:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
16:11:11 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
16:11:11 INFO  : Context for 'APU' is selected.
16:11:13 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
16:11:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:11:13 INFO  : Context for 'APU' is selected.
16:11:13 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
16:11:14 INFO  : 'ps7_init' command is executed.
16:11:14 INFO  : 'ps7_post_config' command is executed.
16:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:14 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:14 INFO  : Memory regions updated for context APU
16:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:11:14 INFO  : 'con' command is executed.
16:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:11:14 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
16:50:51 INFO  : Checking for BSP changes to sync application flags for project 'client'...
16:50:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:07:31 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:07:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:08:19 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:08:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:10:20 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:10:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:13:46 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:13:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:17:13 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:17:15 INFO  : Disconnected from the channel tcfchan#23.
17:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
17:17:16 INFO  : 'jtag frequency' command is executed.
17:17:16 INFO  : Context for 'APU' is selected.
17:17:16 INFO  : System reset is completed.
17:17:19 INFO  : 'after 3000' command is executed.
17:17:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
17:17:22 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
17:17:22 INFO  : Context for 'APU' is selected.
17:17:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:24 INFO  : Context for 'APU' is selected.
17:17:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
17:17:24 INFO  : 'ps7_init' command is executed.
17:17:24 INFO  : 'ps7_post_config' command is executed.
17:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:24 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:25 INFO  : Memory regions updated for context APU
17:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:25 INFO  : 'con' command is executed.
17:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:17:25 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
17:20:46 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:20:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:28:03 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:28:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:31:01 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:31:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:31:50 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:31:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:32:37 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:32:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:32:58 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:33:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:33:18 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:33:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:33:44 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:33:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:34:08 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:34:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:37:24 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:37:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:37:34 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:37:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:37:55 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:37:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:38:16 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:38:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:38:36 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:38:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:38:44 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:38:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:43:40 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:43:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:49:29 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:49:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:50:59 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:51:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:51:55 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:51:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:54:07 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:54:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

17:55:47 INFO  : Checking for BSP changes to sync application flags for project 'client'...
17:55:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:07:46 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:07:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:07:54 INFO  : Disconnected from the channel tcfchan#29.
18:07:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:07:57 INFO  : 'jtag frequency' command is executed.
18:07:57 INFO  : Context for 'APU' is selected.
18:07:57 INFO  : System reset is completed.
18:08:00 INFO  : 'after 3000' command is executed.
18:08:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:08:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
18:08:02 INFO  : Context for 'APU' is selected.
18:08:06 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:08:06 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:06 INFO  : Context for 'APU' is selected.
18:08:06 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
18:08:06 INFO  : 'ps7_init' command is executed.
18:08:06 INFO  : 'ps7_post_config' command is executed.
18:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:07 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:07 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:07 INFO  : Memory regions updated for context APU
18:08:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:07 INFO  : 'con' command is executed.
18:08:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:07 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
18:08:27 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:08:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:08:34 INFO  : Disconnected from the channel tcfchan#52.
18:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:35 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:08:35 INFO  : 'jtag frequency' command is executed.
18:08:35 INFO  : Context for 'APU' is selected.
18:08:36 INFO  : System reset is completed.
18:08:39 INFO  : 'after 3000' command is executed.
18:08:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:08:41 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
18:08:41 INFO  : Context for 'APU' is selected.
18:08:44 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:08:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:44 INFO  : Context for 'APU' is selected.
18:08:45 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
18:08:45 INFO  : 'ps7_init' command is executed.
18:08:45 INFO  : 'ps7_post_config' command is executed.
18:08:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:45 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:08:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:08:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

18:08:46 INFO  : Memory regions updated for context APU
18:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:46 INFO  : 'con' command is executed.
18:08:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:08:46 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
18:09:59 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:10:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:10:07 INFO  : Disconnected from the channel tcfchan#54.
18:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:09 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:10:09 INFO  : 'jtag frequency' command is executed.
18:10:09 INFO  : Context for 'APU' is selected.
18:10:10 INFO  : System reset is completed.
18:10:13 INFO  : 'after 3000' command is executed.
18:10:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:10:15 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
18:10:16 INFO  : Context for 'APU' is selected.
18:10:19 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:10:19 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:19 INFO  : Context for 'APU' is selected.
18:10:19 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
18:10:19 INFO  : 'ps7_init' command is executed.
18:10:19 INFO  : 'ps7_post_config' command is executed.
18:10:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:20 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:21 INFO  : Memory regions updated for context APU
18:10:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:21 INFO  : 'con' command is executed.
18:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:21 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
18:10:44 INFO  : Disconnected from the channel tcfchan#56.
18:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:45 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:10:45 INFO  : 'jtag frequency' command is executed.
18:10:45 INFO  : Context for 'APU' is selected.
18:10:46 INFO  : System reset is completed.
18:10:49 INFO  : 'after 3000' command is executed.
18:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:10:51 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
18:10:51 INFO  : Context for 'APU' is selected.
18:10:55 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:10:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:55 INFO  : Context for 'APU' is selected.
18:10:55 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
18:10:55 INFO  : 'ps7_init' command is executed.
18:10:55 INFO  : 'ps7_post_config' command is executed.
18:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:56 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:56 INFO  : Memory regions updated for context APU
18:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:56 INFO  : 'con' command is executed.
18:10:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:10:56 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
18:11:10 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:11:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:11:18 INFO  : Disconnected from the channel tcfchan#57.
18:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:11:20 INFO  : 'jtag frequency' command is executed.
18:11:20 INFO  : Context for 'APU' is selected.
18:11:20 INFO  : System reset is completed.
18:11:24 INFO  : 'after 3000' command is executed.
18:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:11:26 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
18:11:27 INFO  : Context for 'APU' is selected.
18:11:30 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:11:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:30 INFO  : Context for 'APU' is selected.
18:11:30 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
18:11:30 INFO  : 'ps7_init' command is executed.
18:11:31 INFO  : 'ps7_post_config' command is executed.
18:11:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:32 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:32 INFO  : Memory regions updated for context APU
18:11:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:32 INFO  : 'con' command is executed.
18:11:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:11:32 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
18:18:09 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:18:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:18:45 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:18:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:18:53 INFO  : Disconnected from the channel tcfchan#59.
18:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:18:56 INFO  : 'jtag frequency' command is executed.
18:18:56 INFO  : Context for 'APU' is selected.
18:18:56 INFO  : System reset is completed.
18:18:59 INFO  : 'after 3000' command is executed.
18:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:19:03 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
18:19:03 INFO  : Context for 'APU' is selected.
18:19:05 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:05 INFO  : Context for 'APU' is selected.
18:19:05 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
18:19:05 INFO  : 'ps7_init' command is executed.
18:19:05 INFO  : 'ps7_post_config' command is executed.
18:19:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:06 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:06 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:06 INFO  : Memory regions updated for context APU
18:19:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:06 INFO  : 'con' command is executed.
18:19:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:19:06 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
18:21:33 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:21:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:22:03 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:22:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:22:53 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:22:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:23:01 INFO  : Disconnected from the channel tcfchan#62.
18:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:04 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:23:04 INFO  : 'jtag frequency' command is executed.
18:23:04 INFO  : Context for 'APU' is selected.
18:23:04 INFO  : System reset is completed.
18:23:07 INFO  : 'after 3000' command is executed.
18:23:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:23:10 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
18:23:10 INFO  : Context for 'APU' is selected.
18:23:15 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:15 INFO  : Context for 'APU' is selected.
18:23:15 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
18:23:16 INFO  : 'ps7_init' command is executed.
18:23:16 INFO  : 'ps7_post_config' command is executed.
18:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:17 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:17 INFO  : Memory regions updated for context APU
18:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:23:17 INFO  : 'con' command is executed.
18:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:23:17 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
18:23:33 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:23:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:54:58 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:55:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:55:32 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:55:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:55:47 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:55:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:57:30 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:57:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:57:58 INFO  : Checking for BSP changes to sync application flags for project 'client'...
18:58:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

18:58:18 INFO  : Disconnected from the channel tcfchan#66.
18:58:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
18:58:19 INFO  : 'jtag frequency' command is executed.
18:58:19 INFO  : Context for 'APU' is selected.
18:58:19 INFO  : System reset is completed.
18:58:22 INFO  : 'after 3000' command is executed.
18:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
18:58:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
18:58:25 INFO  : Context for 'APU' is selected.
18:58:29 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:58:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:29 INFO  : Context for 'APU' is selected.
18:58:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
18:58:29 INFO  : 'ps7_init' command is executed.
18:58:29 INFO  : 'ps7_post_config' command is executed.
18:58:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:30 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:58:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:30 INFO  : Memory regions updated for context APU
18:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:58:30 INFO  : 'con' command is executed.
18:58:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:58:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
19:21:40 INFO  : Checking for BSP changes to sync application flags for project 'client'...
19:21:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

19:22:09 INFO  : Checking for BSP changes to sync application flags for project 'client'...
19:22:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

19:22:35 INFO  : Checking for BSP changes to sync application flags for project 'client'...
19:22:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

19:40:12 INFO  : Checking for BSP changes to sync application flags for project 'client'...
19:40:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

19:56:51 INFO  : Checking for BSP changes to sync application flags for project 'client'...
19:56:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:29:57 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:30:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:30:22 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:30:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:31:51 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:31:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:32:09 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:32:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:32:56 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:32:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:33:50 INFO  : Disconnected from the channel tcfchan#73.
20:33:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:33:51 INFO  : 'jtag frequency' command is executed.
20:33:51 INFO  : Context for 'APU' is selected.
20:33:51 INFO  : System reset is completed.
20:33:54 INFO  : 'after 3000' command is executed.
20:33:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:33:57 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:33:57 INFO  : Context for 'APU' is selected.
20:33:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:33:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:59 INFO  : Context for 'APU' is selected.
20:33:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:33:59 INFO  : 'ps7_init' command is executed.
20:33:59 INFO  : 'ps7_post_config' command is executed.
20:33:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:00 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:34:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:00 INFO  : Memory regions updated for context APU
20:34:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:34:00 INFO  : 'con' command is executed.
20:34:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:34:00 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
20:37:26 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:37:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:37:34 INFO  : Disconnected from the channel tcfchan#84.
20:37:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:37 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:37:37 INFO  : 'jtag frequency' command is executed.
20:37:37 INFO  : Context for 'APU' is selected.
20:37:37 INFO  : System reset is completed.
20:37:40 INFO  : 'after 3000' command is executed.
20:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:37:43 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:37:43 INFO  : Context for 'APU' is selected.
20:37:47 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:37:47 INFO  : 'configparams force-mem-access 1' command is executed.
20:37:47 INFO  : Context for 'APU' is selected.
20:37:48 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:37:48 INFO  : 'ps7_init' command is executed.
20:37:49 INFO  : 'ps7_post_config' command is executed.
20:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:49 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:37:49 INFO  : 'configparams force-mem-access 0' command is executed.
20:37:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:37:49 INFO  : Memory regions updated for context APU
20:37:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:37:49 INFO  : 'con' command is executed.
20:37:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:37:49 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
20:48:38 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:48:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:48:54 INFO  : Disconnected from the channel tcfchan#86.
20:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:48:56 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:48:56 INFO  : 'jtag frequency' command is executed.
20:48:56 INFO  : Context for 'APU' is selected.
20:48:56 INFO  : System reset is completed.
20:48:59 INFO  : 'after 3000' command is executed.
20:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:49:02 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:49:02 INFO  : Context for 'APU' is selected.
20:49:04 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:49:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:49:04 INFO  : Context for 'APU' is selected.
20:49:04 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:49:05 INFO  : 'ps7_init' command is executed.
20:49:05 INFO  : 'ps7_post_config' command is executed.
20:49:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:05 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:49:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:49:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:49:05 INFO  : Memory regions updated for context APU
20:49:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:49:06 INFO  : 'con' command is executed.
20:49:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:49:06 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
20:50:33 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:50:35 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:50:40 INFO  : Disconnected from the channel tcfchan#88.
20:50:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:50:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:50:43 INFO  : 'jtag frequency' command is executed.
20:50:43 INFO  : Context for 'APU' is selected.
20:50:43 INFO  : System reset is completed.
20:50:46 INFO  : 'after 3000' command is executed.
20:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:50:49 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:50:49 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
20:50:54 INFO  : Context for 'APU' is selected.
20:50:54 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:50:55 INFO  : 'ps7_init' command is executed.
20:50:55 INFO  : 'ps7_post_config' command is executed.
20:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:55 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:50:55 INFO  : Memory regions updated for context APU
20:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:50:55 INFO  : 'con' command is executed.
20:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:50:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
20:51:09 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:51:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:51:16 INFO  : Disconnected from the channel tcfchan#90.
20:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:51:18 INFO  : 'jtag frequency' command is executed.
20:51:19 INFO  : Context for 'APU' is selected.
20:51:19 INFO  : System reset is completed.
20:51:22 INFO  : 'after 3000' command is executed.
20:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:51:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:51:25 INFO  : Context for 'APU' is selected.
20:51:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:51:28 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:28 INFO  : Context for 'APU' is selected.
20:51:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:51:29 INFO  : 'ps7_init' command is executed.
20:51:29 INFO  : 'ps7_post_config' command is executed.
20:51:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:30 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:51:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:30 INFO  : Memory regions updated for context APU
20:51:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:51:30 INFO  : 'con' command is executed.
20:51:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:51:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
20:52:47 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:52:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:53:28 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:53:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:54:03 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:54:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:54:10 INFO  : Disconnected from the channel tcfchan#92.
20:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:54:13 INFO  : 'jtag frequency' command is executed.
20:54:13 INFO  : Context for 'APU' is selected.
20:54:13 INFO  : System reset is completed.
20:54:16 INFO  : 'after 3000' command is executed.
20:54:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:54:19 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:54:19 INFO  : Context for 'APU' is selected.
20:54:24 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:54:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:24 INFO  : Context for 'APU' is selected.
20:54:24 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:54:25 INFO  : 'ps7_init' command is executed.
20:54:25 INFO  : 'ps7_post_config' command is executed.
20:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:26 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:26 INFO  : Memory regions updated for context APU
20:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:26 INFO  : 'con' command is executed.
20:54:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:26 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
20:54:39 INFO  : Disconnected from the channel tcfchan#96.
20:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:40 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:54:40 INFO  : 'jtag frequency' command is executed.
20:54:40 INFO  : Context for 'APU' is selected.
20:54:40 INFO  : System reset is completed.
20:54:43 INFO  : 'after 3000' command is executed.
20:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:54:45 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:54:45 INFO  : Context for 'APU' is selected.
20:54:50 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:54:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:54:50 INFO  : Context for 'APU' is selected.
20:54:50 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:54:50 INFO  : 'ps7_init' command is executed.
20:54:50 INFO  : 'ps7_post_config' command is executed.
20:54:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:51 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
20:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:54:51 INFO  : Memory regions updated for context APU
20:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:54:51 INFO  : 'con' command is executed.
20:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:54:51 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
20:55:34 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:55:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:55:42 INFO  : Disconnected from the channel tcfchan#97.
20:55:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:55:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:55:44 INFO  : 'jtag frequency' command is executed.
20:55:44 INFO  : Context for 'APU' is selected.
20:55:44 INFO  : System reset is completed.
20:55:47 INFO  : 'after 3000' command is executed.
20:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:55:49 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:55:49 INFO  : Context for 'APU' is selected.
20:55:53 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:55:53 INFO  : 'configparams force-mem-access 1' command is executed.
20:55:53 INFO  : Context for 'APU' is selected.
20:55:53 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:55:54 INFO  : 'ps7_init' command is executed.
20:55:54 INFO  : 'ps7_post_config' command is executed.
20:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:55 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:55:55 INFO  : 'configparams force-mem-access 0' command is executed.
20:55:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:55:55 INFO  : Memory regions updated for context APU
20:55:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:55:55 INFO  : 'con' command is executed.
20:55:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:55:55 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
20:57:42 INFO  : Checking for BSP changes to sync application flags for project 'client'...
20:57:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

20:57:49 INFO  : Disconnected from the channel tcfchan#99.
20:57:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:52 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
20:57:52 INFO  : 'jtag frequency' command is executed.
20:57:52 INFO  : Context for 'APU' is selected.
20:57:52 INFO  : System reset is completed.
20:57:55 INFO  : 'after 3000' command is executed.
20:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
20:57:58 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
20:57:58 INFO  : Context for 'APU' is selected.
20:58:04 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:58:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:58:04 INFO  : Context for 'APU' is selected.
20:58:04 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
20:58:04 INFO  : 'ps7_init' command is executed.
20:58:04 INFO  : 'ps7_post_config' command is executed.
20:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:05 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:58:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:58:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

20:58:05 INFO  : Memory regions updated for context APU
20:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:58:05 INFO  : 'con' command is executed.
20:58:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:58:05 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
21:05:05 INFO  : Checking for BSP changes to sync application flags for project 'client'...
21:05:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

21:05:15 INFO  : Disconnected from the channel tcfchan#101.
21:05:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:17 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:05:17 INFO  : 'jtag frequency' command is executed.
21:05:17 INFO  : Context for 'APU' is selected.
21:05:17 INFO  : System reset is completed.
21:05:20 INFO  : 'after 3000' command is executed.
21:05:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:05:24 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
21:05:25 INFO  : Context for 'APU' is selected.
21:05:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:05:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:28 INFO  : Context for 'APU' is selected.
21:05:28 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
21:05:29 INFO  : 'ps7_init' command is executed.
21:05:29 INFO  : 'ps7_post_config' command is executed.
21:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:30 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:30 INFO  : Memory regions updated for context APU
21:05:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:30 INFO  : 'con' command is executed.
21:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
21:08:23 INFO  : Checking for BSP changes to sync application flags for project 'client'...
21:08:27 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

21:08:37 INFO  : Checking for BSP changes to sync application flags for project 'client'...
21:08:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

21:20:05 INFO  : Checking for BSP changes to sync application flags for project 'client'...
21:20:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

21:20:15 INFO  : Disconnected from the channel tcfchan#103.
21:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:18 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:20:18 INFO  : 'jtag frequency' command is executed.
21:20:18 INFO  : Context for 'APU' is selected.
21:20:18 INFO  : System reset is completed.
21:20:21 INFO  : 'after 3000' command is executed.
21:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:20:25 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
21:20:25 INFO  : Context for 'APU' is selected.
21:20:28 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:20:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:20:28 INFO  : Context for 'APU' is selected.
21:20:29 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
21:20:29 INFO  : 'ps7_init' command is executed.
21:20:29 INFO  : 'ps7_post_config' command is executed.
21:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:29 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:20:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:20:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

21:20:29 INFO  : Memory regions updated for context APU
21:20:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:20:30 INFO  : 'con' command is executed.
21:20:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:20:30 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
21:21:17 INFO  : Checking for BSP changes to sync application flags for project 'client'...
21:21:20 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

21:21:26 INFO  : Disconnected from the channel tcfchan#107.
21:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:28 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:21:28 INFO  : 'jtag frequency' command is executed.
21:21:28 INFO  : Context for 'APU' is selected.
21:21:28 INFO  : System reset is completed.
21:21:31 INFO  : 'after 3000' command is executed.
21:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:21:36 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
21:21:36 INFO  : Context for 'APU' is selected.
21:21:39 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:39 INFO  : Context for 'APU' is selected.
21:21:39 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
21:21:40 INFO  : 'ps7_init' command is executed.
21:21:40 INFO  : 'ps7_post_config' command is executed.
21:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:41 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:41 INFO  : Memory regions updated for context APU
21:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:41 INFO  : 'con' command is executed.
21:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:21:41 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
21:22:39 INFO  : Checking for BSP changes to sync application flags for project 'client'...
21:22:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa is already opened

21:22:46 INFO  : Disconnected from the channel tcfchan#109.
21:22:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:48 INFO  : Jtag cable 'Digilent Zybo Z7 210351A6C9E3A' is selected.
21:22:48 INFO  : 'jtag frequency' command is executed.
21:22:48 INFO  : Context for 'APU' is selected.
21:22:48 INFO  : System reset is completed.
21:22:51 INFO  : 'after 3000' command is executed.
21:22:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1' command is executed.
21:22:54 INFO  : FPGA configured successfully with bitstream "C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit"
21:22:55 INFO  : Context for 'APU' is selected.
21:22:59 INFO  : Hardware design information is loaded from 'C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:59 INFO  : Context for 'APU' is selected.
21:22:59 INFO  : Sourcing of 'C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl' is done.
21:23:01 INFO  : 'ps7_init' command is executed.
21:23:01 INFO  : 'ps7_post_config' command is executed.
21:23:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:02 INFO  : The application 'C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351A6C9E3A" && level==0} -index 1
fpga -file C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Github/Zybo_mipi/LWIP/vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Github/Zybo_mipi/LWIP/vitis/client/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Github/Zybo_mipi/LWIP/vitis/client/Debug/client.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:02 INFO  : Memory regions updated for context APU
21:23:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:02 INFO  : 'con' command is executed.
21:23:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:23:02 INFO  : Launch script is exported to file 'C:\Github\Zybo_mipi\LWIP\vitis\.sdk\launch_scripts\single_application_debug\debugger_client-default.tcl'
21:28:46 INFO  : Disconnected from the channel tcfchan#111.
01:13:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Github\Zybo_mipi\LWIP\vitis\temp_xsdb_launch_script.tcl
01:13:58 INFO  : XSCT server has started successfully.
01:13:58 INFO  : plnx-install-location is set to ''
01:13:58 INFO  : Successfully done setting XSCT server connection channel  
01:13:58 INFO  : Successfully done setting workspace for the tool. 
01:14:01 INFO  : Successfully done query RDI_DATADIR 
01:14:01 INFO  : Registering command handlers for Vitis TCF services
