
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000821                       # Number of seconds simulated
sim_ticks                                   820637000                       # Number of ticks simulated
final_tick                                  820637000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147692                       # Simulator instruction rate (inst/s)
host_op_rate                                   286376                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               53845946                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450048                       # Number of bytes of host memory used
host_seconds                                    15.24                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         104000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         503872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             607872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       148416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          148416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2319                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2319                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         126730820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         614001075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             740731895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    126730820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        126730820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180854629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180854629                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180854629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        126730820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        614001075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            921586524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000130726750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20864                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2916                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3432                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3432                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 576768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  197824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  607936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               219648                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    487                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   315                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     820635000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3432                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    389.446123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   234.299857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   363.496598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          561     28.25%     28.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          452     22.76%     51.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          222     11.18%     62.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          125      6.29%     68.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           91      4.58%     73.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           76      3.83%     76.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      2.97%     79.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           48      2.42%     82.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          352     17.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1986                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.877660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.976923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.082476                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            120     63.83%     63.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            46     24.47%     88.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      5.32%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      1.06%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      2.13%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.53%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      1.60%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.441489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.417541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.920231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              149     79.26%     79.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.13%     81.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     15.43%     96.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.60%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.60%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           188                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       100160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       476608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       197824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 122051528.264019280672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 580778102.863994598389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 241061516.846059828997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3432                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     64744250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    276083750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  19471526000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39818.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35067.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5673521.56                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    171853000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               340828000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   45060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19069.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37819.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       702.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       241.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    740.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    267.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     7556                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2552                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.87                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      63462.61                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9910320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5240895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39319980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12517560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         62078640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             86910750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1536960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       264161370                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7717920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          7498380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              496892775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            605.496431                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            625833000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1075000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     26640750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     20089750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     167327500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    579244000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4333980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2295975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25018560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3617460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         61464000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             95012730                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3425280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       202831650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        46222560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         15237540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              459467865                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            559.891724                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            603350750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4933000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     38160500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    120381750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     186353250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    444808500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  238337                       # Number of BP lookups
system.cpu.branchPred.condPredicted            238337                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11551                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                85711                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30445                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                370                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           85711                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              82450                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3261                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1462                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      896730                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      168246                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1747                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           155                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      262311                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           387                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       820637000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1641275                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             309141                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2605188                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      238337                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             112895                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1232061                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23590                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  260                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2306                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          277                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          202                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    262035                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3489                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1556042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.227273                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.666024                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   803093     51.61%     51.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16426      1.06%     52.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59325      3.81%     56.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    35424      2.28%     58.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43553      2.80%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36326      2.33%     63.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    19621      1.26%     65.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31335      2.01%     67.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   510939     32.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1556042                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.145215                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.587295                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   296170                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                531820                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    690706                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 25551                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11795                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4904077                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11795                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   311070                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  237207                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6076                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    699184                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                290710                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4848592                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4134                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  39474                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 175826                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  90591                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5528997                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10757661                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4817558                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3459165                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   569610                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                178                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            139                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    123777                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               893336                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              176814                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             51117                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            19148                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4757376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 349                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4636149                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4635                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          393231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       573918                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            285                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1556042                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.979450                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.862943                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              554331     35.62%     35.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               87957      5.65%     41.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              148324      9.53%     50.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              113960      7.32%     58.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              143657      9.23%     67.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              123303      7.92%     75.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              116971      7.52%     82.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              123617      7.94%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              143922      9.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1556042                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   15675      7.86%      7.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 15425      7.73%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.01%     15.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.01%     15.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  3635      1.82%     17.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     17.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             79471     39.84%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48451     24.29%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1893      0.95%     82.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   888      0.45%     82.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             33935     17.01%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               65      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11143      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1961726     42.31%     42.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12602      0.27%     42.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1597      0.03%     42.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566494     12.22%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  704      0.02%     55.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27091      0.58%     55.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1941      0.04%     55.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390449      8.42%     64.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1101      0.02%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327406      7.06%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           10047      0.22%     71.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.74%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               313378      6.76%     83.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              128673      2.78%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          574285     12.39%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41208      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4636149                       # Type of FU issued
system.cpu.iq.rate                           2.824724                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      199473                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.043026                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5686365                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2548605                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2014320                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5346083                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2602440                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2570732                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2059969                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2764510                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           141164                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56655                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16396                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2573                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          5266                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11795                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  143442                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 26559                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4757725                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               582                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                893336                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               176814                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                204                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1491                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 24040                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             92                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2112                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13168                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15280                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4610060                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                880941                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26089                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1049179                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   179657                       # Number of branches executed
system.cpu.iew.exec_stores                     168238                       # Number of stores executed
system.cpu.iew.exec_rate                     2.808829                       # Inst execution rate
system.cpu.iew.wb_sent                        4591999                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4585052                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2914339                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4649837                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.793592                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626762                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          393288                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11722                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1493781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.921776                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.233034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       620470     41.54%     41.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       149486     10.01%     51.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        80803      5.41%     56.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        76169      5.10%     62.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        90424      6.05%     68.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        63841      4.27%     72.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        54912      3.68%     76.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        46887      3.14%     79.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       310789     20.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1493781                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                310789                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5940773                       # The number of ROB reads
system.cpu.rob.rob_writes                     9578875                       # The number of ROB writes
system.cpu.timesIdled                             852                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           85233                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.729168                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.729168                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.371426                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.371426                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4414917                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1719410                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3434339                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2529233                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    750452                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   960189                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1421310                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           252.112104                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              714027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7617                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.741237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   252.112104                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1820765                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1820765                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       717146                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          717146                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159026                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159026                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       876172                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           876172                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       876172                       # number of overall hits
system.cpu.dcache.overall_hits::total          876172                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28879                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28879                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1395                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1395                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        30274                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          30274                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        30274                       # number of overall misses
system.cpu.dcache.overall_misses::total         30274                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1704195000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1704195000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     88636997                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88636997                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1792831997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1792831997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1792831997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1792831997                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       746025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       746025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       906446                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       906446                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       906446                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       906446                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038710                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008696                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008696                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033399                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59011.565497                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59011.565497                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63539.065950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63539.065950                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59220.188842                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59220.188842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59220.188842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59220.188842                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42300                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          355                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               602                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.265781                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    44.375000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2319                       # number of writebacks
system.cpu.dcache.writebacks::total              2319                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22286                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        22401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22401                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22401                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22401                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6593                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6593                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1280                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1280                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7873                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7873                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7873                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    438575000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    438575000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     83732997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     83732997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    522307997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    522307997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    522307997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    522307997                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008838                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007979                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007979                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008686                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008686                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008686                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008686                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66521.310481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66521.310481                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65416.403906                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65416.403906                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66341.673695                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66341.673695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66341.673695                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66341.673695                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7617                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           496.551752                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               80260                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1114                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             72.046679                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   496.551752                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.969828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.969828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            525694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           525694                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       259698                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          259698                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       259698                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           259698                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       259698                       # number of overall hits
system.cpu.icache.overall_hits::total          259698                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2336                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2336                       # number of overall misses
system.cpu.icache.overall_misses::total          2336                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    153128499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    153128499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    153128499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    153128499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    153128499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    153128499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       262034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       262034                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       262034                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       262034                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       262034                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       262034                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008915                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008915                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008915                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65551.583476                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65551.583476                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65551.583476                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65551.583476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65551.583476                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65551.583476                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2312                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                27                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.629630                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1114                       # number of writebacks
system.cpu.icache.writebacks::total              1114                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          709                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          709                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          709                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          709                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          709                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          709                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1627                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1627                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1627                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1627                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1627                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    116778499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116778499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    116778499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116778499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    116778499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    116778499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006209                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006209                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006209                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006209                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006209                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71775.352797                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71775.352797                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71775.352797                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71775.352797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71775.352797                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71775.352797                       # average overall mshr miss latency
system.cpu.icache.replacements                   1114                       # number of replacements
system.membus.snoop_filter.tot_requests         18231                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8732                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    820637000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2319                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1114                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5298                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1296                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1296                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6577                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        23363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  27729                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       175296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       175296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       652288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       652288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  827584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9500                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000947                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030766                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9491     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                9500                       # Request fanout histogram
system.membus.reqLayer2.occupancy            33666000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8631499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           41373499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
