snd_pcm_hw_params	,	V_46
SND_SOC_BIAS_OFF	,	V_132
WM8961_SPKR_ENA	,	V_43
WM8961_HPL_ENA	,	V_27
WM8961_LRP	,	V_88
snd_soc_codec_get_drvdata	,	F_12
WM8961_HPR_RMV_SHORT	,	V_21
msleep	,	F_8
"Selected CLK_SYS_RATE of %d for %d/%d=%d\n"	,	L_10
dev	,	V_34
wm8961_volatile_register	,	F_1
SND_SOC_I2C	,	V_135
WM8961_WL_SHIFT	,	V_75
"WM8961 family %d revision %c\n"	,	L_16
spk_reg	,	V_38
ARRAY_SIZE	,	F_14
wm8961_remove	,	F_28
SND_SOC_DAPM_POST_PMU	,	V_20
wm8961_suspend	,	F_29
WM8961_HPL_ENA_DLY	,	V_29
__devinit	,	T_2
sysclk	,	V_56
mute	,	V_108
SNDRV_PCM_FORMAT_S16_LE	,	V_73
WM8961_ANTI_POP	,	V_125
WM8961_WL_MASK	,	V_72
WM8961_BUFIOEN	,	V_126
wm8961_priv	,	V_50
WM8961_DEVICE_ID_SHIFT	,	V_139
wm8961_snd_controls	,	V_159
SND_SOC_BIAS_ON	,	V_120
wm8961_set_sysclk	,	F_16
WM8961_ADC_DAC_CONTROL_1	,	V_109
WM8961_ADC_DAC_CONTROL_2	,	V_78
GFP_KERNEL	,	V_166
WM8961_CLOCKING_4	,	V_68
wm8961_clk_sys_ratio	,	V_66
WM8961_DC_SERVO_1	,	V_6
"MCLK has not been specified\n"	,	L_5
WM8961_CLOCKING_3	,	V_157
__devexit	,	T_3
SND_SOC_DAIFMT_FORMAT_MASK	,	V_94
wm8961_reset	,	F_2
freq	,	V_81
clk_id	,	V_80
WM8961_SPKL_PGA	,	V_40
WM8961_MCLKDIV	,	V_84
snd_kcontrol	,	V_9
bias_level	,	V_123
WM8961_VREF	,	V_131
substream	,	V_45
SND_SOC_DAIFMT_MASTER_MASK	,	V_91
WM8961_LOUT2_VOLUME	,	V_151
SND_SOC_DAIFMT_INV_MASK	,	V_100
wm8961_set_fmt	,	F_17
WM8961_HPR_ENA_OUTP	,	V_35
i	,	V_52
wm8961_i2c_driver	,	V_171
WM8961_AUDIO_INTERFACE_0	,	V_71
WM8961_AUDIO_INTERFACE_2	,	V_116
i2c_set_clientdata	,	F_34
w	,	V_8
wm8961	,	V_51
WM8961_LOUT1_PGA	,	V_24
WM8961_SPKVU	,	V_150
"Disabling charge pump\n"	,	L_4
SND_SOC_DAIFMT_NB_NF	,	V_101
ratio	,	V_67
cp_reg	,	V_14
"SYSCLK must be at least 64*fs for DAC\n"	,	L_7
mdelay	,	F_6
dev_dbg	,	F_7
dir	,	V_82
fmt	,	V_85
WM8961_ROUT1_VOLUME	,	V_144
snd_soc_add_controls	,	F_25
SND_SOC_DAIFMT_IB_IF	,	V_104
reg	,	V_3
"Using MCLK/2 for %dHz MCLK\n"	,	L_12
SND_SOC_DAIFMT_LEFT_J	,	V_96
WM8961_DACSMM	,	V_156
WM8961_CLASS_D_CONTROL_1	,	V_39
i2c	,	V_163
ret	,	V_134
WM8961_CHIP_REV_SHIFT	,	V_141
WM8961_LOUT1_VOLUME	,	V_147
WM8961_DCS_ENA_CHAN_HPR	,	V_30
WM8961_CHIP_REV_MASK	,	V_140
wm8961_exit	,	F_41
SND_SOC_DAIFMT_CBS_CFS	,	V_93
WM8961_DCS_ENA_CHAN_HPL	,	V_32
wm8961_digital_mute	,	F_19
snd_soc_dapm_add_routes	,	F_27
soc_codec_dev_wm8961	,	V_168
SNDRV_PCM_STREAM_PLAYBACK	,	V_64
params_format	,	F_15
WM8961_CP_DYN_PWR_MASK	,	V_143
WM8961_OUT1VU	,	V_146
SND_SOC_DAIFMT_RIGHT_J	,	V_95
wm8961_set_bias_level	,	F_21
"Unable to generate CLK_SYS_RATE\n"	,	L_9
SNDRV_PCM_FORMAT_S20_3LE	,	V_74
WM8961_ADCVU	,	V_154
printk	,	F_40
dcs_reg	,	V_18
WM8961_SPKLZC	,	V_152
fs	,	V_55
wm8961_probe	,	F_22
timeout	,	V_19
dev_err	,	F_9
wm8961_modinit	,	F_38
rate	,	V_59
SND_SOC_DAIFMT_NB_IF	,	V_103
wm8961_spk_event	,	F_10
WM8961_CLOCKING1	,	V_83
WM8961_CLOCKING2	,	V_113
client	,	V_170
WM8961_BCLKINV	,	V_87
snd_soc_write	,	F_3
wm8961_srate	,	V_58
SND_SOC_BIAS_STANDBY	,	V_124
snd_soc_read	,	F_5
snd_soc_register_codec	,	F_35
snd_soc_dapm_context	,	V_133
"Selected SRATE %dHz for %dHz\n"	,	L_6
target	,	V_54
"Failed to register wm8961 I2C driver: %d\n"	,	L_18
wm8961_hw_params	,	F_11
snd_soc_unregister_codec	,	F_37
i2c_del_driver	,	F_42
WM8961_FORMAT_MASK	,	V_90
WM8961_LO1ZC	,	V_145
snd_pcm_substream	,	V_44
ENOMEM	,	V_167
i2c_client	,	V_162
dev_info	,	F_24
snd_soc_dapm_new_controls	,	F_26
SND_SOC_DAIFMT_I2S	,	V_97
hp_reg	,	V_12
dapm	,	V_122
id	,	V_165
WM8961_MS	,	V_89
val	,	V_62
snd_soc_dapm_widget	,	V_7
SND_SOC_DAIFMT_IB_NF	,	V_102
div_id	,	V_111
params	,	V_47
snd_soc_cache_sync	,	F_31
SND_SOC_DAPM_PRE_PMD	,	V_37
aif	,	V_86
WM8961_BCLK	,	V_112
kcontrol	,	V_10
WM8961_SPKRZC	,	V_149
WM8961_CP_ENA	,	V_23
"DC servo timed out\n"	,	L_2
WM8961_DACSLOPE	,	V_79
"DC servo startup complete\n"	,	L_3
WM8961_BUFDCOPEN	,	V_127
SNDRV_PCM_FORMAT_S24_LE	,	V_76
stream	,	V_63
WM8961_LRCLK_RATE_MASK	,	V_117
u16	,	T_1
event	,	V_11
WM8961_VMIDSEL_SHIFT	,	V_130
WM8961_PWR_MGMT_2	,	V_17
WM8961_DACMU	,	V_110
WM8961_PWR_MGMT_1	,	V_128
wm8961_dapm_widgets	,	V_160
"Device is not a WM8961: ID=0x%x\n"	,	L_15
WM8961_SAMPLE_RATE_MASK	,	V_61
SND_SOC_DAIFMT_CBM_CFM	,	V_92
WM8961_HPL_RMV_SHORT	,	V_22
snd_soc_codec_set_cache_io	,	F_23
EINVAL	,	V_57
__init	,	T_4
__exit	,	T_5
i2c_add_driver	,	F_39
SND_SOC_BIAS_PREPARE	,	V_121
tristate	,	V_105
WM8961_ROUT1_PGA	,	V_25
SNDRV_PCM_FORMAT_S32_LE	,	V_77
WM8961_ANALOGUE_HP_0	,	V_13
WM8961_IPVU	,	V_155
WM8961_HPR_ENA_DLY	,	V_28
wm8961_resume	,	F_30
dai	,	V_49
WM8961_TRIS	,	V_107
WM8961_CHARGE_PUMP_1	,	V_15
WM8961_RIGHT_ADC_VOLUME	,	V_153
WM8961_DCS_TRIG_STARTUP_HPL	,	V_33
wm8961_i2c_remove	,	F_36
wm8961_set_tristate	,	F_18
WM8961_BCLKDIV_MASK	,	V_114
params_rate	,	F_13
WM8961_DCS_TRIG_STARTUP_HPR	,	V_31
wm8961_hp_event	,	F_4
pwr_reg	,	V_16
i2c_device_id	,	V_164
level	,	V_119
"MCLK must be &lt;33MHz\n"	,	L_11
cache_bypass	,	V_136
WM8961_CLK_SYS_RATE_SHIFT	,	V_70
WM8961_ADDITIONAL_CONTROL_2	,	V_106
WM8961_ADDITIONAL_CONTROL_3	,	V_60
codec	,	V_2
SNDRV_PCM_STREAM_CAPTURE	,	V_65
WM8961_SPKL_ENA	,	V_42
WM8961_CHARGE_PUMP_B	,	V_142
devm_kzalloc	,	F_33
WM8961_MANUAL_MODE	,	V_158
wm8961_set_clkdiv	,	F_20
best	,	V_53
WM8961_DEVICE_ID_MASK	,	V_138
"Enabling DC servo\n"	,	L_1
WM8961_VMIDSEL_MASK	,	V_129
WM8961_CLK_SYS_RATE_MASK	,	V_69
wm8961_dai	,	V_169
audio_paths	,	V_161
snd_soc_bias_level	,	V_118
"SYSCLK must be at least 256*fs for ADC\n"	,	L_8
wm8961_i2c_probe	,	F_32
"Using MCLK/1 for %dHz MCLK\n"	,	L_13
"Failed to set cache I/O: %d\n"	,	L_14
WM8961_ROUT2_VOLUME	,	V_148
WM8961_SPKR_PGA	,	V_41
snd_soc_dai	,	V_48
WM8961_SOFTWARE_RESET	,	V_4
"Failed to issue reset\n"	,	L_17
KERN_ERR	,	V_172
WM8961_LRCLK	,	V_115
WM8961_RIGHT_INPUT_VOLUME	,	V_137
WM8961_HPL_ENA_OUTP	,	V_36
SND_SOC_DAIFMT_DSP_A	,	V_99
snd_soc_codec	,	V_1
SND_SOC_DAIFMT_DSP_B	,	V_98
WM8961_HPR_ENA	,	V_26
WM8961_WRITE_SEQUENCER_7	,	V_5
