###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 18:59:58 2014
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /CK 
Endpoint:   \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /D  (v) checked with  
leading edge of 'CLK'
Beginpoint: \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /QN (^) triggered by  
leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04610
+ Phase Shift                 0.00000
= Required Time               0.04610
  Arrival Time                0.28340
  Slack Time                  0.23730
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                             |              |          |         |         |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                             | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23730 | 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] | CK ^ -> QN ^ | DFFS_X1  | 0.03210 | 0.24690 | 0.24690 |  0.00960 | 
     | U2193                                       | A2 ^ -> ZN v | OAI22_X1 | 0.01700 | 0.03650 | 0.28340 |  0.04610 | 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] | D v          | DFFS_X1  | 0.01700 | 0.00000 | 0.28340 |  0.04610 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                             |       |         |         |         |  Time   |   Time   | 
     |---------------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                             | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23730 | 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] | CK ^  | DFFS_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23730 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[9] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[9] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[9] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28310
  Slack Time                  0.23740
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23740 | 
     | \UUT/regfile/rx_24/data_out_reg[9] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01340 | 
     | U972                               | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | 0.03230 | 0.28310 |  0.04570 | 
     | \UUT/regfile/rx_24/data_out_reg[9] | D v          | DFFR_X1  | 0.01440 | 0.00000 | 0.28310 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23740 | 
     | \UUT/regfile/rx_24/data_out_reg[9] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23740 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[5] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[5] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[5] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28310
  Slack Time                  0.23740
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23740 | 
     | \UUT/regfile/rx_28/data_out_reg[5] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01340 | 
     | U1168                              | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | 0.03230 | 0.28310 |  0.04570 | 
     | \UUT/regfile/rx_28/data_out_reg[5] | D v          | DFFR_X1  | 0.01440 | 0.00000 | 0.28310 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23740 | 
     | \UUT/regfile/rx_28/data_out_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23740 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \UUT/regfile/rx_18/data_out_reg[21] /CK 
Endpoint:   \UUT/regfile/rx_18/data_out_reg[21] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_18/data_out_reg[21] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23760 | 
     | \UUT/regfile/rx_18/data_out_reg[21] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01340 | 
     | U297                                | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | 0.03230 | 0.28330 |  0.04570 | 
     | \UUT/regfile/rx_18/data_out_reg[21] | D v          | DFFR_X1  | 0.01450 | 0.00000 | 0.28330 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23760 | 
     | \UUT/regfile/rx_18/data_out_reg[21] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23760 | 
     +------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \UUT/regfile/rx_4/data_out_reg[3] /CK 
Endpoint:   \UUT/regfile/rx_4/data_out_reg[3] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_4/data_out_reg[3] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                   |              |          |         |         |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                   | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23760 | 
     | \UUT/regfile/rx_4/data_out_reg[3] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25070 | 0.25070 |  0.01310 | 
     | U1292                             | A1 ^ -> ZN v | OAI22_X1 | 0.01460 | 0.03260 | 0.28330 |  0.04570 | 
     | \UUT/regfile/rx_4/data_out_reg[3] | D v          | DFFR_X1  | 0.01460 | 0.00000 | 0.28330 |  0.04570 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                   |       |         |         |         |  Time   |   Time   | 
     |-----------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                   | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23760 | 
     | \UUT/regfile/rx_4/data_out_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23760 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[23] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[23] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[23] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23760 | 
     | \UUT/regfile/rx_5/data_out_reg[23] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25070 | 0.25070 |  0.01310 | 
     | U1452                              | A1 ^ -> ZN v | OAI22_X1 | 0.01460 | 0.03260 | 0.28330 |  0.04570 | 
     | \UUT/regfile/rx_5/data_out_reg[23] | D v          | DFFR_X1  | 0.01460 | 0.00000 | 0.28330 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23760 | 
     | \UUT/regfile/rx_5/data_out_reg[23] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23760 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \UUT/regfile/rx_4/data_out_reg[28] /CK 
Endpoint:   \UUT/regfile/rx_4/data_out_reg[28] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_4/data_out_reg[28] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23760 | 
     | \UUT/regfile/rx_4/data_out_reg[28] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01340 | 
     | U1628                              | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | 0.03230 | 0.28330 |  0.04570 | 
     | \UUT/regfile/rx_4/data_out_reg[28] | D v          | DFFR_X1  | 0.01450 | 0.00000 | 0.28330 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23760 | 
     | \UUT/regfile/rx_4/data_out_reg[28] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23760 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[30] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[30] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[30] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23760 | 
     | \UUT/regfile/rx_21/data_out_reg[30] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01340 | 
     | U1714                               | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | 0.03230 | 0.28330 |  0.04570 | 
     | \UUT/regfile/rx_21/data_out_reg[30] | D v          | DFFR_X1  | 0.01450 | 0.00000 | 0.28330 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23760 | 
     | \UUT/regfile/rx_21/data_out_reg[30] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23760 | 
     +------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[27] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[27] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[27] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23760 | 
     | \UUT/regfile/rx_24/data_out_reg[27] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01320 | 
     | U1576                               | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | 0.03240 | 0.28320 |  0.04560 | 
     | \UUT/regfile/rx_24/data_out_reg[27] | D v          | DFFR_X1  | 0.01450 | 0.00010 | 0.28330 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23760 | 
     | \UUT/regfile/rx_24/data_out_reg[27] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23760 | 
     +------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \UUT/regfile/rx_4/data_out_reg[12] /CK 
Endpoint:   \UUT/regfile/rx_4/data_out_reg[12] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_4/data_out_reg[12] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28340
  Slack Time                  0.23770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23770 | 
     | \UUT/regfile/rx_4/data_out_reg[12] | CK ^ -> QN ^ | DFFR_X1  | 0.03200 | 0.25120 | 0.25120 |  0.01350 | 
     | U851                               | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | 0.03220 | 0.28340 |  0.04570 | 
     | \UUT/regfile/rx_4/data_out_reg[12] | D v          | DFFR_X1  | 0.01440 | 0.00000 | 0.28340 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23770 | 
     | \UUT/regfile/rx_4/data_out_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23770 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[12] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[12] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[12] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28340
  Slack Time                  0.23770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23770 | 
     | \UUT/regfile/rx_5/data_out_reg[12] | CK ^ -> QN ^ | DFFR_X1  | 0.03200 | 0.25120 | 0.25120 |  0.01350 | 
     | U852                               | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | 0.03220 | 0.28340 |  0.04570 | 
     | \UUT/regfile/rx_5/data_out_reg[12] | D v          | DFFR_X1  | 0.01440 | 0.00000 | 0.28340 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23770 | 
     | \UUT/regfile/rx_5/data_out_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23770 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[0] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[0] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[0] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28340
  Slack Time                  0.23770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23770 | 
     | \UUT/regfile/rx_28/data_out_reg[0] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01330 | 
     | U1868                              | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | 0.03240 | 0.28340 |  0.04570 | 
     | \UUT/regfile/rx_28/data_out_reg[0] | D v          | DFFR_X1  | 0.01450 | 0.00000 | 0.28340 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23770 | 
     | \UUT/regfile/rx_28/data_out_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23770 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \UUT/regfile/rx_29/data_out_reg[1] /CK 
Endpoint:   \UUT/regfile/rx_29/data_out_reg[1] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_29/data_out_reg[1] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_29/data_out_reg[1] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01320 | 
     | U1404                              | A1 ^ -> ZN v | OAI22_X1 | 0.01460 | 0.03250 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_29/data_out_reg[1] | D v          | DFFR_X1  | 0.01460 | 0.00000 | 0.28350 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_29/data_out_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \UUT/regfile/rx_18/data_out_reg[23] /CK 
Endpoint:   \UUT/regfile/rx_18/data_out_reg[23] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_18/data_out_reg[23] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_18/data_out_reg[23] | CK ^ -> QN ^ | DFFR_X1  | 0.03200 | 0.25120 | 0.25120 |  0.01340 | 
     | U1434                               | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | 0.03230 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_18/data_out_reg[23] | D v          | DFFR_X1  | 0.01440 | 0.00000 | 0.28350 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_18/data_out_reg[23] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[20] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[20] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[20] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_5/data_out_reg[20] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U372                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_5/data_out_reg[20] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_5/data_out_reg[20] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[17] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[17] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[17] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_28/data_out_reg[17] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U542                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_28/data_out_reg[17] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_28/data_out_reg[17] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \UUT/regfile/rx_29/data_out_reg[14] /CK 
Endpoint:   \UUT/regfile/rx_29/data_out_reg[14] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_29/data_out_reg[14] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_29/data_out_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U725                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_29/data_out_reg[14] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_29/data_out_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[9] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[9] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[9] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_28/data_out_reg[9] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U976                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_28/data_out_reg[9] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_28/data_out_reg[9] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \UUT/regfile/rx_20/data_out_reg[7] /CK 
Endpoint:   \UUT/regfile/rx_20/data_out_reg[7] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_20/data_out_reg[7] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_20/data_out_reg[7] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U1041                              | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_20/data_out_reg[7] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_20/data_out_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \UUT/regfile/rx_4/data_out_reg[7] /CK 
Endpoint:   \UUT/regfile/rx_4/data_out_reg[7] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_4/data_out_reg[7] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                   |              |          |         |         |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                   | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_4/data_out_reg[7] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01310 | 
     | U1055                             | A1 ^ -> ZN v | OAI22_X1 | 0.01460 | 0.03260 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_4/data_out_reg[7] | D v          | DFFR_X1  | 0.01460 | 0.00000 | 0.28350 |  0.04570 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                   |       |         |         |         |  Time   |   Time   | 
     |-----------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                   | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_4/data_out_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[3] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[3] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[3] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                   |              |          |         |         |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                   | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_5/data_out_reg[3] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U1293                             | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_5/data_out_reg[3] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                   |       |         |         |         |  Time   |   Time   | 
     |-----------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                   | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_5/data_out_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \UUT/regfile/rx_25/data_out_reg[25] /CK 
Endpoint:   \UUT/regfile/rx_25/data_out_reg[25] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_25/data_out_reg[25] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_25/data_out_reg[25] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U1493                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_25/data_out_reg[25] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_25/data_out_reg[25] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[26] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[26] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[26] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_24/data_out_reg[26] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U1534                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_24/data_out_reg[26] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_24/data_out_reg[26] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[10] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[10] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[10] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_24/data_out_reg[10] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U1879                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_24/data_out_reg[10] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_24/data_out_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[8] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[8] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[8] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_21/data_out_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U1981                              | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_21/data_out_reg[8] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_21/data_out_reg[8] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[10] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[10] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[10] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28350
  Slack Time                  0.23780
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23780 | 
     | \UUT/regfile/rx_5/data_out_reg[10] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01300 | 
     | U2031                              | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28350 |  0.04570 | 
     | \UUT/regfile/rx_5/data_out_reg[10] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28350 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23780 | 
     | \UUT/regfile/rx_5/data_out_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23780 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \UUT/regfile/rx_18/data_out_reg[24] /CK 
Endpoint:   \UUT/regfile/rx_18/data_out_reg[24] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_18/data_out_reg[24] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_18/data_out_reg[24] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01300 | 
     | U183                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_18/data_out_reg[24] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_18/data_out_reg[24] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \UUT/regfile/rx_25/data_out_reg[24] /CK 
Endpoint:   \UUT/regfile/rx_25/data_out_reg[24] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_25/data_out_reg[24] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_25/data_out_reg[24] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01290 | 
     | U191                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_25/data_out_reg[24] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_25/data_out_reg[24] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[22] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[22] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[22] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_21/data_out_reg[22] | CK ^ -> QN ^ | DFFR_X1  | 0.03210 | 0.25140 | 0.25140 |  0.01350 | 
     | U244                                | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | 0.03220 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_21/data_out_reg[22] | D v          | DFFR_X1  | 0.01440 | 0.00000 | 0.28360 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_21/data_out_reg[22] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[20] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[20] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[20] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_21/data_out_reg[20] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01300 | 
     | U358                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_21/data_out_reg[20] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_21/data_out_reg[20] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[17] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[17] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[17] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_24/data_out_reg[17] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01300 | 
     | U538                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_24/data_out_reg[17] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_24/data_out_reg[17] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[11] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[11] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[11] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_24/data_out_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01290 | 
     | U901                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_24/data_out_reg[11] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_24/data_out_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \UUT/regfile/rx_29/data_out_reg[7] /CK 
Endpoint:   \UUT/regfile/rx_29/data_out_reg[7] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_29/data_out_reg[7] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_29/data_out_reg[7] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01290 | 
     | U1050                              | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_29/data_out_reg[7] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_29/data_out_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[4] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[4] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[4] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_21/data_out_reg[4] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01300 | 
     | U1220                              | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_21/data_out_reg[4] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_21/data_out_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[4] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[4] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[4] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                   |              |          |         |         |  Time   |   Time   | 
     |-----------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                   | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_5/data_out_reg[4] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01290 | 
     | U1234                             | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_5/data_out_reg[4] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                   |       |         |         |         |  Time   |   Time   | 
     |-----------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                   | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_5/data_out_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[2] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[2] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[2] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_28/data_out_reg[2] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01290 | 
     | U1345                              | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_28/data_out_reg[2] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_28/data_out_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[1] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[1] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[1] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_24/data_out_reg[1] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01300 | 
     | U1399                              | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_24/data_out_reg[1] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_24/data_out_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \UUT/regfile/rx_25/data_out_reg[28] /CK 
Endpoint:   \UUT/regfile/rx_25/data_out_reg[28] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_25/data_out_reg[28] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28360
  Slack Time                  0.23790
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23790 | 
     | \UUT/regfile/rx_25/data_out_reg[28] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25080 | 0.25080 |  0.01290 | 
     | U1619                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28360 |  0.04570 | 
     | \UUT/regfile/rx_25/data_out_reg[28] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28360 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23790 | 
     | \UUT/regfile/rx_25/data_out_reg[28] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23790 | 
     +------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \UUT/regfile/rx_25/data_out_reg[22] /CK 
Endpoint:   \UUT/regfile/rx_25/data_out_reg[22] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_25/data_out_reg[22] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23800 | 
     | \UUT/regfile/rx_25/data_out_reg[22] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01290 | 
     | U248                                | A1 ^ -> ZN v | OAI22_X1 | 0.01480 | 0.03280 | 0.28370 |  0.04570 | 
     | \UUT/regfile/rx_25/data_out_reg[22] | D v          | DFFR_X1  | 0.01480 | 0.00000 | 0.28370 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23800 | 
     | \UUT/regfile/rx_25/data_out_reg[22] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \UUT/regfile/rx_29/data_out_reg[21] /CK 
Endpoint:   \UUT/regfile/rx_29/data_out_reg[21] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_29/data_out_reg[21] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23800 | 
     | \UUT/regfile/rx_29/data_out_reg[21] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01300 | 
     | U309                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28370 |  0.04570 | 
     | \UUT/regfile/rx_29/data_out_reg[21] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28370 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23800 | 
     | \UUT/regfile/rx_29/data_out_reg[21] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[18] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[18] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[18] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23800 | 
     | \UUT/regfile/rx_28/data_out_reg[18] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01290 | 
     | U483                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28370 |  0.04570 | 
     | \UUT/regfile/rx_28/data_out_reg[18] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28370 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23800 | 
     | \UUT/regfile/rx_28/data_out_reg[18] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \UUT/regfile/rx_4/data_out_reg[15] /CK 
Endpoint:   \UUT/regfile/rx_4/data_out_reg[15] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_4/data_out_reg[15] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23800 | 
     | \UUT/regfile/rx_4/data_out_reg[15] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | 0.25070 | 0.25070 |  0.01270 | 
     | U669                               | A1 ^ -> ZN v | OAI22_X1 | 0.01480 | 0.03290 | 0.28360 |  0.04560 | 
     | \UUT/regfile/rx_4/data_out_reg[15] | D v          | DFFR_X1  | 0.01480 | 0.00010 | 0.28370 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23800 | 
     | \UUT/regfile/rx_4/data_out_reg[15] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[7] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[7] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[7] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23800 | 
     | \UUT/regfile/rx_21/data_out_reg[7] | CK ^ -> QN ^ | DFFR_X1  | 0.03200 | 0.25120 | 0.25120 |  0.01320 | 
     | U1042                              | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | 0.03250 | 0.28370 |  0.04570 | 
     | \UUT/regfile/rx_21/data_out_reg[7] | D v          | DFFR_X1  | 0.01450 | 0.00000 | 0.28370 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23800 | 
     | \UUT/regfile/rx_21/data_out_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \UUT/regfile/rx_20/data_out_reg[23] /CK 
Endpoint:   \UUT/regfile/rx_20/data_out_reg[23] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_20/data_out_reg[23] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23800 | 
     | \UUT/regfile/rx_20/data_out_reg[23] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01290 | 
     | U1437                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28370 |  0.04570 | 
     | \UUT/regfile/rx_20/data_out_reg[23] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28370 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23800 | 
     | \UUT/regfile/rx_20/data_out_reg[23] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \UUT/regfile/rx_25/data_out_reg[27] /CK 
Endpoint:   \UUT/regfile/rx_25/data_out_reg[27] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_25/data_out_reg[27] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23800 | 
     | \UUT/regfile/rx_25/data_out_reg[27] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | 0.25090 | 0.25090 |  0.01290 | 
     | U1577                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28370 |  0.04570 | 
     | \UUT/regfile/rx_25/data_out_reg[27] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28370 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23800 | 
     | \UUT/regfile/rx_25/data_out_reg[27] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23800 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \UUT/regfile/rx_4/data_out_reg[31] /CK 
Endpoint:   \UUT/regfile/rx_4/data_out_reg[31] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_4/data_out_reg[31] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28370
  Slack Time                  0.23800
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |              |          |         |         |  Time   |   Time   | 
     |------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                    | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23800 | 
     | \UUT/regfile/rx_4/data_out_reg[31] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01300 | 
     | U1938                              | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03270 | 0.28370 |  0.04570 | 
     | \UUT/regfile/rx_4/data_out_reg[31] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28370 |  0.04570 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                    |       |         |         |         |  Time   |   Time   | 
     |------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                    | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23800 | 
     | \UUT/regfile/rx_4/data_out_reg[31] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23800 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \UUT/regfile/rx_28/data_out_reg[14] /CK 
Endpoint:   \UUT/regfile/rx_28/data_out_reg[14] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_28/data_out_reg[14] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28380
  Slack Time                  0.23810
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23810 | 
     | \UUT/regfile/rx_28/data_out_reg[14] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01290 | 
     | U724                                | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28380 |  0.04570 | 
     | \UUT/regfile/rx_28/data_out_reg[14] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28380 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23810 | 
     | \UUT/regfile/rx_28/data_out_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23810 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[25] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[25] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[25] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28380
  Slack Time                  0.23810
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23810 | 
     | \UUT/regfile/rx_21/data_out_reg[25] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | 0.25100 | 0.25100 |  0.01290 | 
     | U1489                               | A1 ^ -> ZN v | OAI22_X1 | 0.01470 | 0.03280 | 0.28380 |  0.04570 | 
     | \UUT/regfile/rx_21/data_out_reg[25] | D v          | DFFR_X1  | 0.01470 | 0.00000 | 0.28380 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23810 | 
     | \UUT/regfile/rx_21/data_out_reg[25] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23810 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \UUT/regfile/rx_18/data_out_reg[17] /CK 
Endpoint:   \UUT/regfile/rx_18/data_out_reg[17] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_18/data_out_reg[17] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28380
  Slack Time                  0.23810
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23810 | 
     | \UUT/regfile/rx_18/data_out_reg[17] | CK ^ -> QN ^ | DFFR_X1  | 0.03220 | 0.25150 | 0.25150 |  0.01340 | 
     | U531                                | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | 0.03230 | 0.28380 |  0.04570 | 
     | \UUT/regfile/rx_18/data_out_reg[17] | D v          | DFFR_X1  | 0.01440 | 0.00000 | 0.28380 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23810 | 
     | \UUT/regfile/rx_18/data_out_reg[17] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23810 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \UUT/regfile/rx_18/data_out_reg[11] /CK 
Endpoint:   \UUT/regfile/rx_18/data_out_reg[11] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_18/data_out_reg[11] /QN (^) triggered by  leading 
edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28380
  Slack Time                  0.23810
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |              |          |         |         |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+---------+---------+---------+----------| 
     |                                     | CLK ^        |          | 0.00000 |         | 0.00000 | -0.23810 | 
     | \UUT/regfile/rx_18/data_out_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03230 | 0.25160 | 0.25160 |  0.01350 | 
     | U894                                | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | 0.03220 | 0.28380 |  0.04570 | 
     | \UUT/regfile/rx_18/data_out_reg[11] | D v          | DFFR_X1  | 0.01440 | 0.00000 | 0.28380 |  0.04570 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |              Instance               |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                                     |       |         |         |         |  Time   |   Time   | 
     |-------------------------------------+-------+---------+---------+---------+---------+----------| 
     |                                     | CLK ^ |         | 0.00000 |         | 0.00000 |  0.23810 | 
     | \UUT/regfile/rx_18/data_out_reg[11] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 |  0.23810 | 
     +------------------------------------------------------------------------------------------------+ 

