# Simple VHDL Calculator
The goal of the project was to create a basic calculator. The project includes: a source module [uut.vhd] and a test module [test.vhd].
