{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607972208294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607972208294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 13:56:48 2020 " "Processing started: Mon Dec 14 13:56:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607972208294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1607972208294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_VGA -c test_VGA --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1607972208294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1607972209891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1607972209891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/PLL/clk50to85M.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/PLL/clk50to85M.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk50to85M " "Found entity 1: clk50to85M" {  } { { "scr/PLL/clk50to85M.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/PLL/clk50to85M.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607972239343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607972239343 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSM_game.v(58) " "Verilog HDL information at FSM_game.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1607972239344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/FSM_game.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/FSM_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_game " "Found entity 1: FSM_game" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607972239344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607972239344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/VGA_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/VGA_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Driver640x480 " "Found entity 1: VGA_Driver640x480" {  } { { "scr/VGA_driver.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/VGA_driver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607972239365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607972239365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/test_VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/test_VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_VGA " "Found entity 1: test_VGA" {  } { { "scr/test_VGA.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607972239368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607972239368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scr/buffer_ram_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file scr/buffer_ram_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_ram_dp " "Found entity 1: buffer_ram_dp" {  } { { "scr/buffer_ram_dp.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/buffer_ram_dp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607972239375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607972239375 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnra test_VGA.v(161) " "Verilog HDL Implicit Net warning at test_VGA.v(161): created implicit net for \"btnra\"" {  } { { "scr/test_VGA.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 161 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1607972239376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnla test_VGA.v(162) " "Verilog HDL Implicit Net warning at test_VGA.v(162): created implicit net for \"btnla\"" {  } { { "scr/test_VGA.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 162 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1607972239376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnrb test_VGA.v(163) " "Verilog HDL Implicit Net warning at test_VGA.v(163): created implicit net for \"btnrb\"" {  } { { "scr/test_VGA.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1607972239376 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btnlb test_VGA.v(164) " "Verilog HDL Implicit Net warning at test_VGA.v(164): created implicit net for \"btnlb\"" {  } { { "scr/test_VGA.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1607972239376 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(21) " "Verilog HDL Parameter Declaration warning at FSM_game.v(21): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239378 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(22) " "Verilog HDL Parameter Declaration warning at FSM_game.v(22): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239378 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(23) " "Verilog HDL Parameter Declaration warning at FSM_game.v(23): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239379 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(24) " "Verilog HDL Parameter Declaration warning at FSM_game.v(24): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239379 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(25) " "Verilog HDL Parameter Declaration warning at FSM_game.v(25): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239379 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(41) " "Verilog HDL Parameter Declaration warning at FSM_game.v(41): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239379 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(42) " "Verilog HDL Parameter Declaration warning at FSM_game.v(42): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239379 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(43) " "Verilog HDL Parameter Declaration warning at FSM_game.v(43): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 43 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239380 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(52) " "Verilog HDL Parameter Declaration warning at FSM_game.v(52): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239380 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(56) " "Verilog HDL Parameter Declaration warning at FSM_game.v(56): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 56 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239380 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "FSM_game FSM_game.v(158) " "Verilog HDL Parameter Declaration warning at FSM_game.v(158): Parameter Declaration in module \"FSM_game\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 158 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1607972239383 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Design Software" 0 -1 1607972239552 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Design Software" 0 -1 1607972239553 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Design Software" 0 -1 1607972239553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_VGA " "Elaborating entity \"test_VGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1607972239578 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk12M test_VGA.v(39) " "Verilog HDL or VHDL warning at test_VGA.v(39): object \"clk12M\" assigned a value but never read" {  } { { "scr/test_VGA.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607972239604 "|test_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 test_VGA.v(148) " "Verilog HDL assignment warning at test_VGA.v(148): truncated value with size 32 to match size of target (19)" {  } { { "scr/test_VGA.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239604 "|test_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_ram_dp buffer_ram_dp:DP_RAM " "Elaborating entity \"buffer_ram_dp\" for hierarchy \"buffer_ram_dp:DP_RAM\"" {  } { { "scr/test_VGA.v" "DP_RAM" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607972239605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Driver640x480 VGA_Driver640x480:VGA640x480 " "Elaborating entity \"VGA_Driver640x480\" for hierarchy \"VGA_Driver640x480:VGA640x480\"" {  } { { "scr/test_VGA.v" "VGA640x480" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607972239607 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(41) " "Verilog HDL assignment warning at VGA_driver.v(41): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/VGA_driver.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239609 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(42) " "Verilog HDL assignment warning at VGA_driver.v(42): truncated value with size 32 to match size of target (9)" {  } { { "scr/VGA_driver.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/VGA_driver.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239610 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_driver.v(51) " "Verilog HDL assignment warning at VGA_driver.v(51): truncated value with size 32 to match size of target (9)" {  } { { "scr/VGA_driver.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/VGA_driver.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239610 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_driver.v(55) " "Verilog HDL assignment warning at VGA_driver.v(55): truncated value with size 32 to match size of target (10)" {  } { { "scr/VGA_driver.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/VGA_driver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239610 "|test_VGA|VGA_Driver640x480:VGA640x480"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_game FSM_game:juego " "Elaborating entity \"FSM_game\" for hierarchy \"FSM_game:juego\"" {  } { { "scr/test_VGA.v" "juego" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/test_VGA.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607972239740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "status_ball FSM_game.v(156) " "Verilog HDL or VHDL warning at FSM_game.v(156): object \"status_ball\" assigned a value but never read" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607972239742 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ball_init FSM_game.v(157) " "Verilog HDL or VHDL warning at FSM_game.v(157): object \"ball_init\" assigned a value but never read" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1607972239742 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 FSM_game.v(67) " "Verilog HDL assignment warning at FSM_game.v(67): truncated value with size 32 to match size of target (19)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239742 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 FSM_game.v(89) " "Verilog HDL assignment warning at FSM_game.v(89): truncated value with size 32 to match size of target (19)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239743 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 FSM_game.v(91) " "Verilog HDL assignment warning at FSM_game.v(91): truncated value with size 32 to match size of target (12)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239743 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 FSM_game.v(93) " "Verilog HDL assignment warning at FSM_game.v(93): truncated value with size 32 to match size of target (19)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239744 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM_game.v(96) " "Verilog HDL assignment warning at FSM_game.v(96): truncated value with size 32 to match size of target (10)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239744 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 FSM_game.v(99) " "Verilog HDL assignment warning at FSM_game.v(99): truncated value with size 32 to match size of target (19)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239744 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 FSM_game.v(124) " "Verilog HDL assignment warning at FSM_game.v(124): truncated value with size 32 to match size of target (19)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239745 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 FSM_game.v(127) " "Verilog HDL assignment warning at FSM_game.v(127): truncated value with size 32 to match size of target (19)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239745 "|test_VGA|FSM_game:juego"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 FSM_game.v(139) " "Verilog HDL assignment warning at FSM_game.v(139): truncated value with size 32 to match size of target (19)" {  } { { "scr/FSM_game.v" "" { Text "/home/paula/Descargas/wp01-vga-grupo01/hdl/quartus/scr/FSM_game.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1607972239745 "|test_VGA|FSM_game:juego"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1607972239932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607972240030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 13:57:20 2020 " "Processing ended: Mon Dec 14 13:57:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607972240030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607972240030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607972240030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1607972240030 ""}
