$date
	Fri Jun 11 09:25:02 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BancoPruebas $end
$scope module mux2x1cond $end
$var wire 8 ! In0 [7:0] $end
$var wire 8 " In1 [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ valid0 $end
$var wire 1 % valid1 $end
$var reg 8 & ValorAnterior [7:0] $end
$var reg 8 ' data_out [7:0] $end
$var reg 1 ( outValid $end
$var reg 1 ) selector $end
$var reg 1 * validTemp $end
$upscope $end
$scope module prob $end
$var wire 8 + data_out [7:0] $end
$var wire 1 , outValid $end
$var reg 8 - In0 [7:0] $end
$var reg 8 . In1 [7:0] $end
$var reg 1 / clk $end
$var reg 1 0 dummy1 $end
$var reg 1 1 valid0 $end
$var reg 1 2 valid1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
b0 .
b0 -
z,
bz +
x*
0)
x(
bx '
bx &
z%
z$
z#
bz "
bz !
$end
#20
11
10
b1 -
12
1/
#40
0/
#60
01
b1 .
00
b10 -
02
1/
#80
0/
#100
11
10
b11 -
12
1/
#120
0/
#140
01
b10 .
00
b100 -
02
1/
#160
0/
#180
11
10
b101 -
12
1/
#200
0/
#220
01
b11 .
00
b110 -
02
1/
#240
0/
#260
11
10
b111 -
12
1/
#280
0/
#300
01
b100 .
00
b1000 -
02
1/
#320
0/
#340
b0 .
b0 -
1/
