<root><simulation><result_generated_time />2023-11-08 03:24:44<layer><layer_spec />{'B': 1, 'K': 256, 'C': 256, 'OY': 38, 'OX': 38, 'IY': 38, 'IX': 38, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />94633984<total_data_size_element />{'W': 65536, 'I': 369664, 'O': 369664}<total_data_reuse />{'W': 1444, 'I': 256.0, 'O': 256}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1024, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 32)], [('OY', 32)]], [], [], []]<I />[[], [[('OX', 32)], [('OY', 32)]], [], []]<O />[[], [[('OX', 32)], [('OY', 32)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 0, 'C': 0, 'OY': 6, 'OX': 6, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('K', 64)], [('C', 256), ('OX', 2), ('OY', 2), ('K', 4)], []]<I />[[('K', 64)], [('C', 256), ('OX', 2), ('OY', 2), ('K', 4)], []]<O />[[('K', 64), ('C', 256)], [('OX', 2), ('OY', 2), ('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [361.0, 1, 4, 1], 'I': [1.0, 64.0, 4.0, 1.0], 'O': [1.0, 256, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 524288, 524288], 'I': [8, 2957312, 2957312], 'O': [512, 2957312, 2957312], 'O_partial': [512, 0, 0], 'O_final': [0, 2957312, 2957312]}<actual_mem_utilization_individual />{'W': [1.0, 0.02, 0.0], 'I': [0.02, 0.25, 0.0], 'O': [1.0, 0.25, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.52, 0.0], 'I': [0.02, 0.52, 0.0], 'O': [1.0, 0.52, 0.0]}<effective_mem_size_bit />{'W': [8, 131072, 524288], 'I': [8, 2957312, 2957312], 'O': [512, 1478656, 2957312], 'O_partial': [512, 0, 0], 'O_final': [0, 1478656, 2957312]}<total_unit_count />{'W': [1024, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1024, 1024, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1024.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[262144, 262144], [262144, 65536], [65536, 0]]<I />[[1478656, 1478656], [4194304, 369664], [369664, 0]]<O />[[(94264320, 94633984), (369664, 0)], [(0, 1048576), (369664, 0)], [(0, 369664), (0, 0)]]<O_partial />[[(94264320, 94633984), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (369664, 0)], [(0, 1048576), (369664, 0)], [(0, 369664), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[32768, 32768], [4096, 1024], [256, 0]]<I />[[184832, 184832], [65536, 5776], [1444, 0]]<O />[[(11783040, 11829248), (46208, 0)], [(0, 16384), (5776, 0)], [(0, 1444), (0, 0)]]<O_partial />[([11783040, 11829248], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [46208, 0]), ([0, 16384], [5776, 0]), ([0, 1444], [0, 0])]</mem_access_count_word><mac_count><active />94633984<idle />173801472</mac_count></basic_info><energy><total_energy />215582682.6<mem_energy_breakdown><W />[23.0, 526.4, 341.0]<I />[129.5, 7436.2, 1923.2]<O />[8287.4, 2130.3, 1923.2]</mem_energy_breakdown><MAC_energy><active_MAC />206869889.0<idle_MAC />8690073.6<total />215559962.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.3134<utilization_without_data_loading />0.333<utilization_spatial />0.3525<utilization_temporal_with_data_loading />0.8889<mac_utilize_temporal_without_data_loading />0.9446</mac_array_utilization><latency><latency_cycle_with_data_loading />294920<latency_cycle_without_data_loading />277504<ideal_computing_cycle />262144<data_loading><load_cycle_total />17416<load_cycle_individual />{'W': [8, 1024, 0], 'I': [16, 16384, 0]}<load_cycle_combined />{'W': 1024, 'I': 16384}</data_loading><mem_stalling><mem_stall_cycle_total />15360<mem_stall_cycle_individual />{'W': [[-262143], [-229320, -257985], [-262144, -262144]], 'I': [[-262143], [-262080, -196560], [-262144, -262144]], 'O': [[-262144], [-896, 15360], [-245760, -258048]]}<mem_stall_cycle_shared />{'W': [[-262143], [-229320, 0], [0, 0]], 'I': [[-262143], [-262080, 0], [0, 0]], 'O': [[-262144], [-896, 15360], [-245760, -258048]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 524288, 524288], 'I': [8, 2957312, 2957312], 'O': [512, 2957312, 2957312], 'O_partial': [512, 0, 0], 'O_final': [0, 2957312, 2957312]}<data_size_each_level_total />{'W': [512, 524288, 524288], 'I': [8192, 2957312, 2957312], 'O': [524288, 2957312, 2957312]}<loop_cycles_each_level />{'W': [64, 262144, 262144], 'I': [64, 262144, 262144], 'O': [16384, 262144, 262144]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [64, 4, 1], 'O': [256, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.1], [128.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 0.0], [32.0, 32.0], [32.0, 32.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 8.0], [8192.0, 128.0], [128.0, 32.0]], 'O': [[8.0, 8.0], [8192.0, 32.0], [32.0, 32.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.1], [128.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [8192.0, 32.0], [32.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [168.0, 8226.0], [34.0, 32.0]], 'I': [[8.0, 0.1], [168.0, 8226.0], [34.0, 32.0]], 'O': [[8.0, 8.0], [168.0, 8226.0], [34.0, 32.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, False], [True, True]], 'I': [[True, True], [True, False], [True, True]], 'O': [[True, True], [True, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 262144], [64, 64, 4096], [262144, 262144, 1]], 'I': [[1, 1, 262144], [64, 64, 4096], [262144, 262144, 1]], 'O': [[1, 1, 262144], [64, 16384, 16], [262144, 262144, 1]]}<trans_time_real />{'W': [[0, 1, 262144], [[8, 64, 4096], [1, 64, 4096]], [[1024, 262144, 1], [256, 262144, 1]]], 'I': [[0, 1, 262144], [[0, 64, 4096], [16, 64, 4096]], [[16384, 262144, 1], [4096, 262144, 1]]], 'O': [[0, 1, 262144], [[8, 16384, 16], [1024, 16384, 16]], [[16384, 262144, 1], [4096, 262144, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-261120, -261888]], 'I': [[-1], [-64, -48], [-245760, -258048]], 'O': [[-1], [-56, 960], [-245760, -258048]]}<single_stall_count />{'W': [262143, 4095, 0], 'I': [262143, 4095, 0], 'O': [262144, 16, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [16384, 0]}, 1: {'W': [32760, 0], 'I': [65520, 0], 'O': [1024, 16384]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-262144, -262144], [-245760, -262144]], 1: [[-163864, -262144], [-261120, -245760]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />124.3<mem_area />121.7<mem_area_percentage />97.9 %</area></results><elapsed_time_second />2</simulation></root>