######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################
# Setting variable for design_name. (top module name)
set design_name $env(DESIGN_NAME);
cardinal_cmp
## For NCSUFreePDK45nm library
set search_path [ list .                   /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files ]
. /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files
set target_library { gscl45nm.db }
 gscl45nm.db 
set synthetic_library [list dw_foundation.sldb standard.sldb ]
dw_foundation.sldb standard.sldb
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb]
* gscl45nm.db dw_foundation.sldb standard.sldb
# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
read_verilog ./src/${design_name}.v ;
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/standard.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/gtech.db'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/home/viterbi/01/kyletsen/EE577b/Project/cmp/src/cardinal_cmp.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ./design/cardinal_processor.v
Opening include file ./design/alu_clk.v
Opening include file ./design/adder_clk.v
Opening include file ./design/adder_byte.v
Opening include file ./design/oe_selector.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/01/kyletsen/EE577b/Project/cmp/src/cardinal_cmp.v
Opening include file ./design/cardinal_processor.v
Opening include file ./design/alu_clk.v
Opening include file ./design/adder_clk.v
Opening include file ./design/adder_byte.v
Opening include file ./design/oe_selector.v
Warning:  ./design/adder_clk.v:37: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/adder_clk.v:39: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/adder_clk.v:45: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/multiplier.v
Opening include file ./design/mult_gen.v
Opening include file ./design/mac_units.v
Opening include file ./design/mac_byte.v
Opening include file ./design/mult_byte.v
Opening include file ./design/fa.v
Opening include file ./design/ha.v
Warning:  ./design/mult_byte.v:16: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:31: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:50: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:50: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:48: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:47: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/mult_byte.v:46: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/divider.v
Opening include file ./design/rooter.v
Warning:  ./design/rooter.v:2: Redefining macro 'NUM_CYCLES_8' with value '8' to '3'. (VER-540)
Warning:  ./design/rooter.v:3: Redefining macro 'NUM_CYCLES_16' with value '16' to '3'. (VER-540)
Warning:  ./design/rooter.v:4: Redefining macro 'NUM_CYCLES_32' with value '32' to '8'. (VER-540)
Warning:  ./design/rooter.v:5: Redefining macro 'NUM_CYCLES_64' with value '64' to '10'. (VER-540)
Warning:  ./design/divider.v:46: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/divider.v:61: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/divider.v:76: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/rotator.v
Warning:  ./design/rooter.v:39: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/rooter.v:51: A unnamed generate block with an LRM-defined name 'genblk2' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  ./design/rooter.v:63: A unnamed generate block with an LRM-defined name 'genblk3' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Opening include file ./design/shifter.v
Opening include file ./design/hdu.v
Opening include file ./design/cardinal_nic.v
Opening include file ./design/cardinal_ring.v
Opening include file ./design/gold_router.v
Opening include file ./design/input_handler.v
Opening include file ./design/output_handler.v
Opening include file ./design/rte_handler.v

Inferred memory devices in process
        in routine adder_clk line 56 in file
                './design/adder_clk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       ps_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       c3_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 10 in file
        './design/oe_selector.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            11            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine mac_byte line 30 in file
                './design/mac_byte.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      accum_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     bp_sum_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|     prd_reg_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine mac_units line 151 in file
                './design/mac_units.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       bo_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 55 in file
        './design/multiplier.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine multiplier line 94 in file
                './design/multiplier.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      out_v_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       ps_reg        | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|       ct_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 93 in file
        './design/divider.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            94            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 77 in file
        './design/rooter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            78            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 7 in file
        './design/rotator.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================

Statistics for case statements in always block at line 9 in file
        './design/shifter.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            10            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 108 in file
        './design/alu_clk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           128            |    auto/auto     |
|           141            |    auto/auto     |
===============================================
Warning:  ./design/alu_clk.v:83: Net la_lr connected to instance shift is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
        in routine alu_clk line 244 in file
                './design/alu_clk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     srt_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_srt_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    srt_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     div_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_mul_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mul_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     ww_mul_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_rD_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|     mod_op_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inB_div_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_div_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     ww_div_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inB_mul_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_sub_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     inB_add_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|    mul_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    add_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    div_rD_v_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     ww_add_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|     inA_add_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 23 in file
        './design/hdu.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            26            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine hdu line 54 in file
                './design/hdu.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  reservations_reg   | Flip-flop |  65   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_processor line 141 in file
                './design/cardinal_processor.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     mem_wr_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine cardinal_processor line 195 in file
                './design/cardinal_processor.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     alu_op_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|     fwdB_E_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     fwdA_E_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    sel_nic_E_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    hdu_ins_v_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      we_E_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       wb_reg        | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|       PC_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     inst_D_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      rD_E_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      rA_E_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      rB_E_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|      opA_E_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      opB_E_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      ww_E_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|    sel_mem_E_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 28 in file
        './design/cardinal_nic.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine cardinal_nic line 28 in file
                './design/cardinal_nic.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  in_ch_buffer_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|     net_do_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|   out_ch_stat_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   in_ch_stat_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      d_out_reg      | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine input_handler line 19 in file
                './design/input_handler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      vc_di_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      empty_reg      | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine output_handler line 32 in file
                './design/output_handler.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      vc_do_reg      | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|      p_arb_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      full_reg       | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine gold_router line 129 in file
                './design/gold_router.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    polarity_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/01/kyletsen/EE577b/Project/cmp/src/adder_byte.db:adder_byte'
Loaded 26 designs.
Current design is 'adder_byte'.
adder_byte adder_clk oe_selector mult_gen fa ha mult_byte ha_block fa_block mac_byte mac_units multiplier divider rooter rotator shifter alu_clk hdu cardinal_processor cardinal_nic input_handler output_handler rte_handler gold_router cardinal_ring cardinal_cmp
# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;
Current design is 'cardinal_cmp'.
{cardinal_cmp}
# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;
Information: Building the design 'reg_file'. (HDL-193)
Warning: Cannot find the design 'reg_file' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor'. (LINK-5)
Warning: Unable to resolve reference 'reg_file' in 'cardinal_processor'. (LINK-5)
Warning: Design 'cardinal_cmp' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 4 instances of design 'cardinal_processor'. (OPT-1056)
Information: Uniquified 4 instances of design 'alu_clk'. (OPT-1056)
Information: Uniquified 4 instances of design 'adder_clk'. (OPT-1056)
Information: Uniquified 32 instances of design 'adder_byte'. (OPT-1056)
Information: Uniquified 4 instances of design 'oe_selector'. (OPT-1056)
Information: Uniquified 4 instances of design 'multiplier'. (OPT-1056)
Information: Uniquified 4 instances of design 'mult_gen'. (OPT-1056)
Information: Uniquified 4 instances of design 'mac_units'. (OPT-1056)
Information: Uniquified 28 instances of design 'mac_byte'. (OPT-1056)
Information: Uniquified 28 instances of design 'mult_byte'. (OPT-1056)
Information: Uniquified 1344 instances of design 'fa'. (OPT-1056)
Information: Uniquified 224 instances of design 'ha'. (OPT-1056)
Information: Uniquified 196 instances of design 'ha_block'. (OPT-1056)
Information: Uniquified 1176 instances of design 'fa_block'. (OPT-1056)
Information: Uniquified 4 instances of design 'divider'. (OPT-1056)
Information: Uniquified 4 instances of design 'rooter'. (OPT-1056)
Information: Uniquified 4 instances of design 'rotator'. (OPT-1056)
Information: Uniquified 4 instances of design 'shifter'. (OPT-1056)
Information: Uniquified 4 instances of design 'cardinal_nic'. (OPT-1056)
Information: Uniquified 4 instances of design 'gold_router'. (OPT-1056)
Information: Uniquified 12 instances of design 'input_handler'. (OPT-1056)
Information: Uniquified 12 instances of design 'output_handler'. (OPT-1056)
Information: Uniquified 4 instances of design 'rte_handler'. (OPT-1056)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_3'. (LINK-3)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_2'. (LINK-3)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_1'. (LINK-3)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_0'. (LINK-3)
1
# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

  Linking design 'cardinal_cmp'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (3111 designs)            /home/viterbi/01/kyletsen/EE577b/Project/cmp/src/cardinal_cmp.db, etc
  gscl45nm (library)          /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb

Information: Building the design 'reg_file'. (HDL-193)
Warning: Cannot find the design 'reg_file' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_3'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor_3'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_2'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor_2'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_1'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor_1'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_0'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor_0'. (LINK-5)
Warning: Unable to resolve reference 'reg_file' in 'cardinal_processor_3'. (LINK-5)
Warning: Unable to resolve reference 'reg_file' in 'cardinal_processor_2'. (LINK-5)
Warning: Unable to resolve reference 'reg_file' in 'cardinal_processor_1'. (LINK-5)
Warning: Unable to resolve reference 'reg_file' in 'cardinal_processor_0'. (LINK-5)
0
# Create a clock with period of 5.
create_clock -name clk -period 20.0 -waveform [list 0 10.0] [get_ports clk]
Warning: Design 'cardinal_cmp' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
set_max_delay 5.0 -to [all_outputs];
Warning: Design 'cardinal_cmp' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_max_delay 5.0 -from [all_inputs];
Warning: Design 'cardinal_cmp' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;
# Perforing synthesis and optimization on the current_design.
compile ;
Warning: Design 'cardinal_cmp' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
============================================================================


Information: There are 4616 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rooter_0'
  Processing 'divider_0'
  Processing 'rotator_0'
  Processing 'shifter_0'
  Processing 'fa_0'
  Processing 'fa_block_0'
  Processing 'ha_0'
  Processing 'ha_block_0'
  Processing 'mult_byte_0'
  Processing 'mac_byte_0'
  Processing 'mac_units_0'
Information: Added key list 'DesignWare' to design 'mac_units_0'. (DDB-72)
  Processing 'mult_gen_0'
  Processing 'multiplier_0'
  Processing 'adder_byte_0'
  Processing 'adder_clk_0'
  Processing 'oe_selector_0'
  Processing 'alu_clk_0'
Information: Added key list 'DesignWare' to design 'alu_clk_0'. (DDB-72)
  Processing 'cardinal_processor_0'
Information: Added key list 'DesignWare' to design 'cardinal_processor_0'. (DDB-72)
Warning: Cell 'U31/U1' (*GEN*298) cannot be exactly translated 1 for 1 into target library.  Ignoring set_compile_directives. (TRANS-9)
Warning: Cell 'U43/U1' (*GEN*286) cannot be exactly translated 1 for 1 into target library.  Ignoring set_compile_directives. (TRANS-9)
  Processing 'mult_byte_27'
  Processing 'mac_byte_27'
  Processing 'mac_units_3'
Information: Added key list 'DesignWare' to design 'mac_units_3'. (DDB-72)
  Processing 'multiplier_3'
  Processing 'alu_clk_3'
Information: Added key list 'DesignWare' to design 'alu_clk_3'. (DDB-72)
  Processing 'cardinal_processor_3'
Information: Added key list 'DesignWare' to design 'cardinal_processor_3'. (DDB-72)
Warning: Cell 'U31/U1' (*GEN*724) cannot be exactly translated 1 for 1 into target library.  Ignoring set_compile_directives. (TRANS-9)
Warning: Cell 'U43/U1' (*GEN*712) cannot be exactly translated 1 for 1 into target library.  Ignoring set_compile_directives. (TRANS-9)
  Processing 'cardinal_nic_0'
  Processing 'rte_handler_0'
  Processing 'output_handler_0'
Information: The register 'vc_do_reg[1][55]' is a constant and will be removed. (OPT-1206)
Information: The register 'vc_do_reg[0][55]' is a constant and will be removed. (OPT-1206)
  Processing 'input_handler_0'
  Processing 'gold_router_0'
  Processing 'gold_router_3'
  Processing 'cardinal_ring'
  Processing 'cardinal_cmp'
Information: Building the design 'reg_file'. (HDL-193)
Warning: Cannot find the design 'reg_file' in the library 'WORK'. (LBR-1)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_3'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor_3'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_0'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor_0'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_0'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor_0'. (LINK-5)
Error: Width mismatch on port 'op_delay' of reference to 'hdu' in 'cardinal_processor_0'. (LINK-3)
Warning: Unable to resolve reference 'hdu' in 'cardinal_processor_0'. (LINK-5)
Warning: Unable to resolve reference 'reg_file' in 'cardinal_processor_3'. (LINK-5)
Warning: Unable to resolve reference 'reg_file' in 'cardinal_processor_0'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
