// Seed: 1489877866
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  supply0 id_8;
  wire id_9;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  uwire id_4,
    input  wor   id_5,
    output wire  id_6
);
  wire module_1;
  wire id_8;
  always @(1) id_6 = id_4#(.id_2(""));
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
