// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module write_output (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        outputs_0_0_V_dout,
        outputs_0_0_V_empty_n,
        outputs_0_0_V_read,
        outputs_0_1_V_dout,
        outputs_0_1_V_empty_n,
        outputs_0_1_V_read,
        outputs_0_2_V_dout,
        outputs_0_2_V_empty_n,
        outputs_0_2_V_read,
        outputs_0_3_V_dout,
        outputs_0_3_V_empty_n,
        outputs_0_3_V_read,
        outputs_1_0_V_dout,
        outputs_1_0_V_empty_n,
        outputs_1_0_V_read,
        outputs_1_1_V_dout,
        outputs_1_1_V_empty_n,
        outputs_1_1_V_read,
        outputs_1_2_V_dout,
        outputs_1_2_V_empty_n,
        outputs_1_2_V_read,
        outputs_1_3_V_dout,
        outputs_1_3_V_empty_n,
        outputs_1_3_V_read,
        out_0_TDATA,
        out_0_TVALID,
        out_0_TREADY,
        out_1_TDATA,
        out_1_TVALID,
        out_1_TREADY,
        out_0_TKEEP,
        out_1_TKEEP,
        out_0_TSTRB,
        out_1_TSTRB,
        out_0_TLAST,
        out_1_TLAST
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] outputs_0_0_V_dout;
input   outputs_0_0_V_empty_n;
output   outputs_0_0_V_read;
input  [15:0] outputs_0_1_V_dout;
input   outputs_0_1_V_empty_n;
output   outputs_0_1_V_read;
input  [15:0] outputs_0_2_V_dout;
input   outputs_0_2_V_empty_n;
output   outputs_0_2_V_read;
input  [15:0] outputs_0_3_V_dout;
input   outputs_0_3_V_empty_n;
output   outputs_0_3_V_read;
input  [15:0] outputs_1_0_V_dout;
input   outputs_1_0_V_empty_n;
output   outputs_1_0_V_read;
input  [15:0] outputs_1_1_V_dout;
input   outputs_1_1_V_empty_n;
output   outputs_1_1_V_read;
input  [15:0] outputs_1_2_V_dout;
input   outputs_1_2_V_empty_n;
output   outputs_1_2_V_read;
input  [15:0] outputs_1_3_V_dout;
input   outputs_1_3_V_empty_n;
output   outputs_1_3_V_read;
output  [63:0] out_0_TDATA;
output   out_0_TVALID;
input   out_0_TREADY;
output  [63:0] out_1_TDATA;
output   out_1_TVALID;
input   out_1_TREADY;
output  [7:0] out_0_TKEEP;
output  [7:0] out_1_TKEEP;
output  [7:0] out_0_TSTRB;
output  [7:0] out_1_TSTRB;
output  [0:0] out_0_TLAST;
output  [0:0] out_1_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg outputs_0_0_V_read;
reg outputs_0_1_V_read;
reg outputs_0_2_V_read;
reg outputs_0_3_V_read;
reg outputs_1_0_V_read;
reg outputs_1_1_V_read;
reg outputs_1_2_V_read;
reg outputs_1_3_V_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] sent_0;
reg   [31:0] sent_1;
reg    outputs_0_0_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln41_fu_357_p2;
wire   [1:0] trunc_ln159_fu_369_p1;
reg    outputs_0_1_V_blk_n;
reg    outputs_0_2_V_blk_n;
reg    outputs_0_3_V_blk_n;
reg    outputs_1_0_V_blk_n;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln41_1_fu_557_p2;
wire   [1:0] trunc_ln159_1_fu_569_p1;
reg    outputs_1_1_V_blk_n;
reg    outputs_1_2_V_blk_n;
reg    outputs_1_3_V_blk_n;
reg    out_0_TDATA_blk_n;
wire    ap_CS_fsm_state5;
reg    out_1_TDATA_blk_n;
wire    ap_CS_fsm_state9;
wire   [2:0] add_ln36_fu_334_p2;
reg   [2:0] add_ln36_reg_737;
wire    ap_CS_fsm_state2;
wire   [2:0] add_ln41_fu_363_p2;
reg   [2:0] add_ln41_reg_755;
reg    ap_predicate_op49_read_state3;
reg    ap_predicate_op51_read_state3;
reg    ap_predicate_op53_read_state3;
reg    ap_predicate_op55_read_state3;
reg    ap_block_state3;
reg    ap_block_state3_io;
wire   [6:0] add_ln44_fu_516_p2;
wire    ap_CS_fsm_state4;
wire   [6:0] add_ln45_fu_522_p2;
wire   [2:0] add_ln36_1_fu_539_p2;
reg   [2:0] add_ln36_1_reg_806;
wire    ap_CS_fsm_state6;
wire    regslice_both_out_0_V_data_V_U_apdone_blk;
wire    regslice_both_out_1_V_data_V_U_apdone_blk;
reg    ap_block_state6;
wire   [2:0] add_ln41_1_fu_563_p2;
reg   [2:0] add_ln41_1_reg_817;
reg    ap_predicate_op113_read_state7;
reg    ap_predicate_op115_read_state7;
reg    ap_predicate_op117_read_state7;
reg    ap_predicate_op119_read_state7;
reg    ap_block_state7;
reg    ap_block_state7_io;
wire   [0:0] icmp_ln389_1_fu_573_p2;
reg   [0:0] icmp_ln389_1_reg_845;
wire   [6:0] sub_ln389_2_fu_579_p2;
reg   [6:0] sub_ln389_2_reg_853;
wire   [6:0] add_ln44_1_fu_711_p2;
wire    ap_CS_fsm_state8;
wire   [6:0] add_ln45_1_fu_717_p2;
reg   [2:0] j_0_0_reg_194;
reg    ap_block_state1;
reg   [6:0] Hi_assign_0_reg_205;
wire   [0:0] icmp_ln36_fu_328_p2;
reg   [6:0] Lo_assign_0_reg_217;
reg   [2:0] k_0_0_reg_229;
reg   [15:0] tmp_0_reg_240;
reg   [2:0] j_0_1_reg_253;
reg   [6:0] Hi_assign_1_reg_264;
wire   [0:0] icmp_ln36_1_fu_533_p2;
reg   [6:0] Lo_assign_1_reg_276;
reg   [2:0] k_0_1_reg_288;
reg   [15:0] tmp_19_reg_299;
wire   [0:0] icmp_ln53_fu_340_p2;
wire   [31:0] add_ln48_fu_373_p2;
wire   [0:0] icmp_ln53_1_fu_545_p2;
wire   [31:0] add_ln48_1_fu_585_p2;
reg   [63:0] tmp_data_V_fu_102;
wire   [63:0] or_ln389_fu_510_p2;
reg   [63:0] tmp_data_V_1_fu_106;
wire   [63:0] or_ln389_1_fu_705_p2;
wire   [0:0] icmp_ln389_fu_396_p2;
wire   [6:0] sub_ln389_fu_402_p2;
wire   [6:0] select_ln389_fu_408_p3;
wire   [6:0] select_ln389_2_fu_424_p3;
wire   [6:0] select_ln389_1_fu_416_p3;
wire   [6:0] sub_ln389_1_fu_432_p2;
wire  signed [63:0] sext_ln241_fu_392_p1;
wire   [63:0] zext_ln389_fu_438_p1;
wire   [63:0] shl_ln389_fu_450_p2;
reg   [63:0] tmp_6_fu_456_p4;
wire   [63:0] zext_ln389_1_fu_442_p1;
wire   [63:0] zext_ln389_2_fu_446_p1;
wire   [63:0] shl_ln389_1_fu_474_p2;
wire   [63:0] lshr_ln389_fu_480_p2;
wire   [63:0] and_ln389_fu_486_p2;
wire   [63:0] xor_ln389_fu_492_p2;
wire   [63:0] select_ln389_3_fu_466_p3;
wire   [63:0] and_ln389_1_fu_498_p2;
wire   [63:0] and_ln389_2_fu_504_p2;
wire   [6:0] select_ln389_4_fu_608_p3;
wire   [6:0] select_ln389_6_fu_622_p3;
wire   [6:0] select_ln389_5_fu_615_p3;
wire   [6:0] sub_ln389_3_fu_628_p2;
wire  signed [63:0] sext_ln241_1_fu_604_p1;
wire   [63:0] zext_ln389_3_fu_634_p1;
wire   [63:0] shl_ln389_2_fu_646_p2;
reg   [63:0] tmp_11_fu_652_p4;
wire   [63:0] zext_ln389_4_fu_638_p1;
wire   [63:0] zext_ln389_5_fu_642_p1;
wire   [63:0] shl_ln389_3_fu_669_p2;
wire   [63:0] lshr_ln389_1_fu_675_p2;
wire   [63:0] and_ln389_3_fu_681_p2;
wire   [63:0] xor_ln389_1_fu_687_p2;
wire   [63:0] select_ln389_7_fu_662_p3;
wire   [63:0] and_ln389_4_fu_693_p2;
wire   [63:0] and_ln389_5_fu_699_p2;
reg   [8:0] ap_NS_fsm;
reg    out_0_TVALID_int;
wire    out_0_TREADY_int;
wire    regslice_both_out_0_V_data_V_U_vld_out;
reg    out_1_TVALID_int;
wire    out_1_TREADY_int;
wire    regslice_both_out_1_V_data_V_U_vld_out;
wire    regslice_both_out_0_V_keep_V_U_apdone_blk;
wire    regslice_both_out_0_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_0_V_keep_V_U_vld_out;
wire    regslice_both_out_1_V_keep_V_U_apdone_blk;
wire    regslice_both_out_1_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_1_V_keep_V_U_vld_out;
wire    regslice_both_out_0_V_strb_V_U_apdone_blk;
wire    regslice_both_out_0_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_0_V_strb_V_U_vld_out;
wire    regslice_both_out_1_V_strb_V_U_apdone_blk;
wire    regslice_both_out_1_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_1_V_strb_V_U_vld_out;
wire    regslice_both_out_0_V_last_V_U_apdone_blk;
wire   [0:0] out_0_TLAST_int;
wire    regslice_both_out_0_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_0_V_last_V_U_vld_out;
wire    regslice_both_out_1_V_last_V_U_apdone_blk;
wire   [0:0] out_1_TLAST_int;
wire    regslice_both_out_1_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_1_V_last_V_U_vld_out;
reg    ap_condition_607;
reg    ap_condition_269;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 sent_0 = 32'd0;
#0 sent_1 = 32'd0;
end

regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_0_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(tmp_data_V_fu_102),
    .vld_in(out_0_TVALID_int),
    .ack_in(out_0_TREADY_int),
    .data_out(out_0_TDATA),
    .vld_out(regslice_both_out_0_V_data_V_U_vld_out),
    .ack_out(out_0_TREADY),
    .apdone_blk(regslice_both_out_0_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_out_1_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(tmp_data_V_1_fu_106),
    .vld_in(out_1_TVALID_int),
    .ack_in(out_1_TREADY_int),
    .data_out(out_1_TDATA),
    .vld_out(regslice_both_out_1_V_data_V_U_vld_out),
    .ack_out(out_1_TREADY),
    .apdone_blk(regslice_both_out_1_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_0_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(8'd255),
    .vld_in(out_0_TVALID_int),
    .ack_in(regslice_both_out_0_V_keep_V_U_ack_in_dummy),
    .data_out(out_0_TKEEP),
    .vld_out(regslice_both_out_0_V_keep_V_U_vld_out),
    .ack_out(out_0_TREADY),
    .apdone_blk(regslice_both_out_0_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_1_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(8'd255),
    .vld_in(out_1_TVALID_int),
    .ack_in(regslice_both_out_1_V_keep_V_U_ack_in_dummy),
    .data_out(out_1_TKEEP),
    .vld_out(regslice_both_out_1_V_keep_V_U_vld_out),
    .ack_out(out_1_TREADY),
    .apdone_blk(regslice_both_out_1_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_0_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(8'd0),
    .vld_in(out_0_TVALID_int),
    .ack_in(regslice_both_out_0_V_strb_V_U_ack_in_dummy),
    .data_out(out_0_TSTRB),
    .vld_out(regslice_both_out_0_V_strb_V_U_vld_out),
    .ack_out(out_0_TREADY),
    .apdone_blk(regslice_both_out_0_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_1_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(8'd0),
    .vld_in(out_1_TVALID_int),
    .ack_in(regslice_both_out_1_V_strb_V_U_ack_in_dummy),
    .data_out(out_1_TSTRB),
    .vld_out(regslice_both_out_1_V_strb_V_U_vld_out),
    .ack_out(out_1_TREADY),
    .apdone_blk(regslice_both_out_1_V_strb_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_0_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(out_0_TLAST_int),
    .vld_in(out_0_TVALID_int),
    .ack_in(regslice_both_out_0_V_last_V_U_ack_in_dummy),
    .data_out(out_0_TLAST),
    .vld_out(regslice_both_out_0_V_last_V_U_vld_out),
    .ack_out(out_0_TREADY),
    .apdone_blk(regslice_both_out_0_V_last_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_1_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(out_1_TLAST_int),
    .vld_in(out_1_TVALID_int),
    .ack_in(regslice_both_out_1_V_last_V_U_ack_in_dummy),
    .data_out(out_1_TLAST),
    .vld_out(regslice_both_out_1_V_last_V_U_vld_out),
    .ack_out(out_1_TREADY),
    .apdone_blk(regslice_both_out_1_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln36_1_fu_533_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_fu_328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Hi_assign_0_reg_205 <= 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        Hi_assign_0_reg_205 <= add_ln44_fu_516_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (icmp_ln36_1_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Hi_assign_1_reg_264 <= 7'd15;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        Hi_assign_1_reg_264 <= add_ln44_1_fu_711_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_fu_328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        Lo_assign_0_reg_217 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        Lo_assign_0_reg_217 <= add_ln45_fu_522_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (icmp_ln36_1_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        Lo_assign_1_reg_276 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        Lo_assign_1_reg_276 <= add_ln45_1_fu_717_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((out_0_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        j_0_0_reg_194 <= add_ln36_reg_737;
    end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        j_0_0_reg_194 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((out_1_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        j_0_1_reg_253 <= add_ln36_1_reg_806;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_328_p2 == 1'd1))) begin
        j_0_1_reg_253 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln36_fu_328_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        k_0_0_reg_229 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        k_0_0_reg_229 <= add_ln41_reg_755;
    end
end

always @ (posedge ap_clk) begin
    if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (icmp_ln36_1_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        k_0_1_reg_288 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        k_0_1_reg_288 <= add_ln41_1_reg_817;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (icmp_ln41_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        sent_0 <= add_ln48_fu_373_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln53_fu_340_p2 == 1'd1) & (icmp_ln36_fu_328_p2 == 1'd1))) begin
        sent_0 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln41_1_fu_557_p2 == 1'd1))) begin
        sent_1 <= add_ln48_1_fu_585_p2;
    end else if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln53_1_fu_545_p2 == 1'd1) & (icmp_ln36_1_fu_533_p2 == 1'd1))) begin
        sent_1 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_607)) begin
        if ((trunc_ln159_fu_369_p1 == 2'd0)) begin
            tmp_0_reg_240 <= outputs_0_0_V_dout;
        end else if ((trunc_ln159_fu_369_p1 == 2'd1)) begin
            tmp_0_reg_240 <= outputs_0_1_V_dout;
        end else if ((trunc_ln159_fu_369_p1 == 2'd2)) begin
            tmp_0_reg_240 <= outputs_0_2_V_dout;
        end else if ((trunc_ln159_fu_369_p1 == 2'd3)) begin
            tmp_0_reg_240 <= outputs_0_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_269)) begin
        if ((trunc_ln159_1_fu_569_p1 == 2'd0)) begin
            tmp_19_reg_299 <= outputs_1_0_V_dout;
        end else if ((trunc_ln159_1_fu_569_p1 == 2'd1)) begin
            tmp_19_reg_299 <= outputs_1_1_V_dout;
        end else if ((trunc_ln159_1_fu_569_p1 == 2'd2)) begin
            tmp_19_reg_299 <= outputs_1_2_V_dout;
        end else if ((trunc_ln159_1_fu_569_p1 == 2'd3)) begin
            tmp_19_reg_299 <= outputs_1_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        tmp_data_V_1_fu_106 <= or_ln389_1_fu_705_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_328_p2 == 1'd1))) begin
        tmp_data_V_1_fu_106 <= tmp_data_V_fu_102;
    end
end

always @ (posedge ap_clk) begin
    if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state6))) begin
        add_ln36_1_reg_806 <= add_ln36_1_fu_539_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln36_reg_737 <= add_ln36_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7))) begin
        add_ln41_1_reg_817 <= add_ln41_1_fu_563_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln41_reg_755 <= add_ln41_fu_363_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (icmp_ln41_1_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        icmp_ln389_1_reg_845 <= icmp_ln389_1_fu_573_p2;
        sub_ln389_2_reg_853 <= sub_ln389_2_fu_579_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_data_V_fu_102 <= or_ln389_fu_510_p2;
    end
end

always @ (*) begin
    if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln36_1_fu_533_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln36_1_fu_533_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((icmp_ln41_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3)))) begin
        out_0_TDATA_blk_n = out_0_TREADY_int;
    end else begin
        out_0_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (icmp_ln41_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        out_0_TVALID_int = 1'b1;
    end else begin
        out_0_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state7) & (icmp_ln41_1_fu_557_p2 == 1'd1)))) begin
        out_1_TDATA_blk_n = out_1_TREADY_int;
    end else begin
        out_1_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln41_1_fu_557_p2 == 1'd1))) begin
        out_1_TVALID_int = 1'b1;
    end else begin
        out_1_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln159_fu_369_p1 == 2'd0) & (icmp_ln41_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        outputs_0_0_V_blk_n = outputs_0_0_V_empty_n;
    end else begin
        outputs_0_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (ap_predicate_op53_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        outputs_0_0_V_read = 1'b1;
    end else begin
        outputs_0_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln159_fu_369_p1 == 2'd1) & (icmp_ln41_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        outputs_0_1_V_blk_n = outputs_0_1_V_empty_n;
    end else begin
        outputs_0_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (ap_predicate_op51_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        outputs_0_1_V_read = 1'b1;
    end else begin
        outputs_0_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln159_fu_369_p1 == 2'd2) & (icmp_ln41_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        outputs_0_2_V_blk_n = outputs_0_2_V_empty_n;
    end else begin
        outputs_0_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (ap_predicate_op49_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        outputs_0_2_V_read = 1'b1;
    end else begin
        outputs_0_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln159_fu_369_p1 == 2'd3) & (icmp_ln41_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        outputs_0_3_V_blk_n = outputs_0_3_V_empty_n;
    end else begin
        outputs_0_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (ap_predicate_op55_read_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        outputs_0_3_V_read = 1'b1;
    end else begin
        outputs_0_3_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln159_1_fu_569_p1 == 2'd0) & (icmp_ln41_1_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        outputs_1_0_V_blk_n = outputs_1_0_V_empty_n;
    end else begin
        outputs_1_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (ap_predicate_op117_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        outputs_1_0_V_read = 1'b1;
    end else begin
        outputs_1_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln159_1_fu_569_p1 == 2'd1) & (icmp_ln41_1_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        outputs_1_1_V_blk_n = outputs_1_1_V_empty_n;
    end else begin
        outputs_1_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (ap_predicate_op115_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        outputs_1_1_V_read = 1'b1;
    end else begin
        outputs_1_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln159_1_fu_569_p1 == 2'd2) & (icmp_ln41_1_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        outputs_1_2_V_blk_n = outputs_1_2_V_empty_n;
    end else begin
        outputs_1_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (ap_predicate_op113_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        outputs_1_2_V_read = 1'b1;
    end else begin
        outputs_1_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln41_1_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7) & (trunc_ln159_1_fu_569_p1 == 2'd3))) begin
        outputs_1_3_V_blk_n = outputs_1_3_V_empty_n;
    end else begin
        outputs_1_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (ap_predicate_op119_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        outputs_1_3_V_read = 1'b1;
    end else begin
        outputs_1_3_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_328_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (icmp_ln41_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (icmp_ln41_fu_357_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (((out_0_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state6) & (icmp_ln36_1_fu_533_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1)) & (icmp_ln36_1_fu_533_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (icmp_ln41_1_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if ((~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (1'b1 == ap_CS_fsm_state7) & (icmp_ln41_1_fu_557_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if (((out_1_TREADY_int == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln36_1_fu_539_p2 = (j_0_1_reg_253 + 3'd1);

assign add_ln36_fu_334_p2 = (j_0_0_reg_194 + 3'd1);

assign add_ln41_1_fu_563_p2 = (k_0_1_reg_288 + 3'd1);

assign add_ln41_fu_363_p2 = (k_0_0_reg_229 + 3'd1);

assign add_ln44_1_fu_711_p2 = (Hi_assign_1_reg_264 + 7'd16);

assign add_ln44_fu_516_p2 = (Hi_assign_0_reg_205 + 7'd16);

assign add_ln45_1_fu_717_p2 = (Lo_assign_1_reg_276 + 7'd16);

assign add_ln45_fu_522_p2 = (Lo_assign_0_reg_217 + 7'd16);

assign add_ln48_1_fu_585_p2 = (sent_1 + 32'd1);

assign add_ln48_fu_373_p2 = (sent_0 + 32'd1);

assign and_ln389_1_fu_498_p2 = (xor_ln389_fu_492_p2 & tmp_data_V_fu_102);

assign and_ln389_2_fu_504_p2 = (select_ln389_3_fu_466_p3 & and_ln389_fu_486_p2);

assign and_ln389_3_fu_681_p2 = (shl_ln389_3_fu_669_p2 & lshr_ln389_1_fu_675_p2);

assign and_ln389_4_fu_693_p2 = (xor_ln389_1_fu_687_p2 & tmp_data_V_1_fu_106);

assign and_ln389_5_fu_699_p2 = (select_ln389_7_fu_662_p3 & and_ln389_3_fu_681_p2);

assign and_ln389_fu_486_p2 = (shl_ln389_1_fu_474_p2 & lshr_ln389_fu_480_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3 = (((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_state3_io = ((icmp_ln41_fu_357_p2 == 1'd1) & (out_0_TREADY_int == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((regslice_both_out_1_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_0_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_block_state7 = (((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1)));
end

always @ (*) begin
    ap_block_state7_io = ((out_1_TREADY_int == 1'b0) & (icmp_ln41_1_fu_557_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_269 = (~((1'b1 == ap_block_state7_io) | ((outputs_1_3_V_empty_n == 1'b0) & (ap_predicate_op119_read_state7 == 1'b1)) | ((outputs_1_0_V_empty_n == 1'b0) & (ap_predicate_op117_read_state7 == 1'b1)) | ((outputs_1_1_V_empty_n == 1'b0) & (ap_predicate_op115_read_state7 == 1'b1)) | ((outputs_1_2_V_empty_n == 1'b0) & (ap_predicate_op113_read_state7 == 1'b1))) & (icmp_ln41_1_fu_557_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7));
end

always @ (*) begin
    ap_condition_607 = (~((1'b1 == ap_block_state3_io) | ((outputs_0_3_V_empty_n == 1'b0) & (ap_predicate_op55_read_state3 == 1'b1)) | ((outputs_0_0_V_empty_n == 1'b0) & (ap_predicate_op53_read_state3 == 1'b1)) | ((outputs_0_1_V_empty_n == 1'b0) & (ap_predicate_op51_read_state3 == 1'b1)) | ((outputs_0_2_V_empty_n == 1'b0) & (ap_predicate_op49_read_state3 == 1'b1))) & (icmp_ln41_fu_357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3));
end

always @ (*) begin
    ap_predicate_op113_read_state7 = ((trunc_ln159_1_fu_569_p1 == 2'd2) & (icmp_ln41_1_fu_557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op115_read_state7 = ((trunc_ln159_1_fu_569_p1 == 2'd1) & (icmp_ln41_1_fu_557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op117_read_state7 = ((trunc_ln159_1_fu_569_p1 == 2'd0) & (icmp_ln41_1_fu_557_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op119_read_state7 = ((icmp_ln41_1_fu_557_p2 == 1'd0) & (trunc_ln159_1_fu_569_p1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op49_read_state3 = ((trunc_ln159_fu_369_p1 == 2'd2) & (icmp_ln41_fu_357_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op51_read_state3 = ((trunc_ln159_fu_369_p1 == 2'd1) & (icmp_ln41_fu_357_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op53_read_state3 = ((trunc_ln159_fu_369_p1 == 2'd0) & (icmp_ln41_fu_357_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op55_read_state3 = ((trunc_ln159_fu_369_p1 == 2'd3) & (icmp_ln41_fu_357_p2 == 1'd0));
end

assign icmp_ln36_1_fu_533_p2 = ((j_0_1_reg_253 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_328_p2 = ((j_0_0_reg_194 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln389_1_fu_573_p2 = ((Lo_assign_1_reg_276 > Hi_assign_1_reg_264) ? 1'b1 : 1'b0);

assign icmp_ln389_fu_396_p2 = ((Lo_assign_0_reg_217 > Hi_assign_0_reg_205) ? 1'b1 : 1'b0);

assign icmp_ln41_1_fu_557_p2 = ((k_0_1_reg_288 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_357_p2 = ((k_0_0_reg_229 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln53_1_fu_545_p2 = (($signed(sent_1) > $signed(32'd254)) ? 1'b1 : 1'b0);

assign icmp_ln53_fu_340_p2 = (($signed(sent_0) > $signed(32'd254)) ? 1'b1 : 1'b0);

assign lshr_ln389_1_fu_675_p2 = 64'd18446744073709551615 >> zext_ln389_5_fu_642_p1;

assign lshr_ln389_fu_480_p2 = 64'd18446744073709551615 >> zext_ln389_2_fu_446_p1;

assign or_ln389_1_fu_705_p2 = (and_ln389_5_fu_699_p2 | and_ln389_4_fu_693_p2);

assign or_ln389_fu_510_p2 = (and_ln389_2_fu_504_p2 | and_ln389_1_fu_498_p2);

assign out_0_TLAST_int = ((add_ln48_fu_373_p2 == 32'd255) ? 1'b1 : 1'b0);

assign out_0_TVALID = regslice_both_out_0_V_data_V_U_vld_out;

assign out_1_TLAST_int = ((add_ln48_1_fu_585_p2 == 32'd255) ? 1'b1 : 1'b0);

assign out_1_TVALID = regslice_both_out_1_V_data_V_U_vld_out;

assign select_ln389_1_fu_416_p3 = ((icmp_ln389_fu_396_p2[0:0] === 1'b1) ? Hi_assign_0_reg_205 : Lo_assign_0_reg_217);

assign select_ln389_2_fu_424_p3 = ((icmp_ln389_fu_396_p2[0:0] === 1'b1) ? sub_ln389_fu_402_p2 : Lo_assign_0_reg_217);

assign select_ln389_3_fu_466_p3 = ((icmp_ln389_fu_396_p2[0:0] === 1'b1) ? tmp_6_fu_456_p4 : shl_ln389_fu_450_p2);

assign select_ln389_4_fu_608_p3 = ((icmp_ln389_1_reg_845[0:0] === 1'b1) ? Lo_assign_1_reg_276 : Hi_assign_1_reg_264);

assign select_ln389_5_fu_615_p3 = ((icmp_ln389_1_reg_845[0:0] === 1'b1) ? Hi_assign_1_reg_264 : Lo_assign_1_reg_276);

assign select_ln389_6_fu_622_p3 = ((icmp_ln389_1_reg_845[0:0] === 1'b1) ? sub_ln389_2_reg_853 : Lo_assign_1_reg_276);

assign select_ln389_7_fu_662_p3 = ((icmp_ln389_1_reg_845[0:0] === 1'b1) ? tmp_11_fu_652_p4 : shl_ln389_2_fu_646_p2);

assign select_ln389_fu_408_p3 = ((icmp_ln389_fu_396_p2[0:0] === 1'b1) ? Lo_assign_0_reg_217 : Hi_assign_0_reg_205);

assign sext_ln241_1_fu_604_p1 = $signed(tmp_19_reg_299);

assign sext_ln241_fu_392_p1 = $signed(tmp_0_reg_240);

assign shl_ln389_1_fu_474_p2 = 64'd18446744073709551615 << zext_ln389_1_fu_442_p1;

assign shl_ln389_2_fu_646_p2 = sext_ln241_1_fu_604_p1 << zext_ln389_3_fu_634_p1;

assign shl_ln389_3_fu_669_p2 = 64'd18446744073709551615 << zext_ln389_4_fu_638_p1;

assign shl_ln389_fu_450_p2 = sext_ln241_fu_392_p1 << zext_ln389_fu_438_p1;

assign sub_ln389_1_fu_432_p2 = (7'd63 - select_ln389_fu_408_p3);

assign sub_ln389_2_fu_579_p2 = (7'd63 - Lo_assign_1_reg_276);

assign sub_ln389_3_fu_628_p2 = (7'd63 - select_ln389_4_fu_608_p3);

assign sub_ln389_fu_402_p2 = (7'd63 - Lo_assign_0_reg_217);

integer ap_tvar_int_0;

always @ (shl_ln389_2_fu_646_p2) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 - 0) begin
            tmp_11_fu_652_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_11_fu_652_p4[ap_tvar_int_0] = shl_ln389_2_fu_646_p2[63 - ap_tvar_int_0];
        end
    end
end

integer ap_tvar_int_1;

always @ (shl_ln389_fu_450_p2) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_6_fu_456_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_6_fu_456_p4[ap_tvar_int_1] = shl_ln389_fu_450_p2[63 - ap_tvar_int_1];
        end
    end
end

assign trunc_ln159_1_fu_569_p1 = k_0_1_reg_288[1:0];

assign trunc_ln159_fu_369_p1 = k_0_0_reg_229[1:0];

assign xor_ln389_1_fu_687_p2 = (64'd18446744073709551615 ^ and_ln389_3_fu_681_p2);

assign xor_ln389_fu_492_p2 = (64'd18446744073709551615 ^ and_ln389_fu_486_p2);

assign zext_ln389_1_fu_442_p1 = select_ln389_1_fu_416_p3;

assign zext_ln389_2_fu_446_p1 = sub_ln389_1_fu_432_p2;

assign zext_ln389_3_fu_634_p1 = select_ln389_6_fu_622_p3;

assign zext_ln389_4_fu_638_p1 = select_ln389_5_fu_615_p3;

assign zext_ln389_5_fu_642_p1 = sub_ln389_3_fu_628_p2;

assign zext_ln389_fu_438_p1 = select_ln389_2_fu_424_p3;

endmodule //write_output
