Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/chand/Desktop/EE214/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 2b6c8bfa17474a34956d65d3537bb155 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CombCirc_tb_behav xil_defaultlib.CombCirc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CombCirc
Compiling module xil_defaultlib.CombCirc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CombCirc_tb_behav
