{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667239880655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667239880657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 31 14:11:20 2022 " "Processing started: Mon Oct 31 14:11:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667239880657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239880657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239880657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667239881307 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667239881307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/display/src/seven_seg/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/display/src/seven_seg/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "../../src/display/src/seven_seg/src/seven_seg.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/display/src/seven_seg/src/seven_seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887860 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/display/src/seven_seg/src/seven_seg.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/display/src/seven_seg/src/seven_seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/display/src/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/display/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-beh " "Found design unit 1: double_dabble-beh" {  } { { "../../src/display/src/double_dabble.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/display/src/double_dabble.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887872 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/display/src/double_dabble.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/display/src/double_dabble.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/display/src/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/display/src/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-beh " "Found design unit 1: display-beh" {  } { { "../../src/display/src/display.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/display/src/display.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887881 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../../src/display/src/display.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/display/src/display.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/calculator/src/state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/calculator/src/state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_machine-beh " "Found design unit 1: State_machine-beh" {  } { { "../../src/calculator/src/State_machine.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/State_machine.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887894 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_machine " "Found entity 1: State_machine" {  } { { "../../src/calculator/src/State_machine.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/State_machine.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/calculator/src/calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/calculator/src/calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculator-beh " "Found design unit 1: calculator-beh" {  } { { "../../src/calculator/src/calculator.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/calculator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887904 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "../../src/calculator/src/calculator.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/calculator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/calculator/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/calculator/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-beh " "Found design unit 1: alu-beh" {  } { { "../../src/calculator/src/alu.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/alu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887912 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../src/calculator/src/alu.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/calculator/src/memory/src/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/calculator/src/memory/src/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-beh " "Found design unit 1: memory-beh" {  } { { "../../src/calculator/src/memory/src/memory.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/memory/src/memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887923 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../src/calculator/src/memory/src/memory.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/memory/src/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-beh " "Found design unit 1: synchronizer-beh" {  } { { "../../src/synchronizer.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/synchronizer.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887935 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../src/synchronizer.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887943 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/cpet343/lab6/topost/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/cpet343/lab6/topost/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887952 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239887952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239887952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667239888031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:sync_ex " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:sync_ex\"" {  } { { "../../src/top.vhd" "sync_ex" { Text "S:/Documents/CPET343/lab6/toPost/src/top.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_input " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_input\"" {  } { { "../../src/top.vhd" "sync_input" { Text "S:/Documents/CPET343/lab6/toPost/src/top.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_op " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_op\"" {  } { { "../../src/top.vhd" "sync_op" { Text "S:/Documents/CPET343/lab6/toPost/src/top.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:bin2hex_dis " "Elaborating entity \"display\" for hierarchy \"display:bin2hex_dis\"" {  } { { "../../src/top.vhd" "bin2hex_dis" { Text "S:/Documents/CPET343/lab6/toPost/src/top.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg display:bin2hex_dis\|seven_seg:display_one " "Elaborating entity \"seven_seg\" for hierarchy \"display:bin2hex_dis\|seven_seg:display_one\"" {  } { { "../../src/display/src/display.vhd" "display_one" { Text "S:/Documents/CPET343/lab6/toPost/src/display/src/display.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble display:bin2hex_dis\|double_dabble:presto_chango " "Elaborating entity \"double_dabble\" for hierarchy \"display:bin2hex_dis\|double_dabble:presto_chango\"" {  } { { "../../src/display/src/display.vhd" "presto_chango" { Text "S:/Documents/CPET343/lab6/toPost/src/display/src/display.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:math " "Elaborating entity \"calculator\" for hierarchy \"calculator:math\"" {  } { { "../../src/top.vhd" "math" { Text "S:/Documents/CPET343/lab6/toPost/src/top.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine calculator:math\|State_machine:state_changer " "Elaborating entity \"State_machine\" for hierarchy \"calculator:math\|State_machine:state_changer\"" {  } { { "../../src/calculator/src/calculator.vhd" "state_changer" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/calculator.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory calculator:math\|memory:ram_gen " "Elaborating entity \"memory\" for hierarchy \"calculator:math\|memory:ram_gen\"" {  } { { "../../src/calculator/src/calculator.vhd" "ram_gen" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/calculator.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu calculator:math\|alu:math " "Elaborating entity \"alu\" for hierarchy \"calculator:math\|alu:math\"" {  } { { "../../src/calculator/src/calculator.vhd" "math" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/calculator.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239888926 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "calculator:math\|memory:ram_gen\|RAM " "RAM logic \"calculator:math\|memory:ram_gen\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "../../src/calculator/src/memory/src/memory.vhd" "RAM" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/memory/src/memory.vhd" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1667239890011 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1667239890011 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator:math\|alu:math\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator:math\|alu:math\|Div0\"" {  } { { "../../src/calculator/src/alu.vhd" "Div0" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/alu.vhd" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1667239890123 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1667239890123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:math\|alu:math\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculator:math\|alu:math\|lpm_divide:Div0\"" {  } { { "../../src/calculator/src/alu.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/alu.vhd" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239890887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:math\|alu:math\|lpm_divide:Div0 " "Instantiated megafunction \"calculator:math\|alu:math\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239890887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239890887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239890887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667239890887 ""}  } { { "../../src/calculator/src/alu.vhd" "" { Text "S:/Documents/CPET343/lab6/toPost/src/calculator/src/alu.vhd" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667239890887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7dm " "Found entity 1: lpm_divide_7dm" {  } { { "db/lpm_divide_7dm.tdf" "" { Text "S:/Documents/CPET343/lab6/toPost/HW/project/db/lpm_divide_7dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239890952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239890952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "S:/Documents/CPET343/lab6/toPost/HW/project/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239891053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239891053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "S:/Documents/CPET343/lab6/toPost/HW/project/db/alt_u_div_03f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667239891207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239891207 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667239892327 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667239892730 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667239893534 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667239893534 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "496 " "Implemented 496 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667239894106 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667239894106 ""} { "Info" "ICUT_CUT_TM_LCELLS" "454 " "Implemented 454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667239894106 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1667239894106 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667239894106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4917 " "Peak virtual memory: 4917 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667239894263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 31 14:11:34 2022 " "Processing ended: Mon Oct 31 14:11:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667239894263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667239894263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667239894263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667239894263 ""}
