# Pin name action command file

# Start of element C35
ChangePinName(C35, 2, 2)
ChangePinName(C35, 1, 1)

# Start of element C45
ChangePinName(C45, 2, 2)
ChangePinName(C45, 1, 1)

# Start of element C44
ChangePinName(C44, 2, 2)
ChangePinName(C44, 1, 1)

# Start of element R25
ChangePinName(R25, 1, 1)
ChangePinName(R25, 2, 2)

# Start of element R24
ChangePinName(R24, 1, 1)
ChangePinName(R24, 2, 2)

# Start of element FTDI1
ChangePinName(FTDI1, 16, CBUS3)
ChangePinName(FTDI1, 15, CBUS0)
ChangePinName(FTDI1, 14, CBUS1)
ChangePinName(FTDI1, 13, GND)
ChangePinName(FTDI1, 12, Vcc)
ChangePinName(FTDI1, 11, RESET)
ChangePinName(FTDI1, 10, 3V3OUT)
ChangePinName(FTDI1, 9, USBDM)
ChangePinName(FTDI1, 8, USBDP)
ChangePinName(FTDI1, 7, CBUS2)
ChangePinName(FTDI1, 6, CTS)
ChangePinName(FTDI1, 5, GND)
ChangePinName(FTDI1, 4, RXD)
ChangePinName(FTDI1, 3, VccIO)
ChangePinName(FTDI1, 2, RTS)
ChangePinName(FTDI1, 1, TXD)

# Start of element C37
ChangePinName(C37, 2, 2)
ChangePinName(C37, 1, 1)

# Start of element C36
ChangePinName(C36, 2, 2)
ChangePinName(C36, 1, 1)

# Start of element D8
ChangePinName(D8, 2, 2)
ChangePinName(D8, 1, 1)

# Start of element R23
ChangePinName(R23, 1, 1)
ChangePinName(R23, 2, 2)

# Start of element D7
ChangePinName(D7, 2, 2)
ChangePinName(D7, 1, 1)

# Start of element R22
ChangePinName(R22, 1, 1)
ChangePinName(R22, 2, 2)

# Start of element TP5
ChangePinName(TP5, 1, 1)

# Start of element TP4
ChangePinName(TP4, 1, 1)

# Start of element TP3
ChangePinName(TP3, 1, 1)

# Start of element TP2
ChangePinName(TP2, 1, 1)

# Start of element TP1
ChangePinName(TP1, 1, 1)

# Start of element USB1
ChangePinName(USB1, 5, GND)
ChangePinName(USB1, 4, ID)
ChangePinName(USB1, 3, D+)
ChangePinName(USB1, 2, D-)
ChangePinName(USB1, 1, VCC)

# Start of element C43
ChangePinName(C43, 2, 2)
ChangePinName(C43, 1, 1)

# Start of element F1
ChangePinName(F1, 1, 1)
ChangePinName(F1, 2, 2)

# Start of element C42
ChangePinName(C42, 2, 2)
ChangePinName(C42, 1, 1)

# Start of element C41
ChangePinName(C41, 2, 2)
ChangePinName(C41, 1, 1)

# Start of element C40
ChangePinName(C40, 2, 2)
ChangePinName(C40, 1, 1)

# Start of element C39
ChangePinName(C39, 2, 2)
ChangePinName(C39, 1, 1)

# Start of element U20
ChangePinName(U20, 3, VIN)
ChangePinName(U20, 2, VOUT)
ChangePinName(U20, 1, GND)

# Start of element U19
ChangePinName(U19, 3, VOUT)
ChangePinName(U19, 2, GND)
ChangePinName(U19, 1, VIN)

# Start of element D1
ChangePinName(D1, 2, 2)
ChangePinName(D1, 1, 1)

# Start of element R11
ChangePinName(R11, 1, 1)
ChangePinName(R11, 2, 2)

# Start of element C32
ChangePinName(C32, 2, 2)
ChangePinName(C32, 1, 1)

# Start of element C31
ChangePinName(C31, 2, 2)
ChangePinName(C31, 1, 1)

# Start of element U6
ChangePinName(U6, 3, VOUT)
ChangePinName(U6, 2, VIN)
ChangePinName(U6, 1, GND)

# Start of element RAM1
ChangePinName(RAM1, 44, A5)
ChangePinName(RAM1, 43, A6)
ChangePinName(RAM1, 42, A7)
ChangePinName(RAM1, 41, OE)
ChangePinName(RAM1, 40, UB)
ChangePinName(RAM1, 39, LB)
ChangePinName(RAM1, 38, DQ15)
ChangePinName(RAM1, 37, DQ14)
ChangePinName(RAM1, 36, DQ13)
ChangePinName(RAM1, 35, DQ12)
ChangePinName(RAM1, 34, Vss)
ChangePinName(RAM1, 33, Vcc)
ChangePinName(RAM1, 32, DQ11)
ChangePinName(RAM1, 31, DQ10)
ChangePinName(RAM1, 30, DQ9)
ChangePinName(RAM1, 29, DQ8)
ChangePinName(RAM1, 28, A8)
ChangePinName(RAM1, 27, A9)
ChangePinName(RAM1, 26, A10)
ChangePinName(RAM1, 25, A11)
ChangePinName(RAM1, 24, A12)
ChangePinName(RAM1, 23, A13)
ChangePinName(RAM1, 22, A14)
ChangePinName(RAM1, 21, A15)
ChangePinName(RAM1, 20, A16)
ChangePinName(RAM1, 19, A17)
ChangePinName(RAM1, 18, A18)
ChangePinName(RAM1, 17, WE)
ChangePinName(RAM1, 16, DQ7)
ChangePinName(RAM1, 15, DQ6)
ChangePinName(RAM1, 14, DQ5)
ChangePinName(RAM1, 13, DQ4)
ChangePinName(RAM1, 12, Vss)
ChangePinName(RAM1, 11, Vcc)
ChangePinName(RAM1, 10, DQ3)
ChangePinName(RAM1, 9, DQ2)
ChangePinName(RAM1, 8, DQ1)
ChangePinName(RAM1, 7, DQ0)
ChangePinName(RAM1, 6, CE)
ChangePinName(RAM1, 5, A0)
ChangePinName(RAM1, 4, A1)
ChangePinName(RAM1, 3, A2)
ChangePinName(RAM1, 2, A3)
ChangePinName(RAM1, 1, A4)

# Start of element R89
ChangePinName(R89, 1, 1)
ChangePinName(R89, 2, 2)

# Start of element D9
ChangePinName(D9, 2, 2)
ChangePinName(D9, 1, 1)

# Start of element R82
ChangePinName(R82, 1, 1)
ChangePinName(R82, 2, 2)

# Start of element OSC1
ChangePinName(OSC1, 1, NC)
ChangePinName(OSC1, 2, GND)
ChangePinName(OSC1, 4, Vcc)
ChangePinName(OSC1, 3, OUT)

# Start of element C47
ChangePinName(C47, 2, 2)
ChangePinName(C47, 1, 1)

# Start of element R81
ChangePinName(R81, 1, 1)
ChangePinName(R81, 2, 2)

# Start of element R80
ChangePinName(R80, 1, 1)
ChangePinName(R80, 2, 2)

# Start of element R79
ChangePinName(R79, 1, 1)
ChangePinName(R79, 2, 2)

# Start of element R78
ChangePinName(R78, 1, 1)
ChangePinName(R78, 2, 2)

# Start of element R77
ChangePinName(R77, 1, 1)
ChangePinName(R77, 2, 2)

# Start of element R76
ChangePinName(R76, 1, 1)
ChangePinName(R76, 2, 2)

# Start of element R75
ChangePinName(R75, 1, 1)
ChangePinName(R75, 2, 2)

# Start of element R74
ChangePinName(R74, 1, 1)
ChangePinName(R74, 2, 2)

# Start of element R73
ChangePinName(R73, 1, 1)
ChangePinName(R73, 2, 2)

# Start of element R72
ChangePinName(R72, 1, 1)
ChangePinName(R72, 2, 2)

# Start of element R71
ChangePinName(R71, 1, 1)
ChangePinName(R71, 2, 2)

# Start of element FLASH1
ChangePinName(FLASH1, 8, Vcc)
ChangePinName(FLASH1, 7, HOLD)
ChangePinName(FLASH1, 6, C)
ChangePinName(FLASH1, 5, DQ0)
ChangePinName(FLASH1, 4, Vss)
ChangePinName(FLASH1, 3, W)
ChangePinName(FLASH1, 2, DQ1)
ChangePinName(FLASH1, 1, S)

# Start of element JTAG1
ChangePinName(JTAG1, 6, 6)
ChangePinName(JTAG1, 7, 7)
ChangePinName(JTAG1, 8, 8)
ChangePinName(JTAG1, 9, 9)
ChangePinName(JTAG1, 10, 10)
ChangePinName(JTAG1, 5, 5)
ChangePinName(JTAG1, 1, 1)
ChangePinName(JTAG1, 4, 4)
ChangePinName(JTAG1, 3, 3)
ChangePinName(JTAG1, 2, 2)

# Start of element R92
ChangePinName(R92, 1, 1)
ChangePinName(R92, 2, 2)

# Start of element R91
ChangePinName(R91, 1, 1)
ChangePinName(R91, 2, 2)

# Start of element R90
ChangePinName(R90, 1, 1)
ChangePinName(R90, 2, 2)

# Start of element R85
ChangePinName(R85, 1, 1)
ChangePinName(R85, 2, 2)

# Start of element R84
ChangePinName(R84, 1, 1)
ChangePinName(R84, 2, 2)

# Start of element R83
ChangePinName(R83, 1, 1)
ChangePinName(R83, 2, 2)

# Start of element C62
ChangePinName(C62, 2, 2)
ChangePinName(C62, 1, 1)

# Start of element C61
ChangePinName(C61, 2, 2)
ChangePinName(C61, 1, 1)

# Start of element C60
ChangePinName(C60, 2, 2)
ChangePinName(C60, 1, 1)

# Start of element C59
ChangePinName(C59, 2, 2)
ChangePinName(C59, 1, 1)

# Start of element C58
ChangePinName(C58, 2, 2)
ChangePinName(C58, 1, 1)

# Start of element C57
ChangePinName(C57, 2, 2)
ChangePinName(C57, 1, 1)

# Start of element C56
ChangePinName(C56, 2, 2)
ChangePinName(C56, 1, 1)

# Start of element C55
ChangePinName(C55, 2, 2)
ChangePinName(C55, 1, 1)

# Start of element C54
ChangePinName(C54, 2, 2)
ChangePinName(C54, 1, 1)

# Start of element C53
ChangePinName(C53, 2, 2)
ChangePinName(C53, 1, 1)

# Start of element C52
ChangePinName(C52, 2, 2)
ChangePinName(C52, 1, 1)

# Start of element C51
ChangePinName(C51, 2, 2)
ChangePinName(C51, 1, 1)

# Start of element C50
ChangePinName(C50, 2, 2)
ChangePinName(C50, 1, 1)

# Start of element C49
ChangePinName(C49, 2, 2)
ChangePinName(C49, 1, 1)

# Start of element C48
ChangePinName(C48, 2, 2)
ChangePinName(C48, 1, 1)

# Start of element R70
ChangePinName(R70, 1, 1)
ChangePinName(R70, 2, 2)

# Start of element R69
ChangePinName(R69, 1, 1)
ChangePinName(R69, 2, 2)

# Start of element R68
ChangePinName(R68, 1, 1)
ChangePinName(R68, 2, 2)

# Start of element R67
ChangePinName(R67, 1, 1)
ChangePinName(R67, 2, 2)

# Start of element R66
ChangePinName(R66, 1, 1)
ChangePinName(R66, 2, 2)

# Start of element R65
ChangePinName(R65, 1, 1)
ChangePinName(R65, 2, 2)

# Start of element R64
ChangePinName(R64, 1, 1)
ChangePinName(R64, 2, 2)

# Start of element R63
ChangePinName(R63, 1, 1)
ChangePinName(R63, 2, 2)

# Start of element R62
ChangePinName(R62, 1, 1)
ChangePinName(R62, 2, 2)

# Start of element R61
ChangePinName(R61, 1, 1)
ChangePinName(R61, 2, 2)

# Start of element R60
ChangePinName(R60, 1, 1)
ChangePinName(R60, 2, 2)

# Start of element R59
ChangePinName(R59, 1, 1)
ChangePinName(R59, 2, 2)

# Start of element R58
ChangePinName(R58, 1, 1)
ChangePinName(R58, 2, 2)

# Start of element R57
ChangePinName(R57, 1, 1)
ChangePinName(R57, 2, 2)

# Start of element R56
ChangePinName(R56, 1, 1)
ChangePinName(R56, 2, 2)

# Start of element R55
ChangePinName(R55, 1, 1)
ChangePinName(R55, 2, 2)

# Start of element R54
ChangePinName(R54, 1, 1)
ChangePinName(R54, 2, 2)

# Start of element R53
ChangePinName(R53, 1, 1)
ChangePinName(R53, 2, 2)

# Start of element R52
ChangePinName(R52, 1, 1)
ChangePinName(R52, 2, 2)

# Start of element R51
ChangePinName(R51, 1, 1)
ChangePinName(R51, 2, 2)

# Start of element R50
ChangePinName(R50, 1, 1)
ChangePinName(R50, 2, 2)

# Start of element R49
ChangePinName(R49, 1, 1)
ChangePinName(R49, 2, 2)

# Start of element R48
ChangePinName(R48, 1, 1)
ChangePinName(R48, 2, 2)

# Start of element R47
ChangePinName(R47, 1, 1)
ChangePinName(R47, 2, 2)

# Start of element R46
ChangePinName(R46, 1, 1)
ChangePinName(R46, 2, 2)

# Start of element R45
ChangePinName(R45, 1, 1)
ChangePinName(R45, 2, 2)

# Start of element R44
ChangePinName(R44, 1, 1)
ChangePinName(R44, 2, 2)

# Start of element R43
ChangePinName(R43, 1, 1)
ChangePinName(R43, 2, 2)

# Start of element R42
ChangePinName(R42, 1, 1)
ChangePinName(R42, 2, 2)

# Start of element R41
ChangePinName(R41, 1, 1)
ChangePinName(R41, 2, 2)

# Start of element R40
ChangePinName(R40, 1, 1)
ChangePinName(R40, 2, 2)

# Start of element R39
ChangePinName(R39, 1, 1)
ChangePinName(R39, 2, 2)

# Start of element R38
ChangePinName(R38, 1, 1)
ChangePinName(R38, 2, 2)

# Start of element R37
ChangePinName(R37, 1, 1)
ChangePinName(R37, 2, 2)

# Start of element R36
ChangePinName(R36, 1, 1)
ChangePinName(R36, 2, 2)

# Start of element R35
ChangePinName(R35, 1, 1)
ChangePinName(R35, 2, 2)

# Start of element R34
ChangePinName(R34, 1, 1)
ChangePinName(R34, 2, 2)

# Start of element R33
ChangePinName(R33, 1, 1)
ChangePinName(R33, 2, 2)

# Start of element R32
ChangePinName(R32, 1, 1)
ChangePinName(R32, 2, 2)

# Start of element R31
ChangePinName(R31, 1, 1)
ChangePinName(R31, 2, 2)

# Start of element R30
ChangePinName(R30, 1, 1)
ChangePinName(R30, 2, 2)

# Start of element R29
ChangePinName(R29, 1, 1)
ChangePinName(R29, 2, 2)

# Start of element R28
ChangePinName(R28, 1, 1)
ChangePinName(R28, 2, 2)

# Start of element R27
ChangePinName(R27, 1, 1)
ChangePinName(R27, 2, 2)

# Start of element R26
ChangePinName(R26, 1, 1)
ChangePinName(R26, 2, 2)

# Start of element FPGA1
ChangePinName(FPGA1, 144, IO/PLL3_CLKOUTp)
ChangePinName(FPGA1, 143, IO/PLL3_CLKOUTn)
ChangePinName(FPGA1, 142, IO)
ChangePinName(FPGA1, 141, IO)
ChangePinName(FPGA1, 140, GND)
ChangePinName(FPGA1, 139, VCCIO8)
ChangePinName(FPGA1, 138, VCCINT)
ChangePinName(FPGA1, 137, IO/DATA5)
ChangePinName(FPGA1, 136, IO)
ChangePinName(FPGA1, 135, IO)
ChangePinName(FPGA1, 134, VCCINT)
ChangePinName(FPGA1, 133, IO/DATA3)
ChangePinName(FPGA1, 132, IO/DATA2)
ChangePinName(FPGA1, 131, GND)
ChangePinName(FPGA1, 130, VCCIO8)
ChangePinName(FPGA1, 129, CLK11)
ChangePinName(FPGA1, 128, CLK10)
ChangePinName(FPGA1, 127, CLK9)
ChangePinName(FPGA1, 126, CLK8)
ChangePinName(FPGA1, 125, IO)
ChangePinName(FPGA1, 124, VCCINT)
ChangePinName(FPGA1, 123, GND)
ChangePinName(FPGA1, 122, VCCIO7)
ChangePinName(FPGA1, 121, IO)
ChangePinName(FPGA1, 120, IO)
ChangePinName(FPGA1, 119, IO)
ChangePinName(FPGA1, 118, GND)
ChangePinName(FPGA1, 117, VCCIO7)
ChangePinName(FPGA1, 116, VCCINT)
ChangePinName(FPGA1, 115, IO)
ChangePinName(FPGA1, 114, IO)
ChangePinName(FPGA1, 113, IO/PLL2_CLKOUTp)
ChangePinName(FPGA1, 112, IO/PLL2_CLKOUTn)
ChangePinName(FPGA1, 111, IO)
ChangePinName(FPGA1, 110, IO)
ChangePinName(FPGA1, 109, VCCD_PLL2)
ChangePinName(FPGA1, 108, GNDA2)
ChangePinName(FPGA1, 107, VCCA2)
ChangePinName(FPGA1, 106, IO)
ChangePinName(FPGA1, 105, IO)
ChangePinName(FPGA1, 104, IO)
ChangePinName(FPGA1, 103, IO/CLKUSR)
ChangePinName(FPGA1, 102, VCCINT)
ChangePinName(FPGA1, 101, IO/nCEO)
ChangePinName(FPGA1, 100, IO)
ChangePinName(FPGA1, 99, IO/CRC_ERROR)
ChangePinName(FPGA1, 98, IO/INIT_DONE)
ChangePinName(FPGA1, 97, MSEL2)
ChangePinName(FPGA1, 96, MSEL1)
ChangePinName(FPGA1, 95, GND)
ChangePinName(FPGA1, 94, MSEL0)
ChangePinName(FPGA1, 93, VCCIO6)
ChangePinName(FPGA1, 92, CONF_DONE)
ChangePinName(FPGA1, 91, CLK4)
ChangePinName(FPGA1, 90, CLK5)
ChangePinName(FPGA1, 89, CLK6)
ChangePinName(FPGA1, 88, CLK7)
ChangePinName(FPGA1, 87, IO/DEV_CLRn)
ChangePinName(FPGA1, 86, IO/DEV_OE)
ChangePinName(FPGA1, 85, IO)
ChangePinName(FPGA1, 84, VCCINT)
ChangePinName(FPGA1, 83, IO)
ChangePinName(FPGA1, 82, GND)
ChangePinName(FPGA1, 81, VCCIO5)
ChangePinName(FPGA1, 80, IO)
ChangePinName(FPGA1, 79, GND)
ChangePinName(FPGA1, 78, VCCINT)
ChangePinName(FPGA1, 77, IO)
ChangePinName(FPGA1, 76, IO)
ChangePinName(FPGA1, 75, VCCA4)
ChangePinName(FPGA1, 74, GNDA4)
ChangePinName(FPGA1, 73, VCCD_PLL4)
ChangePinName(FPGA1, 72, IO/PLL4_CLKOUTn)
ChangePinName(FPGA1, 71, IO/PLL4_CLKOUTp)
ChangePinName(FPGA1, 70, VCCINT)
ChangePinName(FPGA1, 69, IO)
ChangePinName(FPGA1, 68, IO)
ChangePinName(FPGA1, 67, IO)
ChangePinName(FPGA1, 66, IO)
ChangePinName(FPGA1, 65, IO)
ChangePinName(FPGA1, 64, IO)
ChangePinName(FPGA1, 63, GND)
ChangePinName(FPGA1, 62, VCCIO4)
ChangePinName(FPGA1, 61, VCCINT)
ChangePinName(FPGA1, 60, IO)
ChangePinName(FPGA1, 59, IO)
ChangePinName(FPGA1, 58, IO)
ChangePinName(FPGA1, 57, GND)
ChangePinName(FPGA1, 56, VCCIO4)
ChangePinName(FPGA1, 55, CLK12)
ChangePinName(FPGA1, 54, CLK13)
ChangePinName(FPGA1, 53, CLK14)
ChangePinName(FPGA1, 52, CLK15)
ChangePinName(FPGA1, 51, IO)
ChangePinName(FPGA1, 50, IO)
ChangePinName(FPGA1, 49, IO)
ChangePinName(FPGA1, 48, GND)
ChangePinName(FPGA1, 47, VCCIO3)
ChangePinName(FPGA1, 46, IO)
ChangePinName(FPGA1, 45, VCCINT)
ChangePinName(FPGA1, 44, IO/PLL1_CLKOUTn)
ChangePinName(FPGA1, 43, IO/PLL1_CLKOUTp)
ChangePinName(FPGA1, 42, IO)
ChangePinName(FPGA1, 41, GND)
ChangePinName(FPGA1, 40, VCCIO3)
ChangePinName(FPGA1, 39, IO)
ChangePinName(FPGA1, 38, VCCINT)
ChangePinName(FPGA1, 37, VCCD_PLL1)
ChangePinName(FPGA1, 36, GNDA1)
ChangePinName(FPGA1, 35, VCCA1)
ChangePinName(FPGA1, 34, VCCINT)
ChangePinName(FPGA1, 33, IO)
ChangePinName(FPGA1, 32, IO)
ChangePinName(FPGA1, 31, IO)
ChangePinName(FPGA1, 30, IO)
ChangePinName(FPGA1, 29, VCCINT)
ChangePinName(FPGA1, 28, IO)
ChangePinName(FPGA1, 27, GND)
ChangePinName(FPGA1, 26, VCCIO2)
ChangePinName(FPGA1, 25, CLK3)
ChangePinName(FPGA1, 24, CLK2)
ChangePinName(FPGA1, 23, CLK1)
ChangePinName(FPGA1, 22, GND)
ChangePinName(FPGA1, 21, nCE)
ChangePinName(FPGA1, 20, TDO)
ChangePinName(FPGA1, 19, GND)
ChangePinName(FPGA1, 18, TMS)
ChangePinName(FPGA1, 17, VCCIO1)
ChangePinName(FPGA1, 16, TCK)
ChangePinName(FPGA1, 15, TDI)
ChangePinName(FPGA1, 14, nCONFIG)
ChangePinName(FPGA1, 13, IO/DATA0)
ChangePinName(FPGA1, 12, DCLK)
ChangePinName(FPGA1, 11, IO)
ChangePinName(FPGA1, 10, IO)
ChangePinName(FPGA1, 9, nSTATUS)
ChangePinName(FPGA1, 8, FLASH_nCE/nCSO)
ChangePinName(FPGA1, 7, IO)
ChangePinName(FPGA1, 6, IO/DATA1/ASDO)
ChangePinName(FPGA1, 5, VCCINT)
ChangePinName(FPGA1, 4, GND)
ChangePinName(FPGA1, 3, VCCA3)
ChangePinName(FPGA1, 2, GNDA3)
ChangePinName(FPGA1, 1, VCCD_PLL3)

# Start of element R21
ChangePinName(R21, 1, 1)
ChangePinName(R21, 2, 2)

# Start of element CPU1
ChangePinName(CPU1, 100, D1)
ChangePinName(CPU1, 99, D2)
ChangePinName(CPU1, 98, Vss)
ChangePinName(CPU1, 97, Vcc)
ChangePinName(CPU1, 96, D3)
ChangePinName(CPU1, 95, D4)
ChangePinName(CPU1, 94, D5)
ChangePinName(CPU1, 93, D6)
ChangePinName(CPU1, 92, D7)
ChangePinName(CPU1, 91, Vcc)
ChangePinName(CPU1, 90, D8)
ChangePinName(CPU1, 89, D9)
ChangePinName(CPU1, 88, D10)
ChangePinName(CPU1, 87, D11)
ChangePinName(CPU1, 86, D12)
ChangePinName(CPU1, 85, Vss)
ChangePinName(CPU1, 84, Vcc)
ChangePinName(CPU1, 83, D13)
ChangePinName(CPU1, 82, D14)
ChangePinName(CPU1, 81, D15)
ChangePinName(CPU1, 80, A23)
ChangePinName(CPU1, 79, A22)
ChangePinName(CPU1, 78, Vss)
ChangePinName(CPU1, 77, Vss)
ChangePinName(CPU1, 76, A21)
ChangePinName(CPU1, 75, A20)
ChangePinName(CPU1, 74, A19)
ChangePinName(CPU1, 73, A18)
ChangePinName(CPU1, 72, A17)
ChangePinName(CPU1, 71, Vcc)
ChangePinName(CPU1, 70, A16)
ChangePinName(CPU1, 69, Vcc)
ChangePinName(CPU1, 68, Vss)
ChangePinName(CPU1, 67, Vss)
ChangePinName(CPU1, 66, A15)
ChangePinName(CPU1, 65, A14)
ChangePinName(CPU1, 64, A13)
ChangePinName(CPU1, 63, Vss)
ChangePinName(CPU1, 62, A12)
ChangePinName(CPU1, 61, A11)
ChangePinName(CPU1, 60, A10)
ChangePinName(CPU1, 59, A9)
ChangePinName(CPU1, 58, A8)
ChangePinName(CPU1, 57, Vcc)
ChangePinName(CPU1, 56, A7)
ChangePinName(CPU1, 55, A6)
ChangePinName(CPU1, 54, A5)
ChangePinName(CPU1, 53, A4)
ChangePinName(CPU1, 52, A3)
ChangePinName(CPU1, 51, A2)
ChangePinName(CPU1, 50, Vss)
ChangePinName(CPU1, 49, Vss)
ChangePinName(CPU1, 48, Vcc)
ChangePinName(CPU1, 42, Vcc)
ChangePinName(CPU1, 41, Vss)
ChangePinName(CPU1, 40, INTR)
ChangePinName(CPU1, 39, Vcc)
ChangePinName(CPU1, 38, NMI)
ChangePinName(CPU1, 37, PEREQ)
ChangePinName(CPU1, 36, ERROR)
ChangePinName(CPU1, 35, Vss)
ChangePinName(CPU1, 34, BUSY)
ChangePinName(CPU1, 33, RESET)
ChangePinName(CPU1, 32, Vcc)
ChangePinName(CPU1, 28, FLT)
ChangePinName(CPU1, 26, LOCK)
ChangePinName(CPU1, 25, W/R)
ChangePinName(CPU1, 24, D/C)
ChangePinName(CPU1, 23, M/IO)
ChangePinName(CPU1, 22, Vss)
ChangePinName(CPU1, 21, Vcc)
ChangePinName(CPU1, 19, BHE)
ChangePinName(CPU1, 18, A1)
ChangePinName(CPU1, 17, BLE)
ChangePinName(CPU1, 16, ADS)
ChangePinName(CPU1, 15, CLK2)
ChangePinName(CPU1, 14, Vss)
ChangePinName(CPU1, 13, Vss)
ChangePinName(CPU1, 12, Vss)
ChangePinName(CPU1, 11, Vss)
ChangePinName(CPU1, 10, Vcc)
ChangePinName(CPU1, 9, Vcc)
ChangePinName(CPU1, 8, Vcc)
ChangePinName(CPU1, 7, READY)
ChangePinName(CPU1, 6, NA)
ChangePinName(CPU1, 5, Vss)
ChangePinName(CPU1, 4, HOLD)
ChangePinName(CPU1, 3, HLDA)
ChangePinName(CPU1, 2, Vss)
ChangePinName(CPU1, 1, D0)
