============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Oct 26 2022  04:24:33 pm
  Module:                 fir_8bit
  Technology libraries:   tcbn40lpbwpwc_ecsm 120
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Instance                   Module          Cell Count  Cell Area  Net Area   Combinational   Buffer   Inverter    Flop    Latch   Clock-Gate   Memory   Macro   Total Area 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
fir_8bit                                                  1064   2556.212   958.142        2124.738    0.000     31.752  399.722   0.000        0.000    0.000   0.000     3514.354 
  fir_Mul_8Ux8U_11U_4_22   fir_Mul_8Ux8U_11U_4_2           108    223.852    65.958         220.147    0.000      3.704    0.000   0.000        0.000    0.000   0.000      289.810 
  fir_Mul_8Ux8U_11U_4_18   fir_Mul_8Ux8U_11U_4_3           108    223.852    65.958         220.147    0.000      3.704    0.000   0.000        0.000    0.000   0.000      289.810 
  fir_Mul_8Ux8U_11U_4_17   fir_Mul_8Ux8U_11U_4_4           108    223.852    65.958         220.147    0.000      3.704    0.000   0.000        0.000    0.000   0.000      289.810 
  fir_Mul_8Ux8U_11U_4_15   fir_Mul_8Ux8U_11U_4_5           108    223.852    65.958         220.147    0.000      3.704    0.000   0.000        0.000    0.000   0.000      289.810 
  fir_Mul_8Ux8U_11U_4_13   fir_Mul_8Ux8U_11U_4_6           108    223.852    65.958         220.147    0.000      3.704    0.000   0.000        0.000    0.000   0.000      289.810 
  fir_Mul_8Ux8U_11U_4_11   fir_Mul_8Ux8U_11U_4_7           108    223.852    65.958         220.147    0.000      3.704    0.000   0.000        0.000    0.000   0.000      289.810 
  fir_Mul_8Ux8U_11U_4_9    fir_Mul_8Ux8U_11U_4             108    223.852    65.958         220.147    0.000      3.704    0.000   0.000        0.000    0.000   0.000      289.810 
  fir_Mul_8Ux8U_11U_4_8    fir_Mul_8Ux8U_11U_4_1           108    223.852    65.958         220.147    0.000      3.704    0.000   0.000        0.000    0.000   0.000      289.810 
  fir_Add_11Ux11U_11U_4_19 fir_Add_11Ux11U_11U_4            11     45.864     4.754          45.864    0.000      0.000    0.000   0.000        0.000    0.000   0.000       50.618 
  fir_Add_11Ux11U_11U_1_20 fir_Add_11Ux11U_11U_1_1          11     45.864     4.754          45.864    0.000      0.000    0.000   0.000        0.000    0.000   0.000       50.618 
  fir_Add_11Ux11U_11U_1_16 fir_Add_11Ux11U_11U_1_2          11     45.864     4.754          45.864    0.000      0.000    0.000   0.000        0.000    0.000   0.000       50.618 
  fir_Add_11Ux11U_11U_1_14 fir_Add_11Ux11U_11U_1_3          11     45.864     4.754          45.864    0.000      0.000    0.000   0.000        0.000    0.000   0.000       50.618 
  fir_Add_11Ux11U_11U_1_12 fir_Add_11Ux11U_11U_1_4          11     45.864     4.754          45.864    0.000      0.000    0.000   0.000        0.000    0.000   0.000       50.618 
  fir_Add_11Ux11U_11U_1_10 fir_Add_11Ux11U_11U_1_5          11     45.864     4.754          45.864    0.000      0.000    0.000   0.000        0.000    0.000   0.000       50.618 
  fir_Add_11Ux11U_11U_1_23 fir_Add_11Ux11U_11U_1            11     35.809     4.754          35.809    0.000      0.000    0.000   0.000        0.000    0.000   0.000       40.563 
  fir_N_Mux_8_2_0_4_21     fir_N_Mux_8_2_0_4                 8     14.112     0.000          14.112    0.000      0.000    0.000   0.000        0.000    0.000   0.000       14.112 
  fir_gen_busy_r_1_2       fir_gen_busy_r_1                  4      3.881     0.951           3.352    0.000      0.529    0.000   0.000        0.000    0.000   0.000        4.832 
  fir_Xor_1Ux1U_1U_1_4     fir_Xor_1Ux1U_1U_1                1      1.764     0.000           1.764    0.000      0.000    0.000   0.000        0.000    0.000   0.000        1.764 
  fir_N_Muxb_1_2_1_4_1     fir_N_Muxb_1_2_1_4                1      1.764     0.000           1.764    0.000      0.000    0.000   0.000        0.000    0.000   0.000        1.764 
  fir_Or_1Ux1U_1U_4_5      fir_Or_1Ux1U_1U_4                 1      1.058     0.000           1.058    0.000      0.000    0.000   0.000        0.000    0.000   0.000        1.058 
  fir_And_1Ux1U_1U_4_26    fir_And_1Ux1U_1U_4                1      1.058     0.000           1.058    0.000      0.000    0.000   0.000        0.000    0.000   0.000        1.058 
  fir_And_1Ux1U_1U_4_25    fir_And_1Ux1U_1U_4_66             1      1.058     0.000           1.058    0.000      0.000    0.000   0.000        0.000    0.000   0.000        1.058 
  fir_And_1Ux1U_1U_1_6     fir_And_1Ux1U_1U_1                1      1.058     0.000           1.058    0.000      0.000    0.000   0.000        0.000    0.000   0.000        1.058 
