
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000258                       # Number of seconds simulated
sim_ticks                                   257526000                       # Number of ticks simulated
final_tick                                  257526000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193996                       # Simulator instruction rate (inst/s)
host_op_rate                                   195555                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               11851678                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686116                       # Number of bytes of host memory used
host_seconds                                    21.73                       # Real time elapsed on the host
sim_insts                                     4215350                       # Number of instructions simulated
sim_ops                                       4249223                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          35328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         115712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             155008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        35328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37312                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            1808                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2422                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         137182265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         449321622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           2982223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1242593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           2236667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           1242593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            248519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            994074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            497037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           1242593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data            994074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data            994074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           1739630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data            994074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             601912040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    137182265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      2982223                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      2236667                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       248519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       497037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      1739630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        144886342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        137182265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        449321622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          2982223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1242593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          2236667                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          1242593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           248519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           994074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           497037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          1242593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data           994074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data           994074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          1739630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data           994074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            601912040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2422                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 155008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  155008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           23                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               91                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     257482500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2422                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          327                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    472.660550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.882562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   422.888872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          101     30.89%     30.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           56     17.13%     48.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           27      8.26%     56.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      3.06%     59.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.14%     61.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      2.45%     63.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      1.22%     65.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      2.75%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105     32.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          327                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     17994500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                63407000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   12110000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7429.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26179.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       601.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    601.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2092                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     106309.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1731240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   944625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10296000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             16782480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             62743320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             99285750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              191783415                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            745.640571                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    164510250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       8580000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      84129750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   740880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   404250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8541000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             16782480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             59219865                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            102376500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              188064975                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            731.183535                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    169479750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      79160250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  59277                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            56464                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1695                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               56407                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  52403                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            92.901590                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   1023                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                15                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  44                       # Number of system calls
system.cpu0.numCycles                          515053                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            104066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        720498                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      59277                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             53426                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       364339                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3513                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    89053                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  762                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            470165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.603903                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.784551                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  329228     70.02%     70.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   13075      2.78%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   12431      2.64%     75.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   12198      2.59%     78.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   15789      3.36%     81.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    8111      1.73%     83.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   15918      3.39%     86.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26971      5.74%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   36444      7.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              470165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.115089                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.398881                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   47102                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               327320                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    21748                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                72583                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1412                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                1280                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  355                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                721675                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1334                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1412                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   70393                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  21733                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10697                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    70656                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               295274                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                717547                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                   15                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                164485                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                  4167                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                119599                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             897135                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              3558552                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1172407                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               824543                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   72592                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               153                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           153                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   355230                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              148728                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              49965                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads             1501                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             425                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    711888                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                291                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   665014                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             3887                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          54912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       236437                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            95                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       470165                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.414427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.898374                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             132680     28.22%     28.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               9956      2.12%     30.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             327529     69.66%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         470165                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               371630     55.88%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              106688     16.04%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              139699     21.01%     92.93% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              46994      7.07%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                665014                       # Type of FU issued
system.cpu0.iq.rate                          1.291156                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           1804024                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           767106                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       662717                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 56                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                664986                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     28                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              83                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        11836                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         3381                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           81                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1412                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   7300                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  482                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             712186                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              105                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               148728                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               49965                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               139                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    26                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  448                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            43                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           778                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          614                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1392                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               664033                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               138985                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              981                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                      185872                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   49557                       # Number of branches executed
system.cpu0.iew.exec_stores                     46887                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.289252                       # Inst execution rate
system.cpu0.iew.wb_sent                        662906                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       662745                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   559306                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1055878                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.286751                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.529707                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          54925                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            196                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1351                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       462436                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.421315                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.214407                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       226572     49.00%     49.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        84516     18.28%     67.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        88085     19.05%     86.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        15495      3.35%     89.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1489      0.32%     89.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2184      0.47%     90.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         9032      1.95%     92.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         1476      0.32%     92.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        33587      7.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       462436                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              628043                       # Number of instructions committed
system.cpu0.commit.committedOps                657267                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        183476                       # Number of memory references committed
system.cpu0.commit.loads                       136892                       # Number of loads committed
system.cpu0.commit.membars                        113                       # Number of memory barriers committed
system.cpu0.commit.branches                     48769                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   609111                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 341                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          367238     55.87%     55.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         106550     16.21%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.08% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.09% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         136892     20.83%     92.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         46584      7.09%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           657267                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                33587                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1140689                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1432121                       # The number of ROB writes
system.cpu0.timesIdled                            443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          44888                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     628043                       # Number of Instructions Simulated
system.cpu0.committedOps                       657267                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.820092                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.820092                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.219375                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.219375                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1069111                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 554593                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2405708                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  276028                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 190153                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             3277                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          853.978563                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             142094                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4299                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            33.052803                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71280250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   853.978563                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.833963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.833963                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          892                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           374633                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          374633                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       132670                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         132670                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         9276                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          9276                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       141946                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          141946                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       141949                       # number of overall hits
system.cpu0.dcache.overall_hits::total         141949                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         5948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5948                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        37155                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        37155                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        43103                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         43103                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        43103                       # number of overall misses
system.cpu0.dcache.overall_misses::total        43103                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     72461701                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     72461701                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1979847290                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1979847290                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       193500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       193500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        21000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        21000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2052308991                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2052308991                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2052308991                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2052308991                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       138618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       138618                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        46431                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        46431                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       185049                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       185049                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       185052                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       185052                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.042909                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.042909                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.800220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.800220                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.232927                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.232927                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.232924                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.232924                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 12182.532112                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12182.532112                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53286.160409                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53286.160409                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        38700                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        38700                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         7000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         7000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 47614.063777                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47614.063777                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 47614.063777                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47614.063777                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          859                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.210526                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2789                       # number of writebacks
system.cpu0.dcache.writebacks::total             2789                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         4796                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         4796                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        33980                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        33980                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        38776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        38776                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        38776                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        38776                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1152                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1152                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3175                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3175                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4327                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4327                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     22931775                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     22931775                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    143644225                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    143644225                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        16500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    166576000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    166576000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    166576000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    166576000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008311                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.068381                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068381                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.023383                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.023383                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.023383                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.023383                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 19906.054688                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19906.054688                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 45242.275591                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45242.275591                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        37000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         5500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         5500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 38496.880055                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38496.880055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 38496.880055                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38496.880055                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              259                       # number of replacements
system.cpu0.icache.tags.tagsinuse          334.214522                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              88166                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              654                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           134.810398                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   334.214522                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.652763                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.652763                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           178760                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          178760                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        88166                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          88166                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        88166                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           88166                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        88166                       # number of overall hits
system.cpu0.icache.overall_hits::total          88166                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          887                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          887                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          887                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           887                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          887                       # number of overall misses
system.cpu0.icache.overall_misses::total          887                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     60679976                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     60679976                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     60679976                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     60679976                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     60679976                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     60679976                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        89053                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        89053                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        89053                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        89053                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        89053                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        89053                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.009960                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009960                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.009960                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009960                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.009960                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009960                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 68410.344983                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68410.344983                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 68410.344983                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68410.344983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 68410.344983                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68410.344983                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          231                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          231                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          231                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          231                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          231                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          231                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          656                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          656                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          656                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          656                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          656                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          656                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     45404769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     45404769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     45404769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     45404769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     45404769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     45404769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007366                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007366                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007366                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007366                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007366                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007366                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 69214.586890                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69214.586890                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 69214.586890                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69214.586890                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 69214.586890                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69214.586890                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  40668                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            40460                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              639                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               38938                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  38420                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.669680                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                     85                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          270675                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles             74601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        568111                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      40668                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             38505                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       192038                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1297                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                    73384                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   63                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            267295                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.130227                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.086511                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                  165479     61.91%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                    8905      3.33%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    6042      2.26%     67.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   10236      3.83%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    8724      3.26%     74.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    5515      2.06%     76.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   11141      4.17%     80.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   21639      8.10%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   29614     11.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              267295                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.150247                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.098868                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   25872                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles               170620                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     7784                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                62397                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   622                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                  94                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   26                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                551927                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                   91                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   622                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   45701                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  16431                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           846                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    49823                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               153872                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                549335                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                146524                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   142                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands             735413                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2708855                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          907900                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               688763                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   46647                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                28                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            31                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   303654                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              144265                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               2191                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads             1165                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              30                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    546620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 42                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   515656                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued             2445                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          33294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       159963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       267295                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.929164                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.356793                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               8217      3.07%      3.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2500      0.94%      4.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             256578     95.99%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         267295                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               279138     54.13%     54.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               98308     19.06%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              136485     26.47%     99.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1725      0.33%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                515656                       # Type of FU issued
system.cpu1.iq.rate                          1.905074                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1301050                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           579962                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       514367                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                515656                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         9167                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          498                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          115                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   622                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                   4081                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   24                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             546665                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               144265                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                2191                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    16                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           530                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 620                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               515106                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               135948                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              548                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                      137668                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   37027                       # Number of branches executed
system.cpu1.iew.exec_stores                      1720                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.903042                       # Inst execution rate
system.cpu1.iew.wb_sent                        514394                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       514367                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   474654                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   788721                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.900312                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.601802                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          33230                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             24                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              613                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       262706                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.954154                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.470577                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        75700     28.82%     28.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        84292     32.09%     60.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        48737     18.55%     79.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        17230      6.56%     86.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1364      0.52%     86.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2485      0.95%     87.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          125      0.05%     87.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          903      0.34%     87.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        31870     12.13%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       262706                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              512701                       # Number of instructions committed
system.cpu1.commit.committedOps                513368                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        136791                       # Number of memory references committed
system.cpu1.commit.loads                       135098                       # Number of loads committed
system.cpu1.commit.membars                         12                       # Number of memory barriers committed
system.cpu1.commit.branches                     36987                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   476409                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  20                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          278270     54.20%     54.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          98307     19.15%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         135098     26.32%     99.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1693      0.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           513368                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                31870                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      777395                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1097854                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3380                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      244377                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     512701                       # Number of Instructions Simulated
system.cpu1.committedOps                       513368                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.527939                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.527939                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.894157                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.894157                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  851459                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 469726                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  1951038                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  220218                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 143485                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    37                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             1433                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          280.275769                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             132999                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2035                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            65.355774                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   280.275769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.273707                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.273707                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           277060                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          277060                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       132352                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         132352                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          637                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           637                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data       132989                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          132989                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       132991                       # number of overall hits
system.cpu1.dcache.overall_hits::total         132991                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         3449                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3449                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         1044                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1044                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            8                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            5                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         4493                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          4493                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         4494                       # number of overall misses
system.cpu1.dcache.overall_misses::total         4494                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     22276734                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     22276734                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     16012250                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     16012250                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        44495                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        44495                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        40000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        40000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     38288984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     38288984                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     38288984                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     38288984                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       135801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       135801                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1681                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       137482                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       137482                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       137485                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       137485                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.025397                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025397                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.621059                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.621059                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.727273                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.727273                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.032681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.032681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.032687                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.032687                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6458.896492                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6458.896492                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 15337.404215                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15337.404215                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  5561.875000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5561.875000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         2500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         2500                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  8521.919430                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8521.919430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  8520.023142                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  8520.023142                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          126                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               33                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     3.818182                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          261                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          564                       # number of writebacks
system.cpu1.dcache.writebacks::total              564                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         1920                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1920                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          524                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          524                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         2444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2444                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         2444                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2444                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1529                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1529                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          520                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          520                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            5                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         2049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         2050                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2050                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      5856010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      5856010                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      6702000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      6702000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        11500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        31505                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        31505                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        37000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     12558010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     12558010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     12569510                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     12569510                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011259                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.309340                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.309340                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.727273                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014904                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.014904                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014911                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.014911                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  3829.960759                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  3829.960759                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 12888.461538                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 12888.461538                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        11500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  3938.125000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3938.125000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         1600                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         1600                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  6128.848219                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  6128.848219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  6131.468293                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  6131.468293                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           22.432122                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              73313                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1496.183673                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    22.432122                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.043813                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.043813                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           146817                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          146817                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        73313                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          73313                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        73313                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           73313                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        73313                       # number of overall hits
system.cpu1.icache.overall_hits::total          73313                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           71                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           71                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           71                       # number of overall misses
system.cpu1.icache.overall_misses::total           71                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4912405                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4912405                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4912405                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4912405                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4912405                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4912405                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        73384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        73384                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        73384                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        73384                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        73384                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        73384                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000968                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000968                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000968                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000968                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000968                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000968                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 69188.802817                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69188.802817                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 69188.802817                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69188.802817                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 69188.802817                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69188.802817                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3315805                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3315805                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3315805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3315805                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3315805                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3315805                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000668                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000668                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000668                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000668                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000668                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 67669.489796                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67669.489796                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 67669.489796                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67669.489796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 67669.489796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67669.489796                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  41075                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            40859                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              630                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               39310                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  38723                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            98.506741                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                     81                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          270125                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles             75067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        569588                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      41075                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             38804                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       191627                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1279                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                    73702                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            267341                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             2.135284                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.066407                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                  163329     61.09%     61.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   10022      3.75%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    6708      2.51%     67.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   10636      3.98%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    8343      3.12%     74.45% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                    6591      2.47%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   10037      3.75%     80.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   24446      9.14%     89.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   27229     10.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              267341                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.152059                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       2.108609                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   25881                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles               170845                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     7828                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                62176                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   611                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 102                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                552032                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  102                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   611                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   44787                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  17625                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles           595                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                    50772                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               152951                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                549745                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                145933                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                    27                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands             736708                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              2710899                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          908443                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               690619                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   46085                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                16                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   297782                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              144165                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               2080                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads             1120                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              25                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    546936                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 34                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   516715                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             2186                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          32625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       155858                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       267341                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.932794                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.346662                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               7684      2.87%      2.87% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               2599      0.97%      3.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             257058     96.15%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         267341                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               280192     54.23%     54.23% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               98308     19.03%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.25% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              136503     26.42%     99.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               1712      0.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                516715                       # Type of FU issued
system.cpu2.iq.rate                          1.912874                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           1302955                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           579606                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       515505                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                516715                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         8946                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          396                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   611                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                   3894                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             546973                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               144165                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                2080                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                14                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           531                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           81                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 612                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               516166                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               135974                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              547                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                      137679                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   37287                       # Number of branches executed
system.cpu2.iew.exec_stores                      1705                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.910841                       # Inst execution rate
system.cpu2.iew.wb_sent                        515528                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       515505                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   475269                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   789855                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.908394                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.601717                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts          32562                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              602                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       262837                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.956897                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.465235                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        74654     28.40%     28.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        85129     32.39%     60.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        49095     18.68%     79.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        17273      6.57%     86.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1465      0.56%     86.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5         2588      0.98%     87.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           56      0.02%     87.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          545      0.21%     87.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        32032     12.19%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       262837                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              513682                       # Number of instructions committed
system.cpu2.commit.committedOps                514345                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        136903                       # Number of memory references committed
system.cpu2.commit.loads                       135219                       # Number of loads committed
system.cpu2.commit.membars                         12                       # Number of memory barriers committed
system.cpu2.commit.branches                     37237                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   477136                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  20                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          279135     54.27%     54.27% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          98307     19.11%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.38% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         135219     26.29%     99.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          1684      0.33%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           514345                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                32032                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      777686                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1098388                       # The number of ROB writes
system.cpu2.timesIdled                             32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2784                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      244927                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     513682                       # Number of Instructions Simulated
system.cpu2.committedOps                       514345                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.525860                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.525860                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.901646                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.901646                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  853037                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 470249                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  1954509                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  221713                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 143539                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             1400                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          281.836492                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             133437                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2000                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            66.718500                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   281.836492                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.275231                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.275231                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          600                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           277193                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          277193                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       132805                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         132805                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          630                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           630                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data       133435                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          133435                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       133437                       # number of overall hits
system.cpu2.dcache.overall_hits::total         133437                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         3094                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3094                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         1046                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         4140                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          4140                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         4141                       # number of overall misses
system.cpu2.dcache.overall_misses::total         4141                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     16901454                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     16901454                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     15187750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     15187750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        43497                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        43497                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     32089204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     32089204                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     32089204                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     32089204                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       135899                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       135899                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         1676                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         1676                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       137575                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       137575                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       137578                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       137578                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.022767                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.022767                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.624105                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.624105                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.030093                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.030093                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.030099                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.030099                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data  5462.654816                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5462.654816                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 14519.837476                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14519.837476                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7249.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7249.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data  7751.015459                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  7751.015459                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data  7749.143685                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  7749.143685                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           69                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     3.347826                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           69                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          521                       # number of writebacks
system.cpu2.dcache.writebacks::total              521                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         1600                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1600                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          527                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         2127                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         2127                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         2127                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         2127                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1494                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1494                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          519                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         2013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         2013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         2014                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         2014                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      5189778                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5189778                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      6482000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6482000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        33503                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        33503                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     11671778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     11671778                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     11674278                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     11674278                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010993                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010993                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.014632                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.014632                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.014639                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.014639                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  3473.746988                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  3473.746988                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 12489.402697                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 12489.402697                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  5583.833333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5583.833333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  5798.200695                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  5798.200695                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  5796.563059                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  5796.563059                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           22.428347                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              73630                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               49                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1502.653061                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    22.428347                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.043805                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.043805                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.095703                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           147453                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          147453                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst        73630                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total          73630                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst        73630                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total           73630                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst        73630                       # number of overall hits
system.cpu2.icache.overall_hits::total          73630                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           72                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           72                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           72                       # number of overall misses
system.cpu2.icache.overall_misses::total           72                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4598697                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4598697                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4598697                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4598697                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4598697                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4598697                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst        73702                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total        73702                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst        73702                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total        73702                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst        73702                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total        73702                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000977                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000977                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000977                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000977                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000977                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000977                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 63870.791667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63870.791667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 63870.791667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63870.791667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 63870.791667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63870.791667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           23                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           23                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           49                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2768543                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2768543                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2768543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2768543                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2768543                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2768543                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000665                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000665                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000665                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000665                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000665                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000665                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 56500.877551                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 56500.877551                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 56500.877551                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 56500.877551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 56500.877551                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 56500.877551                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  41019                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            40800                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              630                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               39218                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  38647                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            98.544036                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                     82                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          269493                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles             74614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        568864                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      41019                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             38729                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       192090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1277                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                    73519                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   63                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            267350                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             2.132598                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.071837                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                  163996     61.34%     61.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                    9753      3.65%     64.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    6409      2.40%     67.39% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   10631      3.98%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    8461      3.16%     74.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    6271      2.35%     76.87% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   10277      3.84%     80.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   23591      8.82%     89.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   27961     10.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              267350                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.152208                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       2.110867                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   25902                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles               170835                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     7626                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                62378                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   609                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 103                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                551642                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   609                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   44983                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  17024                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles           788                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                    50547                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               153399                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                549332                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                146273                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                   132                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenamedOperands             736239                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              2708798                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          907688                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               690856                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   45379                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   299166                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              144070                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               2092                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads             1124                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              25                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    546602                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 36                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   516846                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             2262                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          32163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       153804                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            15                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       267350                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.933219                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.346009                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               7673      2.87%      2.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               2508      0.94%      3.81% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             257169     96.19%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         267350                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               280261     54.23%     54.23% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               98308     19.02%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.25% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              136564     26.42%     99.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               1713      0.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                516846                       # Type of FU issued
system.cpu3.iq.rate                          1.917846                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           1303302                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           578808                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       515587                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                516846                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         8834                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          406                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   609                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                   3829                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             546641                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               144070                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                2092                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           531                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 610                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               516294                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               136038                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              550                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      137741                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   37318                       # Number of branches executed
system.cpu3.iew.exec_stores                      1703                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.915797                       # Inst execution rate
system.cpu3.iew.wb_sent                        515611                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       515587                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   475464                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   790301                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.913174                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.601624                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts          32100                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              601                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       262913                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.956826                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.469731                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        75313     28.65%     28.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        84685     32.21%     60.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        48839     18.58%     79.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        17231      6.55%     85.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1330      0.51%     86.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5         2686      1.02%     87.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          114      0.04%     87.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          735      0.28%     87.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        31980     12.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       262913                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              513812                       # Number of instructions committed
system.cpu3.commit.committedOps                514475                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        136922                       # Number of memory references committed
system.cpu3.commit.loads                       135236                       # Number of loads committed
system.cpu3.commit.membars                         12                       # Number of memory barriers committed
system.cpu3.commit.branches                     37269                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   477234                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  20                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          279246     54.28%     54.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          98307     19.11%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         135236     26.29%     99.67% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          1686      0.33%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           514475                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                31980                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      777482                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1097656                       # The number of ROB writes
system.cpu3.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2143                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      245559                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     513812                       # Number of Instructions Simulated
system.cpu3.committedOps                       514475                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.524497                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.524497                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.906588                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.906588                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  853172                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 470255                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  1954959                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  221908                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 143569                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    32                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             1384                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          283.170959                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             133172                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1984                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            67.122984                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   283.170959                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.276534                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.276534                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          600                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           277270                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          277270                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       132540                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         132540                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          630                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           630                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            2                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       133170                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          133170                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       133172                       # number of overall hits
system.cpu3.dcache.overall_hits::total         133172                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         3402                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3402                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1046                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         4448                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4448                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         4449                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4449                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     21223934                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     21223934                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     15628748                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     15628748                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        44998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        44998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        41501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        41501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        12001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        12001                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data     36852682                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total     36852682                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data     36852682                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total     36852682                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       135942                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       135942                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         1676                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         1676                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       137618                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       137618                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       137621                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       137621                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.025025                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.025025                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.624105                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.624105                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.032321                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.032321                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.032328                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.032328                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data  6238.663727                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  6238.663727                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 14941.441683                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 14941.441683                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  7499.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  7499.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8300.200000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8300.200000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data  8285.225270                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8285.225270                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data  8283.363003                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8283.363003                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          163                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     3.208333                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          163                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          556                       # number of writebacks
system.cpu3.dcache.writebacks::total              556                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         1927                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1927                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          527                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         2454                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         2454                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         2454                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         2454                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         1475                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1475                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          519                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         1994                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1994                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         1995                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1995                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      5605288                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      5605288                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      6533751                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      6533751                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        35002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        35002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        36999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         8999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         8999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     12139039                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     12139039                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     12141539                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     12141539                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010850                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010850                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.014489                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.014489                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.014496                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.014496                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  3800.195254                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  3800.195254                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 12589.115607                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 12589.115607                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  5833.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5833.666667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  7399.800000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7399.800000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  6087.782849                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6087.782849                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  6085.984461                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6085.984461                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           22.931815                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              73449                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1468.980000                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    22.931815                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.044789                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.044789                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           147088                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          147088                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst        73449                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          73449                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst        73449                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           73449                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst        73449                       # number of overall hits
system.cpu3.icache.overall_hits::total          73449                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           70                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           70                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           70                       # number of overall misses
system.cpu3.icache.overall_misses::total           70                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3663191                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3663191                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3663191                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3663191                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3663191                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3663191                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst        73519                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        73519                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst        73519                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        73519                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst        73519                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        73519                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000952                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000952                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000952                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000952                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000952                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000952                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 52331.300000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52331.300000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 52331.300000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52331.300000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 52331.300000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52331.300000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           20                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           20                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           50                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           50                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2251041                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2251041                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2251041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2251041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2251041                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2251041                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000680                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000680                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000680                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000680                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000680                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000680                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 45020.820000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 45020.820000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 45020.820000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 45020.820000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 45020.820000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 45020.820000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  40861                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            40643                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              629                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               39130                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  38630                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            98.722208                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                     83                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                          268929                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles             74852                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        568844                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      40861                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             38713                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                       191660                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   1279                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                    73787                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   64                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples            267159                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             2.133991                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.058366                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                  162591     60.86%     60.86% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                   10383      3.89%     64.75% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                    7114      2.66%     67.41% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                   10490      3.93%     71.34% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                    8218      3.08%     74.41% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                    7101      2.66%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                    9533      3.57%     80.64% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                   25373      9.50%     90.13% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                   26356      9.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total              267159                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.151940                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       2.115220                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                   25539                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles               171193                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     8165                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                61652                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   610                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 101                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                550936                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  115                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   610                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                   44148                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                  18246                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles           726                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                    50928                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               152501                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                548776                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                145433                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.LQFullEvents                   177                       # Number of times rename has blocked due to LQ full
system.cpu4.rename.RenamedOperands             734825                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups              2706231                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          907129                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               688765                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   46056                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                   295194                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads              144039                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               2077                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads             1110                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              54                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    545900                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 34                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   515803                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued             2136                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined          32576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined       155493                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples       267159                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.930697                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       0.352106                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               7945      2.97%      2.97% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1               2625      0.98%      3.96% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2             256589     96.04%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total         267159                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu               279358     54.16%     54.16% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               98308     19.06%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.22% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead              136420     26.45%     99.67% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               1717      0.33%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                515803                       # Type of FU issued
system.cpu4.iq.rate                          1.917990                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads           1300899                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           578520                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       514542                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                515803                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         8943                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          392                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   610                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                   3885                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             545937                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts               144039                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                2077                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                14                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           529                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           79                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 608                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               515250                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts               135893                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              551                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                      137599                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   37033                       # Number of branches executed
system.cpu4.iew.exec_stores                      1706                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.915933                       # Inst execution rate
system.cpu4.iew.wb_sent                        514561                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       514542                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   474475                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   788213                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.913301                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.601963                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts          32513                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              600                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples       262664                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.954428                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.471339                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0        75657     28.80%     28.80% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        84363     32.12%     60.92% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2        48695     18.54%     79.46% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3        17159      6.53%     85.99% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4         1334      0.51%     86.50% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5         2670      1.02%     87.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          129      0.05%     87.57% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          588      0.22%     87.79% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        32069     12.21%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total       262664                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              512695                       # Number of instructions committed
system.cpu4.commit.committedOps                513358                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                        136781                       # Number of memory references committed
system.cpu4.commit.loads                       135096                       # Number of loads committed
system.cpu4.commit.membars                         12                       # Number of memory barriers committed
system.cpu4.commit.branches                     36990                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   476396                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  20                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu          278270     54.21%     54.21% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          98307     19.15%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.36% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead         135096     26.32%     99.67% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          1685      0.33%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           513358                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                32069                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      776440                       # The number of ROB reads
system.cpu4.rob.rob_writes                    1096306                       # The number of ROB writes
system.cpu4.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      246123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     512695                       # Number of Instructions Simulated
system.cpu4.committedOps                       513358                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.524540                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.524540                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.906433                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.906433                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  851804                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 469902                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                  1951371                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                  220228                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                 143418                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    28                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             1387                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          281.168692                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             132916                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1985                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            66.960202                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   281.168692                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.274579                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.274579                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          598                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          494                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           276920                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          276920                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       132284                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         132284                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          630                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           630                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data       132914                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          132914                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       132916                       # number of overall hits
system.cpu4.dcache.overall_hits::total         132916                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         3484                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3484                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         1046                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            7                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         4530                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4530                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         4531                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4531                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     22782197                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     22782197                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data     16109000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     16109000                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        48496                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        48496                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data     38891197                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total     38891197                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data     38891197                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total     38891197                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       135768                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       135768                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         1676                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         1676                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       137444                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       137444                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       137447                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       137447                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.025661                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.025661                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.624105                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.624105                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.032959                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.032959                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.032965                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.032965                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data  6539.092135                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total  6539.092135                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 15400.573614                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 15400.573614                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data         6928                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total         6928                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  4166.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data  8585.253201                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  8585.253201                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data  8583.358420                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  8583.358420                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          318                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs     3.600000                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          318                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          565                       # number of writebacks
system.cpu4.dcache.writebacks::total              565                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         2004                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2004                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data          527                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         2531                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2531                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         2531                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2531                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         1480                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1480                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data          519                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            7                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         1999                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1999                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         2000                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         2000                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data      5658284                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total      5658284                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data      6686500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6686500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        37004                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        37004                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data     12344784                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     12344784                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data     12347284                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     12347284                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.010901                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010901                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.014544                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.014544                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.014551                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.014551                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  3823.164865                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  3823.164865                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 12883.429672                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 12883.429672                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  5286.285714                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5286.285714                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data  6175.479740                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  6175.479740                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data  6173.642000                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  6173.642000                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           23.406959                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              73718                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          1474.360000                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    23.406959                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.045717                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.045717                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           147624                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          147624                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst        73718                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          73718                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst        73718                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           73718                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst        73718                       # number of overall hits
system.cpu4.icache.overall_hits::total          73718                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           69                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           69                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           69                       # number of overall misses
system.cpu4.icache.overall_misses::total           69                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      2538169                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2538169                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      2538169                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2538169                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      2538169                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2538169                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst        73787                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        73787                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst        73787                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        73787                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst        73787                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        73787                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000935                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000935                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000935                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000935                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000935                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000935                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 36785.057971                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 36785.057971                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 36785.057971                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 36785.057971                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 36785.057971                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 36785.057971                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           19                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           19                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           50                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           50                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           50                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1861039                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1861039                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1861039                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1861039                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1861039                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1861039                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000678                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000678                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000678                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000678                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000678                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 37220.780000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 37220.780000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 37220.780000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 37220.780000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 37220.780000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 37220.780000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  40734                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            40516                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              627                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               38944                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  38543                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            98.970316                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                     59                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                          268375                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles             74792                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        568005                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      40734                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             38602                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                       191216                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   1271                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                    73650                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   62                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples            266651                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             2.134978                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.062350                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                  162684     61.01%     61.01% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                   10053      3.77%     64.78% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                    6631      2.49%     67.27% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                   10891      4.08%     71.35% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                    8408      3.15%     74.50% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                    6498      2.44%     76.94% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                    9976      3.74%     80.68% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                   24752      9.28%     89.97% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                   26758     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total              266651                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.151780                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       2.116460                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                   25668                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles               170635                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     7864                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                61877                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   607                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 105                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                550216                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                   99                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   607                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                   44416                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                  17510                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles           761                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                    50694                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               152663                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                547984                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                145431                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.LQFullEvents                   406                       # Number of times rename has blocked due to LQ full
system.cpu5.rename.RenamedOperands             733584                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups              2702356                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          905936                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               688240                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   45341                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                17                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            17                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                   296134                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads              143865                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               2094                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads             1098                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              12                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    545139                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 31                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   515513                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued             2175                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined          32096                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined       153151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples       266651                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.933287                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       0.345490                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               7613      2.86%      2.86% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1               2563      0.96%      3.82% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2             256475     96.18%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total         266651                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu               279110     54.14%     54.14% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               98308     19.07%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.21% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead              136380     26.46%     99.67% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               1715      0.33%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                515513                       # Type of FU issued
system.cpu5.iq.rate                          1.920868                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads           1299850                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           577273                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       514259                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                515513                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         8806                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          411                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           58                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   607                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                   3821                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             545173                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts               143865                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                2094                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                14                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           529                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 609                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               514962                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts               135852                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              549                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                      137558                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   36965                       # Number of branches executed
system.cpu5.iew.exec_stores                      1706                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.918815                       # Inst execution rate
system.cpu5.iew.wb_sent                        514286                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       514259                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   474341                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   788032                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.916196                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.601931                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts          32034                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              599                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples       262223                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.956632                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.479731                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0        76322     29.11%     29.11% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        83702     31.92%     61.03% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2        48115     18.35%     79.37% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3        16939      6.46%     85.83% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4         1315      0.50%     86.34% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5         2772      1.06%     87.39% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          269      0.10%     87.50% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          721      0.27%     87.77% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        32068     12.23%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total       262223                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              512411                       # Number of instructions committed
system.cpu5.commit.committedOps                513074                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                        136742                       # Number of memory references committed
system.cpu5.commit.loads                       135059                       # Number of loads committed
system.cpu5.commit.membars                         12                       # Number of memory barriers committed
system.cpu5.commit.branches                     36919                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   476183                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  20                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu          278025     54.19%     54.19% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          98307     19.16%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.35% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead         135059     26.32%     99.67% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          1683      0.33%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           513074                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                32068                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      775237                       # The number of ROB reads
system.cpu5.rob.rob_writes                    1094709                       # The number of ROB writes
system.cpu5.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      246677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     512411                       # Number of Instructions Simulated
system.cpu5.committedOps                       513074                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.523749                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.523749                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.909310                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.909310                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  851399                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 469802                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                  1950411                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                  219796                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                 143381                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements             1377                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          282.063862                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             132306                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1976                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            66.956478                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   282.063862                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.275453                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.275453                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           276908                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          276908                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       131674                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         131674                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          630                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           630                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            1                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data       132304                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          132304                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       132306                       # number of overall hits
system.cpu5.dcache.overall_hits::total         132306                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         4096                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4096                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         1046                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            4                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         5142                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          5142                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         5143                       # number of overall misses
system.cpu5.dcache.overall_misses::total         5143                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data     27066952                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     27066952                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     15859750                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     15859750                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        36500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        36500                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data     42926702                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     42926702                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data     42926702                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     42926702                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data       135770                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       135770                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         1676                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         1676                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       137446                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       137446                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       137449                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       137449                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.030169                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.030169                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.624105                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.624105                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.037411                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.037411                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.037418                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.037418                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data  6608.142578                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  6608.142578                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 15162.284895                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 15162.284895                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data         9125                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total         9125                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data  8348.250097                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  8348.250097                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data  8346.626871                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  8346.626871                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets           93                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     3.578947                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets           93                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          633                       # number of writebacks
system.cpu5.dcache.writebacks::total              633                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         2625                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2625                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data          527                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         3152                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         3152                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         3152                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         3152                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         1471                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1471                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data          519                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         1990                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1990                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         1991                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1991                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data      6218025                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total      6218025                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data      6633250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      6633250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        30500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        30500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     12851275                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     12851275                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     12853775                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     12853775                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.010834                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010834                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.014478                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.014478                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.014485                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.014485                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  4227.073419                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  4227.073419                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 12780.828516                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 12780.828516                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data         7625                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7625                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data  6457.927136                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  6457.927136                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data  6455.939227                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  6455.939227                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           23.426437                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs              73582                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          1362.629630                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    23.426437                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.045755                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.045755                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           147354                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          147354                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst        73582                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          73582                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst        73582                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           73582                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst        73582                       # number of overall hits
system.cpu5.icache.overall_hits::total          73582                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           68                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           68                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           68                       # number of overall misses
system.cpu5.icache.overall_misses::total           68                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      2151194                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2151194                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      2151194                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2151194                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      2151194                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2151194                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst        73650                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        73650                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst        73650                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        73650                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst        73650                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        73650                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000923                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000923                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000923                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000923                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000923                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000923                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 31635.205882                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 31635.205882                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 31635.205882                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 31635.205882                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 31635.205882                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 31635.205882                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           54                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           54                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1755541                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1755541                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1755541                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1755541                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1755541                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1755541                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000733                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000733                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000733                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000733                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000733                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000733                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 32510.018519                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 32510.018519                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 32510.018519                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 32510.018519                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 32510.018519                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 32510.018519                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  40342                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            40108                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              634                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               38612                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                  38352                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.326634                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                     63                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                          267711                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles             74809                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        566839                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      40342                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             38415                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                       190498                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   1285                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                    73716                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   66                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples            265957                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             2.136345                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.067229                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                  162555     61.12%     61.12% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                    9889      3.72%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                    6420      2.41%     67.25% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                   10852      4.08%     71.33% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                    8367      3.15%     74.48% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                    6326      2.38%     76.86% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                   10220      3.84%     80.70% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                   24151      9.08%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                   27177     10.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total              265957                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.150692                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       2.117354                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                   25751                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles               169889                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     7609                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                62095                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   613                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 109                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                549652                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  107                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   613                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                   44600                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                  17412                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles           828                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                    50525                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               151979                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                546876                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    3                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                144844                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.LQFullEvents                    54                       # Number of times rename has blocked due to LQ full
system.cpu6.rename.RenamedOperands             731117                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups              2696921                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          904526                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               684982                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   46131                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                   296227                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads              143773                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               2095                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads             1099                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              18                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    543945                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 40                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   513705                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued             2214                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined          32641                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined       156029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved            18                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples       265957                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.931534                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       0.350004                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               7809      2.94%      2.94% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1               2591      0.97%      3.91% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2             255557     96.09%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total         265957                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu               277560     54.03%     54.03% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               98308     19.14%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.17% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead              136120     26.50%     99.67% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               1717      0.33%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                513705                       # Type of FU issued
system.cpu6.iq.rate                          1.918879                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads           1295579                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           576633                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       512484                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                513705                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              12                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         8928                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          408                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           52                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   613                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                   3893                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             543988                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts               143773                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                2095                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           529                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           87                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 616                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               513154                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts               135596                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              549                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                      137304                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   36535                       # Number of branches executed
system.cpu6.iew.exec_stores                      1708                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.916821                       # Inst execution rate
system.cpu6.iew.wb_sent                        512510                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       512484                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   473018                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   785402                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.914318                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.602262                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts          32581                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              605                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples       261451                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.955793                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.471013                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0        74873     28.64%     28.64% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        84168     32.19%     60.83% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2        48944     18.72%     79.55% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3        17059      6.52%     86.08% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4         1295      0.50%     86.57% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5         2407      0.92%     87.49% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           71      0.03%     87.52% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          602      0.23%     87.75% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        32032     12.25%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total       261451                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              510681                       # Number of instructions committed
system.cpu6.commit.committedOps                511344                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                        136532                       # Number of memory references committed
system.cpu6.commit.loads                       134845                       # Number of loads committed
system.cpu6.commit.membars                         12                       # Number of memory barriers committed
system.cpu6.commit.branches                     36486                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   474886                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  20                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu          276505     54.07%     54.07% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          98307     19.23%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.30% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead         134845     26.37%     99.67% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          1687      0.33%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           511344                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                32032                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      773318                       # The number of ROB reads
system.cpu6.rob.rob_writes                    1092424                       # The number of ROB writes
system.cpu6.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1754                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      247341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     510681                       # Number of Instructions Simulated
system.cpu6.committedOps                       511344                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.524224                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.524224                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.907583                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.907583                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  848887                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 469108                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                  1944333                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                  217201                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                 143164                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    36                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements             1368                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          281.053759                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             133035                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1967                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            67.633452                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   281.053759                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.274467                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.274467                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          495                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           276405                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          276405                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       132402                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         132402                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          630                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           630                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            1                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data       133032                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          133032                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       133034                       # number of overall hits
system.cpu6.dcache.overall_hits::total         133034                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         3115                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         3115                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         1046                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            8                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         4161                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          4161                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         4162                       # number of overall misses
system.cpu6.dcache.overall_misses::total         4162                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     17219184                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     17219184                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data     14994000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     14994000                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        83499                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        83499                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data     32213184                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total     32213184                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data     32213184                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total     32213184                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data       135517                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       135517                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         1676                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         1676                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       137193                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       137193                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       137196                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       137196                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.022986                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.022986                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.624105                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.624105                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.030330                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.030330                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.030336                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.030336                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data  5527.827929                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  5527.827929                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 14334.608031                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 14334.608031                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 10437.375000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 10437.375000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data  7741.692862                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  7741.692862                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data  7739.832773                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  7739.832773                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs           64                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     3.368421                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          525                       # number of writebacks
system.cpu6.dcache.writebacks::total              525                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         1653                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1653                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data          527                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          527                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         2180                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2180                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         2180                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2180                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         1462                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1462                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data          519                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          519                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         1981                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1981                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         1982                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1982                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data      5157291                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total      5157291                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data      6344250                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      6344250                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        70501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        70501                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data     11501541                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     11501541                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data     11504041                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     11504041                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.010788                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010788                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.309666                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.014440                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.014440                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.014446                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.014446                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  3527.558824                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  3527.558824                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 12223.988439                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 12223.988439                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data  8812.625000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8812.625000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data  5805.926805                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  5805.926805                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data  5804.258829                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  5804.258829                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           23.401703                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              73648                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          1339.054545                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    23.401703                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.045706                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.045706                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           147487                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          147487                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst        73648                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          73648                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst        73648                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           73648                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst        73648                       # number of overall hits
system.cpu6.icache.overall_hits::total          73648                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           68                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           68                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           68                       # number of overall misses
system.cpu6.icache.overall_misses::total           68                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      2190694                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2190694                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      2190694                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2190694                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      2190694                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2190694                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst        73716                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        73716                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst        73716                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        73716                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst        73716                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        73716                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000922                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000922                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000922                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000922                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000922                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000922                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 32216.088235                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 32216.088235                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 32216.088235                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 32216.088235                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 32216.088235                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 32216.088235                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1761548                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1761548                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1761548                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1761548                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1761548                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1761548                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000746                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000746                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000746                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000746                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000746                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000746                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 32028.145455                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 32028.145455                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 32028.145455                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 32028.145455                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 32028.145455                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 32028.145455                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  40321                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            40053                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              621                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               38597                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                  38231                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            99.051740                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    102                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                          267317                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles             74312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        565366                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      40321                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             38333                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                       190753                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   1261                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles            7                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                    73413                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                  126                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples            265703                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             2.133073                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.080923                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                  163795     61.65%     61.65% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                    9343      3.52%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                    5696      2.14%     67.31% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                   10853      4.08%     71.39% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                    8466      3.19%     74.58% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                    5398      2.03%     76.61% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                   11039      4.15%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                   22522      8.48%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                   28591     10.76%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total              265703                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.150836                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       2.114965                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                   25758                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles               169726                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     7077                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                62543                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   599                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 127                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   33                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                548044                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  113                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   599                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                   45214                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                  16279                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles           977                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                    49743                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               152891                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                545746                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                145603                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.LQFullEvents                    35                       # Number of times rename has blocked due to LQ full
system.cpu7.rename.RenamedOperands             730290                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups              2691471                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          902615                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               686206                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   44083                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                29                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            32                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                   300487                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads              143729                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               2007                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads             1081                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              18                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    543220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   514242                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued             2181                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined          31272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined       149441                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved            26                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples       265703                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.935402                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       0.338514                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               7196      2.71%      2.71% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1               2772      1.04%      3.75% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2             255735     96.25%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total         265703                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu               278030     54.07%     54.07% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               98308     19.12%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.18% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead              136194     26.48%     99.67% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               1710      0.33%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                514242                       # Type of FU issued
system.cpu7.iq.rate                          1.923716                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads           1296366                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           574546                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       513035                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                514242                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         8809                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          320                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           44                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   599                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                   3670                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             543267                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts               143729                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                2007                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                16                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            10                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           527                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 597                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               513754                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts               135728                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              486                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                      137430                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   36677                       # Number of branches executed
system.cpu7.iew.exec_stores                      1702                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.921890                       # Inst execution rate
system.cpu7.iew.wb_sent                        513086                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       513035                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   473614                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   786454                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.919201                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.602214                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts          31211                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              590                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples       261434                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.958399                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.466533                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0        74096     28.34%     28.34% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        84585     32.35%     60.70% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2        49186     18.81%     79.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3        17433      6.67%     86.18% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4         1076      0.41%     86.59% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5         2400      0.92%     87.51% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           56      0.02%     87.53% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          720      0.28%     87.80% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        31882     12.20%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total       261434                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              511325                       # Number of instructions committed
system.cpu7.commit.committedOps                511992                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                        136607                       # Number of memory references committed
system.cpu7.commit.loads                       134920                       # Number of loads committed
system.cpu7.commit.membars                         12                       # Number of memory barriers committed
system.cpu7.commit.branches                     36645                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   475375                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  20                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu          277078     54.12%     54.12% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          98307     19.20%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.32% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead         134920     26.35%     99.67% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          1687      0.33%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           511992                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                31882                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      772716                       # The number of ROB reads
system.cpu7.rob.rob_writes                    1090740                       # The number of ROB writes
system.cpu7.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      247735                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     511325                       # Number of Instructions Simulated
system.cpu7.committedOps                       511992                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.522793                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.522793                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.912804                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.912804                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  849821                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 469314                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                  1946442                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                  218128                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                 146749                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements             1377                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          283.414035                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             133208                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1983                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            67.174987                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   283.414035                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.276772                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.276772                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          606                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.591797                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           276715                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          276715                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       132571                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         132571                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          635                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           635                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::cpu7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::cpu7.data       133206                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          133206                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       133208                       # number of overall hits
system.cpu7.dcache.overall_hits::total         133208                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         3095                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3095                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1046                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            2                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         4141                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          4141                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         4142                       # number of overall misses
system.cpu7.dcache.overall_misses::total         4142                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     16192985                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     16192985                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     14720500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     14720500                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        17000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        17000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        38001                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        38001                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data     30913485                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     30913485                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data     30913485                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     30913485                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data       135666                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       135666                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         1681                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1681                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       137347                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       137347                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       137350                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       137350                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.022813                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022813                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.622249                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.622249                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.030150                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030150                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.030157                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030157                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data  5231.982229                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  5231.982229                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 14073.135755                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 14073.135755                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         8500                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         8500                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data 19000.500000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 19000.500000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data  7465.222169                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  7465.222169                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data  7463.419845                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  7463.419845                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           78                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     3.714286                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          526                       # number of writebacks
system.cpu7.dcache.writebacks::total              526                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         1613                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1613                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data          526                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          526                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         2139                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2139                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         2139                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2139                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         1482                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1482                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          520                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          520                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            2                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         2002                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         2002                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         2003                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         2003                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data      5239509                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      5239509                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data      6297000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6297000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         3000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        14000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        34999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        34999                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     11536509                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     11536509                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     11539509                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     11539509                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.010924                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010924                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.309340                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.309340                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.014576                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.014576                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.014583                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.014583                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  3535.431174                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  3535.431174                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 12109.615385                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 12109.615385                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         3000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         3000                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         7000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data 17499.500000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17499.500000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  5762.492008                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  5762.492008                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  5761.112831                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  5761.112831                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           22.330967                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              73350                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          1438.235294                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    22.330967                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.043615                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.043615                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           146877                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          146877                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst        73350                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          73350                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst        73350                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           73350                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst        73350                       # number of overall hits
system.cpu7.icache.overall_hits::total          73350                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           63                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           63                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           63                       # number of overall misses
system.cpu7.icache.overall_misses::total           63                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      2085232                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2085232                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      2085232                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2085232                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      2085232                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2085232                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst        73413                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        73413                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst        73413                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        73413                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst        73413                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        73413                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000858                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000858                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000858                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000858                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000858                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000858                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 33098.920635                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 33098.920635                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 33098.920635                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 33098.920635                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 33098.920635                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 33098.920635                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           12                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           12                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1562518                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1562518                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1562518                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1562518                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1562518                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1562518                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000695                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000695                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000695                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000695                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000695                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000695                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 30637.607843                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 30637.607843                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 30637.607843                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 30637.607843                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 30637.607843                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 30637.607843                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1075.141566                       # Cycle average of tags in use
system.l2.tags.total_refs                        6730                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1532                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.392950                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      505.073695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       454.957410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        99.966021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         5.768486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.012443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         4.693073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.520810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.521513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         1.028985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         2.599131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.015414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.013884                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.032811                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1532                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          994                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.046753                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    137027                       # Number of tag accesses
system.l2.tags.data_accesses                   137027                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  97                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                1005                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  74                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  31                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                  62                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  73                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                 155                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  43                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  29                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  43                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1794                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6679                       # number of Writeback hits
system.l2.Writeback_hits::total                  6679                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              1461                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data               512                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5045                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   97                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 2466                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  586                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                  532                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                  574                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   36                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                  585                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                  667                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                  541                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                  555                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6839                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  97                       # number of overall hits
system.l2.overall_hits::cpu0.data                2466                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  18                       # number of overall hits
system.l2.overall_hits::cpu1.data                 586                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  25                       # number of overall hits
system.l2.overall_hits::cpu2.data                 532                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  31                       # number of overall hits
system.l2.overall_hits::cpu3.data                 574                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  36                       # number of overall hits
system.l2.overall_hits::cpu4.data                 585                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  42                       # number of overall hits
system.l2.overall_hits::cpu5.data                 667                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  43                       # number of overall hits
system.l2.overall_hits::cpu6.data                 541                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu7.data                 555                       # number of overall hits
system.l2.overall_hits::total                    6839                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               559                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               135                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                31                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                24                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                19                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   830                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 16                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            1693                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1722                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                559                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1828                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 31                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2552                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               559                       # number of overall misses
system.l2.overall_misses::cpu0.data              1828                       # number of overall misses
system.l2.overall_misses::cpu1.inst                31                       # number of overall misses
system.l2.overall_misses::cpu1.data                 7                       # number of overall misses
system.l2.overall_misses::cpu2.inst                24                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                19                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::cpu4.inst                14                       # number of overall misses
system.l2.overall_misses::cpu4.data                 7                       # number of overall misses
system.l2.overall_misses::cpu5.inst                12                       # number of overall misses
system.l2.overall_misses::cpu5.data                 5                       # number of overall misses
system.l2.overall_misses::cpu6.inst                12                       # number of overall misses
system.l2.overall_misses::cpu6.data                 6                       # number of overall misses
system.l2.overall_misses::cpu7.inst                10                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  2552                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     43712250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     11237000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      3045750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       248500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2427500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       142750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1848000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       169250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1406500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data        90250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1224000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        28000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst      1216500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.data        90750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst      1069500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        26000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        67982500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data       187494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       187494                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    124524495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       778000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       485500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       566250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       763500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       656750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       415250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       360500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     128550245                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     43712250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    135761495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3045750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data      1026500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       628250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1848000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       735500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1406500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       853750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1224000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       684750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst      1216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       506000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst      1069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        196532745                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     43712250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    135761495                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3045750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data      1026500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2427500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       628250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1848000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       735500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1406500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       853750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1224000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       684750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst      1216500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       506000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst      1069500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       386500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       196532745                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             656                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data            1140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              77                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              75                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data             156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                2624                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6679                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6679                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               17                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          3154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data           517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data           516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6767                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              656                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             4294                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               49                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              593                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               49                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data              538                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data              581                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data              592                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data              672                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data              547                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data              560                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9391                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             656                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            4294                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              49                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             593                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              49                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data             538                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data             581                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data             592                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data             672                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data             547                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data             560                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9391                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.852134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.118421                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.632653                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.038961                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.489796                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.090909                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.380000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.046154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.280000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.026667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.006410                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.218182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data       0.064516                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.196078                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.022727                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.316311                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.941176                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.941176                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.536779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.009671                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.007752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.254470                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.852134                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.425710                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.632653                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.011804                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.489796                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.011152                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.380000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.012048                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.280000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.011824                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.007440                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.218182                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.010969                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.196078                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.008929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.271750                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.852134                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.425710                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.632653                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.011804                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.489796                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.011152                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.380000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.012048                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.280000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.011824                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.007440                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.218182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.010969                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.196078                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.008929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.271750                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78197.227191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83237.037037                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        98250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 82833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 101145.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        71375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 97263.157895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 56416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 100464.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        45125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst       102000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        28000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst       101375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.data        45375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst       106950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        26000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81906.626506                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 11718.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11718.375000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 73552.566450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data       194500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       121375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 141562.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       152700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 164187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 103812.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data        90125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74651.710221                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78197.227191                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74267.776258                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        98250                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 146642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 101145.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 104708.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 97263.157895                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 105071.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 100464.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 121964.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst       102000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data       136950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst       101375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 84333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst       106950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data        77300                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77011.263715                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78197.227191                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74267.776258                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        98250                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 146642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 101145.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 104708.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 97263.157895                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 105071.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 100464.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 121964.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst       102000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data       136950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst       101375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 84333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst       106950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data        77300                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77011.263715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              102                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             19                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                124                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 124                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                124                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          553                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          120                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              706                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            16                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         1693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1722                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2428                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2428                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     36345750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8718000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       853000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        70500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       816250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        67000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       577250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     47617500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       286515                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       286515                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu7.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    103403505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       727500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       434500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       514750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       700000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       608250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       365250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    107063755                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     36345750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    112121505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       853000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       816250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       501500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       514750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       700000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       608250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       365250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       577250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    154681255                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     36345750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    112121505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       853000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       816250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       501500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       514750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       700000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       608250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       365250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       577250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    154681255                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.842988                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.105263                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.244898                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.012987                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.183673                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.045455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.020000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.040000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.137255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.269055                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.941176                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.536779                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.009671                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.254470                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.842988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.422217                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.244898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.008432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.183673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.009294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.020000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.006885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.040000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.008446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.005952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.007313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.137255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.007143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258545                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.842988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.422217                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.244898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.008432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.183673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.009294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.020000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.006885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.040000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.008446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.005952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.007313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.137255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.007143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258545                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 65724.683544                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data        72650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 71083.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        70500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 90694.444444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        67000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        56500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst 82464.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67446.883853                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17907.187500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17907.187500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu7.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 61077.085056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data       181875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data       108625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 128687.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       140000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 152062.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 91312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data        77500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62174.073751                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 65724.683544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 61843.080530                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 71083.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       159600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 90694.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data       100300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 128687.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        56500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       140000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 152062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 91312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst 82464.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data        77500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63707.271417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 65724.683544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 61843.080530                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 71083.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       159600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 90694.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data       100300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 128687.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        56500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       140000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 152062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 91312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst 82464.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data        77500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63707.271417                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 705                       # Transaction distribution
system.membus.trans_dist::ReadResp                704                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               31                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             22                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              23                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1717                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       154944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  154944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               30                       # Total snoops (count)
system.membus.snoop_fanout::samples              2475                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2475    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2475                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2683500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12805228                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              12612                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             12609                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6679                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              27                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            23                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             50                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6783                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1310                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        11436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         3220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         3082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         3167                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         3303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         3065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side         3094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 35537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        41856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       453312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        74048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        67776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        72768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        74048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        83520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        68608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        69504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1028352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           10038                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            26129                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 26129    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26129                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19744248                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1084731                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6870745                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             83195                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3092985                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             78957                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           3038219                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            81959                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          3018961                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            79961                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          3020212                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            84959                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          3001225                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            86452                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          2994958                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            77982                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          3009992                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
