// Seed: 845021874
module module_0 (
    input wand id_0,
    output uwire id_1,
    input supply0 id_2,
    input wor id_3,
    output supply1 id_4,
    output tri id_5,
    output supply1 id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wand id_9
);
  wire id_11;
  assign id_11 = id_11;
  wire [1 'b0 : ""] id_12;
  logic id_13;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wand id_4,
    input wand id_5,
    input tri0 id_6,
    output logic id_7,
    input uwire id_8,
    output wire id_9,
    input wand id_10,
    input tri0 id_11,
    input wor id_12,
    input wand id_13,
    input uwire id_14
);
  bit id_16;
  always @(posedge id_2) begin : LABEL_0
    id_16 = id_6;
    id_7 <= -1;
  end
  module_0 modCall_1 (
      id_6,
      id_9,
      id_14,
      id_5,
      id_9,
      id_4,
      id_4,
      id_4,
      id_9,
      id_14
  );
  assign modCall_1.id_7 = 0;
endmodule
