1,7,DAC_INIT,RW,
,[0],shift_clk_en,Enable shift register clock.,1'b1
,[1],b2t_clk_en,Enable B2T clock.,1'b1
,[2],dem_clk_en,Enable B2T clock.,1'b1
,[3],fifo_clk_en,Enable analog side of FIFO clock.,1'b1
,[4],sysref_clk_en,Enable SYSREF monitor clock.,1'b0
,[5],ldo0_clk_en,Enable DSM clock for LDO0.,1'b0
,[6],ldo1_clk_en,Enable DSM clock for LDO1.,1'b0

2,6,DAC_RESET_CTRL,RW,
,[0],sw_rst_n,Software reset for analog core.,1'b1
,[1],shift_rst_n,Software reset for shift register.,1'b1
,[2],b2t_rst_n,Software reset for B2T.,1'b1
,[3],dem_rst_n,Software reset for DEM.,1'b1
,[4],fifo_rst_n,Software reset for FIFO.,1'b1
,[5],sysref_rst_n,Software reset for SYSREF counter.,1'b1

3,8,DAC_DATAPATH_CTRL,RW,
,[0],data_enable,Enable DAC data path.,1'b0
,[1],b2t_mode,Select the B2T mode:<BR>0: Normal operation<BR>1: channel-ID mode.,1'b0
,[3:2],channel_id,"Identify the MUX channel.<BR>00: Normal operation<BR>01: Generate channel ID<BR>10: Reserved<BR>11: Send {SYSREF_CNT,4'h00,CHANNEL_ID}",2'b00
,[7:4],channel_shift_value,Rotate the DAC input channels.,4'b0000

4,6,DEM_CTRL,RW,
,[0],dem_enable,Dynamic element matching (DEM) enable.,1'b1
,[1],dem_force,Bypass the DEM forcing the value in the dem_force_value register.,1'b0
,[5:2],dem_force_value,A value to be used with the dem_force register.,4'h0

5,26,LFSR_CTRL,RW,
,[0],lfsr_enable,Enable the pseudo-random number generator (LFSR) used by the DEM.,1'b1
,[1],lfsr_load,Load a user defined seed from register lfsr_seed.,1'b0
,[2],lfsr_mode,Select randomizer mode for DEM:<BR>0: Same selection<BR>1: Pseudo-randomized selection.,1'b0
,[25:3],lfsr_seed,The initial seed for the pseudo-random number generator.,23'h7fae00

6,11,SYSREF_CTRL,RW,
,[0],sysref_cnt_enable,Enable the SYSREF calibration monitor.,1'b1
,[10:1],sysref_cnt_stop,Frame length.,10'b0101111111

# ------------------------------------------------------------------------------
# Analog Interface Registers
# ------------------------------------------------------------------------------
8,16,ATEST_CTRL,RW,
+,[15:0],atest_ctrl,Analog test control.,16'h0
-,[0],reserved_0,,1'b0
-,[6:1],atest_sel_dll,DLL analog test:<BR>6'h00: Disabled<BR>6'h01: VC<BR>6'h02: Ibias (voltage)<BR>6'h04: VC replica<BR>6'h08: InN duty cycle<BR>6'h10: AVSS<BR>6'h20: AVDD,6'b000000
-,[13:7],atest_sel_dac,<BR>7'h00: Disabled<BR>7'h01: VG (current sources)<BR>7'h02: VC (current sources)<BR>7'h04: DVDD<BR>7'h08: AVSS clock<BR>7'h10: AVSS core<BR>7'h20: AVDD clock<BR>7'h40: AVDD core,7'b0000000
-,[15:14],atest_sel,Select module to send to ATEST:<BR>2'h0: Disabled<BR>2'h1: DAC<BR>2'h2: DLL,2'h0

9,6,PWR_CTRL,RW,
,[1:0],dac_core_enable,DAC enable.,2'h0
,[5:2],dac_cm_bias,DAC enable.,4'h0

10,17,MUX_CTRL,RW,
+,[20:0],mux_ctrl,MUX control.,17'b00001000100010001
-,[3:0],mux_delay_data,Delay the datapath in the MUX.,4'b0001
-,[7:4],mux_delay_clk,Delay the clock path in the MUX,4'b0001
-,[11:8],reserved_11_8,,4'b0001
-,[13:12],mux_select_phase,Select the MUX sampling phase.,2'b01
-,[15:14],fifo_clk_select,Select the clock phase to the FIFO.,2'b00
-,[16],mux_select_clk,Select the MUX clock phase.,1'b0

11,28,DATA_CTRL,RW,
,[1:0],dac0_data_enable,.,2'h0
,[5:2],dac0_data0_ctrl,.,4'h0
,[9:6],dac0_data1_ctrl,.,4'h0
,[11:10],dac0_clk0_enable,.,2'h0
,[13:12],dac0_clk1_enable,.,2'h0
,[15:14],dac1_data_enable,.,2'h0
,[19:16],dac1_data0_ctrl,.,4'h0
,[23:20],dac1_data1_ctrl,.,4'h0
,[25:24],dac1_clk0_enable,.,2'h0
,[27:26],dac1_clk1_enable,.,2'h0

12,32,CLK_CTRL0,RW,
+,[31:0],dac0_clk0_ctrl,.,32'h0
-,[0],dac0_cal_rst_n,,1'b0
-,[1],dac0_cal_start,,1'b0
-,[2],dac0_cal_clock,,1'b0
-,[30:3],dac0_cal_data,,28'h0000000

13,32,CLK_CTRL1,RW,
+,[31:0],dac0_clk1_ctrl,.,32'h0
-,[0],dac1_cal_rst_n,,1'b0
-,[1],dac1_cal_start,,1'b0
-,[2],dac1_cal_clock,,1'b0
-,[30:3],dac1_cal_data,,28'h0000000

14,32,CLK_CTRL2,RW,
+,[31:0],dac1_clk0_ctrl,.,32'h0
-,[0],dac2_cal_rst_n,,1'b0
-,[1],dac2_cal_start,,1'b0
-,[2],dac2_cal_clock,,1'b0
-,[30:3],dac2_cal_data,,28'h0000000

15,32,CLK_CTRL3,RW,
+,[31:0],dac1_clk1_ctrl,.,32'h0
-,[0],dac3_cal_rst_n,,1'b0
-,[1],dac3_cal_start,,1'b0
-,[2],dac3_cal_clock,,1'b0
-,[30:3],dac3_cal_data,,28'h0000000

16,19,LDO0_CTRL,RW,
+,[7:0],ldo0_ctrl,DAC LDO0 control.,8'h1e
-,[0],ldo0_enable,,1'b0
-,[1],ldo0_clamp_en,,1'b1
-,[5:2],ldo0_vset,,4'b0111
-,[6],ldo0_ref_select,,1'b0
-,[7],ldo0_vset_lsb,,1'b0
,[8],ldo0_fine_en,LDO0 fine control enable,1'b0
,[10:9],ldo0_fine_rate,LDO0 fine control rate,2'b10
s,[18:11],ldo0_fine_val,LDO0 fine control ,8'h00

17,19,LDO1_CTRL,RW,
+,[7:0],ldo1_ctrl,DAC LDO1 control.,8'h1e
-,[0],ldo1_enable,,1'b0
-,[1],ldo1_clamp_en,,1'b1
-,[5:2],ldo1_vset,,4'b0111
-,[6],ldo1_ref_select,,1'b0
-,[7],ldo1_vset_lsb,,1'b0
,[8],ldo1_fine_en,LDO1 fine control enable,1'b0
,[10:9],ldo1_fine_rate,LDO1 fine control rate,2'b10
s,[18:11],ldo1_fine_val,LDO1 fine control ,8'h00

18,26,DLL_CTRL0,RW,
,[0],dll_rst_n,DLL reset PFD (active low),1'b1
,[1],dll_clk_en,DLL clock enable,1'b1
,[11:2],dll_ctrl,DLL control.,10'h0
,[13:12],dll_cp_bias_ctrl,DLL charge pump bias,2'b01
,[14],dll_hf_sel,DLL high frequency select,1'b1
,[20:15],dll_vc_ctrl,DLL control voltage,6'b100000
,[23:21],dll_cap_ctrl,DLL capacitor control,3'b100
,[25:24],clk_cm_ctrl,DLL capacitor control,2'b10

19,22,DLL_CTRL1,RW,
,[0],dll_ld_rst,,1'b1
,[1],en_sysref_dly,,1'b0
,[5:2],icp_p,,4'b1111
,[9:6],icp_n,,4'b0000
,[10],bbpd_rst,,1'b1
,[11],en_term_clk,,1'b1
,[12],en_term_sysref,,1'b1
,[13],en_vc_comp,,1'b0
,[21:14],dll_gp,,8'd0

20,32,TC_CTRL0,RW,
,[7:0],tc_0,,8'h0
,[15:8],tc_1,,8'h0
,[23:16],tc_2,,8'h0
,[31:24],tc_3,,8'h0

21,32,TC_CTRL1,RW,
,[7:0],tc_4,,8'h0
,[15:8],tc_5,,8'h0
,[23:16],tc_6,,8'h0
,[31:24],tc_7,,8'h0

22,15,DLL_STATUS,RO,
,[3:0],lock_det,lock detect status,
,[4],vc_comp,,
,[14:5],bbpd,,

23,18,AUX_CTRL,RW,
,[0],clkrx_en,Clock receiver enable.,1'b0
,[2:1],clkrx_cm_ctrl,Output common mode bias point.,2'b01
,[5:3],clkrx_term_ctrl,Enable 100 diff load +-50ohms and open.,3'b011
,[7:6],clkrx_stg1_ctrl,"Bias current control, output load resistance control.",2'b01
,[9:8],clkrx_stg1_rl_ctrl,Output load resistance control.,2'b01
,[10],sysrefrx_pd,SYSREF receiver power down.,1'b0
,[13:11],sysrefrx_term_ctrl,Enable 100 diff load +-50ohms and open.,3'b011
,[15:14],sysrefrx_stg1_ctrl,"Bias current control, output load resistance control.",2'b01
,[17:16],sysrefrx_stg1_rl_ctrl,Output load resistance control.,2'b01

24,32,DAC0_GP,RW,
,[31:0],dac0_gp,General purpose.,32'h0

25,32,DAC1_GP,RW,
,[31:0],dac1_gp,General purpose.,32'h0

26,28,SYSREF_STATUS,RO,
,[7:0],dac_channel_id,,
,[17:8],dac_sysref_cnt,,
,[27:18],sysref_cnt_value,,
