INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'User' on host 'desktop-v5a9ups' (Windows NT_amd64 version 6.2) on Wed Nov 11 13:40:43 +0530 2020
INFO: [HLS 200-10] In directory 'E:/FYP/HLS/MAC_SAP'
Sourcing Tcl script 'E:/FYP/HLS/MAC_SAP/fyp/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project 'E:/FYP/HLS/MAC_SAP/fyp'.
INFO: [HLS 200-10] Adding design file 'fyp/MA_UNITDATAX_STATUS_indication.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/MA_UNITDATAX_STATUS_indication.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/MA_UNITDATAX_request.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/MA_UNITDATAX_request.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/MA_UNITDATA_indication.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_CCA_indication.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_CCA_indication.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_DATA_confirm.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_DATA_confirm.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_DATA_request.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_DATA_request.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_RXEND_indication.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_RXEND_indication.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_TXEND_confirm.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_TXEND_confirm.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_TXEND_request.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_TXEND_request.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_TXSTART_confirm.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_TXSTART_confirm.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_TXSTART_request.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/PHY_TXSTART_request.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/common.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/compose_mac_frame.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/compose_mac_frame.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/crc_32.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/crc_32.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/crc_32_validate.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/decompose_mac_frame.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/decompose_mac_frame.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/edca.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/edca.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/mac_layer.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/mac_layer.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/r_n_g.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/r_n_g.h' to the project
INFO: [HLS 200-10] Adding design file 'fyp/timer.c' to the project
INFO: [HLS 200-10] Adding design file 'fyp/timer.h' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/MA_UNITDATAX_STATUS_indication_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/MA_UNITDATAX_request_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/PHY_CCA_indication_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/PHY_DATA_confirm_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/PHY_RXEND_indication_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/PHY_TXEND_confirm_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/PHY_TXSTART_confirm_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/backoff_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/compose_mac_frame_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/compose_mac_header_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/crc_32_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/crc_32_validate_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/decompose_mac_frame_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/edca_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/input_data.bin' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/input_message.bin' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/input_message_crc.bin' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/mac_frame.bin' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/mac_layer_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/r_n_g_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/slot_boundary_timing_test.c' to the project
INFO: [HLS 200-10] Adding test bench file 'fyp/timer_test.c' to the project
INFO: [HLS 200-10] Opening solution 'E:/FYP/HLS/MAC_SAP/fyp/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fyp/timer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/r_n_g.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/mac_layer.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/edca.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/decompose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32_validate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/crc_32.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/compose_mac_frame.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXSTART_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXSTART_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_TXEND_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_RXEND_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_DATA_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_DATA_confirm.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/PHY_CCA_indication.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_request.c' ... 
INFO: [HLS 200-10] Analyzing design file 'fyp/MA_UNITDATAX_STATUS_indication.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:01:43 . Memory (MB): peak = 191.750 ; gain = 102.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:01:43 . Memory (MB): peak = 191.750 ; gain = 102.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 191.750 ; gain = 102.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'phy_txend_request' into 'phy_data_confirm' (fyp/PHY_DATA_confirm.c:17) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 191.750 ; gain = 102.289
INFO: [XFORM 203-602] Inlining function 'phy_txend_request' into 'phy_data_confirm' (fyp/PHY_DATA_confirm.c:17) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 191.750 ; gain = 102.289
INFO: [HLS 200-472] Inferring partial write operation for 'frame' (fyp/PHY_DATA_confirm.c:12:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:44 . Memory (MB): peak = 191.750 ; gain = 102.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'phy_data_confirm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_data_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 103.865 seconds; current allocated memory: 111.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 111.886 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'phy_data_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 111.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 112.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_data_request' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_data_request'.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 112.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'phy_data_confirm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'phy_data_confirm/frame_to_transfer' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'phy_data_confirm' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'phy_data_confirm_frame' to 'phy_data_confirm_bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'stop_tx' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'phy_data_confirm'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 112.491 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 224.37 MHz
INFO: [RTMG 210-278] Implementing memory 'phy_data_confirm_bkb_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:46 . Memory (MB): peak = 191.750 ; gain = 102.289
INFO: [VHDL 208-304] Generating VHDL RTL for phy_data_confirm.
INFO: [VLOG 209-307] Generating Verilog RTL for phy_data_confirm.
INFO: [HLS 200-112] Total elapsed time: 105.864 seconds; peak allocated memory: 112.491 MB.
