
;; Function __isinfl (*__GI___isinfl, funcdef_no=77, decl_uid=2721, cgraph_uid=77, symbol_order=77)

Partition 0: size 16 align 16
	ew_u

;; Generating RTL for gimple basic block 2


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 27.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v:XF 107 [ x ])
        (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [4 x+0 S16 A128])) ../sysdeps/i386/fpu/s_isinfl.c:21 -1
     (expr_list:REG_EQUIV (mem/c:XF (reg/f:DI 81 virtual-incoming-args) [4 x+0 S16 A128])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (set (mem/c:XF (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 ew_u.value+0 S16 A128])
        (reg/v:XF 107 [ x ])) ../sysdeps/i386/fpu/s_isinfl.c:23 -1
     (nil))
(insn 7 6 8 2 (set (reg:HI 87 [ D.5373 ])
        (mem/j/c:HI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -8 [0xfffffffffffffff8])) [0 ew_u.parts.sign_exponent+0 S2 A64])) ../sysdeps/i386/fpu/s_isinfl.c:23 -1
     (nil))
(insn 8 7 9 2 (set (reg/v:SI 88 [ se ])
        (sign_extend:SI (reg:HI 87 [ D.5373 ]))) ../sysdeps/i386/fpu/s_isinfl.c:23 -1
     (nil))
(insn 9 8 10 2 (set (reg:SI 89 [ D.5374 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -12 [0xfffffffffffffff4])) [0 ew_u.parts.msw+0 S4 A32])) ../sysdeps/i386/fpu/s_isinfl.c:23 -1
     (nil))
(insn 10 9 11 2 (set (reg:SI 90 [ D.5374 ])
        (mem/c:SI (plus:DI (reg/f:DI 82 virtual-stack-vars)
                (const_int -16 [0xfffffffffffffff0])) [0 ew_u.parts.lsw+0 S4 A128])) ../sysdeps/i386/fpu/s_isinfl.c:23 -1
     (nil))
(insn 11 10 12 2 (set (reg:SI 108 [ D.5374 ])
        (sign_extend:SI (reg:HI 87 [ D.5373 ]))) ../sysdeps/i386/fpu/s_isinfl.c:26 -1
     (nil))
(insn 12 11 13 2 (set (reg:SI 109 [ D.5374 ])
        (not:SI (reg:SI 108 [ D.5374 ]))) ../sysdeps/i386/fpu/s_isinfl.c:26 -1
     (nil))
(insn 13 12 14 2 (parallel [
            (set (reg:SI 110 [ D.5374 ])
                (and:SI (reg:SI 109 [ D.5374 ])
                    (const_int 32767 [0x7fff])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:26 -1
     (nil))
(insn 14 13 15 2 (parallel [
            (set (reg:SI 111 [ D.5374 ])
                (xor:SI (reg:SI 89 [ D.5374 ])
                    (const_int -2147483648 [0xffffffff80000000])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:26 -1
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg:SI 112 [ D.5374 ])
                (ior:SI (reg:SI 111 [ D.5374 ])
                    (reg:SI 90 [ D.5374 ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:26 -1
     (nil))
(insn 16 15 17 2 (parallel [
            (set (reg/v:SI 96 [ lx ])
                (ior:SI (reg:SI 110 [ D.5374 ])
                    (reg:SI 112 [ D.5374 ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:26 -1
     (nil))
(insn 17 16 18 2 (parallel [
            (set (reg:SI 97 [ D.5375 ])
                (neg:SI (reg/v:SI 96 [ lx ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:27 -1
     (nil))
(insn 18 17 19 2 (parallel [
            (set (reg:SI 114 [ lx ])
                (ior:SI (reg/v:SI 96 [ lx ])
                    (reg:SI 97 [ D.5375 ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 19 18 20 2 (parallel [
            (set (reg:SI 115 [ D.5375 ])
                (ashiftrt:SI (reg:SI 114 [ lx ])
                    (const_int 31 [0x1f])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 20 19 21 2 (set (reg:SI 116 [ D.5375 ])
        (not:SI (reg:SI 115 [ D.5375 ]))) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 21 20 22 2 (parallel [
            (set (reg:SI 117 [ se ])
                (and:SI (reg/v:SI 88 [ se ])
                    (const_int 32768 [0x8000])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 22 21 23 2 (parallel [
            (set (reg:SI 118 [ D.5375 ])
                (ashiftrt:SI (reg:SI 117 [ se ])
                    (const_int 14 [0xe])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 23 22 24 2 (set (reg:SI 120)
        (const_int 1 [0x1])) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 24 23 25 2 (parallel [
            (set (reg:SI 119 [ D.5375 ])
                (minus:SI (reg:SI 120)
                    (reg:SI 118 [ D.5375 ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 25 24 26 2 (parallel [
            (set (reg:SI 113 [ D.5375 ])
                (and:SI (reg:SI 116 [ D.5375 ])
                    (reg:SI 119 [ D.5375 ])))
            (clobber (reg:CC 17 flags))
        ]) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 26 25 30 2 (set (reg:SI 106 [ <retval> ])
        (reg:SI 113 [ D.5375 ])) ../sysdeps/i386/fpu/s_isinfl.c:29 -1
     (nil))
(insn 30 26 31 2 (set (reg/i:SI 0 ax)
        (reg:SI 106 [ <retval> ])) ../sysdeps/i386/fpu/s_isinfl.c:30 -1
     (nil))
(insn 31 30 0 2 (use (reg/i:SI 0 ax)) ../sysdeps/i386/fpu/s_isinfl.c:30 -1
     (nil))
