Origin Design
Verilog Netlist File	bench_1.v
Cell Library File	cell_info_large_2.5
Top Module	 bench_1
IO Supply Voltage	3.3V
Core Supply Voltage	2.5V

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	500MHz	(uW)	100MHz	(uW)
					Number		Number
-------------------------------------------------------------------------------------------------------
AND2X1		20	650.0	A	20	1001.88 	0	0
				B	20	1063.75 	0	0
AND2X2		12	600.0	A	12	867.38 	0	0
				B	12	983.25 	0	0
AND4X1          	8	400.0	A	8	412.00 	0	0
				B	8	452.75	0	0
				C	8	498.00	0	0
				D	8	533.25	0	0
DFFX1		20	2800.0	D	16	998.00	4	49.90
				CK	16	1123.50	4	56.18
				Data	16	1000.00	4	50.0
DFFX2		21	3675.0	D	21	1752.19	0	0
				CK	19	1859.63	2	39.15
				Data	19	1833.50	2	38.6
INVX1		26	429.0	A	26	931.94	0	0
INVX2		7	175.0	A	7	501.59	0	0
MX2X1		23	1529.5	A	23	1482.06	0	0
				B	23	1616.47	0	0
				S0	23	1916.19	0	0
MX2X2		7	717.5	A	7	747.25	0	0
				B	7	837.38	0	0
				S0	7	934.28	0	0
NAND2X1	1	25.0	A	1	42.69	0	0
				B	1	47.59	0	0
NAND2X2	1	37.5	A	1	85.38	0	0
				B	0	0	1	18.96
NAND4X1	4	166.0	A	4	201.00	0	0
				B	4	242.50	0	0
				C	4	268.50	0	0
				D	4	312.63	0	0
NAND4X2	4	254.0	A	4	375.25	0	0
				B	4	473.75	0	0
				C	4	520.00	0	0
				D	4	632.25	0	0
NOR2X1		17	425.0	A	1	43.16	16	138.10
				B	17	819.19	0	0
NOR2X2		10	375.0	A	4	323.25	6	96.98
				B	10	913.75	0	0
NOR3X2		1	50.0	A	1	95.88	0	0
				B	0	0	1	22.80
				C	1	142.94	0	0
OR2X1		1	32.5	A	1	46.63	0	0
				B	1	49.63	0	0
OR2X2		2	100.0	A	0	0	2	28.54 
				B	0	0	2	30.01
OR4X1		1	50.0	A	1	52.44	0	0
				B	1	57.44	0	0
				C	1	65.94	0	0
				D	1	72.75	0	0
OR4X2		1	76.5	A	1	90.88	0	0
				B	1	97.88	0	0
				C	1	104.06	0	0
				D	1	113.06	0	0
XNOR2X1	3	199.5	A	0	0	3	52.73
				B	3	338.44	0	0
XNOR2X2	3	277.5	A	1	150.88	2	60.35
				B	2	445.00 	1	44.50 
XOR2X1		6	399.0	A	2	158.75	4	63.50
				B	6	607.88	0	0
XOR2X2		2	165.0	A	1	143.38 	1	28.68
				B	2	428.00 	0	0
-------------------------------------------------------------------------------------------------------

CORE
POWER			32.73mW
CURRENT		13.09mA	
POWER_PAD	2	800.00

IO
IN_PAD		5	2000.00		1	42450.00	4	11320.00
OUT_PAD		2	800.00		0	0	2	39600.00
POWER			93.37mW
CURRENT		28.29mA
POWER PAD	2	800.00

Total		212	18008.5 (um*um)


Partitioned Design
Verilog File		bench_1_mod_split_power_.v
Top Module	bench_1_top
Layer Number	3

LAYER 1
Verilog File		bench_1_mod_split_power_1.v

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	500MHz	(uW)	100MHz	(uW)
					Number		Number
--------------------------------------------------------------------------------------------------------
AND2X2		5	250.0	A	5	361.41	0	0
				B	5	409.69	0	0
DFFX1		2	280.0	D	0	0	2	24.95
				CK	0	0	2	28.09 
				Data	0	0	2	25.00
DFFX2		6	1050.0	D	6	500.63	0	0
				CK	6	587.25	0	0
				Data	6	579.00	0	0
INVX1		6	99.0	A	6	215.06	0	0
MX2X1		5	332.5	A	5	322.19	0	0
				B	5	351.41	0	0
				S0	5	416.56	0	0
MX2X2		1	102.5	A	1	106.75 	0	0
				B	1	119.63	0	0
				S0	1	133.47 	0	0
NAND4X2	1	63.5	A	1	93.81	0	0
				B	1	118.44	0	0
				C	1	130.00	0	0
				D	1	158.06	0	0
NOR2X1		2	50.0	A	0	0	2	17.26
				B	2	96.38	0	0
OR2X2		1	50.0	A	0	0	1	14.27
				B	0	0	1	15.01
XNOR2X1	1	66.5	A	0	0	1	17.58
				B	1	112.81	0	0
XOR2X1		2	133.0	A	0	0	2	31.75
				B	2	202.63 	0	0
XOR2X2		1	82.5	A	0	0	1	28.68
				B	1	214.00	0	0
-------------------------------------------------------------------------------------------------------

TSV_LAND	14	0.0

CORE
POWER_PAD	2	800.00
POWER			5.43mW
CURRENT		2.17mA
EX_TSV_LAND	2	0.0

IO
IN_PAD		5	2000.00		1	42450.00	4	11320.00
OUT_PAD		2	800.00		0	0	2	39600.00
POWER PAD	2	800.00

Total		60	6959.5


LAYER 2
Verilog File		bench_1_mod_split_power_2.v
Power Density Limit	100 W/(cm*cm)

Cell Name		Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	500MHz	(uW)	100MHz	(uW)
					Number		Number
--------------------------------------------------------------------------------------------------------
AND2X1		9	292.5	A	9	450.84	0	0
				B	9	478.69	0	0
AND2X2		5	250.0	A	5	361.41	0	0
				B	5	409.69	0	0
DFFX1		5	700.0	D	5	311.88	0	0
				CK	5	351.09	0	0
				Data	5	312.50	0	0
DFFX2		10	1750.0	D	10	834.38	0	0
				CK	10	978.75	0	0
				Data	10	965.00	0	0
INVX1		10	165.0	A	10	358.44 	0	0
INVX2		 4	100.0	A	4	286.63	0	0
MX2X1		10	665.0	A	10	644.38	0	0
				B	10	702.81	0	0
				S0	10	833.13	0	0
MX2X2		3	307.5	A	3	320.25	0	0
				B	3	358.88	0	0
				S0	3	400.41	0	0
NAND2X2	1	37.5	A	1	85.38 	0	0
				B	0	0	1	18.96 
NAND4X1	1	41.5	A	1	50.25	0	0
				B	1	60.63 	0	0
				C	1	67.13 	0	0
				D	1	78.16	0	0
NAND4X2	3	190.5	A	3	281.44	0	0
				B	3	355.31	0	0
				C	3	390.00	0	0
				D	3	474.19	0	0
NOR2X1		7	175.0	A	0	0	7	60.42
				B	7	337.31	0	0
NOR2X2		3	112.5	A	0	0	3	48.49
				B	3	274.13 	0	0
NOR3X2		1	50.0	A	1	95.88 	0	0
				B	0	0	1	22.80
				C	1	142.94	0	0
OR4X2		1	76.5	A	1	90.88	0	0
				B	1	97.88	0	0
				C	1	104.06	0	0
				D	1	113.06	0	0
XNOR2X1	2	133.0	A	0	0	2	35.15
				B	2	225.63 	0	0
XNOR2X2	3	277.5	A	1	150.88 	2	60.35
				B	2	445.00	1	44.50 
XOR2X1		2	133.0	A	1	79.38	1	15.88 
				B	2	 202.63	0	0
-------------------------------------------------------------------------------------------------------

TSV_CELL	14	1400.0
TSV_LAND	15	0.0

POWER			13.87mW
CURRENT		5.55mA
EX_TSV_CELL	2	200.0
EX_TSV_LAND	2	0.0

PASS_THROUGH
EX_TSV_CELL	2	200.0
EX_TSV_LAND	2	0.0

Power Dnesity		191.1 W/(cm*cm) 

Total		100	7257.0 (um*um)


LAYER 3
Verilog File		bench_1_mod_split_power_3.v

Cell Name	Nmber	Area	Pin 	Freq. 	Power	Freq. 	Power
				Name	500MHz	(uW)	100MHz	(uW)
					Number		Number
-------------------------------------------------------------------------------------------------------
AND2X1		11	357.5	A	11	551.03	0	0
				B	11	585.06	0	0
AND2X2		2	100.0	A	2	144.56	0	0
				B	2	163.88	0	0
AND4X1		8	400.0	A	8	412.00	0	0
				B	8	452.75	0	0
				C	8	498.00	0	0
				D	8	533.25 	0	0
DFFX1		13	1820.0	D	11	686.13	2	24.95
				CK	11	772.41	2	28.09	
				Data	11	687.50 	2	25.00	
DFFX2		 5	875.0	D	5	417.19	0	0
				CK	3	293.63	2	39.15
				Data	3	289.50 	2	38.60
INVX1		10	165.0	A	10	358.44	0	0
INVX2		3	75.0	A	3	214.97	0	0
MX2X1		8	532.0	A	8	515.50	0	0
				B	8	562.25	0	0
				S0	8	666.50	0	0		
MX2X2		3	307.5	A	3	320.25	0	0
				B	3	358.88	0	0
				S0	3	400.41	0	0
NAND2X1	1	25.0	A	1	42.69	0	0
				B	1	47.59	0	0
NAND4X1	3	124.5	A	3	150.75 	0	0
				B	3	181.88	0	0
				C	3	201.38	0	0
				D	3	234.47	0	0
NOR2X1		8	200.0	A	1	43.16	7	60.42
				B	8	385.50 	0	0
NOR2X2		7	262.5	A	4	323.25	3	48.49 
				B	7	639.63	0	0
OR2X1		1	32.5	A	1	46.63	0	0
				B	1	49.63	0	0
OR2X2		1	50.0	A	0	0	1	14.27
				B	0	0	1	15.01
OR4X1		1	50.0	A	1	52.44	0	0
				B	1	57.44	0	0
				C	1	65.94	0	0
				D	1	72.75	0	0
XOR2X1		2	133.0	A	1	79.38 	1	15.88
				B	2	202.63	0	0
XOR2X2		1	82.5	A	1	143.38	0	0
				B	1	214.00	0	0
-------------------------------------------------------------------------------------------------------

TSV_CELL	15	1500.0

POWER			13.43mW
CURRENT		5.37mA
EX_TSV_CELL	2	200.0
	

Total		103	7292.0

Design Summary (After Partition)
---------------------------------------------------
POWER_INFO
CORE
POWER			32.73mW
CURRENT		13.09mA	
POWER_PAD	2	800.00
IO
POWER			93.37mW
CURRENT		28.29mA
POWER_PAD	2	800.00

TSV_INFO
SIGNAL
TSV_CELL	29	2900.0
TSV_LAND	29	0.0
POWER
TSV_CELL	6	600.0
TSV_LAND	6	0.0

Total Area (3 Layers)	21508.5
