<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>Conv_sysarr_dbbuf</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>Conv_sysarr_dbbuf</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>4.002</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>12104</Best-caseLatency>
<Average-caseLatency>12104</Average-caseLatency>
<Worst-caseLatency>12104</Worst-caseLatency>
<Best-caseRealTimeLatency>0.121 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.121 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.121 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>12105</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_76_1>
<Name>VITIS_LOOP_76_1</Name>
<TripCount>16</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_76_1>
<VITIS_LOOP_80_2>
<Name>VITIS_LOOP_80_2</Name>
<TripCount>576</TripCount>
<Latency>576</Latency>
<AbsoluteTimeLatency>5.760 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_80_2>
<VITIS_LOOP_84_3>
<Name>VITIS_LOOP_84_3</Name>
<TripCount>324</TripCount>
<Latency>324</Latency>
<AbsoluteTimeLatency>3.240 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</VITIS_LOOP_84_3>
<VITIS_LOOP_89_4>
<Name>VITIS_LOOP_89_4</Name>
<TripCount>4</TripCount>
<Latency>10388</Latency>
<AbsoluteTimeLatency>0.104 ms</AbsoluteTimeLatency>
<IterationLatency>2597</IterationLatency>
<PipelineDepth>2597</PipelineDepth>
<VITIS_LOOP_96_8>
<Name>VITIS_LOOP_96_8</Name>
<TripCount>4</TripCount>
<Latency>100</Latency>
<AbsoluteTimeLatency>1.000 us</AbsoluteTimeLatency>
<PipelineII>25</PipelineII>
<PipelineDepth>26</PipelineDepth>
</VITIS_LOOP_96_8>
<VITIS_LOOP_108_11_VITIS_LOOP_110_12>
<Name>VITIS_LOOP_108_11_VITIS_LOOP_110_12</Name>
<TripCount>9</TripCount>
<Latency>2493</Latency>
<AbsoluteTimeLatency>24.930 us</AbsoluteTimeLatency>
<IterationLatency>277</IterationLatency>
<PipelineDepth>277</PipelineDepth>
<VITIS_LOOP_130_15_VITIS_LOOP_134_16_VITIS_LOOP_135_17>
<Name>VITIS_LOOP_130_15_VITIS_LOOP_134_16_VITIS_LOOP_135_17</Name>
<TripCount>196</TripCount>
<Latency>199</Latency>
<AbsoluteTimeLatency>1.990 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</VITIS_LOOP_130_15_VITIS_LOOP_134_16_VITIS_LOOP_135_17>
<VITIS_LOOP_151_18>
<Name>VITIS_LOOP_151_18</Name>
<TripCount>59</TripCount>
<Latency>65</Latency>
<AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>8</PipelineDepth>
</VITIS_LOOP_151_18>
</VITIS_LOOP_108_11_VITIS_LOOP_110_12>
</VITIS_LOOP_89_4>
<VITIS_LOOP_294_24_VITIS_LOOP_295_25_VITIS_LOOP_296_26>
<Name>VITIS_LOOP_294_24_VITIS_LOOP_295_25_VITIS_LOOP_296_26</Name>
<TripCount>784</TripCount>
<Latency>787</Latency>
<AbsoluteTimeLatency>7.870 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>5</PipelineDepth>
</VITIS_LOOP_294_24_VITIS_LOOP_295_25_VITIS_LOOP_296_26>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>24</BRAM_18K>
<AVAIL_BRAM>4320</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>18</DSP>
<AVAIL_DSP>6840</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>3768</FF>
<AVAIL_FF>2364480</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>5315</LUT>
<AVAIL_LUT>1182240</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>960</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>Conv_sysarr_dbbuf</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_dout</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_empty_n</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>bias_in_V_read</name>
<Object>bias_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_dout</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_empty_n</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>weight_in_V_read</name>
<Object>weight_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_dout</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_empty_n</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>data_in_V_read</name>
<Object>data_in_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_din</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>64</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_full_n</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>conv_out_V_write</name>
<Object>conv_out_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
