module uart_send(
    input clk,//50M
    input rst,
    input [7:0] data_in,
	 input data_en,
    output tx,//uart_tx
	 output reg busy// busy
);

parameter STOP = 0;
parameter DIV_NUM = 5208;//clk/baudrate 
parameter WIDTH = 13;//DIV_NUM  width

reg [8:0]sfg;
reg [3:0]cnt;
reg send_en;
reg [WIDTH-1:0]send_cnt;

initial begin
    busy <= 1'b0;
    cnt <= 4'd0;
    sfg = 9'b1_1111_1111;
	 send_en <= 1'b0;
	 send_cnt <= 1'b0;
end

always @(posedge clk)
begin
    if(rst)begin
        busy <= 1'b0;
        sfg = 9'b1_1111_1111;
        cnt <= 4'd0; 
		  send_en <= 1'b0;
		  send_cnt <= 1'b0;
    end else begin
        if({busy,data_en}==2'b01)begin
            sfg[8:0] <= {data_in[7:0],1'b0};
            busy <= 1'b1;
            cnt <= 4'd0; 
				send_cnt <= 1'b0;
        end else  if(send_cnt==DIV_NUM)begin
		      send_cnt <= 1'b0;
            if(cnt == 4'd8+STOP)begin
                cnt <= 4'd0; 
                busy <= 1'b0;
            end else begin
                cnt <= cnt + 4'd1;                
            end
            sfg[8:0] <= {1'b1,sfg[8:1]};
		  end else begin
				send_cnt <= send_cnt + 1'b1;
        end
    end
end

assign tx = sfg[0];

endmodule