table,register_name,bits,field_name,description,type,reset
Table 4-19: por_apb_node_info attributes,por_apb_node_info,[63:32],Reserved,Reserved,RO,-
Table 4-19: por_apb_node_info attributes,por_apb_node_info,[31:16],node_id,Component CHI node ID dependent,RO,Configuration dependent
Table 4-19: por_apb_node_info attributes,por_apb_node_info,[15:0],node_type,CMN-700 node type identifier 16'h1000,RO,-
Table 4-20: por_apb_child_info attributes,por_apb_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-20: por_apb_child_info attributes,por_apb_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0000,RO,-
Table 4-20: por_apb_child_info attributes,por_apb_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-21: por_apb_only_access attributes,por_apb_only_access,[63:4],Reserved,Reserved,RO,-
Table 4-21: por_apb_only_access attributes,por_apb_only_access,[3],mxp_axu_apb_only,MXP AXI utility bus access by APB only 1'b0 MXP AXU accessible via CHI/AXI in addition to APB 1'b1 MXP AXU accessible only via APB 1'b0,RW,-
Table 4-21: por_apb_only_access attributes,por_apb_only_access,[2],dmc_apb_only,DMC AXI utility bus access by APB only 1'b0 DMC AXU accessible via CHI/AXI in addition to APB 1'b1 DMC AXU accessible only via APB 1'b0,RW,-
Table 4-21: por_apb_only_access attributes,por_apb_only_access,[1],dsu_apb_only,DSU AXI utility bus access by APB only 1'b0 DSU AXU accessible via CHI/AXI in addition to APB 1'b1 DSU AXU accessible only via APB 1'b0,RW,-
Table 4-21: por_apb_only_access attributes,por_apb_only_access,[0],cmn_apb_only,CMN config access by APB only 1'b0 CMN config accessible via CHI/AXI in addition to APB 1'b1 CMN config accessible only via APB 1'b0,RW,-
Table 4-22: por_axu_control attributes,por_axu_control,[63:1],Reserved,Reserved,RO,-
Table 4-22: por_axu_control attributes,por_axu_control,[0],dsu_apb_indicator,DSU AxADDRU[23] access indicator enable 1'b1 AxADDRU[23] will carry source indicator (0: from CHI / 1: from APB) 1'b0 AxADDRU[23] behaves as default 1'b0,RW,-
Table 4-23: por_ccg_ha_node_info attributes,por_ccg_ha_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-23: por_ccg_ha_node_info attributes,por_ccg_ha_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-23: por_ccg_ha_node_info attributes,por_ccg_ha_node_info,[31:16],node_id,Component CHI node ID dependent,RO,Configuration dependent
Table 4-23: por_ccg_ha_node_info attributes,por_ccg_ha_node_info,[15:0],node_type,CMN-700 node type identifier 16'h0104,RO,-
Table 4-24: por_ccg_ha_id attributes,por_ccg_ha_id,[63:10],Reserved,Reserved,RO,-
Table 4-24: por_ccg_ha_id attributes,por_ccg_ha_id,[9:0],ccix_haid,CCIX HAID 10'h0,RW,-
Table 4-25: por_ccg_ha_child_info attributes,por_ccg_ha_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-25: por_ccg_ha_child_info attributes,por_ccg_ha_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-25: por_ccg_ha_child_info attributes,por_ccg_ha_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'h0,RO,-
Table 4-26: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[63:7],Reserved,Reserved,RO,-
Table 4-26: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[6],ns_override,NS override value 1'b0,RW,-
Table 4-26: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[5],ns_override_en,"NS override en When set, NS(Non-secure) value on CHI side is driven from NS override value in this register 1'b0",RW,-
Table 4-26: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[4:1],qos_override,QoS override value 4'b0,RW,-
Table 4-26: por_ccg_ha_cfg_ctl attributes,por_ccg_ha_cfg_ctl,[0],qos_override_en,"QoS override en When set, QoS value on CHI side is driven from QoS override value in this 1'b0",RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[63:26],Reserved,Reserved,RO,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[25],cxl_upd_snpcurr2snpdata,"When set, updates SnpCurr to SnpData on CXL.Cache 1'b0",RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[24],earlycomp_dis,"When set, disables sending early completions for requests 1'b0",RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[23],disable_cxl_hw_snoopdomain_reqack,"When set, disables CXL Hardware based Snoop domain handshake 1'b0",RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[22],cxl_rspvhitv_force_uc,"When set, forces UC response state for Snoop response on CHI when D2H RspVHitV response is received on CXL 1'b0",RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[21:20],max_dat_rspout_msgs,Used to configure the maximum number of response data messages (Read Data) presented to CCLA's packing logic. 2'b00 one message 2'b01 two messages 2'b10 three messages 2'b11 four messages Note: The max is further limited by max allowed by the given protocol (CCIX2.0/CXL.mem/CXL.cache) 2'b11,RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[19:18],max_nd_rspout_msgs,Used to configure the maximum number of non-data response messages (Completions/GO/WritePulls) presented to CCLA's packing logic. 2'b00 one message 2'b01 two messages 2'b10 three messages 2'b11 four messages Note: The max is further limited by max allowed by the given protocol (CCIX2.0/CXL.mem/CXL.cache) 2'b11,RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[17],passive_buf_force_ue,"When set, focres all DE's originating in Passive Buffer to be reported as UEs 1'b0",RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[16],snpreq_copyback_haz_en,When set enables Snoop-CopyBack hazarding at incoming Snoop Request pipe 1'b0,RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[15:7],Reserved,Reserved,RO,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[6],disable_chic_dmt,When set disables CHI-C style DMT 1'b0,RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[5],disable_cg_flopen,Disables enhanced flop enable control for dynamic power savings 1'b0,RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[4],Reserved,Reserved,RO,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[3],early_compack_en,Early CompAck enable; enables sending early CompAck on CCIX for requests that require CompAck 1'b1,RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[2],remote_chia_rnf_present,"Indicates existence of CHIA RN-F in system; HA uses this indication to send SnpToS or SnpToSC 1'b0 HA converts SnpShared, SnpClean, and SnpNotSharedDirty to SnpToSC 1'b1 HA converts SnpShared, SnpClean, and SnpNotSharedDirty to SnpToS 1'b0",RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[1],snoop_dataret_disable,Disables setting data return for CCIX snoop requests for all CHI snoop opcodes 1'b0,RW,-
Table 4-27: por_ccg_ha_aux_ctl attributes,por_ccg_ha_aux_ctl,[0],cg_disable,Disables clock gating when set 1'b0,RW,-
Table 4-28: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[63:25],Reserved,Reserved,RO,-
Table 4-28: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[24],mpam_pmg0,MPAM_PMG value 1'b0,RW,-
Table 4-28: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[23:17],Reserved,Reserved,RO,-
Table 4-28: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[16:8],mpam_partid0,MPAM_PARTID value 9'b0,RW,-
Table 4-28: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[7:5],Reserved,Reserved,RO,-
Table 4-28: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[4],mpam_ns0,MPAM_NS value 1'b0,RW,-
Table 4-28: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[3:1],Reserved,Reserved,RO,-
Table 4-28: por_ccg_ha_mpam_control_link0 attributes,por_ccg_ha_mpam_control_link0,[0],mpam_override_en0,"MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Applicable only in non-SMP mode 1'b0",RW,-
Table 4-29: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[63:25],Reserved,Reserved,RO,-
Table 4-29: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[24],mpam_pmg1,MPAM_PMG value 1'b0,RW,-
Table 4-29: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[23:17],Reserved,Reserved,RO,-
Table 4-29: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[16:8],mpam_partid1,MPAM_PARTID value 9'b0,RW,-
Table 4-29: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[7:5],Reserved,Reserved,RO,-
Table 4-29: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[4],mpam_ns1,MPAM_NS value 1'b0,RW,-
Table 4-29: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[3:1],Reserved,Reserved,RO,-
Table 4-29: por_ccg_ha_mpam_control_link1 attributes,por_ccg_ha_mpam_control_link1,[0],mpam_override_en1,"MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Applicable only in non-SMP mode 1'b0",RW,-
Table 4-30: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[63:25],Reserved,Reserved,RO,-
Table 4-30: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[24],mpam_pmg2,MPAM_PMG value 1'b0,RW,-
Table 4-30: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[23:17],Reserved,Reserved,RO,-
Table 4-30: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[16:8],mpam_partid2,MPAM_PARTID value 9'b0,RW,-
Table 4-30: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[7:5],Reserved,Reserved,RO,-
Table 4-30: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[4],mpam_ns2,MPAM_NS value 1'b0,RW,-
Table 4-30: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[3:1],Reserved,Reserved,RO,-
Table 4-30: por_ccg_ha_mpam_control_link2 attributes,por_ccg_ha_mpam_control_link2,[0],mpam_override_en2,"MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Applicable only in non-SMP mode 1'b0",RW,-
Table 4-31: por_ccg_ha_secure_register_groups_override attributes,por_ccg_ha_secure_register_groups_override,[63:4],Reserved,Reserved,RO,-
Table 4-31: por_ccg_ha_secure_register_groups_override attributes,por_ccg_ha_secure_register_groups_override,[3],cfg_ctl,Allows Non-secure access to Secure HA config control registers 1'b0,RW,-
Table 4-31: por_ccg_ha_secure_register_groups_override attributes,por_ccg_ha_secure_register_groups_override,[2],mpam_ctl,Allows Non-secure access to Secure HA MPAM override registers 1'b0,RW,-
Table 4-31: por_ccg_ha_secure_register_groups_override attributes,por_ccg_ha_secure_register_groups_override,[1],linkid_ctl,Allows Non-secure access to Secure HA Link ID registers 1'b0,RW,-
Table 4-31: por_ccg_ha_secure_register_groups_override attributes,por_ccg_ha_secure_register_groups_override,[0],ldid_ctl,Allows Non-secure access to Secure HA LDID registers 1'b0,RW,-
Table 4-32: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[63],Reserved,Reserved,RO,-
Table 4-32: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[62:54],snoop_compack_hazbuf_depth,Depth of CompAck snoop hazard buffer dependent,RO,Configuration dependent
Table 4-32: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[53:45],snoop_databuffer_depth,Depth of snoop data buffer dependent,RO,Configuration dependent
Table 4-32: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[44:36],snoop_tracker_depth,Depth of snoop tracker; number of outstanding SNP requests on CCIX dependent,RO,Configuration dependent
Table 4-32: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[35:26],snoop_request_sinkbuffer_depth,Depth of snoop request sink buffer; number of CHI SNP requests that can be sunk by CXHA dependent,RO,Configuration dependent
Table 4-32: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[25:18],wdb_depth,Depth of write data buffer dependent,RO,Configuration dependent
Table 4-32: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[17:9],rdb_depth,Depth of read data buffer dependent,RO,Configuration dependent
Table 4-32: por_ccg_ha_unit_info attributes,por_ccg_ha_unit_info,[8:0],request_tracker_depth,Depth of request tracker dependent,RO,Configuration dependent
Table 4-33: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[63:60],Reserved,Reserved,RO,-
Table 4-33: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[59:50],ha_rni_num_atomic_bufs,Number of HA_RNI atomic data buffers dependent,RO,Configuration dependent
Table 4-33: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[49:40],ha_rni_num_rd_bufs,Number of HA_RNI read data buffers dependent,RO,Configuration dependent
Table 4-33: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[39:30],ha_rni_num_rd_reqs,Number of HA_RNI outstanding read requests dependent,RO,Configuration dependent
Table 4-33: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[29:20],ha_rni_num_wr_reqs,Number of HA_RNI outstanding write requests dependent,RO,Configuration dependent
Table 4-33: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[19:10],dat_pass_buff_depth,Depth of DAT Passive Buffer dependent,RO,Configuration dependent
Table 4-33: por_ccg_ha_unit_info2 attributes,por_ccg_ha_unit_info2,[9:0],req_pass_buff_depth,Depth of REQ Passive Buffer dependent,RO,Configuration dependent
Table 4-34: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[63:11],Reserved,Reserved,RO,-
Table 4-34: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[10],ha_rni_legacy_decoup_rd,"Legacy decoupled read mode, no read burst propagation dependent",RO,Configuration dependent
Table 4-34: por_ccg_ha_unit_info3 attributes,por_ccg_ha_unit_info3,[9:0],ha_rni_num_rd_reqs_max_per_slice,Number of HA_RNI read request entries per slice dependent,RO,Configuration dependent
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[63:58],Reserved,Reserved,RO,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[57:56],agent7_linkid,Specifies Link ID 7 2'h0,RW,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[55:50],Reserved,Reserved,RO,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[49:48],agent6_linkid,Specifies Link ID 6 2'h0,RW,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[47:42],Reserved,Reserved,RO,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[41:40],agent5_linkid,Specifies Link ID 5 2'h0,RW,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[39:34],Reserved,Reserved,RO,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[33:32],agent4_linkid,Specifies Link ID 4 2'h0,RW,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[31:26],Reserved,Reserved,RO,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[25:24],agent3_linkid,Specifies Link ID 3 2'h0,RW,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[23:18],Reserved,Reserved,RO,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[17:16],agent2_linkid,Specifies Link ID 2 2'h0,RW,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[15:10],Reserved,Reserved,RO,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[9:8],agent1_linkid,Specifies Link ID 1 2'h0,RW,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[7:2],Reserved,Reserved,RO,-
Table 4-35: por_ccg_ha_agentid_to_linkid_reg0 attributes,por_ccg_ha_agentid_to_linkid_reg0,[1:0],agent0_linkid,Specifies Link ID 0 2'h0,RW,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[63:58],Reserved,Reserved,RO,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[57:56],agent15_linkid,Specifies Link ID 15 2'h0,RW,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[55:50],Reserved,Reserved,RO,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[49:48],agent14_linkid,Specifies Link ID 14 2'h0,RW,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[47:42],Reserved,Reserved,RO,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[41:40],agent13_linkid,Specifies Link ID 13 2'h0,RW,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[39:34],Reserved,Reserved,RO,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[33:32],agent12_linkid,Specifies Link ID 12 2'h0,RW,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[31:26],Reserved,Reserved,RO,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[25:24],agent11_linkid,Specifies Link ID 11 2'h0,RW,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[23:18],Reserved,Reserved,RO,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[17:16],agent10_linkid,Specifies Link ID 10 2'h0,RW,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[15:10],Reserved,Reserved,RO,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[9:8],agent9_linkid,Specifies Link ID 9 2'h0,RW,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[7:2],Reserved,Reserved,RO,-
Table 4-36: por_ccg_ha_agentid_to_linkid_reg1 attributes,por_ccg_ha_agentid_to_linkid_reg1,[1:0],agent8_linkid,Specifies Link ID 8 2'h0,RW,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[63:58],Reserved,Reserved,RO,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[57:56],agent23_linkid,Specifies Link ID 23 2'h0,RW,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[55:50],Reserved,Reserved,RO,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[49:48],agent22_linkid,Specifies Link ID 22 2'h0,RW,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[47:42],Reserved,Reserved,RO,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[41:40],agent21_linkid,Specifies Link ID 21 2'h0,RW,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[39:34],Reserved,Reserved,RO,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[33:32],agent20_linkid,Specifies Link ID 20 2'h0,RW,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[31:26],Reserved,Reserved,RO,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[25:24],agent19_linkid,Specifies Link ID 19 2'h0,RW,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[23:18],Reserved,Reserved,RO,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[17:16],agent18_linkid,Specifies Link ID 18 2'h0,RW,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[15:10],Reserved,Reserved,RO,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[9:8],agent17_linkid,Specifies Link ID 17 2'h0,RW,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[7:2],Reserved,Reserved,RO,-
Table 4-37: por_ccg_ha_agentid_to_linkid_reg2 attributes,por_ccg_ha_agentid_to_linkid_reg2,[1:0],agent16_linkid,Specifies Link ID 16 2'h0,RW,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[63:58],Reserved,Reserved,RO,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[57:56],agent31_linkid,Specifies Link ID 31 2'h0,RW,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[55:50],Reserved,Reserved,RO,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[49:48],agent30_linkid,Specifies Link ID 30 2'h0,RW,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[47:42],Reserved,Reserved,RO,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[41:40],agent29_linkid,Specifies Link ID 29 2'h0,RW,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[39:34],Reserved,Reserved,RO,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[33:32],agent28_linkid,Specifies Link ID 28 2'h0,RW,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[31:26],Reserved,Reserved,RO,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[25:24],agent27_linkid,Specifies Link ID 27 2'h0,RW,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[23:18],Reserved,Reserved,RO,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[17:16],agent26_linkid,Specifies Link ID 26 2'h0,RW,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[15:10],Reserved,Reserved,RO,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[9:8],agent25_linkid,Specifies Link ID 25 2'h0,RW,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[7:2],Reserved,Reserved,RO,-
Table 4-38: por_ccg_ha_agentid_to_linkid_reg3 attributes,por_ccg_ha_agentid_to_linkid_reg3,[1:0],agent24_linkid,Specifies Link ID 24 2'h0,RW,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[63:58],Reserved,Reserved,RO,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[57:56],agent39_linkid,Specifies Link ID 39 2'h0,RW,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[55:50],Reserved,Reserved,RO,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[49:48],agent38_linkid,Specifies Link ID 38 2'h0,RW,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[47:42],Reserved,Reserved,RO,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[41:40],agent37_linkid,Specifies Link ID 37 2'h0,RW,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[39:34],Reserved,Reserved,RO,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[33:32],agent36_linkid,Specifies Link ID 36 2'h0,RW,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[31:26],Reserved,Reserved,RO,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[25:24],agent35_linkid,Specifies Link ID 35 2'h0,RW,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[23:18],Reserved,Reserved,RO,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[17:16],agent34_linkid,Specifies Link ID 34 2'h0,RW,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[15:10],Reserved,Reserved,RO,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[9:8],agent33_linkid,Specifies Link ID 33 2'h0,RW,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[7:2],Reserved,Reserved,RO,-
Table 4-39: por_ccg_ha_agentid_to_linkid_reg4 attributes,por_ccg_ha_agentid_to_linkid_reg4,[1:0],agent32_linkid,Specifies Link ID 32 2'h0,RW,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[63:58],Reserved,Reserved,RO,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[57:56],agent47_linkid,Specifies Link ID 47 2'h0,RW,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[55:50],Reserved,Reserved,RO,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[49:48],agent46_linkid,Specifies Link ID 46 2'h0,RW,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[47:42],Reserved,Reserved,RO,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[41:40],agent45_linkid,Specifies Link ID 45 2'h0,RW,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[39:34],Reserved,Reserved,RO,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[33:32],agent44_linkid,Specifies Link ID 44 2'h0,RW,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[31:26],Reserved,Reserved,RO,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[25:24],agent43_linkid,Specifies Link ID 43 2'h0,RW,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[23:18],Reserved,Reserved,RO,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[17:16],agent42_linkid,Specifies Link ID 42 2'h0,RW,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[15:10],Reserved,Reserved,RO,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[9:8],agent41_linkid,Specifies Link ID 41 2'h0,RW,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[7:2],Reserved,Reserved,RO,-
Table 4-40: por_ccg_ha_agentid_to_linkid_reg5 attributes,por_ccg_ha_agentid_to_linkid_reg5,[1:0],agent40_linkid,Specifies Link ID 40 2'h0,RW,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[63:58],Reserved,Reserved,RO,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[57:56],agent55_linkid,Specifies Link ID 55 2'h0,RW,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[55:50],Reserved,Reserved,RO,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[49:48],agent54_linkid,Specifies Link ID 54 2'h0,RW,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[47:42],Reserved,Reserved,RO,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[41:40],agent53_linkid,Specifies Link ID 53 2'h0,RW,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[39:34],Reserved,Reserved,RO,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[33:32],agent52_linkid,Specifies Link ID 52 2'h0,RW,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[31:26],Reserved,Reserved,RO,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[25:24],agent51_linkid,Specifies Link ID 51 2'h0,RW,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[23:18],Reserved,Reserved,RO,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[17:16],agent50_linkid,Specifies Link ID 50 2'h0,RW,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[15:10],Reserved,Reserved,RO,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[9:8],agent49_linkid,Specifies Link ID 49 2'h0,RW,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[7:2],Reserved,Reserved,RO,-
Table 4-41: por_ccg_ha_agentid_to_linkid_reg6 attributes,por_ccg_ha_agentid_to_linkid_reg6,[1:0],agent48_linkid,Specifies Link ID 48 2'h0,RW,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[63:58],Reserved,Reserved,RO,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[57:56],agent63_linkid,Specifies Link ID 63 2'h0,RW,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[55:50],Reserved,Reserved,RO,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[49:48],agent62_linkid,Specifies Link ID 62 2'h0,RW,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[47:42],Reserved,Reserved,RO,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[41:40],agent61_linkid,Specifies Link ID 61 2'h0,RW,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[39:34],Reserved,Reserved,RO,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[33:32],agent60_linkid,Specifies Link ID 60 2'h0,RW,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[31:26],Reserved,Reserved,RO,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[25:24],agent59_linkid,Specifies Link ID 59 2'h0,RW,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[23:18],Reserved,Reserved,RO,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[17:16],agent58_linkid,Specifies Link ID 58 2'h0,RW,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[15:10],Reserved,Reserved,RO,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[9:8],agent57_linkid,Specifies Link ID 57 2'h0,RW,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[7:2],Reserved,Reserved,RO,-
Table 4-42: por_ccg_ha_agentid_to_linkid_reg7 attributes,por_ccg_ha_agentid_to_linkid_reg7,[1:0],agent56_linkid,Specifies Link ID 56 2'h0,RW,-
Table 4-43: por_ccg_ha_agentid_to_linkid_val attributes,por_ccg_ha_agentid_to_linkid_val,[63:0],valid,Specifies whether the Link ID is valid; bit number corresponds to logical Agent ID number (from 0 to 63) 63'h0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[63],exp_raid_#{index*4+3}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+3} is valid 1'b0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[62],exp_raid_#{index*4+3}_ldid_rnf,Specifies if Expanded RAID #{index*4+3} is RN-F 1'b0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[61:57],Reserved,Reserved,RO,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[56:48],exp_raid_#{index*4+3}_ldid,Specifies the LDID for Expanded RAID #{index*4+3} 9'h0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[47],exp_raid_#{index*4+2}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+2} is valid 1'b0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[46],exp_raid_#{index*4+2}_ldid_rnf,Specifies if Expanded RAID #{index*4+2} is RN-F 1'b0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[45:41],Reserved,Reserved,RO,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[40:32],exp_raid_#{index*4+2}_ldid,Specifies the LDID for Expanded RAID #{index*4+2} 9'h0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[31],exp_raid_#{index*4+1}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4+1} is valid 1'b0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[30],exp_raid_#{index*4+1}_ldid_rnf,Specifies if Expanded RAID #{index*4+1} is RN-F 1'b0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[29:25],Reserved,Reserved,RO,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[24:16],exp_raid_#{index*4+1}_ldid,Specifies the LDID for Expanded RAID #{index*4+1} 9'h0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[15],exp_raid_#{index*4}_ldid_valid,Specifies if LDID for Expanded RAID #{index*4} is valid 1'b0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[14],exp_raid_#{index*4}_ldid_rnf,Specifies if Expanded RAID #{index*4} is RN-F 1'b0,RW,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[13:9],Reserved,Reserved,RO,-
Table 4-44: por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255 attributes,por_ccg_ha_rnf_exp_raid_to_ldid_reg_0-255,[8:0],exp_raid_#{index*4}_ldid,Specifies the LDID for Expanded RAID #{index*4} 9'h0,RW,-
Table 4-45: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[63:36],Reserved,Reserved,RO,-
Table 4-45: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[35:32],pmu_occup1_id,CXHA PMU occupancy event selector ID 4'b0,RW,-
Table 4-45: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[31:24],pmu_event3_id,CXHA PMU Event 3 ID 8'b0,RW,-
Table 4-45: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[23:16],pmu_event2_id,CXHA PMU Event 2 ID 8'b0,RW,-
Table 4-45: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[15:8],pmu_event1_id,CXHA PMU Event 1 ID 8'b0,RW,-
Table 4-45: por_ccg_ha_pmu_event_sel attributes,por_ccg_ha_pmu_event_sel,[7:0],pmu_event0_id,CXHA PMU Event 0 ID 8'b0,RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[63:26],Reserved,Reserved,RO,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[25],lnk0_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 0. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[24],lnk0_req_rsvdc_ovrd_en,"When set, overrides CHI REQ RSVDC field with req rsvdc strap input for incoming requests on CCIX Link 0. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[23],lnk0_en_strongnc_prop,"When set, enables propagation of StrongNC on CCIX Link 0. 1'b0",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[22],lnk0_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 0. 1'b0",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[21],lnk0_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 0. 1'b0",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[20],lnk0_en_devevent_prop,"When set, enables propagation of DevEvent on CCIX Link 0. 1'b1",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[19],lnk0_en_datasource_prop,"When set, enables propagation of DataSource on CCIX Link 0. 1'b1",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[18],lnk0_en_cbusy_prop,"When set, enables propagation of CBusy on CCIX Link 0. 1'b1",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[17],lnk0_send_compack,"When set, sends CompAck for CCIX Link 0. 1'b0",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[16],lnk0_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 0. dependent",RW,Configuration dependent
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[15],lnk0_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 0 1'b0,RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[14:12],Reserved,Reserved,RO,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[11:8],lnk0_num_datcrds,Controls the number of CCIX data credits assigned to Link 0 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[7:4],lnk0_num_reqcrds,Controls the number of CCIX request credits assigned to Link 0 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[3],lnk0_snoopdomain_req,Controls Snoop domain enable (SYSCOREQ) for CCIX Link 0 1'b0,RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[2],lnk0_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 1'b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 1'b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent 1'b0",RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[1],lnk0_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 1'b0 Link Down request 1'b1 Link Up request The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 1'b0,RW,-
Table 4-46: por_ccg_ha_cxprtcl_link0_ctl attributes,por_ccg_ha_cxprtcl_link0_ctl,[0],lnk0_link_en,Enables CCIX Link 0 when set 1'b0 Link is disabled 1'b1 Link is enabled 1'b0,RW,-
Table 4-47: por_ccg_ha_cxprtcl_link0_status attributes,por_ccg_ha_cxprtcl_link0_status,[63:3],Reserved,Reserved,RO,-
Table 4-47: por_ccg_ha_cxprtcl_link0_status attributes,por_ccg_ha_cxprtcl_link0_status,[2],lnk0_snoopdomain_ack,Provides Snoop domain status (SYSCOACK) for CCIX Link 0 1'b0,RO,-
Table 4-47: por_ccg_ha_cxprtcl_link0_status attributes,por_ccg_ha_cxprtcl_link0_status,[1],lnk0_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 1'b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 1'b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear 1'b1",RO,-
Table 4-47: por_ccg_ha_cxprtcl_link0_status attributes,por_ccg_ha_cxprtcl_link0_status,[0],lnk0_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 1'b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 1'b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE: The local agent must clear Link_DN before setting Link_ACK. 1'b0,RO,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[63:26],Reserved,Reserved,RO,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[25],lnk1_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 1. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[24],lnk1_req_rsvdc_ovrd_en,"When set, overrides CHI REQ RSVDC field with req rsvdc strap input for incoming requests on CCIX Link 1. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[23],lnk1_en_strongnc_prop,"When set, enables propagation of StrongNC on CCIX Link 1. 1'b0",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[22],lnk1_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 1. 1'b0",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[21],lnk1_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 1. 1'b0",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[20],lnk1_en_devevent_prop,"When set, enables propagation of DevEvent on CCIX Link 1. 1'b1",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[19],lnk1_en_datasource_prop,"When set, enables propagation of DataSource on CCIX Link 1. 1'b1",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[18],lnk1_en_cbusy_prop,"When set, enables propagation of CBusy on CCIX Link 1. 1'b1",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[17],lnk1_send_compack,"When set, sends CompAck for CCIX Link 1. 1'b0",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[16],lnk1_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 1. dependent",RW,Configuration dependent
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[15],lnk1_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 1 1'b0,RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[14:12],Reserved,Reserved,RO,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[11:8],lnk1_num_datcrds,Controls the number of CCIX data credits assigned to Link 1 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[7:4],lnk1_num_reqcrds,Controls the number of CCIX request credits assigned to Link 1 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[3],lnk1_snoopdomain_req,Controls Snoop domain enable (SYSCOREQ) for CCIX Link 1 1'b0,RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[2],lnk1_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 1'b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 1'b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent 1'b0",RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[1],lnk1_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 1'b0 Link Down request 1'b1 Link Up request The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 1'b0,RW,-
Table 4-48: por_ccg_ha_cxprtcl_link1_ctl attributes,por_ccg_ha_cxprtcl_link1_ctl,[0],lnk1_link_en,Enables CCIX Link 1 when set 1'b0 Link is disabled 1'b1 Link is enabled 1'b0,RW,-
Table 4-49: por_ccg_ha_cxprtcl_link1_status attributes,por_ccg_ha_cxprtcl_link1_status,[63:3],Reserved,Reserved,RO,-
Table 4-49: por_ccg_ha_cxprtcl_link1_status attributes,por_ccg_ha_cxprtcl_link1_status,[2],lnk1_snoopdomain_ack,Provides Snoop domain status (SYSCOACK) for CCIX Link 1 1'b0,RO,-
Table 4-49: por_ccg_ha_cxprtcl_link1_status attributes,por_ccg_ha_cxprtcl_link1_status,[1],lnk1_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 1'b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 1'b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear 1'b1",RO,-
Table 4-49: por_ccg_ha_cxprtcl_link1_status attributes,por_ccg_ha_cxprtcl_link1_status,[0],lnk1_link_ack,Link Up/Down Acknowledge; hardware updates this register bit to acknowledge the software link request 1'b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 1'b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE: The local agent must clear Link_DN before setting Link_ACK. 1'b0,RO,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[63:26],Reserved,Reserved,RO,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[25],lnk2_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 2. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[24],lnk2_req_rsvdc_ovrd_en,"When set, overrides CHI REQ RSVDC field with req rsvdc strap input for incoming requests on CCIX Link 2. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[23],lnk2_en_strongnc_prop,"When set, enables propagation of StrongNC on CCIX Link 2. 1'b0",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[22],lnk2_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 2. 1'b0",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[21],lnk2_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 2. 1'b0",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[20],lnk2_en_devevent_prop,"When set, enables propagation of DevEvent on CCIX Link 2. 1'b1",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[19],lnk2_en_datasource_prop,"When set, enables propagation of DataSource on CCIX Link 2. 1'b1",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[18],lnk2_en_cbusy_prop,"When set, enables propagation of CBusy on CCIX Link 2. 1'b1",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[17],lnk2_send_compack,"When set, sends CompAck for CCIX Link 2. 1'b0",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[16],lnk2_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 2. dependent",RW,Configuration dependent
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[15],lnk2_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 2 1'b0,RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[14:12],Reserved,Reserved,RO,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[11:8],lnk2_num_datcrds,Controls the number of CCIX data credits assigned to Link 2 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[7:4],lnk2_num_reqcrds,Controls the number of CCIX request credits assigned to Link 2 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[3],lnk2_snoopdomain_req,Controls Snoop domain enable (SYSCOREQ) for CCIX Link 2 1'b0,RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[2],lnk2_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 1'b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 1'b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent 1'b0",RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[1],lnk2_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 1'b0 Link Down request 1'b1 Link Up request The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 1'b0,RW,-
Table 4-50: por_ccg_ha_cxprtcl_link2_ctl attributes,por_ccg_ha_cxprtcl_link2_ctl,[0],lnk2_link_en,Enables CCIX Link 2 when set 1'b0 Link is disabled 1'b1 Link is enabled 1'b0,RW,-
Table 4-51: por_ccg_ha_cxprtcl_link2_status attributes,por_ccg_ha_cxprtcl_link2_status,[63:3],Reserved,Reserved,RO,-
Table 4-51: por_ccg_ha_cxprtcl_link2_status attributes,por_ccg_ha_cxprtcl_link2_status,[2],lnk2_snoopdomain_ack,Provides Snoop domain status (SYSCOACK) for CCIX Link 2 1'b0,RO,-
Table 4-51: por_ccg_ha_cxprtcl_link2_status attributes,por_ccg_ha_cxprtcl_link2_status,[1],lnk2_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 1'b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 1'b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear 1'b1",RO,-
Table 4-51: por_ccg_ha_cxprtcl_link2_status attributes,por_ccg_ha_cxprtcl_link2_status,[0],lnk2_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 1'b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 1'b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE: The local agent must clear Link_DN before setting Link_ACK. 1'b0,RO,-
Table 4-52: por_ccg_ra_node_info attributes,por_ccg_ra_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-52: por_ccg_ra_node_info attributes,por_ccg_ra_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-52: por_ccg_ra_node_info attributes,por_ccg_ra_node_info,[31:16],node_id,Component CHI node ID dependent,RO,Configuration dependent
Table 4-52: por_ccg_ra_node_info attributes,por_ccg_ra_node_info,[15:0],node_type,CMN-700 node type identifier 16'h0103,RO,-
Table 4-53: por_ccg_ra_child_info attributes,por_ccg_ra_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-53: por_ccg_ra_child_info attributes,por_ccg_ra_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-53: por_ccg_ra_child_info attributes,por_ccg_ra_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'h0,RO,-
Table 4-54: por_ccg_ra_secure_register_groups_override attributes,por_ccg_ra_secure_register_groups_override,[63:4],Reserved,Reserved,RO,-
Table 4-54: por_ccg_ra_secure_register_groups_override attributes,por_ccg_ra_secure_register_groups_override,[3],ldid_ctl,Allows Non-secure access to Secure RA LDID registers 1'b0,RW,-
Table 4-54: por_ccg_ra_secure_register_groups_override attributes,por_ccg_ra_secure_register_groups_override,[2],linkid_ctl,Allows Non-secure access to Secure RA Link ID registers 1'b0,RW,-
Table 4-54: por_ccg_ra_secure_register_groups_override attributes,por_ccg_ra_secure_register_groups_override,[1],rasam_ctl,Allows Non-secure access to Secure RA SAM control registers 1'b0,RW,-
Table 4-54: por_ccg_ra_secure_register_groups_override attributes,por_ccg_ra_secure_register_groups_override,[0],cfg_ctl,Allows Non-secure access to Secure configuration control register 1'b0,RW,-
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[63],Reserved,Reserved,RO,-
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[62:54],snoop_databuffer_depth,Depth of Snoop Data Buffer - number of outstanding SNP requests on CHI dependent,RO,Configuration dependent
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[53:45],snoop_tracker_depth,Depth of Snoop Tracker - number of outstanding SNP requests on CCIX dependent,RO,Configuration dependent
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[44:36],wdb_depth,Depth of Write Data Buffer dependent,RO,Configuration dependent
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[35:27],rdb_depth,Depth of Read Data Buffer dependent,RO,Configuration dependent
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[26:18],request_tracker_depth,Depth of Request Tracker - number of outstanding Memory requests on CCIX dependent,RO,Configuration dependent
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[17:8],a4s_logicalid,AXI4Stream interfaces logical ID dependent,RO,Configuration dependent
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[7:5],Reserved,Reserved,RO,-
Table 4-55: por_ccg_ra_unit_info attributes,por_ccg_ra_unit_info,[4:0],num_mem_regions,Number of memory regions supported dependent,RO,Configuration dependent
Table 4-56: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[63:18],Reserved,Reserved,RO,-
Table 4-56: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[17:11],num_outstanding_hns_snp,Specifies the Max number of outstanding snoops from the given RA to each HNS to guarantee snoop sink and deadlock prevention. Must be set to (HNS_NUM_ENTRIES_SNPQ_PARAM)/(NUM_NON_CXSA_RA). 7'h2,RW,-
Table 4-56: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[10],ccix_writeevict_or_evict,"When set, downgrades WriteEvictOrEvict to Evict 1'b1 Evict is sent 1'b0 WriteEvict is sent 1'b0",RW,-
Table 4-56: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[9],cxsa_mode_en,"When set, enables the CCIX Subordinate Agent mode.In this mode RA functions as a CCIX Subordinate Agent 1'b1 CCIX Subordinate Agent 1'b0 CCIX Requesting Agent 1'b0",RW,-
Table 4-56: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[8:3],Reserved,Reserved,RO,-
Table 4-56: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[2],pcie_nonqos15_entry_rsv_en,Enables entry reservation for non QoS15 traffic from PCIe RN-I/RN-D 1'b1 Reserves tracker entry for non QoS15 requests from PCIe RN-I/RN-D 1'b0 Does not reserve tracker entry for non QoS15 requests from PCIe RN-I/ RN-D 1'b1,RW,-
Table 4-56: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[1],qos15_entry_rsv_en,Enables entry reservation for QoS15 traffic 1'b1 Reserves tracker entry for QoS15 requests 1'b0 Does not reserve tracker entry for QoS15 requests 1'b1,RW,-
Table 4-56: por_ccg_ra_cfg_ctl attributes,por_ccg_ra_cfg_ctl,[0],pcie_qos15_entry_rsv_en,Enables entry reservation for QoS15 traffic from PCIe RN-I/RN-D 1'b1 Reserves tracker entry for QoS15 requests from PCIe RN-I/RN-D 1'b0 Does not reserve tracker entry for QoS15 requests from PCIe RN-I/RN-D 1'b1,RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[63:33],Reserved,Reserved,RO,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[32],disable_backsnoop_hns,"When set, disables back snooping on an HNS/LCN initiated WriteClean request which is due to LLC eviction 1'b1",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[31],cxsa_send_pftchtgt_useful,"When set, sends PreFetch Usefull indication on CHI datasource field in CXSA mode 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[30],disables_combined_wcmo,"When set, disables sending combined W+CMO to remote HA. Applicable only in SMP mode 1'b1",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[29],disable_3hop_wr_flow,"When set, disables 3-hop write flow to remote HA. Applicable only in SMP mode 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[28],set_all_pcie_wr_wlast,"When set, sets WLAST indication for all PCIe writes going to HA RNI 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[27],dwngrd_chie_snps,"When set, downgrades CHIE SnpPreferUnique to SnpNotSharedDirty 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[26],ignore_likyshared_weore,"When set, disables the use of LikelyShared(LS) bit to make a decision for WriteEvictOrEvict 1'b0 Send WriteEvict when LS= 0 and send Evict when LS=1 1'b1 Ignore LS bit. WriteEvict is sent. Further static decision can be made using ccix_writeevict_or_evict in cfg_ctl register 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[25:24],max_dat_reqout_msgs,"Used to configure the maximum number of data requests messages (writes, atomics etc.) presented to CCLA's packing logic. 2'b00 one message 2'b01 two messages 2'b10 three messages 2'b11 four messages Note: The max is further limited by max allowed by the given protocol (CCIX2.0/ CXL.mem/CXL.cache 2'b11",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[23:22],max_nd_reqout_msgs,"Used to configure the maximum number of non-data requests messages (reads, dataless) presented to CCLA's packing logic. 2'b00 one message 2'b01 two messages 2'b10 three messages 2'b11 four messages Note: The max is further limited by max allowed by the given protocol (CCIX2.0/ CXL.mem/CXL.cache 2'b11",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[21],dis_stash_sep_prop,"When set, disables propagation of StashSep opcodes on CCIX. StashSep opcodes are sent as Stash opcodes when set. Applicable only in SMP mode 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[20],dis_stash_prop,"When set, disables propagation of stash opcodes on CCIX. Applicable only in SMP mode 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[19],remote_rni_present,"When set, Enables TXNID coloring to enable traffic to remote RNI 1'b1",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[18],dis_cxl_typ3_snpop,"When set, drives SnpType= NOP on CXL Type3 M2S Req and RwD messages 1'b1",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[17],dis_3hop_dbid_order,"When set, disables ordered disapatch of DBIDs for 3-hop writes. By default, 3-hop DBIDs are dispatched in order. Applicable only if 3-hop write flow is enabled 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[16],Reserved,Reserved,RO,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[15],dis_rnid_early_wrcomp,"When set, disables early write completions for tunneled writes from RNI. 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[14],dis_rnid_tnl_retry_trk,"When set, disables RNID write request tunneling retry tracker. 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[13],prst_sepresp_en,"When set, enables separate persist response on CCIX for persistent cache maintenance (PCMO2) operation Note: this bit is applicable only in SMP mode. 1'b1",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[12],dvm_earlycomp_en,"When set, enables early DVM Op completion responses from RA. 1'b1",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[11],owo_stream_dis,"When set, disables CompAck dependency to dispatch an ordered PCIe write. 1'b1",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[10],dis_cxsa_early_write_comp,"When set, disables early write completions in CCIX Subordinate Agent mode. 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[9],dis_dbiddispq_rsp,"When set, disables the dispatch of DBID responses from a separate DispatchQ. 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[8],dis_wrreqchain,"When set, disables chaining of write requests. 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[7],dis_rdreqchain,"When set, disables chaining of read and dataless requests. 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[6],r2byp_en,"When set, enables request bypass. Applies to read and dataless requests only. Note: When set will affect the capability to chain a request on the TX side 1'b1",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[5],dis_rem_secure_access,"When set, treats all the incoming snoops as Non-secure and forces the NS bit to 1 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[4],sameaddr_ord_wfc,"When set, enables waiting for completion (COMP) before dispatching next same Addr dependent transaction (TXN) 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[3],devnr_ord_wfc,"When set, enables waiting for completion (COMP) before dispatching next Device-nR dependent transaction (TXN) 1'b0",RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[2],early_compack_en,Early CompAck enable; enables sending early CompAck on CCIX for requests that require CompAck 1'b1,RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[1],early_rdrcpt_en,Early ReadReceipt enable; enables sending early ReadReceipt for ordered read requests 1'b1,RW,-
Table 4-57: por_ccg_ra_aux_ctl attributes,por_ccg_ra_aux_ctl,[0],cg_disable,Disables clock gating when set 1'b0,RW,-
Table 4-58: por_ccg_ra_cbusy_limit_ctl attributes,por_ccg_ra_cbusy_limit_ctl,[63:24],Reserved,Reserved,RO,-
Table 4-58: por_ccg_ra_cbusy_limit_ctl attributes,por_ccg_ra_cbusy_limit_ctl,[23:16],ccg_ra_cbusy_high_limit,RHT limit for CBusy High dependent,RW,Configuration dependent
Table 4-58: por_ccg_ra_cbusy_limit_ctl attributes,por_ccg_ra_cbusy_limit_ctl,[15:8],ccg_ra_cbusy_med_limit,RHT limit for CBusy Med dependent,RW,Configuration dependent
Table 4-58: por_ccg_ra_cbusy_limit_ctl attributes,por_ccg_ra_cbusy_limit_ctl,[7:0],ccg_ra_cbusy_low_limit,RHT limit for CBusy Low dependent,RW,Configuration dependent
Table 4-59: por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex attributes,por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex,[63],reg#{index}_valid,Specifies if the memory region is valid 1'b0,RW,-
Table 4-59: por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex attributes,por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex,[62],Reserved,Reserved,RO,-
Table 4-59: por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex attributes,por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex,[61:52],reg#{index}_ha_tgtid,Specifies the target HAID 10'b0,RW,-
Table 4-59: por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex attributes,por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex,[51:16],reg#{index}_base_addr,Specifies the 2^n-aligned base address for the memory region 36'h0,RW,-
Table 4-59: por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex attributes,por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex,[15:6],Reserved,Reserved,RO,-
Table 4-59: por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex attributes,por_ccg_ra_sam_addr_reg0-7on_reg0-7ndex,[5:0],reg#{index}_size,Specifies the size of the memory region 1'b0,RW,-
Table 4-60: por_ccg_ra_agentid_to_linkid_val attributes,por_ccg_ra_agentid_to_linkid_val,[63:0],valid,Specifies whether the Link ID is valid; bit number corresponds to logical Agent ID number (from 0 to 63) 63'h0,RW,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[63:58],Reserved,Reserved,RO,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[57:56],agent#{index*8+7}_linkid,Specifies the Link ID for Agent ID #{index*8+7} 2'h0,RW,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[55:50],Reserved,Reserved,RO,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[49:48],agent#{index*8+6}_linkid,Specifies the Link ID for Agent ID #{index*8+6} 2'h0,RW,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[47:42],Reserved,Reserved,RO,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[41:40],agent#{index*8+5}_linkid,Specifies the Link ID for Agent ID #{index*8+5} 2'h0,RW,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[39:34],Reserved,Reserved,RO,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[33:32],agent#{index*8+4}_linkid,Specifies the Link ID for Agent ID #{index*8+4} 2'h0,RW,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[31:26],Reserved,Reserved,RO,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[25:24],agent#{index*8+3}_linkid,Specifies the Link ID for Agent ID #{index*8+3} 2'h0,RW,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[23:18],Reserved,Reserved,RO,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[17:16],agent#{index*8+2}_linkid,Specifies the Link ID for Agent ID #{index*8+2} 2'h0,RW,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[15:10],Reserved,Reserved,RO,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[9:8],agent#{index*8+1}_linkid,Specifies the Link ID for Agent ID #{index*8+1} 2'h0,RW,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[7:2],Reserved,Reserved,RO,-
Table 4-61: por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex attributes,por_ccg_ra_agent0-7d_to_l0-7nk0-7d_reg0-7ndex,[1:0],agent#{index*8}_linkid,Specifies the Link ID for Agent ID #{index*8} 2'h0,RW,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[63],ldid#{4*index+3}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{4*index+3} is valid; 1'h0,RW,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[62:58],Reserved,Reserved,RO,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[57:48],ldid#{4*index+3}_exp_raid,Specifies the Expanded RAID for LDID #{4*index+3} 10'h0,RW,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[47],ldid#{4*index+2}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{4*index+2} is valid; 1'h0,RW,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[46:42],Reserved,Reserved,RO,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[41:32],ldid#{4*index+2}_exp_raid,Specifies the Expanded RAID for LDID #{4*index+2} 10'h0,RW,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[31],ldid#{4*index+1}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{4*index+1} is valid; 1'h0,RW,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[30:26],Reserved,Reserved,RO,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[25:16],ldid#{4*index+1}_exp_raid,Specifies the Expanded RAID for LDID #{4*index+1} 10'h0,RW,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[15],ldid#{4*index}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{4*index} is valid; 1'h0,RW,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[14:10],Reserved,Reserved,RO,-
Table 4-62: por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rn0-31_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[9:0],ldid#{4*index}_exp_raid,Specifies the Expanded RAID for LDID #{4*index} 10'h0,RW,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[63],ldid#{index*4+3}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{index*4+3} is valid; 1'h0,RW,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[62:58],Reserved,Reserved,RO,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[57:48],ldid#{index*4+3}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+3} 10'h0,RW,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[47],ldid#{index*4+2}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{index*4+2} is valid; 1'h0,RW,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[46:42],Reserved,Reserved,RO,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[41:32],ldid#{index*4+2}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+2} 10'h0,RW,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[31],ldid#{index*4+1}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{index*4+1} is valid; 1'h0,RW,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[30:26],Reserved,Reserved,RO,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[25:16],ldid#{index*4+1}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+1} 10'h0,RW,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[15],ldid#{index*4}_exp_raid_valid,Specifies whether the Expanded RAID for LDID#{index*4} is valid; 1'h0,RW,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[14:10],Reserved,Reserved,RO,-
Table 4-63: por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex attributes,por_ccg_ra_rnd_ld0-31d_to_exp_ra0-31d_reg0-31ndex,[9:0],ldid#{index*4}_exp_raid,Specifies the Expanded RAID for LDID #{index*4} 10'h0,RW,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[63],ldid#{index*4+3}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+3} is valid; 1'h0,RW,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[62:58],Reserved,Reserved,RO,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[57:48],ldid#{index*4+3}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+3} 10'h0,RW,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[47],ldid#{index*4+2}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+2} is valid; 1'h0,RW,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[46:42],Reserved,Reserved,RO,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[41:32],ldid#{index*4+2}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+2} 10'h0,RW,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[31],ldid#{index*4+1}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+1} is valid; 1'h0,RW,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[30:26],Reserved,Reserved,RO,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[25:16],ldid#{index*4+1}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+1} 10'h0,RW,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[15],ldid#{index*4}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4} is valid; 1'h0,RW,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[14:10],Reserved,Reserved,RO,-
Table 4-64: por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_exp_ra0-127d_reg0-127ndex,[9:0],ldid#{index*4}_exp_raid,Specifies the Expanded RAID for LDID #{index*4} 10'h0,RW,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[63],ldid#{index*4+3}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+3} is valid; 1'h0,RW,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[62:58],Reserved,Reserved,RO,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[57:48],ldid#{index*4+3}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+3} 10'h0,RW,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[47],ldid#{index*4+2}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+2} is valid; 1'h0,RW,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[46:42],Reserved,Reserved,RO,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[41:32],ldid#{index*4+2}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+2} 10'h0,RW,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[31],ldid#{index*4+1}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4+1} is valid; 1'h0,RW,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[30:26],Reserved,Reserved,RO,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[25:16],ldid#{index*4+1}_exp_raid,Specifies the Expanded RAID for LDID #{index*4+1} 10'h0,RW,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[15],ldid#{index*4}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4} is valid; 1'h0,RW,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[14:10],Reserved,Reserved,RO,-
Table 4-65: por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex attributes,por_ccg_ra_ha_ld0-15d_to_exp_ra0-15d_reg0-15ndex,[9:0],ldid#{index*4}_exp_raid,Specifies the Expanded RAID for LDID #{index*4} 10'h0,RW,-
Table 4-66: por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex attributes,por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex,[63:16],Reserved,Reserved,RO,-
Table 4-66: por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex attributes,por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex,[15],ldid#{index*4}_exp_raid_valid,Specifies whether the look table entry for default LDID#{index*4} is valid; 1'h0,RW,-
Table 4-66: por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex attributes,por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex,[14:10],Reserved,Reserved,RO,-
Table 4-66: por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex attributes,por_ccg_ra_hns_ld0-0d_to_exp_ra0-0d_reg0-0ndex,[9:0],ldid#{index*4}_exp_raid,Specifies the Expanded RAID for LDID #{index*4} 10'h0,RW,-
Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex,[63:57],Reserved,Reserved,RO,-
Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex,[56:48],ldid#{index*4+3}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+3} dependent,RW,Configuration dependent
Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex,[47:41],Reserved,Reserved,RO,-
Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex,[40:32],ldid#{index*4+2}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+2} dependent,RW,Configuration dependent
Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex,[31:25],Reserved,Reserved,RO,-
Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex,[24:16],ldid#{index*4+1}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4+1} dependent,RW,Configuration dependent
Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex,[15:9],Reserved,Reserved,RO,-
Table 4-67: por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex attributes,por_ccg_ra_rnf_ld0-127d_to_ovrd_ld0-127d_reg0-127ndex,[8:0],ldid#{index*4}_ovrd_ldid,Specifies the Overridden LDID for Default LDID #{index*4} dependent,RW,Configuration dependent
Table 4-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[63:36],Reserved,Reserved,RO,-
Table 4-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[35:32],pmu_occup1_id,PMU occupancy event selector ID 4'b0,RW,-
Table 4-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[31:24],pmu_event3_id,CXRA PMU Event 3 ID; see pmu_event0_id for encodings 8'b0,RW,-
Table 4-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[23:16],pmu_event2_id,CXRA PMU Event 2 ID; see pmu_event0_id for encodings 8'b0,RW,-
Table 4-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[15:8],pmu_event1_id,CXRA PMU Event 1 ID; see pmu_event0_id for encodings 8'b0,RW,-
Table 4-68: por_ccg_ra_pmu_event_sel attributes,por_ccg_ra_pmu_event_sel,[7:0],pmu_event0_id,CXRA PMU Event 0 ID 8'h00 No event 8'h41 Request Tracker (RHT) occupancy count overflow 8'h42 Snoop Tracker (SHT) occupancy count overflow 8'h43 Read Data Buffer (RDB) occupancy count overflow 8'h44 Write Data Buffer (WDB) occupancy count overflow 8'h45 Snoop Sink Buffer (SSB) occupancy count overflow 8'h46 CCIX RX broadcast snoops 8'h47 CCIX TX request chain 8'h48 CCIX TX request chain average length 8'h49 CHI internal RSP stall 8'h4A CHI internal DAT stall 8'h4B CCIX REQ Protocol credit Link 0 stall 8'h4C CCIX REQ Protocol credit Link 1 stall 8'h4D CCIX REQ Protocol credit Link 2 stall 8'h4E CCIX DAT Protocol credit Link 0 stall 8'h4F CCIX DAT Protocol credit Link 1 stall 8'h50 CCIX DAT Protocol credit Link 2 stall 8'h51 CHI external RSP stall 8'h52 CHI external DAT stall 8'h53 CCIX MISC Protocol credit Link 0 stall 8'h54 CCIX MISC Protocol credit Link 1 stall 8'h55 CCIX MISC Protocol credit Link 2 stall 8'h56 Request Tracker (RHT) allocations 8'h57 Snoop Tracker (SHT) allocations 8'h58 Read Data Buffer (RDB) allocations 8'h59 Write Data Buffer (WDB) allocations 8'h5A Snoop Sink Buffer (SSB) allocations 8'b0,RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[63:26],Reserved,Reserved,RO,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[25],lnk0_send_pftgt_en,"When set, enables sending Prefetch Target (CHI) or MemSpecRd (CXL) over link 0. 1'b1",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[24],lnk0_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 0. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[23],lnk0_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 0. 1'b1",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[22],lnk0_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 0. 1'b1",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[21:20],lnk0_cbusy_prop_ctl,"Controls the propagation of Cbusy field for CCIX Link 0. 2'b00 Send RA Cbusy on all responses based on the limits programmed in por_ccg_ra_cbusy_limit_ctl 2'b01 Pass through remote CBusy on late completion responses (CompData, Comp) 2'b10 Greater of RA Cbusy or remote Cbusy. Applicable to responses where remote Cbusy can be sent NOTE: This field is applicable SMP and CXL modes 2'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[19],lnk0_dis_rmt_devevent,"When set, disables propagation of remote Dev Event field for CCIX Link 0. NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[18],lnk0_dis_rmt_datasrc,"When set, disables propagation of remote data source for CCIX Link 0. NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[17],lnk0_send_compack,"When set, sends CompAck for CCIX Link 0. 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[16],lnk0_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 0. dependent",RW,Configuration dependent
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[15],lnk0_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 0 1'b0,RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[14],lnk0_spcl_cbkwr_crd_en,"When set, notifies RA to use special credits from HA to send CopyBack writes on CCIX Link 0 NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[13:12],lnk0_excl_resperr_value,Two bit value to override RespErr field of an exclusive response. Applicable only if lnk0_excl_resperr_ovrd bit is set. NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 2'b0,RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[11],lnk0_excl_resperr_ovrd,"When set, overrides the RespErr field of exclusive response with the lnk0_excl_resperr_value field NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[10],lnk0_excl_store_dwngrd,"When set, downgrades shareable exclusive store to shareable store when sending on CCIX Link 0 NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[9],lnk0_excl_load_dwngrd,"When set, downgrades shareable exclusive load to shareable load when sending on CCIX Link 0 NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[8],lnk0_dis_cpuevent_prop,"When set, disables the propagation of CPU Events on CCIX Link 0 NOTE: This field is applicable only when SMP Mode enable is set. 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[7:4],lnk0_num_snpcrds,Controls the number of CCIX snoop credits assigned to Link 0 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[3],lnk0_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for CCIX Link 0 1'b0,RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[2],lnk0_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 1'b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 1'b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent 1'b0",RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[1],lnk0_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 1'b0 Link Down request 1'b1 Link Up request The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 1'b0,RW,-
Table 4-69: por_ccg_ra_ccprtcl_link0_ctl attributes,por_ccg_ra_ccprtcl_link0_ctl,[0],lnk0_link_en,Enables CCIX Link 0 when set 1'b0 Link is disabled 1'b1 Link is enabled 1'b0,RW,-
Table 4-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[63:5],Reserved,Reserved,RO,-
Table 4-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[4],lnk0_ot_early_comp,"Set, if there is an outstanding request for which early completion has been given for CCIX Link0 1'b0",RO,-
Table 4-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[3],lnk0_ot_cbkwr,Provides status for outstanding CopyBack Write for CCIX Link0 1'b0,RO,-
Table 4-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[2],lnk0_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for CCIX Link 0 1'b0,RO,-
Table 4-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[1],lnk0_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 1'b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 1'b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear 1'b1",RO,-
Table 4-70: por_ccg_ra_ccprtcl_link0_status attributes,por_ccg_ra_ccprtcl_link0_status,[0],lnk0_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 1'b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops granting protocol credits and starts returning protocol credits to the remote agent when Link_ACK is clear 1'b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE: The local agent must clear Link_DN before setting Link_ACK. 1'b0,RO,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[63:26],Reserved,Reserved,RO,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[25],lnk1_send_pftgt_en,"When set, enables sending Prefetch Target (CHI) over link 1. Note: This field is not-applicable in CXL mode for link1 1'b1",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[24],lnk1_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 1. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[23],lnk1_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 1. 1'b1",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[22],lnk1_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 1. 1'b1",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[21:20],lnk1_cbusy_prop_ctl,"Controls the propagation of Cbusy field for CCIX Link 1. 2'b00 Send RA Cbusy on all responses based on the limits programmed in por_ccg_ra_cbusy_limit_ctl 2'b01 Pass through remote CBusy on late completion responses (CompData, Comp) 2'b10 Greater of RA Cbusy or remote Cbusy. Applicable to responses where remote Cbusy can be sent NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 2'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[19],lnk1_dis_rmt_devevent,"When set, disables propagation of remote Dev Event field for CCIX Link 1. NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[18],lnk1_dis_rmt_datasrc,"When set, disables propagation of remote data source for CCIX Link 1. NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[17],lnk1_send_compack,"When set, sends CompAck for CCIX Link 1. 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[16],lnk1_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 1. dependent",RW,Configuration dependent
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[15],lnk1_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 1 1'b0,RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[14],lnk1_spcl_cbkwr_crd_en,"When set, notifies RA to use special credits from HA to send CopyBack writes on CCIX Link 1 NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[13:12],lnk1_excl_resperr_value,Two bit value to override RespErr field of an exclusive response. Applicable only if lnk1_excl_resperr_ovrd bit is set. NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 2'b0,RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[11],lnk1_excl_resperr_ovrd,"When set, overrides the RespErr field of exclusive response with the lnk1_excl_resperr_value field NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[10],lnk1_excl_store_dwngrd,"When set, downgrades shareable exclusive store to shareable store when sending on CCIX Link 1 NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[9],lnk1_excl_load_dwngrd,"When set, downgrades shareable exclusive load to shareable load when sending on CCIX Link 1 NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[8],lnk1_dis_cpuevent_prop,"When set, disables the propagation of CPU Events on CCIX Link 1 NOTE: This field is applicable only when SMP Mode enable parameter is set. 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[7:4],lnk1_num_snpcrds,Controls the number of CCIX snoop credits assigned to Link 1 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[3],lnk1_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for CCIX Link 1 1'b0,RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[2],lnk1_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 1'b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 1'b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent 1'b0",RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[1],lnk1_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 1'b0 Link Down request 1'b1 Link Up request The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 1'b0,RW,-
Table 4-71: por_ccg_ra_ccprtcl_link1_ctl attributes,por_ccg_ra_ccprtcl_link1_ctl,[0],lnk1_link_en,Enables CCIX Link 1 when set 1'b0 Link is disabled 1'b1 Link is enabled 1'b0,RW,-
Table 4-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[63:5],Reserved,Reserved,RO,-
Table 4-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[4],lnk1_ot_early_comp,"Set, if there is an outstanding request for which early completion has been given for CCIX Link1 1'b0",RO,-
Table 4-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[3],lnk1_ot_cbkwr,Provides status for outstanding CopyBack Write for CCIX Link1 1'b0,RO,-
Table 4-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[2],lnk1_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for CCIX Link 1 1'b0,RO,-
Table 4-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[1],lnk1_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 1'b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 1'b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear 1'b1",RO,-
Table 4-72: por_ccg_ra_ccprtcl_link1_status attributes,por_ccg_ra_ccprtcl_link1_status,[0],lnk1_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 1'b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 1'b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE: The local agent must clear Link_DN before setting Link_ACK. 1'b0,RO,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[63:26],Reserved,Reserved,RO,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[25],lnk2_send_pftgt_en,"When set, enables sending Prefetch Target (CHI) over link 2. Note: This field is not-applicable in CXL mode for link2 1'b1",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[24],lnk2_dat_rsvdc_ovrd_en,"When set, overrides CHI DAT RSVDC field with dat rsvdc strap input for incoming data on CCIX Link 2. Note: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[23],lnk2_en_pbha_prop,"When set, enables propagation of PBHA on CCIX Link 2. 1'b1",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[22],lnk2_en_loopback_prop,"When set, enables propagation of LoopBack on CCIX Link 2. 1'b1",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[21:20],lnk2_cbusy_prop_ctl,"Controls the propagation of Cbusy field for CCIX Link 2. 2'b00 Send RA Cbusy on all responses based on the limits programmed in por_ccg_ra_cbusy_limit_ctl 2'b01 Pass through remote CBusy on late completion responses (CompData, Comp) 2'b10 Greater of RA Cbusy or remote Cbusy. Applicable to responses where remote Cbusy can be sent NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 2'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[19],lnk2_dis_rmt_devevent,"When set, disables propagation of remote Dev Event field for CCIX Link 2. NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[18],lnk2_dis_rmt_datasrc,"When set, disables propagation of remote data source for CCIX Link 2. NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[17],lnk2_send_compack,"When set, sends CompAck for CCIX Link 2. 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[16],lnk2_smp_mode_en,"When set, enables Symmetric Multiprocessor Mode (SMP) Mode for CCIX Link 2. dependent",RW,Configuration dependent
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[15],lnk2_rspmsg_send_exp_agentid,When set sends Expanded Agent ID on CCIX Response Messages for CCIX Link 2 1'b0,RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[14],lnk2_spcl_cbkwr_crd_en,"When set, notifies RA to use special credits from HA to send CopyBack writes on CCIX Link 2 NOTE: This field is applicable only if the link programmed for SMP mode (i.e. SMP Mode enable bit is set) 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[13:12],lnk2_excl_resperr_value,Two bit value to override RespErr field of an exclusive response. Applicable only if lnk2_excl_resperr_ovrd bit is set. NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 2'b0,RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[11],lnk2_excl_resperr_ovrd,"When set, overrides the RespErr field of exclusive response with the lnk2_excl_resperr_value field NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[10],lnk2_excl_store_dwngrd,"When set, downgrades shareable exclusive store to shareable store when sending on CCIX Link 2 NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[9],lnk2_excl_load_dwngrd,"When set, downgrades shareable exclusive load to shareable load when sending on CCIX Link 2 NOTE: This field is applicable only when SMP Mode enable bit is clear (i.e. Non-SMP mode) and must only be used if the corresponding link end pair does not support exclusive monitoring 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[8],lnk2_dis_cpuevent_prop,"When set, disables the propagation of CPU Events on CCIX Link 2 NOTE: This field is applicable only when SMP Mode enable parameter is set. 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[7:4],lnk2_num_snpcrds,Controls the number of CCIX snoop credits assigned to Link 2 4'h0 Total credits are equally divided across all links 4'h1 25% of credits assigned 4'h2 50% of credits assigned 4'h3 75% of credits assigned 4'h4 100% of credits assigned 4'hF 0% of credits assigned 4'b0,RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[3],lnk2_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for CCIX Link 2 1'b0,RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[2],lnk2_link_up,"Link Up status. Software writes this register bit to indicate Link status after polling Link_ACK and Link_DN status in the remote agent 1'b0 Link is not Up. Software clears Link_UP when Link_ACK status is clear and Link_DN status is set in both local and remote agents. The local agent stops responding to any protocol activity from remote agent, including acceptance of protocol credits, when Link_UP is clear 1'b1 Link is Up. Software sets Link_UP when Link_ACK status is set and Link_DN status is clear in both local and remote agents; the local agent starts sending local protocol credits to remote agent 1'b0",RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[1],lnk2_link_req,Link Up/Down request; software writes this register bit to request a Link Up or Link Down in the local agent 1'b0 Link Down request 1'b1 Link Up request The local agent does not return remote protocol credits yet since remote agent may still be in Link_UP state. 1'b0,RW,-
Table 4-73: por_ccg_ra_ccprtcl_link2_ctl attributes,por_ccg_ra_ccprtcl_link2_ctl,[0],lnk2_link_en,Enables CCIX Link 2 when set 1'b0 Link is disabled 1'b1 Link is enabled 1'b0,RW,-
Table 4-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[63:5],Reserved,Reserved,RO,-
Table 4-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[4],lnk2_ot_early_comp,"Set, if there is an outstanding request for which early completion has been given for CCIX Link2 1'b0",RO,-
Table 4-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[3],lnk2_ot_cbkwr,Provides status for outstanding CopyBack Write for CCIX Link2 1'b0,RO,-
Table 4-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[2],lnk2_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for CCIX Link 2 1'b0,RO,-
Table 4-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[1],lnk2_link_down,"Link Down status; hardware updates this register bit to indicate Link Down status 1'b0 Link is not Down; hardware clears Link_DN when it receives a Link Up request 1'b1 Link is Down; hardware sets Link_DN after the local agent has received all local protocol credits. The local agent must continue to respond to any remote protocol activity, including accepting and returning remote protocol credits until Link Up is clear 1'b1",RO,-
Table 4-74: por_ccg_ra_ccprtcl_link2_status attributes,por_ccg_ra_ccprtcl_link2_status,[0],lnk2_link_ack,Link Up/Down acknowledge; hardware updates this register bit to acknowledge the software link request 1'b0 Link Down acknowledge; hardware clears Link_ACK on receiving a Link Down request; the local agent stops sending protocol credits to the remote agent when Link_ACK is clear 1'b1 Link Up acknowledge; hardware sets Link_ACK when the local agent is ready to start accepting protocol credits from the remote agent NOTE: The local agent must clear Link_DN before setting Link_ACK. 1'b0,RO,-
Table 4-75: por_ccla_node_info attributes,por_ccla_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-75: por_ccla_node_info attributes,por_ccla_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-75: por_ccla_node_info attributes,por_ccla_node_info,[31:16],node_id,Component CHI node ID dependent,RO,Configuration dependent
Table 4-75: por_ccla_node_info attributes,por_ccla_node_info,[15:0],node_type,CMN-700 node type identifier 16'h0105,RO,-
Table 4-76: por_ccla_child_info attributes,por_ccla_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-76: por_ccla_child_info attributes,por_ccla_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-76: por_ccla_child_info attributes,por_ccla_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[63:8],Reserved,Reserved,RO,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[7],ras_secure_access_override,Allow Non-secure access to Secure RAS registers 1'b0,RW,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[6],cxlerrinj_ctl,Allows Non-secure access to Secure CXL error injection registers 1'b0,RW,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[5],ull_ctl,Allows Non-secure access to Secure upper link layer control registers 1'b0,RW,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[4],cxllink_ctl,Allows Non-secure access to Secure CXL link layer registers 1'b0,RW,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[3],portid_ctl,Allows Non-secure access to Secure LA Port ID registers 1'b0,RW,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[2],linkid_ctl,Allows Non-secure access to Secure LA Link ID registers 1'b0,RW,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[1],Reserved,Reserved,RO,-
Table 4-77: por_ccla_secure_register_groups_override attributes,por_ccla_secure_register_groups_override,[0],cfg_ctl,Allows Non-secure access to Secure configuration control register 1'b0,RW,-
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[63:40],Reserved,Reserved,RO,-
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[39:32],portfwd_dynamic_crds,Number of dynamic credits granted by this CCLA port for port forwarded traffic dependent,RO,Configuration dependent
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[31:24],portfwd_static_crds,Number of static credits granted by this CCLA port for port forwarded traffic dependent,RO,Configuration dependent
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[23],ccla_portfwd_en,Port forwarding is enabled at this CCLA port dependent,RO,Configuration dependent
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[22:13],Reserved,Reserved,RO,-
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[12:3],rx_stl_buffer_depth,Depth of CCL stalling channel RX buffer for CXS RSP with data messages dependent,RO,Configuration dependent
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[2],rx_stl_ram_parity_gen,Option to generate parity bits for the RX STL buffer dependent,RO,Configuration dependent
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[1],cxl_present,Option to generate CXL support over CXS dependent,RO,Configuration dependent
Table 4-78: por_ccla_unit_info attributes,por_ccla_unit_info,[0],ccix_present,Option to generate CCIX support over CXS dependent,RO,Configuration dependent
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[63:35],Reserved,Reserved,RO,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[34:27],linkend_arb_cnt,"The count for how long each linkend is selected during linkend arbitration. If linkend_arb_cnt=8, each linkend is active for 8 cycles before switching to the next linkend 8'h10",RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[26:25],ha_cxl_type,Used to program CXL Type for HA 2'b00 Reserved 2'b01 Type1 2'b10 Type2 2'b11 Type3 2'b01,RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[24:22],link2_weight,Determines weight of link2 in CCL linkend arbitration 3'b001,RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[21:19],link1_weight,Determines weight of link1 in CCL linkend arbitration 3'b001,RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[18:16],link0_weight,Determines weight of link0 in CCL linkend arbitration 3'b001,RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[15:11],Reserved,Reserved,RO,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[10],smp_link2_viral_prop_en,"When set, enables viral propagation on SMP link2 1'b0",RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[9],smp_link1_viral_prop_en,"When set, enables viral propagation on SMP link1 1'b0",RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[8],smp_link0_viral_prop_en,"When set, enables viral propagation on SMP link0 1'b0",RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[7:6],Reserved,Reserved,RO,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[5],cxl_cache_en,"Enable CXL .cache mode, by default is disabled 1'b0",RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[4],cxl_mem_en,"Enable CXL .mem mode, by default is enabled 1'b1",RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[3:2],cxl_type,Used to program CXL Type for RA 2'b00 Reserved 2'b01 Type1 2'b10 Type2 2'b11 Type3 2'b11,RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[1],la_device_mode_en,"Enable the Device mode, by default set to Host mode 1'b0",RW,-
Table 4-79: por_ccla_cfg_ctl attributes,por_ccla_cfg_ctl,[0],la_cxl_mode_en,When set enables CXL mode 1'b0,RW,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[63:51],Reserved,Reserved,RO,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[50:48],lcrdgnt_cycle_count_th,"Maximum number of cycles that need to be elapsed since previous piggyback credits were sent, to send a link credit grant message 3'b000 8 cycles 3'b001 16 cycles 3'b010 32 cycles 3'b011 64 cycles 3'b001",RW,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[47],Reserved,Reserved,RO,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[46:44],crdgnt_cycle_count_th,"Maximum number of cycles that need to be elapsed since previous piggyback credits were sent, to send a protocol (Req, Dat, Snp..) credit grant message 3'b000 32 cycles 3'b001 64 cycles 3'b010 128 cycles 3'b011 256 cycles 3'b010",RW,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[43],Reserved,Reserved,RO,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[42:40],crdgnt_crd_count_th,"Maximum number of protocol credits (i.e. Req, Dat, Snp..) that need to be accumulated to send a credit grant message 3'b000 16 cycles 3'b001 32 cycles 3'b010 64 cycles 3'b011 128 cycles 3'b010",RW,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[39:4],Reserved,Reserved,RO,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[3],enable_cxl_regs_apb_access,"When set, Enables the APB access to the CXL registers and Disables the CMN access 1'b0",RW,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[2],disable_viral_err_report,"When set, disables viral error reporting through CMN's error reporting mechanism 1'b1",RW,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[1],disable_byteen_parity_err,Disables CCLA RX RAM byte enable parity errors 1'b0,RW,-
Table 4-80: por_ccla_aux_ctl attributes,por_ccla_aux_ctl,[0],cg_disable,Disables CCLA architectural clock gates 1'b0,RW,-
Table 4-81: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[63:6],Reserved,Reserved,RO,-
Table 4-81: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[5:3],addrwidth,Address width supported 3'b000 48b 3'b001 52b 3'b010 56b 3'b011 60b 3'b100 64b 3'b001,RO,-
Table 4-81: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[2],cachelinesize,Cacheline size supported 1'b0 64B 1'b1 128B 1'b0,RO,-
Table 4-81: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[1],partialcachestates,Partial cache states supported 1'b0 False 1'b1 True 1'b0,RO,-
Table 4-81: por_ccla_ccix_prop_capabilities attributes,por_ccla_ccix_prop_capabilities,[0],nocompack,No CompAck supported 1'b0 False 1'b1 True 1'b1,RO,-
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[63:35],Reserved,Reserved,RO,-
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[34],cxslast,CXS LAST signal is supported dependent,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[33:32],Reserved,Reserved,RO,-
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[31:30],cxsprotocoltype,CXS Protocol type signal is supported dependent,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[29:28],Reserved,Reserved,RO,-
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[27:26],cxslinkcontrol,Set to Explicit Credit Return. dependent,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[25:24],Reserved,Reserved,RO,-
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[23:22],cxsprcltypewidth,Width of CXS TX/RX control dependent,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[21:14],cxscntlwidth,Width of CXS TX/RX control dependent,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[13:12],Reserved,Reserved,RO,-
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[11:10],cxsdatacheck,CXS datacheck supported dependent 2'b00 None 2'b01 Parity 2'b10 SECDED,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[9],cxserrorfullpkt,CXS error full packet supported dependent 1'b0 False 1'b1 True,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[8],cxscontinuousdata,CXS continuous data supported dependent 1'b0 False 1'b1 True,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[7:6],Reserved,Reserved,RO,-
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[5:4],cxsmaxpktperflit,CXS maximum packets per flit supported dependent 2'b00 2 2'b01 3 2'b10 4,RO,Configuration dependent
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[3:2],Reserved,Reserved,RO,-
Table 4-82: por_ccla_cxs_attr_capabilities attributes,por_ccla_cxs_attr_capabilities,[1:0],cxsdataflitwidth,CXS data flit width supported 2'b00 256b 2'b01 512b 2'b10 1024b 2'b01,RO,-
Table 4-83: por_ccla_permsg_pyld_0_63 attributes,por_ccla_permsg_pyld_0_63,[63:0],per_msg_pyld_0_63,Protocol Error Msg Payload[63:0] 64'b0,RW,-
Table 4-84: por_ccla_permsg_pyld_64_127 attributes,por_ccla_permsg_pyld_64_127,[63:0],per_msg_pyld_64_127,Protocol Error Msg Payload[127:64] 64'b0,RW,-
Table 4-85: por_ccla_permsg_pyld_128_191 attributes,por_ccla_permsg_pyld_128_191,[63:0],per_msg_pyld_128_191,Protocol Error Msg Payload[191:128] 64'b0,RW,-
Table 4-86: por_ccla_permsg_pyld_192_255 attributes,por_ccla_permsg_pyld_192_255,[63:0],per_msg_pyld_192_255,Protocol Error Msg Payload[255:192] 64'b0,RW,-
Table 4-87: por_ccla_permsg_ctl attributes,por_ccla_permsg_ctl,[63:14],Reserved,Reserved,RO,-
Table 4-87: por_ccla_permsg_ctl attributes,por_ccla_permsg_ctl,[13:8],per_msg_srcid,Contains Source ID used on CCIX Protocol Error Msg. Used when per_msg_srcid_ovrd is set. 6'b0,RW,-
Table 4-87: por_ccla_permsg_ctl attributes,por_ccla_permsg_ctl,[7:2],Reserved,Reserved,RO,-
Table 4-87: por_ccla_permsg_ctl attributes,por_ccla_permsg_ctl,[1],per_msg_srcid_ovrd,"When set, overrides the Source ID on Protocol Error Msg by value specified in this register. Or else the source ID from payload[55:48] is used. 1'b0",RW,-
Table 4-87: por_ccla_permsg_ctl attributes,por_ccla_permsg_ctl,[0],per_msg_vld_set,"When set, sends CCIX Protocol Error Msg. Must be cleared after the current error is processed and before a new error message is triggered 1'b0",RW,-
Table 4-88: por_ccla_err_agent_id attributes,por_ccla_err_agent_id,[63:6],Reserved,Reserved,RO,-
Table 4-88: por_ccla_err_agent_id attributes,por_ccla_err_agent_id,[5:0],ccix_err_agent_id,CCIX Error AgentID 6'b0,RW,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[63:62],Reserved,Reserved,RO,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[61:56],agent7_portid,Specifies the Port ID for Agent ID 7 6'h0,RW,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[55:54],Reserved,Reserved,RO,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[53:48],agent6_portid,Specifies the Port ID for Agent ID 6 6'h0,RW,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[47:46],Reserved,Reserved,RO,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[45:40],agent5_portid,Specifies the Port ID for Agent ID 5 6'h0,RW,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[39:38],Reserved,Reserved,RO,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[37:32],agent4_portid,Specifies the Port ID for Agent ID 4 6'h0,RW,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[31:30],Reserved,Reserved,RO,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[29:24],agent3_portid,Specifies the Port ID for Agent ID 3 6'h0,RW,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[23:22],Reserved,Reserved,RO,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[21:16],agent2_portid,Specifies the Port ID for Agent ID 2 6'h0,RW,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[15:14],Reserved,Reserved,RO,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[13:8],agent1_portid,Specifies the Port ID for Agent ID 1 6'h0,RW,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[7:6],Reserved,Reserved,RO,-
Table 4-89: por_ccla_agentid_to_portid_reg0 attributes,por_ccla_agentid_to_portid_reg0,[5:0],agent0_portid,Specifies the Port ID for Agent ID 0 6'h0,RW,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[63:62],Reserved,Reserved,RO,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[61:56],agent15_portid,Specifies the Port ID for Agent ID 15 6'h0,RW,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[55:54],Reserved,Reserved,RO,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[53:48],agent14_portid,Specifies the Port ID for Agent ID 14 6'h0,RW,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[47:46],Reserved,Reserved,RO,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[45:40],agent13_portid,Specifies the Port ID for Agent ID 13 6'h0,RW,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[39:38],Reserved,Reserved,RO,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[37:32],agent12_portid,Specifies the Port ID for Agent ID 12 6'h0,RW,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[31:30],Reserved,Reserved,RO,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[29:24],agent11_portid,Specifies the Port ID for Agent ID 11 6'h0,RW,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[23:22],Reserved,Reserved,RO,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[21:16],agent10_portid,Specifies the Port ID for Agent ID 10 6'h0,RW,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[15:14],Reserved,Reserved,RO,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[13:8],agent9_portid,Specifies the Port ID for Agent ID 9 6'h0,RW,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[7:6],Reserved,Reserved,RO,-
Table 4-90: por_ccla_agentid_to_portid_reg1 attributes,por_ccla_agentid_to_portid_reg1,[5:0],agent8_portid,Specifies the Port ID for Agent ID 8 6'h0,RW,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[63:62],Reserved,Reserved,RO,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[61:56],agent23_portid,Specifies the Port ID for Agent ID 23 6'h0,RW,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[55:54],Reserved,Reserved,RO,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[53:48],agent22_portid,Specifies the Port ID for Agent ID 22 6'h0,RW,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[47:46],Reserved,Reserved,RO,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[45:40],agent21_portid,Specifies the Port ID for Agent ID 21 6'h0,RW,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[39:38],Reserved,Reserved,RO,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[37:32],agent20_portid,Specifies the Port ID for Agent ID 20 6'h0,RW,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[31:30],Reserved,Reserved,RO,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[29:24],agent19_portid,Specifies the Port ID for Agent ID 19 6'h0,RW,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[23:22],Reserved,Reserved,RO,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[21:16],agent18_portid,Specifies the Port ID for Agent ID 18 6'h0,RW,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[15:14],Reserved,Reserved,RO,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[13:8],agent17_portid,Specifies the Port ID for Agent ID 17 6'h0,RW,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[7:6],Reserved,Reserved,RO,-
Table 4-91: por_ccla_agentid_to_portid_reg2 attributes,por_ccla_agentid_to_portid_reg2,[5:0],agent16_portid,Specifies the Port ID for Agent ID 16 6'h0,RW,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[63:62],Reserved,Reserved,RO,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[61:56],agent31_portid,Specifies the Port ID for Agent ID 31 6'h0,RW,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[55:54],Reserved,Reserved,RO,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[53:48],agent30_portid,Specifies the Port ID for Agent ID 30 6'h0,RW,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[47:46],Reserved,Reserved,RO,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[45:40],agent29_portid,Specifies the Port ID for Agent ID 29 6'h0,RW,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[39:38],Reserved,Reserved,RO,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[37:32],agent28_portid,Specifies the Port ID for Agent ID 28 6'h0,RW,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[31:30],Reserved,Reserved,RO,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[29:24],agent27_portid,Specifies the Port ID for Agent ID 27 6'h0,RW,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[23:22],Reserved,Reserved,RO,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[21:16],agent26_portid,Specifies the Port ID for Agent ID 26 6'h0,RW,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[15:14],Reserved,Reserved,RO,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[13:8],agent25_portid,Specifies the Port ID for Agent ID 25 6'h0,RW,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[7:6],Reserved,Reserved,RO,-
Table 4-92: por_ccla_agentid_to_portid_reg3 attributes,por_ccla_agentid_to_portid_reg3,[5:0],agent24_portid,Specifies the Port ID for Agent ID 24 6'h0,RW,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[63:62],Reserved,Reserved,RO,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[61:56],agent39_portid,Specifies the Port ID for Agent ID 39 6'h0,RW,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[55:54],Reserved,Reserved,RO,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[53:48],agent38_portid,Specifies the Port ID for Agent ID 38 6'h0,RW,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[47:46],Reserved,Reserved,RO,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[45:40],agent37_portid,Specifies the Port ID for Agent ID 37 6'h0,RW,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[39:38],Reserved,Reserved,RO,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[37:32],agent36_portid,Specifies the Port ID for Agent ID 36 6'h0,RW,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[31:30],Reserved,Reserved,RO,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[29:24],agent35_portid,Specifies the Port ID for Agent ID 35 6'h0,RW,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[23:22],Reserved,Reserved,RO,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[21:16],agent34_portid,Specifies the Port ID for Agent ID 34 6'h0,RW,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[15:14],Reserved,Reserved,RO,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[13:8],agent33_portid,Specifies the Port ID for Agent ID 33 6'h0,RW,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[7:6],Reserved,Reserved,RO,-
Table 4-93: por_ccla_agentid_to_portid_reg4 attributes,por_ccla_agentid_to_portid_reg4,[5:0],agent32_portid,Specifies the Port ID for Agent ID 32 6'h0,RW,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[63:62],Reserved,Reserved,RO,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[61:56],agent47_portid,Specifies the Port ID for Agent ID 47 6'h0,RW,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[55:54],Reserved,Reserved,RO,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[53:48],agent46_portid,Specifies the Port ID for Agent ID 46 6'h0,RW,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[47:46],Reserved,Reserved,RO,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[45:40],agent45_portid,Specifies the Port ID for Agent ID 45 6'h0,RW,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[39:38],Reserved,Reserved,RO,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[37:32],agent44_portid,Specifies the Port ID for Agent ID 44 6'h0,RW,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[31:30],Reserved,Reserved,RO,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[29:24],agent43_portid,Specifies the Port ID for Agent ID 43 6'h0,RW,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[23:22],Reserved,Reserved,RO,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[21:16],agent42_portid,Specifies the Port ID for Agent ID 42 6'h0,RW,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[15:14],Reserved,Reserved,RO,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[13:8],agent41_portid,Specifies the Port ID for Agent ID 41 6'h0,RW,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[7:6],Reserved,Reserved,RO,-
Table 4-94: por_ccla_agentid_to_portid_reg5 attributes,por_ccla_agentid_to_portid_reg5,[5:0],agent40_portid,Specifies the Port ID for Agent ID 40 6'h0,RW,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[63:62],Reserved,Reserved,RO,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[61:56],agent55_portid,Specifies the Port ID for Agent ID 55 6'h0,RW,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[55:54],Reserved,Reserved,RO,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[53:48],agent54_portid,Specifies the Port ID for Agent ID 54 6'h0,RW,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[47:46],Reserved,Reserved,RO,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[45:40],agent53_portid,Specifies the Port ID for Agent ID 53 6'h0,RW,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[39:38],Reserved,Reserved,RO,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[37:32],agent52_portid,Specifies the Port ID for Agent ID 52 6'h0,RW,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[31:30],Reserved,Reserved,RO,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[29:24],agent51_portid,Specifies the Port ID for Agent ID 51 6'h0,RW,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[23:22],Reserved,Reserved,RO,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[21:16],agent50_portid,Specifies the Port ID for Agent ID 50 6'h0,RW,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[15:14],Reserved,Reserved,RO,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[13:8],agent49_portid,Specifies the Port ID for Agent ID 49 6'h0,RW,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[7:6],Reserved,Reserved,RO,-
Table 4-95: por_ccla_agentid_to_portid_reg6 attributes,por_ccla_agentid_to_portid_reg6,[5:0],agent48_portid,Specifies the Port ID for Agent ID 48 5'h0,RW,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[63:62],Reserved,Reserved,RO,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[61:56],agent63_portid,Specifies the Port ID for Agent ID 63 6'h0,RW,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[55:54],Reserved,Reserved,RO,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[53:48],agent62_portid,Specifies the Port ID for Agent ID 62 6'h0,RW,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[47:46],Reserved,Reserved,RO,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[45:40],agent61_portid,Specifies the Port ID for Agent ID 61 6'h0,RW,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[39:38],Reserved,Reserved,RO,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[37:32],agent60_portid,Specifies the Port ID for Agent ID 60 6'h0,RW,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[31:30],Reserved,Reserved,RO,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[29:24],agent59_portid,Specifies the Port ID for Agent ID 59 6'h0,RW,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[23:22],Reserved,Reserved,RO,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[21:16],agent58_portid,Specifies the Port ID for Agent ID 58 6'h0,RW,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[15:14],Reserved,Reserved,RO,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[13:8],agent57_portid,Specifies the Port ID for Agent ID 57 6'h0,RW,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[7:6],Reserved,Reserved,RO,-
Table 4-96: por_ccla_agentid_to_portid_reg7 attributes,por_ccla_agentid_to_portid_reg7,[5:0],agent56_portid,Specifies the Port ID for Agent ID 56 6'h0,RW,-
Table 4-97: por_ccla_agentid_to_portid_val attributes,por_ccla_agentid_to_portid_val,[63:0],valid,Specifies whether the Port ID is valid; bit number corresponds to logical Agent ID number (from 0 to 63) 63'h0,RW,-
Table 4-98: por_ccla_portfwd_en attributes,por_ccla_portfwd_en,[63:0],port_fwd_en,"Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit when 64'b0",RW,-
Table 4-99: por_ccla_portfwd_status attributes,por_ccla_portfwd_status,[63:0],port_fwd_ack,"Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit 64'b0",RO,-
Table 4-100: por_ccla_portfwd_req attributes,por_ccla_portfwd_req,[63:0],port_fwd_req,"Bit vector, where each bit represents logical PortID of a Port (CCG) present on CMN. Each bit is used 64'b0",RW,-
Table 4-101: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[63:9],Reserved,Reserved,RO,-
Table 4-101: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[8:7],linkid2_num_hops,Specifies the number of portforward hops for linkid2 2'b00,RW,-
Table 4-101: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[6:5],Reserved,Reserved,RO,-
Table 4-101: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[4:3],linkid1_num_hops,Specifies the number of portforward hops for linkid1 2'b00,RW,-
Table 4-101: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[2],Reserved,Reserved,RO,-
Table 4-101: por_ccla_linkid_to_hops attributes,por_ccla_linkid_to_hops,[1:0],linkid0_num_hops,Specifies the number of portforward hops for linkid0 2'b00,RW,-
Table 4-102: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[63:50],Reserved,Reserved,RO,-
Table 4-102: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[49:40],mem_data_credits,Credits to advertise for Mem Data channel at init dependent,RW,Configuration dependent
Table 4-102: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[39:30],mem_req_rsp_credits,Credits to advertise for Mem Request or Response channel at init dependent,RW,Configuration dependent
Table 4-102: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[29:20],cache_data_credits,Credits to advertise for Cache Data channel at init dependent,RW,Configuration dependent
Table 4-102: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[19:10],cache_rsp_credits,Credits to advertise for Cache Response channel at init dependent,RW,Configuration dependent
Table 4-102: por_ccla_cxl_link_rx_credit_ctl attributes,por_ccla_cxl_link_rx_credit_ctl,[9:0],cache_req_credits,Credits to advertise for Cache Request channel at init dependent,RW,Configuration dependent
Table 4-103: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[63:50],Reserved,Reserved,RO,-
Table 4-103: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[49:40],mem_data_credits,Running snapshot of accumulated Mem Data credits to be returned 10'b0,RO,-
Table 4-103: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[39:30],mem_req_rsp_credits,Running snapshot of accumulated Mem Request or Response credits to be returned 10'b0,RO,-
Table 4-103: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[29:20],cache_data_credits,Running snapshot of accumulated Cache Data credits to be returned 10'b0,RO,-
Table 4-103: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[19:10],cache_rsp_credits,Running snapshot of accumulated Cache Response credits to be returned 10'b0,RO,-
Table 4-103: por_ccla_cxl_link_rx_credit_return_stat attributes,por_ccla_cxl_link_rx_credit_return_stat,[9:0],cache_req_credits,Running snapshot of accumulated Cache Request credits to be returned 10'b0,RO,-
Table 4-104: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[63:50],Reserved,Reserved,RO,-
Table 4-104: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[49:40],mem_data_credits,Running snapshot of accumulated Mem Data credits for TX 10'b0,RO,-
Table 4-104: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[39:30],mem_req_rsp_credits,Running snapshot of accumulated Mem Request or Response credits for TX 10'b0,RO,-
Table 4-104: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[29:20],cache_data_credits,Running snapshot of accumulated Cache Data credits for TX 10'b0,RO,-
Table 4-104: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[19:10],cache_rsp_credits,Running snapshot of accumulated Cache Response credits for TX 10'b0,RO,-
Table 4-104: por_ccla_cxl_link_tx_credit_stat attributes,por_ccla_cxl_link_tx_credit_stat,[9:0],cache_req_credits,Running snapshot of accumulated Cache Request credits for TX 10'b0,RO,-
Table 4-105: por_ccla_cxl_security_policy attributes,por_ccla_cxl_security_policy,[63:2],Reserved,Reserved,RO,-
Table 4-105: por_ccla_cxl_security_policy attributes,por_ccla_cxl_security_policy,[1:0],Device_Trust_Level,0 --> Trusted CXL Device. At this setting a CXL Device will be able to get access on CXL.cache for both host-attached and device attached memory ranges. The Host can still protect security sensitive memory regions. '1 --> Trusted for Device Attached Memory Range Only. At this setting a CXL Device will be able to get access on CXL.cache for device attached memory ranges only. Requests on CXL.cache for host-attached memory ranges will be aborted by the Host. '2 --> Untrusted CXL Device. At this setting all requests on CXL.cache will be aborted by the Host. Please note that these settings only apply to requests on CXL.cache. The device can still source requests on CXL.io regardless of these settings. Protection on CXL.io will be implemented using IOMMU based page tables. Default value of this field is 2. 2'h2,RW,-
Table 4-106: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[63:11],Reserved,Reserved,RO,-
Table 4-106: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[10],Poison_On_Decode_Err,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios. 1'h0,RO,-
Table 4-106: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[9],Interleave_Support_14,If set the component supports interleaving based on Address bit 14 Address bit 13 and Address bit 12. Root ports and switches shall always set this bit indicating support for interleaving based on Address bits 14-12. 1'h0,RO,-
Table 4-106: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[8],Interleave_Support_11,If set the component supports interleaving based on Address bit 11 Address bit 10 Address bit 9 and Address bit 8. Root Ports and Upstream Switch Ports shall always set this bit indicating support for interleaving based on Address bit 11-8. 1'h0,RO,-
Table 4-106: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[7:4],Target_Count,The number of target ports each decoder supports (applicable to Upstream Switch Port and Root Port only). Maximum of 8. 1 1 target port 2 2 target ports 8 8 target ports Other Reserved 4'h1,RO,-
Table 4-106: por_ccla_cxl_hdm_decoder_capability attributes,por_ccla_cxl_hdm_decoder_capability,[3:0],Decoder_Count,Reports the number of memory address decoders implemented by the component. 0 1 Decoder 1 2 Decoders 2 4 Decoders 3 6 Decoders 4 8 Decoders 5 10 Decoders Others Reserved 4'h0,RO,-
Table 4-107: por_ccla_cxl_hdm_decoder_global_control attributes,por_ccla_cxl_hdm_decoder_global_control,[63:2],Reserved,Reserved,RO,-
Table 4-107: por_ccla_cxl_hdm_decoder_global_control attributes,por_ccla_cxl_hdm_decoder_global_control,[1],HDM_Decoder_Enable,This bit is only applicable to CXL.mem devices and shall return 0 on Root Ports and Upstream Switch Ports. When this bit is set device shall use HDM decoders to decode CXL.mem transactions and not use HDM Base registers in DVSEC ID 0. Root Ports and Upstream Switch Ports always use HDM Decoders to decode CXL.mem transactions. 1'h0,RW,-
Table 4-107: por_ccla_cxl_hdm_decoder_global_control attributes,por_ccla_cxl_hdm_decoder_global_control,[0],Poison_On_Decode_Err,This bit is RO and is hard-wired to 0 if Poison On Decode Error Capability=0. If set the component returns poison on read access to addresses that are not positively decoded by the component. If clear the component returns all 1s data without a poison under such scenarios. 1'h0,RW,-
Table 4-108: por_ccla_cxl_hdm_decoder_0_base_low attributes,por_ccla_cxl_hdm_decoder_0_base_low,[63:32],Reserved,Reserved,RO,-
Table 4-108: por_ccla_cxl_hdm_decoder_0_base_low attributes,por_ccla_cxl_hdm_decoder_0_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of the base of the address range managed by decoder 0 4'h0,RWL,-
Table 4-108: por_ccla_cxl_hdm_decoder_0_base_low attributes,por_ccla_cxl_hdm_decoder_0_base_low,[27:0],Reserved,Reserved,RO,-
Table 4-109: por_ccla_cxl_hdm_decoder_0_base_high attributes,por_ccla_cxl_hdm_decoder_0_base_high,[63:32],Reserved,Reserved,RO,-
Table 4-109: por_ccla_cxl_hdm_decoder_0_base_high attributes,por_ccla_cxl_hdm_decoder_0_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of the base of the address range managed by decoder 0. 32'h0,RWL,-
Table 4-110: por_ccla_cxl_hdm_decoder_0_size_low attributes,por_ccla_cxl_hdm_decoder_0_size_low,[63:32],Reserved,Reserved,RO,-
Table 4-110: por_ccla_cxl_hdm_decoder_0_size_low attributes,por_ccla_cxl_hdm_decoder_0_size_low,[31:28],Memory_Size_Low,Corresponds to bits 31:28 of the size of the address range managed by decoder 0 4'h0,RWL,-
Table 4-110: por_ccla_cxl_hdm_decoder_0_size_low attributes,por_ccla_cxl_hdm_decoder_0_size_low,[27:0],Reserved,Reserved,RO,-
Table 4-111: por_ccla_cxl_hdm_decoder_0_size_high attributes,por_ccla_cxl_hdm_decoder_0_size_high,[63:32],Reserved,Reserved,RO,-
Table 4-111: por_ccla_cxl_hdm_decoder_0_size_high attributes,por_ccla_cxl_hdm_decoder_0_size_high,[31:0],Memory_Size_High,Corresponds to bits 63:32 of the size of address range managed by decoder 0. 32'h0,RWL,-
Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes,por_ccla_cxl_hdm_decoder_0_control,[63:13],Reserved,Reserved,RO,-
Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes,por_ccla_cxl_hdm_decoder_0_control,[12],Target_Device_Type,0 Target is a CXL Type 2 Device 1 Target is a CXL Type 3 Device 1'h0,RWL,-
Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes,por_ccla_cxl_hdm_decoder_0_control,[11],Err_Not_Committed,Indicates the decode programming had an error and decoder is not active. 1'h0,RWL,-
Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes,por_ccla_cxl_hdm_decoder_0_control,[10],Committed,Indicates the decoder is active 1'h0,RWL,-
Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes,por_ccla_cxl_hdm_decoder_0_control,[9],Commit,Software sets this to 1 to commit this decoder 1'h0,RWL,-
Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes,por_ccla_cxl_hdm_decoder_0_control,[8],Lock_On_Commit,If set all RWL fields in Decoder 0 registers will become read only when Committed changes to 1. 1'h0,RWL,-
Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes,por_ccla_cxl_hdm_decoder_0_control,[7:4],Interleave_Ways,The number of targets across which this memory range is interleaved. 0 - 1 way 1 - 2 way 2 4 way 3 8 way All other reserved 4'h0,RWL,-
Table 4-112: por_ccla_cxl_hdm_decoder_0_control attributes,por_ccla_cxl_hdm_decoder_0_control,[3:0],Interleave_granularity,The number of consecutive bytes that are assigned to each target in the Target List. 0 256 Bytes 1 512 Bytes 2 1024 Bytes (1KB) 3 2048 Bytes (2KB) 4 4096 Bytes (4KB) 5 8192 Bytes (8 KB) 6 16384 Bytes (16 KB) 4'h0,RWL,-
Table 4-113: por_ccla_cxl_hdm_decoder_0_dpa_skip_low attributes,por_ccla_cxl_hdm_decoder_0_dpa_skip_low,[63:32],Reserved,Reserved,RO,-
Table 4-113: por_ccla_cxl_hdm_decoder_0_dpa_skip_low attributes,por_ccla_cxl_hdm_decoder_0_dpa_skip_low,[31:28],DPA_Skip_Low,Corresponds to bits 31:28 of the DPA Skip length which when non-zero specifies a length of DPA 4'h0,RWL,-
Table 4-113: por_ccla_cxl_hdm_decoder_0_dpa_skip_low attributes,por_ccla_cxl_hdm_decoder_0_dpa_skip_low,[27:0],Reserved,Reserved,RO,-
Table 4-114: por_ccla_cxl_hdm_decoder_0_dpa_skip_high attributes,por_ccla_cxl_hdm_decoder_0_dpa_skip_high,[63:32],Reserved,Reserved,RO,-
Table 4-114: por_ccla_cxl_hdm_decoder_0_dpa_skip_high attributes,por_ccla_cxl_hdm_decoder_0_dpa_skip_high,[31:0],DPA_Skip_High,Corresponds to bits 63:32 of the DPA Skip length which when non-zero specifies a length of DPA 32'h0,RWL,-
Table 4-115: por_ccla_snoop_filter_group_id attributes,por_ccla_snoop_filter_group_id,[63:16],Reserved,Reserved,RO,-
Table 4-115: por_ccla_snoop_filter_group_id attributes,por_ccla_snoop_filter_group_id,[15:0],Group_ID,Uniquely identifies a snoop filter instance that is used to track CXL.cache devices below this Port. All 16'h0,RW,-
Table 4-116: por_ccla_snoop_filter_effective_size attributes,por_ccla_snoop_filter_effective_size,[63:32],Reserved,Reserved,RO,-
Table 4-116: por_ccla_snoop_filter_effective_size attributes,por_ccla_snoop_filter_effective_size,[31:0],Capacity,Effective Snoop Filter Capacity representing the size of cache that can be effectively tracked by the 32'h0,RW,-
Table 4-117: por_ccla_dvsec_cxl_range_1_base_high attributes,por_ccla_dvsec_cxl_range_1_base_high,[63:32],Reserved,Reserved,RO,-
Table 4-117: por_ccla_dvsec_cxl_range_1_base_high attributes,por_ccla_dvsec_cxl_range_1_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of CXL Range 1 base in the host address space. Locked by CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global Control register the value of this field is not used during address decode. It is recommended that software program this to match CXL HDM Decoder 0 Base High Register for backward compatibility reasons. 32'h0,RWL,-
Table 4-118: por_ccla_dvsec_cxl_range_1_base_low attributes,por_ccla_dvsec_cxl_range_1_base_low,[63:32],Reserved,Reserved,RO,-
Table 4-118: por_ccla_dvsec_cxl_range_1_base_low attributes,por_ccla_dvsec_cxl_range_1_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of CXL Range 1 base in the host address space. Locked by 4'h0,RWL,-
Table 4-118: por_ccla_dvsec_cxl_range_1_base_low attributes,por_ccla_dvsec_cxl_range_1_base_low,[27:0],Reserved,Reserved,RO,-
Table 4-119: por_ccla_dvsec_cxl_range_2_base_high attributes,por_ccla_dvsec_cxl_range_2_base_high,[63:32],Reserved,Reserved,RO,-
Table 4-119: por_ccla_dvsec_cxl_range_2_base_high attributes,por_ccla_dvsec_cxl_range_2_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of CXL Range 2 base in the host address space. Locked by CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global Control register the value of this field is not used during address decode. It is recommended that software program this to match the corresponding CXL HDM Decoder Base High Register for backward compatibility reasons. 32'h0,RWL,-
Table 4-120: por_ccla_dvsec_cxl_range_2_base_low attributes,por_ccla_dvsec_cxl_range_2_base_low,[63:32],Reserved,Reserved,RO,-
Table 4-120: por_ccla_dvsec_cxl_range_2_base_low attributes,por_ccla_dvsec_cxl_range_2_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of CXL Range 2 base in the host address space. Locked by 4'h0,RWL,-
Table 4-120: por_ccla_dvsec_cxl_range_2_base_low attributes,por_ccla_dvsec_cxl_range_2_base_low,[27:0],Reserved,Reserved,RO,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[63:15],Reserved,Reserved,RO,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[14],Viral_Enable,When set enables Viral handling in the CXL device. Locked by CONFIG_LOCK. If 0 the CXL device may ignore the viral that it receives 1'h0,RWL,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[13:12],Reserved,Reserved,RO,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[11],Cache_Clean_Eviction,Performance hint to the device. Locked by CONFIG_LOCK. 0 Indicates clean evictions from device caches are needed for best performance 1 Indicates clean evictions from device caches are NOT needed for best performance 1'h0,RWL,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[10:8],Cache_SF_Granularity,Performance hint to the device. Locked by CONFIG_LOCK. 000 Indicates 64B granular tracking on the Host 001 Indicates 128B granular tracking on the Host 010 Indicates 256B granular tracking on the Host 011 Indicates 512B granular tracking on the Host 100 Indicates 1KB granular tracking on the Host 101 Indicates 2KB granular tracking on the Host 110 Indicates 4KB granular tracking on the Host 111 Reserved 3'h0,RWL,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[7:3],Cache_SF_Coverage,Performance hint to the device. Locked by CONFIG_LOCK. 0x00: Indicates no Snoop Filter coverage on the Host For all other values of N: Indicates Snoop Filter coverage on the Host of 2^(N+15d) Bytes. 5'h0,RWL,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[2],Mem_Enable,When set enables CXL.mem protocol operation when in Flex Bus.CXL mode. Locked by CONFIG_LOCK. 1'h0,RWL,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[1],IO_Enable,When set enables CXL.io protocol operation when in Flex Bus.CXL mode. 1'h1,RWL,-
Table 4-121: por_ccla_dvsec_cxl_control attributes,por_ccla_dvsec_cxl_control,[0],Cache_Enable,When set enables CXL.cache protocol operation when in Flex Bus.CXL mode. Locked by CONFIG_LOCK. 1'h0,RWL,-
Table 4-122: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[63:4],Reserved,Reserved,RO,-
Table 4-122: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[3],CXL_Reset_Mem_Clr_Enable,When set and CXL Reset Mem Clr Capable returns 1 Device shall clear or randomize volatile HDM ranges as part of the CXL Reset operation. When CXL Reset Mem Clr Capable is clear this bit is ignored and volatile HDM ranges may or may not be cleared or randomized during CXL Reset. 1'h0,RW,-
Table 4-122: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[2],Initiate_CXL_Reset,When set to 1 device shall initiate CXL Reset as defined in Section 9.7. This bit always returns the value of 0 when read by the software. A write of 0 is ignored. 1'h0,RW,-
Table 4-122: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[1],Initiate_Cache_Write_Back,When set to 1 device shall write back all modified lines in the local cache and invalidate all lines. The device shall send CacheFlushed message to host as required by CXL.Cache protocol to indicate it does not hold any modified lines. 1'h0,RW,-
Table 4-122: por_ccla_dvsec_cxl_control2 attributes,por_ccla_dvsec_cxl_control2,[0],Disable_Caching,When set to 1 device shall no longer cache new modified lines in its local cache. Device shall continue to correctly respond to CXL.cache transactions. 1'h0,RW,-
Table 4-123: por_ccla_dvsec_cxl_lock attributes,por_ccla_dvsec_cxl_lock,[63:1],Reserved,Reserved,RO,-
Table 4-123: por_ccla_dvsec_cxl_lock attributes,por_ccla_dvsec_cxl_lock,[0],CONFIG_LOCK,When set all register fields in the PCIe DVSEC for CXL Devices Capability with RWL attribute 1'h0,RW,-
Table 4-124: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[63:7],Reserved,Reserved,RO,-
Table 4-124: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[6],CXL_Multi_Logical_Device_Enable,When set enable Multi-Logical Device operation when in Flex Bus.CXL mode 1'h0,RW,-
Table 4-124: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[5],CXL2p0_Enable,When set enable CXL2.0 protocol operation when in Flex Bus.CXL mode. 1'h0,RW,-
Table 4-124: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[4:3],Reserved,Reserved,RO,-
Table 4-124: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[2],Mem_Enable,When set enables CXL.mem protocol operation when in Flex Bus.CXL mode. 1'h0,RW,-
Table 4-124: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[1],Reserved,Reserved,RO,-
Table 4-124: por_ccla_dvsec_flex_bus_port_control attributes,por_ccla_dvsec_flex_bus_port_control,[0],Cache_Enable,When set enables CXL.cache protocol operation when in Flex Bus.CXL mode. 1'h0,RW,-
Table 4-125: por_ccla_err_capabilities_control attributes,por_ccla_err_capabilities_control,[63:14],Reserved,Reserved,RO,-
Table 4-125: por_ccla_err_capabilities_control attributes,por_ccla_err_capabilities_control,[13],Poison_Enabled,If this bit is 0 CXL 1.1 Upstream Ports CXL 1.1 Downstream Ports and CXL 2.0 Root Port shall 1'h0,RW,-
Table 4-125: por_ccla_err_capabilities_control attributes,por_ccla_err_capabilities_control,[12:0],Reserved,Reserved,RO,-
Table 4-126: por_ccla_IDE_key_refresh_time_control attributes,por_ccla_IDE_key_refresh_time_control,[63:32],Reserved,Reserved,RO,-
Table 4-126: por_ccla_IDE_key_refresh_time_control attributes,por_ccla_IDE_key_refresh_time_control,[31:0],Tx_Key_Refresh_Time,Minimum number of flits transmitter needs to block transmission of protocol flits after IDE.Start has sent. Used when switching keys. 32'h0,RW,-
Table 4-127: por_ccla_IDE_truncation_transmit_delay_control attributes,por_ccla_IDE_truncation_transmit_delay_control,[63:8],Reserved,Reserved,RO,-
Table 4-127: por_ccla_IDE_truncation_transmit_delay_control attributes,por_ccla_IDE_truncation_transmit_delay_control,[7:0],Tx_truncation_transmit_delay,This parameter feeds into the computation of minimum number of IDE idle flits Transmitter needs send after sending a truncated MAC flit. 8'h0,RW,-
Table 4-128: por_ccla_ll_to_ull_msg attributes,por_ccla_ll_to_ull_msg,[63:0],msg_payload,Contains 64 bits of message sent from ll to ull 64'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[63:27],Reserved,Reserved,RO,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[26],isolation_interrupt_enable,When Set this bit enables the generation of an interrupt to indicate that Isolation has been triggered. 1'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[25],isolation_err_cor_enaable,When Set this bit enables the sending of an ERR_COR Message to indicate Isolation has been triggered. 1'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[24:20],Reserved,Reserved,RO,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[19],cxl_cache_isolation_linkdown_enable,This field allows System Software to trigger link down on the CXL Root Port if CXL.cache enters Isolation mode. 1'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[18],cxl_cache_isolation_enable,This field allows System Software to enable CXL.cache Isolation actions. 1'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[17],cxl_mem_isolation_linkdown_enable,This field allows System Software to trigger link down on the CXL Root Port if CXL.mem enters Isolation mode. 1'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[16],cxl_mem_isolation_enable,This field allows System Software to enable CXL.mem Isolation actions. If this field is set Isolation actions will be triggered if either a CXL.mem Transaction Timeout is detected or if the CXL link went down. 1'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[15:13],Reserved,Reserved,RO,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[12],cxl_cache_txn_timeout_enable,- 1'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[11:8],cxl_cache_txn_timeout_value,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Value for CXL.cache. 4'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[7:5],Reserved,Reserved,RO,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[4],cxl_mem_txn_timeout_enable,When Set this bit enables CXL.mem Transaction Timeout mechanism. 1'h0,RW,-
Table 4-129: por_ccla_cxl_timeout_isolation_control attributes,por_ccla_cxl_timeout_isolation_control,[3:0],cxl_mem_txn_timeout_value,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Value for CXL.mem. 4'h0,RW,-
Table 4-130: por_ccla_root_port_n_security_policy attributes,por_ccla_root_port_n_security_policy,[63:2],Reserved,Reserved,RO,-
Table 4-130: por_ccla_root_port_n_security_policy attributes,por_ccla_root_port_n_security_policy,[1:0],Trust_Level,Trust Level for the CXL.cache Device below Root Port n 2'h2,RW,-
Table 4-131: por_ccla_root_port_n_id attributes,por_ccla_root_port_n_id,[63:8],Reserved,Reserved,RO,-
Table 4-131: por_ccla_root_port_n_id attributes,por_ccla_root_port_n_id,[7:0],Port_Identifier,Port Identifier of the Root Port n 8'h0,RW,-
Table 4-132: por_ccla_cxl_link_layer_defeature attributes,por_ccla_cxl_link_layer_defeature,[63:1],Reserved,Reserved,RO,-
Table 4-132: por_ccla_cxl_link_layer_defeature attributes,por_ccla_cxl_link_layer_defeature,[0],disable_mdh,Write 1 to disable MDH. Software needs to ensure it programs this value consistently on the UP & DP. 1'b0,RW,-
Table 4-133: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[63:2],Reserved,Reserved,RO,-
Table 4-133: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[1],ull_to_ull_en,Used to enable ULL-to_ULL mode. Must be set on both sides of the link before 'send_vd_init' is set on 1'b0,RW,-
Table 4-133: por_ccla_ull_ctl attributes,por_ccla_ull_ctl,[0],send_vd_init,Used to send VD Init message. Must only be used for direct ULL to ULL connection. Must be used 1'b0,RW,-
Table 4-134: por_ccla_ull_status attributes,por_ccla_ull_status,[63:2],Reserved,Reserved,RO,-
Table 4-134: por_ccla_ull_status attributes,por_ccla_ull_status,[1],rx_ull_state,Reflects the Rx ULL state . 1'b0 Rx ULL is in Stop state 1'b1 Rx ULL is in Run state 1'b0,RO,-
Table 4-134: por_ccla_ull_status attributes,por_ccla_ull_status,[0],tx_ull_state,Reflects the Tx ULL state . 1'b0 Tx ULL is in Stop state 1'b1 Tx ULL is in Run state 1'b0,RO,-
Table 4-135: por_ccla_cxl_ll_errinject_ctl attributes,por_ccla_cxl_ll_errinject_ctl,[63:3],Reserved,Reserved,RO,-
Table 4-135: por_ccla_cxl_ll_errinject_ctl attributes,por_ccla_cxl_ll_errinject_ctl,[2],MemPoisonInjectionStart,"Software writes 0x1 to this bit to trigger a single poison injection on a CXL.mem message in the Tx direction. Hardware must override the poison field in the data header slot ofthe corresponding message (DRS if device, RwD if Host). This bit is required only if CXL.mem protocol issupported. 1'b0",RW,-
Table 4-135: por_ccla_cxl_ll_errinject_ctl attributes,por_ccla_cxl_ll_errinject_ctl,[1],Reserved,Reserved,RO,-
Table 4-135: por_ccla_cxl_ll_errinject_ctl attributes,por_ccla_cxl_ll_errinject_ctl,[0],CachePoisonInjectionStart,"Software writes 0x1 to this bit to trigger a single poison injection on a CXL.cache message in the Tx direction. Hardware must override the poison field in the data header slot ofthe corresponding message (D2H if device, H2D if Host). This bit is required only if CXL.cache protocol issupported. 1'b0",RW,-
Table 4-136: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[63:4],Reserved,Reserved,RO,-
Table 4-136: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[3],MemPoisonInjectionBusy,Hardware loads 1 to this bit when the Start bit is written. Hardware must clear this bit to indicate that it has indeed finished poisoning a packet. Software is permitted to poll on this bit to find out when hardware has finished poison injection. This bit is required only if CXL.mem protocol issupported. 1'b0,RO,-
Table 4-136: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[2],Reserved,Reserved,RO,-
Table 4-136: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[1],CachePoisonInjectionBusy,Hardware loads 1 to this bit when the Start bit is written. Hardware must clear this bit to indicate that it has indeed finished poisoning a packet. Software is permitted to poll on this bit to find out when hardware has finished poison injection. This bit is required only if CXL.cache protocol issupported. 1'b0,RO,-
Table 4-136: por_ccla_cxl_ll_errinject_stat attributes,por_ccla_cxl_ll_errinject_stat,[0],Reserved,Reserved,RO,-
Table 4-137: por_ccla_cxl_viral_prop_en attributes,por_ccla_cxl_viral_prop_en,[63:0],viral_prop_en,"Bit vector, where each bit represents logical ID of a CML gateway block present on CMN. Each bit 64'b0",RW,-
Table 4-138: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[63:32],Reserved,Reserved,RO,-
Table 4-138: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[31:24],pmu_event3_id,CCLA PMU Event 3 ID; see pmu_event0_id for encodings 8'b0,RW,-
Table 4-138: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[23:16],pmu_event2_id,CCLA PMU Event 2 ID; see pmu_event0_id for encodings 8'b0,RW,-
Table 4-138: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[15:8],pmu_event1_id,CCLA PMU Event 1 ID; see pmu_event0_id for encodings 8'b0,RW,-
Table 4-138: por_ccla_pmu_event_sel attributes,por_ccla_pmu_event_sel,[7:0],pmu_event0_id,CCLA PMU Event 0 ID 8'b0,RW,-
Table 4-139: por_ccla_errfr attributes,por_ccla_errfr,[63:15],Reserved,Reserved,RO,-
Table 4-139: por_ccla_errfr attributes,por_ccla_errfr,[14:12],CEC,Standard corrected error count mechanism 3'b000,RO,-
Table 4-139: por_ccla_errfr attributes,por_ccla_errfr,[11:10],CFI,Corrected error interrupt 2'b00,RO,-
Table 4-139: por_ccla_errfr attributes,por_ccla_errfr,[9:8],Reserved,Reserved,RO,-
Table 4-139: por_ccla_errfr attributes,por_ccla_errfr,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-139: por_ccla_errfr attributes,por_ccla_errfr,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-139: por_ccla_errfr attributes,por_ccla_errfr,[3:2],DE,Deferred errors for data poison 2'b01,RO,-
Table 4-139: por_ccla_errfr attributes,por_ccla_errfr,[1:0],ED,Error detection 2'b01,RO,-
Table 4-140: por_ccla_errctlr attributes,por_ccla_errctlr,[63:9],Reserved,Reserved,RO,-
Table 4-140: por_ccla_errctlr attributes,por_ccla_errctlr,[8],CFI,Enables corrected error interrupt as specified in por_ccla_errfr.CFI 1'b0,RW,-
Table 4-140: por_ccla_errctlr attributes,por_ccla_errctlr,[7:4],Reserved,Reserved,RO,-
Table 4-140: por_ccla_errctlr attributes,por_ccla_errctlr,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in por_ccla_errfr.FI 1'b0,RW,-
Table 4-140: por_ccla_errctlr attributes,por_ccla_errctlr,[2],UI,Enables uncorrected error interrupt as specified in por_ccla_errfr.UI 1'b0,RW,-
Table 4-140: por_ccla_errctlr attributes,por_ccla_errctlr,[1],DE,Enables error deferment as specified in por_ccla_errfr.DE 1'b0,RW,-
Table 4-140: por_ccla_errctlr attributes,por_ccla_errctlr,[0],ED,Enables error detection as specified in por_ccla_errfr.ED 1'b0,RW,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[63:32],Reserved,Reserved,RO,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[28],Reserved,Reserved,RO,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[26],MV,"por_ccla_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[25],Reserved,Reserved,RO,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-141: por_ccla_errstatus attributes,por_ccla_errstatus,[22:0],Reserved,Reserved,RO,-
Table 4-142: por_ccla_erraddr attributes,por_ccla_erraddr,[63],NS,Security status of transaction 1'b0,RW,-
Table 4-142: por_ccla_erraddr attributes,por_ccla_erraddr,[62:52],Reserved,Reserved,RO,-
Table 4-142: por_ccla_erraddr attributes,por_ccla_erraddr,[51:0],ADDR,Transaction address 52'b0,RW,-
Table 4-143: por_ccla_errmisc attributes,por_ccla_errmisc,[63:57],Reserved,Reserved,RO,-
Table 4-143: por_ccla_errmisc attributes,por_ccla_errmisc,[56:48],ERRSET,RAM entry set address for parity error 9'b0,RW,-
Table 4-143: por_ccla_errmisc attributes,por_ccla_errmisc,[47:20],Reserved,Reserved,RO,-
Table 4-143: por_ccla_errmisc attributes,por_ccla_errmisc,[19:4],SRCID,CCIX RAID of the requestor or the snoop target 16'b0,RW,-
Table 4-143: por_ccla_errmisc attributes,por_ccla_errmisc,[3:0],ERRSRC,Source of the parity error 4'b0000 Read data buffer 0 4'b0001 Read data buffer 1 4'b0010 Write data buffer 0 4'b0011 Write data buffer 1 4'b0100 Passive Buffer 4'b0101 CCLA Data RAM 4'b0110: PortFwd Data RAM 4'b0111 CXL Viral 4'b1000 CXL.Mem Poison 4'b1001 CXL.Cache Poison 4'b000,RW,-
Table 4-144: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[63:15],Reserved,Reserved,RO,-
Table 4-144: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[14:12],CEC,Standard corrected error count mechanism 3'b000,RO,-
Table 4-144: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[11:10],CFI,Corrected error interrupt 2'b00,RO,-
Table 4-144: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[9:8],Reserved,Reserved,RO,-
Table 4-144: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-144: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-144: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[3:2],DE,Deferred errors for data poison 2'b01,RO,-
Table 4-144: por_ccla_errfr_NS attributes,por_ccla_errfr_NS,[1:0],ED,Error detection 2'b01,RO,-
Table 4-145: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[63:9],Reserved,Reserved,RO,-
Table 4-145: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[8],CFI,Enables corrected error interrupt as specified in por_ccla_errfr.CFI 1'b0,RW,-
Table 4-145: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 4-145: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in por_ccla_errfr.FI 1'b0,RW,-
Table 4-145: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[2],UI,Enables uncorrected error interrupt as specified in por_ccla_errfr.UI 1'b0,RW,-
Table 4-145: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[1],DE,Enables error deferment as specified in por_ccla_errfr.DE 1'b0,RW,-
Table 4-145: por_ccla_errctlr_NS attributes,por_ccla_errctlr_NS,[0],ED,Enables error detection as specified in por_ccla_errfr.ED 1'b0,RW,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[28],Reserved,Reserved,RO,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[26],MV,"por_ccla_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[25],Reserved,Reserved,RO,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-146: por_ccla_errstatus_NS attributes,por_ccla_errstatus_NS,[22:0],Reserved,Reserved,RO,-
Table 4-147: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[63],NS,Security status of transaction 1'b0,RW,-
Table 4-147: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[62:52],Reserved,Reserved,RO,-
Table 4-147: por_ccla_erraddr_NS attributes,por_ccla_erraddr_NS,[51:0],ADDR,Transaction address 52'b0,RW,-
Table 4-148: por_ccla_errmisc_NS attributes,por_ccla_errmisc_NS,[63:57],Reserved,Reserved,RO,-
Table 4-148: por_ccla_errmisc_NS attributes,por_ccla_errmisc_NS,[56:48],ERRSET,RAM entry set address for parity error 9'b0,RW,-
Table 4-148: por_ccla_errmisc_NS attributes,por_ccla_errmisc_NS,[47:20],Reserved,Reserved,RO,-
Table 4-148: por_ccla_errmisc_NS attributes,por_ccla_errmisc_NS,[19:4],SRCID,CCIX RAID of the requestor or the snoop target 16'b0,RW,-
Table 4-148: por_ccla_errmisc_NS attributes,por_ccla_errmisc_NS,[3:0],ERRSRC,Source of the parity error 4'b0000 Read data buffer 0 4'b0001 Read data buffer 1 4'b0010 Write data buffer 0 4'b0011 Write data buffer 1 4'b0100 Passive Buffer 4'b0101 CCLA Data RAM 4'b0110: PortFwd Data RAM 4'b0111 CXL Viral 4'b1000 CXL.Mem Poison 4'b1001 CXL.Cache Poison 4'b000,RW,-
Table 4-149: por_cfgm_node_info attributes,por_cfgm_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-149: por_cfgm_node_info attributes,por_cfgm_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-149: por_cfgm_node_info attributes,por_cfgm_node_info,[31:16],node_id,Component CHI node ID dependent,RO,Configuration dependent
Table 4-149: por_cfgm_node_info attributes,por_cfgm_node_info,[15:0],node_type,CMN-700 node type identifier 16'h0002,RO,-
Table 4-150: por_cfgm_periph_id_0_periph_id_1 attributes,por_cfgm_periph_id_0_periph_id_1,[63:40],Reserved,Reserved,RO,-
Table 4-150: por_cfgm_periph_id_0_periph_id_1 attributes,por_cfgm_periph_id_0_periph_id_1,[39:32],periph_id_1,Peripheral ID 1 8'b10110100,RO,-
Table 4-150: por_cfgm_periph_id_0_periph_id_1 attributes,por_cfgm_periph_id_0_periph_id_1,[31:8],Reserved,Reserved,RO,-
Table 4-150: por_cfgm_periph_id_0_periph_id_1 attributes,por_cfgm_periph_id_0_periph_id_1,[7:0],periph_id_0,Peripheral ID 0 dependent,RO,Configuration dependent
Table 4-151: por_cfgm_periph_id_2_periph_id_3 attributes,por_cfgm_periph_id_2_periph_id_3,[63:40],Reserved,Reserved,RO,-
Table 4-151: por_cfgm_periph_id_2_periph_id_3 attributes,por_cfgm_periph_id_2_periph_id_3,[39:32],periph_id_3,Peripheral ID 3 8'b0,RO,-
Table 4-151: por_cfgm_periph_id_2_periph_id_3 attributes,por_cfgm_periph_id_2_periph_id_3,[31:8],Reserved,Reserved,RO,-
Table 4-151: por_cfgm_periph_id_2_periph_id_3 attributes,por_cfgm_periph_id_2_periph_id_3,[7:0],periph_id_2,Peripheral ID 2 [7:4] indicates revision: 0x0 r0p0 0x1 r1p0 0x2 r2p0 0x3 r3p0 [3] JEDEC,RO,Configuration dependent
Table 4-152: por_cfgm_periph_id_4_periph_id_5 attributes,por_cfgm_periph_id_4_periph_id_5,[63:40],Reserved,Reserved,RO,-
Table 4-152: por_cfgm_periph_id_4_periph_id_5 attributes,por_cfgm_periph_id_4_periph_id_5,[39:32],periph_id_5,Peripheral ID 5 8'b0,RO,-
Table 4-152: por_cfgm_periph_id_4_periph_id_5 attributes,por_cfgm_periph_id_4_periph_id_5,[31:8],Reserved,Reserved,RO,-
Table 4-152: por_cfgm_periph_id_4_periph_id_5 attributes,por_cfgm_periph_id_4_periph_id_5,[7:0],periph_id_4,Peripheral ID 4 8'b11000100,RO,-
Table 4-153: por_cfgm_periph_id_6_periph_id_7 attributes,por_cfgm_periph_id_6_periph_id_7,[63:40],Reserved,Reserved,RO,-
Table 4-153: por_cfgm_periph_id_6_periph_id_7 attributes,por_cfgm_periph_id_6_periph_id_7,[39:32],periph_id_7,Peripheral ID 7 8'b0,RO,-
Table 4-153: por_cfgm_periph_id_6_periph_id_7 attributes,por_cfgm_periph_id_6_periph_id_7,[31:8],Reserved,Reserved,RO,-
Table 4-153: por_cfgm_periph_id_6_periph_id_7 attributes,por_cfgm_periph_id_6_periph_id_7,[7:0],periph_id_6,Peripheral ID 6 8'b0,RO,-
Table 4-154: por_cfgm_component_id_0_component_id_1 attributes,por_cfgm_component_id_0_component_id_1,[63:40],Reserved,Reserved,RO,-
Table 4-154: por_cfgm_component_id_0_component_id_1 attributes,por_cfgm_component_id_0_component_id_1,[39:32],component_id_1,Component ID 1 8'b11110000,RO,-
Table 4-154: por_cfgm_component_id_0_component_id_1 attributes,por_cfgm_component_id_0_component_id_1,[31:8],Reserved,Reserved,RO,-
Table 4-154: por_cfgm_component_id_0_component_id_1 attributes,por_cfgm_component_id_0_component_id_1,[7:0],component_id_0,Component ID 0 8'b00001101,RO,-
Table 4-155: por_cfgm_component_id_2_component_id_3 attributes,por_cfgm_component_id_2_component_id_3,[63:40],Reserved,Reserved,RO,-
Table 4-155: por_cfgm_component_id_2_component_id_3 attributes,por_cfgm_component_id_2_component_id_3,[39:32],component_id_3,Component ID 3 8'b10110001,RO,-
Table 4-155: por_cfgm_component_id_2_component_id_3 attributes,por_cfgm_component_id_2_component_id_3,[31:8],Reserved,Reserved,RO,-
Table 4-155: por_cfgm_component_id_2_component_id_3 attributes,por_cfgm_component_id_2_component_id_3,[7:0],component_id_2,Component ID 2 8'b00000101,RO,-
Table 4-156: por_cfgm_child_info attributes,por_cfgm_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-156: por_cfgm_child_info attributes,por_cfgm_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h100,RO,-
Table 4-156: por_cfgm_child_info attributes,por_cfgm_child_info,[15:0],child_count,Number of child nodes; used in discovery process dependent,RO,Configuration dependent
Table 4-157: por_cfgm_secure_access attributes,por_cfgm_secure_access,[63:2],Reserved,Reserved,RO,-
Table 4-157: por_cfgm_secure_access attributes,por_cfgm_secure_access,[1:0],configure_secure_access,Secure access mode 2'b00: Default operation 2'b01: Allows Non-secure access to Secure registers 2'b10: Allows Secure access only to any configuration register regardless of its security status 2'b11: Undefined behavior 2'b0,RW,-
Table 4-158: por_cfgm_secure_register_groups_override attributes,por_cfgm_secure_register_groups_override,[63:8],Reserved,Reserved,RO,-
Table 4-158: por_cfgm_secure_register_groups_override attributes,por_cfgm_secure_register_groups_override,[7],ras_secure_access_override,Allow Non-secure access to Secure RAS registers 1'b0,RW,-
Table 4-158: por_cfgm_secure_register_groups_override attributes,por_cfgm_secure_register_groups_override,[6:0],Reserved,Reserved,RO,-
Table 4-159: por_cfgm_errgsr_mxp_0-7 attributes,por_cfgm_errgsr_mxp_0-7,[63:0],err_status_#{index},Read-only copy of MXP [Error/Fault] <n> status 64'h0,RO,-
Table 4-160: por_cfgm_errgsr_mxp_0-7_NS attributes,por_cfgm_errgsr_mxp_0-7_NS,[63:0],err_status_#{index}_ns,Read-only copy of MXP [Error/Fault] <n> status 64'h0,RO,-
Table 4-161: por_cfgm_errgsr_hni_0-7 attributes,por_cfgm_errgsr_hni_0-7,[63:0],err_status_#{index},Read-only copy of HNI [Error/Fault] <n> status 64'h0,RO,-
Table 4-162: por_cfgm_errgsr_hni_0-7_NS attributes,por_cfgm_errgsr_hni_0-7_NS,[63:0],err_status_#{index}_ns,Read-only copy of HNI [Error/Fault] <n> status 64'h0,RO,-
Table 4-163: por_cfgm_errgsr_hnf_0-7 attributes,por_cfgm_errgsr_hnf_0-7,[63:0],err_status_#{index},Read-only copy of HNF [Error/Fault] <n> status 64'h0,RO,-
Table 4-164: por_cfgm_errgsr_hnf_0-7_NS attributes,por_cfgm_errgsr_hnf_0-7_NS,[63:0],err_status_#{index}_ns,Read-only copy of HNF [Error/Fault] <n> status 64'h0,RO,-
Table 4-165: por_cfgm_errgsr_sbsx_0-7 attributes,por_cfgm_errgsr_sbsx_0-7,[63:0],err_status_#{index},Read-only copy of SBSX [Error/Fault] <n> status 64'h0,RO,-
Table 4-166: por_cfgm_errgsr_sbsx_0-7_NS attributes,por_cfgm_errgsr_sbsx_0-7_NS,[63:0],err_status_#{index}_ns,Read-only copy of SBSX [Error/Fault] <n> status 64'h0,RO,-
Table 4-167: por_cfgm_errgsr_cxg_0-7 attributes,por_cfgm_errgsr_cxg_0-7,[63:0],err_status_#{index},Read-only copy of CXG [Error/Fault] <n> status 64'h0,RO,-
Table 4-168: por_cfgm_errgsr_cxg_0-7_NS attributes,por_cfgm_errgsr_cxg_0-7_NS,[63:0],err_status_#{index}_ns,Read-only copy of CXG [Error/Fault] <n> status 64'h0,RO,-
Table 4-169: por_cfgm_errgsr_mtsx_0-7 attributes,por_cfgm_errgsr_mtsx_0-7,[63:0],err_status_#{index},Read-only copy of MTSX [Error/Fault] <n> status 64'h0,RO,-
Table 4-170: por_cfgm_errgsr_mtsx_0-7_NS attributes,por_cfgm_errgsr_mtsx_0-7_NS,[63:0],err_status_#{index}_ns,Read-only copy of MTSX [Error/Fault] <n> status 64'h0,RO,-
Table 4-171: por_cfgm_errdevaff attributes,por_cfgm_errdevaff,[63:0],devaff,Device affinity register 64'b0,RO,-
Table 4-172: por_cfgm_errdevarch attributes,por_cfgm_errdevarch,[63:53],architect,Architect 11'h23B,RO,-
Table 4-172: por_cfgm_errdevarch attributes,por_cfgm_errdevarch,[52],present,Present 1'b1,RO,-
Table 4-172: por_cfgm_errdevarch attributes,por_cfgm_errdevarch,[51:48],revision,Architecture revision 4'b0,RO,-
Table 4-172: por_cfgm_errdevarch attributes,por_cfgm_errdevarch,[47:32],archid,Architecture ID 16'h0A00,RO,-
Table 4-172: por_cfgm_errdevarch attributes,por_cfgm_errdevarch,[31:0],Reserved,Reserved,RO,-
Table 4-173: por_cfgm_erridr attributes,por_cfgm_erridr,[63:16],Reserved,Reserved,RO,-
Table 4-173: por_cfgm_erridr attributes,por_cfgm_erridr,[15:0],recnum,Number of error records; equal to 2*(number of logical devices) dependent,RO,Configuration dependent
Table 4-174: por_cfgm_errpidr45 attributes,por_cfgm_errpidr45,[63:40],Reserved,Reserved,RO,-
Table 4-174: por_cfgm_errpidr45 attributes,por_cfgm_errpidr45,[39:32],pidr5,Peripheral ID 5 8'b0,RO,-
Table 4-174: por_cfgm_errpidr45 attributes,por_cfgm_errpidr45,[31:8],Reserved,Reserved,RO,-
Table 4-174: por_cfgm_errpidr45 attributes,por_cfgm_errpidr45,[7:0],pidr4,Peripheral ID 4 8'h4,RO,-
Table 4-175: por_cfgm_errpidr67 attributes,por_cfgm_errpidr67,[63:40],Reserved,Reserved,RO,-
Table 4-175: por_cfgm_errpidr67 attributes,por_cfgm_errpidr67,[39:32],pidr7,Peripheral ID 7 8'b0,RO,-
Table 4-175: por_cfgm_errpidr67 attributes,por_cfgm_errpidr67,[31:8],Reserved,Reserved,RO,-
Table 4-175: por_cfgm_errpidr67 attributes,por_cfgm_errpidr67,[7:0],pidr6,Peripheral ID 6 8'b0,RO,-
Table 4-176: por_cfgm_errpidr01 attributes,por_cfgm_errpidr01,[63:40],Reserved,Reserved,RO,-
Table 4-176: por_cfgm_errpidr01 attributes,por_cfgm_errpidr01,[39:32],pidr1,Peripheral ID 1 8'hb4,RO,-
Table 4-176: por_cfgm_errpidr01 attributes,por_cfgm_errpidr01,[31:8],Reserved,Reserved,RO,-
Table 4-176: por_cfgm_errpidr01 attributes,por_cfgm_errpidr01,[7:0],pidr0,Peripheral ID 0 8'h34,RO,-
Table 4-177: por_cfgm_errpidr23 attributes,por_cfgm_errpidr23,[63:40],Reserved,Reserved,RO,-
Table 4-177: por_cfgm_errpidr23 attributes,por_cfgm_errpidr23,[39:32],pidr3,Peripheral ID 3 8'b0,RO,-
Table 4-177: por_cfgm_errpidr23 attributes,por_cfgm_errpidr23,[31:8],Reserved,Reserved,RO,-
Table 4-177: por_cfgm_errpidr23 attributes,por_cfgm_errpidr23,[7:0],pidr2,Peripheral ID 2 8'h7,RO,-
Table 4-178: por_cfgm_errcidr01 attributes,por_cfgm_errcidr01,[63:40],Reserved,Reserved,RO,-
Table 4-178: por_cfgm_errcidr01 attributes,por_cfgm_errcidr01,[39:32],cidr1,Component ID 1 8'hff,RO,-
Table 4-178: por_cfgm_errcidr01 attributes,por_cfgm_errcidr01,[31:8],Reserved,Reserved,RO,-
Table 4-178: por_cfgm_errcidr01 attributes,por_cfgm_errcidr01,[7:0],cidr0,Component ID 0 8'hd,RO,-
Table 4-179: por_cfgm_errcidr23 attributes,por_cfgm_errcidr23,[63:40],Reserved,Reserved,RO,-
Table 4-179: por_cfgm_errcidr23 attributes,por_cfgm_errcidr23,[39:32],cidr3,Component ID 3 8'hb1,RO,-
Table 4-179: por_cfgm_errcidr23 attributes,por_cfgm_errcidr23,[31:8],Reserved,Reserved,RO,-
Table 4-179: por_cfgm_errcidr23 attributes,por_cfgm_errcidr23,[7:0],cidr2,Component ID 2 8'h5,RO,-
Table 4-180: por_info_global attributes,por_info_global,[63],mxp_multiple_dtm_en,Multiple DTMs feature enable. This is used if number of device ports on the XP is > 2 dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[62:60],chix_ver,"CHIX Version Parameter: 2 -> CHIB, 3 -> CHIC, 4 -> CHID, 5 -> CHIE dependent",RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[59],portfwd_en,CCIX Port to Port Forwarding feature enable dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[58:54],xy_override_cnt,Number of Src-Tgt pairs whose XY route path can be overriden dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[53:52],rsp_vc_num,"Number of additional RSP channels internal to MXP. For inreased bandwidth, this parameter need to be set to 2 dependent",RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[51:50],dat_vc_num,"Number of additional DAT channels internal to MXP. For inreased bandwidth, this parameter need to be set to 2 dependent",RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[49],mpam_en,MPAM enable dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[48],r2_enable,CMN R2 feature enable dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[47],meta_data_en,Meta Data Preservation mode enable dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[46:44],Reserved,Reserved,RO,-
Table 4-180: por_info_global attributes,por_info_global,[43:36],rnsam_num_add_hashed_tgt,"Number of additional hashed target ID's supported by the RN SAM, beyond the local HNF count dependent",RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[35:26],num_remote_rnf,Number of remote RN-F devices in the system when the CML feature is enabled dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[25],flit_parity_en,Indicates whether parity checking is enabled in the transport layer on all flits sent on the interconnect dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[24],datacheck_en,Indicates whether datacheck feature is enabled for CHI DAT flit dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[23:16],physical_address_width,Physical address width dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[15:8],chi_req_addr_width,REQ address width dependent,RO,Configuration dependent
Table 4-180: por_info_global attributes,por_info_global,[7:0],chi_req_rsvdc_width,RSVDC field width in CHI REQ flit dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[63:25],Reserved,Reserved,RO,-
Table 4-181: por_info_global_1 attributes,por_info_global_1,[24],mxp_axu_enable,MXP AXU interface Enable dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[23],rnsam_compact_hn_tables_enable,RNSAM Compact HN Tables Enable dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[22],mxp_dat_wh_route_enable,Worm Hole Routing Enable for MXP DAT channel dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[21],rsvdc_strongnc_enable,RSVDC StrongNC Mode Enable dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[20],mcs_pub_rsl_enable,Register Slice enable for MCS PUB outputs dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[19],chi_mte_enable,CHI MTE Feature Enable dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[18:16],rxbuf_num_entries_mcs,RX Buffer Entries at upload interface of MCSX/MCSY dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[15:13],rsvdc_pbha_width,RSVDC PBHA Field Width dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[12],rsvdc_pbha_en,RSVDC PBHA Mode Enable dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[11:9],rsvdc_lb_width,RSVDC Loop Back Field Width dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[8],rsvdc_lb_en,RSVDC Loop Back Mode Enable dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[7:5],Reserved,Reserved,RO,-
Table 4-181: por_info_global_1 attributes,por_info_global_1,[4],mesh2x_def_sel,Default ping-pong scheme selection for TGTID Lookup in 2xMESH dependent,RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[3:2],snp_vc_num,"Number of additional SNP channels internal to MXP. For inreased bandwidth, this parameter need to be set to 2 dependent",RO,Configuration dependent
Table 4-181: por_info_global_1 attributes,por_info_global_1,[1:0],req_vc_num,"Number of additional REQ channels internal to MXP. For inreased bandwidth, this parameter need to be set to 2 dependent",RO,Configuration dependent
Table 4-182: por_ppu_int_enable attributes,por_ppu_int_enable,[63:0],hnf_ppu_enable,Interrupt mask 64'b0,RW,-
Table 4-183: por_ppu_int_enable_1 attributes,por_ppu_int_enable_1,[63:0],hnf_ppu_enable_1,Interrupt mask 64'b0,RW,-
Table 4-184: por_ppu_int_status attributes,por_ppu_int_status,[63:0],hnf_ppu_status,Interrupt status 64'b0,W1C,-
Table 4-185: por_ppu_int_status_1 attributes,por_ppu_int_status_1,[63:0],hnf_ppu_status_1,Interrupt status 64'b0,W1C,-
Table 4-186: por_ppu_qactive_hyst attributes,por_ppu_qactive_hyst,[63:16],Reserved,Reserved,RO,-
Table 4-186: por_ppu_qactive_hyst attributes,por_ppu_qactive_hyst,[15:0],hnf_ppu_qact_hyst,QACTIVE hysteresis 16'h10,RW,-
Table 4-187: por_mpam_s_err_int_status attributes,por_mpam_s_err_int_status,[63:0],hnf_mpam_s_err_int_status,MPAM S Interrupt status 64'b0,W1C,-
Table 4-188: por_mpam_s_err_int_status_1 attributes,por_mpam_s_err_int_status_1,[63:0],hnf_mpam_s_err_int_status_1,MPAM S Interrupt status 64'b0,W1C,-
Table 4-189: por_mpam_ns_err_int_status attributes,por_mpam_ns_err_int_status,[63:0],hnf_mpam_ns_err_int_status,MPAM NS Interrupt status 64'b0,W1C,-
Table 4-190: por_mpam_ns_err_int_status_1 attributes,por_mpam_ns_err_int_status_1,[63:0],hnf_mpam_ns_err_int_status_1,MPAM NS Interrupt status 64'b0,W1C,-
Table 4-191: por_cfgm_child_pointer_0-255 attributes,por_cfgm_child_pointer_0-255,[63:32],Reserved,Reserved,RO,-
Table 4-191: por_cfgm_child_pointer_0-255 attributes,por_cfgm_child_pointer_0-255,[31:0],relative_address,Bits: 32'b0,RO,-
Table 4-192: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[63:50],Reserved,Reserved,RO,-
Table 4-192: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[49:40],mem_data_credits,Credits to advertise for Mem Data channel at init dependent,RW,Configuration dependent
Table 4-192: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[39:30],mem_req_rsp_credits,Credits to advertise for Mem Request or Response channel at init dependent,RW,Configuration dependent
Table 4-192: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[29:20],cache_data_credits,Credits to advertise for Cache Data channel at init dependent,RW,Configuration dependent
Table 4-192: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[19:10],cache_rsp_credits,Credits to advertise for Cache Response channel at init dependent,RW,Configuration dependent
Table 4-192: por_cxlapb_link_rx_credit_ctl attributes,por_cxlapb_link_rx_credit_ctl,[9:0],cache_req_credits,Credits to advertise for Cache Request channel at init dependent,RW,Configuration dependent
Table 4-193: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[63:50],Reserved,Reserved,RO,-
Table 4-193: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[49:40],mem_data_credits,Running snapshot of accumulated Mem Data credits to be returned 10'b0,RO,-
Table 4-193: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[39:30],mem_req_rsp_credits,Running snapshot of accumulated Mem Request or Response credits to be returned 10'b0,RO,-
Table 4-193: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[29:20],cache_data_credits,Running snapshot of accumulated Cache Data credits to be returned 10'b0,RO,-
Table 4-193: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[19:10],cache_rsp_credits,Running snapshot of accumulated Cache Response credits to be returned 10'b0,RO,-
Table 4-193: por_cxlapb_link_rx_credit_return_stat attributes,por_cxlapb_link_rx_credit_return_stat,[9:0],cache_req_credits,Running snapshot of accumulated Cache Request credits to be returned 10'b0,RO,-
Table 4-194: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[63:50],Reserved,Reserved,RO,-
Table 4-194: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[49:40],mem_data_credits,Running snapshot of accumulated Mem Data credits for TX 10'b0,RO,-
Table 4-194: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[39:30],mem_req_rsp_credits,Running snapshot of accumulated Mem Request or Response credits for TX 10'b0,RO,-
Table 4-194: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[29:20],cache_data_credits,Running snapshot of accumulated Cache Data credits for TX 10'b0,RO,-
Table 4-194: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[19:10],cache_rsp_credits,Running snapshot of accumulated Cache Response credits for TX 10'b0,RO,-
Table 4-194: por_cxlapb_link_tx_credit_stat attributes,por_cxlapb_link_tx_credit_stat,[9:0],cache_req_credits,Running snapshot of accumulated Cache Request credits for TX 10'b0,RO,-
Table 4-195: por_cxlapb_cxl_security_policy attributes,por_cxlapb_cxl_security_policy,[63:2],Reserved,Reserved,RO,-
Table 4-195: por_cxlapb_cxl_security_policy attributes,por_cxlapb_cxl_security_policy,[1:0],Device_Trust_Level,0 --> Trusted CXL Device. At this setting a CXL Device will be able to get access on CXL.cache for both host-attached and device attached memory ranges. The Host can still protect security sensitive memory regions. '1 --> Trusted for Device Attached Memory Range Only. At this setting a CXL Device will be able to get access on CXL.cache for device attached memory ranges only. Requests on CXL.cache for host-attached memory ranges will be aborted by the Host. '2 --> Untrusted CXL Device. At this setting all requests on CXL.cache will be aborted by the Host. Please note that these settings only apply to requests on CXL.cache. The device can still source requests on CXL.io regardless of these settings. Protection on CXL.io will be implemented using IOMMU based page tables. Default value of this field is 2. 2'h2,RW,-
Table 4-196: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[63:11],Reserved,Reserved,RO,-
Table 4-196: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[10],Poison_On_Decode_Err,If set the component is capable of returning poison on read access to addresses that are not positively decoded by any HDM Decoders in this component. If clear the component is not capable of returning poison under such scenarios. 1'h0,RO,-
Table 4-196: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[9],Interleave_Support_14,If set the component supports interleaving based on Address bit 14 Address bit 13 and Address bit 12. Root ports and switches shall always set this bit indicating support for interleaving based on Address bits 14-12. 1'h0,RO,-
Table 4-196: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[8],Interleave_Support_11,If set the component supports interleaving based on Address bit 11 Address bit 10 Address bit 9 and Address bit 8. Root Ports and Upstream Switch Ports shall always set this bit indicating support for interleaving based on Address bit 11-8. 1'h0,RO,-
Table 4-196: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[7:4],Target_Count,The number of target ports each decoder supports (applicable to Upstream Switch Port and Root Port only). Maximum of 8. 1 1 target port 2 2 target ports 8 8 target ports Other Reserved 4'h1,RO,-
Table 4-196: por_cxlapb_cxl_hdm_decoder_capability attributes,por_cxlapb_cxl_hdm_decoder_capability,[3:0],Decoder_Count,Reports the number of memory address decoders implemented by the component. 0 1 Decoder 1 2 Decoders 2 4 Decoders 3 6 Decoders 4 8 Decoders 5 10 Decoders Others Reserved 4'h0,RO,-
Table 4-197: por_cxlapb_cxl_hdm_decoder_global_control attributes,por_cxlapb_cxl_hdm_decoder_global_control,[63:2],Reserved,Reserved,RO,-
Table 4-197: por_cxlapb_cxl_hdm_decoder_global_control attributes,por_cxlapb_cxl_hdm_decoder_global_control,[1],HDM_Decoder_Enable,This bit is only applicable to CXL.mem devices and shall return 0 on Root Ports and Upstream Switch Ports. When this bit is set device shall use HDM decoders to decode CXL.mem transactions and not use HDM Base registers in DVSEC ID 0. Root Ports and Upstream Switch Ports always use HDM Decoders to decode CXL.mem transactions. 1'h0,RW,-
Table 4-197: por_cxlapb_cxl_hdm_decoder_global_control attributes,por_cxlapb_cxl_hdm_decoder_global_control,[0],Poison_On_Decode_Err,This bit is RO and is hard-wired to 0 if Poison On Decode Error Capability=0. If set the component returns poison on read access to addresses that are not positively decoded by the component. If clear the component returns all 1s data without a poison under such scenarios. 1'h0,RW,-
Table 4-198: por_cxlapb_cxl_hdm_decoder_0_base_low attributes,por_cxlapb_cxl_hdm_decoder_0_base_low,[63:32],Reserved,Reserved,RO,-
Table 4-198: por_cxlapb_cxl_hdm_decoder_0_base_low attributes,por_cxlapb_cxl_hdm_decoder_0_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of the base of the address range managed by decoder 0 4'h0,RWL,-
Table 4-198: por_cxlapb_cxl_hdm_decoder_0_base_low attributes,por_cxlapb_cxl_hdm_decoder_0_base_low,[27:0],Reserved,Reserved,RO,-
Table 4-199: por_cxlapb_cxl_hdm_decoder_0_base_high attributes,por_cxlapb_cxl_hdm_decoder_0_base_high,[63:32],Reserved,Reserved,RO,-
Table 4-199: por_cxlapb_cxl_hdm_decoder_0_base_high attributes,por_cxlapb_cxl_hdm_decoder_0_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of the base of the address range managed by decoder 0. 32'h0,RWL,-
Table 4-200: por_cxlapb_cxl_hdm_decoder_0_size_low attributes,por_cxlapb_cxl_hdm_decoder_0_size_low,[63:32],Reserved,Reserved,RO,-
Table 4-200: por_cxlapb_cxl_hdm_decoder_0_size_low attributes,por_cxlapb_cxl_hdm_decoder_0_size_low,[31:28],Memory_Size_Low,Corresponds to bits 31:28 of the size of the address range managed by decoder 0 4'h0,RWL,-
Table 4-200: por_cxlapb_cxl_hdm_decoder_0_size_low attributes,por_cxlapb_cxl_hdm_decoder_0_size_low,[27:0],Reserved,Reserved,RO,-
Table 4-201: por_cxlapb_cxl_hdm_decoder_0_size_high attributes,por_cxlapb_cxl_hdm_decoder_0_size_high,[63:32],Reserved,Reserved,RO,-
Table 4-201: por_cxlapb_cxl_hdm_decoder_0_size_high attributes,por_cxlapb_cxl_hdm_decoder_0_size_high,[31:0],Memory_Size_High,Corresponds to bits 63:32 of the size of address range managed by decoder 0. 32'h0,RWL,-
Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes,por_cxlapb_cxl_hdm_decoder_0_control,[63:13],Reserved,Reserved,RO,-
Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes,por_cxlapb_cxl_hdm_decoder_0_control,[12],Target_Device_Type,0 Target is a CXL Type 2 Device 1 Target is a CXL Type 3 Device 1'h0,RWL,-
Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes,por_cxlapb_cxl_hdm_decoder_0_control,[11],Err_Not_Committed,Indicates the decode programming had an error and decoder is not active. 1'h0,RWL,-
Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes,por_cxlapb_cxl_hdm_decoder_0_control,[10],Committed,Indicates the decoder is active 1'h0,RWL,-
Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes,por_cxlapb_cxl_hdm_decoder_0_control,[9],Commit,Software sets this to 1 to commit this decoder 1'h0,RWL,-
Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes,por_cxlapb_cxl_hdm_decoder_0_control,[8],Lock_On_Commit,If set all RWL fields in Decoder 0 registers will become read only when Committed changes to 1. 1'h0,RWL,-
Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes,por_cxlapb_cxl_hdm_decoder_0_control,[7:4],Interleave_Ways,The number of targets across which this memory range is interleaved. 0 - 1 way 1 - 2 way 2 4 way 3 8 way All other reserved 4'h0,RWL,-
Table 4-202: por_cxlapb_cxl_hdm_decoder_0_control attributes,por_cxlapb_cxl_hdm_decoder_0_control,[3:0],Interleave_granularity,The number of consecutive bytes that are assigned to each target in the Target List. 0 256 Bytes 1 512 Bytes 2 1024 Bytes (1KB) 3 2048 Bytes (2KB) 4 4096 Bytes (4KB) 5 8192 Bytes (8 KB) 6 16384 Bytes (16 KB) 4'h0,RWL,-
Table 4-203: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low attributes,por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low,[63:32],Reserved,Reserved,RO,-
Table 4-203: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low attributes,por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low,[31:28],DPA_Skip_Low,Corresponds to bits 31:28 of the DPA Skip length which when non-zero specifies a length of DPA 4'h0,RWL,-
Table 4-203: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low attributes,por_cxlapb_cxl_hdm_decoder_0_dpa_skip_low,[27:0],Reserved,Reserved,RO,-
Table 4-204: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high attributes,por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high,[63:32],Reserved,Reserved,RO,-
Table 4-204: por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high attributes,por_cxlapb_cxl_hdm_decoder_0_dpa_skip_high,[31:0],DPA_Skip_High,Corresponds to bits 63:32 of the DPA Skip length which when non-zero specifies a length of DPA 32'h0,RWL,-
Table 4-205: por_cxlapb_snoop_filter_group_id attributes,por_cxlapb_snoop_filter_group_id,[63:16],Reserved,Reserved,RO,-
Table 4-205: por_cxlapb_snoop_filter_group_id attributes,por_cxlapb_snoop_filter_group_id,[15:0],Group_ID,Uniquely identifies a snoop filter instance that is used to track CXL.cache devices below this Port. All 16'h0,RO,-
Table 4-206: por_cxlapb_snoop_filter_effective_size attributes,por_cxlapb_snoop_filter_effective_size,[63:32],Reserved,Reserved,RO,-
Table 4-206: por_cxlapb_snoop_filter_effective_size attributes,por_cxlapb_snoop_filter_effective_size,[31:0],Capacity,Effective Snoop Filter Capacity representing the size of cache that can be effectively tracked by the 32'h0,RO,-
Table 4-207: por_cxlapb_dvsec_cxl_range_1_base_high attributes,por_cxlapb_dvsec_cxl_range_1_base_high,[63:32],Reserved,Reserved,RO,-
Table 4-207: por_cxlapb_dvsec_cxl_range_1_base_high attributes,por_cxlapb_dvsec_cxl_range_1_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of CXL Range 1 base in the host address space. Locked by CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global Control register the value of this field is not used during address decode. It is recommended that software program this to match CXL HDM Decoder 0 Base High Register for backward compatibility reasons. 32'h0,RWL,-
Table 4-208: por_cxlapb_dvsec_cxl_range_1_base_low attributes,por_cxlapb_dvsec_cxl_range_1_base_low,[63:32],Reserved,Reserved,RO,-
Table 4-208: por_cxlapb_dvsec_cxl_range_1_base_low attributes,por_cxlapb_dvsec_cxl_range_1_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of CXL Range 1 base in the host address space. Locked by 4'h0,RWL,-
Table 4-208: por_cxlapb_dvsec_cxl_range_1_base_low attributes,por_cxlapb_dvsec_cxl_range_1_base_low,[27:0],Reserved,Reserved,RO,-
Table 4-209: por_cxlapb_dvsec_cxl_range_2_base_high attributes,por_cxlapb_dvsec_cxl_range_2_base_high,[63:32],Reserved,Reserved,RO,-
Table 4-209: por_cxlapb_dvsec_cxl_range_2_base_high attributes,por_cxlapb_dvsec_cxl_range_2_base_high,[31:0],Memory_Base_High,Corresponds to bits 63:32 of CXL Range 2 base in the host address space. Locked by CONFIG_LOCK. If a device implements CXL HDM Decoder Capability registers and software has enabled HDM Decoder by setting HDM Decoder Enable bit in CXL HDM Decoder Global Control register the value of this field is not used during address decode. It is recommended that software program this to match the corresponding CXL HDM Decoder Base High Register for backward compatibility reasons. 32'h0,RWL,-
Table 4-210: por_cxlapb_dvsec_cxl_range_2_base_low attributes,por_cxlapb_dvsec_cxl_range_2_base_low,[63:32],Reserved,Reserved,RO,-
Table 4-210: por_cxlapb_dvsec_cxl_range_2_base_low attributes,por_cxlapb_dvsec_cxl_range_2_base_low,[31:28],Memory_Base_Low,Corresponds to bits 31:28 of CXL Range 2 base in the host address space. Locked by 4'h0,RWL,-
Table 4-210: por_cxlapb_dvsec_cxl_range_2_base_low attributes,por_cxlapb_dvsec_cxl_range_2_base_low,[27:0],Reserved,Reserved,RO,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[63:15],Reserved,Reserved,RO,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[14],Viral_Enable,When set enables Viral handling in the CXL device. Locked by CONFIG_LOCK. If 0 the CXL device may ignore the viral that it receives 1'h0,RWL,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[13:12],Reserved,Reserved,RO,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[11],Cache_Clean_Eviction,Performance hint to the device. Locked by CONFIG_LOCK. 0 Indicates clean evictions from device caches are needed for best performance 1 Indicates clean evictions from device caches are NOT needed for best performance 1'h0,RWL,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[10:8],Cache_SF_Granularity,Performance hint to the device. Locked by CONFIG_LOCK. 000 Indicates 64B granular tracking on the Host 001 Indicates 128B granular tracking on the Host 010 Indicates 256B granular tracking on the Host 011 Indicates 512B granular tracking on the Host 100 Indicates 1KB granular tracking on the Host 101 Indicates 2KB granular tracking on the Host 110 Indicates 4KB granular tracking on the Host 111 Reserved 3'h0,RWL,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[7:3],Cache_SF_Coverage,Performance hint to the device. Locked by CONFIG_LOCK. 0x00: Indicates no Snoop Filter coverage on the Host For all other values of N: Indicates Snoop Filter coverage on the Host of 2^(N+15d) Bytes. 5'h0,RWL,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[2],Mem_Enable,When set enables CXL.mem protocol operation when in Flex Bus.CXL mode. Locked by CONFIG_LOCK. 1'h0,RWL,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[1],IO_Enable,When set enables CXL.io protocol operation when in Flex Bus.CXL mode. 1'h1,RWL,-
Table 4-211: por_cxlapb_dvsec_cxl_control attributes,por_cxlapb_dvsec_cxl_control,[0],Cache_Enable,When set enables CXL.cache protocol operation when in Flex Bus.CXL mode. Locked by CONFIG_LOCK. 1'h0,RWL,-
Table 4-212: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[63:4],Reserved,Reserved,RO,-
Table 4-212: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[3],CXL_Reset_Mem_Clr_Enable,When set and CXL Reset Mem Clr Capable returns 1 Device shall clear or randomize volatile HDM ranges as part of the CXL Reset operation. When CXL Reset Mem Clr Capable is clear this bit is ignored and volatile HDM ranges may or may not be cleared or randomized during CXL Reset. 1'h0,RW,-
Table 4-212: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[2],Initiate_CXL_Reset,When set to 1 device shall initiate CXL Reset as defined in Section 9.7. This bit always returns the value of 0 when read by the software. A write of 0 is ignored. 1'h0,RW,-
Table 4-212: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[1],Initiate_Cache_Write_Back,When set to 1 device shall write back all modified lines in the local cache and invalidate all lines. The device shall send CacheFlushed message to host as required by CXL.Cache protocol to indicate it does not hold any modified lines. 1'h0,RW,-
Table 4-212: por_cxlapb_dvsec_cxl_control2 attributes,por_cxlapb_dvsec_cxl_control2,[0],Disable_Caching,When set to 1 device shall no longer cache new modified lines in its local cache. Device shall continue to correctly respond to CXL.cache transactions. 1'h0,RW,-
Table 4-213: por_cxlapb_dvsec_cxl_lock attributes,por_cxlapb_dvsec_cxl_lock,[63:1],Reserved,Reserved,RO,-
Table 4-213: por_cxlapb_dvsec_cxl_lock attributes,por_cxlapb_dvsec_cxl_lock,[0],CONFIG_LOCK,When set all register fields in the PCIe DVSEC for CXL Devices Capability with RWL attribute 1'h0,RW,-
Table 4-214: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[63:7],Reserved,Reserved,RO,-
Table 4-214: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[6],CXL_Multi_Logical_Device_Enable,When set enable Multi-Logical Device operation when in Flex Bus.CXL mode 1'h0,RW,-
Table 4-214: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[5],CXL2p0_Enable,When set enable CXL2.0 protocol operation when in Flex Bus.CXL mode. 1'h0,RW,-
Table 4-214: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[4:3],Reserved,Reserved,RO,-
Table 4-214: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[2],Mem_Enable,When set enables CXL.mem protocol operation when in Flex Bus.CXL mode. 1'h0,RW,-
Table 4-214: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[1],Reserved,Reserved,RO,-
Table 4-214: por_cxlapb_dvsec_flex_bus_port_control attributes,por_cxlapb_dvsec_flex_bus_port_control,[0],Cache_Enable,When set enables CXL.cache protocol operation when in Flex Bus.CXL mode. 1'h0,RW,-
Table 4-215: por_cxlapb_err_capabilities_control attributes,por_cxlapb_err_capabilities_control,[63:14],Reserved,Reserved,RO,-
Table 4-215: por_cxlapb_err_capabilities_control attributes,por_cxlapb_err_capabilities_control,[13],Poison_Enabled,If this bit is 0 CXL 1.1 Upstream Ports CXL 1.1 Downstream Ports and CXL 2.0 Root Port shall 1'h0,RW,-
Table 4-215: por_cxlapb_err_capabilities_control attributes,por_cxlapb_err_capabilities_control,[12:0],Reserved,Reserved,RO,-
Table 4-216: por_cxlapb_IDE_key_refresh_time_control attributes,por_cxlapb_IDE_key_refresh_time_control,[63:32],Reserved,Reserved,RO,-
Table 4-216: por_cxlapb_IDE_key_refresh_time_control attributes,por_cxlapb_IDE_key_refresh_time_control,[31:0],Tx_Key_Refresh_Time,Minimum number of flits transmitter needs to block transmission of protocol flits after IDE.Start has sent. Used when switching keys. 32'h0,RW,-
Table 4-217: por_cxlapb_IDE_truncation_transmit_delay_control attributes,por_cxlapb_IDE_truncation_transmit_delay_control,[63:8],Reserved,Reserved,RO,-
Table 4-217: por_cxlapb_IDE_truncation_transmit_delay_control attributes,por_cxlapb_IDE_truncation_transmit_delay_control,[7:0],Tx_truncation_transmit_delay,This parameter feeds into the computation of minimum number of IDE idle flits Transmitter needs send after sending a truncated MAC flit. 8'h0,RW,-
Table 4-218: por_cxlapb_ll_to_ull_msg attributes,por_cxlapb_ll_to_ull_msg,[63:0],msg_payload,Contains 64 bits of message sent from ll to ull 64'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[63:27],Reserved,Reserved,RO,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[26],isolation_interrupt_enable,When Set this bit enables the generation of an interrupt to indicate that Isolation has been triggered. 1'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[25],isolation_err_cor_enaable,When Set this bit enables the sending of an ERR_COR Message to indicate Isolation has been triggered. 1'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[24:20],Reserved,Reserved,RO,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[19],cxl_cache_isolation_linkdown_enable,This field allows System Software to trigger link down on the CXL Root Port if CXL.cache enters Isolation mode. 1'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[18],cxl_cache_isolation_enable,This field allows System Software to enable CXL.cache Isolation actions. 1'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[17],cxl_mem_isolation_linkdown_enable,This field allows System Software to trigger link down on the CXL Root Port if CXL.mem enters Isolation mode. 1'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[16],cxl_mem_isolation_enable,This field allows System Software to enable CXL.mem Isolation actions. If this field is set Isolation actions will be triggered if either a CXL.mem Transaction Timeout is detected or if the CXL link went down. 1'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[15:13],Reserved,Reserved,RO,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[12],cxl_cache_txn_timeout_enable,- 1'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[11:8],cxl_cache_txn_timeout_value,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Value for CXL.cache. 4'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[7:5],Reserved,Reserved,RO,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[4],cxl_mem_txn_timeout_enable,When Set this bit enables CXL.mem Transaction Timeout mechanism. 1'h0,RW,-
Table 4-219: por_cxlapb_cxl_timeout_isolation_control attributes,por_cxlapb_cxl_timeout_isolation_control,[3:0],cxl_mem_txn_timeout_value,In CXL Root Port Functions that support Transaction Timeout programmability this field allows system software to modify the Transaction Timeout Value for CXL.mem. 4'h0,RW,-
Table 4-220: por_cxlapb_link_layer_defeature attributes,por_cxlapb_link_layer_defeature,[63:1],Reserved,Reserved,RO,-
Table 4-220: por_cxlapb_link_layer_defeature attributes,por_cxlapb_link_layer_defeature,[0],disable_mdh,Write 1 to disable MDH. Software needs to ensure it programs this value consistently on the UP & DP. 1'b0,RW,-
Table 4-221: por_dt_node_info attributes,por_dt_node_info,[63:34],Reserved,Reserved,RO,-
Table 4-221: por_dt_node_info attributes,por_dt_node_info,[33:32],dtc_domain,DTC domain number dependent,RO,Configuration dependent
Table 4-221: por_dt_node_info attributes,por_dt_node_info,[31:16],node_id,Component CHI node ID dependent,RO,Configuration dependent
Table 4-221: por_dt_node_info attributes,por_dt_node_info,[15:0],node_type,CMN-700 node type identifier 16'h3,RO,-
Table 4-222: por_dt_child_info attributes,por_dt_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-222: por_dt_child_info attributes,por_dt_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0000,RO,-
Table 4-222: por_dt_child_info attributes,por_dt_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-223: por_dt_secure_access attributes,por_dt_secure_access,[63:3],Reserved,Reserved,RO,-
Table 4-223: por_dt_secure_access attributes,por_dt_secure_access,[2],pm_disable,PMU disable 1'b0 PMU function is not affected 1'b1 PMU function is disabled. 1'b0,RW,-
Table 4-223: por_dt_secure_access attributes,por_dt_secure_access,[1],dt_disable,Debug disable 1'b0 DT function is not affected 1'b1 DT function is disabled. 1'b0,RW,-
Table 4-223: por_dt_secure_access attributes,por_dt_secure_access,[0],secure_debug_disable,Secure debug disable 1'b0 Secure events are monitored by the PMU 1'b1 Secure events are only monitored by the PMU if SPNIDEN is set to 1 1'b0,RW,-
Table 4-224: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[63:11],Reserved,Reserved,RO,-
Table 4-224: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[10],cg_disable,Disables DT architectural clock gates 1'b0,RW,-
Table 4-224: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[9:4],cross_trigger_count,Number of cross triggers received before trace enable NOTE: Only applicable if dt_wait_for_trigger is set to 1. 6'b0,RW,-
Table 4-224: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[3],dt_wait_for_trigger,Enables waiting for cross trigger before trace enable 1'b0,RW,-
Table 4-224: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[2],atbtrigger_en,ATB trigger enable 1'b0,RW,-
Table 4-224: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[1],dbgtrigger_en,DBGWATCHTRIG enable 1'b0,RW,-
Table 4-224: por_dt_dtc_ctl attributes,por_dt_dtc_ctl,[0],dt_en,"Enables debug, trace, and PMU features 1'b0",RW,-
Table 4-225: por_dt_trigger_status attributes,por_dt_trigger_status,[63:24],Reserved,Reserved,RO,-
Table 4-225: por_dt_trigger_status attributes,por_dt_trigger_status,[23:20],trigger_wp,DBGWATCHTRIGREQ assertion and/or ATB trigger are caused by watchpoint 1'h0,RO,-
Table 4-225: por_dt_trigger_status attributes,por_dt_trigger_status,[19],Reserved,Reserved,RO,-
Table 4-225: por_dt_trigger_status attributes,por_dt_trigger_status,[18:8],trigger_nodeid,DBGWATCHTRIGREQ assertion and/or ATB trigger are caused by node ID 11'h0,RO,-
Table 4-225: por_dt_trigger_status attributes,por_dt_trigger_status,[7:1],Reserved,Reserved,RO,-
Table 4-225: por_dt_trigger_status attributes,por_dt_trigger_status,[0],trigger_status,Indicates DBGWATCHTRIGREQ assertion and/or ATB trigger 1'h0,RO,-
Table 4-226: por_dt_trigger_status_clr attributes,por_dt_trigger_status_clr,[63:1],Reserved,Reserved,RO,-
Table 4-226: por_dt_trigger_status_clr attributes,por_dt_trigger_status_clr,[0],trigger_status_clr,Write a 1 to clear por_dt_trigger_status.trigger_status 1'b0,WO,-
Table 4-227: por_dt_trace_control attributes,por_dt_trace_control,[63:9],Reserved,Reserved,RO,-
Table 4-227: por_dt_trace_control attributes,por_dt_trace_control,[8],cc_enable,Cycle count enable 1'b0,RW,-
Table 4-227: por_dt_trace_control attributes,por_dt_trace_control,[7:5],timestamp_period,Time stamp packet insertion period 3'b000: Time stamp disabled 3'b011: Time stamp every 8K clock cycles 3'b100: Time stamp every 16K clock cycles 3'b101: Time stamp every 32K clock cycles 3'b110: Time stamp every 64K clock cycles 3'b0,RW,-
Table 4-227: por_dt_trace_control attributes,por_dt_trace_control,[4:0],async_period,Alignment sync packet insertion period 5'h00: Alignment sync disabled 5'h08: Alignment sync inserted after 256B of trace 5'h09: Alignment sync inserted after 512B of trace 5'h14: Alignment sync inserted after 1048576B of trace NOTE: All other values are reserved. 5'b0,RW,-
Table 4-228: por_dt_traceid attributes,por_dt_traceid,[63:7],Reserved,Reserved,RO,-
Table 4-228: por_dt_traceid attributes,por_dt_traceid,[6:0],traceid,ATB ID 7'h0,RW,-
Table 4-229: por_dt_pmevcntAB attributes,por_dt_pmevcntAB,[63:32],pmevcntB,PMU counter B 32'h0000,RW,-
Table 4-229: por_dt_pmevcntAB attributes,por_dt_pmevcntAB,[31:0],pmevcntA,PMU counter A 32'h0000,RW,-
Table 4-230: por_dt_pmevcntCD attributes,por_dt_pmevcntCD,[63:32],pmevcntD,PMU counter D 32'h0000,RW,-
Table 4-230: por_dt_pmevcntCD attributes,por_dt_pmevcntCD,[31:0],pmevcntC,PMU counter C 32'h0000,RW,-
Table 4-231: por_dt_pmevcntEF attributes,por_dt_pmevcntEF,[63:32],pmevcntF,PMU counter F 32'h0000,RW,-
Table 4-231: por_dt_pmevcntEF attributes,por_dt_pmevcntEF,[31:0],pmevcntE,PMU counter E 32'h0000,RW,-
Table 4-232: por_dt_pmevcntGH attributes,por_dt_pmevcntGH,[63:32],pmevcntH,PMU counter H 32'h0000,RW,-
Table 4-232: por_dt_pmevcntGH attributes,por_dt_pmevcntGH,[31:0],pmevcntG,PMU counter G 32'h0000,RW,-
Table 4-233: por_dt_pmccntr attributes,por_dt_pmccntr,[63:40],Reserved,Reserved,RO,-
Table 4-233: por_dt_pmccntr attributes,por_dt_pmccntr,[39:0],pmccntr,PMU cycle counter 40'h0,RW,-
Table 4-234: por_dt_pmevcntsrAB attributes,por_dt_pmevcntsrAB,[63:32],pmevcntsrB,PMU counter B shadow register 32'h0000,RW,-
Table 4-234: por_dt_pmevcntsrAB attributes,por_dt_pmevcntsrAB,[31:0],pmevcntsrA,PMU counter A shadow register 32'h0000,RW,-
Table 4-235: por_dt_pmevcntsrCD attributes,por_dt_pmevcntsrCD,[63:32],pmevcntsrD,PMU counter D shadow register 32'h0000,RW,-
Table 4-235: por_dt_pmevcntsrCD attributes,por_dt_pmevcntsrCD,[31:0],pmevcntsrC,PMU counter C shadow register 32'h0000,RW,-
Table 4-236: por_dt_pmevcntsrEF attributes,por_dt_pmevcntsrEF,[63:32],pmevcntsrF,PMU counter F shadow register 32'h0000,RW,-
Table 4-236: por_dt_pmevcntsrEF attributes,por_dt_pmevcntsrEF,[31:0],pmevcntsrE,PMU counter E shadow register 32'h0000,RW,-
Table 4-237: por_dt_pmevcntsrGH attributes,por_dt_pmevcntsrGH,[63:32],pmevcntsrH,PMU counter H shadow register 32'h0000,RW,-
Table 4-237: por_dt_pmevcntsrGH attributes,por_dt_pmevcntsrGH,[31:0],pmevcntsrG,PMU counter G shadow register 32'h0000,RW,-
Table 4-238: por_dt_pmccntrsr attributes,por_dt_pmccntrsr,[63:40],Reserved,Reserved,RO,-
Table 4-238: por_dt_pmccntrsr attributes,por_dt_pmccntrsr,[39:0],pmccntrsr,PMU cycle counter shadow register 40'h0,RW,-
Table 4-239: por_dt_pmcr attributes,por_dt_pmcr,[63:7],Reserved,Reserved,RO,-
Table 4-239: por_dt_pmcr attributes,por_dt_pmcr,[6],ovfl_intr_en,Enables INTREQPMU assertion on PMU counter overflow 1'h0,RW,-
Table 4-239: por_dt_pmcr attributes,por_dt_pmcr,[5],cntr_rst,Enables clearing of live counters upon assertion of por_dt_pmsrr.ss_req or PMUSNAPSHOTREQ 1'h0,RW,-
Table 4-239: por_dt_pmcr attributes,por_dt_pmcr,[4:1],cntcfg,Groups adjacent 32-bit registers into a 64-bit register 4'h0,RW,-
Table 4-239: por_dt_pmcr attributes,por_dt_pmcr,[0],pmu_en,Enables PMU features 1'b0,RW,-
Table 4-240: por_dt_pmovsr attributes,por_dt_pmovsr,[63:9],Reserved,Reserved,RO,-
Table 4-240: por_dt_pmovsr attributes,por_dt_pmovsr,[8:0],pmovsr,PMU overflow status Bit 8: Indicates overflow from cycle counter Bits [7:0]: Indicates overflow from 9'h0,RO,-
Table 4-241: por_dt_pmovsr_clr attributes,por_dt_pmovsr_clr,[63:9],Reserved,Reserved,RO,-
Table 4-241: por_dt_pmovsr_clr attributes,por_dt_pmovsr_clr,[8:0],pmovsr_clr,Write a 1 to clear the corresponding bit in por_dt_pmovsr.pmovsr 9'b0,WO,-
Table 4-242: por_dt_pmssr attributes,por_dt_pmssr,[63:17],Reserved,Reserved,RO,-
Table 4-242: por_dt_pmssr attributes,por_dt_pmssr,[16],ss_pin_active,Activates PMU snapshot from PMUSNAPSHOTREQ 1'b0,RO,-
Table 4-242: por_dt_pmssr attributes,por_dt_pmssr,[15],ss_cfg_active,PMU snapshot activated from configuration write 1'b0,RO,-
Table 4-242: por_dt_pmssr attributes,por_dt_pmssr,[14:9],Reserved,Reserved,RO,-
Table 4-242: por_dt_pmssr attributes,por_dt_pmssr,[8:0],ss_status,PMU snapshot status Bit 8: Indicates snapshot status for cycle counter Bits [7:0]: Indicates snapshot status for counters 7 to 0 9'b0,RO,-
Table 4-243: por_dt_pmsrr attributes,por_dt_pmsrr,[63:1],Reserved,Reserved,RO,-
Table 4-243: por_dt_pmsrr attributes,por_dt_pmsrr,[0],ss_req,Write a 1 to request PMU snapshot 1'b0,WO,-
Table 4-244: por_dt_claim attributes,por_dt_claim,[63:32],clr,Upper half of the claim tag value; enables individual bits to be cleared (write) and returns the current 32'b0,RW,-
Table 4-244: por_dt_claim attributes,por_dt_claim,[31:0],set,Lower half of the claim tag value; allows individual bits to be set (write) and returns the number of bits 32'hffffffff,RW,-
Table 4-245: por_dt_devaff attributes,por_dt_devaff,[63:0],devaff,Device affinity register 64'b0,RO,-
Table 4-246: por_dt_lsr attributes,por_dt_lsr,[63:35],Reserved,Reserved,RO,-
Table 4-246: por_dt_lsr attributes,por_dt_lsr,[34:32],lsrvalue,Lock status value 3'b0,RO,-
Table 4-246: por_dt_lsr attributes,por_dt_lsr,[31:0],Reserved,Reserved,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[63:53],architect,Architect 11'b0,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[52],present,Present 1'b1,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[51:47],revision,Architecture revision 6'b0,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[46:32],archid,Architecture ID 16'b0,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[31:8],Reserved,Reserved,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[7:6],snid,Secure non-invasive debug 2'b10,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[5:4],Reserved,Reserved,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[3:2],nsnid,Non-secure non-invasive debug 2'b10,RO,-
Table 4-247: por_dt_authstatus_devarch attributes,por_dt_authstatus_devarch,[1:0],Reserved,Reserved,RO,-
Table 4-248: por_dt_devid attributes,por_dt_devid,[63:0],dt_devid,Device ID 64'b0,RO,-
Table 4-249: por_dt_devtype attributes,por_dt_devtype,[63:40],Reserved,Reserved,RO,-
Table 4-249: por_dt_devtype attributes,por_dt_devtype,[39:36],sub,Sub type 4'h4,RO,-
Table 4-249: por_dt_devtype attributes,por_dt_devtype,[35:32],major,Major type 4'h3,RO,-
Table 4-249: por_dt_devtype attributes,por_dt_devtype,[31:0],Reserved,Reserved,RO,-
Table 4-250: por_dt_pidr45 attributes,por_dt_pidr45,[63:40],Reserved,Reserved,RO,-
Table 4-250: por_dt_pidr45 attributes,por_dt_pidr45,[39:32],pidr5,Peripheral ID 5 8'b0,RO,-
Table 4-250: por_dt_pidr45 attributes,por_dt_pidr45,[31:8],Reserved,Reserved,RO,-
Table 4-250: por_dt_pidr45 attributes,por_dt_pidr45,[7:0],pidr4,Peripheral ID 4 8'h4,RO,-
Table 4-251: por_dt_pidr67 attributes,por_dt_pidr67,[63:40],Reserved,Reserved,RO,-
Table 4-251: por_dt_pidr67 attributes,por_dt_pidr67,[39:32],pidr7,Peripheral ID 7 8'b0,RO,-
Table 4-251: por_dt_pidr67 attributes,por_dt_pidr67,[31:8],Reserved,Reserved,RO,-
Table 4-251: por_dt_pidr67 attributes,por_dt_pidr67,[7:0],pidr6,Peripheral ID 6 8'b0,RO,-
Table 4-252: por_dt_pidr01 attributes,por_dt_pidr01,[63:40],Reserved,Reserved,RO,-
Table 4-252: por_dt_pidr01 attributes,por_dt_pidr01,[39:32],pidr1,Peripheral ID 1 8'hb4,RO,-
Table 4-252: por_dt_pidr01 attributes,por_dt_pidr01,[31:8],Reserved,Reserved,RO,-
Table 4-252: por_dt_pidr01 attributes,por_dt_pidr01,[7:0],pidr0,Peripheral ID 0 8'h34,RO,-
Table 4-253: por_dt_pidr23 attributes,por_dt_pidr23,[63:40],Reserved,Reserved,RO,-
Table 4-253: por_dt_pidr23 attributes,por_dt_pidr23,[39:32],pidr3,Peripheral ID 3 8'b0,RO,-
Table 4-253: por_dt_pidr23 attributes,por_dt_pidr23,[31:8],Reserved,Reserved,RO,-
Table 4-253: por_dt_pidr23 attributes,por_dt_pidr23,[7:0],pidr2,Peripheral ID 2 8'h7,RO,-
Table 4-254: por_dt_cidr01 attributes,por_dt_cidr01,[63:40],Reserved,Reserved,RO,-
Table 4-254: por_dt_cidr01 attributes,por_dt_cidr01,[39:32],cidr1,Component ID 1 8'h9f,RO,-
Table 4-254: por_dt_cidr01 attributes,por_dt_cidr01,[31:8],Reserved,Reserved,RO,-
Table 4-254: por_dt_cidr01 attributes,por_dt_cidr01,[7:0],cidr0,Component ID 0 8'hd,RO,-
Table 4-255: por_dt_cidr23 attributes,por_dt_cidr23,[63:40],Reserved,Reserved,RO,-
Table 4-255: por_dt_cidr23 attributes,por_dt_cidr23,[39:32],cidr3,Component ID 3 8'hb1,RO,-
Table 4-255: por_dt_cidr23 attributes,por_dt_cidr23,[31:8],Reserved,Reserved,RO,-
Table 4-255: por_dt_cidr23 attributes,por_dt_cidr23,[7:0],cidr2,Component ID 2 8'h5,RO,-
Table 4-256: por_dn_node_info attributes,por_dn_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-256: por_dn_node_info attributes,por_dn_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-256: por_dn_node_info attributes,por_dn_node_info,[31:16],node_id,Component CHI node ID dependent,RO,Configuration dependent
Table 4-256: por_dn_node_info attributes,por_dn_node_info,[15:0],node_type,CMN-700 node type identifier 16'h0001,RO,-
Table 4-257: por_dn_child_info attributes,por_dn_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-257: por_dn_child_info attributes,por_dn_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-257: por_dn_child_info attributes,por_dn_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'h0,RO,-
Table 4-258: por_dn_build_info attributes,por_dn_build_info,[63:1],Reserved,Reserved,RO,-
Table 4-258: por_dn_build_info attributes,por_dn_build_info,[0],dvm_v8_1_en,Indicates that all nodes receiving DVM snoops support DVM v8/v8.1 operations. 1'b1,RO,-
Table 4-259: por_dn_secure_register_groups_override attributes,por_dn_secure_register_groups_override,[63:2],Reserved,Reserved,RO,-
Table 4-259: por_dn_secure_register_groups_override attributes,por_dn_secure_register_groups_override,[1],cfg_ctl,Allows Non-secure access to Secure configuration control register (por_dn_cfg_ctl) 1'b0,RW,-
Table 4-259: por_dn_secure_register_groups_override attributes,por_dn_secure_register_groups_override,[0],vmf,Allows Non-secure access to Secure VMF registers 1'b0,RW,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[63:13],Reserved,Reserved,RO,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[12],disable_remote_broadcast_on_vmf_miss,Disables broadcast of VMID Filterable DVMOps to remote on VMF miss. 1'h0,RW,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[11],broadcast_dvmop_outer,Used to filter DVMOps marked as outersharable (OS) from being sent off- chip. 1'h1,RW,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[10],broadcast_dvmop_inner,Used to filter DVMOps marked as innersharable (IS) from being sent off- chip. 1'h1,RW,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[9:8],txsnp_pend_cnt,Maximum number of (Non-Sync + Sync) SnpDVMOps issued on TXSNP. 2'b00: Max of 4 SnpDVMOps in progress (default) 2'b01: Max of 8 SnpDVMOps in progress 2'b10: Max of 16 SnpDVMOps in progress 2'b11: Reserved 2'h0,RW,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[7],Reserved,Reserved,RO,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[6],disable_dvmop_early_comp,Disables Early Comp (CompDBID) for DVMOps 1'b0,RW,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[5:1],rxsnp_starv_cnt,Number of cycles RXSNP lost to RXREQ for RCB alloc. 5'h8,RW,-
Table 4-260: por_dn_cfg_ctl attributes,por_dn_cfg_ctl,[0],enable_8_4_termination,Enables termination of 8.4 DVMOps in DN. 1'b0,RW,-
Table 4-261: por_dn_aux_ctl attributes,por_dn_aux_ctl,[63:6],Reserved,Reserved,RO,-
Table 4-261: por_dn_aux_ctl attributes,por_dn_aux_ctl,[5],disable_rxreq_crd_stealing,Disables credit stealing from RXREQ LinkLayer when RXSNP is starved for RCB alloc. 1'b0,RW,-
Table 4-261: por_dn_aux_ctl attributes,por_dn_aux_ctl,[4],disable_ddn,Disables Distributed DN functionality- Snoops all RNs and CML nodes in the mesh and disables snooping other DNs. Must program all RNSAMs to target HND for DVMs and then set this to 1 in HND. 1'b0,RW,-
Table 4-261: por_dn_aux_ctl attributes,por_dn_aux_ctl,[3],reserved,Reserved field 1'b0,RW,-
Table 4-261: por_dn_aux_ctl attributes,por_dn_aux_ctl,[2],filter_rnd_icache_ops,Filters out BPI and VICI/PICI Snps to RNDs when set dependent,RW,Configuration dependent
Table 4-261: por_dn_aux_ctl attributes,por_dn_aux_ctl,[1],disable_clk_gating,Disables autonomous clock gating when set 1'b0,RW,-
Table 4-261: por_dn_aux_ctl attributes,por_dn_aux_ctl,[0],disable_vmf,Disables VMID-based DVM snoop filtering when set dependent,RW,Configuration dependent
Table 4-262: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[63:48],Reserved,Reserved,RO,-
Table 4-262: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[47:32],mask,"VMID mask; enables mapping of multiple VMID values to a single register NOTE: Logically, the AND 16'hffff",RW,-
Table 4-262: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[31:17],Reserved,Reserved,RO,-
Table 4-262: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[16:1],vmid,VMID value NOTE: The incoming request's VMID is only compared with this VMID value if the 16'h0000,RW,-
Table 4-262: por_dn_vmf0-15_ctrl attributes,por_dn_vmf0-15_ctrl,[0],valid,Register valid 1'b1: Register is enabled 1'b0: Register is not enabled 1'b0,RW,-
Table 4-263: por_dn_vmf0-15_rnf0 attributes,por_dn_vmf0-15_rnf0,[63:0],snp_destvec0,RN-F bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid 64'b0,RW,-
Table 4-264: por_dn_vmf0-15_rnf1 attributes,por_dn_vmf0-15_rnf1,[63:0],snp_destvec1,RN-F bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid 64'b0,RW,-
Table 4-265: por_dn_vmf0-15_rnf2 attributes,por_dn_vmf0-15_rnf2,[63:0],snp_destvec2,RN-F bit vector 191:128 corresponding to por_dn_vmf#{index}_ctrl.vmid 64'b0,RW,-
Table 4-266: por_dn_vmf0-15_rnf3 attributes,por_dn_vmf0-15_rnf3,[63:0],snp_destvec3,RN-F bit vector 255:192 corresponding to por_dn_vmf#{index}_ctrl.vmid 64'b0,RW,-
Table 4-267: por_dn_vmf0-15_rnd0 attributes,por_dn_vmf0-15_rnd0,[63:0],snp_destvec0,RN-D bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid 64'b0,RW,-
Table 4-268: por_dn_vmf0-15_cxra attributes,por_dn_vmf0-15_cxra,[63:0],snp_destvec,CXRA bit vector 63:0 corresponding to por_dn_vmf#{index}_ctrl.vmid 64'b0,RW,-
Table 4-269: por_dn_domain_rnf0-3 attributes,por_dn_domain_rnf0-3,[63:0],por_dn_domain_rnf#{index},RNF logical list corresponding to RNF #{((index +1)*64)-1}:#{index*64} dependent,RW,Configuration dependent
Table 4-270: por_dn_domain_rnd0 attributes,por_dn_domain_rnd0,[63:0],por_dn_domain_rnd0,RND logical list for DDN corresponding to RND 63:0 dependent,RW,Configuration dependent
Table 4-271: por_dn_domain_cxra attributes,por_dn_domain_cxra,[63:0],por_dn_domain_cxra,CXRA logical list for DDN dependent,RW,Configuration dependent
Table 4-272: por_dn_vmf0-15_rnd1 attributes,por_dn_vmf0-15_rnd1,[63:0],snp_destvec1,RN-D bit vector 127:64 corresponding to por_dn_vmf#{index}_ctrl.vmid 64'b0,RW,-
Table 4-273: por_dn_domain_rnd1 attributes,por_dn_domain_rnd1,[63:0],por_dn_domain_rnd1,RND logical list for DDN corresponding to RND 127:64 dependent,RW,Configuration dependent
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[63:36],Reserved,Reserved,RO,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[35:32],pmu_occup1_id,PMU occupancy event selector ID 4'b0000 All 4'b0001 DVM ops 4'b0010 DVM syncs 4'b0,RW,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[31:30],Reserved,Reserved,RO,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[29:24],pmu_event3_id,PMU Event 3 ID; see pmu_event0_id for encodings 5'b0,RW,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[21:16],pmu_event2_id,PMU Event 2 ID; see pmu_event0_id for encodings 5'b0,RW,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[13:8],pmu_event1_id,PMU Event 1 ID; see pmu_event0_id for encodings 5'b0,RW,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 4-274: por_dn_pmu_event_sel attributes,por_dn_pmu_event_sel,[5:0],pmu_event0_id,"PMU Event 0 ID 6'h00 No event 6'h01 Number of TLBI DVM op requests 6'h02 Number of BPI DVM op requests 6'h03 Number of PICI DVM op requests 6'h04 Number of VICI DVM op requests 6'h05 Number of DVM sync requests 6'h06 Number of DVM op requests that were filtered using VMID filtering 6'h07 Number of DVM op requests to RNDs, BPI or PICI/VICI, that were filtered 6'h08 Number of retried REQ 6'h09 Number of SNPs sent to RNs 6'h0a Number of SNPs stalled to RNs due to lack of Crds 6'h0b DVM tracker full counter 6'h0c DVM RNF tracker occupancy counter 6'h0d DVM CXHA tracker occupancy counter 6'h0e DVM Peer DN tracker occupancy counter 6'h0f DVM RNF tracker Alloc 6'h10 DVM CXHA tracker Alloc 6'h11 DVM Peer DN tracker Alloc 6'h12 TXSNP stall due to number outstanding limit 6'h13 RXSNP stall starvation threshold hit 6'h14 TXSNP SYNC stall due to outstanding early completed Op 5'b0",RW,-
Table 4-275: por_hni_node_info attributes,por_hni_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-275: por_hni_node_info attributes,por_hni_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-275: por_hni_node_info attributes,por_hni_node_info,[31:16],node_id,Component node ID dependent,RO,Configuration dependent
Table 4-275: por_hni_node_info attributes,por_hni_node_info,[15:0],node_type,CMN-700 node type identifier dependent,RO,Configuration dependent
Table 4-276: por_hni_child_info attributes,por_hni_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-276: por_hni_child_info attributes,por_hni_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-276: por_hni_child_info attributes,por_hni_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-277: por_hni_secure_register_groups_override attributes,por_hni_secure_register_groups_override,[63:8],Reserved,Reserved,RO,-
Table 4-277: por_hni_secure_register_groups_override attributes,por_hni_secure_register_groups_override,[7],ras_secure_access_override,Allow Non-secure access to Secure RAS registers 1'b0,RW,-
Table 4-277: por_hni_secure_register_groups_override attributes,por_hni_secure_register_groups_override,[6:2],Reserved,Reserved,RO,-
Table 4-277: por_hni_secure_register_groups_override attributes,por_hni_secure_register_groups_override,[1],sam,Allows Non-secure access to Secure SAM registers 1'b0,RW,-
Table 4-277: por_hni_secure_register_groups_override attributes,por_hni_secure_register_groups_override,[0],cfg_ctl,Allows Non-secure access to Secure configuration control register 1'b0,RW,-
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[63:56],pab_logicalid,PUB AUB bridge Logical ID dependent,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[55],Reserved,Reserved,RO,-
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[54],pab_en,PUB AUB bridge enable dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[53],ax_mpam_en,MPAM enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[52],axdata_poison_en,Data poison support on ACE-Lite/AXI4 interface dependent 1'b0 Not supported 1'b1 Supported,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[51:50],a4s_num,Number of AXI4Stream interfaces present dependent,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[49:48],axdata_width,Data width on ACE-Lite/AXI4 interface dependent 2'b00 128 bits 2'b01 256 bits 2'b10 512 bits,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[47:42],Reserved,Reserved,RO,-
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[41:34],num_wr_data_buf,Number of write data buffers in HN-I dependent,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[33:24],num_ax_reqs,Maximum number of outstanding ACE-Lite/AXI4 requests dependent,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[23:16],num_rrt_reqs,Number of CHI RRT request tracker entries in HN-I. dependent,RO,Configuration dependent
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[15:10],Reserved,Reserved,RO,-
Table 4-278: por_hni_unit_info attributes,por_hni_unit_info,[9:0],num_excl,Number of exclusive monitors in HN-I dependent,RO,Configuration dependent
Table 4-279: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[63:36],Reserved,Reserved,RO,-
Table 4-279: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[35:28],num_hnp_wr_wr_data_buf,Number of P2P write data buffers in HN-I. HN-P only. dependent,RO,Configuration dependent
Table 4-279: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[27:18],num_hnp_rd_ax_reqs,Maximum number of outstanding P2P Read ACE-Lite/AXI4 requests. HN-P only. dependent,RO,Configuration dependent
Table 4-279: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[17:8],num_hnp_wr_ax_reqs,Maximum number of outstanding P2P Write ACE-Lite/AXI4 requests. HN-P only. dependent,RO,Configuration dependent
Table 4-279: por_hni_unit_info_1 attributes,por_hni_unit_info_1,[7:0],num_hnp_wr_rrt_reqs,Number of P2P Write CHI RRT request tracker entries. HN-P only. dependent,RO,Configuration dependent
Table 4-280: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[63],Reserved,Reserved,RO,-
Table 4-280: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[62],pos_early_wr_comp_en,Enables early write acknowledgment in Address Region 0; used to improve write performance 1'b1,RW,-
Table 4-280: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[61],pos_early_rdack_en,Enables sending early read receipts from HN-I in Address Region 0; used to improve ordered read performance 1'b1,RW,-
Table 4-280: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[60],ser_devne_wr,Used to serialize Device-nGnRnE writes within Address Region 0 1'b0,RW,-
Table 4-280: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[59],ser_all_wr,Used to serialize all writes within Address Region 0 1'b0,RW,-
Table 4-280: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[58],physical_mem_en,Address Region 0 follows Arm Architecture Reference Manual physical memory ordering guarantees 1'b0,RW,-
Table 4-280: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[57:6],Reserved,Reserved,RO,-
Table 4-280: por_hni_sam_addrregion0_cfg attributes,por_hni_sam_addrregion0_cfg,[5:0],order_region_size,<n>; used to calculate Order Region 0 size within Address Region 0 (2^n*4KB) 6'b111111,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[63],valid,Address Region 1 fields are programmed and valid 1'h0,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[62],pos_early_wr_comp_en,Enables early write acknowledgment in Address Region 1; used to improve write performance 1'b1,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[61],pos_early_rdack_en,Enables sending early read receipts from HN-I in Address Region 1; used to improve ordered read performance 1'b1,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[60],ser_devne_wr,Used to serialize Device-nGnRnE writes within Address Region 1 1'b0,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[59],ser_all_wr,Used to serialize all writes within Address Region 1 1'b0,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[58],physical_mem_en,Address Region 1 follows Arm Architecture Reference Manual physical memory ordering guarantees 1'b0,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[57:56],Reserved,Reserved,RO,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[55:16],base_addr,Address Region 1 base address; [address width-1:12] CONSTRAINT: Must be an integer multiple of the Address Region 1 size. 40'h0,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[15:14],Reserved,Reserved,RO,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[13:8],addr_region_size,<n>; used to calculate Address Region 1 size (2^n*4KB) CONSTRAINT: <n> must be configured so that the Address Region 1 size is less than or equal to 2^(address width). 6'h0,RW,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[7:6],Reserved,Reserved,RO,-
Table 4-281: por_hni_sam_addrregion1_cfg attributes,por_hni_sam_addrregion1_cfg,[5:0],order_region_size,<n>; used to calculate Order Region 1 size within Address Region 1 (2^n*4KB) 6'h0,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[63],valid,Address Region 2 fields are programmed and valid 1'h0,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[62],pos_early_wr_comp_en,Enables early write acknowledgment in Address Region 2; used to improve write performance 1'b1,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[61],pos_early_rdack_en,Enables sending early read receipts from HN-I in Address Region 2; used to improve ordered read performance 1'b1,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[60],ser_devne_wr,Used to serialize Device-nGnRnE writes within Address Region 2 1'b0,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[59],ser_all_wr,Used to serialize all writes within Address Region 2 1'b0,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[58],physical_mem_en,Address Region 2 follows Arm Architecture Reference Manual physical memory ordering guarantees 1'b0,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[57:56],Reserved,Reserved,RO,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[55:16],base_addr,Address Region 2 base address; [address width-1:12] CONSTRAINT: Must be an integer multiple of the Address Region 2 size 40'h0,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[15:14],Reserved,Reserved,RO,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[13:8],addr_region_size,<n>; used to calculate Address Region 2 size (2^n*4KB) CONSTRAINT: <n> must be configured so that the Address Region 2 size is less than or equal to 2^(address width). 6'h0,RW,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[7:6],Reserved,Reserved,RO,-
Table 4-282: por_hni_sam_addrregion2_cfg attributes,por_hni_sam_addrregion2_cfg,[5:0],order_region_size,<n>; used to calculate Order Region 2 size within Address Region 2 (2^n*4KB) 6'h0,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[63],valid,Fields of Address Region 3 are programmed and valid 1'h0,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[62],pos_early_wr_comp_en,Enables early write acknowledgment in Address Region 3; used to improve write performance 1'b1,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[61],pos_early_rdack_en,Enables sending early read receipts from HN-I in Address Region 3; used to improve ordered read performance 1'b1,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[60],ser_devne_wr,Used to serialize Device-nGnRnE writes within Address Region 3 1'b0,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[59],ser_all_wr,Used to serialize all writes within Address Region 3 1'b0,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[58],physical_mem_en,Address Region 3 follows Arm Architecture Reference Manual physical memory ordering guarantees 1'b0,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[57:56],Reserved,Reserved,RO,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[55:16],base_addr,Address Region 3 base address; [address width-1:12] CONSTRAINT: Must be an integer multiple of the Address Region 3 size 40'h0,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[15:14],Reserved,Reserved,RO,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[13:8],addr_region_size,<n>; used to calculate Address Region 3 size (2^n*4KB) CONSTRAINT: <n> must be configured so that the Address Region 3 size is less than or equal to 2^(address width). 6'h0,RW,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[7:6],Reserved,Reserved,RO,-
Table 4-283: por_hni_sam_addrregion3_cfg attributes,por_hni_sam_addrregion3_cfg,[5:0],order_region_size,<n>; used to calculate Order Region 3 size within Address Region 3 (2^n*4KB) 6'h0,RW,-
Table 4-284: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[63:3],Reserved,Reserved,RO,-
Table 4-284: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[2],disable_hnp_excl_err,Disables sending NDE and Error logging on ReadNoSnp and WriteNoSnp Exclusives 1'b0,RW,-
Table 4-284: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[1],crdgnt_priority_posted_en,Enables High priority Credit Grant responses to Posted requests 1'b0,RW,-
Table 4-284: por_hni_cfg_ctl attributes,por_hni_cfg_ctl,[0],reqerr_cohreq_en,Enables sending of NDE response error to RN and logging of error information for the following requests: 1. Coherent Read 2. CleanUnique/MakeUnique 3. Coherent/CopyBack Write 1'b1,RW,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[63:14],Reserved,Reserved,RO,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[13],disable_axid_chaining_p2p_wr,Disables AXID based chaining of PCIe writes in P2P Write slice. HNP only 1'b0,RW,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[12],rni_intm_burst_early_comp_disable,Disables Early COMP to RNI for non-last burst writes 1'b0,RW,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[11:9],Reserved,Reserved,RO,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[8],tnl_disable,Disables RNI-HNI Tunneling in HNI. por_rni_aux_ctl.dis_hni_wr_stream must be set before setting this bit 1'b0,RW,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[7:5],Reserved,Reserved,RO,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[4],side_reader_for_phymem_present,Enables side reader in physical memory range 1'b0,RW,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[3:1],Reserved,Reserved,RO,-
Table 4-285: por_hni_aux_ctl attributes,por_hni_aux_ctl,[0],cg_disable,Disables HN-I architectural clock gates 1'b0,RW,-
Table 4-286: por_hni_errfr attributes,por_hni_errfr,[63:15],Reserved,Reserved,RO,-
Table 4-286: por_hni_errfr attributes,por_hni_errfr,[14:12],CEC,Standard corrected error count mechanism 3'b000: Does not implement standardized error counter 3'b000,RO,-
Table 4-286: por_hni_errfr attributes,por_hni_errfr,[11:10],CFI,Corrected error interrupt 2'b00,RO,-
Table 4-286: por_hni_errfr attributes,por_hni_errfr,[9:8],Reserved,Reserved,RO,-
Table 4-286: por_hni_errfr attributes,por_hni_errfr,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-286: por_hni_errfr attributes,por_hni_errfr,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-286: por_hni_errfr attributes,por_hni_errfr,[3:2],DE,Deferred errors 2'b01,RO,-
Table 4-286: por_hni_errfr attributes,por_hni_errfr,[1:0],ED,Error detection 2'b01,RO,-
Table 4-287: por_hni_errctlr attributes,por_hni_errctlr,[63:9],Reserved,Reserved,RO,-
Table 4-287: por_hni_errctlr attributes,por_hni_errctlr,[8],CFI,Enables corrected error interrupt as specified in por_hni_errfr.CFI 1'b0,RW,-
Table 4-287: por_hni_errctlr attributes,por_hni_errctlr,[7:4],Reserved,Reserved,RO,-
Table 4-287: por_hni_errctlr attributes,por_hni_errctlr,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in por_hni_errfr.FI 1'b0,RW,-
Table 4-287: por_hni_errctlr attributes,por_hni_errctlr,[2],UI,Enables uncorrected error interrupt as specified in por_hni_errfr.UI 1'b0,RW,-
Table 4-287: por_hni_errctlr attributes,por_hni_errctlr,[1],DE,Enables error deferment as specified in por_hni_errfr.DE 1'b0,RW,-
Table 4-287: por_hni_errctlr attributes,por_hni_errctlr,[0],ED,Enables error detection as specified in por_hni_errfr.ED 1'b0,RW,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[63:32],Reserved,Reserved,RO,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[28],Reserved,Reserved,RO,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[26],MV,"por_hni_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[25],Reserved,Reserved,RO,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-288: por_hni_errstatus attributes,por_hni_errstatus,[22:0],Reserved,Reserved,RO,-
Table 4-289: por_hni_erraddr attributes,por_hni_erraddr,[63],NS,Security status of transaction 1'b0,RW,-
Table 4-289: por_hni_erraddr attributes,por_hni_erraddr,[62:52],Reserved,Reserved,RO,-
Table 4-289: por_hni_erraddr attributes,por_hni_erraddr,[51:0],ADDR,Transaction address 52'b0,RW,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[63:57],Reserved,Reserved,RO,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[56:52],LPID,Error logic processor ID 5'b0,RW,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[51:50],Reserved,Reserved,RO,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[49:48],ORDER,Error order 4'b0,RW,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[47:31],Reserved,Reserved,RO,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[30:28],SIZE,Error transaction size 3'b0,RW,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[27:24],MEMATTR,Error memory attributes 4'b0,RW,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[23],Reserved,Reserved,RO,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[22:16],OPCODE,Error opcode 7'b0,RW,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[15],Reserved,Reserved,RO,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[14:4],SRCID,Error source ID 11'b0,RW,-
Table 4-290: por_hni_errmisc attributes,por_hni_errmisc,[3:0],ERRSRC,Error source 4'b0,RW,-
Table 4-291: por_hni_errfr_NS attributes,por_hni_errfr_NS,[63:15],Reserved,Reserved,RO,-
Table 4-291: por_hni_errfr_NS attributes,por_hni_errfr_NS,[14:12],CEC,Standard corrected error count mechanism 3'b000: Does not implement standardized error counter 3'b000,RO,-
Table 4-291: por_hni_errfr_NS attributes,por_hni_errfr_NS,[11:10],CFI,Corrected error interrupt 2'b00,RO,-
Table 4-291: por_hni_errfr_NS attributes,por_hni_errfr_NS,[9:8],Reserved,Reserved,RO,-
Table 4-291: por_hni_errfr_NS attributes,por_hni_errfr_NS,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-291: por_hni_errfr_NS attributes,por_hni_errfr_NS,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-291: por_hni_errfr_NS attributes,por_hni_errfr_NS,[3:2],DE,Deferred errors 2'b01,RO,-
Table 4-291: por_hni_errfr_NS attributes,por_hni_errfr_NS,[1:0],ED,Error detection 2'b01,RO,-
Table 4-292: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[63:9],Reserved,Reserved,RO,-
Table 4-292: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[8],CFI,Enables corrected error interrupt as specified in por_hni_errfr_NS.CFI 1'b0,RW,-
Table 4-292: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 4-292: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in por_hni_errfr_NS.FI 1'b0,RW,-
Table 4-292: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[2],UI,Enables uncorrected error interrupt as specified in por_hni_errfr_NS.UI 1'b0,RW,-
Table 4-292: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[1],DE,Enables error deferment as specified in por_hni_errfr_NS.DE 1'b0,RW,-
Table 4-292: por_hni_errctlr_NS attributes,por_hni_errctlr_NS,[0],ED,Enables error detection as specified in por_hni_errfr_NS.ED 1'b0,RW,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[28],Reserved,Reserved,RO,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[26],MV,"por_hni_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and 1'b0",W1C,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[25],Reserved,Reserved,RO,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-293: por_hni_errstatus_NS attributes,por_hni_errstatus_NS,[22:0],Reserved,Reserved,RO,-
Table 4-294: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[63],NS,Security status of transaction 1'b0,RW,-
Table 4-294: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[62:52],Reserved,Reserved,RO,-
Table 4-294: por_hni_erraddr_NS attributes,por_hni_erraddr_NS,[51:0],ADDR,Transaction address 52'b0,RW,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[63:57],Reserved,Reserved,RO,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[56:52],LPID,Error logic processor ID 5'b0,RW,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[51:50],Reserved,Reserved,RO,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[49:48],ORDER,Error order 4'b0,RW,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[47:31],Reserved,Reserved,RO,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[30:28],SIZE,Error transaction size 3'b0,RW,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[27:24],MEMATTR,Error memory attributes 4'b0,RW,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[23],Reserved,Reserved,RO,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[22:16],OPCODE,Error opcode 7'b0,RW,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[15],Reserved,Reserved,RO,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[14:4],SRCID,Error source ID 11'b0,RW,-
Table 4-295: por_hni_errmisc_NS attributes,por_hni_errmisc_NS,[3:0],ERRSRC,Error source 4'b0,RW,-
Table 4-296: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 4-296: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[29:24],pmu_event3_id,HN-I PMU Event 3 select; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-296: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 4-296: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[21:16],pmu_event2_id,HN-I PMU Event 2 select; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-296: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 4-296: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[13:8],pmu_event1_id,HN-I PMU Event 1 select; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-296: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 4-296: por_hni_pmu_event_sel attributes,por_hni_pmu_event_sel,[5:0],pmu_event0_id,HN-I PMU Event 0 select 6'h00 No event 6'h20 RRT read occupancy count overflow 6'h21 RRT write occupancy count overflow 6'h22 RDT read occupancy count overflow 6'h23 RDT write occupancy count overflow 6'h24 WDB occupancy count overflow 6'h25 RRT read allocation 6'h26 RRT write allocation 6'h27 RDT read allocation 6'h28 RDT write allocation 6'h29 WDB allocation 6'h2A RETRYACK TXRSP flit sent 6'h2B ARVALID set without ARREADY event 6'h2C ARREADY set without ARVALID event 6'h2D AWVALID set without AWREADY event 6'h2E AWREADY set without AWVALID event 6'h2F WVALID set without WREADY event 6'h30 TXDAT stall (TXDAT valid but no link credit available) 6'h31 Non-PCIe serialization event 6'h32 PCIe serialization event NOTE: All other encodings are reserved. 6'b0,RW,-
Table 4-297: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 4-297: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[29:24],pmu_event3_id,"P2P Slice PMU Event 3 select; see pmu_event0_id for encodings"" 6'b0",RW,-
Table 4-297: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 4-297: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[21:16],pmu_event2_id,P2P Slice PMU Event 2 select; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-297: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 4-297: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[13:8],pmu_event1_id,P2P Slice PMU Event 1 select; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-297: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 4-297: por_hnp_pmu_event_sel attributes,por_hnp_pmu_event_sel,[5:0],pmu_event0_id,P2P Slice PMU Event 0 select 6'h00 No event 6'h01 RRT write occupancy count overflow 6'h02 RDT write occupancy count overflow 6'h03 WDB occupancy count overflow 6'h04 RRT write allocation 6'h05 RDT write allocation 6'h06 WDB allocation 6'h07 without AWREADY event 6'h08 AWREADY set without AWVALID event 6'h09 WVALID set without WREADY event 6'h11 RRT read occupancy count overflow 6'h12 RDT read occupancy count overflow 6'h13 RRT read allocation 6'h14 RDT read allocation 6'h15 ARVALID set without ARREADY event 6'h16 ARREADY set without ARVALID event NOTE: All other encodings are reserved. 6'b0,RW,-
Table 4-298: cmn_hns_node_info attributes,cmn_hns_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-298: cmn_hns_node_info attributes,cmn_hns_node_info,[47:32],logical_id,$logical_id_description dependent,RO,Configuration dependent
Table 4-298: cmn_hns_node_info attributes,cmn_hns_node_info,[31:16],node_id,$node_id_description dependent,RO,Configuration dependent
Table 4-298: cmn_hns_node_info attributes,cmn_hns_node_info,[15:0],node_type,$node_type_description dependent,RO,Configuration dependent
Table 4-299: cmn_hns_child_info attributes,cmn_hns_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-299: cmn_hns_child_info attributes,cmn_hns_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-299: cmn_hns_child_info attributes,cmn_hns_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[63:9],Reserved,Reserved,RO,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[8],pa2setaddr_ctl,Allow Non-secure access to Secure PA2SETADDR registers 1'b0,RW,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[7],ras_secure_access_override,Allow Non-secure access to Secure RAS registers 1'b0,RW,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[6],partner_scratch_override,Allows Non-secure access to Secure Partner scratch registers 1'b0,RW,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[5],slcsf_dbgrd,Allows Non-secure access to Secure SLC/SF debug read registers 1'b0,RW,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[4],sam_control,Allows Non-secure access to Secure HN-F SAM control registers 1'b0,RW,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[3],slc_lock_ways,Allows Non-secure access to Secure cache way locking registers 1'b0,RW,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[2],ppu,Allows Non-secure access to Secure power policy registers 1'b0,RW,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[1],cfg_ctl,Allows Non-secure access to Secure configuration control register (cmn_hns_cfg_ctl) 1'b0,RW,-
Table 4-300: cmn_hns_secure_register_groups_override attributes,cmn_hns_secure_register_groups_override,[0],qos,Allows Non-secure access to Secure QoS registers 1'b0,RW,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[63:60],Reserved,Reserved,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[59:54],sf_num_ways,Number of cache ways in the SF,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[53:49],mpam_num_csumon,Number of Cache Storage Usage Monitors for MPAM dependent,RO,Configuration dependent
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[48],mpam_s_pmg,MPAM Secure supported PMGs 1'b0 1 PMG 1'b1 2 S PMG,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[47:44],mpam_s_partid,MPAM Secure supported PARTIDs 4'b0000 1 S PARTID 4'b0001 2 S PARTID 4'b0010 4 S PARTID 4'b0011 8 S PARTID 4'b0100 16 S PARTID 4'b0101 32 S PARTID 4'b0110 64 S PARTID 4'b0111 128 S PARTID 4'b1000 256 S PARTID 4'b1001 512 S PARTID,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[43],mpam_ns_pmg,MPAM Non-secure supported PMGs 1'b0 1 NS PMG 1'b1 2 NS PMG,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[42:39],mpam_ns_partid,MPAM Non-secure supported PARTIDs 4'b0000 1 NS PARTID 4'b0001 2 NS PARTID 4'b0010 4 NS PARTID 4'b0011 8 NS PARTID 4'b0100 16 NS PARTID 4'b0101 32 NS PARTID 4'b0110 64 NS PARTID 4'b0111 128 NS PARTID 4'b1000 256 NS PARTID 4'b1001 512 NS PARTID,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[38:31],num_poc_entries,Number of POCQ entries dependent,RO,Configuration dependent
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[30:23],Reserved,Reserved,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[22:20],data_ram_latency,SLC data RAM latency (in cycles),RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[19],Reserved,Reserved,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[18:16],tag_ram_lat,SLC tag RAM latency (in cycles),RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[15:13],Reserved,Reserved,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[12:8],slc_num_ways,Number of cache ways in the SLC,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[7],Reserved,Reserved,RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[6:4],sf_size,SF size 3'b000 ( 32KB * sf_num_ways) 3'b001 ( 64KB * sf_num_ways) 3'b010 ( 128KB * sf_num_ways) 3'b011 ( 256KB * sf_num_ways) 3'b101 ( 512KB * sf_num_ways),RO,-
Table 4-301: cmn_hns_unit_info attributes,cmn_hns_unit_info,[3:0],slc_size,SLC size 4'b0000 No SLC 4'b0001 128KB 4'b0010 256KB 4'b0011 512KB 4'b0100 1MB 4'b0101 1.5MB 4'b0110 2MB 4'b0111 3MB 4'b1000 4MB 4'b1001 384KB,RO,-
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[63:60],Reserved,Reserved,RO,-
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[59:48],num_excl,Number of exclusive monitors,RO,-
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[47:39],Reserved,Reserved,RO,-
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[38:35],hnsam_custom_regs,Number of customer specific registers for customer implemented logic dependent,RO,Configuration dependent
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[34:30],hnsam_rcomp_lsb,"Defines the minimum size of HTG when POR_HNSAM_RCOMP_EN_PARAM = 1, 20 value defines minimum size dependent as 1MB and 26 value defines minimum size as 64MB",RO,Configuration dependent
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[29],hnsam_rcomp_en,Enable Range based address comparison for HNSAM HTG/Nonhashed groups. Program start address and end address dependent,RO,Configuration dependent
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[28],hnsam_default_hashed_region_en,"Enable default hashed group for HNSAM. To support backward compatible, set this parameter dependent",RO,Configuration dependent
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[27:23],hnsam_num_htg_regions,Number of HTG regions supported by the HNSAM dependent,RO,Configuration dependent
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[22:16],hnsam_num_nonhash_regions,Number of non-hashed regions supported by the HNSAM dependent,RO,Configuration dependent
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[15:8],hns_sf_rnf_vector_width,Total Number of bits in RNF tracking vector in the Snoop Filter (Total SF_VEC_WIDTH = (TOTAL_RNF/ dependent HNS_MAX_CLUSTER_PARAM)+HNS_SF_ADD_VECTOR_WIDTH),RO,Configuration dependent
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[7:4],Reserved,Reserved,RO,-
Table 4-302: cmn_hns_unit_info_1 attributes,cmn_hns_unit_info_1,[3:0],hns_max_rnf_per_cluster,Describes the maximum number of RN-F's in a single cluster dependent,RO,Configuration dependent
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[63:52],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[51],slc_victim_clean_tag_transfer_en,"When set, HNS propagates clean tag to SN when SLC victim has clean tag 1'b0",RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[50],hns_use_excl_mon_snoopable_en,"When set, HNS uses exclusive monitor for snoopable traffic in imprecise SF modes 1'b0",RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[49],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[48],hns_mte_no_sn_match,"When set, HNS does MTE match locally without propagating to SN 1'b0",RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[47],hns_rd_migrate_on_sfmiss,Migrates a read from LCC/SLC if sf miss 1'b1,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[46],poison_on_mem_addr_dec_err_en,"When set, set poison in read data for CXL address decode error 1'b1",RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[45],ue_on_mem_addr_dec_err,Log CXL address decode error as UE in error register 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[44],delay_cacheable_wns_comp,Sends late completion for cacheable WriteNoSnoop 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[43],alloc_on_pcie_wr_ptl,Forces HBT PCIE partial writes to allocate in SLC 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[42],lbt_honor_wr_alloc_on_hit,"Forces LBT Write requests to honor wlu_alloc_on_hit, rnf_wr_alloc_on_hit, and rni_wr_alloc_on_hit 1'b0",RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[41],rni_wr_alloc_on_hit,Forces RNI Write requests to allocate if the line hit in SLC 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[40],rnf_wr_alloc_on_hit,Forces RNF Write requests to allocate if the line hit in SLC 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[39],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[38],hns_stash_snp_dis,Disables stashing snoop in HNS when set to 1'b1 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[37],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[36],hns_metadata_mode_dis,Disables the METADATA features in HNS when set to 1'b1 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[35],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[34],sf_rnf_vec_precise_mode_en,Enables the snoop filter's precise RNF vector in clustered mode when set to 1'b1 1'b1,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[33],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[32],sf_rn_cluster_mode_en,Enables the snoop filter clustering of the RN-F ID's using programmable registers 1'b1,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[31:25],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[24],hns_mte_mode_dis,Disables the MTE features in HNS when set to 1'b1 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[23:19],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[18],hns_slc_mpam_ccap_enable,"Enable MPAM Cache Capacity Partitioning for SLC 1'b1 Cache Capacity Partitioning is enabled if supported in Hardware. 1'b0 Cache Capacity Partitioning is disabled for SLC. NOTE: If MPAM is disabled at build time, this bit has no meaning. 1'b0",RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[17],hns_slc_mpam_cpor_enable,"Enable MPAM Cache Portion Partitioning for SLC 1'b1 Cache Portion Partitioning is enabled if supported in Hardware. 1'b0 Cache Portion Partitioning is disabled for SLC. . NOTE: If MPAM is disabled at build time, this bit has no meaning. 1'b0",RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[16],hns_adv_cbusy_mode_en,Enables the advanced features of HNS CBusy handling 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[15:13],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[12],hns_pcmo_pop_en,Terminates PCMO in HNS when this bit is set to 1'b1 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[11],hns_dmt_disable,Disables DMT when set 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[10],hns_ocm_allways_en,Enables all SLC ways with OCM 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[9],hns_ocm_en,Enables region locking with OCM support 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[8],ncdevcmo_mc_comp,"Disables HN-F completion when set NOTE: When set, HN-F sends completion for the following transactions received after completion from SN: 1. Non-Cacheable WriteNoSnp 2. Device WriteNoSnp 3. CMO (cache maintenance operations) CONSTRAINT: When this bit is set, por_rni_cfg_ctl.dis_ncwr_stream and por_rnd_cfg_ctl.dis_ncwr_stream must also be set. 1'b0",RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[7],data_ecc_scrub_disable,Disables data single-bit ECC error scrubbing for non-migrating reads when set 1'b1,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[6],sf_ecc_scrub_disable,Disables SF tag single-bit ECC error scrubbing when set 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[5],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[4],slc_tag_ecc_scrub_disable,Disables SLC tag single-bit ECC error scrubbing when set 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[3],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[2],pois_dis,Disables parity error data poison when set 1'b0,RW,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[1],Reserved,Reserved,RO,-
Table 4-303: cmn_hns_cfg_ctl attributes,cmn_hns_cfg_ctl,[0],ecc_disable,Disables SLC and SF ECC generation/detection when set 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[63:62],mru_excl_lsc_ctl,MRU Exclusive control for LSC. 2'b00,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[61],slc_ecc_pipe_mode_dis,Disables inline ECC pipe mode in SLC. CONSTRAINT: Must be programmed at boot time. 1'b1,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[60],hns_rpu_to_rnsd_enable,Enables HN-F to treat ReadPrefUnique ops as ReadNotSharedDirty 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[59],hns_slc_mpam_ccap_enable,"Enable MPAM Cache Capacity Partitioning for SLC 1'b1 Cache Capacity Partitioning is enabled if supported in Hardware. 1'b0 Cache Capacity Partitioning is disabled for SLC. NOTE: This bit moved to cfg_ctl and will be removed in future version of ICN. NOTE: If MPAM is disabled at build time, this bit has no meaning. 1'b0",RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[58],hns_slc_mpam_cpor_enable,"Enable MPAM Cache Portion Partitioning for SLC 1'b1 Cache Portion Partitioning is enabled if supported in Hardware. 1'b0 Cache Portion Partitioning is disabled for SLC. . NOTE: This bit moved to cfg_ctl and will be removed in future version of ICN. NOTE: If MPAM is disabled at build time, this bit has no meaning. 1'b0",RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[57],hns_poc_atomic_fwd_dis,Disable the atomic data forwarding in POCQ 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[56],hns_ord_stash_disable,Disables stash operation for ordered write stash requests 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[55],hns_shared_intv_disable,Disables snoop requests to CHIB RN-F with shared copy dependent,RW,Configuration dependent
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[54],hns_slc_mpamid_as_lru_thread,Use MPAM PARTID as ThreadID for Thread Aware eLRU 1'b1 ThreadID is based on MPAM PARTID+NS for Thread Aware eLRU. 1'b0 ThreadID is based on LPID+LID for Thread Aware eLRU. Note: MPAM PARTID is used only if MPAM is enabled. 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[53],hns_slc_ta_lru_enable,"Thread Aware eLRU enable 1'b0 ThreadID used for eLRU is zero. 1'b1 ThreadID used for eLRU is based on MPAMID or LPID+LID. Note: If SLC size is less than 256KB, this bit is ignore. 1'b0",RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[52:51],hns_slc_lru_dualmode_insert_value,Insertion value for Dual mode eLRU NOTE: Default is 2'b11. 2'b11,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[50:49],hns_slc_lru_staticmode_insert_value,Insertion value for Static mode eLRU NOTE: Default is 2'b10. 2'b10,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[48:47],hns_slc_lru_slcsrc_insert_value,Insertion value if SLC source bit is set NOTE: Default is 2'b00. 2'b00,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[46:45],hns_slc_lru_sel_cnt_value,Selection counter value for eLRU to determine which group policy is more effective 2'b00 Sel counter is like an 8-bit range; upper limit is 255; middle point is 128 2'b01 Sel counter is like a 9-bit range; upper limit is 511; middle point is 256 2'b10 Sel counter is like a 10-bit range; upper limit is 1023; middle point is 512 2'b11 Sel counter is like an 11-bit range; upper limit is 2047; middle point is 1024 2'b10,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[44:43],hns_slc_lru_set_groups,"Number of sets in monitor group for enhance LRU 2'b00 16 2'b01 32 2'b10 64 2'b11 128 NOTE: Default is 32 sets per monitor group. If cache size is small (128KB or less), there would be only one set per group. 2'b01",RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[42],hns_slc_lru_victim_disable,Disable enhanced LRU based victim selection for SLC 1'b0 SLC victim selection is based on eLRU. 1'b1 SLC victim selection is based on LFSR. NOTE: Victim selection for SF is always LFSR-based. 1'b1,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[41],hns_slc_victim_qos_high,SLC victim QoS behavior for SN write request 1'b0 Each victim inherits the QoS value of the request which caused it 1'b1 All victims use high QoS class (14) 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[40],hns_sf_snp_vec_disable,Disables SF snoop vector when set 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[39:37],Reserved,Reserved,RO,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[36],hns_cu_excl_opt_en,CleanUnique exclusive optimization enable 1'b1,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[35:33],Reserved,Reserved,RO,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[32],hns_rd_excl_opt_en,ReadNotSharedDirty exclusive optimization enable 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[31:17],Reserved,Reserved,RO,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[16],hns_poison_intr_en,Enables reporting an interrupt by HN-F when poison is detected at SLC dependent,RW,Configuration dependent
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[15],hns_dct_disable,Disables DCT when set dependent,RW,Configuration dependent
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[14],wlu_alloc_on_hit,Forces WLU requests to allocate if the line hit in SLC 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[13],sf_disable,Disables SF 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[12],cg_disable,Disables HN-F architectural clock gates 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[11],slc_por_init_disable,Disables SLC and SF initialization on Reset 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[10],frz_mon_on_ovfl,Freezes the exclusive monitors 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[9],dis_seqreq_coll,- 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[8],dis_likelysh,Disables Likely Shared based allocations 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[7],hns_stash_disable,Disables HN-F stash support dependent,RW,Configuration dependent
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[6],dis_snp_once,"When set, disables SnpOnce and converts to SnpShared dependent",RW,Configuration dependent
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[5],non_sh_no_alloc,Disables SLC allocation for non-shareable cacheable transactions when set 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[4],io_read_no_alloc,"When set, disables ReadOnce and ReadNoSnp allocation in SLC from RN-Is 1'b0",RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[3],Reserved,Reserved,RO,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[2],no_wu_alloc,Disables WriteUnique/WriteLineUnique allocations in SLC when set 1'b0,RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[1],hns_honor_ewa,"When set, postpones completion for writes where EWA=0 in the request until HN-F receives completion from MC or SBSX 1'b1",RW,-
Table 4-304: cmn_hns_aux_ctl attributes,cmn_hns_aux_ctl,[0],hns_only_mode,Enables HN-F only mode; disables SLC and SF when set 1'b0,RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[63:50],Reserved,Reserved,RO,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[49:40],hns_max_snoops_per_ha,HNS will use the register value instead of the parameter to control Max snoops per HA dependent,RW,Configuration dependent
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[39],Reserved,Reserved,RO,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[38],hns_always_dbidcomp_ha_en,"When set, HNS will combine DBID and Comp response for all writeunique requests from CXHA to post SLC/SF lookup and snoops 1'b0",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[37],Reserved,Reserved,RO,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[36],hns_mc_wr_l3byp_dis,"When set, disables l3 bypass path to mc request for writes 1'b0",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[35:29],hns_class_based_pocq_arb_dis,Disables Class based arbitration for various POCQ arbiters. For each bit: 1'b0 Use Class based arbitration 1'b1 Use QoS based arbitration Legacy mode. 7'b0000000,RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[28],hns_txrsp_comp_bypass_dis,"When set, TXRSP COMP bypass gets disabled for WEOE/EVICT 1'b1",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[27],hns_nc_cmo_atomics_snpme_en,"When set to 1, all incoming non-cachable atomics and cmo's from RNF will be back-snooped 1'b0",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[26],hns_nonalloc_wr_snpclninv_dis,Disable the snp type of snp_cln_inv on non-allocating writes. Send snp_uniq instead 1'b0,RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[25],hns_be_all_ones_opt_dis,Disable the optimizations related to BE=1's hint on WR_PTL from RNI 1'b0,RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[24:23],hns_l3_replay_slow_mode_cnt_limit,"L3 arbitration throttle count limit, when enabled. 00 L3 Throttle is enabled after 512 setway haz replays 01 L3 Throttle is enabled after 1024 setway haz replays 10 L3 Throttle is enabled after 2048 setway haz replays 11 L3 Throttle is enabled after 4096 setway haz replays 2'b00",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[22],hns_l3_replay_slow_mode_en,"Enables L3 arbitration slow mode in case of constant replays, when set to 1'b1 1'b0",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[21],hns_sf_precise_setway_en,"Enables Precise setway hazard, when set to 1'b1 1'b0",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[20],hns_mte_memattr_nc_tag_drop_en,"Enables HNS to drop any dirty tags for Non-Cacheable memory, when set to 1'b1 1'b0",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[19:18],Reserved,Reserved,RO,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[17],hns_mte_wrnosnp_txr_tag_drop_en,"When set to 1'b1, HNS will drop clean tags from a WriteNoSnp with tagop Transfer 1'b0",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[16],hns_mte_memattr_cache_mode_en,"When set to 1'b1, it enables HNS to convert Non-cacheable requests to cacheable if MTE tags are required 1'b1",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[15:8],Reserved,Reserved,RO,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[7],hns_slc_repl_hint_use_en,1'b0 Interconnect generated SLC Replacement hints are used for eLRU. 1'b1 RN-F provided SLC Replacement hints are used for eLRU. 1'b1,RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[6:5],hns_mpam_softlim_value,"2'b00 Soft limit is 0% below hardlimit 2'b01 Soft limit is 3.13% (1/32) below hardlimit 2'b10 Soft limit is 6.25% (1/16) below hardlimit 2'b11 Soft limit is 9.38% (3/32) below hardlimit NOTE: Default is 3.13% below hardlimit. If CMAX value set is at or below 12.5%, soft limit is ignored. 2'b01",RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[4],hns_force_flush_pcmo_deep_en,Make PCMO request for SLC and SF flush generated SN writes as Deep PCMO. CONSTRAINT: hns_force_flush_pcmo_deep_en is valid only if hns_force_flush_pcmo_en bit is set. CONSTRAINT: This bit can be set only if ALL SNs in the system support deep attribute. 1'b0,RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[3],hns_force_flush_pcmo_en,Generate PCMO request for SLC and SF flush generated SN writes 1'b0,RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[2],hns_force_flush_ewa0_en,Force SLC and SF flush to use EWA 0 for SN writes 1'b0,RW,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[1],Reserved,Reserved,RO,-
Table 4-305: cmn_hns_aux_ctl_1 attributes,cmn_hns_aux_ctl_1,[0],hns_chic_rdnosnpsep_dis,Disables separation of Data and Comp in CHIC mode 1'b0,RW,-
Table 4-306: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[63],hns_cbusy_mtbit_exclude_rni,Exclude RNI sources in multi-source mode 1'b0,RW,-
Table 4-306: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[62:49],Reserved,Reserved,RO,-
Table 4-306: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[48],hns_cbusy_rd_wr_types_en,"When set, CBusy for Reads and Writes are handled independently. The thresholds specified in this register are used for Read request types in POCQ 1'b0",RW,-
Table 4-306: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[47:24],Reserved,Reserved,RO,-
Table 4-306: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[23:16],hns_cbusy_high_limit,POCQ limit for CBusy High dependent,RW,Configuration dependent
Table 4-306: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[15:8],hns_cbusy_med_limit,POCQ limit for CBusy Med dependent,RW,Configuration dependent
Table 4-306: cmn_hns_cbusy_limit_ctl attributes,cmn_hns_cbusy_limit_ctl,[7:0],hns_cbusy_low_limit,POCQ limit for CBusy Low dependent,RW,Configuration dependent
Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[63:30],Reserved,Reserved,RO,-
Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[29:24],hns_txrsp_fastpath_weight,Fastpath response weights for TXRSP channel 6'b111111,RW,-
Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[23:22],Reserved,Reserved,RO,-
Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[21:16],hns_txrsp_req_retry_weight,Request retry response weights for TXRSP channel 6'b000001,RW,-
Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[15:14],Reserved,Reserved,RO,-
Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[13:8],hns_txrsp_stgnt_weight,Static Credit Grant response weights for TXRSP channel 6'b000001,RW,-
Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[7:6],Reserved,Reserved,RO,-
Table 4-307: cmn_hns_txrsp_arb_weight_ctl attributes,cmn_hns_txrsp_arb_weight_ctl,[5:0],hns_txrsp_pocq_weight,POCQ response weights for TXRSP channel 6'b000001,RW,-
Table 4-308: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[63:16],Reserved,Reserved,RO,-
Table 4-308: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[15:8],poc_high_watermark,Number of POCQ entries when it is considered high occupancy dependent,RW,Configuration dependent
Table 4-308: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[7:4],Reserved,Reserved,RO,-
Table 4-308: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[3],mt_alt_mode_en,Enable CBusy[2] alternate reporting mode: 1'b0 POCQ has requests from more than one source 1'b1 POCQ Occupancy is higher that the poc_high_watermark 1'b0,RW,-
Table 4-308: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[2],cbusy_alt_mode_en,"Enalbes an alternate mode of SN CBusy[1:0] capture for mpam_tbl_en=1 mode: 1'b0 For each MPAM partID, CBusy[1:0] = SN_CBusy[1:0] 1'b1 For each MPAM partID, CBusy[1] = SN's CBusy[2], CBusy[0] = (SN_CBusy[1] & SN_CBusy[0]) 1'b0",RW,-
Table 4-308: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[1],Reserved,Reserved,RO,-
Table 4-308: cmn_hns_cbusy_mode_ctl attributes,cmn_hns_cbusy_mode_ctl,[0],mpam_tbl_en,Enables cbusy reporting based on MPAM part ID 1'b0,RW,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[63:23],Reserved,Reserved,RO,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[22:16],hns_lcc_cmax_allowed,Maximum cache capicity usage in fixed-point fraction of the cache capacity by LBT lines 7'b1111111,RW,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[15],Reserved,Reserved,RO,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[14:8],hns_slc_cmax_allowed,Maximum cache capicity usage in fixed-point fraction of the cache capacity by HBT lines 7'b1111111,RW,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[7:5],Reserved,Reserved,RO,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[4],dirty_victim_non_alloc_en,"When HNS issues dirty CopyBack writes for LCC victim or SFBI, set non-allocating type 1'b0",RW,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[3],hns_ds_weoe_no_data_enable,"When HNS issues WriteEvictOrEvict downstream, force no data transfer if config bit is set 1'b0",RW,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[2],hns_lbt_lb_pbha_downstream_rxdat_enable,Takes LB/PBHA values from downstream RXDAT for LBT lines 1'b0,RW,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[1],Reserved,Reserved,RO,-
Table 4-309: cmn_hns_lbt_cfg_ctl attributes,cmn_hns_lbt_cfg_ctl,[0],hns_lbt_dmt_disable,Disables DMT when set 1'b0,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[63:58],Reserved,Reserved,RO,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[57],hns_send_compack_aft_alldat,Enables sending CompAck after all data beats are received 1'b0,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[56],hns_txreq_cu_full_be_disable,Disables LCC always getting ownership by CleanUnique for streaming writes with full BE. 1'b0,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[55],Reserved,Reserved,RO,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[54],hns_cs_lcc_drop_enable,Enables LCC to drop clean copy after writing dirty data for CleanShared. 1'b1,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[53],hns_sf_way_reserve_disable,Disables SF reserved way for HBT lines in HNS mode and allow LBT lines to take all ways in SF. 1'b0,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[52],hns_slc_way_reserve_disable,Disables SLC reserved way for HBT lines in HNS mode and allow LBT lines to take all ways in system cache. 1'b0,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[51],hns_lcc_clean_victim_disable,Disables LCC sending clean eviction to Home Node. 1'b0,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[50],hns_sf_victim_lcc_lookup_disable,Disables LCC lookup for a SF victim. 1'b0,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[49],Reserved,Reserved,RO,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[48],hns_txreq_mru_disable,Disables sending MRU opcode downstream. Use RDUNIQ instead 1'b0,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[47:30],Reserved,Reserved,RO,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[29:20],hns_req_op_downgrade,Downgrades req opcode when set 10'h000,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[19:13],Reserved,Reserved,RO,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[12:3],hns_snp_opcode_disable,Disables support for RXSNP different snoop opcodes and changes to similar snoop opcode when set 10'h000,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[2],hns_stashing_snp_disable,Disables Stashing type of snoops when set for RXSNP 1'b1,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[1],hns_forwarding_snp_disable,Disables Forwarding type of snoops when set for RXSNP 1'b1,RW,-
Table 4-310: cmn_hns_lbt_aux_ctl attributes,cmn_hns_lbt_aux_ctl,[0],hns_lbt_dct_disable,Disables DCT when set 1'b0,RW,-
Table 4-311: cmn_hns_ppu_pwpr attributes,cmn_hns_ppu_pwpr,[32:9],Reserved,Reserved,RO,-
Table 4-311: cmn_hns_ppu_pwpr attributes,cmn_hns_ppu_pwpr,[8],dyn_en,Dynamic transition enable 1'b0,RW,-
Table 4-311: cmn_hns_ppu_pwpr attributes,cmn_hns_ppu_pwpr,[7:4],op_mode,HN-F operational power mode 4'b0011 FAM 4'b0010 HAM 4'b0001: SFONLY 4'b0000 NOSFSLC 4'b0,RW,-
Table 4-311: cmn_hns_ppu_pwpr attributes,cmn_hns_ppu_pwpr,[3:0],policy,HN-F power mode policy 4'b1000 ON 4'b0111 FUNC_RET 4'b0010: MEM_RET 4'b0000 OFF 4'b0,RW,-
Table 4-312: cmn_hns_ppu_pwsr attributes,cmn_hns_ppu_pwsr,[32:9],Reserved,Reserved,RO,-
Table 4-312: cmn_hns_ppu_pwsr attributes,cmn_hns_ppu_pwsr,[8],dyn_en_status,Dynamic transition status 1'b0,RO,-
Table 4-312: cmn_hns_ppu_pwsr attributes,cmn_hns_ppu_pwsr,[7:4],op_mode_status,HN-F operational mode status 4'b0011 FAM 4'b0010 HAM 4'b0001: SFONLY 4'b0000 NOSFSLC 4'b0,RO,-
Table 4-312: cmn_hns_ppu_pwsr attributes,cmn_hns_ppu_pwsr,[3:0],pow_status,HN-F power mode status 4'b1000 ON 4'b0111 FUNC_RET 4'b0010: MEM_RET 4'b0000 OFF 4'b0,RO,-
Table 4-313: cmn_hns_ppu_misr attributes,cmn_hns_ppu_misr,[32:1],Reserved,Reserved,RO,-
Table 4-313: cmn_hns_ppu_misr attributes,cmn_hns_ppu_misr,[0],pcsmaccept_status,HN-F RAM PCSMACCEPT status 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[32:30],Reserved,Reserved,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[29],dyn_wrm_rst_spt,Dynamic warm_rst support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[28],dyn_all_on_spt,Dynamic on support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[27],dyn_fnc_ret_spt,Dynamic func_ret support 1'b1,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[26],dyn_full_ret_spt,Dynamic full_ret support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[25],dyn_mem_off_spt,Dynamic mem_off support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[24],dyn_lgc_ret_spt,Dynamic logic_ret support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[23],dyn_mem_ret_emu_spt,Dynamic mem_ret_emu support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[22],dyn_mem_ret_spt,Dynamic mem_ret support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[21],dyn_off_emu_spt,Dynamic off_emu support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[20],dyn_all_off_spt,Dynamic off support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[19],Reserved,Reserved,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[18],sta_dbg_recov_spt,Static dbg_recov support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[17],sta_wrm_rst_spt,Static warm_rst support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[16],sta_all_on_spt,Static on support 1'b1,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[15],sta_fnc_ret_spt,Static func_ret support 1'b1,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[14],sta_full_ret_spt,Static full_ret support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[13],sta_mem_off_spt,Static mem_off support 1'b1,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[12],sta_lgc_ret_spt,Static logic_ret support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[11],sta_mem_ret_emu_spt,Static mem_ret_emu support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[10],sta_mem_ret_spt,Static mem_ret support 1'b1,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[9],sta_off_emu_spt,Static off_emu support 1'b0,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[8],sta_all_off_spt,Static off support 1'b1,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[7:4],num_opmodes,Number of operational modes 4'b0100,RO,-
Table 4-314: cmn_hns_ppu_idr0 attributes,cmn_hns_ppu_idr0,[3:0],devchan,Number of device interface channels 1'b0,RO,-
Table 4-315: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[32:4],Reserved,Reserved,RO,-
Table 4-315: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[3],dyn_policy_min_irq_spt,Dynamic minimum policy interrupt support 1'b0,RO,-
Table 4-315: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[2],off_lock_spt,Off and mem_ret lock support 1'b0,RO,-
Table 4-315: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[1],sw_dev_del_config_spt,Software device delay control configuration support 1'b0,RO,-
Table 4-315: cmn_hns_ppu_idr1 attributes,cmn_hns_ppu_idr1,[0],pwr_mode_entry_del_spt,Power mode entry delay support 1'b0,RO,-
Table 4-316: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[32],Reserved,Reserved,RO,-
Table 4-316: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[31:20],product_id,Implementation identifier 12'h434,RO,-
Table 4-316: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[19:16],variant,Implementation variant 4'h0,RO,-
Table 4-316: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[15:12],revision,Implementation revision 4'h0,RO,-
Table 4-316: cmn_hns_ppu_iidr attributes,cmn_hns_ppu_iidr,[11:0],implementer,Arm implementation 12'h43B,RO,-
Table 4-317: cmn_hns_ppu_aidr attributes,cmn_hns_ppu_aidr,[32:8],Reserved,Reserved,RO,-
Table 4-317: cmn_hns_ppu_aidr attributes,cmn_hns_ppu_aidr,[7:4],arch_rev_major,PPU architecture major revision 4'h1,RO,-
Table 4-317: cmn_hns_ppu_aidr attributes,cmn_hns_ppu_aidr,[3:0],arch_rev_minor,PPU architecture minor revision 4'h1,RO,-
Table 4-318: cmn_hns_ppu_dyn_ret_threshold attributes,cmn_hns_ppu_dyn_ret_threshold,[63:12],Reserved,Reserved,RO,-
Table 4-318: cmn_hns_ppu_dyn_ret_threshold attributes,cmn_hns_ppu_dyn_ret_threshold,[11:0],dyn_ret_threshold,HN-F RAM idle cycle count threshold 32'b0,RW,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[63:32],Reserved,Reserved,RO,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[31:28],highhigh_max_qos_val,Maximum value for HighHigh QoS class 4'hF,RO,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[27:24],highhigh_min_qos_val,Minimum value for HighHigh QoS class 4'hF,RO,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[23:20],high_max_qos_val,Maximum value for High QoS class 4'hE,RO,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[19:16],high_min_qos_val,Minimum value for High QoS class 4'hC,RO,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[15:12],med_max_qos_val,Maximum value for Medium QoS class 4'hB,RO,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[11:8],med_min_qos_val,Minimum value for Medium QoS class 4'h8,RO,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[7:4],low_max_qos_val,Maximum value for Low QoS class 4'h7,RO,-
Table 4-319: cmn_hns_qos_band attributes,cmn_hns_qos_band,[3:0],low_min_qos_val,Minimum value for Low QoS class 4'h0,RO,-
Table 4-320: cmn_hns_errfr attributes,cmn_hns_errfr,[63:15],Reserved,Reserved,RO,-
Table 4-320: cmn_hns_errfr attributes,cmn_hns_errfr,[14:12],CEC,Standard corrected error count mechanism 3'b100,RO,-
Table 4-320: cmn_hns_errfr attributes,cmn_hns_errfr,[11:10],CFI,Corrected error interrupt 2'b10,RO,-
Table 4-320: cmn_hns_errfr attributes,cmn_hns_errfr,[9:8],Reserved,Reserved,RO,-
Table 4-320: cmn_hns_errfr attributes,cmn_hns_errfr,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-320: cmn_hns_errfr attributes,cmn_hns_errfr,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-320: cmn_hns_errfr attributes,cmn_hns_errfr,[3:2],DE,Deferred errors for data poison 2'b01,RO,-
Table 4-320: cmn_hns_errfr attributes,cmn_hns_errfr,[1:0],ED,Error detection 2'b01,RO,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[63:33],Reserved,Reserved,RO,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[32],par_err_enable,Enables external logging parity errors when set to 1'b1 1'b0,RW,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[31:9],Reserved,Reserved,RO,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[8],CFI,Enables corrected error interrupt as specified in cmn_hns_errfr.CFI 1'b0,RW,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[7:4],Reserved,Reserved,RO,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in cmn_hns_errfr.FI 1'b0,RW,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[2],UI,Enables uncorrected error interrupt as specified in cmn_hns_errfr.UI 1'b0,RW,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[1],DE,Enables error deferment as specified in cmn_hns_errfr.DE 1'b0,RW,-
Table 4-321: cmn_hns_errctlr attributes,cmn_hns_errctlr,[0],ED,Enables error detection as specified in cmn_hns_errfr.ED 1'b0,RW,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[63:32],Reserved,Reserved,RO,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[28],Reserved,Reserved,RO,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[26],MV,"cmn_hns_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[25],Reserved,Reserved,RO,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-322: cmn_hns_errstatus attributes,cmn_hns_errstatus,[22:0],Reserved,Reserved,RO,-
Table 4-323: cmn_hns_erraddr attributes,cmn_hns_erraddr,[63],NS,Security status of transaction 1'b0,RW,-
Table 4-323: cmn_hns_erraddr attributes,cmn_hns_erraddr,[62:52],Reserved,Reserved,RO,-
Table 4-323: cmn_hns_erraddr attributes,cmn_hns_erraddr,[51:0],ADDR,Transaction address 52'b0,RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[63],CECOF,Corrected error counter overflow 1'b0,RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[62],SETMATCH,Set address match 1'b0,RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[61],Reserved,Reserved,RO,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[60:48],ERRSET,SLC/SF set address for ECC error 13'b0,RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[47:32],CEC,Corrected ECC error count 16'b0,RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[31],Reserved,Reserved,RO,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[30],MULTIWAYERR,Indicate multiple ways have ECC error 1'b0,RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[29:28],Reserved,Reserved,RO,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[27:20],ERRWAY,SLC/SF way ID for ECC error 8'b0,RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[19:18],Reserved,Reserved,RO,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[17:16],OPTYPE,"Error op type 2'b00 Writes, CleanShared, Atomics and stash requests with invalid targets 2'b01 WriteBack, Evict, and Stash requests with valid target 2'b10 CMO 2'b11 Other op types 2'b00",RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[15],Reserved,Reserved,RO,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[14:4],SRCID,Error source ID 11'b0,RW,-
Table 4-324: cmn_hns_errmisc attributes,cmn_hns_errmisc,[3:0],ERRSRC,Error source 4'b0000,RW,-
Table 4-325: cmn_hns_err_inj attributes,cmn_hns_err_inj,[63:27],Reserved,Reserved,RO,-
Table 4-325: cmn_hns_err_inj attributes,cmn_hns_err_inj,[26:16],hns_err_inj_srcid,RN source ID for read access which results in a SLC miss; does not report subordinate error or error to match error injection 11'h0,RW,-
Table 4-325: cmn_hns_err_inj attributes,cmn_hns_err_inj,[15:9],Reserved,Reserved,RO,-
Table 4-325: cmn_hns_err_inj attributes,cmn_hns_err_inj,[8:4],hns_err_inj_lpid,LPID used to match for error injection 5'h0,RW,-
Table 4-325: cmn_hns_err_inj attributes,cmn_hns_err_inj,[3:1],Reserved,Reserved,RO,-
Table 4-325: cmn_hns_err_inj attributes,cmn_hns_err_inj,[0],hns_err_inj_en,Enables error injection and report 1'b0,RW,-
Table 4-326: cmn_hns_byte_par_err_inj attributes,cmn_hns_byte_par_err_inj,[63:5],Reserved,Reserved,RO,-
Table 4-326: cmn_hns_byte_par_err_inj attributes,cmn_hns_byte_par_err_inj,[4:0],hns_byte_par_err_inj,"Specifies a byte lane; once this register is written, a byte parity error is injected in the specified byte lane on the next SLC hit; the error will be injected in all data flits on specified byte (0 to 31) 5'h0",WO,-
Table 4-327: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[63:15],Reserved,Reserved,RO,-
Table 4-327: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[14:12],CEC,Standard corrected error count mechanism 3'b100,RO,-
Table 4-327: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[11:10],CFI,Corrected error interrupt 2'b10,RO,-
Table 4-327: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[9:8],Reserved,Reserved,RO,-
Table 4-327: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-327: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-327: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[3:2],DE,Deferred errors for data poison 2'b01,RO,-
Table 4-327: cmn_hns_errfr_NS attributes,cmn_hns_errfr_NS,[1:0],ED,Error detection 2'b01,RO,-
Table 4-328: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[63:9],Reserved,Reserved,RO,-
Table 4-328: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[8],CFI,Enables corrected error interrupt as specified in cmn_hns_errfr_NS.CFI 1'b0,RW,-
Table 4-328: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 4-328: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in cmn_hns_errfr_NS.FI 1'b0,RW,-
Table 4-328: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[2],UI,Enables uncorrected error interrupt as specified in cmn_hns_errfr_NS.UI 1'b0,RW,-
Table 4-328: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[1],DE,Enables error deferment as specified in cmn_hns_errfr_NS.DE 1'b0,RW,-
Table 4-328: cmn_hns_errctlr_NS attributes,cmn_hns_errctlr_NS,[0],ED,Enables error detection as specified in cmn_hns_errfr_NS.ED 1'b0,RW,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[28],Reserved,Reserved,RO,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[26],MV,"cmn_hns_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and 1'b0",W1C,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[25],Reserved,Reserved,RO,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-329: cmn_hns_errstatus_NS attributes,cmn_hns_errstatus_NS,[22:0],Reserved,Reserved,RO,-
Table 4-330: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[63],NS,Security status of transaction 1'b0,RW,-
Table 4-330: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[62:52],Reserved,Reserved,RO,-
Table 4-330: cmn_hns_erraddr_NS attributes,cmn_hns_erraddr_NS,[51:0],ADDR,Transaction address 52'b0,RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[63],CECOF,Corrected error counter overflow 1'b0,RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[62],SETMATCH,Set address match 1'b0,RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[61],Reserved,Reserved,RO,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[60:48],ERRSET,SLC/SF set address for ECC error 13'b0,RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[47:32],CEC,Corrected ECC error count 16'b0,RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[31],Reserved,Reserved,RO,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[30],MULTIWAYERR,Indicate multiple ways have ECC error 1'b0,RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[29:28],Reserved,Reserved,RO,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[27:20],ERRWAY,SLC/SF way ID for ECC error 8'b0,RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[19:18],Reserved,Reserved,RO,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[17:16],OPTYPE,"Error op type 2'b00 Writes, CleanShared, Atomics and stash requests with invalid targets 2'b01 WriteBack, Evict, and Stash requests with valid target 2'b10 CMO 2'b11 Other op types 2'b00",RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[15],Reserved,Reserved,RO,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[14:4],SRCID,Error source ID 11'b0,RW,-
Table 4-331: cmn_hns_errmisc_NS attributes,cmn_hns_errmisc_NS,[3:0],ERRSRC,Error source 4'b0001 Data single-bit ECC 4'b0010 Data double-bit ECC 4'b0011 Single-bit ECC overflow 4'b0100 Tag single-bit ECC 4'b0101 Tag double-bit ECC 4'b0111 SF tag single-bit ECC 4'b1000 SF tag double-bit ECC 4'b1010 Data parity error 4'b1011 Data parity and poison 4'b1100 NDE 4'b0000,RW,-
Table 4-332: cmn_hns_slc_lock_ways attributes,cmn_hns_slc_lock_ways,[63:16],Reserved,Reserved,RO,-
Table 4-332: cmn_hns_slc_lock_ways attributes,cmn_hns_slc_lock_ways,[15:8],num_hns,Number of HN-Fs in NUMA (non-uniform memory access) region dependent,RW,Configuration dependent
Table 4-332: cmn_hns_slc_lock_ways attributes,cmn_hns_slc_lock_ways,[7:4],Reserved,Reserved,RO,-
Table 4-332: cmn_hns_slc_lock_ways attributes,cmn_hns_slc_lock_ways,[3:0],ways,"Number of SLC ways locked (1, 2, 4, 8, 12) 4'b0",RW,-
Table 4-333: cmn_hns_slc_lock_base0 attributes,cmn_hns_slc_lock_base0,[63],base0_vld,Lock region 0 base valid 1'b0,RW,-
Table 4-333: cmn_hns_slc_lock_base0 attributes,cmn_hns_slc_lock_base0,[62:52],Reserved,Reserved,RO,-
Table 4-333: cmn_hns_slc_lock_base0 attributes,cmn_hns_slc_lock_base0,[51:0],base0,Lock region 0 base address 52'b0,RW,-
Table 4-334: cmn_hns_slc_lock_base1 attributes,cmn_hns_slc_lock_base1,[63],base1_vld,Lock region 1 base valid 1'b0,RW,-
Table 4-334: cmn_hns_slc_lock_base1 attributes,cmn_hns_slc_lock_base1,[62:52],Reserved,Reserved,RO,-
Table 4-334: cmn_hns_slc_lock_base1 attributes,cmn_hns_slc_lock_base1,[51:0],base1,Lock region 1 base address 52'b0,RW,-
Table 4-335: cmn_hns_slc_lock_base2 attributes,cmn_hns_slc_lock_base2,[63],base2_vld,Lock region 2 base valid 1'b0,RW,-
Table 4-335: cmn_hns_slc_lock_base2 attributes,cmn_hns_slc_lock_base2,[62:52],Reserved,Reserved,RO,-
Table 4-335: cmn_hns_slc_lock_base2 attributes,cmn_hns_slc_lock_base2,[51:0],base2,Lock region 2 base address 52'b0,RW,-
Table 4-336: cmn_hns_slc_lock_base3 attributes,cmn_hns_slc_lock_base3,[63],base3_vld,Lock region 3 base valid 1'b0,RW,-
Table 4-336: cmn_hns_slc_lock_base3 attributes,cmn_hns_slc_lock_base3,[62:52],Reserved,Reserved,RO,-
Table 4-336: cmn_hns_slc_lock_base3 attributes,cmn_hns_slc_lock_base3,[51:0],base3,Lock region 3 base address 52'b0,RW,-
Table 4-337: cmn_hns_rni_region_vec attributes,cmn_hns_rni_region_vec,[63:32],Reserved,Reserved,RO,-
Table 4-337: cmn_hns_rni_region_vec attributes,cmn_hns_rni_region_vec,[31:0],rni_region_vec,Bit vector mask; identifies which logical IDs of the RN-Is to allocate to the locked region NOTE: 32'b0,RW,-
Table 4-338: cmn_hns_rnd_region_vec attributes,cmn_hns_rnd_region_vec,[63:32],Reserved,Reserved,RO,-
Table 4-338: cmn_hns_rnd_region_vec attributes,cmn_hns_rnd_region_vec,[31:0],rnd_region_vec,Bit vector mask; identifies which logical IDs of the RN-Ds to allocate to the locked region NOTE: 32'b0,RW,-
Table 4-339: cmn_hns_rnf_region_vec attributes,cmn_hns_rnf_region_vec,[63:0],rnf_region_vec,Bit vector mask; identifies which logical IDs of the RN-Fs to allocate to the locked region NOTE: 64'b0,RW,-
Table 4-340: cmn_hns_rnf_region_vec1 attributes,cmn_hns_rnf_region_vec1,[63:0],rnf_region_vec1,Bit vector mask; identifies which logical IDs of the RN-Fs to allocate to the locked region NOTE: 64'b0,RW,-
Table 4-341: cmn_hns_slcway_partition0_rnf_vec attributes,cmn_hns_slcway_partition0_rnf_vec,[63:0],rnf_vec0,Bit vector mask; identifies which logical IDs of the RN-F can allocate 64'hFFFFFFFFFFFFFFFF,RW,-
Table 4-342: cmn_hns_slcway_partition1_rnf_vec attributes,cmn_hns_slcway_partition1_rnf_vec,[63:0],rnf_vec1,Bit vector mask; identifies which logical IDs of the RN-F can allocate 64'hFFFFFFFFFFFFFFFF,RW,-
Table 4-343: cmn_hns_slcway_partition2_rnf_vec attributes,cmn_hns_slcway_partition2_rnf_vec,[63:0],rnf_vec2,Bit vector mask; identifies which logical IDs of the RN-F can allocate 64'hFFFFFFFFFFFFFFFF,RW,-
Table 4-344: cmn_hns_slcway_partition3_rnf_vec attributes,cmn_hns_slcway_partition3_rnf_vec,[63:0],rnf_vec3,Bit vector mask; identifies which logical IDs of the RN-F can allocate 64'hFFFFFFFFFFFFFFFF,RW,-
Table 4-345: cmn_hns_slcway_partition0_rnf_vec1 attributes,cmn_hns_slcway_partition0_rnf_vec1,[63:0],rnf_vec4,Bit vector mask; identifies which logical IDs of the RN-F can allocate 64'hFFFFFFFFFFFFFFFF,RW,-
Table 4-346: cmn_hns_slcway_partition1_rnf_vec1 attributes,cmn_hns_slcway_partition1_rnf_vec1,[63:0],rnf_vec5,Bit vector mask; identifies which logical IDs of the RN-F can allocate 64'hFFFFFFFFFFFFFFFF,RW,-
Table 4-347: cmn_hns_slcway_partition2_rnf_vec1 attributes,cmn_hns_slcway_partition2_rnf_vec1,[63:0],rnf_vec6,Bit vector mask; identifies which logical IDs of the RN-F can allocate 64'hFFFFFFFFFFFFFFFF,RW,-
Table 4-348: cmn_hns_slcway_partition3_rnf_vec1 attributes,cmn_hns_slcway_partition3_rnf_vec1,[63:0],rnf_vec7,Bit vector mask; identifies which logical IDs of the RN-F can allocate 64'hFFFFFFFFFFFFFFFF,RW,-
Table 4-349: cmn_hns_slcway_partition0_rni_vec attributes,cmn_hns_slcway_partition0_rni_vec,[63:32],Reserved,Reserved,RO,-
Table 4-349: cmn_hns_slcway_partition0_rni_vec attributes,cmn_hns_slcway_partition0_rni_vec,[31:0],rni_vec0,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate 32'hFFFFFFFF,RW,-
Table 4-350: cmn_hns_slcway_partition1_rni_vec attributes,cmn_hns_slcway_partition1_rni_vec,[63:32],Reserved,Reserved,RO,-
Table 4-350: cmn_hns_slcway_partition1_rni_vec attributes,cmn_hns_slcway_partition1_rni_vec,[31:0],rni_vec1,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate 32'hFFFFFFFF,RW,-
Table 4-351: cmn_hns_slcway_partition2_rni_vec attributes,cmn_hns_slcway_partition2_rni_vec,[63:32],Reserved,Reserved,RO,-
Table 4-351: cmn_hns_slcway_partition2_rni_vec attributes,cmn_hns_slcway_partition2_rni_vec,[31:0],rni_vec2,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate 32'hFFFFFFFF,RW,-
Table 4-352: cmn_hns_slcway_partition3_rni_vec attributes,cmn_hns_slcway_partition3_rni_vec,[63:32],Reserved,Reserved,RO,-
Table 4-352: cmn_hns_slcway_partition3_rni_vec attributes,cmn_hns_slcway_partition3_rni_vec,[31:0],rni_vec3,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate 32'hFFFFFFFF,RW,-
Table 4-353: cmn_hns_slcway_partition0_rnd_vec attributes,cmn_hns_slcway_partition0_rnd_vec,[63:32],Reserved,Reserved,RO,-
Table 4-353: cmn_hns_slcway_partition0_rnd_vec attributes,cmn_hns_slcway_partition0_rnd_vec,[31:0],rnd_vec0,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate 32'hFFFFFFFF,RW,-
Table 4-354: cmn_hns_slcway_partition1_rnd_vec attributes,cmn_hns_slcway_partition1_rnd_vec,[63:32],Reserved,Reserved,RO,-
Table 4-354: cmn_hns_slcway_partition1_rnd_vec attributes,cmn_hns_slcway_partition1_rnd_vec,[31:0],rnd_vec1,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate 32'hFFFFFFFF,RW,-
Table 4-355: cmn_hns_slcway_partition2_rnd_vec attributes,cmn_hns_slcway_partition2_rnd_vec,[63:32],Reserved,Reserved,RO,-
Table 4-355: cmn_hns_slcway_partition2_rnd_vec attributes,cmn_hns_slcway_partition2_rnd_vec,[31:0],rnd_vec2,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate 32'hFFFFFFFF,RW,-
Table 4-356: cmn_hns_slcway_partition3_rnd_vec attributes,cmn_hns_slcway_partition3_rnd_vec,[63:32],Reserved,Reserved,RO,-
Table 4-356: cmn_hns_slcway_partition3_rnd_vec attributes,cmn_hns_slcway_partition3_rnd_vec,[31:0],rnd_vec3,Bit vector mask; identifies which logical IDs of the RN-I/RN-D can allocate 32'hFFFFFFFF,RW,-
Table 4-357: cmn_hns_rn_region_lock attributes,cmn_hns_rn_region_lock,[63:2],Reserved,Reserved,RO,-
Table 4-357: cmn_hns_rn_region_lock attributes,cmn_hns_rn_region_lock,[1],rn_pick_locked_ways_only,Specifies which ways the programmed RNs can allocate new cache lines to 1'b0 Programmed RN will choose all ways including locked 1'b1 Programmed RN will only allocate in locked ways 1'b0,RW,-
Table 4-357: cmn_hns_rn_region_lock attributes,cmn_hns_rn_region_lock,[0],rn_region_lock_en,Enables SRC-based region locking 1'b0 SRC based way locking is disabled 1'b1 SRC based way locking is enabled 1'b0,RW,-
Table 4-358: cmn_hns_sf_cxg_blocked_ways attributes,cmn_hns_sf_cxg_blocked_ways,[63:2],Reserved,Reserved,RO,-
Table 4-358: cmn_hns_sf_cxg_blocked_ways attributes,cmn_hns_sf_cxg_blocked_ways,[1:0],sf_blocked_ways,Number of SF ways blocked from remote chips to be able to use in CML mode. 2'b00,RW,-
Table 4-359: cmn_hns_cxg_ha_metadata_exclusion_list attributes,cmn_hns_cxg_ha_metadata_exclusion_list,[63:32],Reserved,Reserved,RO,-
Table 4-359: cmn_hns_cxg_ha_metadata_exclusion_list attributes,cmn_hns_cxg_ha_metadata_exclusion_list,[31:0],cxg_ha_vec,Bit vector mask; identifies which logical IDs of the CXG HA does not support metadata 32'h00000000,RW,-
Table 4-360: cmn_hns_cxg_ha_smp_exclusion_list attributes,cmn_hns_cxg_ha_smp_exclusion_list,[63:32],Reserved,Reserved,RO,-
Table 4-360: cmn_hns_cxg_ha_smp_exclusion_list attributes,cmn_hns_cxg_ha_smp_exclusion_list,[31:0],cxg_ha_vec,Bit vector mask; identifies which logical IDs of the CXG HA does not connect to SMP CCIX 32'h00000000,RW,-
Table 4-361: hn_sam_hash_addr_mask_reg attributes,hn_sam_hash_addr_mask_reg,[63:52],Reserved,Reserved,RO,-
Table 4-361: hn_sam_hash_addr_mask_reg attributes,hn_sam_hash_addr_mask_reg,[51:6],addr_mask,Address mask applied before hashing 46'h3FFFFFFFFFFF,RW,-
Table 4-361: hn_sam_hash_addr_mask_reg attributes,hn_sam_hash_addr_mask_reg,[5:0],Reserved,Reserved,RO,-
Table 4-362: hn_sam_region_cmp_addr_mask_reg attributes,hn_sam_region_cmp_addr_mask_reg,[63:52],Reserved,Reserved,RO,-
Table 4-362: hn_sam_region_cmp_addr_mask_reg attributes,hn_sam_region_cmp_addr_mask_reg,[51:16],addr_mask,Address mask applied before memory region compare 36'hFFFFFFFFF,RW,-
Table 4-362: hn_sam_region_cmp_addr_mask_reg attributes,hn_sam_region_cmp_addr_mask_reg,[15:0],Reserved,Reserved,RO,-
Table 4-363: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[63],valid,Default hashed region valid 1'h1,RW,-
Table 4-363: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[62:56],size,"Default hashed region 0 size CONSTRAINT: Memory region must be a power of two, from minimum 7'h7F",RW,-
Table 4-363: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[55:52],Reserved,Reserved,RO,-
Table 4-363: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[51:20],base_addr,"Bits [51:20] of base address of the range, LSB bit is defined by the parameter 32'h0",RW,-
Table 4-363: cmn_hns_sam_cfg1_def_hashed_region attributes,cmn_hns_sam_cfg1_def_hashed_region,[19:0],Reserved,Reserved,RO,-
Table 4-364: cmn_hns_sam_cfg2_def_hashed_region attributes,cmn_hns_sam_cfg2_def_hashed_region,[63:52],Reserved,Reserved,RO,-
Table 4-364: cmn_hns_sam_cfg2_def_hashed_region attributes,cmn_hns_sam_cfg2_def_hashed_region,[51:20],end_addr,"Bits [51:20] of end address of the range, LSB bit is defined by the parameter 32'hFFFFFFFF",RW,-
Table 4-364: cmn_hns_sam_cfg2_def_hashed_region attributes,cmn_hns_sam_cfg2_def_hashed_region,[19:0],Reserved,Reserved,RO,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[63],hn_cfg_sam_inv_top_address_bit,"Inverts the top address bit (hn_cfg_sam_top_address_bit1 if 3-SN, hn_cfg_sam_top_address_bit2 if 6-SN) NOTE: Can only be used when the address map does not have unique address bit combinations. 1'h0",RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[62],Reserved,Reserved,RO,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[61:56],hn_cfg_sam_top_address_bit2,Bit position of top_address_bit2; used for address hashing in 6-SN configuration 6'h00,RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[55:54],Reserved,Reserved,RO,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[53:48],hn_cfg_sam_top_address_bit1,Bit position of top_address_bit1; used for address hashing in 3-SN/6-SN configuration 6'h00,RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[47:46],Reserved,Reserved,RO,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[45:40],hn_cfg_sam_top_address_bit0,Bit position of top_address_bit0; used for address hashing in 3-SN/6-SN configuration 6'h00,RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[39],Reserved,Reserved,RO,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[38],hn_cfg_five_sn_en,Enables 5-SN configuration 1'b0,RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[37],hn_cfg_six_sn_en,Enables 6-SN configuration 1'b0,RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[36],hn_cfg_three_sn_en,Enables 3-SN configuration 1'b0,RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[35],Reserved,Reserved,RO,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[34:24],hn_cfg_sn2_nodeid,SN 2 node ID 11'h0,RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[23],Reserved,Reserved,RO,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[22:12],hn_cfg_sn1_nodeid,SN 1 node ID 11'h0,RW,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[11],Reserved,Reserved,RO,-
Table 4-365: cmn_hns_sam_control attributes,cmn_hns_sam_control,[10:0],hn_cfg_sn0_nodeid,SN 0 node ID 11'h0,RW,-
Table 4-366: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[63:3],Reserved,Reserved,RO,-
Table 4-366: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[2],hn_cfg_eight_sn_en,Enables 8-SN configuration 1'b0,RW,-
Table 4-366: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[1],hn_cfg_four_sn_en,Enables 4-SN configuration 1'b0,RW,-
Table 4-366: cmn_hns_sam_control2 attributes,cmn_hns_sam_control2,[0],hn_cfg_two_sn_en,Enables 2-SN configuration 1'b0,RW,-
Table 4-367: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[63],valid,Memory region 0 valid 1'h0,RW,-
Table 4-367: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[62:52],Reserved,Reserved,RO,-
Table 4-367: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[51:20],base_addr,Base address of memory region 0 CONSTRAINT: Must be an integer multiple of region size. 32'h0,RW,-
Table 4-367: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[19],Reserved,Reserved,RO,-
Table 4-367: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[18:12],size,"Memory region 0 size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 7'h0",RW,-
Table 4-367: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[11],Reserved,Reserved,RO,-
Table 4-367: cmn_hns_sam_memregion0 attributes,cmn_hns_sam_memregion0,[10:0],range0_nodeid,Memory region 0 target node ID 11'h0,RW,-
Table 4-368: cmn_hns_sam_memregion0_end_addr attributes,cmn_hns_sam_memregion0_end_addr,[63:52],Reserved,Reserved,RO,-
Table 4-368: cmn_hns_sam_memregion0_end_addr attributes,cmn_hns_sam_memregion0_end_addr,[51:20],end_addr,End address of memory region 0 32'h0,RW,-
Table 4-368: cmn_hns_sam_memregion0_end_addr attributes,cmn_hns_sam_memregion0_end_addr,[19:0],Reserved,Reserved,RO,-
Table 4-369: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[63],valid,Memory region 1 valid 1'b0 Not valid 1'b1 valid for memory region comparison 1'h0,RW,-
Table 4-369: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[62:52],Reserved,Reserved,RO,-
Table 4-369: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[51:20],base_addr,Base address of memory region 1 CONSTRAINT: Must be an integer multiple of region size. 32'h0,RW,-
Table 4-369: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[19],Reserved,Reserved,RO,-
Table 4-369: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[18:12],size,"Memory region 1 size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 7'h0",RW,-
Table 4-369: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[11],Reserved,Reserved,RO,-
Table 4-369: cmn_hns_sam_memregion1 attributes,cmn_hns_sam_memregion1,[10:0],range1_nodeid,Memory region 1 target node ID 11'h0,RW,-
Table 4-370: cmn_hns_sam_memregion1_end_addr attributes,cmn_hns_sam_memregion1_end_addr,[63:52],Reserved,Reserved,RO,-
Table 4-370: cmn_hns_sam_memregion1_end_addr attributes,cmn_hns_sam_memregion1_end_addr,[51:20],end_addr,End address of memory region 1 32'h0,RW,-
Table 4-370: cmn_hns_sam_memregion1_end_addr attributes,cmn_hns_sam_memregion1_end_addr,[19:0],Reserved,Reserved,RO,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[63:48],Reserved,Reserved,RO,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[47],range1_sn_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[46],range1_sn_is_chic,Indicates that the range 1 SN is a CHI-C SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[45],range1_sn_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for range 1 SN when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[44],range1_sn_pcmo_prop_dis,Disables PCMO (persistent CMO) propagation for range 1 SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[43],range1_sn_cmo_prop_en,Enables CMO propagation for range 1 SN 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[42],range1_sn_128b,Data width of range 1 SN 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[41],range0_sn_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[40],range0_sn_is_chic,Indicates that the range 0 SN is a CHI-C SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[39],range0_sn_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for range 0 SN when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[38],range0_sn_pcmo_prop_dis,Disables PCMO (persistent CMO) propagation for range 0 SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[37],range0_sn_cmo_prop_en,Enables CMO propagation for range 0 SN 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[36],range0_sn_128b,Data width of range 0 SN 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[35],sn5_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[34],sn5_sn_is_chic,Indicates that SN5 is a CHI-C SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[33],sn5_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 5 when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[32],sn5_pcmo_prop_dis,Disables PCMO propagation for SN 5 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[31],sn5_cmo_prop_en,Enables CMO propagation for SN 5 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[30],sn5_128b,Data width of SN 5 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[29],sn4_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[28],sn4_sn_is_chic,Indicates that SN4 is a CHI-C SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[27],sn4_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 4 when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[26],sn4_pcmo_prop_dis,Disables PCMO propagation for SN 4 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[25],sn4_cmo_prop_en,Enables CMO propagation for SN 4 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[24],sn4_128b,Data width of SN 4 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[23],sn3_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[22],sn3_sn_is_chic,Indicates that SN3 is a CHI-C SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[21],sn3_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 3 when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[20],sn3_pcmo_prop_dis,Disables PCMO propagation for SN 3 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[19],sn3_cmo_prop_en,Enables CMO propagation for SN 3 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[18],sn3_128b,Data width of SN 3 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[17],sn2_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[16],sn2_sn_is_chic,Indicates that SN2 is a CHI-C SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[15],sn2_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 2 when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[14],sn2_pcmo_prop_dis,Disables PCMO propagation for SN 2 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[13],sn2_cmo_prop_en,Enables CMO propagation for SN 2 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[12],sn2_128b,Data width of SN 2 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[11],sn1_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[10],sn1_sn_is_chic,Indicates that SN1 is a CHI-C SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[9],sn1_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 1 when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[8],sn1_pcmo_prop_dis,Disables PCMO propagation for SN 1 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[7],sn1_cmo_prop_en,Enables CMO propagation for SN 1 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[6],sn1_128b,Data width of SN 1 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[5],sn0_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[4],sn0_sn_is_chic,Indicates that SN0 is a CHI-C SN when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[3],sn0_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 0 when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[2],sn0_pcmo_prop_dis,Disables PCMO propagation for SN 0 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[1],sn0_cmo_prop_en,Enables CMO propagation for SN 0 when set 1'b0,RW,-
Table 4-371: cmn_hns_sam_sn_properties attributes,cmn_hns_sam_sn_properties,[0],sn0_128b,Data width of SN 0 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[63],Reserved,Reserved,RO,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[62:60],hn_hash_addr_bits_sel,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 3'h0",RW,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[59],Reserved,Reserved,RO,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[58:48],hn_cfg_sn7_nodeid,SN 7 node ID 11'h0,RW,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[47],Reserved,Reserved,RO,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[46:36],hn_cfg_sn6_nodeid,SN 6 node ID 11'h0,RW,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[35],Reserved,Reserved,RO,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[34:24],hn_cfg_sn5_nodeid,SN 5 node ID 11'h0,RW,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[23],Reserved,Reserved,RO,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[22:12],hn_cfg_sn4_nodeid,SN 4 node ID 11'h0,RW,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[11],Reserved,Reserved,RO,-
Table 4-372: cmn_hns_sam_6sn_nodeid attributes,cmn_hns_sam_6sn_nodeid,[10:0],hn_cfg_sn3_nodeid,SN 3 node ID 11'h0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[63:59],Reserved,Reserved,RO,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[58],range1_sn_metadata_dis,HNS implements metadata termination flow for Range 1 SN when set 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[57],range1_sn_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[56],range1_sn_is_chie,Range 1 SN supports CHI-E 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[55:51],Reserved,Reserved,RO,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[50],range0_sn_metadata_dis,HNS implements metadata termination flow for Range 0 SN when set 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[49],range0_sn_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[48],range0_sn_is_chie,Range 0 SN supports CHI-E 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[47:43],Reserved,Reserved,RO,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[42],sn5_metadata_dis,HNS implements metadata termination flow for SN 5 when set 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[41],sn5_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[40],sn5_is_chie,SN 5 supports CHI-E 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[39:35],Reserved,Reserved,RO,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[34],sn4_metadata_dis,HNS implements metadata termination flow for SN 4 when set 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[33],sn4_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[32],sn4_is_chie,SN 4 supports CHI-E 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[31:27],Reserved,Reserved,RO,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[26],sn3_metadata_dis,HNS implements metadata termination flow for SN 3 when set 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[25],sn3_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[24],sn3_is_chie,SN 3 supports CHI-E 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[23:19],Reserved,Reserved,RO,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[18],sn2_metadata_dis,HNS implements metadata termination flow for SN 2 when set 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[17],sn2_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[16],sn2_is_chie,SN 2 supports CHI-E 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[15:11],Reserved,Reserved,RO,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[10],sn1_metadata_dis,HNS implements metadata termination flow for SN 1 when set 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[9],sn1_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[8],sn1_is_chie,SN 1 supports CHI-E 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[7:3],Reserved,Reserved,RO,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[2],sn0_metadata_dis,HNS implements metadata termination flow for SN 0 when set 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[1],sn0_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-373: cmn_hns_sam_sn_properties1 attributes,cmn_hns_sam_sn_properties1,[0],sn0_is_chie,SN 0 supports CHI-E 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[63:25],Reserved,Reserved,RO,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[24],sn7_metadata_dis,HNS implements metadata termination flow for SN 7 when set 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[23],sn7_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[22],sn7_is_chie,SN 7 supports CHI-E 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[21],sn7_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[20],sn7_sn_is_chic,Indicates that SN7 is a CHI-C SN when set 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[19],sn7_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 7 when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[18],sn7_pcmo_prop_dis,Disables PCMO propagation for SN 7 when set 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[17],sn7_cmo_prop_en,Enables CMO propagation for SN 7 when set 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[16],sn7_128b,Data width of SN 7 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[15:9],Reserved,Reserved,RO,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[8],sn6_metadata_dis,HNS implements metadata termination flow for SN 6 when set 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[7],sn6_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[6],sn6_is_chie,SN 6 supports CHI-E 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[5],sn6_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[4],sn6_sn_is_chic,Indicates that SN6 is a CHI-C SN when set 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[3],sn6_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN 6 when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[2],sn6_pcmo_prop_dis,Disables PCMO propagation for SN 6 when set 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[1],sn6_cmo_prop_en,Enables CMO propagation for SN 6 when set 1'b0,RW,-
Table 4-374: cmn_hns_sam_sn_properties2 attributes,cmn_hns_sam_sn_properties2,[0],sn6_128b,Data width of SN 6 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-375: cmn_hns_cml_port_aggr_grp0-4_add_mask attributes,cmn_hns_cml_port_aggr_grp0-4_add_mask,[63:52],Reserved,Reserved,RO,-
Table 4-375: cmn_hns_cml_port_aggr_grp0-4_add_mask attributes,cmn_hns_cml_port_aggr_grp0-4_add_mask,[51:6],addr_mask,Address mask to be applied before hashing 46'h3FFFFFFFFFFF,RW,-
Table 4-375: cmn_hns_cml_port_aggr_grp0-4_add_mask attributes,cmn_hns_cml_port_aggr_grp0-4_add_mask,[5:0],Reserved,Reserved,RO,-
Table 4-376: cmn_hns_cml_port_aggr_grp5-31_add_mask attributes,cmn_hns_cml_port_aggr_grp5-31_add_mask,[63:52],Reserved,Reserved,RO,-
Table 4-376: cmn_hns_cml_port_aggr_grp5-31_add_mask attributes,cmn_hns_cml_port_aggr_grp5-31_add_mask,[51:6],addr_mask#{index},Address mask to be applied before hashing 46'h3FFFFFFFFFFF,RW,-
Table 4-376: cmn_hns_cml_port_aggr_grp5-31_add_mask attributes,cmn_hns_cml_port_aggr_grp5-31_add_mask,[5:0],Reserved,Reserved,RO,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[63:59],Reserved,Reserved,RO,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[58:48],pag_tgtid#{index*5 + 4},Specifies the target ID #{index*5 + 4} for CPAG 11'b0,RW,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[47],Reserved,Reserved,RO,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[46:36],pag_tgtid#{index*5 + 3},Specifies the target ID #{index*5 + 3} for CPAG 11'b0,RW,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[35],Reserved,Reserved,RO,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[34:24],pag_tgtid#{index*5 + 2},Specifies the target ID {index*5 + 2} for CPAG 11'b0,RW,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[23],Reserved,Reserved,RO,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[22:12],pag_tgtid#{index*5 + 1},Specifies the target ID {index*5 + 1} for CPAG 11'b0,RW,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[11],Reserved,Reserved,RO,-
Table 4-377: cmn_hns_cml_port_aggr_grp_reg0-12 attributes,cmn_hns_cml_port_aggr_grp_reg0-12,[10:0],pag_tgtid#{index*5 + 0},Specifies the target ID {index*5 + 0} for CPAG 11'b0,RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[63:52],Reserved,Reserved,RO,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[51],cpag_valid4,"Valid programming for CPAG4, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[50:48],num_cxg_pag4,Specifies the number of CXRAs in CPAG4 Constraint: May use pag_tgtid8 through pag_tgtid9 of 3'b000,RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[47:40],Reserved,Reserved,RO,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[39],cpag_valid3,"Valid programming for CPAG + 3}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[38:36],num_cxg_pag3,Specifies the number of CXRAs in CPAG3 Constraint: May use pag_tgtid6 through pag_tgtid7 of 3'b000,RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[35:28],Reserved,Reserved,RO,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[27],cpag_valid2,"Valid programming for CPAG + 2}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[26:24],num_cxg_pag2,Specifies the number of CXRAs in CPAG2 Constraint: May use pag_tgtid4 through pag_tgtid7 of 3'b000,RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[23:16],Reserved,Reserved,RO,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[15],cpag_valid1,"Valid programming for CPAG + 1}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[14:12],num_cxg_pag1,Specifies the number of CXRAs in CPAG1 Constraint: May use pag_tgtid2 through pag_tgtid3 of 3'b000,RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[11:4],Reserved,Reserved,RO,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[3],cpag_valid0,"Valid programming for CPAG, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-378: cmn_hns_cml_port_aggr_ctrl_reg attributes,cmn_hns_cml_port_aggr_ctrl_reg,[2:0],num_cxg_pag0,Specifies the number of CXRAs in CPAG0 Constraint: May use pag_tgtid0 through pag_tgtid7 of 3'b000,RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[63:52],Reserved,Reserved,RO,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[51],cpag_valid#{index*5+4},"Valid programming for CPAG #{index*5 + 4}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[50:48],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG4#{index*5 + 4},Constraint: May use 3'b000,RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[47:40],Reserved,Reserved,RO,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[39],cpag_valid#{index*5+3},"Valid programming for CPAG #{index*5 + 3}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[38:36],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG3#{index*5 + 3},Constraint: May use 3'b000,RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[35:28],Reserved,Reserved,RO,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[27],cpag_valid#{index*5+2},"Valid programming for CPAG #{index*5 + 2}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[26:24],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG2#{index*5 + 2},Constraint: May use 3'b000,RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[23:16],Reserved,Reserved,RO,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[15],cpag_valid#{index*5+1},"Valid programming for CPAG #{index*5 + 1}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[14:12],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG1#{index*5 + 1},Constraint: May use 3'b000,RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[11:4],Reserved,Reserved,RO,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[3],cpag_valid#{index*5},"Valid programming for CPAG #{index*5}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-379: cmn_hns_cml_port_aggr_ctrl_reg1-6 attributes,cmn_hns_cml_port_aggr_ctrl_reg1-6,[2:0],num_cxg_pag#{index*5 Specifies the number of CXRAs in CPAG#{index*5 + 0},Constraint: May use 3'b000,RW,-
Table 4-380: cmn_hns_abf_lo_addr attributes,cmn_hns_abf_lo_addr,[63:52],Reserved,Reserved,RO,-
Table 4-380: cmn_hns_abf_lo_addr attributes,cmn_hns_abf_lo_addr,[51:0],abf_lo_addr,Lower address range for ABF 52'b0,RW,-
Table 4-381: cmn_hns_abf_hi_addr attributes,cmn_hns_abf_hi_addr,[63:52],Reserved,Reserved,RO,-
Table 4-381: cmn_hns_abf_hi_addr attributes,cmn_hns_abf_hi_addr,[51:0],abf_hi_addr,Upper address range for ABF 52'b0,RW,-
Table 4-382: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[63:10],Reserved,Reserved,RO,-
Table 4-382: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[9:8],abf_hbt_lbt_mode,ABF HBT/LBT Flush mode 2'b00 All addresses in ABF range (HBT and LBT) flushed 2'b01 All HBT addresses in ABF range flushed 2'b10 All LBT addresses in ABF range flushed 2'b11 Reserved 2'b00,RW,-
Table 4-382: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[7:3],Reserved,Reserved,RO,-
Table 4-382: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[2:1],abf_mode,ABF mode 2'b00 Clean Invalidate; WB dirty data and invalidate local copy 2'b01 Make Invalidate; invalidate without writing back dirty data 2'b10 Clean Shared; WB dirty data and can keep clean copy 2'b11 Reserved 2'b00,RW,-
Table 4-382: cmn_hns_abf_pr attributes,cmn_hns_abf_pr,[0],abf_enable,Start Address Based Flushing based on high and low address ranges 1'b0,RW,-
Table 4-383: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[63:4],Reserved,Reserved,RO,-
Table 4-383: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[3],abf_sf_disable_abort,"ABF aborted due to SF not being enabled, either by configuration or double-bit ECC error 1'b0",RO,-
Table 4-383: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[2],abf_sf_pm_transition_abort,"ABF aborted due to PM transition while ABF in progress, or both PM and ABF requested at the same time 1'b0",RO,-
Table 4-383: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[1],abf_invalid_req_abort,ABF request made while PM is not in FAM/HAM/SF_ONLY mode; request aborted in this case 1'b0,RO,-
Table 4-383: cmn_hns_abf_sr attributes,cmn_hns_abf_sr,[0],abf_complete,ABF completed 1'b0,RO,-
Table 4-384: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[63:49],Reserved,Reserved,RO,-
Table 4-384: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[48],hns_cbusy_sep_copyback_types,Enables copyback and non-copyback write type separation in cbusy calculation 1'b0,RW,-
Table 4-384: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[47:24],Reserved,Reserved,RO,-
Table 4-384: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[23:16],hns_cbusy_high_limit,POCQ limit for Write CBusy High dependent,RW,Configuration dependent
Table 4-384: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[15:8],hns_cbusy_med_limit,POCQ limit for Write CBusy Med dependent,RW,Configuration dependent
Table 4-384: cmn_hns_cbusy_write_limit_ctl attributes,cmn_hns_cbusy_write_limit_ctl,[7:0],hns_cbusy_low_limit,POCQ limit for Write CBusy Low dependent,RW,Configuration dependent
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[63:59],Reserved,Reserved,RO,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[58:51],cbusy_sn_static_ot_count_cbusy01,Specifies the maximum number of transactions to SN-F when SN Cbusy=01 in static throttling mode. CONSTRAINT: Value must be less dependent than HNS_NUM_ENTRIES_POCQ_PARAM-1,RW,Configuration dependent
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[50:49],Reserved,Reserved,RO,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[48:41],cbusy_sn_static_ot_count_cbusy10,Specifies the maximum number of transactions to SN-F when SN Cbusy=10 in static throttling mode. CONSTRAINT: Value must be dependent less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than cbusy_sn_static_ot_count_cbusy01,RW,Configuration dependent
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[40:39],Reserved,Reserved,RO,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[38:31],cbusy_sn_static_ot_count_cbusy11,Specifies the maximum number of transactions to SN-F when SN Cbusy=11 in static throttling mode. CONSTRAINT: Value must be dependent less than HNS_NUM_ENTRIES_POCQ_PARAM-1 and less than cbusy_sn_static_ot_count_cbusy10,RW,Configuration dependent
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[30:22],Reserved,Reserved,RO,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[21:16],cbusy_sn_dynamic_ot_count,"Specifies the granularity at which HN-F will dynamically throttle transactions to SN-F. CONSTRAINT: 1,2,4,8 are the the allowed values 6'b000100",RW,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[15:10],Reserved,Reserved,RO,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[9],cbusy_sn_retried_req_throttle_en,Enables throttling retried requests with static grants (from SN) along with dynamic credit requests 1'b0,RW,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[8],Reserved,Reserved,RO,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[7],cbusy_sn_static_ot_mode_en,"Controls cbusy between HN-F and SN-F 1'b0 HN-F will dynamically throttle outstanding requests to SN-F 1'b1 HN-F will use fixed transactions count at each CBusy level at 1/4th POCQ granularity CONSTRAINT: For SN request throttling, CBusy aggregation is always based on SN_CBusy[1:0] and cbusy_alt_mode_en is inapplicable 1'b0",RW,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[6],Reserved,Reserved,RO,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[5],cbusy_sn_req_throttle_dis,Disables Cbusy based request throttling from HNS to SNF when set to 1'b1 1'b0,RW,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[4],cbusy_highest_of_all_en,Controls cbusy between HN-F and SN-F 1'b0 Will send the HN-F or SN-F as configured 1'b1 Will select highest CBusy value between the SN-F and HN-F 1'b0,RW,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[3:1],Reserved,Reserved,RO,-
Table 4-385: cmn_hns_cbusy_resp_ctl attributes,cmn_hns_cbusy_resp_ctl,[0],sn_cbusy_prop_en,Controls HN-F and SN-F cbusy on responses to RN-F 1'b0 HN-F's POCQ Cbusy is sent 1'b1 SN-F's Cbusy is sent 1'b0,RW,-
Table 4-386: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[63:58],Reserved,Reserved,RO,-
Table 4-386: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[57:48],hns_cbusy_txn_cnt,Number of transactions over which the counters are tracked 10'b0100000000,RW,-
Table 4-386: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[47:42],Reserved,Reserved,RO,-
Table 4-386: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[41:32],hns_cbusy_threshold_cntr11,CBusy threshold at which SN-F is considered busy for Counter_11 10'b0000010000,RW,-
Table 4-386: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[31:26],Reserved,Reserved,RO,-
Table 4-386: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[25:16],hns_cbusy_threshold_cntr10,CBusy threshold at which SN-F is considered busy for Counter_10 10'b0000100000,RW,-
Table 4-386: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[15:10],Reserved,Reserved,RO,-
Table 4-386: cmn_hns_cbusy_sn_ctl attributes,cmn_hns_cbusy_sn_ctl,[9:0],hns_cbusy_threshold_cntr01,CBusy threshold at which SN-F is considered busy for Counter_01 10'b0001000000,RW,-
Table 4-387: cmn_hns_lbt_cbusy_ctl attributes,cmn_hns_lbt_cbusy_ctl,[63:2],Reserved,Reserved,RO,-
Table 4-387: cmn_hns_lbt_cbusy_ctl attributes,cmn_hns_lbt_cbusy_ctl,[1:0],hns_cbusy_lbt_mode_cnt,"Controls the propagation of Cbusy field for LCN bound transactions. 2'b00 Send HNS POCQ Cbusy on all responses based on the limits programmed in cmn_hns_cbusy_limit_ctl 2'b01 Pass through HNF CBusy on late completion responses (CompData, Comp) 2'b10 Greater of POCQ Cbusy or HNF Cbusy. Applicable to responses where remote Cbusy can be sent 2'b00",RW,-
Table 4-388: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[63:32],Reserved,Reserved,RO,-
Table 4-388: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[31:24],hns_pocq_dedciated_class3,Dedicated number of entries for Class 3 in POCQ CONSTRAINT: Sum of dedicated entries for classes & SEQ can not exceed HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT: hns_pocq_dedciated_class3 < hns_pocq_max_allowed_class3 8'b00000000,RW,-
Table 4-388: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[23:16],hns_pocq_dedciated_class2,Dedicated number of entries for Class 2 in POCQ CONSTRAINT: Sum of dedicated entries for classes & SEQ can not exceed HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT: hns_pocq_dedciated_class2 < hns_pocq_max_allowed_class2 8'b00000000,RW,-
Table 4-388: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[15:8],hns_pocq_dedciated_class1,Dedicated number of entries for Class 1 in POCQ CONSTRAINT: Sum of dedicated entries for classes & SEQ can not exceed HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT: hns_pocq_dedciated_class1 < hns_pocq_max_allowed_class1 8'b00000000,RW,-
Table 4-388: cmn_hns_pocq_alloc_class_dedicated attributes,cmn_hns_pocq_alloc_class_dedicated,[7:0],hns_pocq_dedciated_class0,Dedicated number of entries for Class 0 in POCQ CONSTRAINT: Sum of dedicated entries for classes & SEQ can not exceed HNS_NUM_ENTRIES_POCQ_PARAM. CONSTRAINT: hns_pocq_dedciated_class0 < hns_pocq_max_allowed_class0 8'b00000000,RW,-
Table 4-389: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[63:32],Reserved,Reserved,RO,-
Table 4-389: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[31:24],hns_pocq_max_allowed_class3,Maximum number of entries for Class 3 in POCQ CONSTRAINT: hns_pocq_dedciated_class3 < hns_pocq_max_allowed_class3 dependent,RW,Configuration dependent
Table 4-389: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[23:16],hns_pocq_max_allowed_class2,Maximum number of entries for Class 2 in POCQ CONSTRAINT: hns_pocq_dedciated_class2 < hns_pocq_max_allowed_class2 dependent,RW,Configuration dependent
Table 4-389: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[15:8],hns_pocq_max_allowed_class1,Maximum number of entries for Class 1 in POCQ CONSTRAINT: hns_pocq_dedciated_class1 < hns_pocq_max_allowed_class1 dependent,RW,Configuration dependent
Table 4-389: cmn_hns_pocq_alloc_class_max_allowed attributes,cmn_hns_pocq_alloc_class_max_allowed,[7:0],hns_pocq_max_allowed_class0,Maximum number of entries for Class 0 in POCQ CONSTRAINT: hns_pocq_dedciated_class0 < hns_pocq_max_allowed_class0 dependent,RW,Configuration dependent
Table 4-390: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[63:32],Reserved,Reserved,RO,-
Table 4-390: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[31:24],hns_pocq_contended_min_class3,Contended min entries for Class 3 in POCQ dependent,RW,Configuration dependent
Table 4-390: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[23:16],hns_pocq_contended_min_class2,Contended min entries for Class 2 in POCQ dependent,RW,Configuration dependent
Table 4-390: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[15:8],hns_pocq_contended_min_class1,Contended min entries for Class 1 in POCQ dependent,RW,Configuration dependent
Table 4-390: cmn_hns_pocq_alloc_class_contended_min attributes,cmn_hns_pocq_alloc_class_contended_min,[7:0],hns_pocq_contended_min_class0,Contended min entries for Class 0 in POCQ dependent,RW,Configuration dependent
Table 4-391: cmn_hns_pocq_alloc_misc_max_allowed attributes,cmn_hns_pocq_alloc_misc_max_allowed,[63:16],Reserved,Reserved,RO,-
Table 4-391: cmn_hns_pocq_alloc_misc_max_allowed attributes,cmn_hns_pocq_alloc_misc_max_allowed,[15:8],hns_pocq_max_allowed_seq,Maximum number of entries for SEQ in POCQ. Constraint: Only values of 1 or 2 supported. 8'h02,RW,-
Table 4-391: cmn_hns_pocq_alloc_misc_max_allowed attributes,cmn_hns_pocq_alloc_misc_max_allowed,[7:0],hns_pocq_max_allowed_snpreq,Maximum number of entries for RXSNP requests in POCQ 8'h04,RW,-
Table 4-392: cmn_hns_class_ctl attributes,cmn_hns_class_ctl,[63:3],Reserved,Reserved,RO,-
Table 4-392: cmn_hns_class_ctl attributes,cmn_hns_class_ctl,[2:0],hns_rxreq_class_sel,"RxReq Class select: 3'b000 QoS based class selection 3'b001 Request Opcode based class selection If un-supported value is programmed, default selection of QoS based is chosen. 3'b000",RW,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[63:32],Reserved,Reserved,RO,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[31:28],hns_pocq_class3_qos_max,QoS maximum value for Class 3 4'b0111,RW,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[27:24],hns_pocq_class3_qos_min,QoS minimum value for Class 3 4'b0000,RW,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[23:20],hns_pocq_class2_qos_max,QoS maximum value for Class 2 4'b1011,RW,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[19:16],hns_pocq_class2_qos_min,QoS minimum value for Class 2 4'b1000,RW,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[15:12],hns_pocq_class1_qos_max,QoS maximum value for Class 1 4'b1110,RW,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[11:8],hns_pocq_class1_qos_min,QoS minimum value for Class 1 4'b1100,RW,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[7:4],hns_pocq_class0_qos_max,QoS maximum value for Class 0 4'b1111,RW,-
Table 4-393: cmn_hns_pocq_qos_class_ctl attributes,cmn_hns_pocq_qos_class_ctl,[3:0],hns_pocq_class0_qos_min,QoS minimum value for Class 0 4'b1111,RW,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[63:45],Reserved,Reserved,RO,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[44:40],hns_pocq_arb_other_weight,Other req weight for scheduling requests from POCQ 5'b00000,RW,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[39:37],Reserved,Reserved,RO,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[36:32],hns_pocq_arb_seq_weight,SEQ weight for scheduling requests from POCQ 5'b00000,RW,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[31:29],Reserved,Reserved,RO,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[28:24],hns_pocq_arb_class3_weight,Class3 weight for scheduling requests from POCQ 5'b00000,RW,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[23:21],Reserved,Reserved,RO,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[20:16],hns_pocq_arb_class2_weight,Class2 weight for scheduling requests from POCQ 5'b00000,RW,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[15:13],Reserved,Reserved,RO,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[12:8],hns_pocq_arb_class1_weight,Class1 weight for scheduling requests from POCQ 5'b00000,RW,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[7:5],Reserved,Reserved,RO,-
Table 4-394: cmn_hns_class_pocq_arb_weight_ctl attributes,cmn_hns_class_pocq_arb_weight_ctl,[4:0],hns_pocq_arb_class0_weight,Class0 weight for scheduling requests from POCQ 5'b00000,RW,-
Table 4-395: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[63:29],Reserved,Reserved,RO,-
Table 4-395: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[28:24],hns_retry_class3_weight,Overall Class3 weight for credit grant arbitration 5'b00000,RW,-
Table 4-395: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[23:21],Reserved,Reserved,RO,-
Table 4-395: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[20:16],hns_retry_class2_weight,Overall Class2 weight for credit grant arbitration 5'b00000,RW,-
Table 4-395: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[15:13],Reserved,Reserved,RO,-
Table 4-395: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[12:8],hns_retry_class1_weight,Overall Class1 weight for credit grant arbitration 5'b00000,RW,-
Table 4-395: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[7:5],Reserved,Reserved,RO,-
Table 4-395: cmn_hns_class_retry_weight_ctl attributes,cmn_hns_class_retry_weight_ctl,[4:0],hns_retry_class0_weight,Overall Class0 weight for credit grant arbitration 5'b00000,RW,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[63:45],Reserved,Reserved,RO,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[44:40],hns_pocq_l1_otherreq_weight,Weight for other requests (Ex: Debug Read) for POCQ allocation arbitration for Level 1. Note: This is first level arb weight control. Second level after this arb is for snpreq. 5'b00000,RW,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[39:37],Reserved,Reserved,RO,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[36:32],hns_pocq_l1_flushreq_weight,Weight for SLF/SF Flush requests for POCQ allocation arbitration for Level 1. Note: This is first level arb weight control. Second level after this arb is for snpreq. 5'b00000,RW,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[31:29],Reserved,Reserved,RO,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[28:24],hns_pocq_l1_seq_lbtreq_weight,Weight for SEQ-LBT requests for POCQ allocation arbitration for Level 1. Note: This is first level arb weight control. Second level after this arb is for snpreq. 5'b00000,RW,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[23:21],Reserved,Reserved,RO,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[20:16],hns_pocq_l1_seq_hbtreq_weight,Weight for SEQ-HBT requests for POCQ allocation arbitration for Level 1. Note: This is first level arb weight control. Second level after this arb is for snpreq. 5'b00000,RW,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[15:13],Reserved,Reserved,RO,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[12:8],hns_pocq_l2_otherreq_weight,"Weight for other requests (Ex: Level 1 arb req) for POCQ allocation arbitration for Level 2. Note: This is second level arb weight control. First level is seq, flush, dbgrd, etc. 5'b00000",RW,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[7:5],Reserved,Reserved,RO,-
Table 4-396: cmn_hns_pocq_misc_retry_weight_ctl attributes,cmn_hns_pocq_misc_retry_weight_ctl,[4:0],hns_pocq_l2_snpreq_weight,"Weight for external snoop requests for POCQ allocation arbitration for Level 2. Note: This is second level arb weight control. First level is seq, flush, dbgrd, etc 5'b00000",RW,-
Table 4-397: cmn_hns_partner_scratch_reg0 attributes,cmn_hns_partner_scratch_reg0,[63:0],scratch_reg0,64 bit scratch register 0 wirh read/write access 64'h00000000,RW,-
Table 4-398: cmn_hns_partner_scratch_reg1 attributes,cmn_hns_partner_scratch_reg1,[63:0],scratch_reg1,64 bit scratch register 1 wirh read/write access 64'h00000000,RW,-
Table 4-399: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[63:26],Reserved,Reserved,RO,-
Table 4-399: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[25:24],slc_access_component,Specifies SLC/SF array debug read 2'b01 SLC data read 2'b10 SLC tag read 2'b11 SF tag read 2'b00,WO,-
Table 4-399: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[23:21],slc_access_dw,64-bit chunk address for SLC data debug read access 3'h0,WO,-
Table 4-399: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[20:16],slc_access_way,Way address for SLC/SF debug read access 5'h00,WO,-
Table 4-399: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[15:13],Reserved,Reserved,RO,-
Table 4-399: cmn_hns_cfg_slcsf_dbgrd attributes,cmn_hns_cfg_slcsf_dbgrd,[12:0],slc_access_set,Set address for SLC/SF debug read access 13'h0,WO,-
Table 4-400: cmn_hns_slc_cache_access_slc_tag attributes,cmn_hns_slc_cache_access_slc_tag,[63:0],slc_cache_access_slc_tag,SLC tag debug read data 64'h0,RO,-
Table 4-401: cmn_hns_slc_cache_access_slc_tag1 attributes,cmn_hns_slc_cache_access_slc_tag1,[63:0],slc_cache_access_slc_tag1,SLC tag debug read data 64'h0,RO,-
Table 4-402: cmn_hns_slc_cache_access_slc_data attributes,cmn_hns_slc_cache_access_slc_data,[63:0],slc_cache_access_slc_data,SLC data RAM debug read data 64'h0,RO,-
Table 4-403: cmn_hns_slc_cache_access_slc_mte_tag attributes,cmn_hns_slc_cache_access_slc_mte_tag,[63:4],Reserved,Reserved,RO,-
Table 4-403: cmn_hns_slc_cache_access_slc_mte_tag attributes,cmn_hns_slc_cache_access_slc_mte_tag,[3:0],slc_cache_access_mte_tag,SLC MTE TAG corresponding to data RAM debug read data (128bit chunk of data) 4'h0,RO,-
Table 4-404: cmn_hns_slc_cache_access_sf_tag attributes,cmn_hns_slc_cache_access_sf_tag,[63:0],slc_cache_access_sf_tag,SF tag debug read data 64'h0,RO,-
Table 4-405: cmn_hns_slc_cache_access_sf_tag1 attributes,cmn_hns_slc_cache_access_sf_tag1,[63:0],slc_cache_access_sf_tag1,SF tag debug read data 64'h0,RO,-
Table 4-406: cmn_hns_slc_cache_access_sf_tag2 attributes,cmn_hns_slc_cache_access_sf_tag2,[63:0],slc_cache_access_sf_tag2,SF tag debug read data 64'h0,RO,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[63:45],Reserved,Reserved,RO,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[44:42],pmu_cbusy_snthrottle_sel,Filter for selecting specific SN throttle type 3'b000 All SN types throttled 3'b001 SN Group 0 Reads 3'b010 SN Group 0 Non-Reads 3'b011 SN Group 1 Reads 3'b100 SN Group 1 Non-Reads 3'b101 All SN Reads 3'b110 All SN Non-Reads 3'h0,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[41],Reserved,Reserved,RO,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[40:39],pmu_sn_home_sel,HN-F PMU SN/Home select 2'b00: All requests selected 2'b01: SN bound requests selected 2'b10: Home bound requests selected 2'h0,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[38:37],pmu_hbt_lbt_sel,HN-F PMU HBT/LBT select 2'b00: All requests selected 2'b01: HBT requests selected 2'b10: LBT requests selected 2'h0,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[36:35],pmu_class_occup_id,HN-F PMU Class select 2'b00 Class 0 selected 2'b01 Class 1 selected 2'b10 Class 2 selected 2'b11 Class 3 selected 2'h0,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[34:32],pmu_occup1_id,HN-F PMU occupancy 1 select 3'b000 All occupancy selected 3'b001 Read requests 3'b010 Write requests 3'b011 Atomic operation requests 3'b100 Stash requests 3'b101 RxSnp requests 3'b110 LBT requests 3'b111 HBT requests 3'h0,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[31:30],Reserved,Reserved,RO,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[29:24],pmu_event3_id,HN-F PMU Event 3 select; see pmu_event0_id for encodings 6'h00,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[21:16],pmu_event2_id,HN-F PMU Event 2 select; see pmu_event0_id for encodings 6'h00,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[13:8],pmu_event1_id,HN-F PMU Event 1 select; see pmu_event0_id for encodings 6'h00,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[5:0],pmu_event0_id,HN-F PMU Event 0 select 6'h00 No event 6'h01 PMU_HN_CACHE_MISS_EVENT; counts total cache misses in first lookup result (high priority). Filtering is programmed in pmu_hbt_lbt_sel 6'h02 PMU_HN_SLCSF_CACHE_ACCESS_EVENT; counts number of cache accesses in first access (high priority) 6'h03 PMU_HN_CACHE_FILL_EVENT; counts total allocations in HN SLC (all cache line allocations to SLC) 6'h04 PMU_HN_POCQ_RETRY_EVENT; counts number of retried requests 6'h05 PMU_HN_POCQ_REQS_RECVD_EVENT; counts number of requests received by HN 6'h06 PMU_HN_SF_HIT_EVENT; counts number of SF hits 6'h07 PMU_HN_SF_EVICTIONS_EVENT; counts number of SF eviction cache invalidations initiated 6'h08 PMU_HN_DIR_SNOOPS_SENT_EVENT; counts number of directed snoops sent (not including SF back invalidation) 6'h09 PMU_HN_BRD_SNOOPS_SENTEVENT; counts number of multicast snoops send (not including SF back invalidation) 6'h0A PMU_HN_SLC_EVICTION_EVENT; counts number of SLC evictions (dirty only) 6'h0B PMU_HN_SLC_FILL_INVALID_WAY_EVENT; counts number of SLC fills to an invalid way 6'h0C PMU_HN_MC_RETRIES_EVENT; counts number of retried transactions by the MC 6'h0D PMU_HN_MC_REQS_EVENT; counts number of requests sent to MC 6'h0E PMU_HN_QOS_HH_RETRY_EVENT; counts number of times a HighHigh priority request is protocol retried at the HN-F 6'h0F PMU_HN_POCQ_OCCUPANCY_EVENT; counts the POCQ occupancy in HN-F; occupancy filtering is programmed in pmu_occup1_id 6'h10 PMU_HN_POCQ_ADDRHAZ_EVENT; counts number of POCQ address hazards upon allocation 6'h11 PMU_HN_POCQ_ATOMICS_ADDRHAZ_EVENT; counts number of POCQ address hazards upon allocation for atomic operations 6'h12 PMU_HN_LD_ST_SWP_ADQ_FULL_EVENT; counts number of times ADQ is full for Ld/St/SWP type atomic operations while POCQ has pending operations 6'h13 PMU_HN_CMP_ADQ_FULL_EVENT; counts number of times ADQ is full for CMP type atomic operations while POCQ has pending operations 6'h14 PMU_HN_TXDAT_STALL_EVENT; counts number of times HN-F has a pending TXDAT flit but no credits to upload 6'h15 PMU_HN_TXRSP_STALL_EVENT; counts number of times HN-F has a pending TXRSP flit but no credits to upload 6'h16 PMU_HN_SEQ_FULL_EVENT; counts number of times requests are replayed in SLC pipe due to SEQ being full 6'h17 PMU_HN_SEQ_HIT_EVENT; counts number of times a request in SLC hit a pending SF eviction in SEQ 6'h18 PMU_HN_SNP_SENT_EVENT; counts number of snoops sent including directed/multicast/SF back invalidation 6'h19 PMU_HN_SFBI_DIR_SNP_SENT_EVENT; counts number of times directed snoops were sent due to SF back invalidation 6'h1a PMU_HN_SFBI_BRD_SNP_SENT_EVENT; counts number of times multicast snoops were sent due to SF back invalidation 6'h1b PMU_HN_SNP_SENT_UNTRK_EVENT; counts number of times snooped were sent due to untracked RN-Fs 6'h1c PMU_HN_INTV_DIRTY_EVENT; counts number of times SF back invalidation resulted in dirty line intervention from the RN 6'h00,RW,-
Table 4-407: cmn_hns_pmu_event_sel attributes,cmn_hns_pmu_event_sel,[5:0],pmu_event0_id,HN-F PMU Event 0 select 6'h1d PMU_HN_STASH_SNP_SENT_EVENT; counts number of times stash snoops sent 6'h1e PMU_HN_STASH_DATA_PULL_EVENT; counts number of times stash snoops resulted in data pull from the RN 6'h1f PMU_HN_SNP_FWDED_EVENT; counts number of times data forward snoops sent 6'h20 PMU_HN_ATOMIC_FWD_EVENT; counts number of times atomic data was forwarded between POC entries 6'h21 PMU_HN_MPAM_REQ_OVER_HARDLIM_EVENT; counts number of times write req can't allocate in SLC due to being over hardlimit 6'h22 PMU_HN_MPAM_REQ_OVER_SOFTLIM_EVENT; counts number of times write req is above soft limit 6'h23 PMU_HN_SNP_SENT_CLUSTER_EVENT; counts number of snoops sent to clusters excluding indivual snoops within a cluster 6'h24 PMU_HN_SF_IMPRECISE_EVICT_EVENT; counts number of times an evict op was dropped due to SF clustering 6'h25 PMU_HN_SF_EVICT_SHARED_LINE_EVENT; counts number of times a shared line was evicted from SF 6'h26 PMU_HN_POCQ_CLASS_OCCUPANCY_EVENT; counts the POCQ occupancy for a given class in HN-F; Class occupancy filtering is programmed in pmu_class_occup_id 6'h27 PMU_HN_POCQ_CLASS_RETRY_EVENT; counts number of retried requests for a given class; Class filtering is programmed in pmu_class_occup_id 6'h28 PMU_HN_CLASS_MC_REQS_EVENT; counts number of requests sent to MC for a given class; Class filtering is programmed in pmu_class_occup_id 6'h29 PMU_HN_CLASS_PCRDGNT_BELOW_CONDMIN_EVENT; counts number of protocol credit grants for a given class when it's above dedicated and below conditional min; Class filtering is programmed in pmu_class_occup_id 6'h2A PMU_HN_NUM_SN_CBUSY_THROTTLE_EVENT; counts number of times request to SN was throttled due to cbusy; Event filtering is programmed in pmu_cbusy_snthrottle_sel 6'h2B PMU_HN_NUM_SN_CBUSY_THROTTLE_MIN_EVENT; counts number of times request to SN was throttled to the minimum due to cbusy; Event filtering is programmed in pmu_cbusy_snthrottle_sel 6'h2C PMU_HN_SF_PRECISE_TO_IMPRECISE_EVENT; counts when number sharers exceeds how many RN's could be precisely tracked in SF 6'h2D PMU_HN_SNP_INTV_CLN_EVENT; counts the number of times clean data intervened for a snoop request 6'h2E PMU_HN_NC_EXCL_EVENT; counts the number of times non-cacheable exclusive request arrived at HNF 6'h2F PMU_HN_EXCL_MON_OVFL_EVENT; counts the number of times exclusive monitor overflowed 6'h00,RW,-
Table 4-408: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[63:3],Reserved,Reserved,RO,-
Table 4-408: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[2],pmu_mpam_softlim_sel,"When set, HN-F PMU MPAM Softlimit count is filtered for specific PARTIDs 1'b0: PMU Softlimit count is total for all PARDIDs. 1'b1: PMU Softlimit count is only for PARDIDs indicated in fliter register 1'b0",RW,-
Table 4-408: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[1],pmu_mpam_hardlim_sel,"When set, HN-F PMU MPAM Hardlimit count is filtered for specific PARTIDs 1'b0: PMU Hardlimit count is total for all PARDIDs. 1'b1: PMU Hardlimit count is only for PARDIDs indicated in fliter register 1'b0",RW,-
Table 4-408: cmn_hns_pmu_mpam_sel attributes,cmn_hns_pmu_mpam_sel,[0],pmu_mpam_s_mask_sel,"When set, PARTID Mask is used for Secure MPAM PARTID 1'b0: PMU MPAM mask is for Non-secure MPAMID. 1'b1: PMU MPAM mask is for Secure MPAMID. 1'b0",RW,-
Table 4-409: cmn_hns_pmu_mpam_pardid_mask0-7 attributes,cmn_hns_pmu_mpam_pardid_mask0-7,[63:0],pmu_mpam_partid_mask#{index},MPAM PMU hardlimit and softlimit mask for PARTID [#{64*(index +1)-1}:#{64*index}] 1'b0 PARTID specified is not counted in PMU count. 1'b1 PARTID specified is counted in PMU count. This mask is used only when cmn_hns_pmu_mpam_sel is set for PARTID based counting. Note: This mask is used only when cmn_hns_pmu_mpam_sel is set for PARTID based counting. 64'b0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[63],valid_lid#{index}_ra1,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[62],cpa_en_lid#{index}_ra1,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[61:58],Reserved,Reserved,RO,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[57:54],srctype_lid#{index}_ra1,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[53:49],cpa_grp_lid#{index}_ra1,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[48],remote_lid#{index}_ra1,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[47:43],Reserved,Reserved,RO,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[42:32],nodeid_lid#{index}_ra1,Specifies the node ID 11'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[31],valid_lid#{index}_ra0,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[30],cpa_en_lid#{index}_ra0,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[29:26],Reserved,Reserved,RO,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[25:22],srctype_lid#{index}_ra0,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[21:17],cpa_grp_lid#{index}_ra0,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[16],remote_lid#{index}_ra0,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[15:11],Reserved,Reserved,RO,-
Table 4-410: cmn_hns_rn_cluster0-63_physid_reg0 attributes,cmn_hns_rn_cluster0-63_physid_reg0,[10:0],nodeid_lid#{index}_ra0,Specifies the node ID 11'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[63],valid_lid#{index}_ra1,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[62],cpa_en_lid#{index}_ra1,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[61:58],Reserved,Reserved,RO,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[57:54],srctype_lid#{index}_ra1,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[53:49],cpa_grp_lid#{index}_ra1,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[48],remote_lid#{index}_ra1,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[47:43],Reserved,Reserved,RO,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[42:32],nodeid_lid#{index}_ra1,Specifies the node ID 11'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[31],valid_lid#{index}_ra0,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[30],cpa_en_lid#{index}_ra0,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[29:26],Reserved,Reserved,RO,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[25:22],srctype_lid#{index}_ra0,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[21:17],cpa_grp_lid#{index}_ra0,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[16],remote_lid#{index}_ra0,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[15:11],Reserved,Reserved,RO,-
Table 4-411: cmn_hns_rn_cluster64-127_physid_reg0 attributes,cmn_hns_rn_cluster64-127_physid_reg0,[10:0],nodeid_lid#{index}_ra0,Specifies the node ID 11'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[63],valid_lid#{index}_ra3,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[62],cpa_en_lid#{index}_ra3,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[61:58],Reserved,Reserved,RO,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[57:54],srctype_lid#{index}_ra3,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[53:49],cpa_grp_lid#{index}_ra3,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[48],remote_lid#{index}_ra3,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[47:43],Reserved,Reserved,RO,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[42:32],nodeid_lid#{index}_ra3,Specifies the node ID 11'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[31],valid_lid#{index}_ra2,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[30],cpa_en_lid#{index}_ra2,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[29:26],Reserved,Reserved,RO,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[25:22],srctype_lid#{index}_ra2,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[21:17],cpa_grp_lid#{index}_ra2,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[16],remote_lid#{index}_ra2,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[15:11],Reserved,Reserved,RO,-
Table 4-412: cmn_hns_rn_cluster0-127_physid_reg1 attributes,cmn_hns_rn_cluster0-127_physid_reg1,[10:0],nodeid_lid#{index}_ra2,Specifies the node ID 11'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[63],valid_lid#{index}_ra5,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[62],cpa_en_lid#{index}_ra5,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[61:58],Reserved,Reserved,RO,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[57:54],srctype_lid#{index}_ra5,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[53:49],cpa_grp_lid#{index}_ra5,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[48],remote_lid#{index}_ra5,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[47:43],Reserved,Reserved,RO,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[42:32],nodeid_lid#{index}_ra5,Specifies the node ID 11'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[31],valid_lid#{index}_ra4,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[30],cpa_en_lid#{index}_ra4,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[29:26],Reserved,Reserved,RO,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[25:22],srctype_lid#{index}_ra4,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[21:17],cpa_grp_lid#{index}_ra4,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[16],remote_lid#{index}_ra4,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[15:11],Reserved,Reserved,RO,-
Table 4-413: cmn_hns_rn_cluster0-127_physid_reg2 attributes,cmn_hns_rn_cluster0-127_physid_reg2,[10:0],nodeid_lid#{index}_ra4,Specifies the node ID 11'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[63],valid_lid#{index}_ra7,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[62],cpa_en_lid#{index}_ra7,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[61:58],Reserved,Reserved,RO,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[57:54],srctype_lid#{index}_ra7,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[53:49],cpa_grp_lid#{index}_ra7,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[48],remote_lid#{index}_ra7,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[47:43],Reserved,Reserved,RO,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[42:32],nodeid_lid#{index}_ra7,Specifies the node ID 11'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[31],valid_lid#{index}_ra6,Specifies whether the RN is valid 1'b0 RN ID is not valid 1'b1 RN ID is pointing to a valid CHI device 1'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[30],cpa_en_lid#{index}_ra6,Specifies whether the CCIX port aggregation is enabled 1'b0 CPA not enabled 1'b1 CPA enabled 1'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[29:26],Reserved,Reserved,RO,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[25:22],srctype_lid#{index}_ra6,Specifies the CHI source type of the RN 4'b1010 256 bit CHI-B RN-F 4'b1011 256 bit CHI-C RN-F 4'b1100 256 bit CHI-D RN-F 4'b1101 256 bit CHI-E RN-F Others Reserved 4'h0000,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[21:17],cpa_grp_lid#{index}_ra6,Specifies CCIX port aggregation group ID(0-31) 5'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[16],remote_lid#{index}_ra6,Specifies whether the RN is remote or local 1'b0 Local RN 1'b1 Remote RN 1'h0,RW,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[15:11],Reserved,Reserved,RO,-
Table 4-414: cmn_hns_rn_cluster0-127_physid_reg3 attributes,cmn_hns_rn_cluster0-127_physid_reg3,[10:0],nodeid_lid#{index}_ra6,Specifies the node ID 11'h0,RW,-
Table 4-415: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[63],hns_nonhash_region_valid#{index},valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-415: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[62:56],hns_nonhash_region_size#{index},"Memory region size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 7'b0",RW,-
Table 4-415: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[55:52],Reserved,Reserved,RO,-
Table 4-415: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[51:20],hns_nonhash_region_base_addr#{index},"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM 32'h0",RW,-
Table 4-415: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[19:11],Reserved,Reserved,RO,-
Table 4-415: cmn_hns_sam_nonhash_cfg1_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg1_memregion2-63,[10:0],hns_nonhash_reg_tgtid#{index},SN TgtID for the non-hashed region 11'h0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[63:52],Reserved,Reserved,RO,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[51:20],hns_nonhash_region_end_addr#{index},"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM 32'h0",RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[19:9],Reserved,Reserved,RO,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[8],nonhash_sn#{index}_metadata_dis,HNS implements metadata termination flow for nonhash SN #{index} when set 1'b0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[7],nonhash_sn#{index}_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[6],nonhash_sn#{index}_is_chie,nonhash SN #{index} supports CHI-E 1'b0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[5],nonhash_sn#{index}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[4],nonhash_sn#{index}_sn_is_chic,Indicates that nonhash sn is a CHI-C SN when set 1'b0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[3],nonhash_sn#{index}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for nonhash SN #{index} when set CONSTRAINT: Should not be enabled when sn_pcmo_prop_dis bit is set to 1 1'b0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[2],nonhash_sn#{index}_pcmo_prop_dis,Disables PCMO propagation for nonhash SN #{index} when set 1'b0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[1],nonhash_sn#{index}_cmo_prop_en,Enables CMO propagation for nonhash SN #{index} when set 1'b0,RW,-
Table 4-416: cmn_hns_sam_nonhash_cfg2_memregion2-63 attributes,cmn_hns_sam_nonhash_cfg2_memregion2-63,[0],nonhash_sn#{index}_128b,Data width of nonhash SN #{index} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-417: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[63],htg_region_valid#{index},valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-417: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[62:56],htg_region_size#{index},"Memory region size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 7'b00000",RW,-
Table 4-417: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[55:52],Reserved,Reserved,RO,-
Table 4-417: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[51:20],htg_region_base_addr#{index},"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM 32'h0",RW,-
Table 4-417: cmn_hns_sam_htg_cfg1_memregion0-15 attributes,cmn_hns_sam_htg_cfg1_memregion0-15,[19:0],Reserved,Reserved,RO,-
Table 4-418: cmn_hns_sam_htg_cfg2_memregion0-15 attributes,cmn_hns_sam_htg_cfg2_memregion0-15,[63:52],Reserved,Reserved,RO,-
Table 4-418: cmn_hns_sam_htg_cfg2_memregion0-15 attributes,cmn_hns_sam_htg_cfg2_memregion0-15,[51:20],htg_region_end_addr#{index},"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM 32'h0",RW,-
Table 4-418: cmn_hns_sam_htg_cfg2_memregion0-15 attributes,cmn_hns_sam_htg_cfg2_memregion0-15,[19:0],Reserved,Reserved,RO,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[63:47],Reserved,Reserved,RO,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[46:44],htg#{index}_hash_addr_bits_sel,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 3'h0",RW,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[43],Reserved,Reserved,RO,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[42:40],htg#{index}_sa_ports_cnt,Specifies the number of CXSA/CXLSA device aggregated 1'b0 Local RN 1'b1 Remote RN 3'b0,RW,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[39:36],Reserved,Reserved,RO,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[35:32],htg#{index}_sa_device_interleave_cntl,This field controls the interleave size across all aggregated CXSA/CXLSA Devices 4'h0 64B Interleaved 4'h1 128B Interleaved 4'h2 256B Interleaved 4'h3 512B Interleaved 4'hF 2MB Interleaved 4'b0,RW,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[31:28],Reserved,Reserved,RO,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[27:25],htg#{index}_sn_mode,"SN selection mode 3'b000 Reserved 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing 3'b111 CXSA/CXLSA aggregated SA selection function 3'b0",RW,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[24],htg#{index}_inv_top_address_bit,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[23:22],Reserved,Reserved,RO,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[21:16],htg#{index}_top_address_bit2,Top address bit 2 6'h00,RW,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[15:14],Reserved,Reserved,RO,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[13:8],htg#{index}_top_address_bit1,Top address bit 1 6'h00,RW,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[7:6],Reserved,Reserved,RO,-
Table 4-419: cmn_hns_sam_htg_cfg3_memregion0-15 attributes,cmn_hns_sam_htg_cfg3_memregion0-15,[5:0],htg#{index}_top_address_bit0,Top address bit 0 6'h00,RW,-
Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-15,[63:59],Reserved,Reserved,RO,-
Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-15,[58:48],sn_nodeid_#{index*4 + 3},Hashed target SN node ID #{index*4 + 3} 11'b00000000000,RW,-
Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-15,[47:43],Reserved,Reserved,RO,-
Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-15,[42:32],sn_nodeid_#{index*4 + 2},Hashed target SN node ID #{index*4 + 2} 11'b00000000000,RW,-
Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-15,[31:27],Reserved,Reserved,RO,-
Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-15,[26:16],sn_nodeid_#{index*4 + 1},Hashed target SN node ID #{index*4 + 1} 11'b00000000000,RW,-
Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-15,[15:11],Reserved,Reserved,RO,-
Table 4-420: cmn_hns_sam_htg_sn_nodeid_reg0-15 attributes,cmn_hns_sam_htg_sn_nodeid_reg0-15,[10:0],sn_nodeid_#{index*4 + 0},Hashed target SN node ID #{index*4 + 0} 11'b00000000000,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[63:57],Reserved,Reserved,RO,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[56],sn#{index*4 + 3}_metadata_dis,HNS implements metadata termination flow for SN #{index*4 + 3} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[55],sn#{index*4 + 3}_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[54],sn#{index*4 + 3}_is_chie,SN #{index*4 + 3} supports CHI-E 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[53],sn#{index*4 + 3}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[52],sn#{index*4 + 3}_sn_is_chic,Indicates that sn is a CHI-C SN when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[51],sn#{index*4 + 3}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 3} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[50],sn#{index*4 + 3}_pcmo_prop_dis,Disables PCMO propagation for SN #{index*4 + 3} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[49],sn#{index*4 + 3}_cmo_prop_en,Enables CMO propagation for SN #{index*4 + 3} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[48],sn#{index*4 + 3}_128b,Data width of SN #{index*4 + 3} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[47:41],Reserved,Reserved,RO,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[40],sn#{index*4 + 2}_metadata_dis,HNS implements metadata termination flow for SN #{index*4 + 2} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[39],sn#{index*4 + 2}_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[38],sn#{index*4 + 2}_is_chie,SN #{index*4 + 2} supports CHI-E 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[37],sn#{index*4 + 2}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[36],sn#{index*4 + 2}_sn_is_chic,Indicates that sn is a CHI-C SN when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[35],sn#{index*4 + 2}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 2} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[34],sn#{index*4 + 2}_pcmo_prop_dis,Disables PCMO propagation for SN #{index*4 + 2} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[33],sn#{index*4 + 2}_cmo_prop_en,Enables CMO propagation for SN #{index*4 + 2} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[32],sn#{index*4 + 2}_128b,Data width of SN #{index*4 + 2} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[31:25],Reserved,Reserved,RO,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[24],sn#{index*4 + 1}_metadata_dis,HNS implements metadata termination flow for SN #{index*4 + 1} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[23],sn#{index*4 + 1}_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[22],sn#{index*4 + 1}_is_chie,SN #{index*4 + 1} supports CHI-E 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[21],sn#{index*4 + 1}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[20],sn#{index*4 + 1}_sn_is_chic,Indicates that sn is a CHI-C SN when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[19],sn#{index*4 + 1}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 1} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[18],sn#{index*4 + 1}_pcmo_prop_dis,Disables PCMO propagation for SN #{index*4 + 1} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[17],sn#{index*4 + 1}_cmo_prop_en,Enables CMO propagation for SN #{index*4 + 1} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[16],sn#{index*4 + 1}_128b,Data width of SN #{index*4 + 1} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[15:9],Reserved,Reserved,RO,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[8],sn#{index*4 + 0}_metadata_dis,HNS implements metadata termination flow for SN #{index*4 + 0} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[7],sn#{index*4 + 0}_group,Specifies the SN-F grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[6],sn#{index*4 + 0}_is_chie,SN #{index*4 + 0} supports CHI-E 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[5],sn#{index*4 + 0}_nointlvdata_guaranteed,SN guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[4],sn#{index*4 + 0}_sn_is_chic,Indicates that sn is a CHI-C SN when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[3],sn#{index*4 + 0}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for SN #{index*4 + 0} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[2],sn#{index*4 + 0}_pcmo_prop_dis,Disables PCMO propagation for SN #{index*4 + 0} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[1],sn#{index*4 + 0}_cmo_prop_en,Enables CMO propagation for SN #{index*4 + 0} when set 1'b0,RW,-
Table 4-421: cmn_hns_sam_htg_sn_attr0-15 attributes,cmn_hns_sam_htg_sn_attr0-15,[0],sn#{index*4 + 0}_128b,Data width of SN #{index*4 + 0} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[63:59],Reserved,Reserved,RO,-
Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[58:48],cxg_sa_nodeid_#{index*4 + 3},Hashed target CCG SA node ID #{index*4 + 3} 11'b00000000000,RW,-
Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[47:43],Reserved,Reserved,RO,-
Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[42:32],cxg_sa_nodeid_#{index*4 + 2},Hashed target CCG SA node ID #{index*4 + 2} 11'b00000000000,RW,-
Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[31:27],Reserved,Reserved,RO,-
Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[26:16],cxg_sa_nodeid_#{index*4 + 1},Hashed target CCG SA node ID #{index*4 + 1} 11'b00000000000,RW,-
Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[15:11],Reserved,Reserved,RO,-
Table 4-422: cmn_hns_sam_ccg_sa_nodeid_reg0-3 attributes,cmn_hns_sam_ccg_sa_nodeid_reg0-3,[10:0],cxg_sa_nodeid_#{index*4 + 0},Hashed target CCG SA node ID #{index*4 + 0} 11'b00000000000,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[63:57],Reserved,Reserved,RO,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[56],ccg_sa#{index*4 + 3}_metadata_dis,HNS implements metadata termination flow for CCG_SA #{index*4 + 3} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[55],ccg_sa#{index*4 + 3}_group,Specifies the CCG_SA grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[54],ccg_sa#{index*4 + 3}_is_chie,CCG_SA #{index*4 + 3} supports CHI-E 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[53],ccg_sa#{index*4 + 3}_nointlvdata_guaranteed,CCG_SA guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[52],ccg_sa#{index*4 + 3}_sn_is_chic,Indicates that CCG_SA is a CHI-C CCG_SA when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[51],ccg_sa#{index*4 + 3}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA #{index*4 + 3} 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[50],ccg_sa#{index*4 + 3}_pcmo_prop_dis,Disables PCMO propagation for CCG_SA #{index*4 + 3} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[49],ccg_sa#{index*4 + 3}_cmo_prop_en,Enables CMO propagation for CCG_SA #{index*4 + 3} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[48],ccg_sa#{index*4 + 3}_128b,Data width of CCG_SA #{index*4 + 3} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[47:41],Reserved,Reserved,RO,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[40],ccg_sa#{index*4 + 2}_metadata_dis,HNS implements metadata termination flow for CCG_SA #{index*4 + 2} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[39],ccg_sa#{index*4 + 2}_group,Specifies the CCG_SA grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[38],ccg_sa#{index*4 + 2}_is_chie,CCG_SA #{index*4 + 2} supports CHI-E 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[37],ccg_sa#{index*4 + 2}_nointlvdata_guaranteed,CCG_SA guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[36],ccg_sa#{index*4 + 2}_sn_is_chic,Indicates that CCG_SA is a CHI-C CCG_SA when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[35],ccg_sa#{index*4 + 2}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA #{index*4 + 2} 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[34],ccg_sa#{index*4 + 2}_pcmo_prop_dis,Disables PCMO propagation for CCG_SA #{index*4 + 2} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[33],ccg_sa#{index*4 + 2}_cmo_prop_en,Enables CMO propagation for CCG_SA #{index*4 + 2} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[32],ccg_sa#{index*4 + 2}_128b,Data width of CCG_SA #{index*4 + 2} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[31:25],Reserved,Reserved,RO,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[24],ccg_sa#{index*4 + 1}_metadata_dis,HNS implements metadata termination flow for CCG_SA #{index*4 + 1} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[23],ccg_sa#{index*4 + 1}_group,Specifies the CCG_SA grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[22],ccg_sa#{index*4 + 1}_is_chie,CCG_SA #{index*4 + 1} supports CHI-E 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[21],ccg_sa#{index*4 + 1}_nointlvdata_guaranteed,CCG_SA guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[20],ccg_sa#{index*4 + 1}_sn_is_chic,Indicates that CCG_SA is a CHI-C CCG_SA when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[19],ccg_sa#{index*4 + 1}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA #{index*4 + 1} 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[18],ccg_sa#{index*4 + 1}_pcmo_prop_dis,Disables PCMO propagation for CCG_SA #{index*4 + 1} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[17],ccg_sa#{index*4 + 1}_cmo_prop_en,Enables CMO propagation for CCG_SA #{index*4 + 1} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[16],ccg_sa#{index*4 + 1}_128b,Data width of CCG_SA #{index*4 + 1} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[15:9],Reserved,Reserved,RO,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[8],ccg_sa#{index*4 + 0}_metadata_dis,HNS implements metadata termination flow for CCG_SA #{index*4 + 0} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[7],ccg_sa#{index*4 + 0}_group,Specifies the CCG_SA grouping 1'b0 Group A 1'b1 Group B 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[6],ccg_sa#{index*4 + 0}_is_chie,CCG_SA #{index*4 + 0} supports CHI-E 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[5],ccg_sa#{index*4 + 0}_nointlvdata_guaranteed,CCG_SA guaratees the return data will not be interleaved 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[4],ccg_sa#{index*4 + 0}_sn_is_chic,Indicates that CCG_SA is a CHI-C CCG_SA when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[3],ccg_sa#{index*4 + 0}_pcmosep_conv_to_pcmo,Convert CleanSharedPersistSep to CleanSharedPersist for CCG_SA #{index*4 + 0} 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[2],ccg_sa#{index*4 + 0}_pcmo_prop_dis,Disables PCMO propagation for CCG_SA #{index*4 + 0} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[1],ccg_sa#{index*4 + 0}_cmo_prop_en,Enables CMO propagation for CCG_SA #{index*4 + 0} when set 1'b0,RW,-
Table 4-423: cmn_hns_sam_ccg_sa_attr0-3 attributes,cmn_hns_sam_ccg_sa_attr0-3,[0],ccg_sa#{index*4 + 0}_128b,Data width of CCG_SA #{index*4 + 0} 1'b1 128 bits 1'b0 256 bits 1'b0,RW,-
Table 4-424: hns_generic_regs0-7 attributes,hns_generic_regs0-7,[63:0],hns_generic_regs#{index},Configuration register for the custom logic 64'h0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[63:59],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[58:56],setaddr_indx_12_shutter,Program to specify address bit shuttering for setaddr index 12 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[55],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[54:52],setaddr_indx_11_shutter,Program to specify address bit shuttering for setaddr index 11 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[51],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[50:48],setaddr_indx_10_shutter,Program to specify address bit shuttering for setaddr index 10 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[47],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[46:44],setaddr_indx_9_shutter,Program to specify address bit shuttering for setaddr index 9 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[43],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[42:40],setaddr_indx_8_shutter,Program to specify address bit shuttering for setaddr index 8 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[39],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[38:36],setaddr_indx_7_shutter,Program to specify address bit shuttering for setaddr index 7 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[35],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[34:32],setaddr_indx_6_shutter,Program to specify address bit shuttering for setaddr index 6 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[31],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[30:28],setaddr_indx_5_shutter,Program to specify address bit shuttering for setaddr index 5 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[27],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[26:24],setaddr_indx_4_shutter,Program to specify address bit shuttering for setaddr index 4 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[23],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[22:20],setaddr_indx_3_shutter,Program to specify address bit shuttering for setaddr index 3 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[19],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[18:16],setaddr_indx_2_shutter,Program to specify address bit shuttering for setaddr index 2 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[15],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[14:12],setaddr_indx_1_shutter,Program to specify address bit shuttering for setaddr index 1 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[11],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[10:8],setaddr_indx_0_shutter,Program to specify address bit shuttering for setaddr index 0 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[7],setaddr_shutter_mode_en,Enables address shuttering mode for SLC as programmed by setaddr_indx_X_shutter registers 1'b0,RW,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[6:4],Reserved,Reserved,RO,-
Table 4-425: cmn_hns_pa2setaddr_slc attributes,cmn_hns_pa2setaddr_slc,[3:0],setaddr_startbit_slc,SLC: SetAddr starting bit for SLC TODO add a description here abt contiguous bits 4'b0110 Setaddr starts from PA[6] 4'b0111 Setaddr starts from PA[7] 4'b1000 Setaddr starts from PA[8] 4'b1001 Setaddr starts from PA[9] 4'b1010 Setaddr starts from PA[10] 4'b1011 Setaddr starts from PA[11] 4'b1100 Setaddr starts from PA[12] 4'b0110,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[63:59],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[58:56],setaddr_indx_12_shutter,Program to specify address bit shuttering for setaddr index 12 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[55],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[54:52],setaddr_indx_11_shutter,Program to specify address bit shuttering for setaddr index 11 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[51],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[50:48],setaddr_indx_10_shutter,Program to specify address bit shuttering for setaddr index 10 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[47],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[46:44],setaddr_indx_9_shutter,Program to specify address bit shuttering for setaddr index 9 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[43],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[42:40],setaddr_indx_8_shutter,Program to specify address bit shuttering for setaddr index 8 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[39],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[38:36],setaddr_indx_7_shutter,Program to specify address bit shuttering for setaddr index 7 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[35],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[34:32],setaddr_indx_6_shutter,Program to specify address bit shuttering for setaddr index 6 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[31],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[30:28],setaddr_indx_5_shutter,Program to specify address bit shuttering for setaddr index 5 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[27],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[26:24],setaddr_indx_4_shutter,Program to specify address bit shuttering for setaddr index 4 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[23],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[22:20],setaddr_indx_3_shutter,Program to specify address bit shuttering for setaddr index 3 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[19],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[18:16],setaddr_indx_2_shutter,Program to specify address bit shuttering for setaddr index 2 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[15],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[14:12],setaddr_indx_1_shutter,Program to specify address bit shuttering for setaddr index 1 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[11],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[10:8],setaddr_indx_0_shutter,Program to specify address bit shuttering for setaddr index 0 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[7],setaddr_shutter_mode_en,Enables address shuttering mode for SF as programmed by setaddr_indx_X_shutter registers 1'b0,RW,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[6:4],Reserved,Reserved,RO,-
Table 4-426: cmn_hns_pa2setaddr_sf attributes,cmn_hns_pa2setaddr_sf,[3:0],setaddr_startbit_sf,SF: SetAddr starting bit for SF 4'b0110 Setaddr starts from PA[6] 4'b0111 Setaddr starts from PA[7] 4'b1000 Setaddr starts from PA[8] 4'b1001 Setaddr starts from PA[9] 4'b1010 Setaddr starts from PA[10] 4'b1011 Setaddr starts from PA[11] 4'b1100 Setaddr starts from PA[12] 4'b0110,RW,-
Table 4-427: cmn_hns_pa2setaddr_flex_slc attributes,cmn_hns_pa2setaddr_flex_slc,[63:0],pa2setaddr_flex_slc,FLEXIBLE: PA to SET/TAG ADDR and vice versa conversion config field for SLC 64'b0,RW,-
Table 4-428: cmn_hns_pa2setaddr_flex_sf attributes,cmn_hns_pa2setaddr_flex_sf,[63:0],pa2setaddr_flex_sf,FLEXIBLE: PA to SET/TAG ADDR conversion and vice versa config field for SF 64'b0,RW,-
Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[63],Reserved,Reserved,RO,-
Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[62:56],htg_region#{index}_size,"Memory region #{index} size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 7'b0000000",RW,-
Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[55:52],Reserved,Reserved,RO,-
Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[51:16],htg_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[15:5],Reserved,Reserved,RO,-
Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[4:2],htg_region#{index}_target_type,Indicates node type 3'b000 HN-F 3'b001 HN-I 3'b010 CXRA 3'b011 HN-P 3'b100 PCI-CXRA 3'b101 HN-S Others Reserved CONSTRAINT: Only applicable for RN-I 3'b000,RW,-
Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[1],htg_region#{index}_nonhash_reg_en,Enables hashed region #{index} to select non-hashed node 1'b0,RW,-
Table 4-429: lcn_hashed_tgt_grp_cfg1_region0-31 attributes,lcn_hashed_tgt_grp_cfg1_region0-31,[0],htg_region#{index}_valid,Memory region #{index} valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-430: lcn_hashed_tgt_grp_cfg2_region0-31 attributes,lcn_hashed_tgt_grp_cfg2_region0-31,[63:52],Reserved,Reserved,RO,-
Table 4-430: lcn_hashed_tgt_grp_cfg2_region0-31 attributes,lcn_hashed_tgt_grp_cfg2_region0-31,[51:16],region#{index}_end_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-430: lcn_hashed_tgt_grp_cfg2_region0-31 attributes,lcn_hashed_tgt_grp_cfg2_region0-31,[15:0],Reserved,Reserved,RO,-
Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[63],Reserved,Reserved,RO,-
Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[62:56],htg_scndry_region#{index}_size,"Secondary memory region #{index} size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 5'b00000",RW,-
Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[55:52],Reserved,Reserved,RO,-
Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[51:16],htg_scndry_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[15:5],Reserved,Reserved,RO,-
Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[4:2],htg_scndry_region#{index}_target_type,Indicates node type 3'b000 HN-F 3'b001 HN-I 3'b010 CXRA 3'b011 HN-P 3'b100 PCI-CXRA 3'b101 HN-S Others Reserved CONSTRAINT: Only applicable for RN-I 3'b000,RW,-
Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[1],Reserved,Reserved,RO,-
Table 4-431: lcn_hashed_target_grp_secondary_cfg1_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg1_reg0-31,[0],htg_scndry_region#{index}_valid,Secondary memory region #{index} valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-432: lcn_hashed_target_grp_secondary_cfg2_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg2_reg0-31,[63:52],Reserved,Reserved,RO,-
Table 4-432: lcn_hashed_target_grp_secondary_cfg2_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg2_reg0-31,[51:16],htg_scndry_region#{index}_end_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'b00000000000000000000000000",RW,-
Table 4-432: lcn_hashed_target_grp_secondary_cfg2_reg0-31 attributes,lcn_hashed_target_grp_secondary_cfg2_reg0-31,[15:0],Reserved,Reserved,RO,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[63:29],Reserved,Reserved,RO,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[28:25],htg_region#{index}_hier_cluster_mask,Hierarchical hashing: Enable cluster masking to achieve different interleave granularity across clusters. 4'b0000 64 byte interleave granularity across clusters 4'b0001 128 byte interleave granularity across clusters 4'b0010 256 byte interleave granularity across clusters 4'b0011 512 byte interleave granularity across clusters 4'b0100 1024 byte interleave granularity across clusters 4'b0101 2048 byte interleave granularity across clusters 4'b0110 4096 byte interleave granularity across clusters 4'b0111 8192 byte interleave granularity across clusters Others Reserved 4'b0,RW,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[24:22],Reserved,Reserved,RO,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[21:16],htg_region#{index}_hier_hash_nodes,"Hierarchical hashing mode, define number of nodes in each cluster 6'h0",RW,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[15:14],Reserved,Reserved,RO,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[13:8],htg_region#{index}_hier_hash_clusters,"Hierarchical hashing mode, define number of clusters groups 6'h0",RW,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[7:6],Reserved,Reserved,RO,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[5:3],htg_region#{index}_hier_enable_address_striping,Hierarchical hashing: configure number of address bits needs to shuttered (removed) at second hierarchy hash (LSB bit is based on cluster mask). 3'b000 No address shuttering 3'b001 One addr bit shuttered (2 clusters) 3'b010 Two addr bit shuttered (4 clusters) 3'b011 Three addr bit shuttered (8 clusters) 3'b100 Four addr bit shuttered (16 clusters) 3'b101 Five addr bit shuttered (32 clusters) Others Reserved 3'b0,RW,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[2],htg_region#{index}_hierarchical_hash_en,Hierarchical Hashing mode enable configure bit 1'b0,RW,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[1],htg_region#{index}_nonpowerof2_hash_en,Non power of two Hashing mode enable cconfigure bit 1'b0,RW,-
Table 4-433: lcn_hashed_target_grp_hash_cntl_reg0-31 attributes,lcn_hashed_target_grp_hash_cntl_reg0-31,[0],Reserved,Reserved,RO,-
Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[63:56],htg#{index*8 + 7}_num_hn,HN count for hashed target group 7 8'h00,RW,-
Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[55:48],htg#{index*8 + 6}_num_hn,HN count for hashed target group 6 8'h00,RW,-
Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[47:40],htg#{index*8 + 5}_num_hn,HN count for hashed target group 5 8'h00,RW,-
Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[39:32],htg#{index*8 + 4}_num_hn,HN count for hashed target group 4 8'h00,RW,-
Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[31:24],htg#{index*8 + 3}_num_hn,HN count for hashed target group 3 8'h00,RW,-
Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[23:16],htg#{index*8 + 2}_num_hn,HN count for hashed target group 2 8'h00,RW,-
Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[15:8],htg#{index*8 + 1}_num_hn,HN count for hashed target group 1 8'h00,RW,-
Table 4-434: lcn_hashed_target_group_hn_count_reg0-3 attributes,lcn_hashed_target_group_hn_count_reg0-3,[7:0],htg#{index*8}_num_hn,HN count for hashed target group 0 8'h00,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[63:52],Reserved,Reserved,RO,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[51],htg#{index*4 + 3}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[50],Reserved,Reserved,RO,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[49],htg#{index*4 + 3}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 3} 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[48],htg#{index*4 + 3}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 3} 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[47:36],Reserved,Reserved,RO,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[35],htg#{index*4 + 2}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[34],Reserved,Reserved,RO,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[33],htg#{index*4 + 2}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 2} 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[32],htg#{index*4 + 2}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 2} 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[31:20],Reserved,Reserved,RO,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[19],htg#{index*4 + 1}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[18],Reserved,Reserved,RO,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[17],htg#{index*4 + 1}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 1} 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[16],htg#{index*4 + 1}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 1} 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[15:4],Reserved,Reserved,RO,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[3],htg#{index*4}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4} 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[2],Reserved,Reserved,RO,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[1],htg#{index*4}_hn_cal_type,Enables type of HN CAL for HTG #{index*4} 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-435: lcn_hashed_target_grp_cal_mode_reg0-7 attributes,lcn_hashed_target_grp_cal_mode_reg0-7,[0],htg#{index*4}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4} 1'b0,RW,-
Table 4-436: lcn_hashed_target_grp_hnf_cpa_en_reg0-1 attributes,lcn_hashed_target_grp_hnf_cpa_en_reg0-1,[63:0],htg_hnf_cpa_en#{index},Enable CPA for each hashed HNF node ID 64'h0000000000000000,RW,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[63:61],Reserved,Reserved,RO,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[60:56],htg_cpag_hnf#{index*8 + 7},CPAG associated to the HNF#{index*8 + 7} 5'b0,RW,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[55:53],Reserved,Reserved,RO,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[52:48],htg_cpag_hnf#{index*8 + 6},CPAG associated to the HNF#{index*8 + 6} 5'b0,RW,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[47:45],Reserved,Reserved,RO,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[44:40],htg_cpag_hnf#{index*8 + 5},CPAG associated to the HNF#{index*8 + 5} 5'b0,RW,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[39:37],Reserved,Reserved,RO,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[36:32],htg_cpag_hnf#{index*8 + 4},CPAG associated to the HNF#{index*8 + 4} 5'b0,RW,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[31:29],Reserved,Reserved,RO,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[28:24],htg_cpag_hnf#{index*8 + 3},CPAG associated to the HNF#{index*8 + 3} 5'b0,RW,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[23:21],Reserved,Reserved,RO,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[20:16],htg_cpag_hnf#{index*8 + 2},CPAG associated to the HNF#{index*8 + 2} 5'b0,RW,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[15:13],Reserved,Reserved,RO,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[12:8],htg_cpag_hnf#{index*8 + 1},CPAG associated to the HNF#{index*8 + 1} 5'b0,RW,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[7:5],Reserved,Reserved,RO,-
Table 4-437: lcn_hashed_target_grp_cpag_perhnf_reg0-15 attributes,lcn_hashed_target_grp_cpag_perhnf_reg0-15,[4:0],htg_cpag_hnf#{index*8 + 0},CPAG associated to the HNF#{index*8 + 0} 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[63:62],Reserved,Reserved,RO,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[61:57],htg#{index}_cpag7,cpag id for index7 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[56],htg#{index}_cpa_en7,cpa enable for index7 1'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[55:54],Reserved,Reserved,RO,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[53:49],htg#{index}_cpag6,cpag id for index6 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[48],htg#{index}_cpa_en6,cpa enable for index6 1'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[47:46],Reserved,Reserved,RO,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[45:41],htg#{index}_cpag5,cpag id for index5 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[40],htg#{index}_cpa_en5,cpa enable for index5 1'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[39:38],Reserved,Reserved,RO,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[37:33],htg#{index}_cpag4,cpag id for index4 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[32],htg#{index}_cpa_en4,cpa enable for index4 1'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[31:30],Reserved,Reserved,RO,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[29:25],htg#{index}_cpag3,cpag id for index0 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[24],htg#{index}_cpa_en3,cpa enable for index3 1'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[23:22],Reserved,Reserved,RO,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[21:17],htg#{index}_cpag2,cpag id for index2 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[16],htg#{index}_cpa_en2,cpa enable for index2 1'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[15:14],Reserved,Reserved,RO,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[13:9],htg#{index}_cpag1,cpag id for index1 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[8],htg#{index}_cpa_en1,cpa enable for index1 1'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[7:6],Reserved,Reserved,RO,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[5:1],htg#{index}_cpag0,cpag id for index0 5'b0,RW,-
Table 4-438: lcn_hashed_target_grp_compact_cpag_ctrl0-31 attributes,lcn_hashed_target_grp_compact_cpag_ctrl0-31,[0],htg#{index}_cpa_en0,cpa enable for index0 1'b0,RW,-
Table 4-439: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[63:57],Reserved,Reserved,RO,-
Table 4-439: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[56:54],htg#{index}_cpa_hash_index2_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index2. 3'b001 SMP hash index2 + 1. 3'b010 SMP hash index2 + 2. 3'b011 SMP hash index2 + 3. 3'b100 SMP hash index2 + 4. 3'b101 SMP hash index2 + 5 3'b110 SMP hash index2 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-439: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[53],Reserved,Reserved,RO,-
Table 4-439: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[52:50],htg#{index}_cpa_hash_index1_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index1. 3'b001 SMP hash index1 + 1. 3'b010 SMP hash index1 + 2. 3'b011 SMP hash index1 + 3. 3'b100 SMP hash index1 + 4. 3'b101 SMP hash index1 + 5 3'b110 SMP hash index1 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-439: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[49],Reserved,Reserved,RO,-
Table 4-439: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[48:46],htg#{index}_cpa_hash_index0_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index0. 3'b001 SMP hash index0 + 1. 3'b010 SMP hash index0 + 2. 3'b011 SMP hash index0 + 3. 3'b100 SMP hash index0 + 4. 3'b101 SMP hash index0 + 5 3'b110 SMP hash index0 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-439: lcn_hashed_target_grp_compact_hash_ctrl0-31 attributes,lcn_hashed_target_grp_compact_hash_ctrl0-31,[45:0],Reserved,Reserved,RO,-
Table 4-440: cmn_hns_mpam_ns_node_info attributes,cmn_hns_mpam_ns_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-440: cmn_hns_mpam_ns_node_info attributes,cmn_hns_mpam_ns_node_info,[47:32],logical_id,$logical_id_description dependent,RO,Configuration dependent
Table 4-440: cmn_hns_mpam_ns_node_info attributes,cmn_hns_mpam_ns_node_info,[31:16],node_id,$node_id_description dependent,RO,Configuration dependent
Table 4-440: cmn_hns_mpam_ns_node_info attributes,cmn_hns_mpam_ns_node_info,[15:0],node_type,$node_type_description dependent,RO,Configuration dependent
Table 4-441: cmn_hns_mpam_ns_child_info attributes,cmn_hns_mpam_ns_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-441: cmn_hns_mpam_ns_child_info attributes,cmn_hns_mpam_ns_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-441: cmn_hns_mpam_ns_child_info attributes,cmn_hns_mpam_ns_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[63:32],Reserved,Reserved,RO,-
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[31],hns_mpam_has_partid_nrw,0 HN-F does not support MPAM PARTID Narrowing dependent 1 HN-F supports MPAM PARTID Narrowing,RO,Configuration dependent
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[30],hns_mpam_has_msmon,0 MPAM performance monitoring is not supported dependent 1 MPAM performance monitoring is supported,RO,Configuration dependent
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[29],hns_mpam_has_impl_idr,0 MPAM implementation specific partitioning features not dependent supported 1 MPAM implementation specific partitioning features supported,RO,Configuration dependent
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[28],Reserved,Reserved,RO,-
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[27],hns_mpam_has_pri_part,0 MPAM priority partitioning is not supported 1 MPAM priority partitioning is supported dependent,RO,Configuration dependent
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[26],hns_mpam_has_mbw_part,0 MPAM memory bandwidth partitioning is not supported 1 MPAM memory bandwidth partitioning is supported dependent,RO,Configuration dependent
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[25],hns_mpam_has_cpor_part,0 MPAM cache portion partitioning is not supported 1 MPAM cache portion partitioning is supported dependent,RO,Configuration dependent
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[24],hns_mpam_has_ccap_part,0 MPAM cache maximum capacity partitioning is not supported dependent 1 MPAM cache maximum capacity partitioning is supported,RO,Configuration dependent
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[23:16],hns_mpam_pmg_max,Maximum value of Non-secure PMG supported by this HN-F dependent,RO,Configuration dependent
Table 4-442: cmn_hns_mpam_idr attributes,cmn_hns_mpam_idr,[15:0],hns_mpam_partid_max,Maximum value of Non-secure PARTID supported by this HN-F dependent,RO,Configuration dependent
Table 4-443: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[63:32],Reserved,Reserved,RO,-
Table 4-443: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[31:20],hns_mpam_iidr_productid,Implementation defined value identifying MPAM memory system component 12'h000,RO,-
Table 4-443: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[19:16],hns_mpam_iidr_variant,Implementation defined value identifying major revision of the product 4'b0000,RO,-
Table 4-443: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[15:12],hns_mpam_iidr_revision,Implementation defined value identifying minor revision of the product 4'b0000,RO,-
Table 4-443: cmn_hns_mpam_iidr attributes,cmn_hns_mpam_iidr,[11:0],hns_mpam_iidr_implementer,Implementation defined value identifying company that implemented MPAM memory system component 12'h43B,RO,-
Table 4-444: cmn_hns_mpam_aidr attributes,cmn_hns_mpam_aidr,[63:8],Reserved,Reserved,RO,-
Table 4-444: cmn_hns_mpam_aidr attributes,cmn_hns_mpam_aidr,[7:4],hns_mpam_aidr_arch_major_rev,Major revision of the MPAM architecture that this memory system component implements 4'b0001,RO,-
Table 4-444: cmn_hns_mpam_aidr attributes,cmn_hns_mpam_aidr,[3:0],hns_mpam_aidr_arch_minor_rev,Minor revision of the MPAM architecture that this memory system component implements 4'b0000,RO,-
Table 4-445: cmn_hns_mpam_impl_idr attributes,cmn_hns_mpam_impl_idr,[63:32],Reserved,Reserved,RO,-
Table 4-445: cmn_hns_mpam_impl_idr attributes,cmn_hns_mpam_impl_idr,[31:0],hns_mpam_impl_idr,Implementation defined partitioning features. 32'h00000000,RO,-
Table 4-446: cmn_hns_mpam_cpor_idr attributes,cmn_hns_mpam_cpor_idr,[63:16],Reserved,Reserved,RO,-
Table 4-446: cmn_hns_mpam_cpor_idr attributes,cmn_hns_mpam_cpor_idr,[15:0],hns_mpam_cpor_idr_cpbm_wd,Number of bits in the cache portion partitioning bit map of this device. dependent,RO,Configuration dependent
Table 4-447: cmn_hns_mpam_ccap_idr attributes,cmn_hns_mpam_ccap_idr,[63:6],Reserved,Reserved,RO,-
Table 4-447: cmn_hns_mpam_ccap_idr attributes,cmn_hns_mpam_ccap_idr,[5:0],hns_mpam_ccap_idr_cmax_wd,Number of fractional bits implemented in the cache capacity partitioning. dependent,RO,Configuration dependent
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[63:29],Reserved,Reserved,RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[28:16],hns_mpam_mbw_idr_bwpbm_wd,Number of bits indication portions in MPAMCFG_MBW_PBM register. 13'h0,RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[15],Reserved,Reserved,RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[14],hns_mpam_mbw_idr_windwr,"0 The bandwidth accounting period should be read from MPAMCFG_MBW_WINDWR register, which might be fixed 1 The bandwidth accounting width is readable and writable per partition in MPAMCFG_MBW_WINDWR register. 1'h0",RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[13],hns_mpam_mbw_idr_has_prop,0 There is no memory bandwidth proportional stride control and no MPAMCFG_MBW_PROP register 1 MPAMCFG_MBW_PROP register exists and memory bandwidth proportional stride memory bandwidth allocation scheme is supported. 1'h0,RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[12],hns_mpam_mbw_idr_has_pbm,0 There is no memory bandwidth portion control and no MPAMCFG_MBW_PBM register 1 MPAMCFG_MBW_PBM register exists and memory bandwidth portion allocation scheme is supported. 1'h0,RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[11],hns_mpam_mbw_idr_has_max,0 There is no maximum memory bandwidth control and no MPAMCFG_MBW_MAX register 1 MPAMCFG_MBW_MAX register exists and maximum memory bandwidth allocation scheme is supported. 1'h0,RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[10],hns_mpam_mbw_idr_has_min,0 There is no minimum memory bandwidth control and no MPAMCFG_MBW_MIN register 1 MPAMCFG_MBW_MIN register exists and minimum memory bandwidth allocation scheme is supported. 1'h0,RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[9:6],Reserved,Reserved,RO,-
Table 4-448: cmn_hns_mpam_mbw_idr attributes,cmn_hns_mpam_mbw_idr,[5:0],hns_mpam_mbw_idr_bwa_wd,"Number of implemented bits in bandwidth allocation fields: MIN, MAX, and STRIDE. Value must be between 1 to 16 4'b0000",RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[63:26],Reserved,Reserved,RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[25:20],hns_mpam_pri_idr_dspri_wd,Number of bits in downstream priority field (DSPRI) in MPAMCFG_PRI. 6'h0,RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[19:18],Reserved,Reserved,RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[17],hns_mpam_pri_idr_has_dspri_0_is_low,"0 In the DSPRI field, a value of 0 means highest priority 1 In the DSPRI field, a value of 0 means lowest priority. 1'h0",RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[16],hns_mpam_pri_idr_has_dspri,"0 This memory system component supports priority, but doesn't have a downstream priority (DSPRI) field in MPAMCFG_PRI. 1 This memory system component supports downstream priority and has an DSPRI field. 1'h0",RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[15:10],Reserved,Reserved,RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[9:4],hns_mpam_pri_idr_intpri_wd,Number of bits in the internal priority field (INTPRI) in MPAMCFG_PRI. 6'h0,RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[3:2],Reserved,Reserved,RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[1],hns_mpam_pri_idr_intpri_0_is_low,"0 In the INTPRI field, a value of 0 means highest priority. 1 In the INTPRI field, a value of 0 means lowest priority. 1'h0",RO,-
Table 4-449: cmn_hns_mpam_pri_idr attributes,cmn_hns_mpam_pri_idr,[0],hns_mpam_pri_idr_has_intpri,"0 This memory system component supports priority, but doesn't have an internal priority field in MPAMCFG_PRI. 1 This memory system component supports internal priority and has an INTPRI field. 1'h0",RO,-
Table 4-450: cmn_hns_mpam_partid_nrw_idr attributes,cmn_hns_mpam_partid_nrw_idr,[63:16],Reserved,Reserved,RO,-
Table 4-450: cmn_hns_mpam_partid_nrw_idr attributes,cmn_hns_mpam_partid_nrw_idr,[15:0],hns_mpam_partid_nrw_idr_intpartid_max,This field indicates the largest intPARTID supported in this component. 16'h00,RO,-
Table 4-451: cmn_hns_mpam_msmon_idr attributes,cmn_hns_mpam_msmon_idr,[63:32],Reserved,Reserved,RO,-
Table 4-451: cmn_hns_mpam_msmon_idr attributes,cmn_hns_mpam_msmon_idr,[31],hns_mpam_msmon_has_local_capt_evnt,Has the local capture event generator and the MSMON_CAPT_EVNT register. 1'h1,RO,-
Table 4-451: cmn_hns_mpam_msmon_idr attributes,cmn_hns_mpam_msmon_idr,[30:18],Reserved,Reserved,RO,-
Table 4-451: cmn_hns_mpam_msmon_idr attributes,cmn_hns_mpam_msmon_idr,[17],hns_mpam_msmon_mbwu,This component has a performance monitor for Memory Bandwidth Usage by PARTID and PMG. dependent,RO,Configuration dependent
Table 4-451: cmn_hns_mpam_msmon_idr attributes,cmn_hns_mpam_msmon_idr,[16],hns_mpam_msmon_csu,This component has a performance monitor for Cache Storage Usage by PARTID and PMG. dependent,RO,Configuration dependent
Table 4-451: cmn_hns_mpam_msmon_idr attributes,cmn_hns_mpam_msmon_idr,[15:0],Reserved,Reserved,RO,-
Table 4-452: cmn_hns_mpam_csumon_idr attributes,cmn_hns_mpam_csumon_idr,[63:32],Reserved,Reserved,RO,-
Table 4-452: cmn_hns_mpam_csumon_idr attributes,cmn_hns_mpam_csumon_idr,[31],hns_mpam_csumon_has_capture,0 MSMON_CSU_CAPTURE is not implemented and there is no support for capture events in this component's CSU monitor feature 1 This component's CSU monitor feature has an MSMON_CSU_CAPTURE register for every MSMON_CSU and supports the capture event behaviour. 1'h1,RO,-
Table 4-452: cmn_hns_mpam_csumon_idr attributes,cmn_hns_mpam_csumon_idr,[30:16],Reserved,Reserved,RO,-
Table 4-452: cmn_hns_mpam_csumon_idr attributes,cmn_hns_mpam_csumon_idr,[15:0],hns_mpam_csumon_num_mon,The number of CSU monitoring counters implemented in this component. dependent,RO,Configuration dependent
Table 4-453: cmn_hns_mpam_mbwumon_idr attributes,cmn_hns_mpam_mbwumon_idr,[63:32],Reserved,Reserved,RO,-
Table 4-453: cmn_hns_mpam_mbwumon_idr attributes,cmn_hns_mpam_mbwumon_idr,[31],hns_mpam_mbwumon_has_capture,0 MSMON_MBWU_CAPTURE is not implemented and there is no support for capture events in this component's MBWU monitor feature. 1 This component's MBWU monitor feature has an MSMON_MBWU_CAPTURE register for every MSMON_MBWU and supports the capture event behaviour. 1'h0,RO,-
Table 4-453: cmn_hns_mpam_mbwumon_idr attributes,cmn_hns_mpam_mbwumon_idr,[30:16],Reserved,Reserved,RO,-
Table 4-453: cmn_hns_mpam_mbwumon_idr attributes,cmn_hns_mpam_mbwumon_idr,[15:0],hns_mpam_mbwumon_num_mon,The number of MBWU monitoring counters implemented in this component. 16'h0,RO,-
Table 4-454: cmn_hns_ns_mpam_ecr attributes,cmn_hns_ns_mpam_ecr,[63:1],Reserved,Reserved,RO,-
Table 4-454: cmn_hns_ns_mpam_ecr attributes,cmn_hns_ns_mpam_ecr,[0],hns_ns_mpam_ecr_inten,"Interrupt Enable. When INTEN = 0, MPAM error interrupts are not generated. When INTEN = 1, MPAM error interrupts are generated. 1'h0",RW,-
Table 4-455: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[63:32],Reserved,Reserved,RO,-
Table 4-455: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[31],hns_ns_mpam_esr_ovrwr,"Overwritten. If 0 and ERRCODE is zero, no errors have occurred. If 0 and ERRCODE is non-zero, a single error has occurred and is recorded in this register. If 1 and ERRCODE is non-zero, multiple errors have occurred and this register records the most recent error. The state where this bit is 1 and ERRCODE is zero is not produced by hardware and is only reached when software writes this combination into this register. 1'h0",RW,-
Table 4-455: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[30:28],Reserved,Reserved,RO,-
Table 4-455: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[27:24],hns_ns_mpam_esr_errcode,Error code 4'h0,RW,-
Table 4-455: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[23:16],hns_ns_mpam_esr_pmg,"PMG captured if the error code captures PMG, otherwise 0x0000. 8'h0",RW,-
Table 4-455: cmn_hns_ns_mpam_esr attributes,cmn_hns_ns_mpam_esr,[15:0],hns_ns_mpam_esr_partid_mon,PARTID captured if the error code captures PARTID. MON selector captured if the error code captures MON. Otherwise 0x0000. 16'h0,RW,-
Table 4-456: cmn_hns_ns_mpamcfg_part_sel attributes,cmn_hns_ns_mpamcfg_part_sel,[63:17],Reserved,Reserved,RO,-
Table 4-456: cmn_hns_ns_mpamcfg_part_sel attributes,cmn_hns_ns_mpamcfg_part_sel,[16],hns_ns_mpamcfg_part_sel_internal,"If MPAMF_IDR.HAS_PARTID_NRW = 0, this field is RAZ/WI. If MPAMF_IDR.HAS_PARTID_NRW = 1, this bit decides how to interprete PARTID_SEL. 1'h0",RW,-
Table 4-456: cmn_hns_ns_mpamcfg_part_sel attributes,cmn_hns_ns_mpamcfg_part_sel,[15:0],hns_ns_mpamcfg_part_sel_partid_sel,Selects the partition ID to configure. 16'h0,RW,-
Table 4-457: cmn_hns_ns_mpamcfg_cmax attributes,cmn_hns_ns_mpamcfg_cmax,[63:16],Reserved,Reserved,RO,-
Table 4-457: cmn_hns_ns_mpamcfg_cmax attributes,cmn_hns_ns_mpamcfg_cmax,[15:9],hns_ns_mpamcfg_cmax_cmax,Maximum cache capacity usage in fixed-point fraction of the cache capacity by the partition selected by MPAMCFG_PART_SEL. 7'b1111111,RW,-
Table 4-457: cmn_hns_ns_mpamcfg_cmax attributes,cmn_hns_ns_mpamcfg_cmax,[8:0],Reserved,Reserved,RO,-
Table 4-458: cmn_hns_ns_mpamcfg_mbw_min attributes,cmn_hns_ns_mpamcfg_mbw_min,[63:16],Reserved,Reserved,RO,-
Table 4-458: cmn_hns_ns_mpamcfg_mbw_min attributes,cmn_hns_ns_mpamcfg_mbw_min,[15:8],hns_ns_mpamcfg_mbw_min_min,Memory minimum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL. 8'h0,RW,-
Table 4-458: cmn_hns_ns_mpamcfg_mbw_min attributes,cmn_hns_ns_mpamcfg_mbw_min,[7:0],Reserved,Reserved,RO,-
Table 4-459: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[63:32],Reserved,Reserved,RO,-
Table 4-459: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[31],hns_ns_mpamcfg_mbw_max_hardlim,"0 When MAX bandwidth is exceeded, the partition may contend with a low preference for downstream bandwidth beyond its maximum bandwidth 1 When MAX bandwidth is exceeded, the partition may not be use any more bandwidth until its memory bandwidth measurement falls below the maximum limit. 1'h0",RW,-
Table 4-459: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[30:16],Reserved,Reserved,RO,-
Table 4-459: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[15:8],hns_ns_mpamcfg_mbw_max_max,Memory maximum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL. 8'h0,RW,-
Table 4-459: cmn_hns_ns_mpamcfg_mbw_max attributes,cmn_hns_ns_mpamcfg_mbw_max,[7:0],Reserved,Reserved,RO,-
Table 4-460: cmn_hns_ns_mpamcfg_mbw_winwd attributes,cmn_hns_ns_mpamcfg_mbw_winwd,[63:24],Reserved,Reserved,RO,-
Table 4-460: cmn_hns_ns_mpamcfg_mbw_winwd attributes,cmn_hns_ns_mpamcfg_mbw_winwd,[23:8],hns_ns_mpamcfg_mbw_winwd_us_int,Memory bandwidth accounting period integer microseconds. 16'h0,RW,-
Table 4-460: cmn_hns_ns_mpamcfg_mbw_winwd attributes,cmn_hns_ns_mpamcfg_mbw_winwd,[7:0],hns_ns_mpamcfg_mbw_winwd_us_frac,Memory bandwidth accounting period fractions of a microsecond. 8'h0,RW,-
Table 4-461: cmn_hns_ns_mpamcfg_pri attributes,cmn_hns_ns_mpamcfg_pri,[63:24],Reserved,Reserved,RO,-
Table 4-461: cmn_hns_ns_mpamcfg_pri attributes,cmn_hns_ns_mpamcfg_pri,[23:16],hns_ns_mpamcfg_pri_dspri,"If HAS_DSPRI is 1, this field is a priority value applied to downstream communications from this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL. 8'h0",RW,-
Table 4-461: cmn_hns_ns_mpamcfg_pri attributes,cmn_hns_ns_mpamcfg_pri,[15:8],Reserved,Reserved,RO,-
Table 4-461: cmn_hns_ns_mpamcfg_pri attributes,cmn_hns_ns_mpamcfg_pri,[7:0],hns_ns_mpamcfg_pri_intpri,"If HAS_INTPRI is 1, this field is a priority value applied internally inside this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL. 8'h0",RW,-
Table 4-462: cmn_hns_ns_mpamcfg_mbw_prop attributes,cmn_hns_ns_mpamcfg_mbw_prop,[63:32],Reserved,Reserved,RO,-
Table 4-462: cmn_hns_ns_mpamcfg_mbw_prop attributes,cmn_hns_ns_mpamcfg_mbw_prop,[31],hns_ns_mpamcfg_mbw_prop_en,0 The selected partition is not regulated by proportional stride bandwidth partitioning. 1 The selected partition has bandwidth usage regulated by proportional stride bandwidth partitioning as controlled by STRIDEM1. 1'h0,RW,-
Table 4-462: cmn_hns_ns_mpamcfg_mbw_prop attributes,cmn_hns_ns_mpamcfg_mbw_prop,[30:8],Reserved,Reserved,RO,-
Table 4-462: cmn_hns_ns_mpamcfg_mbw_prop attributes,cmn_hns_ns_mpamcfg_mbw_prop,[7:0],hns_ns_mpamcfg_mbw_prop_stridem1,Normalized cost of a bandwidth consumption by the partition. STRIDEM1 is the stride for the partition minus one. 8'h0,RW,-
Table 4-463: cmn_hns_ns_mpamcfg_intpartid attributes,cmn_hns_ns_mpamcfg_intpartid,[63:17],Reserved,Reserved,RO,-
Table 4-463: cmn_hns_ns_mpamcfg_intpartid attributes,cmn_hns_ns_mpamcfg_intpartid,[16],hns_ns_mpamcfg_intpartid_internal,"This bit must be 1 when written to the register. If written as 0, the write will not update the reqPARTID to intPARTID association. 1'h0",RW,-
Table 4-463: cmn_hns_ns_mpamcfg_intpartid attributes,cmn_hns_ns_mpamcfg_intpartid,[15:0],hns_ns_mpamcfg_intpartid_intpartid,This field contains the intPARTID mapped to the reqPARTID in MPAMCFG_PART_SEL. 16'h0,RW,-
Table 4-464: cmn_hns_ns_msmon_cfg_mon_sel attributes,cmn_hns_ns_msmon_cfg_mon_sel,[63:16],Reserved,Reserved,RO,-
Table 4-464: cmn_hns_ns_msmon_cfg_mon_sel attributes,cmn_hns_ns_msmon_cfg_mon_sel,[15:0],hns_ns_msmon_cfg_mon_sel_mon_sel,Selects the performance monitor to configure. 16'h0,RW,-
Table 4-465: cmn_hns_ns_msmon_capt_evnt attributes,cmn_hns_ns_msmon_capt_evnt,[63:2],Reserved,Reserved,RO,-
Table 4-465: cmn_hns_ns_msmon_capt_evnt attributes,cmn_hns_ns_msmon_capt_evnt,[1],hns_ns_msmon_capt_evnt_all,"In Secure version, if ALL written as 1 and NOW is also written as 1, signal a capture event to Secure and Non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to Secure monitors in this memory system component with CAPT_EVNT = 7. In Non-secure version if NOW is written as 1, signal a capture event to Non-secure monitors in this memory system component with CAPT_EVNT = 7. 1'h0",RW,-
Table 4-465: cmn_hns_ns_msmon_capt_evnt attributes,cmn_hns_ns_msmon_capt_evnt,[0],hns_ns_msmon_capt_evnt_now,"When written as 1, this bit causes an event to all monitors in this memory system component with CAPT_EVNT set to the value of 7. When this bit is written as 0, no event is signalled. 1'h0",RW,-
Table 4-466: cmn_hns_ns_msmon_cfg_csu_flt attributes,cmn_hns_ns_msmon_cfg_csu_flt,[63:24],Reserved,Reserved,RO,-
Table 4-466: cmn_hns_ns_msmon_cfg_csu_flt attributes,cmn_hns_ns_msmon_cfg_csu_flt,[23:16],hns_ns_msmon_cfg_csu_flt_pmg,Configures the cache storage usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures storage usage by cache lines labelled with both the configured PARTID and PMG. 8'h0,RW,-
Table 4-466: cmn_hns_ns_msmon_cfg_csu_flt attributes,cmn_hns_ns_msmon_cfg_csu_flt,[15:0],hns_ns_msmon_cfg_csu_flt_partid,Configures the cache storage usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the storage usage by cache lines labelled with both the configured PARTID and PMG. 16'h0,RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[63:32],Reserved,Reserved,RO,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[31],hns_ns_msmon_cfg_csu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration. 1'h0,RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[30:28],hns_ns_msmon_cfg_csu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered 1 External capture event 1 (optional but recommended) 3'h0,RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[27],hns_ns_msmon_cfg_csu_ctl_capt_reset,Capture is not implemented for the CSU monitor type. 1'h0,RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[26],hns_ns_msmon_cfg_csu_ctl_oflow_status,0 No overflow has occurred 1 At least one overflow has occurred since this bit was last written. 1'h0,RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[25],hns_ns_msmon_cfg_csu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled. 1'h0",RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[24],hns_ns_msmon_cfg_csu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1 1'h0,RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[23:20],hns_ns_msmon_cfg_csu_ctl_subtype,"Not currently used for CSU monitors, but reserved for future use. 4'h0",RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[19:18],Reserved,Reserved,RO,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[17],hns_ns_msmon_cfg_csu_ctl_match_pmg,0 Monitor storage used by all PMG values. 1 Only monitor storage used with the PMG value matching MSMON_CFG_CSU_FLT.PMG. 1'h0,RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[16],hns_ns_msmon_cfg_csu_ctl_match_partid,0 Monitor storage used by all PARTIDs. 1 Only monitor storage used with the PARTID matching MSMON_CFG_CSU_FLT.PARTID. 1'h0,RW,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[15:8],Reserved,Reserved,RO,-
Table 4-467: cmn_hns_ns_msmon_cfg_csu_ctl attributes,cmn_hns_ns_msmon_cfg_csu_ctl,[7:0],hns_ns_msmon_cfg_csu_ctl_type,Read-only: Constant type indicating the type of the monitor. CSU monitor is TYPE = 0x43. 8'h43,RW,-
Table 4-468: cmn_hns_ns_msmon_cfg_mbwu_flt attributes,cmn_hns_ns_msmon_cfg_mbwu_flt,[63:24],Reserved,Reserved,RO,-
Table 4-468: cmn_hns_ns_msmon_cfg_mbwu_flt attributes,cmn_hns_ns_msmon_cfg_mbwu_flt,[23:16],hns_ns_msmon_cfg_mbwu_flt_pmg,Configures the memory bandwidth usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG. 8'h0,RW,-
Table 4-468: cmn_hns_ns_msmon_cfg_mbwu_flt attributes,cmn_hns_ns_msmon_cfg_mbwu_flt,[15:0],hns_ns_msmon_cfg_mbwu_flt_partid,Configures the memory bandwidth usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG. 16'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[63:32],Reserved,Reserved,RO,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[31],hns_ns_msmon_cfg_mbwu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration. 1'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[30:28],hns_ns_msmon_cfg_mbwu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered 1 External capture event 1 (optional but recommended) 3'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[27],hns_ns_msmon_cfg_mbwu_ctl_capt_reset,0: Monitor is not reset on capture. 1: Monitor is reset on capture. 1'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[26],hns_ns_msmon_cfg_mbwu_ctl_oflow_status,0 No overflow has occurred 1 At least one overflow has occurred since this bit was last written. 1'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[25],hns_ns_msmon_cfg_mbwu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled. 1'h0",RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[24],hns_ns_msmon_cfg_mbwu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1 1'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[23:20],hns_ns_msmon_cfg_mbwu_ctl_subtype,A monitor can have other event matching criteria. The meaning of values in this field varies by monitor type. The MBWU monitor type supports: 0 Do not count any bandwidth. 1 Count bandwidth used by memory reads 2 Count bandwidth used by memory writes 3 Count bandwidth used by memory reads and memory writes All other values are reserved and behaviour of a monitor with SUBTYPE set to one of the reserved values is UNPREDICTABLE. 4'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[19:18],Reserved,Reserved,RO,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[17],hns_ns_msmon_cfg_mbwu_ctl_match_pmg,0 Monitor bandwidth used by all PMG values. 1 Only monitor bandwidth used with the PMG value matching MSMON_CFG_CSU_FLT.PMG. 1'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[16],hns_ns_msmon_cfg_mbwu_ctl_match_partid,0 Monitor bandwidth used by all PARTIDs 1 Only monitor bandwidth used with the PARTID matching MSMON_CFG_MBWU_FLT.PARTID. 1'h0,RW,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[15:8],Reserved,Reserved,RO,-
Table 4-469: cmn_hns_ns_msmon_cfg_mbwu_ctl attributes,cmn_hns_ns_msmon_cfg_mbwu_ctl,[7:0],hns_ns_msmon_cfg_mbwu_ctl_type,Read-only: Constant type indicating the type of the monitor. MBWU monitor is TYPE = 0x42. 8'h42,RW,-
Table 4-470: cmn_hns_ns_msmon_csu attributes,cmn_hns_ns_msmon_csu,[63:32],Reserved,Reserved,RO,-
Table 4-470: cmn_hns_ns_msmon_csu attributes,cmn_hns_ns_msmon_csu,[31],hns_ns_msmon_csu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured. 1'h0",RW,-
Table 4-470: cmn_hns_ns_msmon_csu attributes,cmn_hns_ns_msmon_csu,[30:0],hns_ns_msmon_csu_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes. 31'h0,RW,-
Table 4-471: cmn_hns_ns_msmon_csu_capture attributes,cmn_hns_ns_msmon_csu_capture,[63:32],Reserved,Reserved,RO,-
Table 4-471: cmn_hns_ns_msmon_csu_capture attributes,cmn_hns_ns_msmon_csu_capture,[31],hns_ns_msmon_csu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured. 1'h0",RW,-
Table 4-471: cmn_hns_ns_msmon_csu_capture attributes,cmn_hns_ns_msmon_csu_capture,[30:0],hns_ns_msmon_csu_vapture_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes. 31'h0,RW,-
Table 4-472: cmn_hns_ns_msmon_mbwu attributes,cmn_hns_ns_msmon_mbwu,[63:32],Reserved,Reserved,RO,-
Table 4-472: cmn_hns_ns_msmon_mbwu attributes,cmn_hns_ns_msmon_mbwu,[31],hns_ns_msmon_mbwu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured. 1'h0",RW,-
Table 4-472: cmn_hns_ns_msmon_mbwu attributes,cmn_hns_ns_msmon_mbwu,[30:0],hns_ns_msmon_mbwu_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes. 31'h0,RW,-
Table 4-473: cmn_hns_ns_msmon_mbwu_capture attributes,cmn_hns_ns_msmon_mbwu_capture,[63:32],Reserved,Reserved,RO,-
Table 4-473: cmn_hns_ns_msmon_mbwu_capture attributes,cmn_hns_ns_msmon_mbwu_capture,[31],hns_ns_msmon_mbwu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured. 1'h0",RW,-
Table 4-473: cmn_hns_ns_msmon_mbwu_capture attributes,cmn_hns_ns_msmon_mbwu_capture,[30:0],hns_ns_msmon_mbwu_capture_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes. 31'h0,RW,-
Table 4-474: cmn_hns_ns_mpamcfg_cpbm attributes,cmn_hns_ns_mpamcfg_cpbm,[63:16],Reserved,Reserved,RO,-
Table 4-474: cmn_hns_ns_mpamcfg_cpbm attributes,cmn_hns_ns_mpamcfg_cpbm,[15:0],hns_ns_mpamcfg_cpbm_cpbm,Bitmap of portions of cache capacity allocable by the partition selected by MPAMCFG_PART_SEL. NOTE: CPBM can not be all zeros for any PARTID. 16'hFFFF,RW,-
Table 4-475: cmn_hns_mpam_s_node_info attributes,cmn_hns_mpam_s_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-475: cmn_hns_mpam_s_node_info attributes,cmn_hns_mpam_s_node_info,[47:32],logical_id,$logical_id_description dependent,RO,Configuration dependent
Table 4-475: cmn_hns_mpam_s_node_info attributes,cmn_hns_mpam_s_node_info,[31:16],node_id,$node_id_description dependent,RO,Configuration dependent
Table 4-475: cmn_hns_mpam_s_node_info attributes,cmn_hns_mpam_s_node_info,[15:0],node_type,$node_type_description dependent,RO,Configuration dependent
Table 4-476: cmn_hns_mpam_s_child_info attributes,cmn_hns_mpam_s_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-476: cmn_hns_mpam_s_child_info attributes,cmn_hns_mpam_s_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-476: cmn_hns_mpam_s_child_info attributes,cmn_hns_mpam_s_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-477: cmn_hns_mpam_s_secure_register_groups_override attributes,cmn_hns_mpam_s_secure_register_groups_override,[63:7],Reserved,Reserved,RO,-
Table 4-477: cmn_hns_mpam_s_secure_register_groups_override attributes,cmn_hns_mpam_s_secure_register_groups_override,[6],mpam,Allows Non-secure access to Secure MPAM registers 1'b0,RW,-
Table 4-477: cmn_hns_mpam_s_secure_register_groups_override attributes,cmn_hns_mpam_s_secure_register_groups_override,[5:0],Reserved,Reserved,RO,-
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[63:32],Reserved,Reserved,RO,-
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[31],hns_mpam_has_partid_nrw,0 HN-F does not support MPAM PARTID Narrowing dependent 1 HN-F supports MPAM PARTID Narrowing,RO,Configuration dependent
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[30],hns_mpam_has_msmon,0 MPAM performance monitoring is not supported dependent 1 MPAM performance monitoring is supported,RO,Configuration dependent
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[29],hns_mpam_has_impl_idr,0 MPAM implementation specific partitioning features not dependent supported 1 MPAM implementation specific partitioning features supported,RO,Configuration dependent
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[28],Reserved,Reserved,RO,-
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[27],hns_mpam_has_pri_part,0 MPAM priority partitioning is not supported 1 MPAM priority partitioning is supported dependent,RO,Configuration dependent
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[26],hns_mpam_has_mbw_part,0 MPAM memory bandwidth partitioning is not supported 1 MPAM memory bandwidth partitioning is supported dependent,RO,Configuration dependent
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[25],hns_mpam_has_cpor_part,0 MPAM cache portion partitioning is not supported 1 MPAM cache portion partitioning is supported dependent,RO,Configuration dependent
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[24],hns_mpam_has_ccap_part,0 MPAM cache maximum capacity partitioning is not supported dependent 1 MPAM cache maximum capacity partitioning is supported,RO,Configuration dependent
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[23:16],hns_mpam_pmg_max,Maximum value of Non-secure PMG supported by this HN-F dependent,RO,Configuration dependent
Table 4-478: cmn_hns_s_mpam_idr attributes,cmn_hns_s_mpam_idr,[15:0],hns_mpam_partid_max,Maximum value of Non-secure PARTID supported by this HN-F dependent,RO,Configuration dependent
Table 4-479: cmn_hns_mpam_sidr attributes,cmn_hns_mpam_sidr,[63:24],Reserved,Reserved,RO,-
Table 4-479: cmn_hns_mpam_sidr attributes,cmn_hns_mpam_sidr,[23:16],hns_mpam_s_pmg_max,Maximum value of Secure PMG supported by this HN-F dependent,RO,Configuration dependent
Table 4-479: cmn_hns_mpam_sidr attributes,cmn_hns_mpam_sidr,[15:0],hns_mpam_s_partid_max,Maximum value of Secure PARTID supported by this HN-F dependent,RO,Configuration dependent
Table 4-480: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[63:32],Reserved,Reserved,RO,-
Table 4-480: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[31:20],hns_mpam_iidr_productid,Implementation defined value identifying MPAM memory system component 12'h000,RO,-
Table 4-480: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[19:16],hns_mpam_iidr_variant,Implementation defined value identifying major revision of the product 4'b0000,RO,-
Table 4-480: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[15:12],hns_mpam_iidr_revision,Implementation defined value identifying minor revision of the product 4'b0000,RO,-
Table 4-480: cmn_hns_s_mpam_iidr attributes,cmn_hns_s_mpam_iidr,[11:0],hns_mpam_iidr_implementer,Implementation defined value identifying company that implemented MPAM memory system component 12'h43B,RO,-
Table 4-481: cmn_hns_s_mpam_aidr attributes,cmn_hns_s_mpam_aidr,[63:8],Reserved,Reserved,RO,-
Table 4-481: cmn_hns_s_mpam_aidr attributes,cmn_hns_s_mpam_aidr,[7:4],hns_mpam_aidr_arch_major_rev,Major revision of the MPAM architecture that this memory system component implements 4'b0001,RO,-
Table 4-481: cmn_hns_s_mpam_aidr attributes,cmn_hns_s_mpam_aidr,[3:0],hns_mpam_aidr_arch_minor_rev,Minor revision of the MPAM architecture that this memory system component implements 4'b0000,RO,-
Table 4-482: cmn_hns_s_mpam_impl_idr attributes,cmn_hns_s_mpam_impl_idr,[63:32],Reserved,Reserved,RO,-
Table 4-482: cmn_hns_s_mpam_impl_idr attributes,cmn_hns_s_mpam_impl_idr,[31:0],hns_mpam_impl_idr,Implementation defined partitioning features. 32'h00000000,RO,-
Table 4-483: cmn_hns_s_mpam_cpor_idr attributes,cmn_hns_s_mpam_cpor_idr,[63:16],Reserved,Reserved,RO,-
Table 4-483: cmn_hns_s_mpam_cpor_idr attributes,cmn_hns_s_mpam_cpor_idr,[15:0],hns_mpam_cpor_idr_cpbm_wd,Number of bits in the cache portion partitioning bit map of this device. dependent,RO,Configuration dependent
Table 4-484: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[63:6],Reserved,Reserved,RO,-
Table 4-484: cmn_hns_s_mpam_ccap_idr attributes,cmn_hns_s_mpam_ccap_idr,[5:0],hns_mpam_ccap_idr_cmax_wd,Number of fractional bits implemented in the cache capacity partitioning. dependent,RO,Configuration dependent
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[63:29],Reserved,Reserved,RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[28:16],hns_mpam_mbw_idr_bwpbm_wd,Number of bits indication portions in MPAMCFG_MBW_PBM register. 13'h0,RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[15],Reserved,Reserved,RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[14],hns_mpam_mbw_idr_windwr,"0 The bandwidth accounting period should be read from MPAMCFG_MBW_WINDWR register, which might be fixed 1 The bandwidth accounting width is readable and writable per partition in MPAMCFG_MBW_WINDWR register. 1'h0",RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[13],hns_mpam_mbw_idr_has_prop,0 There is no memory bandwidth proportional stride control and no MPAMCFG_MBW_PROP register 1 MPAMCFG_MBW_PROP register exists and memory bandwidth proportional stride memory bandwidth allocation scheme is supported. 1'h0,RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[12],hns_mpam_mbw_idr_has_pbm,0 There is no memory bandwidth portion control and no MPAMCFG_MBW_PBM register 1 MPAMCFG_MBW_PBM register exists and memory bandwidth portion allocation scheme is supported. 1'h0,RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[11],hns_mpam_mbw_idr_has_max,0 There is no maximum memory bandwidth control and no MPAMCFG_MBW_MAX register 1 MPAMCFG_MBW_MAX register exists and maximum memory bandwidth allocation scheme is supported. 1'h0,RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[10],hns_mpam_mbw_idr_has_min,0 There is no minimum memory bandwidth control and no MPAMCFG_MBW_MIN register 1 MPAMCFG_MBW_MIN register exists and minimum memory bandwidth allocation scheme is supported. 1'h0,RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[9:6],Reserved,Reserved,RO,-
Table 4-485: cmn_hns_s_mpam_mbw_idr attributes,cmn_hns_s_mpam_mbw_idr,[5:0],hns_mpam_mbw_idr_bwa_wd,"Number of implemented bits in bandwidth allocation fields: MIN, MAX, and STRIDE. Value must be between 1 to 16 4'b0000",RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[63:26],Reserved,Reserved,RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[25:20],hns_mpam_pri_idr_dspri_wd,Number of bits in downstream priority field (DSPRI) in MPAMCFG_PRI. 6'h0,RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[19:18],Reserved,Reserved,RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[17],hns_mpam_pri_idr_has_dspri_0_is_low,"0 In the DSPRI field, a value of 0 means highest priority 1 In the DSPRI field, a value of 0 means lowest priority. 1'h0",RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[16],hns_mpam_pri_idr_has_dspri,"0 This memory system component supports priority, but doesn't have a downstream priority (DSPRI) field in MPAMCFG_PRI. 1 This memory system component supports downstream priority and has an DSPRI field. 1'h0",RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[15:10],Reserved,Reserved,RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[9:4],hns_mpam_pri_idr_intpri_wd,Number of bits in the internal priority field (INTPRI) in MPAMCFG_PRI. 6'h0,RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[3:2],Reserved,Reserved,RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[1],hns_mpam_pri_idr_intpri_0_is_low,"0 In the INTPRI field, a value of 0 means highest priority. 1 In the INTPRI field, a value of 0 means lowest priority. 1'h0",RO,-
Table 4-486: cmn_hns_s_mpam_pri_idr attributes,cmn_hns_s_mpam_pri_idr,[0],hns_mpam_pri_idr_has_intpri,"0 This memory system component supports priority, but doesn't have an internal priority field in MPAMCFG_PRI. 1 This memory system component supports internal priority and has an INTPRI field. 1'h0",RO,-
Table 4-487: cmn_hns_s_mpam_partid_nrw_idr attributes,cmn_hns_s_mpam_partid_nrw_idr,[63:16],Reserved,Reserved,RO,-
Table 4-487: cmn_hns_s_mpam_partid_nrw_idr attributes,cmn_hns_s_mpam_partid_nrw_idr,[15:0],hns_mpam_partid_nrw_idr_intpartid_max,This field indicates the largest intPARTID supported in this component. 16'h00,RO,-
Table 4-488: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[63:32],Reserved,Reserved,RO,-
Table 4-488: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[31],hns_mpam_msmon_has_local_capt_evnt,Has the local capture event generator and the MSMON_CAPT_EVNT register. 1'h1,RO,-
Table 4-488: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[30:18],Reserved,Reserved,RO,-
Table 4-488: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[17],hns_mpam_msmon_mbwu,This component has a performance monitor for Memory Bandwidth Usage by PARTID and PMG. dependent,RO,Configuration dependent
Table 4-488: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[16],hns_mpam_msmon_csu,This component has a performance monitor for Cache Storage Usage by PARTID and PMG. dependent,RO,Configuration dependent
Table 4-488: cmn_hns_s_mpam_msmon_idr attributes,cmn_hns_s_mpam_msmon_idr,[15:0],Reserved,Reserved,RO,-
Table 4-489: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[63:32],Reserved,Reserved,RO,-
Table 4-489: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[31],hns_mpam_csumon_has_capture,0 MSMON_CSU_CAPTURE is not implemented and there is no support for capture events in this component's CSU monitor feature 1 This component's CSU monitor feature has an MSMON_CSU_CAPTURE register for every MSMON_CSU and supports the capture event behaviour. 1'h1,RO,-
Table 4-489: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[30:16],Reserved,Reserved,RO,-
Table 4-489: cmn_hns_s_mpam_csumon_idr attributes,cmn_hns_s_mpam_csumon_idr,[15:0],hns_mpam_csumon_num_mon,The number of CSU monitoring counters implemented in this component. dependent,RO,Configuration dependent
Table 4-490: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[63:32],Reserved,Reserved,RO,-
Table 4-490: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[31],hns_mpam_mbwumon_has_capture,0 MSMON_MBWU_CAPTURE is not implemented and there is no support for capture events in this component's MBWU monitor feature. 1 This component's MBWU monitor feature has an MSMON_MBWU_CAPTURE register for every MSMON_MBWU and supports the capture event behaviour. 1'h0,RO,-
Table 4-490: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[30:16],Reserved,Reserved,RO,-
Table 4-490: cmn_hns_s_mpam_mbwumon_idr attributes,cmn_hns_s_mpam_mbwumon_idr,[15:0],hns_mpam_mbwumon_num_mon,The number of MBWU monitoring counters implemented in this component. 16'h0,RO,-
Table 4-491: cmn_hns_s_mpam_ecr attributes,cmn_hns_s_mpam_ecr,[63:1],Reserved,Reserved,RO,-
Table 4-491: cmn_hns_s_mpam_ecr attributes,cmn_hns_s_mpam_ecr,[0],hns_s_mpam_ecr_inten,"Interrupt Enable. When INTEN = 0, MPAM error interrupts are not generated. When INTEN = 1, MPAM error interrupts are generated. 1'h0",RW,-
Table 4-492: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[63:32],Reserved,Reserved,RO,-
Table 4-492: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[31],hns_s_mpam_esr_ovrwr,"Overwritten. If 0 and ERRCODE is zero, no errors have occurred. If 0 and ERRCODE is non-zero, a single error has occurred and is recorded in this register. If 1 and ERRCODE is non-zero, multiple errors have occurred and this register records the most recent error. The state where this bit is 1 and ERRCODE is zero is not produced by hardware and is only reached when software writes this combination into this register. 1'h0",RW,-
Table 4-492: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[30:28],Reserved,Reserved,RO,-
Table 4-492: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[27:24],hns_s_mpam_esr_errcode,Error code 4'h0,RW,-
Table 4-492: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[23:16],hns_s_mpam_esr_pmg,"PMG captured if the error code captures PMG, otherwise 0x0000. 8'h0",RW,-
Table 4-492: cmn_hns_s_mpam_esr attributes,cmn_hns_s_mpam_esr,[15:0],hns_s_mpam_esr_partid_mon,PARTID captured if the error code captures PARTID. MON selector captured if the error code captures MON. Otherwise 0x0000. 16'h0,RW,-
Table 4-493: cmn_hns_s_mpamcfg_part_sel attributes,cmn_hns_s_mpamcfg_part_sel,[63:17],Reserved,Reserved,RO,-
Table 4-493: cmn_hns_s_mpamcfg_part_sel attributes,cmn_hns_s_mpamcfg_part_sel,[16],hns_s_mpamcfg_part_sel_internal,"If MPAMF_IDR.HAS_PARTID_NRW = 0, this field is RAZ/WI. If MPAMF_IDR.HAS_PARTID_NRW = 1, this bit decides how to interprete PARTID_SEL. 1'h0",RW,-
Table 4-493: cmn_hns_s_mpamcfg_part_sel attributes,cmn_hns_s_mpamcfg_part_sel,[15:0],hns_s_mpamcfg_part_sel_partid_sel,Selects the partition ID to configure. 16'h0,RW,-
Table 4-494: cmn_hns_s_mpamcfg_cmax attributes,cmn_hns_s_mpamcfg_cmax,[63:16],Reserved,Reserved,RO,-
Table 4-494: cmn_hns_s_mpamcfg_cmax attributes,cmn_hns_s_mpamcfg_cmax,[15:9],hns_s_mpamcfg_cmax_cmax,Maximum cache capacity usage in fixed-point fraction of the cache capacity by the partition selected by MPAMCFG_PART_SEL. 7'b1111111,RW,-
Table 4-494: cmn_hns_s_mpamcfg_cmax attributes,cmn_hns_s_mpamcfg_cmax,[8:0],Reserved,Reserved,RO,-
Table 4-495: cmn_hns_s_mpamcfg_mbw_min attributes,cmn_hns_s_mpamcfg_mbw_min,[63:16],Reserved,Reserved,RO,-
Table 4-495: cmn_hns_s_mpamcfg_mbw_min attributes,cmn_hns_s_mpamcfg_mbw_min,[15:8],hns_s_mpamcfg_mbw_min_min,Memory minimum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL. 8'h0,RW,-
Table 4-495: cmn_hns_s_mpamcfg_mbw_min attributes,cmn_hns_s_mpamcfg_mbw_min,[7:0],Reserved,Reserved,RO,-
Table 4-496: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[63:32],Reserved,Reserved,RO,-
Table 4-496: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[31],hns_s_mpamcfg_mbw_max_hardlim,"0 When MAX bandwidth is exceeded, the partition may contend with a low preference for downstream bandwidth beyond its maximum bandwidth 1 When MAX bandwidth is exceeded, the partition may not be use any more bandwidth until its memory bandwidth measurement falls below the maximum limit. 1'h0",RW,-
Table 4-496: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[30:16],Reserved,Reserved,RO,-
Table 4-496: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[15:8],hns_s_mpamcfg_mbw_max_max,Memory maximum bandwidth allocated to the partition selected by MPAMCFG_PART_SEL. 8'h0,RW,-
Table 4-496: cmn_hns_s_mpamcfg_mbw_max attributes,cmn_hns_s_mpamcfg_mbw_max,[7:0],Reserved,Reserved,RO,-
Table 4-497: cmn_hns_s_mpamcfg_mbw_winwd attributes,cmn_hns_s_mpamcfg_mbw_winwd,[63:24],Reserved,Reserved,RO,-
Table 4-497: cmn_hns_s_mpamcfg_mbw_winwd attributes,cmn_hns_s_mpamcfg_mbw_winwd,[23:8],hns_s_mpamcfg_mbw_winwd_us_int,Memory bandwidth accounting period integer microseconds. 16'h0,RW,-
Table 4-497: cmn_hns_s_mpamcfg_mbw_winwd attributes,cmn_hns_s_mpamcfg_mbw_winwd,[7:0],hns_s_mpamcfg_mbw_winwd_us_frac,Memory bandwidth accounting period fractions of a microsecond. 8'h0,RW,-
Table 4-498: cmn_hns_s_mpamcfg_pri attributes,cmn_hns_s_mpamcfg_pri,[63:24],Reserved,Reserved,RO,-
Table 4-498: cmn_hns_s_mpamcfg_pri attributes,cmn_hns_s_mpamcfg_pri,[23:16],hns_s_mpamcfg_pri_dspri,"If HAS_DSPRI is 1, this field is a priority value applied to downstream communications from this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL. 8'h0",RW,-
Table 4-498: cmn_hns_s_mpamcfg_pri attributes,cmn_hns_s_mpamcfg_pri,[15:8],Reserved,Reserved,RO,-
Table 4-498: cmn_hns_s_mpamcfg_pri attributes,cmn_hns_s_mpamcfg_pri,[7:0],hns_s_mpamcfg_pri_intpri,"If HAS_INTPRI is 1, this field is a priority value applied internally inside this memory system component for transactions of the partition selected by MPAMCFG_PART_SEL. 8'h0",RW,-
Table 4-499: cmn_hns_s_mpamcfg_mbw_prop attributes,cmn_hns_s_mpamcfg_mbw_prop,[63:32],Reserved,Reserved,RO,-
Table 4-499: cmn_hns_s_mpamcfg_mbw_prop attributes,cmn_hns_s_mpamcfg_mbw_prop,[31],hns_s_mpamcfg_mbw_prop_en,0 The selected partition is not regulated by proportional stride bandwidth partitioning. 1 The selected partition has bandwidth usage regulated by proportional stride bandwidth partitioning as controlled by STRIDEM1. 1'h0,RW,-
Table 4-499: cmn_hns_s_mpamcfg_mbw_prop attributes,cmn_hns_s_mpamcfg_mbw_prop,[30:8],Reserved,Reserved,RO,-
Table 4-499: cmn_hns_s_mpamcfg_mbw_prop attributes,cmn_hns_s_mpamcfg_mbw_prop,[7:0],hns_s_mpamcfg_mbw_prop_stridem1,Normalized cost of a bandwidth consumption by the partition. STRIDEM1 is the stride for the partition minus one. 8'h0,RW,-
Table 4-500: cmn_hns_s_mpamcfg_intpartid attributes,cmn_hns_s_mpamcfg_intpartid,[63:17],Reserved,Reserved,RO,-
Table 4-500: cmn_hns_s_mpamcfg_intpartid attributes,cmn_hns_s_mpamcfg_intpartid,[16],hns_s_mpamcfg_intpartid_internal,"This bit must be 1 when written to the register. If written as 0, the write will not update the reqPARTID to intPARTID association. 1'h0",RW,-
Table 4-500: cmn_hns_s_mpamcfg_intpartid attributes,cmn_hns_s_mpamcfg_intpartid,[15:0],hns_s_mpamcfg_intpartid_intpartid,This field contains the intPARTID mapped to the reqPARTID in MPAMCFG_PART_SEL. 16'h0,RW,-
Table 4-501: cmn_hns_s_msmon_cfg_mon_sel attributes,cmn_hns_s_msmon_cfg_mon_sel,[63:16],Reserved,Reserved,RO,-
Table 4-501: cmn_hns_s_msmon_cfg_mon_sel attributes,cmn_hns_s_msmon_cfg_mon_sel,[15:0],hns_s_msmon_cfg_mon_sel_mon_sel,Selects the performance monitor to configure. 16'h0,RW,-
Table 4-502: cmn_hns_s_msmon_capt_evnt attributes,cmn_hns_s_msmon_capt_evnt,[63:2],Reserved,Reserved,RO,-
Table 4-502: cmn_hns_s_msmon_capt_evnt attributes,cmn_hns_s_msmon_capt_evnt,[1],hns_s_msmon_capt_evnt_all,"In Secure version, if ALL written as 1 and NOW is also written as 1, signal a capture event to Secure and Non-secure monitors in this memory system component with CAPT_EVNT = 7. If written as 0 and NOW is written as 1, signal a capture event to Secure monitors in this memory system component with CAPT_EVNT = 7. In Non- secure version if NOW is written as 1, signal a capture event to Non-secure monitors in this memory system component with CAPT_EVNT = 7. 1'h0",RW,-
Table 4-502: cmn_hns_s_msmon_capt_evnt attributes,cmn_hns_s_msmon_capt_evnt,[0],hns_s_msmon_capt_evnt_now,"When written as 1, this bit causes an event to all monitors in this memory system component with CAPT_EVNT set to the value of 7. When this bit is written as 0, no event is signalled. 1'h0",RW,-
Table 4-503: cmn_hns_s_msmon_cfg_csu_flt attributes,cmn_hns_s_msmon_cfg_csu_flt,[63:24],Reserved,Reserved,RO,-
Table 4-503: cmn_hns_s_msmon_cfg_csu_flt attributes,cmn_hns_s_msmon_cfg_csu_flt,[23:16],hns_s_msmon_cfg_csu_flt_pmg,Configures the cache storage usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures storage usage by cache lines labelled with both the configured PARTID and PMG. 8'h0,RW,-
Table 4-503: cmn_hns_s_msmon_cfg_csu_flt attributes,cmn_hns_s_msmon_cfg_csu_flt,[15:0],hns_s_msmon_cfg_csu_flt_partid,Configures the cache storage usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the storage usage by cache lines labelled with both the configured PARTID and PMG. 16'h0,RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[63:32],Reserved,Reserved,RO,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[31],hns_s_msmon_cfg_csu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration. 1'h0,RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[30:28],hns_s_msmon_cfg_csu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered 1 External capture event 1 (optional but recommended) 3'h0,RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[27],hns_s_msmon_cfg_csu_ctl_capt_reset,Capture is not implemented for the CSU monitor type. 1'h0,RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[26],hns_s_msmon_cfg_csu_ctl_oflow_status,0 No overflow has occurred 1 At least one overflow has occurred since this bit was last written. 1'h0,RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[25],hns_s_msmon_cfg_csu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled. 1'h0",RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[24],hns_s_msmon_cfg_csu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1 1'h0,RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[23:20],hns_s_msmon_cfg_csu_ctl_subtype,"Not currently used for CSU monitors, but reserved for future use. 4'h0",RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[19:18],Reserved,Reserved,RO,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[17],hns_s_msmon_cfg_csu_ctl_match_pmg,0 Monitor storage used by all PMG values. 1 Only monitor storage used with the PMG value matching MSMON_CFG_CSU_FLT.PMG. 1'h0,RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[16],hns_s_msmon_cfg_csu_ctl_match_partid,0 Monitor storage used by all PARTIDs. 1 Only monitor storage used with the PARTID matching MSMON_CFG_CSU_FLT.PARTID. 1'h0,RW,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[15:8],Reserved,Reserved,RO,-
Table 4-504: cmn_hns_s_msmon_cfg_csu_ctl attributes,cmn_hns_s_msmon_cfg_csu_ctl,[7:0],hns_s_msmon_cfg_csu_ctl_type,Read-only: Constant type indicating the type of the monitor. CSU monitor is TYPE = 0x43. 8'h43,RW,-
Table 4-505: cmn_hns_s_msmon_cfg_mbwu_flt attributes,cmn_hns_s_msmon_cfg_mbwu_flt,[63:24],Reserved,Reserved,RO,-
Table 4-505: cmn_hns_s_msmon_cfg_mbwu_flt attributes,cmn_hns_s_msmon_cfg_mbwu_flt,[23:16],hns_s_msmon_cfg_mbwu_flt_pmg,Configures the memory bandwidth usage performance monitor to a PMG. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG. 8'h0,RW,-
Table 4-505: cmn_hns_s_msmon_cfg_mbwu_flt attributes,cmn_hns_s_msmon_cfg_mbwu_flt,[15:0],hns_s_msmon_cfg_mbwu_flt_partid,Configures the memory bandwidth usage performance monitor to a PARTID. The monitor selected by MSMON_CFG_MON_SEL.MON_SEL counts or measures the memory bandwidth used by requests labelled with both the configured PARTID and PMG. 16'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[63:32],Reserved,Reserved,RO,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[31],hns_s_msmon_cfg_mbwu_ctl_en,0 The monitor is disabled and must not collect any information. 1 The monitor is enabled to collect information according to its configuration. 1'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[30:28],hns_s_msmon_cfg_mbwu_ctl_capt_evnt,Select the event that triggers capture from the following: 0 No capture event is triggered 1 External capture event 1 (optional but recommended) 3'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[27],hns_s_msmon_cfg_mbwu_ctl_capt_reset,0: Monitor is not reset on capture. 1: Monitor is reset on capture. 1'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[26],hns_s_msmon_cfg_mbwu_ctl_oflow_status,0 No overflow has occurred 1 At least one overflow has occurred since this bit was last written. 1'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[25],hns_s_msmon_cfg_mbwu_ctl_oflow_intr,"0 No interrupt. 1 On overflow, an implementation-specific interrupt is signalled. 1'h0",RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[24],hns_s_msmon_cfg_mbwu_ctl_oflow_frz,0 Monitor count wraps on overflow. 1 Monitor count freezes on overflow. The frozen value may be 0 or another value if the monitor overflowed with an increment larger than 1 1'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[23:20],hns_s_msmon_cfg_mbwu_ctl_subtype,A monitor can have other event matching criteria. The meaning of values in this field varies by monitor type. The MBWU monitor type supports: 0 Do not count any bandwidth. 1 Count bandwidth used by memory reads 2 Count bandwidth used by memory writes 3 Count bandwidth used by memory reads and memory writes All other values are reserved and behaviour of a monitor with SUBTYPE set to one of the reserved values is UNPREDICTABLE. 4'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[19:18],Reserved,Reserved,RO,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[17],hns_s_msmon_cfg_mbwu_ctl_match_pmg,0 Monitor bandwidth used by all PMG values. 1 Only monitor bandwidth used with the PMG value matching MSMON_CFG_CSU_FLT.PMG. 1'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[16],hns_s_msmon_cfg_mbwu_ctl_match_partid,0 Monitor bandwidth used by all PARTIDs 1 Only monitor bandwidth used with the PARTID matching MSMON_CFG_MBWU_FLT.PARTID. 1'h0,RW,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[15:8],Reserved,Reserved,RO,-
Table 4-506: cmn_hns_s_msmon_cfg_mbwu_ctl attributes,cmn_hns_s_msmon_cfg_mbwu_ctl,[7:0],hns_s_msmon_cfg_mbwu_ctl_type,Read-only: Constant type indicating the type of the monitor. MBWU monitor is TYPE = 0x42. 8'h42,RW,-
Table 4-507: cmn_hns_s_msmon_csu attributes,cmn_hns_s_msmon_csu,[63:32],Reserved,Reserved,RO,-
Table 4-507: cmn_hns_s_msmon_csu attributes,cmn_hns_s_msmon_csu,[31],hns_s_msmon_csu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured. 1'h0",RW,-
Table 4-507: cmn_hns_s_msmon_csu attributes,cmn_hns_s_msmon_csu,[30:0],hns_s_msmon_csu_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes. 31'h0,RW,-
Table 4-508: cmn_hns_s_msmon_csu_capture attributes,cmn_hns_s_msmon_csu_capture,[63:32],Reserved,Reserved,RO,-
Table 4-508: cmn_hns_s_msmon_csu_capture attributes,cmn_hns_s_msmon_csu_capture,[31],hns_s_msmon_csu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured. 1'h0",RW,-
Table 4-508: cmn_hns_s_msmon_csu_capture attributes,cmn_hns_s_msmon_csu_capture,[30:0],hns_s_msmon_csu_vapture_value,Cache storage usage value if NRDY is 0. Invalid if NRDY is 1. VALUE is the cache storage usage in bytes. 31'h0,RW,-
Table 4-509: cmn_hns_s_msmon_mbwu attributes,cmn_hns_s_msmon_mbwu,[63:32],Reserved,Reserved,RO,-
Table 4-509: cmn_hns_s_msmon_mbwu attributes,cmn_hns_s_msmon_mbwu,[31],hns_s_msmon_mbwu_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured. 1'h0",RW,-
Table 4-509: cmn_hns_s_msmon_mbwu attributes,cmn_hns_s_msmon_mbwu,[30:0],hns_s_msmon_mbwu_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes. 31'h0,RW,-
Table 4-510: cmn_hns_s_msmon_mbwu_capture attributes,cmn_hns_s_msmon_mbwu_capture,[63:32],Reserved,Reserved,RO,-
Table 4-510: cmn_hns_s_msmon_mbwu_capture attributes,cmn_hns_s_msmon_mbwu_capture,[31],hns_s_msmon_mbwu_capture_nrdy,"Indicates that the monitor does not have accurate data, possibly because insufficient time has elapsed since the monitor was last configured. 1'h0",RW,-
Table 4-510: cmn_hns_s_msmon_mbwu_capture attributes,cmn_hns_s_msmon_mbwu_capture,[30:0],hns_s_msmon_mbwu_capture_value,Memory channel bandwidth value if NRDY is 0. Invalid if NRDY is 1. VALUE is the memory channel bandwidth usage in megabytes. 31'h0,RW,-
Table 4-511: cmn_hns_s_mpamcfg_cpbm attributes,cmn_hns_s_mpamcfg_cpbm,[63:16],Reserved,Reserved,RO,-
Table 4-511: cmn_hns_s_mpamcfg_cpbm attributes,cmn_hns_s_mpamcfg_cpbm,[15:0],hns_s_mpamcfg_cpbm_cpbm,Bitmap of portions of cache capacity allocable by the partition selected by MPAMCFG_PART_SEL. NOTE: CPBM can not be all zeros for any PARTID. 16'hFFFF,RW,-
Table 4-512: por_mxp_node_info attributes,por_mxp_node_info,[63:52],Reserved,Reserved,RO,-
Table 4-512: por_mxp_node_info attributes,por_mxp_node_info,[51:48],num_device_port,Number of device ports attached to the MXP. Mesh config = (1x1)? Max. of 6 Device,RO,Configuration dependent
Table 4-512: por_mxp_node_info attributes,por_mxp_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-512: por_mxp_node_info attributes,por_mxp_node_info,[31:16],xy_id,"Identifies (X,Y) location of XP within the mesh NOTE: The (X,Y) location is specified following the node ID format as defined in Node ID mapping section, with the bottom 3 bits, corresponding to port ID and device ID, set to 0. Bits 31:11 must always be set to 0. The range of bits representing the (X,Y) location varies for different node ID formats. 16'h0000",RO,-
Table 4-512: por_mxp_node_info attributes,por_mxp_node_info,[15:0],node_type,CMN-700 node type identifier 16'h0006,RO,-
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[63:32],Reserved,Reserved,RO,-
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[31:28],num_dcs_p#{index}_d3,Number of device credited slices connected to port #{index} device 3 (Allowed values: 0-4) dependent,RO,Configuration dependent
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[27:24],num_dcs_p#{index}_d2,Number of device credited slices connected to port #{index} device 2 (Allowed values: 0-4) dependent,RO,Configuration dependent
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[23:20],num_dcs_p#{index}_d1,Number of device credited slices connected to port #{index} device 1 (Allowed values: 0-4) dependent,RO,Configuration dependent
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[19:16],num_dcs_p#{index}_d0,Number of device credited slices connected to port #{index} device 0 (Allowed values: 0-4) dependent,RO,Configuration dependent
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[15:12],Reserved,Reserved,RO,-
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[11:8],num_ccs_p#{index},Number of CAL credited slices connected to port #{index} (Allowed values: 0-2) dependent,RO,Configuration dependent
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[7],cal_connected_p#{index},"When set, CAL is connected on port #{index} (Allowed values: 0-1) dependent",RO,Configuration dependent
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[6:5],Reserved,Reserved,RO,-
Table 4-513: por_mxp_device_port_connect_info_p0-5 attributes,por_mxp_device_port_connect_info_p0-5,[4:0],device_type_p#{index},Connected device type dependent 5'b00000 Reserved 5'b00001 RN-I 5'b00010 RN-D 5'b00011 Reserved 5'b00100 RN-F_CHIB 5'b00101 RN-F_CHIB_ESAM 5'b00110 RN-F_CHIA 5'b00111 RN-F_CHIA_ESAM 5'b01000 HN-T 5'b01001 HN-I 5'b01010 HN-D 5'b01011 HN-P 5'b01100 SN-F_CHIC 5'b01101 SBSX 5'b01110 HN-F 5'b01111 SN-F_CHIE 5'b10000 SN-F_CHID 5'b10001 CXHA 5'b10010 CXRA 5'b10011 CXRH 5'b10100 RN-F_CHID 5'b10101 RN-F_CHID_ESAM 5'b10110 RN-F_CHIC 5'b10111 RN-F_CHIC_ESAM 5'b11000 RN-F_CHIE 5'b11001 RN-F_CHIE_ESAM 5'b11010 Reserved 5'b11011 Reserved 5'b11100 MTSX 5'b11101 HN-V 5'b11110 CCG 5'b11111 Reserved,RO,Configuration dependent
Table 4-514: por_mxp_mesh_port_connect_info_east attributes,por_mxp_mesh_port_connect_info_east,[63:4],Reserved,Reserved,RO,-
Table 4-514: por_mxp_mesh_port_connect_info_east attributes,por_mxp_mesh_port_connect_info_east,[3:0],num_mcs_east,Number of mesh credited slices connected to East port (Allowed values: 0-4) dependent,RO,Configuration dependent
Table 4-515: por_mxp_mesh_port_connect_info_north attributes,por_mxp_mesh_port_connect_info_north,[63:4],Reserved,Reserved,RO,-
Table 4-515: por_mxp_mesh_port_connect_info_north attributes,por_mxp_mesh_port_connect_info_north,[3:0],num_mcs_north,Number of mesh credited slices connected to North port (Allowed values: 0-4) dependent,RO,Configuration dependent
Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[63:60],Reserved,Reserved,RO,-
Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[59:48],ldid_info_p#{index}_d3,LDID value of the device connected to port P#{index}_D3 dependent,RO,Configuration dependent
Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[47:44],Reserved,Reserved,RO,-
Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[43:32],ldid_info_p#{index}_d2,LDID value of the device connected to port P#{index}_D2 dependent,RO,Configuration dependent
Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[31:28],Reserved,Reserved,RO,-
Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[27:16],ldid_info_p#{index}_d1,LDID value of the device connected to port P#{index}_D1 dependent,RO,Configuration dependent
Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[15:12],Reserved,Reserved,RO,-
Table 4-516: por_mxp_device_port_connect_ldid_info_p0-5 attributes,por_mxp_device_port_connect_ldid_info_p0-5,[11:0],ldid_info_p#{index}_d0,LDID value of the device connected to port P#{index}_D0 dependent,RO,Configuration dependent
Table 4-517: por_mxp_child_info attributes,por_mxp_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-517: por_mxp_child_info attributes,por_mxp_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h100,RO,-
Table 4-517: por_mxp_child_info attributes,por_mxp_child_info,[15:0],child_count,Number of child nodes; used in discovery process dependent,RO,Configuration dependent
Table 4-518: por_mxp_child_pointer_0-31 attributes,por_mxp_child_pointer_0-31,[63:32],Reserved,Reserved,RO,-
Table 4-518: por_mxp_child_pointer_0-31 attributes,por_mxp_child_pointer_0-31,[31:0],relative_address_#{index},Bit 32'b0,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[63:58],Reserved,Reserved,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[57:48],dmc_logicalid_base_p#{index},DMC AXIU interfaces logical ID base at this port (0 or 1) dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[47],Reserved,Reserved,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[46:44],dmc_num_p#{index},Total number of SN-F AXIU interfaces at this port (0 to 4) dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[43:42],Reserved,Reserved,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[41:32],dsu_logicalid_base_p#{index},DSU AXIU interfaces logical ID base at this port (0 or 1) dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[31],Reserved,Reserved,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[30:28],dsu_num_p#{index},Total number of RN-F AXIU interfaces at this port (0 to 4) dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[27:26],Reserved,Reserved,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[25:16],a4s_logicalid_base_p#{index},AXI4Stream interfaces logical ID base at this port (0 or 1) dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[15],Reserved,Reserved,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[14:11],a4s_num_p#{index},Total number of RN-F AXI4Stream interfaces at this port (0 to 4) dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[10:8],rxbuf_num_entries_p#{index},Number of input buffers at this port (2 to 4) dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[7],ext_sam_en_p#{index},ESAM enable dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[6],Reserved,Reserved,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[5],datacheck_en_p#{index},Datacheck enable dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[4],poison_en_p#{index},Poison enable dependent,RO,Configuration dependent
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[3],Reserved,Reserved,RO,-
Table 4-519: por_mxp_p0-5_info attributes,por_mxp_p0-5_info,[2:0],num_dev_p#{index},Number of devices connected to this port (0 to 4) dependent,RO,Configuration dependent
Table 4-520: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[63:15],Reserved,Reserved,RO,-
Table 4-520: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[14:12],dat_vc_num_p#{index},Number of replicated channels on DAT VC at this port dependent,RO,Configuration dependent
Table 4-520: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[11],Reserved,Reserved,RO,-
Table 4-520: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[10:8],snp_vc_num_p#{index},Number of replicated channels on SNP VC at this port dependent,RO,Configuration dependent
Table 4-520: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[7],Reserved,Reserved,RO,-
Table 4-520: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[6:4],rsp_vc_num_p#{index},Number of replicated channels on RSP VC at this port dependent,RO,Configuration dependent
Table 4-520: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[3],Reserved,Reserved,RO,-
Table 4-520: por_mxp_p0-5_info_1 attributes,por_mxp_p0-5_info_1,[2:0],req_vc_num_p#{index},Number of replicated channels on REQ VC at this port dependent,RO,Configuration dependent
Table 4-521: por_dtm_unit_info attributes,por_dtm_unit_info,[63:2],Reserved,Reserved,RO,-
Table 4-521: por_dtm_unit_info attributes,por_dtm_unit_info,[1:0],dtc_domain,DTC domain number associated with this DTM dependent,RO,Configuration dependent
Table 4-522: por_dtm_unit_info_dt1-3 attributes,por_dtm_unit_info_dt1-3,[63:2],Reserved,Reserved,RO,-
Table 4-522: por_dtm_unit_info_dt1-3 attributes,por_dtm_unit_info_dt1-3,[1:0],dtc_domain,DTC domain number associated with this DTM dependent,RO,Configuration dependent
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[63:8],Reserved,Reserved,RO,-
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[7],ras_secure_access_override,Allow Non-secure access to Secure RAS registers 1'b0,RW,-
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[6],pa2setaddr_ctl,Allows Non-secure access to Secure PA to SETADDR control registers 1'b0,RW,-
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[5],ldid_override_ctl,Allows Non-secure access to Secure LDID override registers 1'b0,RW,-
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[4],xy_override_ctl,Allows Non-secure access to Secure XY override registers 1'b0,RW,-
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[3],multi_mesh_ctl,Allows Non-secure access to Secure Multi Mesh control registers 1'b0,RW,-
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[2],mpam_ctrl,Allows Non-secure access to Secure CHI port MPAM override register 1'b0,RW,-
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[1],syscoreq_ctl,Allows Non-secure access to Secure syscoreq_ctl registers 1'b0,RW,-
Table 4-523: por_mxp_secure_register_groups_override attributes,por_mxp_secure_register_groups_override,[0],qos,Allows Non-secure access to Secure QoS registers 1'b0,RW,-
Table 4-524: por_mxp_aux_ctl attributes,por_mxp_aux_ctl,[63:1],Reserved,Reserved,RO,-
Table 4-524: por_mxp_aux_ctl attributes,por_mxp_aux_ctl,[0],clkgate_disable,Disables clock gating when set 1'b0,RW,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[63:42],Reserved,Reserved,RO,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[41:40],p5_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 2'h0 Enable channel mapping based on TGTID scheme 2'h1 Enable channel mapping based on dynamic credit availability scheme 2'h2 Enable channel mapping based on direct connect scheme 2'h3 Reserved 2'b0,RW,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[39:34],Reserved,Reserved,RO,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[33:32],p4_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 2'h0 Enable channel mapping based on TGTID scheme 2'h1 Enable channel mapping based on dynamic credit availability scheme 2'h2 Enable channel mapping based on direct connect scheme 2'h3 Reserved 2'b0,RW,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[31:26],Reserved,Reserved,RO,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[25:24],p3_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 2'h0 Enable channel mapping based on TGTID scheme 2'h1 Enable channel mapping based on dynamic credit availability scheme 2'h2 Enable channel mapping based on direct connect scheme 2'h3 Reserved 2'b0,RW,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[23:18],Reserved,Reserved,RO,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[17:16],p2_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 2'h0 Enable channel mapping based on TGTID scheme 2'h1 Enable channel mapping based on dynamic credit availability scheme 2'h2 Enable channel mapping based on direct connect scheme 2'h3 Reserved 2'b0,RW,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[15:10],Reserved,Reserved,RO,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[9:8],p1_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 2'h0 Enable channel mapping based on TGTID scheme 2'h1 Enable channel mapping based on dynamic credit availability scheme 2'h2 Enable channel mapping based on direct connect scheme 2'h3 Reserved 2'b0,RW,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[7:2],Reserved,Reserved,RO,-
Table 4-525: por_mxp_device_port_ctl attributes,por_mxp_device_port_ctl,[1:0],p0_multi_chan_sel_mode,Selects the mode/scheme for channel selection in multi channel mesh structure 2'h0 Enable channel mapping based on TGTID scheme 2'h1 Enable channel mapping based on dynamic credit availability scheme 2'h2 Enable channel mapping based on direct connect scheme 2'h3 Reserved 2'b0,RW,-
Table 4-526: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[63:25],Reserved,Reserved,RO,-
Table 4-526: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[24],p#{index}_req_mpam_perfmongroup,MPAM.PerfMonGroup sub-field that overrides the REQ channel MPAM.PerfMonGroup when p#{index}_req_mpam_override_enable is set 1'b0,RW,-
Table 4-526: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[23:17],Reserved,Reserved,RO,-
Table 4-526: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[16:8],p#{index}_req_mpam_partid,MPAM.PartID sub-field that overrides the REQ channel MPAM.PartID when p#{index}_req_mpam_override_enable is set 9'b0,RW,-
Table 4-526: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[7:5],Reserved,Reserved,RO,-
Table 4-526: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[4],p#{index}_req_mpam_ns,MPAM.NS sub-field that overrides the REQ channel MPAM.NS when p#{index}_req_mpam_override_enable is set 1'b0,RW,-
Table 4-526: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[3:1],Reserved,Reserved,RO,-
Table 4-526: por_mxp_p0-5_mpam_override attributes,por_mxp_p0-5_mpam_override,[0],p#{index}_req_mpam_override_enable,"P#{index} DEV MPAM Override Enable on REQ Channel: 1 - Drive the MPAM fields on REQ channel with the values from this register, 0 - Override of MPAM fields in REQ channel is disabled 1'b0",RW,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[63],p#{index}_req_ldid_override_enable,"P#{index} DEV LDID Override Enable on REQ Channel: 1 - Drive the LDID fields on REQ channel with the values from this register, 0 - Override of LDID fields in REQ channel is disabled 1'b0",RW,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[62:60],Reserved,Reserved,RO,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[59:48],p#{index}_d3_req_ldid_field,LDID value that overrides the P#{index}_D3 REQ channel LDID field when p#{index}_req_ldid_override_enable is set 12'b0,RW,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[47:44],Reserved,Reserved,RO,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[43:32],p#{index}_d2_req_ldid_field,LDID value that overrides the P#{index}_D2 REQ channel LDID field when p#{index}_req_ldid_override_enable is set 12'b0,RW,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[31:28],Reserved,Reserved,RO,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[27:16],p#{index}_d1_req_ldid_field,LDID value that overrides the P#{index}_D1 REQ channel LDID field when p#{index}_req_ldid_override_enable is set 12'b0,RW,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[15:12],Reserved,Reserved,RO,-
Table 4-527: por_mxp_p0-5_ldid_override attributes,por_mxp_p0-5_ldid_override,[11:0],p#{index}_d0_req_ldid_field,LDID value that overrides the P#{index}_D0 REQ channel LDID field when p#{index}_req_ldid_override_enable is set 12'b0,RW,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[63:20],Reserved,Reserved,RO,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[19:16],p#{index}_qos_override,QoS override value for port #{index} 4'b0000,RW,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[15:7],Reserved,Reserved,RO,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[6],p#{index}_pqv_mode,Configures the QoS regulator mode during period mode 1'b0 Normal mode; QoS value is stable when the manager is idle 1'b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle 1'b0,RW,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[5],Reserved,Reserved,RO,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[4],p#{index}_reg_mode,Configures the QoS regulator mode 1'b0 Latency mode 1'b1 Period mode; used for bandwidth regulation 1'b0,RW,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[3],Reserved,Reserved,RO,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[2],p#{index}_qos_override_en,"Enables port #{index} QoS override; when set, allows QoS value on inbound transactions to be overridden 1'b0",RW,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[1],Reserved,Reserved,RO,-
Table 4-528: por_mxp_p0-5_qos_control attributes,por_mxp_p0-5_qos_control,[0],p#{index}_lat_en,Enables port #{index} QoS regulation when set 1'b0,RW,-
Table 4-529: por_mxp_p0-5_qos_lat_tgt attributes,por_mxp_p0-5_qos_lat_tgt,[63:12],Reserved,Reserved,RO,-
Table 4-529: por_mxp_p0-5_qos_lat_tgt attributes,por_mxp_p0-5_qos_lat_tgt,[11:0],p#{index}_lat_tgt,Port #{index} transaction target latency/period; a value of 0 corresponds to no regulation 12'h000,RW,-
Table 4-530: por_mxp_p0-5_qos_lat_scale attributes,por_mxp_p0-5_qos_lat_scale,[63:3],Reserved,Reserved,RO,-
Table 4-530: por_mxp_p0-5_qos_lat_scale attributes,por_mxp_p0-5_qos_lat_scale,[2:0],p#{index}_lat_scale,Port 0 QoS scale factor 3'b000 2^(-3) 3'b001 2^(-4) 3'b010 2^(-5) 3'b011 2^(-6) 3'b100 2^(-7) 3'b101 2^(-8) 3'b110 2^(-9) 3'b111 2^(-10) 3'h0,RW,-
Table 4-531: por_mxp_p0-5_qos_lat_range attributes,por_mxp_p0-5_qos_lat_range,[63:12],Reserved,Reserved,RO,-
Table 4-531: por_mxp_p0-5_qos_lat_range attributes,por_mxp_p0-5_qos_lat_range,[11:8],p#{index}_lat_max_qos,Port #{index} QoS maximum value 4'h0,RW,-
Table 4-531: por_mxp_p0-5_qos_lat_range attributes,por_mxp_p0-5_qos_lat_range,[7:4],Reserved,Reserved,RO,-
Table 4-531: por_mxp_p0-5_qos_lat_range attributes,por_mxp_p0-5_qos_lat_range,[3:0],p#{index}_lat_min_qos,Port #{index} QoS minimum value 4'h0,RW,-
Table 4-532: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[63:57],Reserved,Reserved,RO,-
Table 4-532: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[56:48],pmu_event3_id,XP PMU Event 3 ID; see pmu_event0_id for encodings 9'b0,RW,-
Table 4-532: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[47:41],Reserved,Reserved,RO,-
Table 4-532: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[40:32],pmu_event2_id,XP PMU Event 2 ID; see pmu_event0_id for encodings 9'b0,RW,-
Table 4-532: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[31:25],Reserved,Reserved,RO,-
Table 4-532: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[24:16],pmu_event1_id,XP PMU Event 1 ID; see pmu_event0_id for encodings 9'b0,RW,-
Table 4-532: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[15:9],Reserved,Reserved,RO,-
Table 4-532: por_mxp_pmu_event_sel attributes,por_mxp_pmu_event_sel,[8:0],pmu_event0_id,XP PMU Event 0 ID Bits [8:5]: 9'b0,RW,-
Table 4-533: por_mxp_errfr attributes,por_mxp_errfr,[63:15],Reserved,Reserved,RO,-
Table 4-533: por_mxp_errfr attributes,por_mxp_errfr,[14:12],CEC,Standard corrected error count mechanism 3'b000: Does not implement standardized error counter 3'b000,RO,-
Table 4-533: por_mxp_errfr attributes,por_mxp_errfr,[11:10],CFI,Corrected error interrupt 2'b00,RO,-
Table 4-533: por_mxp_errfr attributes,por_mxp_errfr,[9:8],Reserved,Reserved,RO,-
Table 4-533: por_mxp_errfr attributes,por_mxp_errfr,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-533: por_mxp_errfr attributes,por_mxp_errfr,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-533: por_mxp_errfr attributes,por_mxp_errfr,[3:2],DE,Deferred errors for data poison 2'b01,RO,-
Table 4-533: por_mxp_errfr attributes,por_mxp_errfr,[1:0],ED,Error detection 2'b01,RO,-
Table 4-534: por_mxp_errctlr attributes,por_mxp_errctlr,[63:9],Reserved,Reserved,RO,-
Table 4-534: por_mxp_errctlr attributes,por_mxp_errctlr,[8],CFI,Enables corrected error interrupt as specified in por_mxp_errfr.CFI 1'b0,RW,-
Table 4-534: por_mxp_errctlr attributes,por_mxp_errctlr,[7:4],Reserved,Reserved,RO,-
Table 4-534: por_mxp_errctlr attributes,por_mxp_errctlr,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in por_mxp_errfr.FI 1'b0,RW,-
Table 4-534: por_mxp_errctlr attributes,por_mxp_errctlr,[2],UI,Enables uncorrected error interrupt as specified in por_mxp_errfr.UI 1'b0,RW,-
Table 4-534: por_mxp_errctlr attributes,por_mxp_errctlr,[1],DE,Enables error deferment as specified in por_mxp_errfr.DE 1'b0,RW,-
Table 4-534: por_mxp_errctlr attributes,por_mxp_errctlr,[0],ED,Enables error detection as specified in por_mxp_errfr.ED 1'b0,RW,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[63:32],Reserved,Reserved,RO,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[28],Reserved,Reserved,RO,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[26],MV,"por_mxp_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[25],Reserved,Reserved,RO,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-535: por_mxp_errstatus attributes,por_mxp_errstatus,[22:0],Reserved,Reserved,RO,-
Table 4-536: por_mxp_errmisc attributes,por_mxp_errmisc,[63],TLPMSG,Error flit TLPMSG Status 1'b0,RW,-
Table 4-536: por_mxp_errmisc attributes,por_mxp_errmisc,[62:59],Reserved,Reserved,RO,-
Table 4-536: por_mxp_errmisc attributes,por_mxp_errmisc,[58:48],TGTID,Error flit target ID 11'b0,RW,-
Table 4-536: por_mxp_errmisc attributes,por_mxp_errmisc,[47:23],Reserved,Reserved,RO,-
Table 4-536: por_mxp_errmisc attributes,por_mxp_errmisc,[22:16],OPCODE,Error flit opcode 7'b0,RW,-
Table 4-536: por_mxp_errmisc attributes,por_mxp_errmisc,[15:5],SRCID,Error flit source ID 11'b0,RW,-
Table 4-536: por_mxp_errmisc attributes,por_mxp_errmisc,[4:0],ERRSRC,Error source for Mesh With Replicated Channels: Bits [4:2]: Transaction type 5'b0,RW,-
Table 4-536: por_mxp_errmisc attributes,por_mxp_errmisc,[4:0],ERRSRC,Mesh Without Replicated Channels: Bits [4:2]: Transaction type 5'b0,RW,-
Table 4-537: por_mxp_p0-5_byte_par_err_inj attributes,por_mxp_p0-5_byte_par_err_inj,[63:5],Reserved,Reserved,RO,-
Table 4-537: por_mxp_p0-5_byte_par_err_inj attributes,por_mxp_p0-5_byte_par_err_inj,[4:0],p#{index}_byte_parity_err_inj,"Specifies a byte lane; once this register is written, a byte parity error is injected in the specified byte lane on the next DAT flit upload NOTE: Only applicable if an RN-F is attached to port #{index}. Byte parity error is only injected if the RN-F is configured to not support Datacheck. 5'h00",WO,-
Table 4-538: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[63:15],Reserved,Reserved,RO,-
Table 4-538: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[14:12],CEC,Standard corrected error count mechanism 3'b000: Does not implement standardized error counter 3'b000,RO,-
Table 4-538: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[11:10],CFI,Corrected error interrupt 2'b00,RO,-
Table 4-538: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[9:8],Reserved,Reserved,RO,-
Table 4-538: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-538: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-538: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[3:2],DE,Deferred errors for data poison 2'b01,RO,-
Table 4-538: por_mxp_errfr_NS attributes,por_mxp_errfr_NS,[1:0],ED,Error detection 2'b01,RO,-
Table 4-539: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[63:9],Reserved,Reserved,RO,-
Table 4-539: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[8],CFI,Enables corrected error interrupt as specified in por_mxp_errfr_NS.CFI 1'b0,RW,-
Table 4-539: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 4-539: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in por_mxp_errfr_NS.FI 1'b0,RW,-
Table 4-539: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[2],UI,Enables uncorrected error interrupt as specified in por_mxp_errfr_NS.UI 1'b0,RW,-
Table 4-539: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[1],DE,Enables error deferment as specified in por_mxp_errfr_NS.DE 1'b0,RW,-
Table 4-539: por_mxp_errctlr_NS attributes,por_mxp_errctlr_NS,[0],ED,Enables error detection as specified in por_mxp_errfr_NS.ED 1'b0,RW,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[28],Reserved,Reserved,RO,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[26],MV,"por_mxp_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and 1'b0",W1C,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[25],Reserved,Reserved,RO,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-540: por_mxp_errstatus_NS attributes,por_mxp_errstatus_NS,[22:0],Reserved,Reserved,RO,-
Table 4-541: por_mxp_errmisc_NS attributes,por_mxp_errmisc_NS,[63],TLPMSG,Error flit TLPMSG Status 1'b0,RW,-
Table 4-541: por_mxp_errmisc_NS attributes,por_mxp_errmisc_NS,[62:59],Reserved,Reserved,RO,-
Table 4-541: por_mxp_errmisc_NS attributes,por_mxp_errmisc_NS,[58:48],TGTID,Error flit target ID 11'b0,RW,-
Table 4-541: por_mxp_errmisc_NS attributes,por_mxp_errmisc_NS,[47:23],Reserved,Reserved,RO,-
Table 4-541: por_mxp_errmisc_NS attributes,por_mxp_errmisc_NS,[22:16],OPCODE,Error flit opcode 7'b0,RW,-
Table 4-541: por_mxp_errmisc_NS attributes,por_mxp_errmisc_NS,[15:5],SRCID,Error flit source ID 11'b0,RW,-
Table 4-541: por_mxp_errmisc_NS attributes,por_mxp_errmisc_NS,[4:0],ERRSRC,Error source for Mesh With Replicated Channels: Bits [4:2]: Transaction type 5'b0,RW,-
Table 4-541: por_mxp_errmisc_NS attributes,por_mxp_errmisc_NS,[4:0],ERRSRC,Mesh Without Replicated Channels: Bits [4:2]: Transaction type 5'b0,RW,-
Table 4-542: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[63:4],Reserved,Reserved,RO,-
Table 4-542: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[3],snpdvm_req_p#{index}_d3,"When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to device 3 on port #{index} 1'b0",RW,-
Table 4-542: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[2],snpdvm_req_p#{index}_d2,"When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to device 2 on port #{index} 1'b0",RW,-
Table 4-542: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[1],snpdvm_req_p#{index}_d1,"When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to device 1 on port #{index} 1'b0",RW,-
Table 4-542: por_mxp_p0-5_syscoreq_ctl attributes,por_mxp_p0-5_syscoreq_ctl,[0],snpdvm_req_p#{index}_d0,"When set, initiates the process of enabling snoop and DVM dispatches (SYSCOREQ) to device 0 on port #{index} 1'b0",RW,-
Table 4-543: por_mxp_p0-5_syscoack_status attributes,por_mxp_p0-5_syscoack_status,[63:4],Reserved,Reserved,RO,-
Table 4-543: por_mxp_p0-5_syscoack_status attributes,por_mxp_p0-5_syscoack_status,[3],snpdvm_ack_p#{index}_d3,"When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 3 on port #{index} 1'b0",RO,-
Table 4-543: por_mxp_p0-5_syscoack_status attributes,por_mxp_p0-5_syscoack_status,[2],snpdvm_ack_p#{index}_d2,"When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 2 on port #{index} 1'b0",RO,-
Table 4-543: por_mxp_p0-5_syscoack_status attributes,por_mxp_p0-5_syscoack_status,[1],snpdvm_ack_p#{index}_d1,"When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 1 on port #{index} 1'b0",RO,-
Table 4-543: por_mxp_p0-5_syscoack_status attributes,por_mxp_p0-5_syscoack_status,[0],snpdvm_ack_p#{index}_d0,"When set, indicates snoop and DVM dispatches are enabled (SYSCOACK) for device 0 on port #{index} 1'b0",RO,-
Table 4-544: por_dtm_control attributes,por_dtm_control,[63:4],Reserved,Reserved,RO,-
Table 4-544: por_dtm_control attributes,por_dtm_control,[3],trace_no_atb,"When set, trace packet is not delivered out of ATB, and FIFO entry holds the first trace packet. NOTE: if any MXP has this bit set, ATB protocol will not be functional. 1'b0",RW,-
Table 4-544: por_dtm_control attributes,por_dtm_control,[2],sample_profile_enable,Enables sample profile function 1'b0,RW,-
Table 4-544: por_dtm_control attributes,por_dtm_control,[1],trace_tag_enable,Watchpoint trace tag enable 1'b1: Trace tag enabled 1'b0: No trace tag 1'b0,RW,-
Table 4-544: por_dtm_control attributes,por_dtm_control,[0],dtm_enable,"Enables debug watchpoint and PMU function; prior to writing this bit, all other DT configuration registers must be programmed; once this bit is set, other DT configuration registers must not be modified 1'b0",RW,-
Table 4-545: por_dtm_fifo_entry_ready attributes,por_dtm_fifo_entry_ready,[63:4],Reserved,Reserved,RO,-
Table 4-545: por_dtm_fifo_entry_ready attributes,por_dtm_fifo_entry_ready,[3:0],ready,Indicates which DTM FIFO entries are ready; write a 1 to clear Bit [3]: Entry 3 ready when set Bit [2]: 4'b0,W1C,-
Table 4-546: por_dtm_fifo_entry0-3_0 attributes,por_dtm_fifo_entry0-3_0,[63:0],fifo_data0,Entry data bit vector 63:0 64'b0,RO,-
Table 4-547: por_dtm_fifo_entry0-3_1 attributes,por_dtm_fifo_entry0-3_1,[63:0],fifo_data1,Entry data bit vector 127:64 64'b0,RO,-
Table 4-548: por_dtm_fifo_entry0-3_2 attributes,por_dtm_fifo_entry0-3_2,[63:48],fifo_cycle_count,Entry cycle count bit vector 15:0 16'b0,RO,-
Table 4-548: por_dtm_fifo_entry0-3_2 attributes,por_dtm_fifo_entry0-3_2,[47:0],fifo_data2,Entry data bit vector 143:128 48'b0,RO,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[63:21],Reserved,Reserved,RO,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[20:19],wp_chn_num,VC number index for replicated channels in specified SMXP 2'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[18:17],wp_dev_sel2,Upper bits for device port selection in specified SMXP 2'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[16],wp_dbgtrig_en,Enables watchpoint debug trigger packet generation 1'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[15],wp_ctrig_en,Enables watchpoint cross trigger packet generation 1'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[14],wp_cc_en,Enables inclusion of cycle count in watchpoint track packet generation 1'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[13:11],wp_pkt_type,Trace packet type 3'b000 TXNID (up to X18) 3'b001 TXNID + opcode (up to X9) 3'b010 TXNID + opcode + source ID + target ID (up to X4) 3'b011 Reserved 3'b100 Control flit 3'b101 DAT flit DATA [127:0] 3'b110 DAT flit DATA [255:128] 3'b111 Reserved 3'b000,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[10],wp_pkt_gen,Enables watchpoint trace packet generation 1'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[9],wp_combine,Enables combination of watchpoints #{index} and #{index+1} 1'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[8],wp_exclusive,Watchpoint mode 1'b0 Regular mode 1'b1 Exclusive mode 1'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[7:6],rsvdc_bsel,Byte select of RSVDC in trace packet 2'h0 Select RSVDC[7:0] 2'h1 Select RSVDC[15:8] 2'h2 Select RSVDC[23:16] 2'h3 Select RSVDC[31:24] 1'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[5:4],wp_grp,Watchpoint register format group 2'h0 Select primary group 2'h1 Select secondary group 2'h2 Select tertiary group 2'h3 Reserved 1'b0,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[3:1],wp_chn_sel,VC selection 3'b000 Select REQ VC 3'b001 Select RSP VC 3'b010 Select SNP VC 3'b011 Select DATA VC All other values are reserved. 3'b000,RW,-
Table 4-549: por_dtm_wp0-3_config attributes,por_dtm_wp0-3_config,[0],wp_dev_sel,Device port selection in specified SMXP 1'b0 Select device port 0 1'b1 Select device port 1 1'b0,RW,-
Table 4-550: por_dtm_wp0-3_val attributes,por_dtm_wp0-3_val,[63:0],val,Refer to DTM watchpoint section for details 64'b0,RW,-
Table 4-551: por_dtm_wp0-3_mask attributes,por_dtm_wp0-3_mask,[63:0],mask,Refer to DTM watchpoint section for details 64'b0,RW,-
Table 4-552: por_dtm_pmsicr attributes,por_dtm_pmsicr,[63:32],Reserved,Reserved,RO,-
Table 4-552: por_dtm_pmsicr attributes,por_dtm_pmsicr,[31:0],count,Current value of sample counter 32'b0,RW,-
Table 4-553: por_dtm_pmsirr attributes,por_dtm_pmsirr,[63:32],Reserved,Reserved,RO,-
Table 4-553: por_dtm_pmsirr attributes,por_dtm_pmsirr,[31:8],interval,Sampling interval to be reloaded 24'b0,RW,-
Table 4-553: por_dtm_pmsirr attributes,por_dtm_pmsirr,[7:0],Reserved,Reserved,RO,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[63:56],pmevcnt3_input_sel,Source to be counted in PMU counter 3; see pmevcnt0_input_sel for encodings 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[55:48],pmevcnt2_input_sel,Source to be counted in PMU counter 2; see pmevcnt0_input_sel for encodings 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[47:40],pmevcnt1_input_sel,Source to be counted in PMU counter 1; see pmevcnt0_input_sel for encodings 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,"Source to be counted in PMU counter 0: Port2, Port3, Port4 and Port5 encodings are applicable when (MXP_NUM_DEV_PORT_PARAM > 2 and MXP_MULTIPLE_DTM_EN_PARAM = 0) 8'h00 Watchpoint 0 8'h01 Watchpoint 1 8'h02 Watchpoint 2 8'h03 Watchpoint 3 8'h04 XP PMU Event 0 8'h05 XP PMU Event 1 8'h06 XP PMU Event 2 8'h07 XP PMU Event 3 8'b0",RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,8'h10 Port 0 Device 0 PMU Event 0 8'h11 Port 0 Device 0 PMU Event 1 8'h12 Port 0 Device 0 PMU Event 2 8'h13 Port 0 Device 0 PMU Event 3 8'h14 Port 0 Device 1 PMU Event 0 8'h15 Port 0 Device 1 PMU Event 1 8'h16 Port 0 Device 1 PMU Event 2 8'h17 Port 0 Device 1 PMU Event 3 8'h18 Port 0 Device 2 PMU Event 0 8'h19 Port 0 Device 2 PMU Event 1 8'h1A Port 0 Device 2 PMU Event 2 8'h1B Port 0 Device 2 PMU Event 3 8'h1C Port 0 Device 3 PMU Event 0 8'h1D Port 0 Device 3 PMU Event 1 8'h1E Port 0 Device 3 PMU Event 2 8'h1F Port 0 Device 3 PMU Event 3 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,8'h20 Port 1 Device 0 PMU Event 0 8'h21 Port 1 Device 0 PMU Event 1 8'h22 Port 1 Device 0 PMU Event 2 8'h23 Port 1 Device 0 PMU Event 3 8'h24 Port 1 Device 1 PMU Event 0 8'h25 Port 1 Device 1 PMU Event 1 8'h26 Port 1 Device 1 PMU Event 2 8'h27 Port 1 Device 1 PMU Event 3 8'h28 Port 1 Device 2 PMU Event 0 8'h29 Port 1 Device 2 PMU Event 1 8'h2A Port 1 Device 2 PMU Event 2 8'h2B Port 1 Device 2 PMU Event 3 8'h2C Port 1 Device 3 PMU Event 0 8'h2D Port 1 Device 3 PMU Event 1 8'h2E Port 1 Device 3 PMU Event 2 8'h2F Port 1 Device 3 PMU Event 3 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,8'h30 Port 2 Device 0 PMU Event 0 8'h31 Port 2 Device 0 PMU Event 1 8'h32 Port 2 Device 0 PMU Event 2 8'h33 Port 2 Device 0 PMU Event 3 8'h34 Port 2 Device 1 PMU Event 0 8'h35 Port 2 Device 1 PMU Event 1 8'h36 Port 2 Device 1 PMU Event 2 8'h37 Port 2 Device 1 PMU Event 3 8'h38 Port 2 Device 2 PMU Event 0 8'h39 Port 2 Device 2 PMU Event 1 8'h3A Port 2 Device 2 PMU Event 2 8'h3B Port 2 Device 2 PMU Event 3 8'h3C Port 2 Device 3 PMU Event 0 8'h3D Port 2 Device 3 PMU Event 1 8'h3E Port 2 Device 3 PMU Event 2 8'h3F Port 2 Device 3 PMU Event 3 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,8'h40 Port 3 Device 0 PMU Event 0 8'h41 Port 3 Device 0 PMU Event 1 8'h42 Port 3 Device 0 PMU Event 2 8'h43 Port 3 Device 0 PMU Event 3 8'h44 Port 3 Device 1 PMU Event 0 8'h45 Port 3 Device 1 PMU Event 1 8'h46 Port 3 Device 1 PMU Event 2 8'h47 Port 3 Device 1 PMU Event 3 8'h48 Port 3 Device 2 PMU Event 0 8'h49 Port 3 Device 2 PMU Event 1 8'h4A Port 3 Device 2 PMU Event 2 8'h4B Port 3 Device 2 PMU Event 3 8'h4C Port 3 Device 3 PMU Event 0 8'h4D Port 3 Device 3 PMU Event 1 8'h4E Port 3 Device 3 PMU Event 2 8'h4F Port 3 Device 3 PMU Event 3 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,8'h50 Port 4 Device 0 PMU Event 0 8'h51 Port 4 Device 0 PMU Event 1 8'h52 Port 4 Device 0 PMU Event 2 8'h53 Port 4 Device 0 PMU Event 3 8'h54 Port 4 Device 1 PMU Event 0 8'h55 Port 4 Device 1 PMU Event 1 8'h56 Port 4 Device 1 PMU Event 2 8'h57 Port 4 Device 1 PMU Event 3 8'h58 Port 4 Device 2 PMU Event 0 8'h59 Port 4 Device 2 PMU Event 1 8'h5A Port 4 Device 2 PMU Event 2 8'h5B Port 4 Device 2 PMU Event 3 8'h5C Port 4 Device 3 PMU Event 0 8'h5D Port 4 Device 3 PMU Event 1 8'h5E Port 4 Device 3 PMU Event 2 8'h5F Port 4 Device 3 PMU Event 3 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[39:32],pmevcnt0_input_sel,8'h60 Port 5 Device 0 PMU Event 0 8'h61 Port 5 Device 0 PMU Event 1 8'h62 Port 5 Device 0 PMU Event 2 8'h63 Port 5 Device 0 PMU Event 3 8'h64 Port 5 Device 1 PMU Event 0 8'h65 Port 5 Device 1 PMU Event 1 8'h66 Port 5 Device 1 PMU Event 2 8'h67 Port 5 Device 1 PMU Event 3 8'h68 Port 5 Device 2 PMU Event 0 8'h69 Port 5 Device 2 PMU Event 1 8'h6A Port 5 Device 2 PMU Event 2 8'h6B Port 5 Device 2 PMU Event 3 8'h6C Port 5 Device 3 PMU Event 0 8'h6D Port 5 Device 3 PMU Event 1 8'h6E Port 5 Device 3 PMU Event 2 8'h6F Port 5 Device 3 PMU Event 3 8'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[31],Reserved,Reserved,RO,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[30:28],pmevcnt3_global_num,Global counter to pair with PMU counter 3; see pmevcnt0_global_num for encodings 3'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[27],Reserved,Reserved,RO,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[26:24],pmevcnt2_global_num,Global counter to pair with PMU counter 2; see pmevcnt0_global_num for encodings 3'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[23],Reserved,Reserved,RO,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[22:20],pmevcnt1_global_num,Global counter to pair with PMU counter 1; see pmevcnt0_global_num for encodings 3'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[19],Reserved,Reserved,RO,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[18:16],pmevcnt0_global_num,Global counter to pair with PMU counter 0 3'b000 Global PMU event counter A 3'b001 Global PMU event counter B 3'b010 Global PMU event counter C 3'b011 Global PMU event counter D 3'b100 Global PMU event counter E 3'b101 Global PMU event counter F 3'b110 Global PMU event counter G 3'b111 Global PMU event counter H 3'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[15:9],Reserved,Reserved,RO,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[8],cntr_rst,Enables clearing of live counters upon assertion of snapshot 1'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[7:4],pmevcnt_paired,PMU local counter paired with global counter 4'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[3],pmevcntall_combined,"Enables combination of all PMU counters (0, 1, 2, 3) NOTE: When set, pmevcnt01_combined and pmevcnt23_combined have no effect. 1'b0",RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[2],pmevcnt23_combined,Enables combination of PMU counters 2 and 3 1'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[1],pmevcnt01_combined,Enables combination of PMU counters 0 and 1 1'b0,RW,-
Table 4-554: por_dtm_pmu_config attributes,por_dtm_pmu_config,[0],pmu_en,DTM PMU enable NOTE: All other fields in this register are valid only if this bit is set. 1'b0,RW,-
Table 4-555: por_dtm_pmevcnt attributes,por_dtm_pmevcnt,[63:48],pmevcnt3,PMU event counter 3 16'h0000,RW,-
Table 4-555: por_dtm_pmevcnt attributes,por_dtm_pmevcnt,[47:32],pmevcnt2,PMU event counter 2 16'h0000,RW,-
Table 4-555: por_dtm_pmevcnt attributes,por_dtm_pmevcnt,[31:16],pmevcnt1,PMU event counter 1 16'h0000,RW,-
Table 4-555: por_dtm_pmevcnt attributes,por_dtm_pmevcnt,[15:0],pmevcnt0,PMU event counter 0 16'h0000,RW,-
Table 4-556: por_dtm_pmevcntsr attributes,por_dtm_pmevcntsr,[63:48],pmevcntsr3,PMU event counter 3 shadow register 16'h0000,RW,-
Table 4-556: por_dtm_pmevcntsr attributes,por_dtm_pmevcntsr,[47:32],pmevcntsr2,PMU event counter 2 shadow register 16'h0000,RW,-
Table 4-556: por_dtm_pmevcntsr attributes,por_dtm_pmevcntsr,[31:16],pmevcntsr1,PMU event counter 1 shadow register 16'h0000,RW,-
Table 4-556: por_dtm_pmevcntsr attributes,por_dtm_pmevcntsr,[15:0],pmevcntsr0,PMU event counter 0 shadow register 16'h0000,RW,-
Table 4-557: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[63:4],Reserved,Reserved,RO,-
Table 4-557: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[3],trace_no_atb,"When set, trace packet is not delivered out of ATB, and FIFO entry holds the first trace packet 1'b0",RW,-
Table 4-557: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[2],sample_profile_enable,Enables sample profile function 1'b0,RW,-
Table 4-557: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[1],trace_tag_enable,Watchpoint trace tag enable 1'b1: Trace tag enabled 1'b0: No trace tag 1'b0,RW,-
Table 4-557: por_dtm_control_dt1-3 attributes,por_dtm_control_dt1-3,[0],dtm_enable,"Enables debug watchpoint and PMU function; prior to writing this bit, all other DT configuration registers must be programmed; once this bit is set, other DT configuration registers must not be modified 1'b0",RW,-
Table 4-558: por_dtm_fifo_entry_ready_dt1-3 attributes,por_dtm_fifo_entry_ready_dt1-3,[63:4],Reserved,Reserved,RO,-
Table 4-558: por_dtm_fifo_entry_ready_dt1-3 attributes,por_dtm_fifo_entry_ready_dt1-3,[3:0],ready,Indicates which DTM FIFO entries are ready; write a 1 to clear Bit [3]: Entry 3 ready when set Bit [2]: 4'b0,W1C,-
Table 4-559: por_dtm_fifo_entry0-11%4_0_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_0_dt(0-11/4)+1,[63:0],fifo_data0,Entry data bit vector 63:0 64'b0,RO,-
Table 4-560: por_dtm_fifo_entry0-11%4_1_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_1_dt(0-11/4)+1,[63:0],fifo_data1,Entry data bit vector 127:64 64'b0,RO,-
Table 4-561: por_dtm_fifo_entry0-11%4_2_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_2_dt(0-11/4)+1,[63:48],fifo_cycle_count,Entry cycle count bit vector 15:0 16'b0,RO,-
Table 4-561: por_dtm_fifo_entry0-11%4_2_dt(0-11/4)+1 attributes,por_dtm_fifo_entry0-11%4_2_dt(0-11/4)+1,[47:0],fifo_data2,Entry data bit vector 143:128 48'b0,RO,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[63:21],Reserved,Reserved,RO,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[20:19],wp_chn_num,VC number index for replicated channels in specified SMXP 2'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[18:17],wp_dev_sel2,Upper bits for device port selection in specified SMXP 2'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[16],wp_dbgtrig_en,Enables watchpoint debug trigger packet generation 1'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[15],wp_ctrig_en,Enables watchpoint cross trigger packet generation 1'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[14],wp_cc_en,Enables inclusion of cycle count in watchpoint track packet generation 1'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[13:11],wp_pkt_type,Trace packet type 3'b000: TXNID (up to X18) 3'b001: TXNID + opcode (up to X9) 3'b010: TXNID 3'b000,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[10],wp_pkt_gen,Enables watchpoint trace packet generation 1'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[9],wp_combine,Enables combination of watchpoints #{index%4} and #{(index%4)+1} 1'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[8],wp_exclusive,Watchpoint mode 1'b0: Regular mode 1'b1: Exclusive mode 1'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[7:6],rsvdc_bsel,Byte select of RSVDC in trace packet 2'h0: Select RSVDC[7:0] 2'h1: Select RSVDC[15:8] 2'h2: 1'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[5:4],wp_grp,Watchpoint register format group 2'h0: Select primary group 2'h1: Select secondary group 2'h2: 1'b0,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[3:1],wp_chn_sel,VC selection 3'b000: Select REQ VC 3'b001: Select RSP VC 3'b010: Select SNP VC 3'b011: 3'b000,RW,-
Table 4-562: por_dtm_wp0-11%4_config_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_config_dt(0-11/4)+1,[0],wp_dev_sel,Device port selection in specified SMXP 1'b0: Select device port 0 1'b1: Select device port 1 1'b0,RW,-
Table 4-563: por_dtm_wp0-11%4_val_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_val_dt(0-11/4)+1,[63:0],val,Refer to DTM watchpoint section for details 64'b0,RW,-
Table 4-564: por_dtm_wp0-11%4_mask_dt(0-11/4)+1 attributes,por_dtm_wp0-11%4_mask_dt(0-11/4)+1,[63:0],mask,Refer to DTM watchpoint section for details 64'b0,RW,-
Table 4-565: por_dtm_pmsicr_dt1-3 attributes,por_dtm_pmsicr_dt1-3,[63:32],Reserved,Reserved,RO,-
Table 4-565: por_dtm_pmsicr_dt1-3 attributes,por_dtm_pmsicr_dt1-3,[31:0],count,Current value of sample counter 32'b0,RW,-
Table 4-566: por_dtm_pmsirr_dt1-3 attributes,por_dtm_pmsirr_dt1-3,[63:32],Reserved,Reserved,RO,-
Table 4-566: por_dtm_pmsirr_dt1-3 attributes,por_dtm_pmsirr_dt1-3,[31:8],interval,Sampling interval to be reloaded 24'b0,RW,-
Table 4-566: por_dtm_pmsirr_dt1-3 attributes,por_dtm_pmsirr_dt1-3,[7:0],Reserved,Reserved,RO,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[63:56],pmevcnt3_input_sel,Source to be counted in PMU counter 3; see pmevcnt0_input_sel for encodings 8'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[55:48],pmevcnt2_input_sel,Source to be counted in PMU counter 2; see pmevcnt0_input_sel for encodings 8'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[47:40],pmevcnt1_input_sel,Source to be counted in PMU counter 1; see pmevcnt0_input_sel for encodings 8'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[39:32],pmevcnt0_input_sel,"Source to be counted in PMU counter 0: Supports 2 Ports (DT1: P2 and P3, DT2: P4 and P5) when (MXP_NUM_DEV_PORT_PARAM > 2 and MXP_MULTIPLE_DTM_EN_PARAM = 1) 8'h00 Watchpoint 0 8'h01 Watchpoint 1 8'h02 Watchpoint 2 8'h03 Watchpoint 3 8'h04 XP PMU Event 0 8'h05 XP PMU Event 1 8'h06 XP PMU Event 2 8'h07 XP PMU Event 3 8'h10 Port 0 Device 0 PMU Event 0 8'h11 Port 0 Device 0 PMU Event 1 8'h12 Port 0 Device 0 PMU Event 2 8'h13 Port 0 Device 0 PMU Event 3 8'h14 Port 0 Device 1 PMU Event 0 8'h15 Port 0 Device 1 PMU Event 1 8'h16 Port 0 Device 1 PMU Event 2 8'h17 Port 0 Device 1 PMU Event 3 8'h18 Port 0 Device 2 PMU Event 0 8'h19 Port 0 Device 2 PMU Event 1 8'h1A Port 0 Device 2 PMU Event 2 8'h1B Port 0 Device 2 PMU Event 3 8'h1C Port 0 Device 3 PMU Event 0 8'h1D Port 0 Device 3 PMU Event 1 8'h1E Port 0 Device 3 PMU Event 2 8'h1F Port 0 Device 3 PMU Event 3 8'h20 Port 1 Device 0 PMU Event 0 8'h21 Port 1 Device 0 PMU Event 1 8'h22 Port 1 Device 0 PMU Event 2 8'h23 Port 1 Device 0 PMU Event 3 8'h24 Port 1 Device 1 PMU Event 0 8'h25 Port 1 Device 1 PMU Event 1 8'h26 Port 1 Device 1 PMU Event 2 8'h27 Port 1 Device 1 PMU Event 3 8'h28 Port 1 Device 2 PMU Event 0 8'h29 Port 1 Device 2 PMU Event 1 8'h2A Port 1 Device 2 PMU Event 2 8'h2B Port 1 Device 2 PMU Event 3 8'h2C Port 1 Device 3 PMU Event 0 8'h2D Port 1 Device 3 PMU Event 1 8'h2E Port 1 Device 3 PMU Event 2 8'h2F Port 1 Device 3 PMU Event 3 8'b0",RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[31],Reserved,Reserved,RO,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[30:28],pmevcnt3_global_num,Global counter to pair with PMU counter 3; see pmevcnt0_global_num for encodings 3'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[27],Reserved,Reserved,RO,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[26:24],pmevcnt2_global_num,Global counter to pair with PMU counter 2; see pmevcnt0_global_num for encodings 3'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[23],Reserved,Reserved,RO,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[22:20],pmevcnt1_global_num,Global counter to pair with PMU counter 1; see pmevcnt0_global_num for encodings 3'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[19],Reserved,Reserved,RO,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[18:16],pmevcnt0_global_num,Global counter to pair with PMU counter 0 3'b000 Global PMU event counter A 3'b001 Global PMU event counter B 3'b010 Global PMU event counter C 3'b011 Global PMU event counter D 3'b100 Global PMU event counter E 3'b101 Global PMU event counter F 3'b110 Global PMU event counter G 3'b111 Global PMU event counter H 3'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[15:9],Reserved,Reserved,RO,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[8],cntr_rst,Enables clearing of live counters upon assertion of snapshot 1'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[7:4],pmevcnt_paired,PMU local counter paired with global counter 4'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[3],pmevcntall_combined,"Enables combination of all PMU counters (0, 1, 2, 3) NOTE: When set, pmevcnt01_combined and pmevcnt23_combined have no effect. 1'b0",RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[2],pmevcnt23_combined,Enables combination of PMU counters 2 and 3 1'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[1],pmevcnt01_combined,Enables combination of PMU counters 0 and 1 1'b0,RW,-
Table 4-567: por_dtm_pmu_config_dt1-3 attributes,por_dtm_pmu_config_dt1-3,[0],pmu_en,DTM PMU enable NOTE: All other fields in this register are valid only if this bit is set. 1'b0,RW,-
Table 4-568: por_dtm_pmevcnt_dt1-3 attributes,por_dtm_pmevcnt_dt1-3,[63:48],pmevcnt3,PMU event counter 3 16'h0000,RW,-
Table 4-568: por_dtm_pmevcnt_dt1-3 attributes,por_dtm_pmevcnt_dt1-3,[47:32],pmevcnt2,PMU event counter 2 16'h0000,RW,-
Table 4-568: por_dtm_pmevcnt_dt1-3 attributes,por_dtm_pmevcnt_dt1-3,[31:16],pmevcnt1,PMU event counter 1 16'h0000,RW,-
Table 4-568: por_dtm_pmevcnt_dt1-3 attributes,por_dtm_pmevcnt_dt1-3,[15:0],pmevcnt0,PMU event counter 0 16'h0000,RW,-
Table 4-569: por_dtm_pmevcntsr_dt1-3 attributes,por_dtm_pmevcntsr_dt1-3,[63:48],pmevcntsr3,PMU event counter 3 shadow register 16'h0000,RW,-
Table 4-569: por_dtm_pmevcntsr_dt1-3 attributes,por_dtm_pmevcntsr_dt1-3,[47:32],pmevcntsr2,PMU event counter 2 shadow register 16'h0000,RW,-
Table 4-569: por_dtm_pmevcntsr_dt1-3 attributes,por_dtm_pmevcntsr_dt1-3,[31:16],pmevcntsr1,PMU event counter 1 shadow register 16'h0000,RW,-
Table 4-569: por_dtm_pmevcntsr_dt1-3 attributes,por_dtm_pmevcntsr_dt1-3,[15:0],pmevcntsr0,PMU event counter 0 shadow register 16'h0000,RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[63],multi_mesh_chn_sel_reg_#{index}_valid,Indicates that multi mesh CHI VC channel configured for the targets specified in this register. 1'b0,RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[62],Reserved,Reserved,RO,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[61:60],cal_dev_chn_map_sel_#{(4*index)+3},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 2'b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), - CAL2: DEV0,DEV1 are mapped to same channel, 2'b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, - CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 2'b10 Reserved 2'b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, - CAL2: DEV0,DEV1 can be mapped to different channel, - CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel 2'b0",RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[59:49],tgtid_#{(4*index)+3},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target. 11'b0,RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[48],mesh_channel_sel_#{(4*index)+3},"CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected 1'b0",RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[47:46],Reserved,Reserved,RO,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[45:44],cal_dev_chn_map_sel_#{(4*index)+2},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 2'b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), - CAL2: DEV0,DEV1 are mapped to same channel, 2'b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, - CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 2'b10 Reserved 2'b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, - CAL2: DEV0,DEV1 can be mapped to different channel, - CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel 1'b0",RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[43:33],tgtid_#{(4*index)+2},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target. 11'b0,RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[32],mesh_channel_sel_#{(4*index)+2},"CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected 1'b0",RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[31:30],Reserved,Reserved,RO,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[29:28],cal_dev_chn_map_sel_#{(4*index)+1},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 2'b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), - CAL2: DEV0,DEV1 are mapped to same channel, 2'b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, - CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 2'b10 Reserved 2'b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, - CAL2: DEV0,DEV1 can be mapped to different channel, - CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel 2'b0",RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[27:17],tgtid_#{(4*index)+1},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target. 11'b0,RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[16],mesh_channel_sel_#{(4*index)+1},"CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected 1'b0",RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[15:14],Reserved,Reserved,RO,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[13:12],cal_dev_chn_map_sel_#{4*index},"Channel Map select for target devices behind CAL (associated with the corresponding tgtid field): 2'b00 CAL2: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below (applicable for Mesh with > 2 device ports per XP), - CAL2: DEV0,DEV1 are mapped to same channel, 2'b01 CAL4: All devices behind CAL are mapped to same channel in the Multi-Channel Mesh structure as specified below, - CAL4: DEV0,DEV1,DEV2,DEV3 are mapped to same channel, 2'b10 Reserved 2'b11 Each target device behind CAL can be mapped to different channel in the Multi-Channel Mesh structure as specified below, - CAL2: DEV0,DEV1 can be mapped to different channel, - CAL4: DEV0,DEV1,DEV2,DEV3 can be mapped to different channel 2'b0",RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[11:1],tgtid_#{4*index},11-bit Target ID associated with the corresponding channel_sel field. This field is used in the LUP to determine which CHI VC channel the FLIT has to be routed to for this target. 11'b0,RW,-
Table 4-570: por_mxp_multi_mesh_chn_sel_0-15 attributes,por_mxp_multi_mesh_chn_sel_0-15,[0],mesh_channel_sel_#{4*index},"CHI VC channel select: 1 - CHI VC channel 1 is selected, 0 - CHI VC channel 0 is selected 1'b0",RW,-
Table 4-571: por_mxp_multi_mesh_chn_ctrl attributes,por_mxp_multi_mesh_chn_ctrl,[63:1],Reserved,Reserved,RO,-
Table 4-571: por_mxp_multi_mesh_chn_ctrl attributes,por_mxp_multi_mesh_chn_ctrl,[0],multi_mesh_chn_sel_programmed,Indicates that multi CHI VC channel configured for all the targets specified in the channel select registers. 1'b0,RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[63],xy_override_sel_reg_#{index}_valid,Indicates that Source-Target pairs whose X-Y route path can be overriden are configured in this register. 1'b0,RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[62:59],Reserved,Reserved,RO,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[58:48],xy_override_srcid_#{(2*index)+1},11-bit Source ID associated with the XY Override. This field is used in the LUP to determine if XY route for the associated source-target pair needs to be overriden. 11'b0,RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[47],Reserved,Reserved,RO,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[46:36],xy_override_tgtid_#{(2*index)+1},11-bit Target ID associated with the XY Override. This field is used in the LUP to determine if XY route for the associated source-target pair needs to be overriden. 11'b0,RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[35],Reserved,Reserved,RO,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[34],cal_tgt_present_#{(2*index)+1},"CAL TGT Presence Indication for XY Route Override of all devices behind CAL: 1 - CAL4 TGT Present for XY Route Override of all devices behind CAL, 0 - CAL2 TGT or no CAL TGT Present for XY Route Override of all devices behind CAL. 1'b0",RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[33],yx_turn_enable_#{(2*index)+1},"Y-X Turn Enable: 1 - Y-X Turn enabled for associated Source-Target Pair, 0 - Y-X Turn disabled 1'b0",RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[32],xy_override_enable_#{(2*index)+1},"X-Y Route Override Enable: 1 - X-Y Route override enabled for associated Source-Target Pair, 0 - X-Y Route override disabled 1'b0",RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[31:27],Reserved,Reserved,RO,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[26:16],xy_override_srcid_#{2*index},11-bit Source ID associated with the XY Override. This field is used in the LUP to determine if XY route for the associated source-target pair needs to be overriden. 11'b0,RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[15],Reserved,Reserved,RO,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[14:4],xy_override_tgtid_#{2*index},11-bit Target ID associated with the XY Override. This field is used in the LUP to determine if XY route for the associated source-target pair needs to be overriden. 11'b0,RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[3],Reserved,Reserved,RO,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[2],cal_tgt_present_#{2*index},"CAL TGT Presence Indication for XY Route Override of all devices behind CAL: 1 - CAL4 TGT Present for XY Route Override of all devices behind CAL, 0 - CAL2 TGT or no CAL TGT Present for XY Route Override of all devices behind CAL. 1'b0",RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[1],yx_turn_enable_#{2*index},"Y-X Turn Enable: 1 - Y-X Turn enabled for associated Source-Target Pair, 0 - Y-X Turn disabled 1'b0",RW,-
Table 4-572: por_mxp_xy_override_sel_0-7 attributes,por_mxp_xy_override_sel_0-7,[0],xy_override_enable_#{2*index},"X-Y Route Override Enable: 1 - X-Y Route override enabled for associated Source-Target Pair, 0 - X-Y Route override disabled 1'b0",RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[63:59],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[58:56],setaddr_indx_12_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 12 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[55],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[54:52],setaddr_indx_11_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 11 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[51],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[50:48],setaddr_indx_10_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 10 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[47],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[46:44],setaddr_indx_9_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 9 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[43],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[42:40],setaddr_indx_8_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 8 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[39],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[38:36],setaddr_indx_7_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 7 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[35],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[34:32],setaddr_indx_6_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 6 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[31],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[30:28],setaddr_indx_5_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 5 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[27],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[26:24],setaddr_indx_4_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 4 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[23],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[22:20],setaddr_indx_3_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 3 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[19],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[18:16],setaddr_indx_2_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 2 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[15],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[14:12],setaddr_indx_1_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 1 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[11],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[10:8],setaddr_indx_0_shutter_slc_p#{index},Program to specify address bit shuttering for setaddr index 0 from the setaddr_startbit_slc 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[7],setaddr_shutter_mode_en_p#{index},Enables address shuttering mode for SLC as programmed by setaddr_indx_X_shutter registers 1'b0,RW,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[6:4],Reserved,Reserved,RO,-
Table 4-573: por_mxp_p0-5_pa2setaddr_slc attributes,por_mxp_p0-5_pa2setaddr_slc,[3:0],setaddr_startbit_slc_p#{index},SLC: SetAddr starting bit for SLC in HNF connected to port p#{index} 4'b0110 Setaddr starts from PA[6] 4'b0111 Setaddr starts from PA[7] 4'b1000 Setaddr starts from PA[8] 4'b1001 Setaddr starts from PA[9] 4'b1010 Setaddr starts from PA[10] 4'b1011 Setaddr starts from PA[11] 4'b1100 Setaddr starts from PA[12] 4'b0110,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[63:59],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[58:56],setaddr_indx_12_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 12 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[55],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[54:52],setaddr_indx_11_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 11 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[51],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[50:48],setaddr_indx_10_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 10 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[47],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[46:44],setaddr_indx_9_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 9 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[43],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[42:40],setaddr_indx_8_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 8 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[39],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[38:36],setaddr_indx_7_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 7 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[35],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[34:32],setaddr_indx_6_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 6 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[31],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[30:28],setaddr_indx_5_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 5 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[27],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[26:24],setaddr_indx_4_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 4 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[23],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[22:20],setaddr_indx_3_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 3 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[19],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[18:16],setaddr_indx_2_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 2 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[15],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[14:12],setaddr_indx_1_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 1 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[11],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[10:8],setaddr_indx_0_shutter_sf_p#{index},Program to specify address bit shuttering for setaddr index 0 from the setaddr_startbit_sf 3'b000 pass-through 3'b001 shift_1 3'b010 shift_2 3'b011 shift_3 3'b100 shift_4 3'b101 shift_5 3'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[7],setaddr_shutter_mode_sf_en_p#{index},Enables address shuttering mode for SF as programmed by setaddr_indx_X_shutter_sf registers 1'b0,RW,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[6:4],Reserved,Reserved,RO,-
Table 4-574: por_mxp_p0-5_pa2setaddr_sf attributes,por_mxp_p0-5_pa2setaddr_sf,[3:0],setaddr_startbit_sf_p#{index},SF: SetAddr starting bit for SF in HNF connected to port p#{index} 4'b0110 Setaddr starts from PA[6] 4'b0111 Setaddr starts from PA[7] 4'b1000 Setaddr starts from PA[8] 4'b1001 Setaddr starts from PA[9] 4'b1010 Setaddr starts from PA[10] 4'b1011 Setaddr starts from PA[11] 4'b1100 Setaddr starts from PA[12] 4'b0110,RW,-
Table 4-575: por_mxp_p0-5_pa2setaddr_flex_slc attributes,por_mxp_p0-5_pa2setaddr_flex_slc,[63:0],pa2setaddr_flex_p#{index}_slc,FLEXIBLE: PA to SET/TAG ADDR and vice versa conversion config field for HNF connected to port p#{index} 64'b0,RW,-
Table 4-576: por_mxp_p0-5_pa2setaddr_flex_sf attributes,por_mxp_p0-5_pa2setaddr_flex_sf,[63:0],pa2setaddr_flex_p#{index}_sf,FLEXIBLE: PA to SET/TAG ADDR conversion and vice versa config field for HNF connected to port p#{index} 64'b0,RW,-
Table 4-577: por_rnd_node_info attributes,por_rnd_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-577: por_rnd_node_info attributes,por_rnd_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-577: por_rnd_node_info attributes,por_rnd_node_info,[31:16],node_id,Component node ID dependent,RO,Configuration dependent
Table 4-577: por_rnd_node_info attributes,por_rnd_node_info,[15:0],node_type,CMN-700 node type identifier 16'h000D,RO,-
Table 4-578: por_rnd_child_info attributes,por_rnd_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-578: por_rnd_child_info attributes,por_rnd_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-578: por_rnd_child_info attributes,por_rnd_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'h0,RO,-
Table 4-579: por_rnd_secure_register_groups_override attributes,por_rnd_secure_register_groups_override,[63:4],Reserved,Reserved,RO,-
Table 4-579: por_rnd_secure_register_groups_override attributes,por_rnd_secure_register_groups_override,[3],qos_ctrl,Allows Non-secure access to Secure QoS control registers 1'b0,RW,-
Table 4-579: por_rnd_secure_register_groups_override attributes,por_rnd_secure_register_groups_override,[2],mpam_ctrl,Allows Non-secure access to Secure AXI port MPAM override register 1'b0,RW,-
Table 4-579: por_rnd_secure_register_groups_override attributes,por_rnd_secure_register_groups_override,[1],port_ctrl,Allows Non-secure access to Secure AXI port control registers 1'b0,RW,-
Table 4-579: por_rnd_secure_register_groups_override attributes,por_rnd_secure_register_groups_override,[0],cfg_ctl,Allows Non-secure access to Secure configuration control register 1'b0,RW,-
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[63:54],num_atomic_bufs,Number of atomic data buffers dependent,RO,Configuration dependent
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[53:44],a4s_logicalid_base,AXI4Stream interfaces logical ID base dependent,RO,Configuration dependent
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[43:42],a4s_num,Number of AXI4Stream interfaces present dependent,RO,Configuration dependent
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[41],force_rdb_prealloc,Force read data buffer preallocation dependent 1'b1 Yes 1'b0 No,RO,Configuration dependent
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[40],ax_datapoison_en,Data Poison enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[39:30],ax_data_width,AXI interface data width in bits dependent,RO,Configuration dependent
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[29:20],num_rd_bufs,Number of read data buffers dependent,RO,Configuration dependent
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[19:10],num_rd_reqs,Number of outstanding read requests dependent,RO,Configuration dependent
Table 4-580: por_rnd_unit_info attributes,por_rnd_unit_info,[9:0],num_wr_reqs,Number of outstanding write requests dependent,RO,Configuration dependent
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[63:34],Reserved,Reserved,RO,-
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[33],legacy_decoup_rd,"Legacy decoupled read mode, no read burst propagation dependent",RO,Configuration dependent
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[32:23],num_rd_req_max_per_slice,Number of read request entires per slice dependent,RO,Configuration dependent
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[22],ax_mpam_en,MPAM enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[21],ax_loopback_en,LoopBack enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[20:13],pab_logicalid,PUB AUB bridge Logical ID dependent,RO,Configuration dependent
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[12],pab_en,PUB AUB bridge enable dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[11:6],num_prealloc_bufs,Number of Pre-allocated Read Data Buffers dependent,RO,Configuration dependent
Table 4-581: por_rnd_unit_info2 attributes,por_rnd_unit_info2,[5:0],id_width,AXI ID width for ACE-Lite subordinate ports dependent,RO,Configuration dependent
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[63:53],Reserved,Reserved,RO,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[52:50],remote_wrdc_timeout,Configurable write data cancel timeout value for remote traffic. 3'b000 ~2000 cycles 3'b001 ~4000 cycles 3'b010 ~8000 cylces 3'b011 ~16000 cycles (default) 3'b100 ~32000 cycles (all other values rsvd) 3'b011,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[49:47],local_wrdc_timeout,Configurable write data cancel timeout value for local traffic. 3'b000 ~2000 cycles 3'b001 ~4000 cycles 3'b010 ~8000 cylces 3'b011 ~16000 cycles (default) 3'b100 ~32000 cycles (all other values rsvd) 3'b010,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[46:43],chip_id,Configurable ChipID for this RNX instance. Must be correctly set for proper handling of remote traffic to HNI/HNP. Only supports values 0..3. Two MSB's are reserved. 4'b0000,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[42],en_subcacheline_rdonce_conv_to_cxra,"If set, enables the conversion of sub-cacheline RdOnce to RdNoSnp for CXRA targets 1'b0",RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[41:39],Reserved,Reserved,RO,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[38],dis_awid_to_hni_hnp_cxra,"If set, disables compressed AWID to HNI and CXRA, also disables compressed AWID based ordering. Set this bit if uniq-ID write performance is needed. 1'b0",RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[37:28],max_wrt_outstd_chitxn_cnt,Maximum number of outstanding writes allowed on CHI-side dependent,RW,Configuration dependent
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[27:26],Reserved,Reserved,RO,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[25:16],max_rrt_outstd_chitxn_cnt,Maximum number of outstanding reads allowed on CHI-side dependent,RW,Configuration dependent
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[15],Reserved,Reserved,RO,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[14:12],wrt_crdgnt_weight,Determines weight of credit grant allocated to retried writes in presence of pending retried reads 3'b001,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[11],rdata_64byt_nointv_en,Enables no interleaving property on normal memory read data within 64B granule when set 1'b1,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[10:8],rrt_crdgnt_weight,Determines weight of credit grant allocated to retried reads in presence of pending retried writes 3'b100,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[7],dis_tunneled_req_throttling,Disables retry based throttling of tunneled write requests 1'b0,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[6],dis_port_token,"If set, disables per port reservation in the tracker(rd and wr) 1'b1",RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[5],pcie_mstr_present,Indicates PCIe manager is present; must be set if PCIe manager is present upstream of RN-I or RN-D 1'b0,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[4],qpc15_entry_rsv_en,Enables QPC15 entry reservation 1'b1 Reserves tracker entry for QoS15 requests 1'b0 Does not reserve tracker entry for QoS15 requests NOTE: Only valid and applicable when por_rnd_qpc_en is set 1'b0,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[3],force_prealloc_rdb,"When set, all reads from the RN-D are sent with a preallocated read data buffer dependent",RW,Configuration dependent
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[2],dis_wr_stream,Disables streaming of ordered writes when set 1'b0,RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[1],wfc,"When set, enables waiting for completion (COMP) before dispatching dependent transaction (TXN) 1'b0",RW,-
Table 4-582: por_rnd_cfg_ctl attributes,por_rnd_cfg_ctl,[0],qpc_en,"When set, enables QPC-based scheduling using two QoS priority classes (QoS15 and non-QoS15) 1'b1",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[63:40],Reserved,Reserved,RO,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[39],"sys_dis_data_interleaving,","System optimized disable read DATA interleaving for all ports. Disables all read data interleaving, including atomic read data being returned for all AXI ports. Read burst preservation is enabled similar to normal mode, but this requires certain system level restrictions: 1. Cannot set SYS_DIS_DATA_INTERLEAVING for multi-chip systems. Support for remote HN-P is a future feature. 2. When setting SYS_DIS_DATA_INTERLEAVING for an RN-I/RN-D it is required for that RN-I/RN- D to target only one HN-P with read bursts. It is also required for the path to a single remote HN- P, when remote support is available, to only go through a single CCG and for the ccg_rni to also have SYS_DIS_DATA_INTERLEAVING set. 3. The AXI subordinate downstream of HN-P must not interleave read burst data. 4. Must have NUM_RD_REQ_PARAM==NUM_RD_BUF_PARAM and NUM_RD_REQ_PRAM<=256, otherwise this bit has no effect. 5. The sum of the maximum number of beats of a cracked burst per each port must fit wholly within an arslice - breaking this rule will result in a hang. Must comprehend DIS_PORT_TOKEN AND QPC15_ENTRY_RSV settings, which will limit number of available entries 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[38:36],Reserved,Reserved,RO,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[35],dis_readonce_rd_burst,"If set, disables read burst for ReadOnce from AXI. 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[34],dis_hnf_logical_tgt_2hop,"If set, disables tunneling/2hop for case where physical target is pci_cxra and logical target is hnf, otherwise may tunneling/2hop to RA if interleaving granularity settings allow. 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[33],dis_pci_cxra_logical_tgt_2hop,"If set, disables tunneling/2hop for case where physical and logical target is pci_cxra, otherwise tunneling/2hop to RA. 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[32:27],clstr_intlv_mask,"Encoded static mask for max interleave granularity supported. When this setting is less than or equal to rnsam's programmed interleave granularity for a write to pci_cxra, tunneling/2hop flow will be used. 6'b111111 64B 6'b111110 128B 6'b111100 256B 6'b111000 512B 6'b110000 1024B 6'b100000 2048B 6'b000000 4096B Others Reserved 6'b000000",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[26],dis_pcie_to_lcn,"If set, all pcie traffic sent directly to HNF/CCG, bypasses LCN. Only has effect when pcie_mstr_present 1'b1",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[25],dis_ncwr_stream,Disables streaming of ordered non-cacheable writes when set 1'b0,RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[24],dis_be_all_ones_hint,"If set, disables hint to HNF which signals all BE=1's on writes 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[23],dis_subcacheline_rdonce_conv,"If set, disables the conversion of sub-cacheline RdOnce to RdNoSnp across all targets 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[22],dis_hnp_rd_burst,"If set, disables read burst to HNP on CHI request flits . Read burst on CHI is supported only in non-decoupled RDB configuration. 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[21],dis_pci_cxra_rd_burst,"If set, disables read burst to PCI-CXRA on CHI request flits . Read burst on CHI is supported only in non- decoupled RDB configuration. 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[20],dis_hnp_wr_stream,Disables streaming of ordered writes to HNP when set 1'b0,RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[19],dis_size_optimization_for_32B_incr,"If set, disables the size related optimization for a 32B INCR burst (rh-2512). Only applies to writes. 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[18],dis_pcrdgnt_bank_starv_prot,"If set, disables across arslice starvation protection 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[17],dis_ra_2hop_serial_wr_opt,"If set, disables 2 hop indication to ra for serilized writes; will indicate 3 hop 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[16],dis_rdata_bypass,"If set, disables read data bypass path 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[15],dis_rreq_bypass,"If set, disables read request bypass path 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[14],dis_compack_on_writes,"If set, disables comp_ack on streaming writes. WrData is used for ordering writes 1'b1",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[13],dis_data_chunking,"If set, disables the data chunking feature 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[12],dis_tnl_burst_early_dealloc_opt,"If set, disables the optimization related to early deallocation of tunnelled writes for intermediate txns of burst 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[11],never_send_wr_full_op,"If set, RNI will never send WR FULL op. All write ops will be of PTL type 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[10],dis_wr_stream_on_tgttype_mismatch,"If set, serializes first write when moving from one tgttype to another 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[9],en_wrstream_data_dispatch_on_prior_completions,"If set, data dispatch for streaming writes waits for completion of all older writes 1'b0",RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[8],dis_misc_wr_stream,Disables streaming of ordered writes with following attributes when set : Device memory or EWA=0 or Excl=1 1'b0,RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[7],dis_pci_cxra_wr_stream,Disables streaming of ordered writes to PCI-CXRA when set 1'b0,RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[6],dis_hni_wr_stream,Disables streaming of ordered writes to HNI when set 1'b0,RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[5],dis_stash_wr_stream,Disables streaming of ordered WrUniqStash when set 1'b0,RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[4],upstrm_datcheck_en,Upstream supports Datacheck dependent,RW,Configuration dependent
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[3],Reserved,Reserved,RO,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[2],park_port_arb_ptr,Parks the AXI port arbitration pointer for Burst 1'b0,RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[1],ar_byp_en,AR bypass enable; enables bypass path in the AR pipeline 1'b1,RW,-
Table 4-583: por_rnd_aux_ctl attributes,por_rnd_aux_ctl,[0],cg_disable,Disables clock gating when set 1'b0,RW,-
Table 4-584: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[63:31],Reserved,Reserved,RO,-
Table 4-584: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[30],s#{index}_its_mstr_present,Must be set if translation table walk manager present such as TCU or GIC for non-PCIE case. This affects RND AW channel only. 1'b0,RW,-
Table 4-584: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[29],s#{index}_tablewalk_mstr_present,Must be set if translation table walk manager present such as TCU or GIC. This affects RND AR channel only. 1'b0,RW,-
Table 4-584: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[28],s#{index}_sends_ar_unq_id,"If set, indicates AR transactions on Port#{index} are always Unique ID. This bit for a port must be set to 1 to enable Read Burst on the CHI side of RND. 1'b0",RW,-
Table 4-584: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[27],s#{index}_dis_data_interleaving,"If set, disables read DATA interleaving on RDATAS#{index} channel. This applies only to RDATA generated as a response to requests on AR channel . This does not apply to RDATA generated as a response to Atomic request on AW channel. I.e. RDATA of an Atomic op, on AW channel, may interleave with RDATA of an AR channel request 1'b0",RW,-
Table 4-584: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[26:19],s#{index}_wr_token,Port S#{index} reserved token count for AW channel This must be less than the number of Wr requests(RNID_NUM_WR_REQ_PARAM) on AW achnnel 8'b0000_0000,RW,-
Table 4-584: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[18:11],s#{index}_rd_token,Port S#{index} reserved token count for AR channel per slice This should be less than the number of Rd requests(RNID_NUM_RD_REQ_PARAM) per slice on AR achnnel 8'b0000_0000,RW,-
Table 4-584: por_rnd_s0-2_port_control attributes,por_rnd_s0-2_port_control,[10:0],s#{index}_lpid_mask,Port S#{index} LPID mask LPID[0]: Equal to the result of UnaryOR of BitwiseAND of LPID mask and AXID (LPID[0] = |(AXID & mask)); specifies which AXID bit is reflected in the LSB of LPID LPID[2:1]: Equal to port ID[1:0]; the MSB of LPID contains port ID 11'b000_0000_0000,RW,-
Table 4-585: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[63:25],Reserved,Reserved,RO,-
Table 4-585: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[24],s#{index}_mpam_pmg,Port S#{index} MPAM_PMG value 1'b0,RW,-
Table 4-585: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[23:17],Reserved,Reserved,RO,-
Table 4-585: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[16:8],s#{index}_mpam_partid,Port S#{index} MPAM_PARTID value 9'b0,RW,-
Table 4-585: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[7:5],Reserved,Reserved,RO,-
Table 4-585: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[4],s#{index}_mpam_ns,Port S#{index} MPAM_NS value 1'b0,RW,-
Table 4-585: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[3:1],Reserved,Reserved,RO,-
Table 4-585: por_rnd_s0-2_mpam_control attributes,por_rnd_s0-2_mpam_control,[0],s#{index}_mpam_override_en,"Port S#{index} MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Note that when RNID_AXMPAM_EN_PARAM is set to 0, MPAM override value is always used irrespective of this bit value 1'b0",RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[63:24],Reserved,Reserved,RO,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[23:20],s#{index}_ar_qos_override,AR QoS override value for port S#{index} 4'b0000,RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[19:16],s#{index}_aw_qos_override,AW QoS override value for port S#{index} 4'b0000,RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[15:8],Reserved,Reserved,RO,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[7],s#{index}_ar_pqv_mode,Configures the QoS regulator mode for read transactions during period mode 1'b0 Normal mode; QoS value is stable when the manager is idle 1'b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle 1'b0,RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[6],s#{index}_aw_pqv_mode,Configures the QoS regulator mode for write transactions during period mode 1'b0 Normal mode; QoS value is stable when the manager is idle 1'b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle 1'b0,RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[5],s#{index}_ar_reg_mode,Configures the QoS regulator mode for read transactions 1'b0 Latency mode 1'b1 Period mode; used for bandwidth regulation 1'b0,RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[4],s#{index}_aw_reg_mode,Configures the QoS regulator mode for write transactions 1'b0 Latency mode 1'b1 Period mode; used for bandwidth regulation 1'b0,RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[3],s#{index}_ar_qos_override_en,"Enables port S#{index} AR QoS override; when set, allows QoS value on inbound AR transactions to be overridden 1'b0",RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[2],s#{index}_aw_qos_override_en,"Enables port S#{index} AW QoS override; when set, allows QoS value on inbound AW transactions to be overridden 1'b0",RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[1],s#{index}_ar_lat_en,Enables port S#{index} AR QoS regulation when set 1'b0,RW,-
Table 4-586: por_rnd_s0-2_qos_control attributes,por_rnd_s0-2_qos_control,[0],s#{index}_aw_lat_en,Enables port S#{index} AW QoS regulation when set 1'b0,RW,-
Table 4-587: por_rnd_s0-2_qos_lat_tgt attributes,por_rnd_s0-2_qos_lat_tgt,[63:28],Reserved,Reserved,RO,-
Table 4-587: por_rnd_s0-2_qos_lat_tgt attributes,por_rnd_s0-2_qos_lat_tgt,[27:16],s#{index}_ar_lat_tgt,Port S#{index} AR channel target latency; a value of 0 corresponds to no regulation 12'h000,RW,-
Table 4-587: por_rnd_s0-2_qos_lat_tgt attributes,por_rnd_s0-2_qos_lat_tgt,[15:12],Reserved,Reserved,RO,-
Table 4-587: por_rnd_s0-2_qos_lat_tgt attributes,por_rnd_s0-2_qos_lat_tgt,[11:0],s#{index}_aw_lat_tgt,Port S#{index} AW channel target latency; a value of 0 corresponds to no regulation 12'h000,RW,-
Table 4-588: por_rnd_s0-2_qos_lat_scale attributes,por_rnd_s0-2_qos_lat_scale,[63:11],Reserved,Reserved,RO,-
Table 4-588: por_rnd_s0-2_qos_lat_scale attributes,por_rnd_s0-2_qos_lat_scale,[10:8],s#{index}_ar_lat_scale,Port S#{index} AR QoS scale factor 3'b000 2^(-5) 3'b001 2^(-6) 3'b010 2^(-7) 3'b011 2^(-8) 3'b100 2^(-9) 3'b101 2^(-10) 3'b110 2^(-11) 3'b111 2^(-12) 3'h0,RW,-
Table 4-588: por_rnd_s0-2_qos_lat_scale attributes,por_rnd_s0-2_qos_lat_scale,[7:3],Reserved,Reserved,RO,-
Table 4-588: por_rnd_s0-2_qos_lat_scale attributes,por_rnd_s0-2_qos_lat_scale,[2:0],s#{index}_aw_lat_scale,Port S#{index} AW QoS scale factor 3'b000 2^(-5) 3'b001 2^(-6) 3'b010 2^(-7) 3'b011 2^(-8) 3'b100 2^(-9) 3'b101 2^(-10) 3'b110 2^(-11) 3'b111 2^(-12) 3'h0,RW,-
Table 4-589: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[63:28],Reserved,Reserved,RO,-
Table 4-589: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[27:24],s#{index}_ar_lat_max_qos,Port S#{index} AR QoS maximum value 4'h0,RW,-
Table 4-589: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[23:20],Reserved,Reserved,RO,-
Table 4-589: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[19:16],s#{index}_ar_lat_min_qos,Port S#{index} AR QoS minimum value 4'h0,RW,-
Table 4-589: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[15:12],Reserved,Reserved,RO,-
Table 4-589: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[11:8],s#{index}_aw_lat_max_qos,Port S#{index} AW QoS maximum value 4'h0,RW,-
Table 4-589: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[7:4],Reserved,Reserved,RO,-
Table 4-589: por_rnd_s0-2_qos_lat_range attributes,por_rnd_s0-2_qos_lat_range,[3:0],s#{index}_aw_lat_min_qos,Port S#{index} AW QoS minimum value 4'h0,RW,-
Table 4-590: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 4-590: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[29:24],pmu_event3_id,RN-D PMU Event 3 ID; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-590: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 4-590: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[21:16],pmu_event2_id,RN-D PMU Event 2 ID; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-590: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 4-590: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[13:8],pmu_event1_id,RN-D PMU Event 1 ID; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-590: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 4-590: por_rnd_pmu_event_sel attributes,por_rnd_pmu_event_sel,[5:0],pmu_event0_id,RN-D PMU Event 0 ID 6'h00 No event 6'h01 Port S0 RDataBeats 6'h02 Port S1 RDataBeats 6'h03 Port S2 RDataBeats 6'h04 RXDAT flits received 6'h05 TXDAT flits sent 6'h06 Total TXREQ flits sent 6'h07 Retried TXREQ flits sent 6'h08 RRT occupancy count overflow_slice0 6'h09 WRT occupancy count overflow 6'h0A Replayed TXREQ flits 6'h0B WriteCancel sent 6'h0C Port S0 WDataBeats 6'h0D Port S1 WDataBeats 6'h0E Port S2 WDataBeats 6'h0F RRT allocation 6'h10 WRT allocation 6'h11 PADB occupancy count overflow 6'h12 RPDB occupancy count overflow 6'h13 RRT occupancy count overflow_slice1 6'h14 RRT occupancy count overflow_slice2 6'h15 RRT occupancy count overflow_slice3 6'h16 WRT request throttled 6'h17 RNI backpressure CHI LDB full 6'h18 RRT normal rd req occupancy count overflow_slice0 6'h19 RRT normal rd req occupancy count overflow_slice1 6'h1A RRT normal rd req occupancy count overflow_slice2 6'h1B RRT normal rd req occupancy count overflow_slice3 6'h1C RRT PCIe RD burst req occupancy count overflow_slice0 6'h1D RRT PCIe RD burst req occupancy count overflow_slice1 6'h1E RRT PCIe RD burst req occupancy count overflow_slice2 6'h1F RRT PCIe RD burst req occupancy count overflow_slice3 6'h20 RRT PCIe RD burst allocation 6'h21 Compressed AWID ordering 6'h22 Atomic data buffer allocation 6'h23 Atomic data buffer occupancy 6'b0,RW,-
Table 4-591: por_rnd_syscoreq_ctl attributes,por_rnd_syscoreq_ctl,[63:3],Reserved,Reserved,RO,-
Table 4-591: por_rnd_syscoreq_ctl attributes,por_rnd_syscoreq_ctl,[2],s2_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for port S2 1'b0,RW,-
Table 4-591: por_rnd_syscoreq_ctl attributes,por_rnd_syscoreq_ctl,[1],s1_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for port S1 1'b0,RW,-
Table 4-591: por_rnd_syscoreq_ctl attributes,por_rnd_syscoreq_ctl,[0],s0_dvmdomain_req,Controls DVM domain enable (SYSCOREQ) for port S0 1'b0,RW,-
Table 4-592: por_rnd_syscoack_status attributes,por_rnd_syscoack_status,[63:3],Reserved,Reserved,RO,-
Table 4-592: por_rnd_syscoack_status attributes,por_rnd_syscoack_status,[2],s2_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for port S2 1'b0,RO,-
Table 4-592: por_rnd_syscoack_status attributes,por_rnd_syscoack_status,[1],s1_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for port S1 1'b0,RO,-
Table 4-592: por_rnd_syscoack_status attributes,por_rnd_syscoack_status,[0],s0_dvmdomain_ack,Provides DVM domain status (SYSCOACK) for port S0 1'b0,RO,-
Table 4-593: por_rni_node_info attributes,por_rni_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-593: por_rni_node_info attributes,por_rni_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-593: por_rni_node_info attributes,por_rni_node_info,[31:16],node_id,Component node ID dependent,RO,Configuration dependent
Table 4-593: por_rni_node_info attributes,por_rni_node_info,[15:0],node_type,CMN-700 node type identifier 16'h000A,RO,-
Table 4-594: por_rni_child_info attributes,por_rni_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-594: por_rni_child_info attributes,por_rni_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-594: por_rni_child_info attributes,por_rni_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'h0,RO,-
Table 4-595: por_rni_secure_register_groups_override attributes,por_rni_secure_register_groups_override,[63:4],Reserved,Reserved,RO,-
Table 4-595: por_rni_secure_register_groups_override attributes,por_rni_secure_register_groups_override,[3],qos_ctrl,Allows Non-secure access to Secure QoS control registers 1'b0,RW,-
Table 4-595: por_rni_secure_register_groups_override attributes,por_rni_secure_register_groups_override,[2],mpam_ctrl,Allows Non-secure access to Secure AXI port MPAM override register 1'b0,RW,-
Table 4-595: por_rni_secure_register_groups_override attributes,por_rni_secure_register_groups_override,[1],port_ctrl,Allows Non-secure access to Secure AXI port control registers 1'b0,RW,-
Table 4-595: por_rni_secure_register_groups_override attributes,por_rni_secure_register_groups_override,[0],cfg_ctl,Allows Non-secure access to Secure configuration control register 1'b0,RW,-
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[63:54],num_atomic_bufs,Number of atomic data buffers dependent,RO,Configuration dependent
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[53:44],a4s_logicalid_base,AXI4Stream interfaces logical ID base dependent,RO,Configuration dependent
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[43:42],a4s_num,Number of AXI4Stream interfaces present dependent,RO,Configuration dependent
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[41],force_rdb_prealloc,Force read data buffer preallocation dependent 1'b1 Yes 1'b0 No,RO,Configuration dependent
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[40],ax_datapoison_en,Data Poison enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[39:30],ax_data_width,AXI interface data width in bits dependent,RO,Configuration dependent
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[29:20],num_rd_bufs,Number of read data buffers dependent,RO,Configuration dependent
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[19:10],num_rd_reqs,Number of outstanding read requests dependent,RO,Configuration dependent
Table 4-596: por_rni_unit_info attributes,por_rni_unit_info,[9:0],num_wr_reqs,Number of outstanding write requests dependent,RO,Configuration dependent
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[63:34],Reserved,Reserved,RO,-
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[33],legacy_decoup_rd,"Legacy decoupled read mode, no read burst propagation dependent",RO,Configuration dependent
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[32:23],num_rd_req_max_per_slice,Number of read request entires per slice dependent,RO,Configuration dependent
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[22],ax_mpam_en,MPAM enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[21],ax_loopback_en,LoopBack enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[20:13],pab_logicalid,PUB AUB bridge Logical ID dependent,RO,Configuration dependent
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[12],pab_en,PUB AUB bridge enable dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[11:6],num_prealloc_bufs,Number of Pre-allocated Read Data Buffers dependent,RO,Configuration dependent
Table 4-597: por_rni_unit_info2 attributes,por_rni_unit_info2,[5:0],id_width,AXI ID width for ACE-Lite subordinate ports dependent,RO,Configuration dependent
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[63:53],Reserved,Reserved,RO,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[52:50],remote_wrdc_timeout,Configurable write data cancel timeout value for remote traffic. 3'b000 ~2000 cycles 3'b001 ~4000 cycles 3'b010 ~8000 cylces 3'b011 ~16000 cycles (default) 3'b100 ~32000 cycles (all other values rsvd) 3'b011,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[49:47],local_wrdc_timeout,Configurable write data cancel timeout value for local traffic. 3'b000 ~2000 cycles 3'b001 ~4000 cycles 3'b010 ~8000 cylces 3'b011 ~16000 cycles (default) 3'b100 ~32000 cycles (all other values rsvd) 3'b010,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[46:43],chip_id,Configurable ChipID for this RNX instance. Must be correctly set for proper handling of remote traffic to HNI/HNP. Only supports values 0..3. Two MSB's is reserved. 4'b0000,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[42],en_subcacheline_rdonce_conv_to_cxra,"If set, enables the conversion of sub-cacheline RdOnce to RdNoSnp for CXRA targets 1'b0",RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[41:39],Reserved,Reserved,RO,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[38],dis_awid_to_hni_hnp_cxra,"If set, disables compressed AWID to HNI, HNP and CXRA, also disables compressed AWID based ordering. Set this bit if uniq-ID write performance is needed. 1'b0",RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[37:28],max_wrt_outstd_chitxn_cnt,Maximum number of outstanding writes allowed on CHI-side dependent,RW,Configuration dependent
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[27:26],Reserved,Reserved,RO,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[25:16],max_rrt_outstd_chitxn_cnt,Maximum number of outstanding reads allowed on CHI-side dependent,RW,Configuration dependent
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[15],Reserved,Reserved,RO,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[14:12],wrt_crdgnt_weight,Determines weight of credit grant allocated to retried writes in presence of pending retried reads 3'b001,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[11],rdata_64byt_nointv_en,Enables no interleaving property on normal memory read data within 64B granule when set 1'b1,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[10:8],rrt_crdgnt_weight,Determines weight of credit grant allocated to retried reads in presence of pending retried writes 3'b100,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[7],dis_tunneled_req_throttling,Disables retry based throttling of tunneled write requests 1'b0,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[6],dis_port_token,"If set, disables per port reservation in the tracker(rd and wr) 1'b1",RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[5],pcie_mstr_present,Indicates PCIe manager is present; must be set if PCIe manager is present upstream of RN-I or RN-D 1'b0,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[4],qpc15_entry_rsv_en,Enables QPC15 entry reservation 1'b1 Reserves tracker entry for QoS15 requests 1'b0 Does not reserve tracker entry for QoS15 requests NOTE: Only valid and applicable when por_rnd_qpc_en is set 1'b0,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[3],force_prealloc_rdb,"When set, all reads from the RN-I are sent with a preallocated read data buffer dependent",RW,Configuration dependent
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[2],dis_wr_stream,Disables streaming of ordered writes when set 1'b0,RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[1],wfc,"When set, enables waiting for completion (COMP) before dispatching dependent transaction (TXN) 1'b0",RW,-
Table 4-598: por_rni_cfg_ctl attributes,por_rni_cfg_ctl,[0],qpc_en,"When set, enables QPC-based scheduling using two QoS priority classes (QoS15 and non-QoS15) 1'b1",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[63:40],Reserved,Reserved,RO,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[39],"sys_dis_data_interleaving,","System optimized disable read DATA interleaving for all ports. Disables all read data interleaving, including atomic read data being returned for all AXI ports. Read burst preservation is enabled similar to normal mode, but this requires certain system level restrictions: 1. Cannot set SYS_DIS_DATA_INTERLEAVING for multi-chip systems. Support for remote HN-P is a future feature. 2. When setting SYS_DIS_DATA_INTERLEAVING for an RN-I/RN-D it is required for that RN-I/RN- D to target only one HN-P with read bursts. It is also required for the path to a single remote HN- P, when remote support is available, to only go through a single CCG and for the ccg_rni to also have SYS_DIS_DATA_INTERLEAVING set. 3. The AXI subordinate downstream of HN-P must not interleave read burst data. 4. Must have NUM_RD_REQ_PARAM==NUM_RD_BUF_PARAM and NUM_RD_REQ_PRAM<=256, otherwise this bit has no effect. 5. The sum of the maximum number of beats of a cracked burst per each port must fit wholly within an arslice - breaking this rule will result in a hang. Must comprehend DIS_PORT_TOKEN AND QPC15_ENTRY_RSV settings, which will limit number of available entries 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[38:36],Reserved,Reserved,RO,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[35],dis_readonce_rd_burst,"If set, disables read burst for ReadOnce from AXI. 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[34],dis_hnf_logical_tgt_2hop,"If set, disables tunneling/2hop for case where physical target is pci_cxra and logical target is hnf, otherwise may tunneling/2hop to RA if interleaving granularity settings allow. 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[33],dis_pci_cxra_logical_tgt_2hop,"If set, disables tunneling/2hop for case where physical and logical target is pci_cxra, otherwise tunneling/2hop to RA. 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[32:27],clstr_intlv_mask,"Encoded static mask for max interleave granularity supported. When this setting is less than or equal to rnsam's programmed interleave granularity for a write to pci_cxra, tunneling/2hop flow will be used. 6'b111111 64B 6'b111110 128B 6'b111100 256B 6'b111000 512B 6'b110000 1024B 6'b100000 2048B 6'b000000 4096B Others Reserved 6'b000000",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[26],dis_pcie_to_lcn,"If set, all pcie traffic sent directly to HNF/CCG, bypasses LCN. Only has effect when pcie_mstr_present 1'b1",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[25],dis_ncwr_stream,Disables streaming of ordered non-cacheable writes when set 1'b0,RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[24],dis_be_all_ones_hint,"If set, disables hint to HNF which signals all BE=1's on writes 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[23],dis_subcacheline_rdonce_conv,"If set, disables the conversion of sub-cacheline RdOnce to RdNoSnp across all targets 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[22],dis_hnp_rd_burst,"If set, disables read burst to HNP on CHI request flits . Read burst on CHI is supported only in non-decoupled RDB configuration. 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[21],dis_pci_cxra_rd_burst,"If set, disables read burst to PCI-CXRA on CHI request flits . Read burst on CHI is supported only in non- decoupled RDB configuration. 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[20],dis_hnp_wr_stream,Disables streaming of ordered writes to HNP when set 1'b0,RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[19],dis_size_optimization_for_32B_incr,"If set, disables the size related optimization for a 32B INCR burst (rh-2512). Only applies to writes. 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[18],dis_pcrdgnt_bank_starv_prot,"If set, disables across arslice starvation protection 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[17],dis_ra_2hop_serial_wr_opt,"If set, disables 2 hop indication to ra for serilized writes; will indicate 3 hop 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[16],dis_rdata_bypass,"If set, disables read data bypass path 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[15],dis_rreq_bypass,"If set, disables read request bypass path 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[14],dis_compack_on_writes,"If set, disables comp_ack on streaming writes. WrData is used for ordering writes 1'b1",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[13],dis_data_chunking,"If set, disables the data chunking feature 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[12],dis_tnl_burst_early_dealloc_opt,"If set, disables the optimization related to early deallocation of tunnelled writes for intermediate txns of burst 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[11],never_send_wr_full_op,"If set, RNI will never send WR FULL op. All write ops will be of PTL type 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[10],dis_wr_stream_on_tgttype_mismatch,"If set, serializes first write when moving from one tgttype to another 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[9],en_wrstream_data_dispatch_on_prior_completions,"If set, data dispatch for streaming writes waits for completion of all older writes 1'b0",RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[8],dis_misc_wr_stream,Disables streaming of ordered writes with following attributes when set : Device memory or EWA=0 or Excl=1 1'b0,RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[7],dis_pci_cxra_wr_stream,Disables streaming of ordered writes to PCI-CXRA when set 1'b0,RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[6],dis_hni_wr_stream,Disables streaming of ordered writes to HNI when set 1'b0,RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[5],dis_stash_wr_stream,Disables streaming of ordered WrUniqStash when set 1'b0,RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[4],upstrm_datcheck_en,Upstream supports Datacheck dependent,RW,Configuration dependent
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[3],Reserved,Reserved,RO,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[2],park_port_arb_ptr,Parks the AXI port arbitration pointer for Burst 1'b0,RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[1],ar_byp_en,AR bypass enable; enables bypass path in the AR pipeline 1'b1,RW,-
Table 4-599: por_rni_aux_ctl attributes,por_rni_aux_ctl,[0],cg_disable,Disables clock gating when set 1'b0,RW,-
Table 4-600: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[63:31],Reserved,Reserved,RO,-
Table 4-600: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[30],s#{index}_its_mstr_present,Must be set if translation table walk manager present such as TCU or GIC for non-PCIE case. This affects RND AW channel only. 1'b0,RW,-
Table 4-600: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[29],s#{index}_tablewalk_mstr_present,Must be set if translation table walk manager present such as TCU or GIC. This affects RND AR channel only. 1'b0,RW,-
Table 4-600: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[28],s#{index}_sends_ar_unq_id,"If set, indicates AR transactions on Port#{index} are always Unique ID. This bit for a port must be set to 1 to enable Read Burst on the CHI side of RND. 1'b0",RW,-
Table 4-600: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[27],s#{index}_dis_data_interleaving,"If set, disables read DATA interleaving on RDATAS#{index} channel. This applies only to RDATA generated as a response to requests on AR channel . This does not apply to RDATA generated as a response to Atomic request on AW channel. I.e. RDATA of an Atomic op, on AW channel, may interleave with RDATA of an AR channel request 1'b0",RW,-
Table 4-600: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[26:19],s#{index}_wr_token,Port S#{index} reserved token count for AW channel This must be less than the number of Wr requests(RNID_NUM_XRT_REQ) on AW achnnel 8'b0000_0000,RW,-
Table 4-600: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[18:11],s#{index}_rd_token,Port S#{index} reserved token count for AR channel per slice This should be less than the number of Rd requests(RNID_NUM_XRT_SLICE_REQ) per slice on AR achnnel 8'b0000_0000,RW,-
Table 4-600: por_rni_s0-2_port_control attributes,por_rni_s0-2_port_control,[10:0],s#{index}_lpid_mask,Port S#{index} LPID mask LPID[0]: Equal to the result of UnaryOR of BitwiseAND of LPID mask and AXID (LPID[0] = |(AXID & mask)); specifies which AXID bit is reflected in the LSB of LPID LPID[2:1]: Equal to port ID[1:0]; the MSB of LPID contains port ID 11'b000_0000_0000,RW,-
Table 4-601: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[63:25],Reserved,Reserved,RO,-
Table 4-601: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[24],s#{index}_mpam_pmg,Port S#{index} MPAM_PMG value 1'b0,RW,-
Table 4-601: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[23:17],Reserved,Reserved,RO,-
Table 4-601: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[16:8],s#{index}_mpam_partid,Port S#{index} MPAM_PARTID value 9'b0,RW,-
Table 4-601: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[7:5],Reserved,Reserved,RO,-
Table 4-601: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[4],s#{index}_mpam_ns,Port S#{index} MPAM_NS value 1'b0,RW,-
Table 4-601: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[3:1],Reserved,Reserved,RO,-
Table 4-601: por_rni_s0-2_mpam_control attributes,por_rni_s0-2_mpam_control,[0],s#{index}_mpam_override_en,"Port S#{index} MPAM override en When set, MPAM value on CHI side is driven from MPAM override value in this register. Note that when RNID_AXMPAM_EN_PARAM is set to 0, MPAM override value is always used irrespective of this bit value 1'b0",RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[63:24],Reserved,Reserved,RO,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[23:20],s#{index}_ar_qos_override,AR QoS override value for port S#{index} 4'b0000,RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[19:16],s#{index}_aw_qos_override,AW QoS override value for port S#{index} 4'b0000,RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[15:8],Reserved,Reserved,RO,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[7],s#{index}_ar_pqv_mode,Configures the QoS regulator mode for read transactions during period mode 1'b0 Normal mode; QoS value is stable when the manager is idle 1'b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle 1'b0,RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[6],s#{index}_aw_pqv_mode,Configures the QoS regulator mode for write transactions during period mode 1'b0 Normal mode; QoS value is stable when the manager is idle 1'b1 Quiesce high mode; QoS value tends to the maximum value when the manager is idle 1'b0,RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[5],s#{index}_ar_reg_mode,Configures the QoS regulator mode for read transactions 1'b0 Latency mode 1'b1 Period mode; used for bandwidth regulation 1'b0,RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[4],s#{index}_aw_reg_mode,Configures the QoS regulator mode for write transactions 1'b0 Latency mode 1'b1 Period mode; used for bandwidth regulation 1'b0,RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[3],s#{index}_ar_qos_override_en,"Enables port S#{index} AR QoS override; when set, allows QoS value on inbound AR transactions to be overridden 1'b0",RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[2],s#{index}_aw_qos_override_en,"Enables port S#{index} AW QoS override; when set, allows QoS value on inbound AW transactions to be overridden 1'b0",RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[1],s#{index}_ar_lat_en,Enables port S#{index} AR QoS regulation when set 1'b0,RW,-
Table 4-602: por_rni_s0-2_qos_control attributes,por_rni_s0-2_qos_control,[0],s#{index}_aw_lat_en,Enables port S#{index} AW QoS regulation when set 1'b0,RW,-
Table 4-603: por_rni_s0-2_qos_lat_tgt attributes,por_rni_s0-2_qos_lat_tgt,[63:28],Reserved,Reserved,RO,-
Table 4-603: por_rni_s0-2_qos_lat_tgt attributes,por_rni_s0-2_qos_lat_tgt,[27:16],s#{index}_ar_lat_tgt,Port S#{index} AR channel target latency; a value of 0 corresponds to no regulation 12'h000,RW,-
Table 4-603: por_rni_s0-2_qos_lat_tgt attributes,por_rni_s0-2_qos_lat_tgt,[15:12],Reserved,Reserved,RO,-
Table 4-603: por_rni_s0-2_qos_lat_tgt attributes,por_rni_s0-2_qos_lat_tgt,[11:0],s#{index}_aw_lat_tgt,Port S#{index} AW channel target latency; a value of 0 corresponds to no regulation 12'h000,RW,-
Table 4-604: por_rni_s0-2_qos_lat_scale attributes,por_rni_s0-2_qos_lat_scale,[63:11],Reserved,Reserved,RO,-
Table 4-604: por_rni_s0-2_qos_lat_scale attributes,por_rni_s0-2_qos_lat_scale,[10:8],s#{index}_ar_lat_scale,Port S#{index} AR QoS scale factor 3'b000 2^(-5) 3'b001 2^(-6) 3'b010 2^(-7) 3'b011 2^(-8) 3'b100 2^(-9) 3'b101 2^(-10) 3'b110 2^(-11) 3'b111 2^(-12) 3'h0,RW,-
Table 4-604: por_rni_s0-2_qos_lat_scale attributes,por_rni_s0-2_qos_lat_scale,[7:3],Reserved,Reserved,RO,-
Table 4-604: por_rni_s0-2_qos_lat_scale attributes,por_rni_s0-2_qos_lat_scale,[2:0],s#{index}_aw_lat_scale,Port S#{index} AW QoS scale factor 3'b000 2^(-5) 3'b001 2^(-6) 3'b010 2^(-7) 3'b011 2^(-8) 3'b100 2^(-9) 3'b101 2^(-10) 3'b110 2^(-11) 3'b111 2^(-12) 3'h0,RW,-
Table 4-605: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[63:28],Reserved,Reserved,RO,-
Table 4-605: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[27:24],s#{index}_ar_lat_max_qos,Port S#{index} AR QoS maximum value 4'h0,RW,-
Table 4-605: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[23:20],Reserved,Reserved,RO,-
Table 4-605: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[19:16],s#{index}_ar_lat_min_qos,Port S#{index} AR QoS minimum value 4'h0,RW,-
Table 4-605: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[15:12],Reserved,Reserved,RO,-
Table 4-605: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[11:8],s#{index}_aw_lat_max_qos,Port S#{index} AW QoS maximum value 4'h0,RW,-
Table 4-605: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[7:4],Reserved,Reserved,RO,-
Table 4-605: por_rni_s0-2_qos_lat_range attributes,por_rni_s0-2_qos_lat_range,[3:0],s#{index}_aw_lat_min_qos,Port S#{index} AW QoS minimum value 4'h0,RW,-
Table 4-606: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 4-606: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[29:24],pmu_event3_id,RN-I PMU Event 3 ID; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-606: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 4-606: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[21:16],pmu_event2_id,RN-I PMU Event 2 ID; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-606: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 4-606: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[13:8],pmu_event1_id,RN-I PMU Event 1 ID; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-606: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 4-606: por_rni_pmu_event_sel attributes,por_rni_pmu_event_sel,[5:0],pmu_event0_id,RN-I PMU Event 0 ID 6'h00 No event 6'h01 Port S0 RDataBeats 6'h02 Port S1 RDataBeats 6'h03 Port S2 RDataBeats 6'h04 RXDAT flits received 6'h05 TXDAT flits sent 6'h06 Total TXREQ flits sent 6'h07 Retried TXREQ flits sent 6'h08 RRT occupancy count overflow_slice0 6'h09 WRT occupancy count overflow 6'h0A Replayed TXREQ flits 6'h0B WriteCancel sent 6'h0C Port S0 WDataBeats 6'h0D Port S1 WDataBeats 6'h0E Port S2 WDataBeats 6'h0F RRT allocation 6'h10 WRT allocation 6'h11 PADB occupancy count overflow 6'h12 RPDB occupancy count overflow 6'h13 RRT occupancy count overflow_slice1 6'h14 RRT occupancy count overflow_slice2 6'h15 RRT occupancy count overflow_slice3 6'h16 WRT request throttled 6'h17 RNI backpressure CHI LDB full 6'h18 RRT normal rd req occupancy count overflow_slice0 6'h19 RRT normal rd req occupancy count overflow_slice1 6'h1A RRT normal rd req occupancy count overflow_slice2 6'h1B RRT normal rd req occupancy count overflow_slice3 6'h1C RRT PCIe RD burst req occupancy count overflow_slice0 6'h1D RRT PCIe RD burst req occupancy count overflow_slice1 6'h1E RRT PCIe RD burst req occupancy count overflow_slice2 6'h1F RRT PCIe RD burst req occupancy count overflow_slice3 6'h20 RRT PCIe RD burst allocation 6'h21 Compressed AWID ordering 6'h22 Atomic data buffer allocation 6'h23 Atomic data buffer occupancy 6'b0,RW,-
Table 4-607: por_rnsam_node_info attributes,por_rnsam_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-607: por_rnsam_node_info attributes,por_rnsam_node_info,[47:32],logical_id,Component logical ID NOTE: RN SAM logical ID is always set to 16'b0. 16'h0,RO,-
Table 4-607: por_rnsam_node_info attributes,por_rnsam_node_info,[31:16],node_id,Component node ID dependent,RO,Configuration dependent
Table 4-607: por_rnsam_node_info attributes,por_rnsam_node_info,[15:0],node_type,CMN-700 node type identifier 16'h000F,RO,-
Table 4-608: por_rnsam_child_info attributes,por_rnsam_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-608: por_rnsam_child_info attributes,por_rnsam_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-608: por_rnsam_child_info attributes,por_rnsam_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-609: por_rnsam_secure_register_groups_override attributes,por_rnsam_secure_register_groups_override,[63:1],Reserved,Reserved,RO,-
Table 4-609: por_rnsam_secure_register_groups_override attributes,por_rnsam_secure_register_groups_override,[0],mem_range,Allows Non-secure access to Secure mem_ranges registers 1'b0,RW,-
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[63:57],Reserved,Reserved,RO,-
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[56],flexible_targetid_en,flexible target enable to preserve backward compatability dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[55:48],num_qos_regions,Number of QOS regions dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[47:40],Reserved,Reserved,RO,-
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[39:32],num_non_hash_group,Number of non-hashed groups supported dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[31],nonhash_range_comp_en,Define start and end address for each HTG region dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[30],Reserved,Reserved,RO,-
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[29],rnsam_prefetch_en,RNSAM prefetch enabled dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[28],Reserved,Reserved,RO,-
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[27],htg_range_comp_en,Define start and end address for each HTG region dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[26],htg_axid_hash_en,Enable AXID based hashing scheme dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[25],htg_hier_hash_en,Enable Hierarchical hashing scheme dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[24],htg_np2_hash_en,Enable non-power of two hash scheme dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[23:16],num_sys_cache_group,Number of system cache groups supported This register field value has deprecated its reset value is always 0,RO,0
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[15:9],num_htg,Number of Hashed target groups dependent,RO,Configuration dependent
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[8],Reserved,Reserved,RO,-
Table 4-610: por_rnsam_unit_info attributes,por_rnsam_unit_info,[7:0],num_hnf,Number of hashed targets supported dependent,RO,Configuration dependent
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[63:43],Reserved,Reserved,RO,-
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[42:39],rnsam_customs_regs,Number of customer specific registers for customer implemented logic dependent,RO,Configuration dependent
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[38],rnsam_pftgt_default_hashed_group_en,"Enable default hashed group for prefetch transactions. To support backward compatible, set this parameter dependent",RO,Configuration dependent
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[37],Reserved,Reserved,RO,-
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[36:32],rnsam_pftgt_num_htg,Number of prefetch HTG regions supported per System Cache Group by the RNSAM dependent,RO,Configuration dependent
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[31],Reserved,Reserved,RO,-
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[30:24],rnsam_pftgt_num_nonhash,Number of prefetch non-hashed regions supported per System Cache Group by the RNSAM dependent,RO,Configuration dependent
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[23],Reserved,Reserved,RO,-
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[22:18],rnsam_pftgt_num_scg,Number of system cache groups enabled for prefetch targets dependent,RO,Configuration dependent
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[17],Reserved,Reserved,RO,-
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[16:10],rnsam_num_cpa_groups,Number of CPA groups dependent,RO,Configuration dependent
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[9:5],nonhash_rcomp_lsb,NONHASH RCOMP LSB bit position defining minimum region size dependent,RO,Configuration dependent
Table 4-611: por_rnsam_unit_info1 attributes,por_rnsam_unit_info1,[4:0],htg_rcomp_lsb,HTG RCOMP LSB bit position defining minimum region size dependent,RO,Configuration dependent
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[63],Reserved,Reserved,RO,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[62:56],region#{index}_size,"Memory region #{index} size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 7'h0",RW,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[55:52],Reserved,Reserved,RO,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[51:16],region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_NONHASH_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[15:8],Reserved,Reserved,RO,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[7:6],region#{index}_secure,Indicates Secure type 2'b00 Trusted device. 2'b01 Trusted device attached memory range only 2'b10 Untrusted device 2'b11 Reserved 2'b10,RW,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[5],Reserved,Reserved,RO,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[4:2],region#{index}_target_type,Indicates node type 3'b000 HN-F 3'b001 HN-I 3'b010 CXRA 3'b011 HN-P 3'b100 PCI-CXRA 3'b101 HN-S Others Reserved CONSTRAINT: Only applicable for RN-I 3'b000,RW,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[1],Reserved,Reserved,RO,-
Table 4-612: non_hash_mem_region_reg0-63 attributes,non_hash_mem_region_reg0-63,[0],region#{index}_valid,Memory region #{index} valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-613: non_hash_mem_region_cfg2_reg0-63 attributes,non_hash_mem_region_cfg2_reg0-63,[63:52],Reserved,Reserved,RO,-
Table 4-613: non_hash_mem_region_cfg2_reg0-63 attributes,non_hash_mem_region_cfg2_reg0-63,[51:16],nonhash_region#{index}_end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter POR_RNSAM_NONHASH_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-613: non_hash_mem_region_cfg2_reg0-63 attributes,non_hash_mem_region_cfg2_reg0-63,[15:0],Reserved,Reserved,RO,-
Table 4-614: non_hash_tgt_nodeid0-15 attributes,non_hash_tgt_nodeid0-15,[63:47],Reserved,Reserved,RO,-
Table 4-614: non_hash_tgt_nodeid0-15 attributes,non_hash_tgt_nodeid0-15,[46:36],nodeid_#{4*index + 3},Non-hashed target node ID #{4*index + 3} 11'b00000000000,RW,-
Table 4-614: non_hash_tgt_nodeid0-15 attributes,non_hash_tgt_nodeid0-15,[35],Reserved,Reserved,RO,-
Table 4-614: non_hash_tgt_nodeid0-15 attributes,non_hash_tgt_nodeid0-15,[34:24],nodeid_#{4*index + 2},Non-hashed target node ID #{4*index + 2} 11'b00000000000,RW,-
Table 4-614: non_hash_tgt_nodeid0-15 attributes,non_hash_tgt_nodeid0-15,[23],Reserved,Reserved,RO,-
Table 4-614: non_hash_tgt_nodeid0-15 attributes,non_hash_tgt_nodeid0-15,[22:12],nodeid_#{4*index + 1},Non-hashed target node ID #{4*index + 1} 11'b00000000000,RW,-
Table 4-614: non_hash_tgt_nodeid0-15 attributes,non_hash_tgt_nodeid0-15,[11],Reserved,Reserved,RO,-
Table 4-614: non_hash_tgt_nodeid0-15 attributes,non_hash_tgt_nodeid0-15,[10:0],nodeid_#{4*index},Non-hashed target node ID #{4*index} 11'b00000000000,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[63:60],Reserved,Reserved,RO,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[59:55],region9_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[54],region9_pag_en,Enables the CPA mode for non-hashed memory region 9 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[53:49],region8_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[48],region8_pag_en,Enables the CPA mode for non-hashed memory region 8 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[47:43],region7_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[42],region7_pag_en,Enables the CPA mode for non-hashed memory region 7 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[41:37],region6_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[36],region6_pag_en,Enables the CPA mode for non-hashed memory region 6 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[35:31],region5_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[30],region5_pag_en,Enables the CPA mode for non-hashed memory region 5 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[29:25],region4_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[24],region4_pag_en,Enables the CPA mode for non-hashed memory region 4 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[23:19],region3_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[18],region3_pag_en,Enables the CPA mode for non-hashed memory region 3 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[17:13],region2_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[12],region2_pag_en,Enables the CPA mode for non-hashed memory region 2 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[11:7],region1_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[6],region1_pag_en,Enables the CPA mode for non-hashed memory region 1 1'b0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[5:1],region0_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-615: cml_port_aggr_mode_ctrl_reg attributes,cml_port_aggr_mode_ctrl_reg,[0],region0_pag_en,Enables the CPA mode for non-hashed memory region 0 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[63:60],Reserved,Reserved,RO,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[59:55],region#{index*10 + 9}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[54],region#{index*10 + 9}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 9} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[53:49],region#{index*10 + 8}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[48],region#{index*10 + 8}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 8} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[47:43],region#{index*10 + 7}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[42],region#{index*10 + 7}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 7} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[41:37],region#{index*10 + 6}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[36],region#{index*10 + 6}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 6} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[35:31],region#{index*10 + 5}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[30],region#{index*10 + 5}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 5} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[29:25],region#{index*10 + 4}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[24],region#{index*10 + 4}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 4} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[23:19],region#{index*10 + 3}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[18],region#{index*10 + 3}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 3} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[17:13],region#{index*10 + 2}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[12],region#{index*10 + 2}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 2} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[11:7],region#{index*10 + 1}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[6],region#{index*10 + 1}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10 + 1} 1'b0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[5:1],region#{index*10}_pag_grpid,Specifies CCIX port aggregation group ID 5'h0,RW,-
Table 4-616: cml_port_aggr_mode_ctrl_reg1-6 attributes,cml_port_aggr_mode_ctrl_reg1-6,[0],region#{index*10}_pag_en,Enables the CPA mode for non-hashed memory region #{index*10} 1'b0,RW,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[63],Reserved,Reserved,RO,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[62:56],region#{index}_size,"Memory region #{index} size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 7'b0000000",RW,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[55:52],Reserved,Reserved,RO,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[51:16],region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'b00000000000000000000000000",RW,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[15:8],Reserved,Reserved,RO,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[7:6],region#{index}_secure,Indicates Secure type 2'b00 Trusted device. 2'b01 Trusted device attached memory range only 2'b10 Untrusted device 2'b11 Reserved 2'b10,RW,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[5],Reserved,Reserved,RO,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[4:2],region#{index}_target_type,Indicates node type 3'b000 HN-F 3'b001 HN-I 3'b010 CXRA 3'b011 HN-P 3'b100 PCI-CXRA 3'b101 HN-S Others Reserved CONSTRAINT: Only applicable for RN-I 3'b000,RW,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[1],region#{index}_nonhash_reg_en,Enables hashed region #{index} to select non- hashed node 1'b0,RW,-
Table 4-617: sys_cache_grp_region0-3 attributes,sys_cache_grp_region0-3,[0],region#{index}_valid,Memory region #{index} valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[63],Reserved,Reserved,RO,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[62:56],htg_region#{index}_size,"Memory region #{index} size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 7'b0000000",RW,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[55:52],Reserved,Reserved,RO,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[51:16],htg_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[15:8],Reserved,Reserved,RO,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[7:6],htg_region#{index}_secure,Indicates Secure type 2'b00 Trusted device. 2'b01 Trusted device attached memory range only 2'b10 Untrusted device 2'b11 Reserved 2'b10,RW,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[5],Reserved,Reserved,RO,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[4:2],htg_region#{index}_target_type,Indicates node type 3'b000 HN-F 3'b001 HN-I 3'b010 CXRA 3'b011 HN-P 3'b100 PCI-CXRA 3'b101 HN-S Others Reserved CONSTRAINT: Only applicable for RN-I 3'b000,RW,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[1],htg_region#{index}_nonhash_reg_en,Enables hashed region #{index} to select non-hashed node 1'b0,RW,-
Table 4-618: hashed_tgt_grp_cfg1_region4-31 attributes,hashed_tgt_grp_cfg1_region4-31,[0],htg_region#{index}_valid,Memory region #{index} valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-619: hashed_tgt_grp_cfg2_region0-31 attributes,hashed_tgt_grp_cfg2_region0-31,[63:52],Reserved,Reserved,RO,-
Table 4-619: hashed_tgt_grp_cfg2_region0-31 attributes,hashed_tgt_grp_cfg2_region0-31,[51:16],region#{index}_end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-619: hashed_tgt_grp_cfg2_region0-31 attributes,hashed_tgt_grp_cfg2_region0-31,[15:0],Reserved,Reserved,RO,-
Table 4-620: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[63],Reserved,Reserved,RO,-
Table 4-620: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[62:56],region#{index}_scndry_size,"Secondary memory region #{index} size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 5'b00000",RW,-
Table 4-620: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[55:52],Reserved,Reserved,RO,-
Table 4-620: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[51:16],region#{index}_scndry_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-620: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[15:5],Reserved,Reserved,RO,-
Table 4-620: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[4:2],region#{index}_scndry_target_type,Indicates node type 3'b000 HN-F 3'b001 HN-I 3'b010 CXRA 3'b011 HN-P 3'b100 PCI-CXRA 3'b101 HN-S Others Reserved CONSTRAINT: Only applicable for RN-I 3'b000,RW,-
Table 4-620: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[1],Reserved,Reserved,RO,-
Table 4-620: sys_cache_grp_secondary_reg0-3 attributes,sys_cache_grp_secondary_reg0-3,[0],region#{index}_scndry_valid,Secondary memory region #{index} valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[63],Reserved,Reserved,RO,-
Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[62:56],htg_scndry_region#{index}_size,"Secondary memory region #{index} size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 5'b00000",RW,-
Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[55:52],Reserved,Reserved,RO,-
Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[51:16],htg_scndry_region#{index}_base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[15:5],Reserved,Reserved,RO,-
Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[4:2],htg_scndry_region#{index}_target_type,Indicates node type 3'b000 HN-F 3'b001 HN-I 3'b010 CXRA 3'b011 HN-P 3'b100 PCI-CXRA 3'b101 HN-S Others Reserved CONSTRAINT: Only applicable for RN-I 3'b000,RW,-
Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[1],Reserved,Reserved,RO,-
Table 4-621: hashed_target_grp_secondary_cfg1_reg4-31 attributes,hashed_target_grp_secondary_cfg1_reg4-31,[0],htg_scndry_region#{index}_valid,Secondary memory region #{index} valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-622: hashed_target_grp_secondary_cfg2_reg0-31 attributes,hashed_target_grp_secondary_cfg2_reg0-31,[63:52],Reserved,Reserved,RO,-
Table 4-622: hashed_target_grp_secondary_cfg2_reg0-31 attributes,hashed_target_grp_secondary_cfg2_reg0-31,[51:16],htg_scndry_region#{index}_end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter POR_RNSAM_HTG_RCOMP_LSB_PARAM 36'b00000000000000000000000000",RW,-
Table 4-622: hashed_target_grp_secondary_cfg2_reg0-31 attributes,hashed_target_grp_secondary_cfg2_reg0-31,[15:0],Reserved,Reserved,RO,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[63:29],Reserved,Reserved,RO,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[28:25],htg_region#{index}_hier_cluster_mask,Hierarchical hashing: Enable cluster masking to achieve different interleave granularity across clusters. 4'b0000 64 byte interleave granularity across clusters 4'b0110 4096 byte interleave granularity across clusters 4'b1111 Cluster interleaving disabled Others Reserved 4'b1111,RW,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[24],htg_region#{index}_tgtid_sel,"Select the TgtID's from HNF or HNP trgt tables 1'b0 Default, selects from HNF table 1'b1 Selects from HNP table 1'b0",RW,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[23:22],Reserved,Reserved,RO,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[21:16],htg_region#{index}_hier_hash_nodes,"Hierarchical hashing mode, define number of nodes in each cluster 6'h0",RW,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[15:14],Reserved,Reserved,RO,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[13:8],htg_region#{index}_hier_hash_clusters,"Hierarchical hashing mode, define number of clusters groups 6'h0",RW,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[7:6],Reserved,Reserved,RO,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[5:3],htg_region#{index}_hier_enable_address_striping,Hierarchical hashing: configure number of address bits needs to shuttered (removed) at second hierarchy hash (LSB bit is based on cluster mask). 3'b000 No address shuttering 3'b001 One addr bit shuttered (2 clusters) 3'b010 Two addr bit shuttered (4 clusters) 3'b011 Three addr bit shuttered (8 clusters) 3'b100 Four addr bit shuttered (16 clusters) 3'b101 Five addr bit shuttered (32 clusters) Others Reserved 3'b0,RW,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[2],htg_region#{index}_hierarchical_hash_en,Hierarchical Hashing mode enable configure bit 1'b0,RW,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[1],htg_region#{index}_nonpowerof2_hash_en,Non power of two Hashing mode enable cconfigure bit 1'b0,RW,-
Table 4-623: hashed_target_grp_hash_cntl_reg0-31 attributes,hashed_target_grp_hash_cntl_reg0-31,[0],htg_region#{index}_axid_hash_en,AXID based Hashing mode enable configure bit 1'b0,RW,-
Table 4-624: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[63:56],htg7_num_hn,HN count for hashed target group 7 8'h00,RW,-
Table 4-624: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[55:48],htg6_num_hn,HN count for hashed target group 6 8'h00,RW,-
Table 4-624: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[47:40],htg5_num_hn,HN count for hashed target group 5 8'h00,RW,-
Table 4-624: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[39:32],htg4_num_hn,HN count for hashed target group 4 8'h00,RW,-
Table 4-624: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[31:24],scg3_num_hnf,HN count for hashed target group 3 8'h00,RW,-
Table 4-624: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[23:16],scg2_num_hnf,HN count for hashed target group 2 8'h00,RW,-
Table 4-624: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[15:8],scg1_num_hnf,HN count for hashed target group 1 8'h00,RW,-
Table 4-624: sys_cache_group_hn_count attributes,sys_cache_group_hn_count,[7:0],scg0_num_hnf,HN count for hashed target group 0 8'h00,RW,-
Table 4-625: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[63:56],htg#{index*8 + 7}_num_hn,HN count for hashed target group 7 8'h00,RW,-
Table 4-625: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[55:48],htg#{index*8 + 6}_num_hn,HN count for hashed target group 6 8'h00,RW,-
Table 4-625: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[47:40],htg#{index*8 + 5}_num_hn,HN count for hashed target group 5 8'h00,RW,-
Table 4-625: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[39:32],htg#{index*8 + 4}_num_hn,HN count for hashed target group 4 8'h00,RW,-
Table 4-625: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[31:24],htg#{index*8 + 3}_num_hn,HN count for hashed target group 3 8'h00,RW,-
Table 4-625: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[23:16],htg#{index*8 + 2}_num_hn,HN count for hashed target group 2 8'h00,RW,-
Table 4-625: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[15:8],htg#{index*8 + 1}_num_hn,HN count for hashed target group 1 8'h00,RW,-
Table 4-625: hashed_target_group_hn_count_reg1-3 attributes,hashed_target_group_hn_count_reg1-3,[7:0],htg#{index*8}_num_hn,HN count for hashed target group 0 8'h00,RW,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[63:59],Reserved,Reserved,RO,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[58:48],htg5_nodeid,Non-hashed node ID for Hashed target group 5 11'b00000000000,RW,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[47],Reserved,Reserved,RO,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[46:36],htg4_nodeid,Non-hashed node ID for Hashed target group 4 11'b00000000000,RW,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[35],Reserved,Reserved,RO,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[34:24],scg3_nodeid,Non-hashed node ID for Hashed target group 3 11'b00000000000,RW,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[23],Reserved,Reserved,RO,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[22:12],scg2_nodeid,Non-hashed node ID for Hashed target group 2 11'b00000000000,RW,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[11],Reserved,Reserved,RO,-
Table 4-626: sys_cache_grp_nonhash_nodeid attributes,sys_cache_grp_nonhash_nodeid,[10:0],scg1_nodeid,Non-hashed node ID for Hashed target group 1 11'b00000000000,RW,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[63:59],Reserved,Reserved,RO,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[58:48],htg#{index*5 + 5}_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 5} 11'b00000000000,RW,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[47],Reserved,Reserved,RO,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[46:36],htg#{index*5 + 4}_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 4} 11'b00000000000,RW,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[35],Reserved,Reserved,RO,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[34:24],htg#{index*5 + 3}_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 3} 11'b00000000000,RW,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[23],Reserved,Reserved,RO,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[22:12],htg#{index*5 + 2}_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 2} 11'b00000000000,RW,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[11],Reserved,Reserved,RO,-
Table 4-627: hashed_target_grp_nonhash_nodeid_reg1-6 attributes,hashed_target_grp_nonhash_nodeid_reg1-6,[10:0],htg#{index*5 + 1}_nonhash_nodeid,Non-hashed node ID for Hashed target group #{index*5 + 1} 11'b00000000000,RW,-
Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[63:47],Reserved,Reserved,RO,-
Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[46:36],nodeid_#{index*4 + 3},HNF target node ID #{index*4 + 3} 11'b00000000000,RW,-
Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[35],Reserved,Reserved,RO,-
Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[34:24],nodeid_#{index*4 + 2},HNF target node ID #{index*4 + 2} 11'b00000000000,RW,-
Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[23],Reserved,Reserved,RO,-
Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[22:12],nodeid_#{index*4 + 1},HNF target node ID #{index*4 + 1} 11'b00000000000,RW,-
Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[11],Reserved,Reserved,RO,-
Table 4-628: sys_cache_grp_hn_nodeid_reg0-15 attributes,sys_cache_grp_hn_nodeid_reg0-15,[10:0],nodeid_#{index*4},HNF target node ID #{index*4} 11'b00000000000,RW,-
Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[63:47],Reserved,Reserved,RO,-
Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[46:36],nodeid_#{index*4 + 3},HNF target node ID #{index*4 + 3} 11'b00000000000,RW,-
Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[35],Reserved,Reserved,RO,-
Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[34:24],nodeid_#{index*4 + 2},HNF target node ID #{index*4 + 2} 11'b00000000000,RW,-
Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[23],Reserved,Reserved,RO,-
Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[22:12],nodeid_#{index*4 + 1},HNF target node ID #{index*4 + 1} 11'b00000000000,RW,-
Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[11],Reserved,Reserved,RO,-
Table 4-629: hashed_target_grp_hnf_nodeid_reg16-31 attributes,hashed_target_grp_hnf_nodeid_reg16-31,[10:0],nodeid_#{index*4},HNF target node ID #{index*4} 11'b00000000000,RW,-
Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[63:47],Reserved,Reserved,RO,-
Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[46:36],nodeid_#{index*4 + 3},HNP target node ID #{index*4 + 3} 11'b00000000000,RW,-
Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[35],Reserved,Reserved,RO,-
Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[34:24],nodeid_#{index*4 + 2},HNP target node ID #{index*4 + 2} 11'b00000000000,RW,-
Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[23],Reserved,Reserved,RO,-
Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[22:12],nodeid_#{index*4 + 1},HNP target node ID #{index*4 + 1} 11'b00000000000,RW,-
Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[11],Reserved,Reserved,RO,-
Table 4-630: hashed_target_grp_hnp_nodeid_reg0-15 attributes,hashed_target_grp_hnp_nodeid_reg0-15,[10:0],nodeid_#{index*4},HNP target node ID #{index*4} 11'b00000000000,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[63:52],Reserved,Reserved,RO,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[51],scg3_hnf_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 3 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[50],Reserved,Reserved,RO,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[49],scg3_hnf_cal_type,Enables type of HN CAL for HTG 3 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[48],scg3_hnf_cal_mode_en,Enables support for HN CAL for HTG 3 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[47:36],Reserved,Reserved,RO,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[35],scg2_hnf_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 2 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[34],Reserved,Reserved,RO,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[33],scg2_hnf_cal_type,Enables type of HN CAL for HTG 2 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[32],scg2_hnf_cal_mode_en,Enables support for HN CAL for HTG 2 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[31:20],Reserved,Reserved,RO,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[19],scg1_hnf_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 1 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[18],Reserved,Reserved,RO,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[17],scg1_hnf_cal_type,Enables type of HN CAL for HTG 1 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[16],scg1_hnf_cal_mode_en,Enables support for HN CAL for HTG 1 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[15:4],Reserved,Reserved,RO,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[3],scg0_hnf_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 0 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[2],Reserved,Reserved,RO,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[1],scg0_hnf_cal_type,Enables type of HN CAL for HTG 0 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-631: sys_cache_grp_cal_mode_reg attributes,sys_cache_grp_cal_mode_reg,[0],scg0_hnf_cal_mode_en,Enables support for HN CAL for HTG 0 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[63:52],Reserved,Reserved,RO,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[51],htg#{index*4 + 3}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[50],Reserved,Reserved,RO,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[49],htg#{index*4 + 3}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 3} 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[48],htg#{index*4 + 3}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 3} 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[47:36],Reserved,Reserved,RO,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[35],htg#{index*4 + 2}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[34],Reserved,Reserved,RO,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[33],htg#{index*4 + 2}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 2} 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[32],htg#{index*4 + 2}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 2} 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[31:20],Reserved,Reserved,RO,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[19],htg#{index*4 + 1}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[18],Reserved,Reserved,RO,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[17],htg#{index*4 + 1}_hn_cal_type,Enables type of HN CAL for HTG #{index*4 + 1} 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[16],htg#{index*4 + 1}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4 + 1} 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[15:4],Reserved,Reserved,RO,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[3],htg#{index*4}_hn_cal_bit_override,Configuration to choose LSB/MSB bit to override Device ID for HTG #{index*4} 1'b0 Hash MSB bit to override Device ID 1'b1 Hash LSB bit to override Device ID 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[2],Reserved,Reserved,RO,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[1],htg#{index*4}_hn_cal_type,Enables type of HN CAL for HTG #{index*4} 1'b0 CAL2 mode 1'b1 CAL4 mode 1'b0,RW,-
Table 4-632: hashed_target_grp_cal_mode_reg1-7 attributes,hashed_target_grp_cal_mode_reg1-7,[0],htg#{index*4}_hn_cal_mode_en,Enables support for HN CAL for HTG #{index*4} 1'b0,RW,-
Table 4-633: sys_cache_grp_hn_cpa_en_reg attributes,sys_cache_grp_hn_cpa_en_reg,[63:0],hash_cpa_en,Enable CPA for each hashed HNF node ID 64'h0000000000000000,RW,-
Table 4-634: hashed_target_grp_hnf_cpa_en_reg1-1 attributes,hashed_target_grp_hnf_cpa_en_reg1-1,[63:0],htg_hnf_cpa_en#{index},Enable CPA for each hashed HNF node ID 64'h0000000000000000,RW,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[63:61],Reserved,Reserved,RO,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[60:56],htg_cpag_hnf#{index*8 + 7},CPAG associated to the HNF#{index*8 + 7} 5'b0,RW,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[55:53],Reserved,Reserved,RO,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[52:48],htg_cpag_hnf#{index*8 + 6},CPAG associated to the HNF#{index*8 + 6} 5'b0,RW,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[47:45],Reserved,Reserved,RO,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[44:40],htg_cpag_hnf#{index*8 + 5},CPAG associated to the HNF#{index*8 + 5} 5'b0,RW,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[39:37],Reserved,Reserved,RO,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[36:32],htg_cpag_hnf#{index*8 + 4},CPAG associated to the HNF#{index*8 + 4} 5'b0,RW,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[31:29],Reserved,Reserved,RO,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[28:24],htg_cpag_hnf#{index*8 + 3},CPAG associated to the HNF#{index*8 + 3} 5'b0,RW,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[23:21],Reserved,Reserved,RO,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[20:16],htg_cpag_hnf#{index*8 + 2},CPAG associated to the HNF#{index*8 + 2} 5'b0,RW,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[15:13],Reserved,Reserved,RO,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[12:8],htg_cpag_hnf#{index*8 + 1},CPAG associated to the HNF#{index*8 + 1} 5'b0,RW,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[7:5],Reserved,Reserved,RO,-
Table 4-635: hashed_target_grp_cpag_perhnf_reg0-15 attributes,hashed_target_grp_cpag_perhnf_reg0-15,[4:0],htg_cpag_hnf#{index*8 + 0},CPAG associated to the HNF#{index*8 + 0} 5'b0,RW,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[63:54],Reserved,Reserved,RO,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[53],enable_multi_cpa_grp_scg3,Enables multiple CPA groups to be configured to SCG3 1'b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_scg 1'b1 multi_cpag mode: multiple CPA group ID's are configured to SCG3. 1'b0,RW,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[52:48],cpa_grp_scg3,Specifies CCIX port aggregation group ID for Hashed Target Group 3 5'h0,RW,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[47:38],Reserved,Reserved,RO,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[37],enable_multi_cpa_grp_scg2,Enables multiple CPA groups to be configured to SCG2 1'b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_scg 1'b1 multi_cpag mode: multiple CPA group ID's are configured to SCG2. 1'b0,RW,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[36:32],cpa_grp_scg2,Specifies CCIX port aggregation group ID for Hashed target Group 2 5'h0,RW,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[31:22],Reserved,Reserved,RO,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[21],enable_multi_cpa_grp_scg1,Enables multiple CPA groups to be configured to SCG1 1'b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_scg 1'b1 multi_cpag mode: multiple CPA group ID's are configured to SCG1. 1'b0,RW,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[20:16],cpa_grp_scg1,Specifies CCIX port aggregation group ID for Hashed target Group 1 5'h0,RW,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[15:6],Reserved,Reserved,RO,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[5],enable_multi_cpa_grp_scg0,Enables multiple CPA groups to be configured to SCG0 1'b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_scg 1'b1 multi_cpag mode: multiple CPA group ID's are configured to SCG0. 1'b0,RW,-
Table 4-636: sys_cache_grp_hn_cpa_grp_reg attributes,sys_cache_grp_hn_cpa_grp_reg,[4:0],cpa_grp_scg0,Specifies CCIX port aggregation group ID for hashed target Group 0 5'h0,RW,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[63:54],Reserved,Reserved,RO,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[53],enable_multi_cpa_grp_htg#{index*4,Enables multiple CPA groups to be configured to HTG 1'b0,RW,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[52:48],cpa_grp_htg#{index*4 + 3},Specifies CCIX port aggregation group ID for Hashed Target Group #{index*4 + 3} 5'h0,RW,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[47:38],Reserved,Reserved,RO,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[37],enable_multi_cpa_grp_htg#{index*4,Enables multiple CPA groups to be configured to HTG 1'b0,RW,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[36:32],cpa_grp_htg#{index*4 + 2},Specifies CCIX port aggregation group ID for Hashed target Group #{index*4 + 2} 5'h0,RW,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[31:22],Reserved,Reserved,RO,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[21],enable_multi_cpa_grp_htg#{index*4,Enables multiple CPA groups to be configured to HTG 1'b0,RW,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[20:16],cpa_grp_htg#{index*4 + 1},Specifies CCIX port aggregation group ID for Hashed target Group #{index*4 + 1} 5'h0,RW,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[15:6],Reserved,Reserved,RO,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[5],enable_multi_cpa_grp_htg#{index*4},Enables multiple CPA groups to be configured to HTG 1'b0 Default/Legacy mode: single CPA group ID is configured in cpa_grp_htg 1'b1 multi_cpag mode: multiple CPA group ID's are configured to HTG. 1'b0,RW,-
Table 4-637: hashed_target_grp_cpa_grp_reg1-7 attributes,hashed_target_grp_cpa_grp_reg1-7,[4:0],cpa_grp_htg#{index*4},Specifies CCIX port aggregation group ID for hashed target Group #{index*4} 5'h0,RW,-
Table 4-638: hashed_target_grp_hnf_lcn_bound_cfg_reg0-1 attributes,hashed_target_grp_hnf_lcn_bound_cfg_reg0-1,[63:0],lcn_bound_en#{index},Marks the Hashed HNF index as a LCN 64'h0000000000000000,RW,-
Table 4-639: hashed_target_grp_hnf_target_type_override_cfg_reg0-1 attributes,hashed_target_grp_hnf_target_type_override_cfg_reg0-1,[63:0],hnf_target_type_override#{index},Overrides the HNF target type with the CCG 64'h0000000000000000,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[63:62],Reserved,Reserved,RO,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[61:57],htg#{index}_cpag7,cpag id for index7 5'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[56],htg#{index}_cpa_en7,cpa enable for index7 1'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[55:54],Reserved,Reserved,RO,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[53:49],htg#{index}_cpag6,cpag id for index6 5'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[48],htg#{index}_cpa_en6,cpa enable for index6 1'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[47:46],Reserved,Reserved,RO,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[45:41],htg#{index}_cpag5,cpag id for index5 5'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[40],htg#{index}_cpa_en5,cpa enable for index5 1'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[39:38],Reserved,Reserved,RO,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[37:33],htg#{index}_cpag4,cpag id for index4 5'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[32],htg#{index}_cpa_en4,cpa enable for index4 1'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[31:30],Reserved,Reserved,RO,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[29:25],htg#{index}_cpag3,cpag id for index0 5'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[24],htg#{index}_cpa_en3,cpa enable for index3 1'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[23:22],Reserved,Reserved,RO,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[21:17],htg#{index}_cpag2,cpag id for index2 5'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[16],htg#{index}_cpa_en2,cpa enable for index2 1'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[15:14],Reserved,Reserved,RO,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[13:9],htg#{index}_cpag1,cpag id for index1 5'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[8],htg#{index}_cpa_en1,cpa enable for index1 1'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[7:6],Reserved,Reserved,RO,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[5:1],htg#{index}_cpag0,cpag id for index0 5'b0,RW,-
Table 4-640: hashed_target_grp_compact_cpag_ctrl0-31 attributes,hashed_target_grp_compact_cpag_ctrl0-31,[0],htg#{index}_cpa_en0,cpa enable for index0 1'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[63:57],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[56:54],htg#{index}_cpa_hash_index2_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index2. 3'b001 SMP hash index2 + 1. 3'b010 SMP hash index2 + 2. 3'b011 SMP hash index2 + 3. 3'b100 SMP hash index2 + 4. 3'b101 SMP hash index2 + 5 3'b110 SMP hash index2 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[53],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[52:50],htg#{index}_cpa_hash_index1_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index1. 3'b001 SMP hash index1 + 1. 3'b010 SMP hash index1 + 2. 3'b011 SMP hash index1 + 3. 3'b100 SMP hash index1 + 4. 3'b101 SMP hash index1 + 5 3'b110 SMP hash index1 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[49],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[48:46],htg#{index}_cpa_hash_index0_sel,configures the CPAG hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index0. 3'b001 SMP hash index0 + 1. 3'b010 SMP hash index0 + 2. 3'b011 SMP hash index0 + 3. 3'b100 SMP hash index0 + 4. 3'b101 SMP hash index0 + 5 3'b110 SMP hash index0 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[45:37],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[36:34],htg#{index}_hnf_hash_index6_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index6. 3'b001 SMP hash index6 + 1. 3'b010 SMP hash index6 + 2. 3'b011 SMP hash index6 + 3. 3'b100 SMP hash index6 + 4. 3'b101 SMP hash index6 + 5 3'b110 SMP hash index6 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[33],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[32:30],htg#{index}_hnf_hash_index5_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index5. 3'b001 SMP hash index5 + 1. 3'b010 SMP hash index5 + 2. 3'b011 SMP hash index5 + 3. 3'b100 SMP hash index5 + 4. 3'b101 SMP hash index5 + 5 3'b110 SMP hash index5 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[29],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[28:26],htg#{index}_hnf_hash_index4_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index4. 3'b001 SMP hash index4 + 1. 3'b010 SMP hash index4 + 2. 3'b011 SMP hash index4 + 3. 3'b100 SMP hash index4 + 4. 3'b101 SMP hash index4 + 5 3'b110 SMP hash index4 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[25],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[24:22],htg#{index}_hnf_hash_index3_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index3. 3'b001 SMP hash index3 + 1. 3'b010 SMP hash index3 + 2. 3'b011 SMP hash index3 + 3. 3'b100 SMP hash index3 + 4. 3'b101 SMP hash index3 + 5 3'b110 SMP hash index3 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[21],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[20:18],htg#{index}_hnf_hash_index2_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index2. 3'b001 SMP hash index2 + 1. 3'b010 SMP hash index2 + 2. 3'b011 SMP hash index2 + 3. 3'b100 SMP hash index2 + 4. 3'b101 SMP hash index2 + 5 3'b110 SMP hash index2 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[17],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[16:14],htg#{index}_hnf_hash_index1_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index1. 3'b001 SMP hash index1 + 1. 3'b010 SMP hash index1 + 2. 3'b011 SMP hash index1 + 3. 3'b100 SMP hash index1 + 4. 3'b101 SMP hash index1 + 5 3'b110 SMP hash index1 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[13],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[12:10],htg#{index}_hnf_hash_index0_sel,configures the local hnfs hash selection bits from the total hnfs hash across SMP. 3'b000 pass through from the SMP hnf_hash_index0. 3'b001 SMP hash index0 + 1. 3'b010 SMP hash index0 + 2. 3'b011 SMP hash index0 + 3. 3'b100 SMP hash index0 + 4. 3'b101 SMP hash index0 + 5 3'b110 SMP hash index0 + 6 3'b111 Hardcoded value (1'b0) 3'b0,RW,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[9:8],Reserved,Reserved,RO,-
Table 4-641: hashed_target_grp_compact_hash_ctrl0-31 attributes,hashed_target_grp_compact_hash_ctrl0-31,[7:0],htg#{index}_hnf_base_index,base index to the HNF target ID table 8'b0,RW,-
Table 4-642: rnsam_hash_addr_mask_reg attributes,rnsam_hash_addr_mask_reg,[63:52],Reserved,Reserved,RO,-
Table 4-642: rnsam_hash_addr_mask_reg attributes,rnsam_hash_addr_mask_reg,[51:6],addr_mask,Address mask applied before hashing 46'h3FFFFFFFFFFF,RW,-
Table 4-642: rnsam_hash_addr_mask_reg attributes,rnsam_hash_addr_mask_reg,[5:0],Reserved,Reserved,RO,-
Table 4-643: rnsam_hash_axi_id_mask_reg attributes,rnsam_hash_axi_id_mask_reg,[63:34],Reserved,Reserved,RO,-
Table 4-643: rnsam_hash_axi_id_mask_reg attributes,rnsam_hash_axi_id_mask_reg,[33:0],axi_id_mask,AXI_ID mask applied before hashing 34'h3FFFFFFFF,RW,-
Table 4-644: rnsam_region_cmp_addr_mask_reg attributes,rnsam_region_cmp_addr_mask_reg,[63:52],Reserved,Reserved,RO,-
Table 4-644: rnsam_region_cmp_addr_mask_reg attributes,rnsam_region_cmp_addr_mask_reg,[51:16],addr_mask,Address mask applied before memory region compare 36'hFFFFFFFFF,RW,-
Table 4-644: rnsam_region_cmp_addr_mask_reg attributes,rnsam_region_cmp_addr_mask_reg,[15:0],Reserved,Reserved,RO,-
Table 4-645: cml_port_aggr_grp0-31_add_mask attributes,cml_port_aggr_grp0-31_add_mask,[63:52],Reserved,Reserved,RO,-
Table 4-645: cml_port_aggr_grp0-31_add_mask attributes,cml_port_aggr_grp0-31_add_mask,[51:6],addr_mask,Address/AXID mask to be applied before hashing CONSTRAINT: ADDR MASK is 46'h3FFFFFFFFFFF,RW,-
Table 4-645: cml_port_aggr_grp0-31_add_mask attributes,cml_port_aggr_grp0-31_add_mask,[5:0],cpag_reserved,reserved bits 6'h0,RW,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[63:62],Reserved,Reserved,RO,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[61:56],cpag_base_indx#{index*8 + 7},Configures the CPAG base index #{8*index + 7} 6'h3F,RW,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[55:54],Reserved,Reserved,RO,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[53:48],cpag_base_indx#{index*8 + 6},Configures the CPAG base index #{8*index + 6} 6'h3F,RW,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[47:46],Reserved,Reserved,RO,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[45:40],cpag_base_indx#{index*8 + 5},Configures the CPAG base index #{8*index + 5} 6'h3F,RW,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[39:38],Reserved,Reserved,RO,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[37:32],cpag_base_indx#{index*8 + 4},Configures the CPAG base index #{8*index + 4} 6'h3F,RW,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[31:30],Reserved,Reserved,RO,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[29:24],cpag_base_indx#{index*8 + 3},Configures the CPAG base index #{8*index + 3} 6'h3F,RW,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[23:22],Reserved,Reserved,RO,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[21:16],cpag_base_indx#{index*8 + 2},Configures the CPAG base index #{8*index + 2} 6'h3F,RW,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[15:14],Reserved,Reserved,RO,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[13:8],cpag_base_indx#{index*8 + 1},Configures the CPAG base index #{8*index + 1} 6'h3F,RW,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[7:6],Reserved,Reserved,RO,-
Table 4-646: cml_cpag_base_indx_grp0-3 attributes,cml_cpag_base_indx_grp0-3,[5:0],cpag_base_indx#{index*8 + 0},Configures the CPAG base index #{8*index + 0} 6'h3F,RW,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[63:59],Reserved,Reserved,RO,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[58:48],pag_tgtid#{index*5+4},Specifies target ID #{index*5+4} for CPAG 11'b0,RW,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[47],Reserved,Reserved,RO,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[46:36],pag_tgtid#{index*5+3},Specifies target ID #{index*5+3} for CPAG 11'b0,RW,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[35],Reserved,Reserved,RO,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[34:24],pag_tgtid#{index*5+2},Specifies target ID #{index*5+2} for CPAG 11'b0,RW,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[23],Reserved,Reserved,RO,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[22:12],pag_tgtid#{index*5+1},Specifies target ID #{index*5+1} for CPAG 11'b0,RW,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[11],Reserved,Reserved,RO,-
Table 4-647: cml_port_aggr_grp_reg0-12 attributes,cml_port_aggr_grp_reg0-12,[10:0],pag_tgtid#{index*5},Specifies target ID #{index*5} for CPAG 11'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[63:54],Reserved,Reserved,RO,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[53],cpag_port_type4,Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[52],cpag_axid_hash_en4,"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[51],cpag_valid4,"Valid programming for CPAG4, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[50:48],num_cxg_pag4,Specifies the number of CXRAs in CPAG4 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[47:42],Reserved,Reserved,RO,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[41],cpag_port_type3,Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[40],cpag_axid_hash_en3,"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[39],cpag_valid3,"Valid programming for CPAG + 3}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[38:36],num_cxg_pag3,Specifies the number of CXRAs in CPAG3 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[35:30],Reserved,Reserved,RO,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[29],cpag_port_type2,Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[28],cpag_axid_hash_en2,"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[27],cpag_valid2,"Valid programming for CPAG + 2}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[26:24],num_cxg_pag2,Specifies the number of CXRAs in CPAG2 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[23:18],Reserved,Reserved,RO,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[17],cpag_port_type1,Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[16],cpag_axid_hash_en1,"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[15],cpag_valid1,"Valid programming for CPAG + 1}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[14:12],num_cxg_pag1,Specifies the number of CXRAs in CPAG1 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[11:6],Reserved,Reserved,RO,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[5],cpag_port_type0,Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[4],cpag_axid_hash_en0,"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[3],cpag_valid0,"Valid programming for CPAG, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-648: cml_port_aggr_ctrl_reg attributes,cml_port_aggr_ctrl_reg,[2:0],num_cxg_pag0,Specifies the number of CXRAs in CPAG0 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[63:54],Reserved,Reserved,RO,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[53],cpag_port_type#{index*5+4},Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[52],cpag_axid_hash_en#{index*5+4},"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[51],cpag_valid#{index*5+4},"Valid programming for CPAG #{index*5 + 4}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[50:48],num_cxg_pag#{index*5+4},Specifies the number of CXRAs in CPAG #{index*5 + 4} 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[47:42],Reserved,Reserved,RO,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[41],cpag_port_type#{index*5+3},Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[40],cpag_axid_hash_en#{index*5+3},"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[39],cpag_valid#{index*5+3},"Valid programming for CPAG #{index*5 + 3}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[38:36],num_cxg_pag#{index*5+3},Specifies the number of CXRAs in CPAG #{index*5 + 3} 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[35:30],Reserved,Reserved,RO,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[29],cpag_port_type#{index*5+2},Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[28],cpag_axid_hash_en#{index*5+2},"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[27],cpag_valid#{index*5+2},"Valid programming for CPAG #{index*5 + 2}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[26:24],num_cxg_pag#{index*5+2},Specifies the number of CXRAs in CPAG #{index*5 + 2} 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[23:18],Reserved,Reserved,RO,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[17],cpag_port_type#{index*5+1},Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[16],cpag_axid_hash_en#{index*5+1},"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[15],cpag_valid#{index*5+1},"Valid programming for CPAG #{index*5 + 1}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[14:12],num_cxg_pag#{index*5+1},Specifies the number of CXRAs in CPAG #{index*5 + 1} 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[11:6],Reserved,Reserved,RO,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[5],cpag_port_type#{index*5},Specifies the port type 1'b0 CXL port 1'b1 CML SMP port 1'b0,RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[4],cpag_axid_hash_en#{index*5},"Enable AXID based port aggregation, by default address based hashing is enabled 1'b0",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[3],cpag_valid#{index*5},"Valid programming for CPAG #{index*5}, Enabled by default (backward compatible) 1'b1",RW,-
Table 4-649: cml_port_aggr_ctrl_reg1-6 attributes,cml_port_aggr_ctrl_reg1-6,[2:0],num_cxg_pag#{index*5},Specifies the number of CXRAs in CPAG #{index*5} 3'b000 1 port 3'b001 2 ports 3'b010 4 ports 3'b011 8 ports 3'b100 16 ports 3'b101 32 ports 3'b110 3 ports (MOD-3 hash) 3'b111 Reserved 3'b0,RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[63:55],Reserved,Reserved,RO,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[54:52],sn_mode_sys_cache_grp3,"SN selection mode 3'b000 1-SN mode (SN0) 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing Others Reserved 3'b0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[51:49],sn_hash_addr_bits_sel_sys_cache_grp3,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 [16:8] address bits (Default) 3'b001 [17:9] address bits 3'b010 [18:10] address bits 3'b011 [19:11] address bits 3'b100 [20:12] address bits 3'b101 [21:13] address bits Others Reserved 3'h0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[48],inv_top_address_bit_sys_cache_grp3,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[47:39],Reserved,Reserved,RO,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[38:36],sn_mode_sys_cache_grp2,"SN selection mode 3'b000 1-SN mode (SN0) 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing Others Reserved 3'b00",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[35:33],sn_hash_addr_bits_sel_sys_cache_grp2,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 [16:8] address bits (Default) 3'b001 [17:9] address bits 3'b010 [18:10] address bits 3'b011 [19:11] address bits 3'b100 [20:12] address bits 3'b101 [21:13] address bits Others Reserved 3'h0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[32],inv_top_address_bit_sys_cache_grp2,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[31:23],Reserved,Reserved,RO,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[22:20],sn_mode_sys_cache_grp1,"SN selection mode 3'b000 1-SN mode (SN0) 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing Others Reserved 3'b0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[19:17],sn_hash_addr_bits_sel_sys_cache_grp1,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 [16:8] address bits (Default) 3'b001 [17:9] address bits 3'b010 [18:10] address bits 3'b011 [19:11] address bits 3'b100 [20:12] address bits 3'b101 [21:13] address bits Others Reserved 3'h0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[16],inv_top_address_bit_sys_cache_grp1,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[15:7],Reserved,Reserved,RO,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[6:4],sn_mode_sys_cache_grp0,"SN selection mode 3'b000 1-SN mode (SN0) 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing Others Reserved 3'b0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[3:1],sn_hash_addr_bits_sel_sys_cache_grp0,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 [16:8] address bits (Default) 3'b001 [17:9] address bits 3'b010 [18:10] address bits 3'b011 [19:11] address bits 3'b100 [20:12] address bits 3'b101 [21:13] address bits Others Reserved 3'h0",RW,-
Table 4-650: sys_cache_grp_sn_attr attributes,sys_cache_grp_sn_attr,[0],inv_top_address_bit_sys_cache_grp0,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[63:55],Reserved,Reserved,RO,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[54:52],sn_mode_sys_cache_grp7,"SN selection mode 3'b000 1-SN mode (SN0) 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing Others Reserved 3'b0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[51:49],sn_hash_addr_bits_sel_sys_cache_grp7,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 [16:8] address bits (Default) 3'b001 [17:9] address bits 3'b010 [18:10] address bits 3'b011 [19:11] address bits 3'b100 [20:12] address bits 3'b101 [21:13] address bits Others Reserved 3'h0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[48],inv_top_address_bit_sys_cache_grp7,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[47:39],Reserved,Reserved,RO,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[38:36],sn_mode_sys_cache_grp6,"SN selection mode 3'b000 1-SN mode (SN0) 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing Others Reserved 3'b00",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[35:33],sn_hash_addr_bits_sel_sys_cache_grp6,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 [16:8] address bits (Default) 3'b001 [17:9] address bits 3'b010 [18:10] address bits 3'b011 [19:11] address bits 3'b100 [20:12] address bits 3'b101 [21:13] address bits Others Reserved 3'h0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[32],inv_top_address_bit_sys_cache_grp6,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[31:23],Reserved,Reserved,RO,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[22:20],sn_mode_sys_cache_grp5,"SN selection mode 3'b000 1-SN mode (SN0) 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing Others Reserved 3'b0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[19:17],sn_hash_addr_bits_sel_sys_cache_grp5,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 [16:8] address bits (Default) 3'b001 [17:9] address bits 3'b010 [18:10] address bits 3'b011 [19:11] address bits 3'b100 [20:12] address bits 3'b101 [21:13] address bits Others Reserved 3'h0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[16],inv_top_address_bit_sys_cache_grp5,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[15:7],Reserved,Reserved,RO,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[6:4],sn_mode_sys_cache_grp4,"SN selection mode 3'b000 1-SN mode (SN0) 3'b001 3-SN mode (SN0, SN1, SN2) 3'b010 6-SN mode (SN0, SN1, SN2, SN3, SN4, SN5) 3'b011 5-SN mode (SN0, SN1, SN2, SN3, SN4) 3'b100 2-SN mode (SN0, SN1) power of 2 hashing 3'b101 4-SN mode (SN0, SN1, SN2, SN3) power of 2 hashing 3'b110 8-SN mode (SN0, SN1, SN2, SN3, SN4, SN5, SN6, SN7) power of 2 hashing Others Reserved 3'b0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[3:1],sn_hash_addr_bits_sel_sys_cache_grp4,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'b000 [16:8] address bits (Default) 3'b001 [17:9] address bits 3'b010 [18:10] address bits 3'b011 [19:11] address bits 3'b100 [20:12] address bits 3'b101 [21:13] address bits Others Reserved 3'h0",RW,-
Table 4-651: sys_cache_grp_sn_attr1 attributes,sys_cache_grp_sn_attr1,[0],inv_top_address_bit_sys_cache_grp4,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 if 6-SN); only used when the address map does not have unique address bit combinations 1'h0",RW,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[63:46],Reserved,Reserved,RO,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[45:40],scg#{index*2+1}_top_address_bit2,Top address bit 2 for system cache group #{index*2+1} 6'h00,RW,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[39:38],Reserved,Reserved,RO,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[37:32],scg#{index*2+1}_top_address_bit1,Top address bit 1 for system cache group #{index*2+1} 6'h00,RW,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[31:30],Reserved,Reserved,RO,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[29:24],scg#{index*2+1}_top_address_bit0,Top address bit 0 for system cache group #{index*2+1} 6'h00,RW,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[23:22],Reserved,Reserved,RO,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[21:16],scg#{index*2}_top_address_bit2,Top address bit 2 for system cache group #{index*2} 6'h00,RW,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[15:14],Reserved,Reserved,RO,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[13:8],scg#{index*2}_top_address_bit1,Top address bit 1 for system cache group #{index*2} 6'h00,RW,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[7:6],Reserved,Reserved,RO,-
Table 4-652: sys_cache_grp_sn_sam_cfg0-3 attributes,sys_cache_grp_sn_sam_cfg0-3,[5:0],scg#{index*2}_top_address_bit0,Top address bit 0 for system cache group #{index*2} 6'h00,RW,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[63],Reserved,Reserved,RO,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[62:56],size,"Memory region size CONSTRAINT: Memory region must be a power of two, from minimum size supported to maximum memory size (2^address width). 5'b00000",RW,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[55:52],Reserved,Reserved,RO,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[51:16],base_addr,"Bits [51:16] of base address of the range, LSB bit is defined by the parameter POR_HNSAM_RCOMP_LSB_PARAM 36'h0",RW,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[15:8],Reserved,Reserved,RO,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[7:4],qos,Indicates the QoS value to be used for this region 4'b0000,RW,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[3],Reserved,Reserved,RO,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[2],sn_tgtid_override,Override the SN targetId for address contained in the region of this register 1'b0,RW,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[1],qos_override,QoS Memory region allow override 1'b0 Do not override the QoS value from the QoS regulator 1'b1 Override the QoS value with the programmed value in regionX_qos 1'b0,RW,-
Table 4-653: sam_qos_mem_region_reg0-15 attributes,sam_qos_mem_region_reg0-15,[0],valid,QoS Memory region valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-654: sam_qos_mem_region_cfg2_reg0-15 attributes,sam_qos_mem_region_cfg2_reg0-15,[63:52],Reserved,Reserved,RO,-
Table 4-654: sam_qos_mem_region_cfg2_reg0-15 attributes,sam_qos_mem_region_cfg2_reg0-15,[51:16],end_addr,"Bits [51:16] of end address of the range, LSB bit is defined by the parameter 36'h0",RW,-
Table 4-654: sam_qos_mem_region_cfg2_reg0-15 attributes,sam_qos_mem_region_cfg2_reg0-15,[15:0],Reserved,Reserved,RO,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[63],Reserved,Reserved,RO,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[62:56],scg#{index/64}_prefetch_nonhash_reg#{index,Memory region size CONSTRAINT: Memory region must be 5'b00000,RW,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[55:52],Reserved,Reserved,RO,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[51:16],scg#{index/64}_prefetch_nonhash_reg#{index,"Bits [51:16] of base address of the range, LSB bit is defined by 36'h0",RW,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[15:8],Reserved,Reserved,RO,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[7:4],scg#{index/64}_prefetch_nonhash_reg#{index,Indicates the QoS value to be used for this region 4'b0000,RW,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[3:2],Reserved,Reserved,RO,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[1],scg#{index/64}_prefetch_nonhash_reg#{index,Prefetch nonhash allow QOS override 1'b0,RW,-
Table 4-655: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg1_reg0-511%64,[0],scg#{index/64}_prefetch_nonhash_reg#{index,Prefetch Nonhash region valid 1'b0,RW,-
Table 4-656: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64,[63:52],Reserved,Reserved,RO,-
Table 4-656: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64,[51:16],scg#{index/64}_prefetch_nonhash_reg#{index,"Bits [51:16] of end address of the range, LSB bit is defined by the 36'h0",RW,-
Table 4-656: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64,[15:11],Reserved,Reserved,RO,-
Table 4-656: sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64 attributes,sam_scg0-511/64_prefetch_nonhashed_mem_region_cfg2_reg0-511%64,[10:0],scg#{index/64}_prefetch_nonhash_reg#{index,SN TgtID for the non-hashed region 11'h0,RW,-
Table 4-657: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[63],Reserved,Reserved,RO,-
Table 4-657: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[62:56],scg#{index/8}_prefetch_hashed_reg#{index,Memory region size CONSTRAINT: Memory region must be a 5'b00000,RW,-
Table 4-657: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[55:52],Reserved,Reserved,RO,-
Table 4-657: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[51:16],scg#{index/8}_prefetch_hashed_reg#{index,"Bits [51:16] of base address of the range, LSB bit is defined by the 36'h0",RW,-
Table 4-657: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[15:1],Reserved,Reserved,RO,-
Table 4-657: sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg1_reg0-63%8,[0],scg#{index/8}_prefetch_hashed_reg#{index,Prefetch Hashed region valid 1'b0,RW,-
Table 4-658: sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8,[63:52],Reserved,Reserved,RO,-
Table 4-658: sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8,[51:16],scg#{index/8}_prefetch_hashed_reg#{index,"Bits [51:16] of end address of the range, LSB bit is defined by the 36'h0",RW,-
Table 4-658: sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg2_reg0-63%8,[15:0],Reserved,Reserved,RO,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[63:47],Reserved,Reserved,RO,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[46:44],scg#{index/8}_prefetch_hashed_reg#{index,"SN hash address select(Valid for 3SN, 5SN, 6SN) 3'h0",RW,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[43:28],Reserved,Reserved,RO,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[27:25],scg#{index/8}_prefetch_hashed_reg#{index,"SN selection mode 3'b000: Reserved 3'b001: 3-SN mode (SN0, SN1, 3'b0",RW,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[24],scg#{index/8}_prefetch_hashed_reg#{index,"Inverts the top address bit (top_address_bit1 if 3-SN, top_address_bit2 1'h0",RW,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[23:22],Reserved,Reserved,RO,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[21:16],scg#{index/8}_prefetch_hashed_reg#{index,Top address bit 2 6'h00,RW,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[15:14],Reserved,Reserved,RO,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[13:8],scg#{index/8}_prefetch_hashed_reg#{index,Top address bit 1 6'h00,RW,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[7:6],Reserved,Reserved,RO,-
Table 4-659: sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8 attributes,sam_scg0-63/8_prefetch_hashed_region_cfg3_reg0-63%8,[5:0],scg#{index/8}_prefetch_hashed_reg#{index,Top address bit 0 6'h00,RW,-
Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[63:47],Reserved,Reserved,RO,-
Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[46:36],sn_nodeid_#{index*4 + 3},Default Hashed target SN node ID #{index*4 + 3} 11'b00000000000,RW,-
Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[35],Reserved,Reserved,RO,-
Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[34:24],sn_nodeid_#{index*4 + 2},Default Hashed target SN node ID #{index*4 + 2} 11'b00000000000,RW,-
Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[23],Reserved,Reserved,RO,-
Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[22:12],sn_nodeid_#{index*4 + 1},Default Hashed target SN node ID #{index*4 + 1} 11'b00000000000,RW,-
Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[11],Reserved,Reserved,RO,-
Table 4-660: sys_cache_grp_sn_nodeid_reg0-31 attributes,sys_cache_grp_sn_nodeid_reg0-31,[10:0],sn_nodeid_#{index*4},Default Hashed target SN node ID #{index*4} 11'b00000000000,RW,-
Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[63:47],Reserved,Reserved,RO,-
Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[46:36],sn_nodeid_#{index%32 *4 + 3},Hashed target SN node ID #{index%32 * 4 +3} 11'b00000000000,RW,-
Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[35],Reserved,Reserved,RO,-
Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[34:24],sn_nodeid_#{index%32 *4 + 2},Hashed target SN node ID #{index%32 * 4 +2} 11'b00000000000,RW,-
Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[23],Reserved,Reserved,RO,-
Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[22:12],sn_nodeid_#{index%32 *4 + 1},Hashed target SN node ID #{index%32 * 4 +1} 11'b00000000000,RW,-
Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[11],Reserved,Reserved,RO,-
Table 4-661: sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32 attributes,sys_cache_grp_region0-63/32_sn_nodeid_reg0-63%32,[10:0],sn_nodeid_#{index%32 *4},Hashed target SN node ID #{index%32 * 4} 11'b00000000000,RW,-
Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-15,[63:47],Reserved,Reserved,RO,-
Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-15,[46:36],sn_nodeid_#{index*4 + 3},Hashed target SN node ID #{index*4 + 3} 11'b00000000000,RW,-
Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-15,[35],Reserved,Reserved,RO,-
Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-15,[34:24],sn_nodeid_#{index*4 + 2},Hashed target SN node ID #{index*4 + 2} 11'b00000000000,RW,-
Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-15,[23],Reserved,Reserved,RO,-
Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-15,[22:12],sn_nodeid_#{index*4 + 1},Hashed target SN node ID #{index*4 + 1} 11'b00000000000,RW,-
Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-15,[11],Reserved,Reserved,RO,-
Table 4-662: sys_cache_grp_hashed_regions_sn_nodeid_reg0-15 attributes,sys_cache_grp_hashed_regions_sn_nodeid_reg0-15,[10:0],sn_nodeid_#{index*4},Hashed target SN node ID #{index*4} 11'b00000000000,RW,-
Table 4-663: rnsam_status attributes,rnsam_status,[63],Reserved,Reserved,RO,-
Table 4-663: rnsam_status attributes,rnsam_status,[62:60],default_target_type,Indicates node type 3'b000 HN-F 3'b001 HN-I 3'b010 CXRA 3'b011 HN-P 3'b100 PCI-CXRA 3'b101 HN-S Others Reserved CONSTRAINT: Only applicable for RN-I 3'b001,RW,-
Table 4-663: rnsam_status attributes,rnsam_status,[59],Reserved,Reserved,RO,-
Table 4-663: rnsam_status attributes,rnsam_status,[58:48],default_nodeid,Default Node ID dependent,RW,Configuration dependent
Table 4-663: rnsam_status attributes,rnsam_status,[47:19],Reserved,Reserved,RO,-
Table 4-663: rnsam_status attributes,rnsam_status,[18:8],dn_nodeid,DN Node ID for DN operations 11'b0,RW,-
Table 4-663: rnsam_status attributes,rnsam_status,[7:2],Reserved,Reserved,RO,-
Table 4-663: rnsam_status attributes,rnsam_status,[1],nstall_req,Indicates RN SAM is programmed and ready 1'b0 STALL requests 1'b1 UNSTALL requests 1'b0,RW,-
Table 4-663: rnsam_status attributes,rnsam_status,[0],use_default_node,Indicates target ID selection mode 1'b0 Enables RN SAM to hash address bits and generate target ID 1'b1 Uses default target ID 1'b1,RW,-
Table 4-664: gic_mem_region_reg attributes,gic_mem_region_reg,[63],Reserved,Reserved,RO,-
Table 4-664: gic_mem_region_reg attributes,gic_mem_region_reg,[62:52],gic_region_nodeid,GIC node ID 11'b00000000000,RW,-
Table 4-664: gic_mem_region_reg attributes,gic_mem_region_reg,[51:16],gic_region_base_addr,Base address of the GIC memory region CONSTRAINT: Must be an integer multiple of region size 36'h000000000,RW,-
Table 4-664: gic_mem_region_reg attributes,gic_mem_region_reg,[15:7],Reserved,Reserved,RO,-
Table 4-664: gic_mem_region_reg attributes,gic_mem_region_reg,[6:4],gic_region_size,GIC memory region size 3'b000 64KB 3'b001 128KB 3'b010 256KB 3'b011 512KB CONSTRAINT: Memory region must be a power of 2. 3'b000,RW,-
Table 4-664: gic_mem_region_reg attributes,gic_mem_region_reg,[3:2],gic_region_target_type,Indicates node type 2'b00 HN-F 2'b01 HN-I 2'b10 CXRA 2'b11 HN-P CONSTRAINT: Only applicable for RN-I 2'b00,RW,-
Table 4-664: gic_mem_region_reg attributes,gic_mem_region_reg,[1],Reserved,Reserved,RO,-
Table 4-664: gic_mem_region_reg attributes,gic_mem_region_reg,[0],gic_region_valid,Memory region 1 valid 1'b0 not valid 1'b1 valid for memory region comparison 1'b0,RW,-
Table 4-665: sam_generic_regs0-7 attributes,sam_generic_regs0-7,[63:0],generic_regs#{index},Configuration register for the custom logic 64'h0,RW,-
Table 4-666: por_sbsx_node_info attributes,por_sbsx_node_info,[63:48],Reserved,Reserved,RO,-
Table 4-666: por_sbsx_node_info attributes,por_sbsx_node_info,[47:32],logical_id,Component logical ID dependent,RO,Configuration dependent
Table 4-666: por_sbsx_node_info attributes,por_sbsx_node_info,[31:16],node_id,Component node ID dependent,RO,Configuration dependent
Table 4-666: por_sbsx_node_info attributes,por_sbsx_node_info,[15:0],node_type,CMN-700 node type identifier 16'h0007,RO,-
Table 4-667: por_sbsx_child_info attributes,por_sbsx_child_info,[63:32],Reserved,Reserved,RO,-
Table 4-667: por_sbsx_child_info attributes,por_sbsx_child_info,[31:16],child_ptr_offset,Starting register offset which contains pointers to the child nodes 16'h0,RO,-
Table 4-667: por_sbsx_child_info attributes,por_sbsx_child_info,[15:0],child_count,Number of child nodes; used in discovery process 16'b0,RO,-
Table 4-668: por_sbsx_secure_register_groups_override attributes,por_sbsx_secure_register_groups_override,[63:8],Reserved,Reserved,RO,-
Table 4-668: por_sbsx_secure_register_groups_override attributes,por_sbsx_secure_register_groups_override,[7],ras_secure_access_override,Allow Non-secure access to Secure RAS registers 1'b0,RW,-
Table 4-668: por_sbsx_secure_register_groups_override attributes,por_sbsx_secure_register_groups_override,[6:1],Reserved,Reserved,RO,-
Table 4-668: por_sbsx_secure_register_groups_override attributes,por_sbsx_secure_register_groups_override,[0],cfg_ctl,Allows Non-secure access to Secure configuration control register (por_sbsx_cfg_ctl) 1'b0,RW,-
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[63:40],Reserved,Reserved,RO,-
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[39:32],pab_logicalid,PUB AUB bridge Logical ID dependent,RO,Configuration dependent
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[31],pab_en,PUB AUB bridge enable dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[30:23],mtu_num_rd_data_buf,Number of mtu read data buffers in SBSX dependent,RO,Configuration dependent
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[22],ax_cmo_on_aw,Write Channel CMOs enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[21],ax_mpam_en,MPAM enable on ACE-Lite/AXI4 interface dependent 1'b1 Enabled 1'b0 Not enabled,RO,Configuration dependent
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[20:16],num_wr_data_buf,Number of write data buffers in SBSX dependent,RO,Configuration dependent
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[15:8],num_outstanding_reads,Maximum number of outstanding AXI read requests from SBSX dependent,RO,Configuration dependent
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[7:5],Reserved,Reserved,RO,-
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[4],axdata_poison_en,Data poison support on ACE-Lite/AXI4 interface dependent 1'b0 Not supported 1'b1 Supported,RO,Configuration dependent
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[3:1],Reserved,Reserved,RO,-
Table 4-669: por_sbsx_unit_info attributes,por_sbsx_unit_info,[0],axdata_width,Data width on ACE-Lite/AXI4 interface dependent 1'b0 128 bits 1'b1 256 bits,RO,Configuration dependent
Table 4-670: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[63:7],Reserved,Reserved,RO,-
Table 4-670: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[6],force_cacheable_ncpybk_wr_late_comp,Late Comp for Cacheable Non-CopyBack Writes. Overrides EWA 1'b0,RW,-
Table 4-670: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[5],force_ncacheable_ncpybk_wr_late_comp,Late Comp for Non-cacheable Non-CopyBack Writes. Overrides EWA 1'b0,RW,-
Table 4-670: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[4],disable_wr_plus_cmo_prop,Disables Write_plus_CMO propagation on ACE. 1'b0,RW,-
Table 4-670: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[3],disable_cmo_prop,Disables CMO propagation on ACE. 1'b0,RW,-
Table 4-670: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[2],disable_prefetch,Disables Prefetches on AXI. 1'b0,RW,-
Table 4-670: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[1],disable_write_zero,Disables WriteZero Op on AXI. 1'b0,RW,-
Table 4-670: por_sbsx_cfg_ctl attributes,por_sbsx_cfg_ctl,[0],disable_early_cmo_comp,Disables Early Comp for CMOs in SBSX to HNF. 1'b0,RW,-
Table 4-671: por_sbsx_aux_ctl attributes,por_sbsx_aux_ctl,[63:1],Reserved,Reserved,RO,-
Table 4-671: por_sbsx_aux_ctl attributes,por_sbsx_aux_ctl,[0],clkgate_disable,Disables internal clock gating in SBSX bridge 1'b0,RW,-
Table 4-672: por_sbsx_cbusy_limit_ctl attributes,por_sbsx_cbusy_limit_ctl,[63:24],Reserved,Reserved,RO,-
Table 4-672: por_sbsx_cbusy_limit_ctl attributes,por_sbsx_cbusy_limit_ctl,[23:16],sbsx_cbusy_high_limit,ReqTracker limit for CBusy High dependent,RW,Configuration dependent
Table 4-672: por_sbsx_cbusy_limit_ctl attributes,por_sbsx_cbusy_limit_ctl,[15:8],sbsx_cbusy_med_limit,ReqTracker limit for CBusy Med dependent,RW,Configuration dependent
Table 4-672: por_sbsx_cbusy_limit_ctl attributes,por_sbsx_cbusy_limit_ctl,[7:0],sbsx_cbusy_low_limit,ReqTracker limit for CBusy Low dependent,RW,Configuration dependent
Table 4-673: por_sbsx_errfr attributes,por_sbsx_errfr,[63:15],Reserved,Reserved,RO,-
Table 4-673: por_sbsx_errfr attributes,por_sbsx_errfr,[14:12],CEC,Standard corrected error count mechanism 3'b000: Does not implement standardized error counter 3'b000,RO,-
Table 4-673: por_sbsx_errfr attributes,por_sbsx_errfr,[11:10],CFI,Corrected error interrupt 2'b00,RO,-
Table 4-673: por_sbsx_errfr attributes,por_sbsx_errfr,[9:8],Reserved,Reserved,RO,-
Table 4-673: por_sbsx_errfr attributes,por_sbsx_errfr,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-673: por_sbsx_errfr attributes,por_sbsx_errfr,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-673: por_sbsx_errfr attributes,por_sbsx_errfr,[3:2],DE,Deferred errors 2'b00,RO,-
Table 4-673: por_sbsx_errfr attributes,por_sbsx_errfr,[1:0],ED,Error detection 2'b01,RO,-
Table 4-674: por_sbsx_errctlr attributes,por_sbsx_errctlr,[63:9],Reserved,Reserved,RO,-
Table 4-674: por_sbsx_errctlr attributes,por_sbsx_errctlr,[8],CFI,Enables corrected error interrupt as specified in por_sbsx_errfr.CFI 1'b0,RW,-
Table 4-674: por_sbsx_errctlr attributes,por_sbsx_errctlr,[7:4],Reserved,Reserved,RO,-
Table 4-674: por_sbsx_errctlr attributes,por_sbsx_errctlr,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in por_sbsx_errfr.FI 1'b0,RW,-
Table 4-674: por_sbsx_errctlr attributes,por_sbsx_errctlr,[2],UI,Enables uncorrected error interrupt as specified in por_sbsx_errfr.UI 1'b0,RW,-
Table 4-674: por_sbsx_errctlr attributes,por_sbsx_errctlr,[1],DE,Enables error deferment as specified in por_sbsx_errfr.DE 1'b0,RW,-
Table 4-674: por_sbsx_errctlr attributes,por_sbsx_errctlr,[0],ED,Enables error detection as specified in por_sbsx_errfr.ED 1'b0,RW,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[63:32],Reserved,Reserved,RO,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[28],Reserved,Reserved,RO,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[26],MV,"por_sbsx_errmisc valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[25],Reserved,Reserved,RO,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-675: por_sbsx_errstatus attributes,por_sbsx_errstatus,[22:0],Reserved,Reserved,RO,-
Table 4-676: por_sbsx_erraddr attributes,por_sbsx_erraddr,[63],NS,Security status of transaction 1'b0,RW,-
Table 4-676: por_sbsx_erraddr attributes,por_sbsx_erraddr,[62:52],Reserved,Reserved,RO,-
Table 4-676: por_sbsx_erraddr attributes,por_sbsx_erraddr,[51:0],ADDR,Transaction address 52'b0,RW,-
Table 4-677: por_sbsx_errmisc attributes,por_sbsx_errmisc,[63:31],Reserved,Reserved,RO,-
Table 4-677: por_sbsx_errmisc attributes,por_sbsx_errmisc,[30:28],SIZE,Error transaction size 3'b0,RW,-
Table 4-677: por_sbsx_errmisc attributes,por_sbsx_errmisc,[27:24],MEMATTR,Error memory attributes 4'b0,RW,-
Table 4-677: por_sbsx_errmisc attributes,por_sbsx_errmisc,[23:17],Reserved,Reserved,RO,-
Table 4-677: por_sbsx_errmisc attributes,por_sbsx_errmisc,[16],OPTYPE,Error opcode type 1'b1 WR_NO_SNP_PTL (partial) 1'b0 WR_NO_SNP_FULL 1'b0,RW,-
Table 4-677: por_sbsx_errmisc attributes,por_sbsx_errmisc,[15],Reserved,Reserved,RO,-
Table 4-677: por_sbsx_errmisc attributes,por_sbsx_errmisc,[14:4],SRCID,Error source ID 11'b0,RW,-
Table 4-677: por_sbsx_errmisc attributes,por_sbsx_errmisc,[3:0],Reserved,Reserved,RO,-
Table 4-678: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[63:15],Reserved,Reserved,RO,-
Table 4-678: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[14:12],CEC,Standard corrected error count mechanism 3'b000: Does not implement standardized error counter 3'b000,RO,-
Table 4-678: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[11:10],CFI,Corrected error interrupt 2'b00,RO,-
Table 4-678: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[9:8],Reserved,Reserved,RO,-
Table 4-678: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[7:6],FI,Fault handling interrupt 2'b10,RO,-
Table 4-678: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[5:4],UI,Uncorrected error interrupt 2'b10,RO,-
Table 4-678: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[3:2],DE,Deferred errors 2'b00,RO,-
Table 4-678: por_sbsx_errfr_NS attributes,por_sbsx_errfr_NS,[1:0],ED,Error detection 2'b01,RO,-
Table 4-679: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[63:9],Reserved,Reserved,RO,-
Table 4-679: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[8],CFI,Enables corrected error interrupt as specified in por_sbsx_errfr_NS.CFI 1'b0,RW,-
Table 4-679: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[7:4],Reserved,Reserved,RO,-
Table 4-679: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[3],FI,Enables fault handling interrupt for all detected deferred errors as specified in por_sbsx_errfr_NS.FI 1'b0,RW,-
Table 4-679: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[2],UI,Enables uncorrected error interrupt as specified in por_sbsx_errfr_NS.UI 1'b0,RW,-
Table 4-679: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[1],DE,Enables error deferment as specified in por_sbsx_errfr_NS.DE 1'b0,RW,-
Table 4-679: por_sbsx_errctlr_NS attributes,por_sbsx_errctlr_NS,[0],ED,Enables error detection as specified in por_sbsx_errfr_NS.ED 1'b0,RW,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[63:32],Reserved,Reserved,RO,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[31],AV,"Address register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and the 1'b0",W1C,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[30],V,"Register valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and are not 1'b0",W1C,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[29],UE,"Uncorrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the 1'b0",W1C,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[28],Reserved,Reserved,RO,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[27],OF,Overflow; asserted when multiple errors of the highest priority type are detected; write a 1 to clear 1'b0,W1C,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[26],MV,"por_sbsx_errmisc_NS valid; writes to this bit are ignored if any of the UE, DE, or CE bits are set to 1, and 1'b0",W1C,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[25],Reserved,Reserved,RO,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[24],CE,"Corrected errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[23],DE,"Deferred errors; writes to this bit are ignored if the OF bit is set to 1, and is not cleared to 0 in the same 1'b0",W1C,-
Table 4-680: por_sbsx_errstatus_NS attributes,por_sbsx_errstatus_NS,[22:0],Reserved,Reserved,RO,-
Table 4-681: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[63],NS,Security status of transaction 1'b0,RW,-
Table 4-681: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[62:52],Reserved,Reserved,RO,-
Table 4-681: por_sbsx_erraddr_NS attributes,por_sbsx_erraddr_NS,[51:0],ADDR,Transaction address 52'b0,RW,-
Table 4-682: por_sbsx_errmisc_NS attributes,por_sbsx_errmisc_NS,[63:31],Reserved,Reserved,RO,-
Table 4-682: por_sbsx_errmisc_NS attributes,por_sbsx_errmisc_NS,[30:28],SIZE,Error transaction size 3'b0,RW,-
Table 4-682: por_sbsx_errmisc_NS attributes,por_sbsx_errmisc_NS,[27:24],MEMATTR,Error memory attributes 4'b0,RW,-
Table 4-682: por_sbsx_errmisc_NS attributes,por_sbsx_errmisc_NS,[23:17],Reserved,Reserved,RO,-
Table 4-682: por_sbsx_errmisc_NS attributes,por_sbsx_errmisc_NS,[16],OPTYPE,Error opcode type 1'b1 WR_NO_SNP_PTL (partial) 1'b0 WR_NO_SNP_FULL 1'b0,RW,-
Table 4-682: por_sbsx_errmisc_NS attributes,por_sbsx_errmisc_NS,[15],Reserved,Reserved,RO,-
Table 4-682: por_sbsx_errmisc_NS attributes,por_sbsx_errmisc_NS,[14:4],SRCID,Error source ID 11'b0,RW,-
Table 4-682: por_sbsx_errmisc_NS attributes,por_sbsx_errmisc_NS,[3:0],Reserved,Reserved,RO,-
Table 4-683: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[63:30],Reserved,Reserved,RO,-
Table 4-683: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[29:24],pmu_event3_id,SBSX PMU Event 3 select; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-683: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[23:22],Reserved,Reserved,RO,-
Table 4-683: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[21:16],pmu_event2_id,SBSX PMU Event 2 select; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-683: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[15:14],Reserved,Reserved,RO,-
Table 4-683: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[13:8],pmu_event1_id,SBSX PMU Event 1 select; see pmu_event0_id for encodings 6'b0,RW,-
Table 4-683: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[7:6],Reserved,Reserved,RO,-
Table 4-683: por_sbsx_pmu_event_sel attributes,por_sbsx_pmu_event_sel,[5:0],pmu_event0_id,SBSX PMU Event 0 select 6'h00 No event 6'h01 Read request 6'h02 Write request 6'h03 CMO request 6'h04 RETRYACK TXRSP flit sent 6'h05 TXDAT flit seen 6'h06 TXRSP flit seen 6'h11 Read request tracker occupancy count overflow 6'h12 Write request tracker occupancy count overflow 6'h13 CMO request tracker occupancy count overflow 6'h14 WDB occupancy count overflow 6'h15 Read AXI pending tracker occupancy count overflow 6'h16 CMO AXI pending tracker occupancy count overflow 6'h17 RDB occupancy count overflow. (Only when MTU is enabled) 6'h21 ARVALID set without ARREADY 6'h22 AWVALID set without AWREADY 6'h23 WVALID set without WREADY 6'h24 TXDAT stall (TXDAT valid but no link credit available) 6'h25 TXRSP stall (TXRSP valid but no link credit available) NOTE: All other encodings are reserved. 6'b0,RW,-
