--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60458 paths analyzed, 2197 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.353ns.
--------------------------------------------------------------------------------
Slack:                  6.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.302ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     13.302ns (5.779ns logic, 7.523ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  6.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.280ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.AX      net (fanout=2)        0.452   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     13.280ns (5.779ns logic, 7.501ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  7.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_2 (FF)
  Destination:          states/M_states_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.872ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_2 to states/M_states_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.CQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_2
    SLICE_X17Y46.A2      net (fanout=17)       2.025   M_states_scoreP4[2]
    SLICE_X17Y46.A       Tilo                  0.259   M_states_scoreP3[2]
                                                       states/Mmux_M_my_get_winner_score_23_SW1
    SLICE_X14Y47.B3      net (fanout=1)        0.973   states/N56
    SLICE_X14Y47.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X14Y47.C3      net (fanout=5)        0.680   states/M_my_get_winner_score_2[2]
    SLICE_X14Y47.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y12.B2       net (fanout=3)        0.809   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.872ns (5.731ns logic, 7.141ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  7.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.852ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.323 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X8Y44.C4       net (fanout=9)        1.025   states/n0024[0]
    SLICE_X8Y44.C        Tilo                  0.255   states/M_states_q_FSM_FFd3
                                                       states/M_states_q_FSM_FFd3-In4
    SLICE_X8Y44.D5       net (fanout=1)        0.239   states/M_states_q_FSM_FFd3-In4
    SLICE_X8Y44.D        Tilo                  0.254   states/M_states_q_FSM_FFd3
                                                       states/M_states_q_FSM_FFd3-In10
    SLICE_X11Y45.BX      net (fanout=2)        0.949   states/M_states_q_FSM_FFd3-In
    SLICE_X11Y45.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd3_2
                                                       states/M_states_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     12.852ns (5.770ns logic, 7.082ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  7.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_2 (FF)
  Destination:          states/M_states_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.850ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_2 to states/M_states_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.CQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_2
    SLICE_X17Y46.A2      net (fanout=17)       2.025   M_states_scoreP4[2]
    SLICE_X17Y46.A       Tilo                  0.259   M_states_scoreP3[2]
                                                       states/Mmux_M_my_get_winner_score_23_SW1
    SLICE_X14Y47.B3      net (fanout=1)        0.973   states/N56
    SLICE_X14Y47.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X14Y47.C3      net (fanout=5)        0.680   states/M_my_get_winner_score_2[2]
    SLICE_X14Y47.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y12.B2       net (fanout=3)        0.809   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.AX      net (fanout=2)        0.452   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.850ns (5.731ns logic, 7.119ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  7.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.828ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.CLK     Tas                   0.373   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
                                                       states/M_states_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     12.828ns (5.779ns logic, 7.049ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  7.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/my_get_winner/M_highest_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.769ns (Levels of Logic = 6)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/my_get_winner/M_highest_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X13Y48.A6      net (fanout=9)        1.330   states/n0024[0]
    SLICE_X13Y48.A       Tilo                  0.259   states/my_get_winner/M_highest_q[2]
                                                       states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X14Y49.B3      net (fanout=5)        0.815   states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X14Y49.CLK     Tas                   0.349   states/my_get_winner/M_highest_q[4]
                                                       states/my_get_winner/M_highest_q_4_dpot1
                                                       states/my_get_winner/M_highest_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.769ns (5.755ns logic, 7.014ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  7.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/my_get_winner/M_highest_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.654ns (Levels of Logic = 6)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/my_get_winner/M_highest_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X13Y48.A6      net (fanout=9)        1.330   states/n0024[0]
    SLICE_X13Y48.A       Tilo                  0.259   states/my_get_winner/M_highest_q[2]
                                                       states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X14Y49.A4      net (fanout=5)        0.700   states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X14Y49.CLK     Tas                   0.349   states/my_get_winner/M_highest_q[4]
                                                       states/my_get_winner/M_highest_q_3_dpot1
                                                       states/my_get_winner/M_highest_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.654ns (5.755ns logic, 6.899ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack:                  7.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.576ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.323 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X8Y44.C4       net (fanout=9)        1.025   states/n0024[0]
    SLICE_X8Y44.C        Tilo                  0.255   states/M_states_q_FSM_FFd3
                                                       states/M_states_q_FSM_FFd3-In4
    SLICE_X8Y44.D5       net (fanout=1)        0.239   states/M_states_q_FSM_FFd3-In4
    SLICE_X8Y44.D        Tilo                  0.254   states/M_states_q_FSM_FFd3
                                                       states/M_states_q_FSM_FFd3-In10
    SLICE_X11Y45.AX      net (fanout=2)        0.673   states/M_states_q_FSM_FFd3-In
    SLICE_X11Y45.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd3_2
                                                       states/M_states_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                     12.576ns (5.770ns logic, 6.806ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  7.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.555ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X11Y44.D3      net (fanout=9)        1.290   states/n0024[0]
    SLICE_X11Y44.D       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In8
    SLICE_X11Y44.C6      net (fanout=1)        0.143   states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.555ns (5.779ns logic, 6.776ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  7.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.533ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X11Y44.D3      net (fanout=9)        1.290   states/n0024[0]
    SLICE_X11Y44.D       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In8
    SLICE_X11Y44.C6      net (fanout=1)        0.143   states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.AX      net (fanout=2)        0.452   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.533ns (5.779ns logic, 6.754ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  7.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/my_get_winner/M_highest_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.527ns (Levels of Logic = 6)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/my_get_winner/M_highest_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X13Y48.A6      net (fanout=9)        1.330   states/n0024[0]
    SLICE_X13Y48.A       Tilo                  0.259   states/my_get_winner/M_highest_q[2]
                                                       states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X13Y48.C2      net (fanout=5)        0.549   states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X13Y48.CLK     Tas                   0.373   states/my_get_winner/M_highest_q[2]
                                                       states/my_get_winner/M_highest_q_1_dpot1
                                                       states/my_get_winner/M_highest_q_1
    -------------------------------------------------  ---------------------------
    Total                                     12.527ns (5.779ns logic, 6.748ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  7.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.496ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X11Y46.A2      net (fanout=9)        1.405   states/n0024[0]
    SLICE_X11Y46.A       Tilo                  0.259   states/M_states_q_FSM_FFd2_2
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X8Y44.BX       net (fanout=2)        0.731   states/M_states_q_FSM_FFd2-In
    SLICE_X8Y44.CLK      Tdick                 0.085   states/M_states_q_FSM_FFd3
                                                       states/M_states_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     12.496ns (5.491ns logic, 7.005ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  7.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_2 (FF)
  Destination:          states/M_states_q_FSM_FFd3_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.422ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.323 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_2 to states/M_states_q_FSM_FFd3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.CQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_2
    SLICE_X17Y46.A2      net (fanout=17)       2.025   M_states_scoreP4[2]
    SLICE_X17Y46.A       Tilo                  0.259   M_states_scoreP3[2]
                                                       states/Mmux_M_my_get_winner_score_23_SW1
    SLICE_X14Y47.B3      net (fanout=1)        0.973   states/N56
    SLICE_X14Y47.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X14Y47.C3      net (fanout=5)        0.680   states/M_my_get_winner_score_2[2]
    SLICE_X14Y47.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y12.B2       net (fanout=3)        0.809   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X8Y44.C4       net (fanout=9)        1.025   states/n0024[0]
    SLICE_X8Y44.C        Tilo                  0.255   states/M_states_q_FSM_FFd3
                                                       states/M_states_q_FSM_FFd3-In4
    SLICE_X8Y44.D5       net (fanout=1)        0.239   states/M_states_q_FSM_FFd3-In4
    SLICE_X8Y44.D        Tilo                  0.254   states/M_states_q_FSM_FFd3
                                                       states/M_states_q_FSM_FFd3-In10
    SLICE_X11Y45.BX      net (fanout=2)        0.949   states/M_states_q_FSM_FFd3-In
    SLICE_X11Y45.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd3_2
                                                       states/M_states_q_FSM_FFd3_2
    -------------------------------------------------  ---------------------------
    Total                                     12.422ns (5.722ns logic, 6.700ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  7.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_2 (FF)
  Destination:          states/M_states_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.398ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_2 to states/M_states_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.CQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_2
    SLICE_X17Y46.A2      net (fanout=17)       2.025   M_states_scoreP4[2]
    SLICE_X17Y46.A       Tilo                  0.259   M_states_scoreP3[2]
                                                       states/Mmux_M_my_get_winner_score_23_SW1
    SLICE_X14Y47.B3      net (fanout=1)        0.973   states/N56
    SLICE_X14Y47.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X14Y47.C3      net (fanout=5)        0.680   states/M_my_get_winner_score_2[2]
    SLICE_X14Y47.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y12.B2       net (fanout=3)        0.809   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.CLK     Tas                   0.373   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
                                                       states/M_states_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                     12.398ns (5.731ns logic, 6.667ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  7.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/my_get_winner/M_highest_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.388ns (Levels of Logic = 6)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/my_get_winner/M_highest_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X13Y48.A6      net (fanout=9)        1.330   states/n0024[0]
    SLICE_X13Y48.A       Tilo                  0.259   states/my_get_winner/M_highest_q[2]
                                                       states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X13Y48.D3      net (fanout=5)        0.410   states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X13Y48.CLK     Tas                   0.373   states/my_get_winner/M_highest_q[2]
                                                       states/my_get_winner/M_highest_q_2_dpot1
                                                       states/my_get_winner/M_highest_q_2
    -------------------------------------------------  ---------------------------
    Total                                     12.388ns (5.779ns logic, 6.609ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  7.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd4_1 (FF)
  Destination:          states/M_states_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.369ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd4_1 to states/M_states_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    SLICE_X17Y44.D2      net (fanout=18)       1.309   states/M_states_q_FSM_FFd4_1
    SLICE_X17Y44.D       Tilo                  0.259   M_states_scoreP1[4]
                                                       states/Mmux_M_my_get_winner_score_25_SW1
    SLICE_X15Y45.C1      net (fanout=1)        0.939   states/N78
    SLICE_X15Y45.C       Tilo                  0.259   states/my_get_winner/M_highest_q[4]_score_2[4]_equal_8_o5
                                                       states/Mmux_M_my_get_winner_score_25
    SLICE_X17Y45.D5      net (fanout=3)        0.656   states/M_my_get_winner_score_2[4]
    SLICE_X17Y45.D       Tilo                  0.259   M_states_scoreP2[4]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y12.B4       net (fanout=3)        1.078   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.369ns (5.733ns logic, 6.636ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  7.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd4_1 (FF)
  Destination:          states/M_states_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.347ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd4_1 to states/M_states_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    SLICE_X17Y44.D2      net (fanout=18)       1.309   states/M_states_q_FSM_FFd4_1
    SLICE_X17Y44.D       Tilo                  0.259   M_states_scoreP1[4]
                                                       states/Mmux_M_my_get_winner_score_25_SW1
    SLICE_X15Y45.C1      net (fanout=1)        0.939   states/N78
    SLICE_X15Y45.C       Tilo                  0.259   states/my_get_winner/M_highest_q[4]_score_2[4]_equal_8_o5
                                                       states/Mmux_M_my_get_winner_score_25
    SLICE_X17Y45.D5      net (fanout=3)        0.656   states/M_my_get_winner_score_2[4]
    SLICE_X17Y45.D       Tilo                  0.259   M_states_scoreP2[4]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y12.B4       net (fanout=3)        1.078   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.AX      net (fanout=2)        0.452   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.347ns (5.733ns logic, 6.614ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.314ns (Levels of Logic = 5)
  Clock Path Skew:      -0.015ns (0.322 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X11Y47.A5      net (fanout=9)        0.909   states/n0024[0]
    SLICE_X11Y47.A       Tilo                  0.259   states/M_states_q_FSM_FFd1_2
                                                       states/M_states_q_FSM_FFd1-In3
    SLICE_X8Y44.CX       net (fanout=2)        1.045   states/M_states_q_FSM_FFd1-In
    SLICE_X8Y44.CLK      Tdick                 0.085   states/M_states_q_FSM_FFd3
                                                       states/M_states_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                     12.314ns (5.491ns logic, 6.823ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  7.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_2 (FF)
  Destination:          states/my_get_winner/M_highest_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.339ns (Levels of Logic = 6)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_2 to states/my_get_winner/M_highest_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.CQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_2
    SLICE_X17Y46.A2      net (fanout=17)       2.025   M_states_scoreP4[2]
    SLICE_X17Y46.A       Tilo                  0.259   M_states_scoreP3[2]
                                                       states/Mmux_M_my_get_winner_score_23_SW1
    SLICE_X14Y47.B3      net (fanout=1)        0.973   states/N56
    SLICE_X14Y47.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X14Y47.C3      net (fanout=5)        0.680   states/M_my_get_winner_score_2[2]
    SLICE_X14Y47.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y12.B2       net (fanout=3)        0.809   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X13Y48.A6      net (fanout=9)        1.330   states/n0024[0]
    SLICE_X13Y48.A       Tilo                  0.259   states/my_get_winner/M_highest_q[2]
                                                       states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X14Y49.B3      net (fanout=5)        0.815   states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X14Y49.CLK     Tas                   0.349   states/my_get_winner/M_highest_q[4]
                                                       states/my_get_winner/M_highest_q_4_dpot1
                                                       states/my_get_winner/M_highest_q_4
    -------------------------------------------------  ---------------------------
    Total                                     12.339ns (5.707ns logic, 6.632ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  7.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd4_1 (FF)
  Destination:          states/M_states_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.282ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd4_1 to states/M_states_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    SLICE_X17Y46.A5      net (fanout=18)       1.481   states/M_states_q_FSM_FFd4_1
    SLICE_X17Y46.A       Tilo                  0.259   M_states_scoreP3[2]
                                                       states/Mmux_M_my_get_winner_score_23_SW1
    SLICE_X14Y47.B3      net (fanout=1)        0.973   states/N56
    SLICE_X14Y47.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X14Y47.C3      net (fanout=5)        0.680   states/M_my_get_winner_score_2[2]
    SLICE_X14Y47.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y12.B2       net (fanout=3)        0.809   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.282ns (5.685ns logic, 6.597ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  7.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.268ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.324 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X17Y47.A4      net (fanout=8)        2.145   M_states_scoreP4[0]
    SLICE_X17Y47.A       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11_SW1
    SLICE_X17Y47.B3      net (fanout=1)        1.057   states/N72
    SLICE_X17Y47.B       Tilo                  0.259   states/my_get_winner/M_states_q_FSM_FFd1-In6
                                                       states/Mmux_M_my_get_winner_score_11
    SLICE_X13Y46.D5      net (fanout=5)        0.739   states/M_my_get_winner_score_1[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X11Y46.A2      net (fanout=9)        1.405   states/n0024[0]
    SLICE_X11Y46.A       Tilo                  0.259   states/M_states_q_FSM_FFd2_2
                                                       states/M_states_q_FSM_FFd2-In10
    SLICE_X11Y46.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd2-In
    SLICE_X11Y46.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd2_2
                                                       states/M_states_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     12.268ns (5.520ns logic, 6.748ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack:                  7.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.266ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y45.AQ      Tcko                  0.430   states/M_states_q_FSM_FFd3_2
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X17Y44.D3      net (fanout=18)       1.206   states/M_states_q_FSM_FFd3_1
    SLICE_X17Y44.D       Tilo                  0.259   M_states_scoreP1[4]
                                                       states/Mmux_M_my_get_winner_score_25_SW1
    SLICE_X15Y45.C1      net (fanout=1)        0.939   states/N78
    SLICE_X15Y45.C       Tilo                  0.259   states/my_get_winner/M_highest_q[4]_score_2[4]_equal_8_o5
                                                       states/Mmux_M_my_get_winner_score_25
    SLICE_X17Y45.D5      net (fanout=3)        0.656   states/M_my_get_winner_score_2[4]
    SLICE_X17Y45.D       Tilo                  0.259   M_states_scoreP2[4]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y12.B4       net (fanout=3)        1.078   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.266ns (5.733ns logic, 6.533ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack:                  7.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd4_1 (FF)
  Destination:          states/M_states_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.260ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd4_1 to states/M_states_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y44.AQ      Tcko                  0.430   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    SLICE_X17Y46.A5      net (fanout=18)       1.481   states/M_states_q_FSM_FFd4_1
    SLICE_X17Y46.A       Tilo                  0.259   M_states_scoreP3[2]
                                                       states/Mmux_M_my_get_winner_score_23_SW1
    SLICE_X14Y47.B3      net (fanout=1)        0.973   states/N56
    SLICE_X14Y47.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X14Y47.C3      net (fanout=5)        0.680   states/M_my_get_winner_score_2[2]
    SLICE_X14Y47.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y12.B2       net (fanout=3)        0.809   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.AX      net (fanout=2)        0.452   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.260ns (5.685ns logic, 6.575ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_states_q_FSM_FFd3_1 (FF)
  Destination:          states/M_states_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.244ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.193 - 0.206)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_states_q_FSM_FFd3_1 to states/M_states_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y45.AQ      Tcko                  0.430   states/M_states_q_FSM_FFd3_2
                                                       states/M_states_q_FSM_FFd3_1
    SLICE_X17Y44.D3      net (fanout=18)       1.206   states/M_states_q_FSM_FFd3_1
    SLICE_X17Y44.D       Tilo                  0.259   M_states_scoreP1[4]
                                                       states/Mmux_M_my_get_winner_score_25_SW1
    SLICE_X15Y45.C1      net (fanout=1)        0.939   states/N78
    SLICE_X15Y45.C       Tilo                  0.259   states/my_get_winner/M_highest_q[4]_score_2[4]_equal_8_o5
                                                       states/Mmux_M_my_get_winner_score_25
    SLICE_X17Y45.D5      net (fanout=3)        0.656   states/M_my_get_winner_score_2[4]
    SLICE_X17Y45.D       Tilo                  0.259   M_states_scoreP2[4]
                                                       states/my_get_winner/Mmux_M_myALU_a5
    DSP48_X0Y12.B4       net (fanout=3)        1.078   states/my_get_winner/M_myALU_a[4]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.AX      net (fanout=2)        0.452   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.244ns (5.733ns logic, 6.511ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  7.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.237ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X14Y48.A5      net (fanout=8)        1.810   M_states_scoreP4[0]
    SLICE_X14Y48.A       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In2
                                                       states/Mmux_M_my_get_winner_score_31_SW1
    SLICE_X14Y48.B6      net (fanout=1)        0.143   states/N66
    SLICE_X14Y48.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In2
                                                       states/Mmux_M_my_get_winner_score_31
    SLICE_X13Y46.D1      net (fanout=5)        0.971   states/M_my_get_winner_score_3[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.237ns (5.731ns logic, 6.506ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  7.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_1 (FF)
  Destination:          states/M_states_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.226ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_1 to states/M_states_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.BQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_1
    SLICE_X16Y46.A5      net (fanout=14)       1.712   M_states_scoreP4[1]
    SLICE_X16Y46.A       Tilo                  0.254   states/my_get_winner/_n0141[1]
                                                       states/Mmux_M_my_get_winner_score_12_SW1
    SLICE_X16Y46.B4      net (fanout=1)        0.435   states/N82
    SLICE_X16Y46.B       Tilo                  0.254   states/my_get_winner/_n0141[1]
                                                       states/Mmux_M_my_get_winner_score_12
    SLICE_X14Y46.C1      net (fanout=5)        0.742   states/M_my_get_winner_score_1[1]
    SLICE_X14Y46.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1_1
                                                       states/my_get_winner/Mmux_M_myALU_a2
    DSP48_X0Y12.B1       net (fanout=3)        0.938   states/my_get_winner/M_myALU_a[1]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.BX      net (fanout=2)        0.474   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     12.226ns (5.745ns logic, 6.481ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack:                  7.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_0 (FF)
  Destination:          states/M_states_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.215ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_0 to states/M_states_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.AQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_0
    SLICE_X14Y48.A5      net (fanout=8)        1.810   M_states_scoreP4[0]
    SLICE_X14Y48.A       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In2
                                                       states/Mmux_M_my_get_winner_score_31_SW1
    SLICE_X14Y48.B6      net (fanout=1)        0.143   states/N66
    SLICE_X14Y48.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In2
                                                       states/Mmux_M_my_get_winner_score_31
    SLICE_X13Y46.D1      net (fanout=5)        0.971   states/M_my_get_winner_score_3[0]
    SLICE_X13Y46.D       Tilo                  0.259   states/my_get_winner/M_myALU_a[0]
                                                       states/my_get_winner/Mmux_M_myALU_a1
    DSP48_X0Y12.B0       net (fanout=2)        0.928   states/my_get_winner/M_myALU_a[0]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.AX      net (fanout=2)        0.452   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.215ns (5.731ns logic, 6.484ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack:                  7.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_1 (FF)
  Destination:          states/M_states_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.204ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.321 - 0.337)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_1 to states/M_states_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.BQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_1
    SLICE_X16Y46.A5      net (fanout=14)       1.712   M_states_scoreP4[1]
    SLICE_X16Y46.A       Tilo                  0.254   states/my_get_winner/_n0141[1]
                                                       states/Mmux_M_my_get_winner_score_12_SW1
    SLICE_X16Y46.B4      net (fanout=1)        0.435   states/N82
    SLICE_X16Y46.B       Tilo                  0.254   states/my_get_winner/_n0141[1]
                                                       states/Mmux_M_my_get_winner_score_12
    SLICE_X14Y46.C1      net (fanout=5)        0.742   states/M_my_get_winner_score_1[1]
    SLICE_X14Y46.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1_1
                                                       states/my_get_winner/Mmux_M_myALU_a2
    DSP48_X0Y12.B1       net (fanout=3)        0.938   states/my_get_winner/M_myALU_a[1]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X9Y46.A1       net (fanout=9)        1.198   states/n0024[0]
    SLICE_X9Y46.A        Tilo                  0.259   states/N128
                                                       states/M_states_q_FSM_FFd4-In5
    SLICE_X11Y44.C2      net (fanout=1)        0.982   states/M_states_q_FSM_FFd4-In6
    SLICE_X11Y44.C       Tilo                  0.259   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4-In9
    SLICE_X11Y44.AX      net (fanout=2)        0.452   states/M_states_q_FSM_FFd4-In
    SLICE_X11Y44.CLK     Tdick                 0.114   states/M_states_q_FSM_FFd4
                                                       states/M_states_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     12.204ns (5.745ns logic, 6.459ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack:                  7.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               states/M_score_p4_q_2 (FF)
  Destination:          states/my_get_winner/M_highest_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.224ns (Levels of Logic = 6)
  Clock Path Skew:      0.013ns (0.662 - 0.649)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: states/M_score_p4_q_2 to states/my_get_winner/M_highest_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.CQ       Tcko                  0.476   M_states_scoreP4[2]
                                                       states/M_score_p4_q_2
    SLICE_X17Y46.A2      net (fanout=17)       2.025   M_states_scoreP4[2]
    SLICE_X17Y46.A       Tilo                  0.259   M_states_scoreP3[2]
                                                       states/Mmux_M_my_get_winner_score_23_SW1
    SLICE_X14Y47.B3      net (fanout=1)        0.973   states/N56
    SLICE_X14Y47.B       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/Mmux_M_my_get_winner_score_23
    SLICE_X14Y47.C3      net (fanout=5)        0.680   states/M_my_get_winner_score_2[2]
    SLICE_X14Y47.C       Tilo                  0.235   states/my_get_winner/M_states_q_FSM_FFd1-In1
                                                       states/my_get_winner/Mmux_M_myALU_a3
    DSP48_X0Y12.B2       net (fanout=3)        0.809   states/my_get_winner/M_myALU_a[2]
    DSP48_X0Y12.M0       Tdspdo_B_M            3.894   states/my_get_winner/myALU/add/Mmult_n0024
                                                       states/my_get_winner/myALU/add/Mmult_n0024
    SLICE_X13Y48.A6      net (fanout=9)        1.330   states/n0024[0]
    SLICE_X13Y48.A       Tilo                  0.259   states/my_get_winner/M_highest_q[2]
                                                       states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X14Y49.A4      net (fanout=5)        0.700   states/my_get_winner/_n0159_inv1_cepot_rstpot
    SLICE_X14Y49.CLK     Tas                   0.349   states/my_get_winner/M_highest_q[4]
                                                       states/my_get_winner/M_highest_q_3_dpot1
                                                       states/my_get_winner/M_highest_q_3
    -------------------------------------------------  ---------------------------
    Total                                     12.224ns (5.707ns logic, 6.517ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p2/button_conditioner_opp/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p1/button_conditioner_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p2/button_conditioner_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p1/button_conditioner_opp/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p3/button_conditioner_opp/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p1/button_conditioner_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p3/button_conditioner_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p2/button_conditioner_left/M_sync_out/CLK
  Logical resource: states/p2/button_conditioner_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/button_conditioner_start/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/p3/button_conditioner_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/p4/button_conditioner_left/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/p4/button_conditioner_right/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: states/p4/button_conditioner_opp/M_sync_out/CLK
  Logical resource: states/p4/button_conditioner_opp/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y56.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg1/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg1/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg1/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg1/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X16Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg1/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg1/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg1/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg1/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X16Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg1/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg1/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg1/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg1/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X16Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg1/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg1/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg1/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg1/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.353|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 60458 paths, 0 nets, and 2463 connections

Design statistics:
   Minimum period:  13.353ns{1}   (Maximum frequency:  74.890MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 05 12:09:19 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4562 MB



