module logic1(input logic [15:0] BUS_Data,
				  output N, Z, P);
				  
				  
				  assign P = 1'b0;
				  assign Z = 1'b0;
				  assign N = 1'b0;
				  
				  always_comb
					begin
				  if( BUS_Data == 16'h0000)
						Z = 1'b1;
				  else if(BUS_Data[15] == 1'b0)
						P = 1'b1;
				  else 
						N = 1'b1;
				  end
				  
			
endmodule 