============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  05:27:00 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6958 ps) Late External Delay Assertion at pin out_wait
          Group: reg2out
     Startpoint: (R) waddr_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) out_wait
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-      50                  
     Required Time:=    7950                  
      Launch Clock:-       0                  
         Data Path:-     992                  
             Slack:=    6958                  

Exceptions/Constraints:
  output_delay             2000            proj.sdc_line_17_76_1 

#-----------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge      Cell        Fanout Trans Delay Arrival 
#                                                                (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------
  waddr_reg[0]/clk -       -       R     (arrival)         2058     0     0       0 
  waddr_reg[0]/q   (u)     clk->q  R     unmapped_d_flop    522     0   498     498 
  g10/z            (u)     in_0->z F     unmapped_nand4       1     0    99     597 
  g13/z            (u)     in_1->z R     unmapped_nor3        1     0    78     675 
  mux_47_30/g1/z   (u)     sel0->z R     unmapped_bmux3      12     0   183     857 
  g2/z             (u)     in_0->z R     unmapped_and2       13     0   134     992 
  out_wait         -       -       R     (port)               -     -     0     992 
#-----------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

