Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Fri Jan  3 16:51:06 2025
| Host         : DS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SonarProjectSV_top_timing_summary_routed.rpt -pb SonarProjectSV_top_timing_summary_routed.pb -rpx SonarProjectSV_top_timing_summary_routed.rpx -warn_on_violation
| Design       : SonarProjectSV_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                      Violations  
---------  ----------------  -----------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                      20          
PDRC-190   Warning           Suboptimally placed synchronized register chain  1           
TIMING-18  Warning           Missing input or output delay                    23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: sysclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.872        0.000                      0                 3519        0.069        0.000                      0                 3519        8.750        0.000                       0                  1765  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.872        0.000                      0                 3519        0.069        0.000                      0                 3519        8.750        0.000                       0                  1765  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.168ns (19.138%)  route 4.935ns (80.862%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.844     3.138    <hidden>
    SLICE_X36Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  <hidden>
                         net (fo=7, routed)           0.848     4.504    <hidden>
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  <hidden>
                         net (fo=1, routed)           0.403     5.032    <hidden>
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  <hidden>
                         net (fo=2, routed)           0.591     5.746    <hidden>
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.870 r  <hidden>
                         net (fo=6, routed)           0.851     6.721    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           1.243     8.088    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.154     8.242 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.999     9.241    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.479    22.658    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    22.113    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[0]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 12.872    

Slack (MET) :             12.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.168ns (19.138%)  route 4.935ns (80.862%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.844     3.138    <hidden>
    SLICE_X36Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  <hidden>
                         net (fo=7, routed)           0.848     4.504    <hidden>
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  <hidden>
                         net (fo=1, routed)           0.403     5.032    <hidden>
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  <hidden>
                         net (fo=2, routed)           0.591     5.746    <hidden>
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.870 r  <hidden>
                         net (fo=6, routed)           0.851     6.721    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           1.243     8.088    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.154     8.242 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.999     9.241    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.479    22.658    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[1]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    22.113    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 12.872    

Slack (MET) :             12.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.168ns (19.138%)  route 4.935ns (80.862%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.844     3.138    <hidden>
    SLICE_X36Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  <hidden>
                         net (fo=7, routed)           0.848     4.504    <hidden>
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  <hidden>
                         net (fo=1, routed)           0.403     5.032    <hidden>
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  <hidden>
                         net (fo=2, routed)           0.591     5.746    <hidden>
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.870 r  <hidden>
                         net (fo=6, routed)           0.851     6.721    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           1.243     8.088    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.154     8.242 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.999     9.241    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.479    22.658    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[2]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    22.113    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 12.872    

Slack (MET) :             12.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.168ns (19.138%)  route 4.935ns (80.862%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.844     3.138    <hidden>
    SLICE_X36Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  <hidden>
                         net (fo=7, routed)           0.848     4.504    <hidden>
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  <hidden>
                         net (fo=1, routed)           0.403     5.032    <hidden>
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  <hidden>
                         net (fo=2, routed)           0.591     5.746    <hidden>
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.870 r  <hidden>
                         net (fo=6, routed)           0.851     6.721    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           1.243     8.088    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.154     8.242 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.999     9.241    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.479    22.658    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[3]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    22.113    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 12.872    

Slack (MET) :             12.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.103ns  (logic 1.168ns (19.138%)  route 4.935ns (80.862%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.658 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.844     3.138    <hidden>
    SLICE_X36Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  <hidden>
                         net (fo=7, routed)           0.848     4.504    <hidden>
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  <hidden>
                         net (fo=1, routed)           0.403     5.032    <hidden>
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  <hidden>
                         net (fo=2, routed)           0.591     5.746    <hidden>
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.870 r  <hidden>
                         net (fo=6, routed)           0.851     6.721    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           1.243     8.088    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.154     8.242 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.999     9.241    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.479    22.658    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
                         clock pessimism              0.129    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X34Y92         FDRE (Setup_fdre_C_CE)      -0.372    22.113    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         22.113    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                 12.872    

Slack (MET) :             12.917ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.168ns (19.277%)  route 4.891ns (80.723%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.844     3.138    <hidden>
    SLICE_X36Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  <hidden>
                         net (fo=7, routed)           0.848     4.504    <hidden>
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  <hidden>
                         net (fo=1, routed)           0.403     5.032    <hidden>
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  <hidden>
                         net (fo=2, routed)           0.591     5.746    <hidden>
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.870 r  <hidden>
                         net (fo=6, routed)           0.851     6.721    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           1.243     8.088    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.154     8.242 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.955     9.197    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X34Y95         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.480    22.659    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X34Y95         FDRE (Setup_fdre_C_CE)      -0.372    22.114    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 12.917    

Slack (MET) :             12.917ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.168ns (19.277%)  route 4.891ns (80.723%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.844     3.138    <hidden>
    SLICE_X36Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  <hidden>
                         net (fo=7, routed)           0.848     4.504    <hidden>
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  <hidden>
                         net (fo=1, routed)           0.403     5.032    <hidden>
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  <hidden>
                         net (fo=2, routed)           0.591     5.746    <hidden>
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.870 r  <hidden>
                         net (fo=6, routed)           0.851     6.721    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           1.243     8.088    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.154     8.242 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.955     9.197    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X34Y95         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.480    22.659    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X34Y95         FDRE (Setup_fdre_C_CE)      -0.372    22.114    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 12.917    

Slack (MET) :             12.917ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.059ns  (logic 1.168ns (19.277%)  route 4.891ns (80.723%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.844     3.138    <hidden>
    SLICE_X36Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y104        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  <hidden>
                         net (fo=7, routed)           0.848     4.504    <hidden>
    SLICE_X38Y103        LUT2 (Prop_lut2_I1_O)        0.124     4.628 r  <hidden>
                         net (fo=1, routed)           0.403     5.032    <hidden>
    SLICE_X39Y104        LUT2 (Prop_lut2_I0_O)        0.124     5.156 r  <hidden>
                         net (fo=2, routed)           0.591     5.746    <hidden>
    SLICE_X40Y104        LUT3 (Prop_lut3_I1_O)        0.124     5.870 r  <hidden>
                         net (fo=6, routed)           0.851     6.721    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_awvalid
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.124     6.845 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=4, routed)           1.243     8.088    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X31Y103        LUT4 (Prop_lut4_I0_O)        0.154     8.242 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1/O
                         net (fo=8, routed)           0.955     9.197    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/p_0_in[7]
    SLICE_X34Y95         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.480    22.659    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y95         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X34Y95         FDRE (Setup_fdre_C_CE)      -0.372    22.114    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         22.114    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 12.917    

Slack (MET) :             13.120ns  (required time - arrival time)
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.483ns  (logic 0.805ns (14.682%)  route 4.678ns (85.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns = ( 22.807 - 20.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.687     2.981    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/ext_spi_clk
    SLICE_X30Y80         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_3_CPOL_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=11, routed)          1.393     4.852    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_0
    SLICE_X27Y78         LUT5 (Prop_lut5_I0_O)        0.327     5.179 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2/O
                         net (fo=1, routed)           3.285     8.464    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST_i_2_n_0
    OLOGIC_X0Y27         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.628    22.807    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y27         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                         clock pessimism              0.115    22.922    
                         clock uncertainty           -0.302    22.620    
    OLOGIC_X0Y27         FDRE (Setup_fdre_C_D)       -1.036    21.584    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST
  -------------------------------------------------------------------
                         required time                         21.584    
                         arrival time                          -8.464    
  -------------------------------------------------------------------
                         slack                                 13.120    

Slack (MET) :             13.125ns  (required time - arrival time)
  Source:                 wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.252ns  (logic 2.201ns (35.207%)  route 4.051ns (64.793%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 22.832 - 20.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.737     3.031    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.447     4.478 f  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[20]
                         net (fo=3, routed)           1.280     5.758    <hidden>
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.152     5.910 f  <hidden>
                         net (fo=2, routed)           0.452     6.362    <hidden>
    SLICE_X27Y99         LUT5 (Prop_lut5_I0_O)        0.326     6.688 r  <hidden>
                         net (fo=4, routed)           0.494     7.182    <hidden>
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.124     7.306 r  <hidden>
                         net (fo=8, routed)           1.191     8.497    <hidden>
    SLICE_X32Y104        LUT2 (Prop_lut2_I1_O)        0.152     8.649 r  <hidden>
                         net (fo=2, routed)           0.633     9.282    <hidden>
    SLICE_X32Y104        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.653    22.832    <hidden>
    SLICE_X32Y104        FDRE                                         r  <hidden>
                         clock pessimism              0.129    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X32Y104        FDRE (Setup_fdre_C_D)       -0.252    22.407    <hidden>
  -------------------------------------------------------------------
                         required time                         22.407    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 13.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.499%)  route 0.161ns (43.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.641     0.977    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high_reg[22]/Q
                         net (fo=2, routed)           0.161     1.302    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg1[22]
    SLICE_X32Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.347 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.347    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X32Y99         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.826     1.192    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y99         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.807%)  route 0.188ns (57.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.641     0.977    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/s00_axi_aclk
    SLICE_X35Y100        FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk1_reg[17]/Q
                         net (fo=3, routed)           0.188     1.306    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk1_reg_n_0_[17]
    SLICE_X34Y99         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.826     1.192    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/s00_axi_aclk
    SLICE_X34Y99         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high_reg[17]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.075     1.232    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.756%)  route 0.141ns (40.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.659     0.995    <hidden>
    SLICE_X30Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  <hidden>
                         net (fo=1, routed)           0.141     1.300    <hidden>
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.345 r  <hidden>
                         net (fo=1, routed)           0.000     1.345    <hidden>
    SLICE_X28Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.845     1.211    <hidden>
    SLICE_X28Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.212ns (50.482%)  route 0.208ns (49.518%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.656     0.992    <hidden>
    SLICE_X26Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  <hidden>
                         net (fo=1, routed)           0.208     1.364    <hidden>
    SLICE_X26Y99         LUT3 (Prop_lut3_I0_O)        0.048     1.412 r  <hidden>
                         net (fo=1, routed)           0.000     1.412    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.844     1.210    <hidden>
    SLICE_X26Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.659     0.995    <hidden>
    SLICE_X31Y100        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  <hidden>
                         net (fo=1, routed)           0.203     1.339    <hidden>
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.384 r  <hidden>
                         net (fo=1, routed)           0.000     1.384    <hidden>
    SLICE_X28Y99         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.845     1.211    <hidden>
    SLICE_X28Y99         FDRE                                         r  <hidden>
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.568     0.904    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.141     1.045 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/Q
                         net (fo=1, routed)           0.056     1.100    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Soft_Reset_frm_axi_d1
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.836     1.202    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2/C
                         clock pessimism             -0.298     0.904    
    SLICE_X27Y83         FDRE (Hold_fdre_C_D)         0.078     0.982    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2
  -------------------------------------------------------------------
                         required time                         -0.982    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_low_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.721%)  route 0.067ns (32.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.557     0.893    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/s00_axi_aclk
    SLICE_X37Y98         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk0_reg[13]/Q
                         net (fo=3, routed)           0.067     1.101    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk0_reg_n_0_[13]
    SLICE_X36Y98         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_low_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.825     1.191    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_low_reg[13]/C
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y98         FDRE (Hold_fdre_C_D)         0.075     0.981    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_low_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.571     0.907    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X29Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.103    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/Q
    SLICE_X29Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.837     1.203    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X29Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.907    
    SLICE_X29Y83         FDRE (Hold_fdre_C_D)         0.076     0.983    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.569     0.905    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/s_axi_aclk
    SLICE_X27Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.101    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/Q
    SLICE_X27Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.838     1.204    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/s_axi_aclk
    SLICE_X27Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.299     0.905    
    SLICE_X27Y86         FDRE (Hold_fdre_C_D)         0.076     0.981    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_D1_REG_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.572     0.908    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi_aclk
    SLICE_X29Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.104    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/Q
    SLICE_X29Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.838     1.204    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi_aclk
    SLICE_X29Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.296     0.908    
    SLICE_X29Y84         FDRE (Hold_fdre_C_D)         0.076     0.984    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     ILOGIC_X0Y19    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     ILOGIC_X0Y28    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     OLOGIC_X0Y27    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y100   wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y100   wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y100   wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y104   wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y104   wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X38Y104   wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/axi_awready_reg/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X34Y79    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jb_pin7_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.572ns  (logic 1.513ns (27.153%)  route 4.059ns (72.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  jb_pin7_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin7_iobuf/IO
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  wrapper_inst/jb_pin7_iobuf/IBUF/O
                         net (fo=1, routed)           4.059     5.572    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X29Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.523     2.702    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 jb_pin8_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.499ns (27.629%)  route 3.925ns (72.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  jb_pin8_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin8_iobuf/IO
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  wrapper_inst/jb_pin8_iobuf/IBUF/O
                         net (fo=1, routed)           3.925     5.424    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X28Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.523     2.702    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 jb_pin9_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.388ns  (logic 1.466ns (27.200%)  route 3.922ns (72.800%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.696ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  jb_pin9_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin9_iobuf/IO
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  wrapper_inst/jb_pin9_iobuf/IBUF/O
                         net (fo=1, routed)           3.922     5.388    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X28Y82         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.517     2.696    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y82         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 jb_pin10_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.321ns  (logic 1.471ns (27.642%)  route 3.850ns (72.358%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  jb_pin10_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin10_iobuf/IO
    W6                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  wrapper_inst/jb_pin10_iobuf/IBUF/O
                         net (fo=1, routed)           3.850     5.321    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X26Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.519     2.698    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.405ns  (logic 0.124ns (8.828%)  route 1.281ns (91.172%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.281     1.281    wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.124     1.405 r  wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.405    wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.477     2.656    wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.573ns  (logic 0.045ns (7.858%)  route 0.528ns (92.142%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.528     0.528    wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X45Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.573 r  wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.573    wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.823     1.189    wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y92         FDRE                                         r  wrapper_inst/SonarProjectSV_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 jb_pin10_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.933ns  (logic 0.239ns (12.350%)  route 1.694ns (87.650%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  jb_pin10_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin10_iobuf/IO
    W6                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  wrapper_inst/jb_pin10_iobuf/IBUF/O
                         net (fo=1, routed)           1.694     1.933    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X26Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.841     1.207    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X26Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 jb_pin9_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.011ns  (logic 0.233ns (11.612%)  route 1.777ns (88.388%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  jb_pin9_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin9_iobuf/IO
    V6                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  wrapper_inst/jb_pin9_iobuf/IBUF/O
                         net (fo=1, routed)           1.777     2.011    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X28Y82         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.836     1.202    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y82         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 jb_pin8_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.052ns  (logic 0.266ns (12.977%)  route 1.785ns (87.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  jb_pin8_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin8_iobuf/IO
    Y6                   IBUF (Prop_ibuf_I_O)         0.266     0.266 r  wrapper_inst/jb_pin8_iobuf/IBUF/O
                         net (fo=1, routed)           1.785     2.052    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X28Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.842     1.208    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X28Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 jb_pin7_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.114ns  (logic 0.280ns (13.264%)  route 1.834ns (86.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 r  jb_pin7_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin7_iobuf/IO
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  wrapper_inst/jb_pin7_iobuf/IBUF/O
                         net (fo=1, routed)           1.834     2.114    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X29Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.842     1.208    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X29Y89         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           138 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.126ns  (logic 0.642ns (15.559%)  route 3.484ns (84.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.652     2.946    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=56, routed)          1.763     5.227    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/bus2ip_reset_ipif_inverted
    SLICE_X35Y87         LUT2 (Prop_lut2_I1_O)        0.124     5.351 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/RESET_SYNC_AX2S_1_i_1/O
                         net (fo=91, routed)          1.721     7.072    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/reset2ip_reset_int
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.514     2.693    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/ext_spi_clk
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_1/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.580ns (18.641%)  route 2.531ns (81.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.910     5.503    <hidden>
    SLICE_X43Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.627 f  <hidden>
                         net (fo=3, routed)           0.622     6.248    <hidden>
    SLICE_X43Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.479     2.658    <hidden>
    SLICE_X43Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.580ns (18.641%)  route 2.531ns (81.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.910     5.503    <hidden>
    SLICE_X43Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.627 f  <hidden>
                         net (fo=3, routed)           0.622     6.248    <hidden>
    SLICE_X43Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.479     2.658    <hidden>
    SLICE_X43Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.111ns  (logic 0.580ns (18.641%)  route 2.531ns (81.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.910     5.503    <hidden>
    SLICE_X43Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.627 f  <hidden>
                         net (fo=3, routed)           0.622     6.248    <hidden>
    SLICE_X43Y93         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.479     2.658    <hidden>
    SLICE_X43Y93         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.098ns  (logic 0.609ns (19.656%)  route 2.489ns (80.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.910     5.503    <hidden>
    SLICE_X43Y93         LUT1 (Prop_lut1_I0_O)        0.153     5.656 f  <hidden>
                         net (fo=3, routed)           0.580     6.235    <hidden>
    SLICE_X42Y92         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.478     2.657    <hidden>
    SLICE_X42Y92         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.098ns  (logic 0.609ns (19.656%)  route 2.489ns (80.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.910     5.503    <hidden>
    SLICE_X43Y93         LUT1 (Prop_lut1_I0_O)        0.153     5.656 f  <hidden>
                         net (fo=3, routed)           0.580     6.235    <hidden>
    SLICE_X42Y92         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.478     2.657    <hidden>
    SLICE_X42Y92         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.098ns  (logic 0.609ns (19.656%)  route 2.489ns (80.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.910     5.503    <hidden>
    SLICE_X43Y93         LUT1 (Prop_lut1_I0_O)        0.153     5.656 f  <hidden>
                         net (fo=3, routed)           0.580     6.235    <hidden>
    SLICE_X42Y92         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.478     2.657    <hidden>
    SLICE_X42Y92         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 0.580ns (18.933%)  route 2.484ns (81.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.609     5.202    <hidden>
    SLICE_X34Y109        LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  <hidden>
                         net (fo=3, routed)           0.874     6.201    <hidden>
    SLICE_X31Y107        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.698     2.877    <hidden>
    SLICE_X31Y107        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 0.580ns (18.933%)  route 2.484ns (81.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.609     5.202    <hidden>
    SLICE_X34Y109        LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  <hidden>
                         net (fo=3, routed)           0.874     6.201    <hidden>
    SLICE_X31Y107        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.698     2.877    <hidden>
    SLICE_X31Y107        FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 0.580ns (18.933%)  route 2.484ns (81.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.843     3.137    wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X44Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.456     3.593 r  wrapper_inst/SonarProjectSV_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          1.609     5.202    <hidden>
    SLICE_X34Y109        LUT1 (Prop_lut1_I0_O)        0.124     5.326 f  <hidden>
                         net (fo=3, routed)           0.874     6.201    <hidden>
    SLICE_X31Y107        FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.698     2.877    <hidden>
    SLICE_X31Y107        FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.446%)  route 0.065ns (31.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.572     0.908    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X31Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spisel_pulse_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.065     1.114    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/D_0
    SLICE_X30Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.838     1.204    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/s_axi_aclk
    SLICE_X30Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPISEL_PULSE_S2AX_1_CDC/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.307%)  route 0.109ns (43.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.570     0.906    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/ext_spi_clk
    SLICE_X29Y82         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.Rx_FIFO_Full_Fifo_d1_reg/Q
                         net (fo=1, routed)           0.109     1.156    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/prmry_in
    SLICE_X29Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.838     1.204    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/s_axi_aclk
    SLICE_X29Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.945%)  route 0.130ns (48.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.552     0.888    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X39Y85         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.130     1.159    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X39Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.819     1.185    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X39Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.155%)  route 0.104ns (38.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.568     0.904    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X26Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.164     1.068 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[7].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           0.104     1.172    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_frm_axi_clk[0]
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.836     1.202    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[1].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.557%)  route 0.116ns (41.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.569     0.905    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X26Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.Slave_MODF_strobe_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.116     1.185    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/prmry_in
    SLICE_X27Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.837     1.203    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/s_axi_aclk
    SLICE_X27Y84         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SLV_MODF_STRB_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.830%)  route 0.135ns (45.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.568     0.904    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X26Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y83         FDRE (Prop_fdre_C_Q)         0.164     1.068 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_REG_78_GENERATE[8].SPI_TRISTATE_CONTROL_I/Q
                         net (fo=1, routed)           0.135     1.203    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/spicr_bits_7_8_frm_axi_clk[0]
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.836     1.202    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/ext_spi_clk
    SLICE_X27Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_BITS_7_8_SYNC_GEN_CDC[0].SPICR_BITS_7_8_AX2S_1_CDC/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.940%)  route 0.159ns (53.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.572     0.908    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X31Y85         FDSE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDSE (Prop_fdse_C_Q)         0.141     1.049 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/CONTROL_REG_1_2_GENERATE[2].SPICR_data_int_reg[2]/Q
                         net (fo=2, routed)           0.159     1.208    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X29Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.837     1.203    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/ext_spi_clk
    SLICE_X29Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_7_SS_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.629%)  route 0.168ns (54.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.573     0.909    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/s_axi_aclk
    SLICE_X31Y87         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/SPICR_data_int_reg[0]/Q
                         net (fo=2, routed)           0.168     1.218    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X29Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.839     1.205    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/ext_spi_clk
    SLICE_X29Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SPICR_9_LSB_AX2S_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.026%)  route 0.172ns (54.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.570     0.906    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X29Y82         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.drr_Overrun_int_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.172     1.219    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X29Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.837     1.203    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/s_axi_aclk
    SLICE_X29Y83         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.DRR_OVERRUN_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.567%)  route 0.183ns (56.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.570     0.906    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/ext_spi_clk
    SLICE_X29Y82         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.spiXfer_done_cdc_from_spi_int_2_reg/Q
                         net (fo=2, routed)           0.183     1.229    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X29Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.839     1.205    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/s_axi_aclk
    SLICE_X29Y86         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.519ns  (logic 4.134ns (43.423%)  route 5.386ns (56.577%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[19]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[19]/Q
                         net (fo=9, routed)           1.028     1.484    wrapper_inst/SSD_output[0]
    SLICE_X42Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.608 r  wrapper_inst/SSD_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.357     5.966    SSD_output_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.554     9.519 r  SSD_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.519    SSD_output[5]
    W16                                                               r  SSD_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.145ns  (logic 4.136ns (45.232%)  route 5.008ns (54.768%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[19]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[19]/Q
                         net (fo=9, routed)           1.171     1.627    wrapper_inst/SSD_output[0]
    SLICE_X41Y94         LUT5 (Prop_lut5_I1_O)        0.124     1.751 r  wrapper_inst/SSD_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.837     5.588    SSD_output_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         3.556     9.145 r  SSD_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.145    SSD_output[6]
    J15                                                               r  SSD_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.992ns  (logic 4.158ns (46.244%)  route 4.834ns (53.756%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[19]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[19]/Q
                         net (fo=9, routed)           0.994     1.450    wrapper_inst/SSD_output[0]
    SLICE_X40Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.574 r  wrapper_inst/SSD_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.839     5.414    SSD_output_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.578     8.992 r  SSD_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.992    SSD_output[1]
    T15                                                               r  SSD_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.964ns  (logic 4.163ns (46.448%)  route 4.800ns (53.552%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[19]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[19]/Q
                         net (fo=9, routed)           0.848     1.304    wrapper_inst/SSD_output[0]
    SLICE_X41Y95         LUT6 (Prop_lut6_I2_O)        0.124     1.428 r  wrapper_inst/SSD_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.952     5.380    SSD_output_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.583     8.964 r  SSD_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.964    SSD_output[0]
    T14                                                               r  SSD_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.746ns  (logic 4.181ns (47.805%)  route 4.565ns (52.195%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[19]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[19]/Q
                         net (fo=9, routed)           1.333     1.789    wrapper_inst/SSD_output[0]
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124     1.913 r  wrapper_inst/SSD_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.232     5.145    SSD_output_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         3.601     8.746 r  SSD_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.746    SSD_output[4]
    V12                                                               r  SSD_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.583ns  (logic 4.110ns (47.883%)  route 4.473ns (52.117%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[19]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[19]/Q
                         net (fo=9, routed)           1.140     1.596    wrapper_inst/SSD_output[0]
    SLICE_X41Y95         LUT5 (Prop_lut5_I1_O)        0.124     1.720 r  wrapper_inst/SSD_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.333     5.053    SSD_output_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.530     8.583 r  SSD_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.583    SSD_output[3]
    R14                                                               r  SSD_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 4.137ns (52.592%)  route 3.730ns (47.408%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[19]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[19]/Q
                         net (fo=9, routed)           0.659     1.115    wrapper_inst/SSD_output[0]
    SLICE_X41Y94         LUT4 (Prop_lut4_I1_O)        0.124     1.239 r  wrapper_inst/SSD_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.070     4.310    SSD_output_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.557     7.867 r  SSD_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.867    SSD_output[2]
    P14                                                               r  SSD_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSD_output[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 4.011ns (52.993%)  route 3.558ns (47.007%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[19]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[19]/Q
                         net (fo=9, routed)           3.558     4.014    SSD_output_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.555     7.569 r  SSD_output_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.569    SSD_output[7]
    H15                                                               r  SSD_output[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[1]/C
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    ssd_display/clk_divider_reg_n_0_[1]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  ssd_display/clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    ssd_display/clk_divider_reg[0]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  ssd_display/clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    ssd_display/clk_divider_reg[4]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  ssd_display/clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    ssd_display/clk_divider_reg[8]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  ssd_display/clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    ssd_display/clk_divider_reg[12]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.345 r  ssd_display/clk_divider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.345    ssd_display/clk_divider_reg[16]_i_1_n_6
    SLICE_X48Y94         FDRE                                         r  ssd_display/clk_divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           6  (CARRY4=5 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[1]/C
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd_display/clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    ssd_display/clk_divider_reg_n_0_[1]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  ssd_display/clk_divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    ssd_display/clk_divider_reg[0]_i_1_n_0
    SLICE_X48Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  ssd_display/clk_divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    ssd_display/clk_divider_reg[4]_i_1_n_0
    SLICE_X48Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  ssd_display/clk_divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    ssd_display/clk_divider_reg[8]_i_1_n_0
    SLICE_X48Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  ssd_display/clk_divider_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    ssd_display/clk_divider_reg[12]_i_1_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.324 r  ssd_display/clk_divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.324    ssd_display/clk_divider_reg[16]_i_1_n_4
    SLICE_X48Y94         FDRE                                         r  ssd_display/clk_divider_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[18]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    ssd_display/clk_divider_reg_n_0_[18]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  ssd_display/clk_divider_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    ssd_display/clk_divider_reg[16]_i_1_n_5
    SLICE_X48Y94         FDRE                                         r  ssd_display/clk_divider_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[2]/C
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    ssd_display/clk_divider_reg_n_0_[2]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  ssd_display/clk_divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    ssd_display/clk_divider_reg[0]_i_1_n_5
    SLICE_X48Y90         FDRE                                         r  ssd_display/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[18]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[18]/Q
                         net (fo=1, routed)           0.121     0.262    ssd_display/clk_divider_reg_n_0_[18]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  ssd_display/clk_divider_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    ssd_display/clk_divider_reg[16]_i_1_n_4
    SLICE_X48Y94         FDRE                                         r  ssd_display/clk_divider_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[2]/C
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    ssd_display/clk_divider_reg_n_0_[2]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  ssd_display/clk_divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    ssd_display/clk_divider_reg[0]_i_1_n_4
    SLICE_X48Y90         FDRE                                         r  ssd_display/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[0]/C
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  ssd_display/clk_divider_reg[0]/Q
                         net (fo=1, routed)           0.173     0.314    ssd_display/clk_divider_reg_n_0_[0]
    SLICE_X48Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.359 r  ssd_display/clk_divider[0]_i_2/O
                         net (fo=1, routed)           0.000     0.359    ssd_display/clk_divider[0]_i_2_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.429 r  ssd_display/clk_divider_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.429    ssd_display/clk_divider_reg[0]_i_1_n_7
    SLICE_X48Y90         FDRE                                         r  ssd_display/clk_divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[13]/C
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[13]/Q
                         net (fo=1, routed)           0.180     0.321    ssd_display/clk_divider_reg_n_0_[13]
    SLICE_X48Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  ssd_display/clk_divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    ssd_display/clk_divider_reg[12]_i_1_n_6
    SLICE_X48Y93         FDRE                                         r  ssd_display/clk_divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[17]/C
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[17]/Q
                         net (fo=1, routed)           0.180     0.321    ssd_display/clk_divider_reg_n_0_[17]
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  ssd_display/clk_divider_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    ssd_display/clk_divider_reg[16]_i_1_n_6
    SLICE_X48Y94         FDRE                                         r  ssd_display/clk_divider_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[1]/C
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[1]/Q
                         net (fo=1, routed)           0.180     0.321    ssd_display/clk_divider_reg_n_0_[1]
    SLICE_X48Y90         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  ssd_display/clk_divider_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    ssd_display/clk_divider_reg[0]_i_1_n_6
    SLICE_X48Y90         FDRE                                         r  ssd_display/clk_divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[5]/C
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[5]/Q
                         net (fo=1, routed)           0.180     0.321    ssd_display/clk_divider_reg_n_0_[5]
    SLICE_X48Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  ssd_display/clk_divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    ssd_display/clk_divider_reg[4]_i_1_n_6
    SLICE_X48Y91         FDRE                                         r  ssd_display/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_display/clk_divider_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd_display/clk_divider_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.251ns (58.256%)  route 0.180ns (41.744%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE                         0.000     0.000 r  ssd_display/clk_divider_reg[9]/C
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd_display/clk_divider_reg[9]/Q
                         net (fo=1, routed)           0.180     0.321    ssd_display/clk_divider_reg_n_0_[9]
    SLICE_X48Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.431 r  ssd_display/clk_divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.431    ssd_display/clk_divider_reg[8]_i_1_n_6
    SLICE_X48Y92         FDRE                                         r  ssd_display/clk_divider_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.597ns  (logic 4.258ns (40.177%)  route 6.339ns (59.823%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.653     2.947    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=15, routed)          1.293     4.696    wrapper_inst/DistanceValue[2]
    SLICE_X42Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.820 r  wrapper_inst/SSD_output_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.689     5.509    wrapper_inst/SSD_output_OBUF[5]_inst_i_2_n_0
    SLICE_X42Y95         LUT5 (Prop_lut5_I0_O)        0.124     5.633 r  wrapper_inst/SSD_output_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.357     9.990    SSD_output_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.554    13.544 r  SSD_output_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.544    SSD_output[5]
    W16                                                               r  SSD_output[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.163ns  (logic 4.287ns (42.188%)  route 5.875ns (57.812%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.653     2.947    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=15, routed)          1.090     4.493    wrapper_inst/DistanceValue[2]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.617 r  wrapper_inst/SSD_output_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.834     5.450    wrapper_inst/SSD_output_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I5_O)        0.124     5.574 r  wrapper_inst/SSD_output_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.952     9.526    SSD_output_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.583    13.110 r  SSD_output_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.110    SSD_output[0]
    T14                                                               r  SSD_output[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.039ns  (logic 4.282ns (42.658%)  route 5.756ns (57.342%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.653     2.947    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=15, routed)          1.090     4.493    wrapper_inst/DistanceValue[2]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.617 r  wrapper_inst/SSD_output_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.828     5.444    wrapper_inst/SSD_output_OBUF[3]_inst_i_3_n_0
    SLICE_X40Y95         LUT5 (Prop_lut5_I2_O)        0.124     5.568 r  wrapper_inst/SSD_output_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.839     9.407    SSD_output_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         3.578    12.986 r  SSD_output_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.986    SSD_output[1]
    T15                                                               r  SSD_output[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.983ns  (logic 4.322ns (43.299%)  route 5.660ns (56.701%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.652     2.946    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y94         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=15, routed)          0.992     4.456    wrapper_inst/DistanceValue[5]
    SLICE_X39Y95         LUT6 (Prop_lut6_I3_O)        0.124     4.580 r  wrapper_inst/SSD_output_OBUF[6]_inst_i_3/O
                         net (fo=2, routed)           0.831     5.411    wrapper_inst/SSD_output_OBUF[6]_inst_i_3_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I2_O)        0.124     5.535 r  wrapper_inst/SSD_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.837     9.372    SSD_output_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         3.556    12.929 r  SSD_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.929    SSD_output[6]
    J15                                                               r  SSD_output[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin9_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.858ns  (logic 4.038ns (40.963%)  route 5.820ns (59.037%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.650     2.944    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y90         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           5.820     9.282    wrapper_inst/jb_pin9_iobuf/I
    V6                   OBUFT (Prop_obuft_I_O)       3.520    12.802 r  wrapper_inst/jb_pin9_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.802    jb_pin9_io
    V6                                                                r  jb_pin9_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 4.261ns (44.823%)  route 5.246ns (55.177%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.653     2.947    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=15, routed)          1.505     4.908    wrapper_inst/DistanceValue[2]
    SLICE_X41Y94         LUT6 (Prop_lut6_I3_O)        0.124     5.032 r  wrapper_inst/SSD_output_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     5.703    wrapper_inst/SSD_output_OBUF[2]_inst_i_2_n_0
    SLICE_X41Y94         LUT4 (Prop_lut4_I0_O)        0.124     5.827 r  wrapper_inst/SSD_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.070     8.897    SSD_output_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.454 r  SSD_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.454    SSD_output[2]
    P14                                                               r  SSD_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.483ns  (logic 4.234ns (44.646%)  route 5.249ns (55.354%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.653     2.947    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=15, routed)          1.090     4.493    wrapper_inst/DistanceValue[2]
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.124     4.617 r  wrapper_inst/SSD_output_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.827     5.443    wrapper_inst/SSD_output_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.567 r  wrapper_inst/SSD_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.333     8.900    SSD_output_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.430 r  SSD_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.430    SSD_output[3]
    R14                                                               r  SSD_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin2_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.146ns  (logic 4.078ns (44.586%)  route 5.068ns (55.414%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.687     2.981    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X29Y80         FDSE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDSE (Prop_fdse_C_Q)         0.456     3.437 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=4, routed)           5.068     8.505    wrapper_inst/jb_pin2_iobuf/I
    W8                   OBUFT (Prop_obuft_I_O)       3.622    12.127 r  wrapper_inst/jb_pin2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.127    jb_pin2_io
    W8                                                                r  jb_pin2_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin7_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 4.086ns (44.503%)  route 5.095ns (55.497%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.650     2.944    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y90         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           5.095     8.557    wrapper_inst/jb_pin7_iobuf/I
    Y7                   OBUFT (Prop_obuft_I_O)       3.568    12.125 r  wrapper_inst/jb_pin7_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.125    jb_pin7_io
    Y7                                                                r  jb_pin7_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin10_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.127ns  (logic 4.044ns (44.302%)  route 5.084ns (55.698%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.650     2.944    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y90         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.518     3.462 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=2, routed)           5.084     8.546    wrapper_inst/jb_pin10_iobuf/I
    W6                   OBUFT (Prop_obuft_I_O)       3.526    12.071 r  wrapper_inst/jb_pin10_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000    12.071    jb_pin10_io
    W6                                                                r  jb_pin10_io (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin4_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.499ns  (logic 1.498ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.609     0.945    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y27         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y27         FDRE (Prop_fdre_C_Q)         0.177     1.122 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001     1.123    wrapper_inst/jb_pin4_iobuf/I
    V7                   OBUFT (Prop_obuft_I_O)       1.321     2.443 r  wrapper_inst/jb_pin4_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.443    jb_pin4_io
    V7                                                                r  jb_pin4_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin3_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.581ns  (logic 0.988ns (62.501%)  route 0.593ns (37.499%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.615     0.951    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X0Y28          FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.164     1.115 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_V/Q
                         net (fo=1, routed)           0.593     1.707    wrapper_inst/jb_pin3_iobuf/T
    U7                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.531 r  wrapper_inst/jb_pin3_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     2.531    jb_pin3_io
    U7                                                                r  jb_pin3_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin1_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.621ns  (logic 0.988ns (37.696%)  route 1.633ns (62.304%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.572     0.908    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y58         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_IV/Q
                         net (fo=1, routed)           1.633     2.705    wrapper_inst/jb_pin1_iobuf/T
    V8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.529 r  wrapper_inst/jb_pin1_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.529    jb_pin1_io
    V8                                                                r  jb_pin1_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin2_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 0.988ns (35.975%)  route 1.758ns (64.025%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.564     0.900    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X26Y70         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y70         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPI_TRISTATE_CONTROL_III/Q
                         net (fo=1, routed)           1.758     2.822    wrapper_inst/jb_pin2_iobuf/T
    W8                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.646 r  wrapper_inst/jb_pin2_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.646    jb_pin2_io
    W8                                                                r  jb_pin2_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.813ns  (logic 1.532ns (54.472%)  route 1.281ns (45.528%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.556     0.892    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=15, routed)          0.139     1.171    wrapper_inst/DistanceValue[4]
    SLICE_X38Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.216 r  wrapper_inst/SSD_output_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.268    wrapper_inst/SSD_output_OBUF[4]_inst_i_2_n_0
    SLICE_X38Y94         LUT4 (Prop_lut4_I0_O)        0.045     1.313 r  wrapper_inst/SSD_output_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.090     2.403    SSD_output_OBUF[4]
    V12                  OBUF (Prop_obuf_I_O)         1.301     3.705 r  SSD_output_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.705    SSD_output[4]
    V12                                                               r  SSD_output[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.847ns  (logic 1.444ns (50.722%)  route 1.403ns (49.278%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.557     0.893    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y97         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=8, routed)           0.383     1.416    wrapper_inst/DistanceValue[0]
    SLICE_X41Y94         LUT4 (Prop_lut4_I3_O)        0.045     1.461 r  wrapper_inst/SSD_output_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.020     2.481    SSD_output_OBUF[2]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.739 r  SSD_output_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.739    SSD_output[2]
    P14                                                               r  SSD_output[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin10_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 0.965ns (33.942%)  route 1.878ns (66.058%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.575     0.911    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y90         FDSE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.141     1.052 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.878     2.930    wrapper_inst/jb_pin10_iobuf/T
    W6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.754 r  wrapper_inst/jb_pin10_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.754    jb_pin10_io
    W6                                                                r  jb_pin10_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.901ns  (logic 1.462ns (50.380%)  route 1.440ns (49.620%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.556     0.892    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          0.237     1.269    wrapper_inst/DistanceValue[6]
    SLICE_X41Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.314 r  wrapper_inst/SSD_output_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.052     1.366    wrapper_inst/SSD_output_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.411 r  wrapper_inst/SSD_output_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.151     2.562    SSD_output_OBUF[3]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.793 r  SSD_output_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.793    SSD_output[3]
    R14                                                               r  SSD_output[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            jb_pin8_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.081ns  (logic 0.965ns (31.321%)  route 2.116ns (68.679%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.575     0.911    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y90         FDSE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.141     1.052 r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           2.116     3.168    wrapper_inst/jb_pin8_iobuf/T
    Y6                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.992 r  wrapper_inst/jb_pin8_iobuf/OBUFT/O
                         net (fo=1, unset)            0.000     3.992    jb_pin8_io
    Y6                                                                r  jb_pin8_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SSD_output[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.170ns  (logic 1.488ns (46.948%)  route 1.682ns (53.052%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.556     0.892    wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  wrapper_inst/SonarProjectSV_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=15, routed)          0.213     1.245    wrapper_inst/DistanceValue[1]
    SLICE_X41Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.290 r  wrapper_inst/SSD_output_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.049     1.339    wrapper_inst/SSD_output_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y94         LUT5 (Prop_lut5_I0_O)        0.045     1.384 r  wrapper_inst/SSD_output_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.420     2.804    SSD_output_OBUF[6]
    J15                  OBUF (Prop_obuf_I_O)         1.257     4.061 r  SSD_output_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.061    SSD_output[6]
    J15                                                               r  SSD_output[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ja_pin4_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pwm_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 1.570ns (32.690%)  route 3.232ns (67.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  ja_pin4_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/ja_pin4_iobuf/IO
    K14                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  wrapper_inst/ja_pin4_iobuf/IBUF/O
                         net (fo=1, routed)           3.232     4.801    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pwm
    SLICE_X35Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pwm_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.654     2.833    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pwm_delay_reg/C

Slack:                    inf
  Source:                 jb_pin3_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  jb_pin3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin3_iobuf/IO
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  wrapper_inst/jb_pin3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     1.573    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y28         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.628     2.807    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y28         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 jb_pin2_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.567ns  (logic 1.567ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  jb_pin2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin2_iobuf/IO
    W8                   IBUF (Prop_ibuf_I_O)         1.567     1.567 r  wrapper_inst/jb_pin2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     1.567    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y19         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        1.629     2.808    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y19         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jb_pin2_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.334ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  jb_pin2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin2_iobuf/IO
    W8                   IBUF (Prop_ibuf_I_O)         0.334     0.334 r  wrapper_inst/jb_pin2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.334    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y19         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.882     1.248    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y19         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 jb_pin3_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.340ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U7                                                0.000     0.000 r  jb_pin3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/jb_pin3_iobuf/IO
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  wrapper_inst/jb_pin3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.340    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y28         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.881     1.247    wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y28         FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodOLEDrgb_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 ja_pin4_io
                            (input port)
  Destination:            wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pwm_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.779ns  (logic 0.336ns (18.912%)  route 1.443ns (81.088%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  ja_pin4_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    wrapper_inst/ja_pin4_iobuf/IO
    K14                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  wrapper_inst/ja_pin4_iobuf/IBUF/O
                         net (fo=1, routed)           1.443     1.779    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pwm
    SLICE_X35Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pwm_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  wrapper_inst/SonarProjectSV_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1765, routed)        0.911     1.277    wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y105        FDRE                                         r  wrapper_inst/SonarProjectSV_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pwm_delay_reg/C





