{
  "config": {
    "gcc_elf": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/armgcc/debug/xspi_psram_polling_transfer_cm33_core0.elf",
    "clang_elf": "mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/armgcc/build_clang_debug/debug/xspi_psram_polling_transfer_cm33_core0.elf",
    "output_dir": null
  },
  "start_time": "2025-06-10T16:57:33.906510",
  "end_time": "2025-06-10T16:57:39.938865",
  "output_dir": "analysis_results_20250610_165733",
  "results": {
    "demo": {
      "status": "success",
      "output": "\ud83d\ude80 MIMXRT700 Peripheral Register Monitor Demonstration\n============================================================\n\n\ud83d\udcc1 File Status:\n   Analysis data: complete_enhanced_peripheral_analysis.json \u2705\n   GCC ELF: mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/armgcc/debug/xspi_psram_polling_transfer_cm33_core0.elf \u2705\n   Clang ELF: mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/armgcc/build_clang_debug/debug/xspi_psram_polling_transfer_cm33_core0.elf \u274c\n\ud83d\udcca Loading analysis data from complete_enhanced_peripheral_analysis.json\n   Total accesses: 601\n   Files analyzed: 7\n\u2705 Loaded 601 register accesses\n\n\ud83d\udcca PERIPHERAL ACCESS DISTRIBUTION\n==================================================\nPeripheral Access Counts:\n   XSPI2       : 306 accesses ( 50.9%)\n   CLKCTL0     : 147 accesses ( 24.5%)\n   IOPCTL2     :  42 accesses (  7.0%)\n   SYSCON0     :  42 accesses (  7.0%)\n   RSTCTL1     :  35 accesses (  5.8%)\n   IOPCTL0     :   8 accesses (  1.3%)\n   CLKCTL1     :   7 accesses (  1.2%)\n   RSTCTL      :   5 accesses (  0.8%)\n   MPU         :   4 accesses (  0.7%)\n   GPIO0       :   3 accesses (  0.5%)\n   XCACHE0     :   2 accesses (  0.3%)\n\nExecution Phase Distribution:\n   runtime     : 403 accesses ( 67.1%)\n   board_init  : 130 accesses ( 21.6%)\n   driver_init :  68 accesses ( 11.3%)\n\nAccess Type Distribution:\n   volatile_read       : 285 accesses ( 47.4%)\n   volatile_write      : 207 accesses ( 34.4%)\n   function_call_write : 109 accesses ( 18.1%)\n\n\ud83d\udd0d BIT FIELD ANALYSIS DEMONSTRATION\n==================================================\n\n\ud83d\udd04 REGISTER CHANGE EXAMPLE #1\n   Address: 0x40411000\n   Peripheral: XSPI2\n   Register: MCR\n   Description: XSPI2 Module Configuration - Reset and Disable\n   Before: 0x00000000 (         0)\n   After:  0x00004001 (     16385)\n   \ud83d\udcdd BIT CHANGES:\n      Bit  0: 0 \u2192 1 (SWRSTSD - Software Reset for Serial Flash Memory Domain (0=Deassert, 1=Reset))\n      Bit 14: 0 \u2192 1 (MDIS - Module Disable (0=Enable clocks, 1=Allow external logic to disable clocks))\n\n\ud83d\udd04 REGISTER CHANGE EXAMPLE #2\n   Address: 0x40001020\n   Peripheral: CLKCTL0\n   Register: PSCCTL4\n   Description: Clock Control - Enable System Cache\n   Before: 0x00000000 (         0)\n   After:  0x00000004 (         4)\n   \ud83d\udcdd BIT CHANGES:\n      Bit  2: 0 \u2192 1 (Bit 2)\n\n\ud83d\udd04 REGISTER CHANGE EXAMPLE #3\n   Address: 0x4000407C\n   Peripheral: IOPCTL0\n   Register: PIO0_31\n   Description: Pin Configuration - Function 6 with pull-up\n   Before: 0x00000000 (         0)\n   After:  0x00000116 (       278)\n   \ud83d\udcdd BIT CHANGES:\n      Bit  1: 0 \u2192 1 (FSEL[1] - Function Selector bit 1)\n      Bit  2: 0 \u2192 1 (FSEL[2] - Function Selector bit 2)\n      Bit  4: 0 \u2192 1 (PUPDENA - Pull-up/Pull-down Enable (0=Disable, 1=Enable))\n      Bit  8: 0 \u2192 1 (DRIVE0 - Drive Strength bit 0)\n\n\ud83c\udfaf CRITICAL REGISTER ANALYSIS\n==================================================\nFound 271 critical register writes\n\n\ud83d\udccb BOARD_INIT PHASE (112 accesses):\n     0: CLKCTL0  CLKSEL       - Clock source attachment\n     2: CLKCTL0  CLKSEL       - Clock source attachment\n     3: CLKCTL0  CLKSEL       - Clock source attachment\n     6: CLKCTL0  CLKDIV       - Clock divider configuration\n     7: IOPCTL0  PIO0_31      - Pin mux configuration for port 0 pin 31\n   ... and 107 more accesses\n\n\ud83d\udccb DRIVER_INIT PHASE (15 accesses):\n     5: CLKCTL0  PSCCTL4      - Enable CLKCTL0 functionality\n    10: XSPI2    MCR          - Initialize XSPI2 controller\n    16: CLKCTL0  PSCCTL5      - Enable CLKCTL0 functionality\n    20: XSPI2    MCR          - Initialize XSPI2 controller\n    26: CLKCTL0  REG_0x40     - Enable CLKCTL0 functionality\n   ... and 10 more accesses\n\n\ud83d\udccb RUNTIME PHASE (144 accesses):\n    55: XSPI2    MCR          - Module configuration\n    60: XSPI2    MCR          - Module configuration\n    65: XSPI2    MCR          - Module configuration\n    75: XSPI2    MCR          - Module configuration\n    85: XSPI2    MCR          - Module configuration\n   ... and 139 more accesses\n\n\u2696\ufe0f  TOOLCHAIN COMPARISON SIMULATION\n==================================================\nThis simulation shows how the monitor would compare\nregister access patterns between GCC and Clang compiled binaries:\n\n\ud83d\udcca Simulated Results:\n   GCC Compiled Binary:\n      Total register accesses: 601\n      XSPI2 accesses: 306 (50.9%)\n      CLKCTL0 accesses: 147 (24.5%)\n      Initialization time: ~2.3s\n\n   Clang Compiled Binary (projected):\n      Total register accesses: 598-605 (similar)\n      XSPI2 accesses: 304-308 (similar pattern)\n      CLKCTL0 accesses: 145-149 (similar pattern)\n      Initialization time: ~2.1-2.4s (potentially optimized)\n\n\ud83d\udd0d Expected Differences:\n   \u2022 Register access order may vary due to optimization\n   \u2022 Some redundant accesses might be eliminated\n   \u2022 Function inlining could change call stack traces\n   \u2022 Overall peripheral initialization should be identical\n\n\u2705 Key Validation Points:\n   \u2022 Same peripheral addresses accessed\n   \u2022 Same final register values achieved\n   \u2022 Same hardware initialization sequence\n   \u2022 Compatible with existing analysis framework\n\n\ud83c\udf89 DEMONSTRATION COMPLETE\n============================================================\nThe peripheral monitor is ready to analyze both GCC and Clang\ncompiled binaries when connected to actual MIMXRT700 hardware.\n\nNext steps for real hardware testing:\n1. Connect J-Link probe to MIMXRT700 target\n2. Build Clang version: cd mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/armgcc && make clang\n3. Run monitor: python mimxrt700_peripheral_monitor.py --probe <serial> --elf <elf_file>\n"
    },
    "advanced_analysis": {
      "status": "success",
      "output": "\ud83d\udcca Loaded analysis data: 601 accesses\n\n\ud83d\udd0d ANALYZING ACCESS PATTERNS\n==================================================\n\u2705 Analyzed 139 unique registers\n\n\ud83d\udd25 IDENTIFYING ACCESS HOTSPOTS\n==================================================\nTop 10 Most Accessed Registers:\n    1. XSPI2    MCR          - 306 accesses\n    2. SYSCON0  AHBMATPRIO   -  40 accesses\n    3. CLKCTL0  CLKSEL       -  35 accesses\n    4. CLKCTL0  CLKDIV       -  19 accesses\n    5. RSTCTL   PRSTCTL_CLR  -   5 accesses\n    6. CLKCTL0  PSCCTL5      -   5 accesses\n    7. CLKCTL0  REG_0x88     -   5 accesses\n    8. RSTCTL1  REG_0x28     -   5 accesses\n    9. CLKCTL0  REG_0x184    -   4 accesses\n   10. CLKCTL0  REG_0x188    -   4 accesses\n\n\ud83d\udcca PERIPHERAL DISTRIBUTION ANALYSIS\n==================================================\nPeripheral Statistics:\n   XSPI2     : 306 accesses,  1 registers, 2 phases\n   CLKCTL0   : 147 accesses, 58 registers, 3 phases\n   IOPCTL2   :  42 accesses, 42 registers, 1 phases\n   SYSCON0   :  42 accesses,  3 registers, 2 phases\n   RSTCTL1   :  35 accesses, 23 registers, 2 phases\n   IOPCTL0   :   8 accesses,  4 registers, 1 phases\n   CLKCTL1   :   7 accesses,  3 registers, 2 phases\n   RSTCTL    :   5 accesses,  1 registers, 2 phases\n   MPU       :   4 accesses,  2 registers, 1 phases\n   GPIO0     :   3 accesses,  1 registers, 1 phases\n   XCACHE0   :   2 accesses,  1 registers, 1 phases\n\n\u23f1\ufe0f  EXECUTION PHASE ANALYSIS\n==================================================\n\nBOARD_INIT Phase:\n   Total accesses: 139\n   Peripherals involved: 6\n   Unique registers: 58\n   Critical registers: 2\n   Top critical registers:\n      - CLKCTL0_CLKSEL\n      - CLKCTL0_CLKDIV\n\nDRIVER_INIT Phase:\n   Total accesses: 393\n   Peripherals involved: 6\n   Unique registers: 26\n   Critical registers: 2\n   Top critical registers:\n      - XSPI2_MCR\n      - SYSCON0_AHBMATPRIO\n\nRUNTIME Phase:\n   Total accesses: 457\n   Peripherals involved: 6\n   Unique registers: 67\n   Critical registers: 2\n   Top critical registers:\n      - XSPI2_MCR\n      - SYSCON0_AHBMATPRIO\n\n\ud83d\udcc8 GENERATING PERFORMANCE REPORT\n==================================================\n\n\ud83d\ude80 OPTIMIZATION OPPORTUNITY DETECTION\n==================================================\n\n1. REDUNDANT_WRITES\n   Description: Write-only registers with multiple writes may have redundancy\n   Affected registers: 2\n   Potential savings: 54 register writes\n      - CLKCTL0_CLKSEL\n      - CLKCTL0_CLKDIV\n\u2705 Performance report generated\n   Total registers analyzed: 139\n   Total accesses: 601\n   Average accesses per register: 4.3\n\n\ud83d\udcbe EXPORTING RESULTS\n==================================================\n\u2705 Results exported to: analysis_results_20250610_165733/advanced_analysis.json\n\n\ud83c\udf89 Advanced analysis completed successfully!\n"
    },
    "visualizations": {
      "status": "success",
      "output_dir": "analysis_results_20250610_165733/visualizations"
    }
  }
}