WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500380 heartbeat IPC: 3.9994 cumulative IPC: 3.9994 (Simulation time: 0 hr 3 min 11 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2500381 cumulative IPC: 3.9994 (Simulation time: 0 hr 3 min 11 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500381 (Simulation time: 0 hr 3 min 11 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9464682 heartbeat IPC: 1.4359 cumulative IPC: 1.4359 (Simulation time: 0 hr 10 min 6 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 15075248 heartbeat IPC: 1.78236 cumulative IPC: 1.59048 (Simulation time: 0 hr 16 min 3 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 22107449 heartbeat IPC: 1.42204 cumulative IPC: 1.53007 (Simulation time: 0 hr 22 min 21 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 27624706 heartbeat IPC: 1.8125 cumulative IPC: 1.59209 (Simulation time: 0 hr 25 min 44 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 34738005 heartbeat IPC: 1.40582 cumulative IPC: 1.55099 (Simulation time: 0 hr 28 min 19 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 32237625 cumulative IPC: 1.55099 (Simulation time: 0 hr 28 min 19 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 32237625 (Simulation time: 0 hr 28 min 19 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.55099 instructions: 50000000 cycles: 32237625
CPU 0 Branch Prediction Accuracy: 99.7918% MPKI: 0.0270201 Average ROB Occupancy at Mispredict: 338.753
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0270201
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     765227  HIT:     422677  MISS:     342550
LLC LOAD         ACCESS:     261459  HIT:     119523  MISS:     141936
LLC RFO          ACCESS:     249956  HIT:      56630  MISS:     193326
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     246263  HIT:     246256  MISS:          7
LLC TRANSLATION  ACCESS:       7549  HIT:        268  MISS:       7281
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 417.55 cycles
cpu0_DTLB TOTAL       ACCESS:   14822218  HIT:   14508234  MISS:     313984
cpu0_DTLB LOAD         ACCESS:   14822218  HIT:   14508234  MISS:     313984
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 22.4827 cycles
cpu0_ITLB TOTAL       ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB LOAD         ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   17830892  HIT:   13418917  MISS:    4411975
cpu0_L1D LOAD         ACCESS:   11652673  HIT:    9886148  MISS:    1766525
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6142898  HIT:    3532664  MISS:    2610234
cpu0_L1D TRANSLATION  ACCESS:      35321  HIT:        105  MISS:      35216
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.3809 cycles
cpu0_L1I TOTAL       ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I LOAD         ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     865897  HIT:     346740  MISS:     519157
cpu0_L2C LOAD         ACCESS:     357792  HIT:      96333  MISS:     261459
cpu0_L2C RFO          ACCESS:     250802  HIT:        843  MISS:     249959
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     249699  HIT:     249509  MISS:        190
cpu0_L2C TRANSLATION  ACCESS:       7604  HIT:         55  MISS:       7549
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 296.173 cycles
cpu0_STLB TOTAL       ACCESS:      12849  HIT:       7809  MISS:       5040
cpu0_STLB LOAD         ACCESS:      12849  HIT:       7809  MISS:       5040
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1379.1 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      74011
  ROW_BUFFER_MISS:     268194
 AVG DBUS CONGESTED CYCLE:    3.96607
 WQ ROW_BUFFER_HIT:       7442
  ROW_BUFFER_MISS:     180642  FULL:          0

