// Seed: 3041931133
module module_0 (
    input id_2,
    input logic id_3,
    output id_4
);
  assign id_1 = id_2;
  reg id_5;
  assign id_5 = 1'b0;
  reg   id_6 = 1;
  reg   id_7 = id_4;
  logic id_8;
  initial begin
    #1;
    if (1) id_5 <= id_1;
    id_7 <= 1'h0;
    if (id_6) begin
      id_2 <= id_6;
      id_3 = 1;
    end else id_1 <= id_7;
  end
endmodule
