
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.H9dRgv
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
xhub::refresh_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 2596.020 ; gain = 0.035 ; free physical = 2237 ; free virtual = 7722
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.WWw7Js/xdc/top_level.xdc
# read_verilog -sv /tmp/tmp.WWw7Js/src/udp_tx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/arp_rx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/udp_rx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/debouncer.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/ether.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/top_level.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/firewall.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/ip_tx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/ether_tx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/divider.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/crc32.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/cksum.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/ethernet_rx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/ip_rx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/ethertype.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/bland_cksum.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/network_tx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/framebuffer.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/bitorder.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.WWw7Js/src/network_rx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/network_stack.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/transport_rx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/data_store_tx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/transport_tx.sv
# read_verilog -sv /tmp/tmp.WWw7Js/src/data_store_rx.sv
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2044061
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_tx.sv:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_tx.sv:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_tx.sv:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_tx.sv:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_tx.sv:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_rx.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_rx.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_rx.sv:18]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'udp_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/udp_rx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'debouncer' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/debouncer.sv:11]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'debouncer' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/debouncer.sv:12]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ether.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ether.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ether.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ether.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ether.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/firewall.sv:13]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/firewall.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/firewall.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/firewall.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'firewall' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/firewall.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:18]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:26]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_tx.sv:29]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ether_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ether_tx.sv:20]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:17]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:18]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:19]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:20]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:21]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:22]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:23]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:25]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:26]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:27]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:28]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'internet_protocol_rx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ip_rx.sv:29]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ethertype' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ethertype.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'ethertype' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/ethertype.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bland_cksum' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/bland_cksum.sv:16]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bitorder' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/bitorder.sv:14]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'bitorder' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/bitorder.sv:15]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/network_stack.sv:24]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/network_stack.sv:117]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/network_stack.sv:118]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/network_stack.sv:119]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/network_stack.sv:120]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/network_stack.sv:121]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/network_stack.sv:122]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'network_stack' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/network_stack.sv:124]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'data_store_tx' with formal parameter declaration list [/tmp/tmp.WWw7Js/src/data_store_tx.sv:17]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2596.023 ; gain = 0.000 ; free physical = 337 ; free virtual = 5822
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.WWw7Js/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.WWw7Js/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.WWw7Js/src/divider.sv:69]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/tmp/tmp.WWw7Js/src/debouncer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [/tmp/tmp.WWw7Js/src/debouncer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'network_stack' [/tmp/tmp.WWw7Js/src/network_stack.sv:4]
	Parameter N bound to: 2 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ethernet_rx' [/tmp/tmp.WWw7Js/src/ethernet_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ether' [/tmp/tmp.WWw7Js/src/ether.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ether' (0#1) [/tmp/tmp.WWw7Js/src/ether.sv:5]
INFO: [Synth 8-6157] synthesizing module 'bitorder' [/tmp/tmp.WWw7Js/src/bitorder.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitorder' (0#1) [/tmp/tmp.WWw7Js/src/bitorder.sv:5]
INFO: [Synth 8-6157] synthesizing module 'firewall' [/tmp/tmp.WWw7Js/src/firewall.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'firewall' (0#1) [/tmp/tmp.WWw7Js/src/firewall.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ethertype' [/tmp/tmp.WWw7Js/src/ethertype.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ethertype' (0#1) [/tmp/tmp.WWw7Js/src/ethertype.sv:5]
INFO: [Synth 8-6157] synthesizing module 'cksum' [/tmp/tmp.WWw7Js/src/cksum.sv:4]
INFO: [Synth 8-6157] synthesizing module 'crc32' [/tmp/tmp.WWw7Js/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'crc32' (0#1) [/tmp/tmp.WWw7Js/src/crc32.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'cksum' (0#1) [/tmp/tmp.WWw7Js/src/cksum.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_rx' (0#1) [/tmp/tmp.WWw7Js/src/ethernet_rx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'network_rx' [/tmp/tmp.WWw7Js/src/network_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'internet_protocol_rx' [/tmp/tmp.WWw7Js/src/ip_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bland_cksum' [/tmp/tmp.WWw7Js/src/bland_cksum.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bland_cksum' (0#1) [/tmp/tmp.WWw7Js/src/bland_cksum.sv:5]
WARNING: [Synth 8-7071] port 'init_valid' of module 'bland_cksum' is unconnected for instance 'ip_sum' [/tmp/tmp.WWw7Js/src/ip_rx.sv:43]
WARNING: [Synth 8-7071] port 'init_data' of module 'bland_cksum' is unconnected for instance 'ip_sum' [/tmp/tmp.WWw7Js/src/ip_rx.sv:43]
WARNING: [Synth 8-7023] instance 'ip_sum' of module 'bland_cksum' has 8 connections declared, but only 6 given [/tmp/tmp.WWw7Js/src/ip_rx.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'internet_protocol_rx' (0#1) [/tmp/tmp.WWw7Js/src/ip_rx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'arp_rx' [/tmp/tmp.WWw7Js/src/arp_rx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arp_rx' (0#1) [/tmp/tmp.WWw7Js/src/arp_rx.sv:5]
WARNING: [Synth 8-7071] port 'axiod' of module 'arp_rx' is unconnected for instance 'arp_mod' [/tmp/tmp.WWw7Js/src/network_rx.sv:45]
WARNING: [Synth 8-7023] instance 'arp_mod' of module 'arp_rx' has 6 connections declared, but only 5 given [/tmp/tmp.WWw7Js/src/network_rx.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'network_rx' (0#1) [/tmp/tmp.WWw7Js/src/network_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'transport_rx' [/tmp/tmp.WWw7Js/src/transport_rx.sv:6]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_rx' [/tmp/tmp.WWw7Js/src/udp_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'udp_rx' (0#1) [/tmp/tmp.WWw7Js/src/udp_rx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'transport_rx' (0#1) [/tmp/tmp.WWw7Js/src/transport_rx.sv:6]
INFO: [Synth 8-6157] synthesizing module 'data_store_rx' [/tmp/tmp.WWw7Js/src/data_store_rx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.WWw7Js/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.WWw7Js/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'data_store_rx' (0#1) [/tmp/tmp.WWw7Js/src/data_store_rx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'data_store_tx' [/tmp/tmp.WWw7Js/src/data_store_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
	Parameter DATA_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_store_tx' (0#1) [/tmp/tmp.WWw7Js/src/data_store_tx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ether_tx' [/tmp/tmp.WWw7Js/src/ether_tx.sv:5]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.WWw7Js/src/ether_tx.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'ether_tx' (0#1) [/tmp/tmp.WWw7Js/src/ether_tx.sv:5]
INFO: [Synth 8-6157] synthesizing module 'network_tx' [/tmp/tmp.WWw7Js/src/network_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'internet_protocol_tx' [/tmp/tmp.WWw7Js/src/ip_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'axiid' does not match port width (2) of module 'bland_cksum' [/tmp/tmp.WWw7Js/src/ip_tx.sv:50]
WARNING: [Synth 8-7071] port 'axiov' of module 'bland_cksum' is unconnected for instance 'udp_cksum' [/tmp/tmp.WWw7Js/src/ip_tx.sv:46]
WARNING: [Synth 8-7023] instance 'udp_cksum' of module 'bland_cksum' has 8 connections declared, but only 7 given [/tmp/tmp.WWw7Js/src/ip_tx.sv:46]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.WWw7Js/src/ip_tx.sv:96]
INFO: [Synth 8-6155] done synthesizing module 'internet_protocol_tx' (0#1) [/tmp/tmp.WWw7Js/src/ip_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'network_tx' (0#1) [/tmp/tmp.WWw7Js/src/network_tx.sv:4]
INFO: [Synth 8-6157] synthesizing module 'transport_tx' [/tmp/tmp.WWw7Js/src/transport_tx.sv:6]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [/tmp/tmp.WWw7Js/src/udp_tx.sv:4]
	Parameter N bound to: 2 - type: integer 
WARNING: [Synth 8-689] width (32) of port connection 'axiid' does not match port width (2) of module 'bland_cksum' [/tmp/tmp.WWw7Js/src/udp_tx.sv:43]
WARNING: [Synth 8-7071] port 'axiov' of module 'bland_cksum' is unconnected for instance 'udp_cksum' [/tmp/tmp.WWw7Js/src/udp_tx.sv:39]
WARNING: [Synth 8-7023] instance 'udp_cksum' of module 'bland_cksum' has 8 connections declared, but only 7 given [/tmp/tmp.WWw7Js/src/udp_tx.sv:39]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.WWw7Js/src/udp_tx.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (0#1) [/tmp/tmp.WWw7Js/src/udp_tx.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'transport_tx' (0#1) [/tmp/tmp.WWw7Js/src/transport_tx.sv:6]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.WWw7Js/src/network_stack.sv:325]
INFO: [Synth 8-6155] done synthesizing module 'network_stack' (0#1) [/tmp/tmp.WWw7Js/src/network_stack.sv:4]
WARNING: [Synth 8-7071] port 'axiov' of module 'network_stack' is unconnected for instance 'da_net' [/tmp/tmp.WWw7Js/src/top_level.sv:55]
WARNING: [Synth 8-7071] port 'axiod' of module 'network_stack' is unconnected for instance 'da_net' [/tmp/tmp.WWw7Js/src/top_level.sv:55]
WARNING: [Synth 8-7023] instance 'da_net' of module 'network_stack' has 17 connections declared, but only 15 given [/tmp/tmp.WWw7Js/src/top_level.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.WWw7Js/src/top_level.sv:4]
WARNING: [Synth 8-3848] Net arp_axiov in module/entity network_tx does not have driver. [/tmp/tmp.WWw7Js/src/network_tx.sv:18]
WARNING: [Synth 8-3848] Net arp_axiod in module/entity network_tx does not have driver. [/tmp/tmp.WWw7Js/src/network_tx.sv:19]
WARNING: [Synth 8-3848] Net arp_axi_last in module/entity network_tx does not have driver. [/tmp/tmp.WWw7Js/src/network_tx.sv:18]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [/tmp/tmp.WWw7Js/src/network_stack.sv:319]
WARNING: [Synth 8-6014] Unused sequential element byte_count_reg was removed.  [/tmp/tmp.WWw7Js/src/network_stack.sv:320]
WARNING: [Synth 8-7129] Port clk in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiiv in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiid[1] in module arp_rx is either unconnected or has no load
WARNING: [Synth 8-7129] Port axiid[0] in module arp_rx is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2596.023 ; gain = 0.000 ; free physical = 1425 ; free virtual = 6912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2596.023 ; gain = 0.000 ; free physical = 1425 ; free virtual = 6911
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2596.023 ; gain = 0.000 ; free physical = 1425 ; free virtual = 6911
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2596.023 ; gain = 0.000 ; free physical = 1417 ; free virtual = 6903
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.WWw7Js/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.WWw7Js/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.WWw7Js/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2660.039 ; gain = 0.000 ; free physical = 1331 ; free virtual = 6818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.039 ; gain = 0.000 ; free physical = 1331 ; free virtual = 6818
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1408 ; free virtual = 6895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1408 ; free virtual = 6895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1408 ; free virtual = 6895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ether'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ether_tx'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'network_stack'
INFO: [Synth 8-802] inferred FSM for state register 'test_count_reg' in module 'top_level'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WAITING |                               00 |                               00
                   INTRO |                               01 |                               01
           FALSE_CARRIER |                               10 |                               11
                 CONTENT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ether'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 | 00000000000000000000000000000000
           SEND_PREAMBLE |                           000010 | 00000000000000000000000000000001
                SEND_SFD |                           000100 | 00000000000000000000000000000010
           SEND_DEST_MAC |                           001000 | 00000000000000000000000000000011
            SEND_SRC_MAC |                           010000 | 00000000000000000000000000000100
               SEND_TYPE |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ether_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             TX_ETHERNET |                              000 |                              000
              TX_NETWORK |                              001 |                              001
            TX_TRANSPORT |                              010 |                              010
                 TX_DATA |                              011 |                              011
       TX_ETHERNET_CKSUM |                              100 |                              100
      TX_INTERPACKET_GAP |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'sequential' in module 'network_stack'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
*
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE2 |                              011 |                              011
                 iSTATE3 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
                 iSTATE5 |                              110 |                              110
                 iSTATE6 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'test_count_reg' using encoding 'sequential' in module 'top_level'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1397 ; free virtual = 6884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 2     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 4     
	   2 Input   17 Bit       Adders := 12    
	   4 Input   17 Bit       Adders := 6     
	   4 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 7     
	   5 Input   16 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 9     
	   2 Input    2 Bit       Adders := 10    
+---XORs : 
	   2 Input     16 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 27    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 52    
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   48 Bit        Muxes := 9     
	   2 Input   32 Bit        Muxes := 6     
	  11 Input   32 Bit        Muxes := 1     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 44    
	   3 Input   16 Bit        Muxes := 4     
	   4 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 2     
	   7 Input   16 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 15    
	   8 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 26    
	   7 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	  10 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 46    
	   4 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 119   
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 11    
	  14 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 23    
	  10 Input    1 Bit        Muxes := 9     
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element data_store/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element data_store/BRAM_reg was removed. 
WARNING: [Synth 8-3332] Sequential element (ethermod/FSM_sequential_state_reg[1]) is unused and will be removed from module ethernet_rx.
WARNING: [Synth 8-3332] Sequential element (ethermod/FSM_sequential_state_reg[0]) is unused and will be removed from module ethernet_rx.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1374 ; free virtual = 6869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|da_net/data_out | data_store/BRAM_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1261 ; free virtual = 6756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1257 ; free virtual = 6752
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|da_net/data_out | data_store/BRAM_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1255 ; free virtual = 6749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1255 ; free virtual = 6749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1255 ; free virtual = 6749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1255 ; free virtual = 6749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1255 ; free virtual = 6749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1255 ; free virtual = 6749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1255 ; free virtual = 6749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    99|
|3     |LUT1       |    42|
|4     |LUT2       |   202|
|5     |LUT3       |   126|
|6     |LUT4       |   191|
|7     |LUT5       |   116|
|8     |LUT6       |   200|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |     7|
|11    |MUXF8      |     2|
|12    |RAMB18E1   |     1|
|13    |FDRE       |   332|
|14    |FDSE       |    43|
|15    |IBUF       |     3|
|16    |OBUF       |     5|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1255 ; free virtual = 6749
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2660.039 ; gain = 0.000 ; free physical = 1303 ; free virtual = 6798
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2660.039 ; gain = 64.016 ; free physical = 1303 ; free virtual = 6798
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2660.039 ; gain = 0.000 ; free physical = 1396 ; free virtual = 6891
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.WWw7Js/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.WWw7Js/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.039 ; gain = 0.000 ; free physical = 1332 ; free virtual = 6823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 348946b4
INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 2660.039 ; gain = 64.020 ; free physical = 1546 ; free virtual = 7037
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2724.070 ; gain = 64.031 ; free physical = 1544 ; free virtual = 7035

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 1186db264

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2765.883 ; gain = 41.812 ; free physical = 1247 ; free virtual = 6739

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1186db264

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2979.852 ; gain = 0.000 ; free physical = 1032 ; free virtual = 6524
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 161728d19

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2979.852 ; gain = 0.000 ; free physical = 1032 ; free virtual = 6524
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13f0aa091

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2979.852 ; gain = 0.000 ; free physical = 1032 ; free virtual = 6524
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13f0aa091

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3011.867 ; gain = 32.016 ; free physical = 1032 ; free virtual = 6523
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13f0aa091

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3011.867 ; gain = 32.016 ; free physical = 1032 ; free virtual = 6523
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13f0aa091

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3011.867 ; gain = 32.016 ; free physical = 1032 ; free virtual = 6523
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3011.867 ; gain = 0.000 ; free physical = 1032 ; free virtual = 6523
Ending Logic Optimization Task | Checksum: 1113560fc

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3011.867 ; gain = 32.016 ; free physical = 1032 ; free virtual = 6523

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1665f4b4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1240 ; free virtual = 6732
Ending Power Optimization Task | Checksum: 1665f4b4e

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3187.922 ; gain = 176.055 ; free physical = 1244 ; free virtual = 6735

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1935c726a

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1033 ; free virtual = 6525
Ending Final Cleanup Task | Checksum: 1935c726a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1233 ; free virtual = 6725

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1233 ; free virtual = 6725
Ending Netlist Obfuscation Task | Checksum: 1935c726a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1233 ; free virtual = 6725
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3187.922 ; gain = 527.883 ; free physical = 1233 ; free virtual = 6725
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1181 ; free virtual = 6673
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 106668e9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1181 ; free virtual = 6673
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1181 ; free virtual = 6673

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5c4393a

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1212 ; free virtual = 6704

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1acf836ae

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1239 ; free virtual = 6731

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1acf836ae

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1239 ; free virtual = 6731
Phase 1 Placer Initialization | Checksum: 1acf836ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1239 ; free virtual = 6731

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ea0d75da

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1235 ; free virtual = 6727

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1093f03b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1236 ; free virtual = 6727

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1093f03b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1236 ; free virtual = 6727

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 34 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 13 nets or LUTs. Breaked 0 LUT, combined 13 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1211 ; free virtual = 6703

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             13  |                    13  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             13  |                    13  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c83140c2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1211 ; free virtual = 6703
Phase 2.4 Global Placement Core | Checksum: 22507d365

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1211 ; free virtual = 6703
Phase 2 Global Placement | Checksum: 22507d365

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1211 ; free virtual = 6703

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1abdb29ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1212 ; free virtual = 6704

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dbf1d00c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1211 ; free virtual = 6703

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ec278c20

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1211 ; free virtual = 6703

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19647d686

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1211 ; free virtual = 6703

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 240a93a8e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18202c2df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: dbe21065

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702
Phase 3 Detail Placement | Checksum: dbe21065

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11cc8df8e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.894 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a4a19142

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1209 ; free virtual = 6701
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1014ba44a

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1209 ; free virtual = 6701
Phase 4.1.1.1 BUFG Insertion | Checksum: 11cc8df8e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1209 ; free virtual = 6701

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.894. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 10327b6fb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1209 ; free virtual = 6701

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1209 ; free virtual = 6701
Phase 4.1 Post Commit Optimization | Checksum: 10327b6fb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1209 ; free virtual = 6701

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10327b6fb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 10327b6fb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702
Phase 4.3 Placer Reporting | Checksum: 10327b6fb

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16ddf901c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702
Ending Placer Task | Checksum: df0d99a0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1210 ; free virtual = 6702
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 51d3217 ConstDB: 0 ShapeSum: d9f06789 RouteDB: 0
Post Restoration Checksum: NetGraph: 10d7a209 NumContArr: 98da5429 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: a9b1f632

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1071 ; free virtual = 6563

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a9b1f632

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6530

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a9b1f632

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1038 ; free virtual = 6530
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15974fd6e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1026 ; free virtual = 6518
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.949  | TNS=0.000  | WHS=-0.150 | THS=-13.500|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 954
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 954
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 187e1caee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1026 ; free virtual = 6517

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 187e1caee

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1026 ; free virtual = 6517
Phase 3 Initial Routing | Checksum: 186360a1d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1024 ; free virtual = 6516

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c577660a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.781  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 17f3c53bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515
Phase 4 Rip-up And Reroute | Checksum: 17f3c53bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17f3c53bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17f3c53bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515
Phase 5 Delay and Skew Optimization | Checksum: 17f3c53bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e87ede16

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.869  | TNS=0.000  | WHS=0.137  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18bc2b553

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515
Phase 6 Post Hold Fix | Checksum: 18bc2b553

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1023 ; free virtual = 6515

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0933107 %
  Global Horizontal Routing Utilization  = 0.115516 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17c2f6094

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1022 ; free virtual = 6514

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17c2f6094

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1021 ; free virtual = 6513

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10981af96

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1021 ; free virtual = 6513

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.869  | TNS=0.000  | WHS=0.137  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10981af96

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1024 ; free virtual = 6516
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1065 ; free virtual = 6557

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3187.922 ; gain = 0.000 ; free physical = 1065 ; free virtual = 6557
# write_bitstream -force /tmp/tmp.WWw7Js/obj/out.bit
Command: write_bitstream -force /tmp/tmp.WWw7Js/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.WWw7Js/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3350.320 ; gain = 162.398 ; free physical = 1021 ; free virtual = 6517
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 12:39:47 2022...
