#-----------------------------------------------------------
# xsim v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Apr 19 20:37:05 2022
# Process ID: 25456
# Current directory: E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/eucDis/xsim_script.tcl}
# Log file: E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/xsim.log
# Journal file: E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/eucDis/xsim_script.tcl
# xsim {eucDis} -autoloadwcfg -tclbatch {eucDis.tcl}
Time resolution is 1 ps
source eucDis.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "134185000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 134245 ns : File "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis.autotb.v" Line 350
## quit
INFO: [Common 17-206] Exiting xsim at Tue Apr 19 20:37:10 2022...
