INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Music_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Music_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Divide_by12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide_by12
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Music.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Music
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sim_1/new/Clock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_tb
INFO: [VRFC 10-2458] undeclared symbol AUD_PWM, assumed default net type wire [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sim_1/new/Clock_tb.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
