// Seed: 3669323605
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  wor   id_2,
    output tri   id_3,
    output tri   id_4,
    input  wand  id_5,
    output wire  id_6,
    input  tri1  id_7,
    input  wor   id_8,
    input  tri   id_9,
    input  uwire id_10,
    output tri0  id_11
);
  wire id_13 = $display(1);
  wire id_14;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input logic id_2,
    output wor id_3,
    output uwire id_4,
    input logic id_5,
    input uwire id_6,
    output logic id_7,
    output wire id_8,
    input supply0 id_9,
    input supply1 id_10,
    input tri id_11,
    inout tri id_12
);
  id_14(
      id_5, 1'b0, id_7
  );
  initial begin : LABEL_0
    if (1 == id_0) id_7 <= id_2;
    else disable id_15;
  end
  wire id_16;
  assign id_8 = id_0;
  integer id_17 = id_0;
  assign id_8 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_17,
      id_6,
      id_17,
      id_4,
      id_9,
      id_8,
      id_12,
      id_17,
      id_17,
      id_9,
      id_8
  );
endmodule
