<map id="Graphical Class Hierarchy" name="Graphical Class Hierarchy">
<area shape="rect" id="node1" href="$structaxi__dma_1_1block__template.html" title="Template class for the axi_dma block, containing accessors for all its registers." alt="" coords="199,195,363,235"/>
<area shape="rect" id="node2" href="$classudmaio_1_1_uio_axi_dma_if.html" title="Interface to AXI DMA Core." alt="" coords="465,203,607,228"/>
<area shape="rect" id="node3" title=" " alt="" coords="5,145,137,171"/>
<area shape="rect" id="node4" href="$classudmaio_1_1_data_handler_abstract.html" title="Base class to implement a DMA data reception handler." alt="" coords="185,260,376,285"/>
<area shape="rect" id="node6" href="$classudmaio_1_1_dma_buffer_abstract.html" title="Base class for DMA data buffer." alt="" coords="191,76,371,101"/>
<area shape="rect" id="node10" href="$classudmaio_1_1_uio_if.html" title="Base class for UIO interfaces." alt="" coords="231,145,330,171"/>
<area shape="rect" id="node5" href="$classudmaio_1_1_data_handler_sync.html" title="Synchronous data handler with blocking read interface." alt="" coords="451,260,621,285"/>
<area shape="rect" id="node7" href="$classudmaio_1_1_fpga_mem_buffer_over_axi.html" title="DMA data buffer accessed over AXI/UIO, described w/ explicit address &amp; size." alt="" coords="432,104,640,129"/>
<area shape="rect" id="node8" href="$classudmaio_1_1_fpga_mem_buffer_over_xdma.html" title="DMA data buffer accessed over XDMA using the xdma c2h0 stream channel." alt="" coords="424,5,648,31"/>
<area shape="rect" id="node9" href="$classudmaio_1_1_u_dma_buf.html" title="DMA data buffer accessed over AXI/UIO, implemented w/ udmabuf (see https://github...." alt="" coords="473,55,599,80"/>
<area shape="rect" id="node11" href="$classudmaio_1_1_uio_mem_sgdma.html" title="Interface to AXI DMA scatter&#45;gather buffers &amp; descriptors Uses a UioIf to access DMA descriptor memor..." alt="" coords="456,153,616,179"/>
</map>
