read_verilog CHIP.v
current_design [get_designs CHIP]
source CHIP_syn.sdc
compile
write_sdf -version 2.1 CHIP_syn.sdf
write -format verilog -hier -output CHIP_syn.v
write -format ddc     -hier -output CHIP_syn.ddc
report_area
report_timing
