Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P3/quartus/nios0/nios0.qsys --synthesis=VERILOG --output-directory=/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P3/quartus/nios0/nios0/synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading nios0/nios0.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 15.0]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding uart_command [altera_avalon_pio 15.0]
Progress: Parameterizing module uart_command
Progress: Adding uart_options [altera_avalon_pio 15.0]
Progress: Parameterizing module uart_options
Progress: Adding uart_rx_data [altera_avalon_pio 15.0]
Progress: Parameterizing module uart_rx_data
Progress: Adding vga_data [altera_avalon_pio 15.0]
Progress: Parameterizing module vga_data
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios0.uart_command: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios0.uart_rx_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios0: Generating nios0 "nios0" for QUARTUS_SYNTH
Info: jtag_uart_0: Starting RTL generation for module 'nios0_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios0_jtag_uart_0 --dir=/tmp/alt7742_5178638726132245692.dir/0001_jtag_uart_0_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7742_5178638726132245692.dir/0001_jtag_uart_0_gen//nios0_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios0_jtag_uart_0'
Info: jtag_uart_0: "nios0" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2_gen2_0: "nios0" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios0_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios0_onchip_memory2_0 --dir=/tmp/alt7742_5178638726132245692.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7742_5178638726132245692.dir/0002_onchip_memory2_0_gen//nios0_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios0_onchip_memory2_0'
Info: onchip_memory2_0: "nios0" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: uart_command: Starting RTL generation for module 'nios0_uart_command'
Info: uart_command:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios0_uart_command --dir=/tmp/alt7742_5178638726132245692.dir/0003_uart_command_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7742_5178638726132245692.dir/0003_uart_command_gen//nios0_uart_command_component_configuration.pl  --do_build_sim=0  ]
Info: uart_command: Done RTL generation for module 'nios0_uart_command'
Info: uart_command: "nios0" instantiated altera_avalon_pio "uart_command"
Info: uart_options: Starting RTL generation for module 'nios0_uart_options'
Info: uart_options:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios0_uart_options --dir=/tmp/alt7742_5178638726132245692.dir/0004_uart_options_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7742_5178638726132245692.dir/0004_uart_options_gen//nios0_uart_options_component_configuration.pl  --do_build_sim=0  ]
Info: uart_options: Done RTL generation for module 'nios0_uart_options'
Info: uart_options: "nios0" instantiated altera_avalon_pio "uart_options"
Info: uart_rx_data: Starting RTL generation for module 'nios0_uart_rx_data'
Info: uart_rx_data:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios0_uart_rx_data --dir=/tmp/alt7742_5178638726132245692.dir/0005_uart_rx_data_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7742_5178638726132245692.dir/0005_uart_rx_data_gen//nios0_uart_rx_data_component_configuration.pl  --do_build_sim=0  ]
Info: uart_rx_data: Done RTL generation for module 'nios0_uart_rx_data'
Info: uart_rx_data: "nios0" instantiated altera_avalon_pio "uart_rx_data"
Info: vga_data: Starting RTL generation for module 'nios0_vga_data'
Info: vga_data:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/perl/bin/perl -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guiga/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios0_vga_data --dir=/tmp/alt7742_5178638726132245692.dir/0006_vga_data_gen/ --quartus_dir=/home/guiga/altera/15.0/quartus --verilog --config=/tmp/alt7742_5178638726132245692.dir/0006_vga_data_gen//nios0_vga_data_component_configuration.pl  --do_build_sim=0  ]
Info: vga_data: Done RTL generation for module 'nios0_vga_data'
Info: vga_data: "nios0" instantiated altera_avalon_pio "vga_data"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios0" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios0" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'nios0_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/guiga/altera/15.0/quartus/linux64/eperlcmd -I /home/guiga/altera/15.0/quartus/linux64/perl/lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/europa -I /home/guiga/altera/15.0/quartus/sopc_builder/bin/perl_lib -I /home/guiga/altera/15.0/quartus/sopc_builder/bin -I /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/guiga/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios0_nios2_gen2_0_cpu --dir=/tmp/alt7742_5178638726132245692.dir/0009_cpu_gen/ --quartus_bindir=/home/guiga/altera/15.0/quartus/linux64 --verilog --config=/tmp/alt7742_5178638726132245692.dir/0009_cpu_gen//nios0_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.07.30 20:48:22 (*) Starting Nios II generation
Info: cpu: # 2018.07.30 20:48:22 (*)   Checking for plaintext license.
Info: cpu: # 2018.07.30 20:48:24 (*)   Plaintext license not found.
Info: cpu: # 2018.07.30 20:48:24 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.07.30 20:48:24 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.07.30 20:48:24 (*)   Creating all objects for CPU
Info: cpu: # 2018.07.30 20:48:25 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.07.30 20:48:25 (*)   Creating plain-text RTL
Info: cpu: # 2018.07.30 20:48:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'nios0_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P3/quartus/nios0/nios0/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: nios0: Done "nios0" with 25 modules, 38 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
