Flow report for Controladora
Wed Jul  2 12:04:42 2025
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Flow Summary                                                                       ;
+-----------------------------------+------------------------------------------------+
; Flow Status                       ; Successful - Wed Jul  2 12:04:39 2025          ;
; Quartus Prime Version             ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name                     ; Controladora                                   ;
; Top-level Entity Name             ; Controladora                                   ;
; Family                            ; Arria II GX                                    ;
; Logic utilization                 ; < 1 %                                          ;
;     Combinational ALUTs           ; 10 / 36,100 ( < 1 % )                          ;
;     Memory ALUTs                  ; 0 / 18,050 ( 0 % )                             ;
;     Dedicated logic registers     ; 8 / 36,100 ( < 1 % )                           ;
; Total registers                   ; 8                                              ;
; Total pins                        ; 13 / 176 ( 7 % )                               ;
; Total virtual pins                ; 0                                              ;
; Total block memory bits           ; 0 / 2,939,904 ( 0 % )                          ;
; DSP block 18-bit elements         ; 0 / 232 ( 0 % )                                ;
; Total GXB Receiver Channel PCS    ; 0 / 4 ( 0 % )                                  ;
; Total GXB Receiver Channel PMA    ; 0 / 4 ( 0 % )                                  ;
; Total GXB Transmitter Channel PCS ; 0 / 4 ( 0 % )                                  ;
; Total GXB Transmitter Channel PMA ; 0 / 4 ( 0 % )                                  ;
; Total PLLs                        ; 0 / 4 ( 0 % )                                  ;
; Total DLLs                        ; 0 / 2 ( 0 % )                                  ;
; Device                            ; EP2AGX45CU17I3                                 ;
; Timing Models                     ; Final                                          ;
+-----------------------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/02/2025 12:04:13 ;
; Main task         ; Compilation         ;
; Revision Name     ; Controladora        ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                        ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name ; Section Id ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID               ; 229549751447511.175146865344319        ; --            ; --          ; --         ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; --          ; Top        ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                           ; --            ; --          ; --         ;
+-------------------------------------+----------------------------------------+---------------+-------------+------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 491 MB              ; 00:00:28                           ;
; Fitter               ; 00:00:11     ; 1.0                     ; 1256 MB             ; 00:00:13                           ;
; Assembler            ; 00:00:03     ; 1.0                     ; 465 MB              ; 00:00:02                           ;
; Timing Analyzer      ; 00:00:02     ; 1.0                     ; 601 MB              ; 00:00:02                           ;
; Total                ; 00:00:26     ; --                      ; --                  ; 00:00:45                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                    ;
+----------------------+------------------+--------------------+--------------------+----------------+
; Module Name          ; Machine Hostname ; OS Name            ; OS Version         ; Processor type ;
+----------------------+------------------+--------------------+--------------------+----------------+
; Analysis & Synthesis ; rocket           ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; Fitter               ; rocket           ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; Assembler            ; rocket           ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
; Timing Analyzer      ; rocket           ; \S{PRETTY_NAME} \r ; \S{PRETTY_NAME} \r ; x86_64         ;
+----------------------+------------------+--------------------+--------------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Controladora -c Controladora
quartus_fit --read_settings_files=off --write_settings_files=off Controladora -c Controladora
quartus_asm --read_settings_files=off --write_settings_files=off Controladora -c Controladora
quartus_sta Controladora -c Controladora



