Classic Timing Analyzer report for problem2
Sun Mar 06 00:24:21 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                             ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.196 ns    ; w[3]       ; y[0]$latch ; --         ; w[2]     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.358 ns    ; y[0]$latch ; y[0]       ; w[3]       ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.692 ns   ; w[0]       ; y[0]$latch ; --         ; w[3]     ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; w[2]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; w[0]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; w[1]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; w[3]            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; 3.196 ns   ; w[3] ; y[0]$latch ; w[2]     ;
; N/A   ; None         ; 3.003 ns   ; w[3] ; y[0]$latch ; w[0]     ;
; N/A   ; None         ; 2.679 ns   ; w[1] ; y[1]$latch ; w[2]     ;
; N/A   ; None         ; 2.577 ns   ; w[1] ; y[0]$latch ; w[2]     ;
; N/A   ; None         ; 2.486 ns   ; w[1] ; y[1]$latch ; w[0]     ;
; N/A   ; None         ; 2.447 ns   ; w[0] ; y[1]$latch ; w[2]     ;
; N/A   ; None         ; 2.384 ns   ; w[1] ; y[0]$latch ; w[0]     ;
; N/A   ; None         ; 2.351 ns   ; w[0] ; y[0]$latch ; w[2]     ;
; N/A   ; None         ; 2.254 ns   ; w[0] ; y[1]$latch ; w[0]     ;
; N/A   ; None         ; 2.226 ns   ; w[3] ; y[0]$latch ; w[1]     ;
; N/A   ; None         ; 2.158 ns   ; w[0] ; y[0]$latch ; w[0]     ;
; N/A   ; None         ; 2.020 ns   ; w[3] ; y[0]$latch ; w[3]     ;
; N/A   ; None         ; 1.709 ns   ; w[1] ; y[1]$latch ; w[1]     ;
; N/A   ; None         ; 1.607 ns   ; w[1] ; y[0]$latch ; w[1]     ;
; N/A   ; None         ; 1.503 ns   ; w[1] ; y[1]$latch ; w[3]     ;
; N/A   ; None         ; 1.477 ns   ; w[0] ; y[1]$latch ; w[1]     ;
; N/A   ; None         ; 1.401 ns   ; w[1] ; y[0]$latch ; w[3]     ;
; N/A   ; None         ; 1.381 ns   ; w[0] ; y[0]$latch ; w[1]     ;
; N/A   ; None         ; 1.271 ns   ; w[0] ; y[1]$latch ; w[3]     ;
; N/A   ; None         ; 1.175 ns   ; w[0] ; y[0]$latch ; w[3]     ;
+-------+--------------+------------+------+------------+----------+


+--------------------------------------------------------------------+
; tco                                                                ;
+-------+--------------+------------+------------+------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To   ; From Clock ;
+-------+--------------+------------+------------+------+------------+
; N/A   ; None         ; 9.358 ns   ; y[0]$latch ; y[0] ; w[3]       ;
; N/A   ; None         ; 9.152 ns   ; y[0]$latch ; y[0] ; w[1]       ;
; N/A   ; None         ; 8.375 ns   ; y[0]$latch ; y[0] ; w[0]       ;
; N/A   ; None         ; 8.182 ns   ; y[0]$latch ; y[0] ; w[2]       ;
; N/A   ; None         ; 7.968 ns   ; y[1]$latch ; y[1] ; w[3]       ;
; N/A   ; None         ; 7.762 ns   ; y[1]$latch ; y[1] ; w[1]       ;
; N/A   ; None         ; 6.985 ns   ; y[1]$latch ; y[1] ; w[0]       ;
; N/A   ; None         ; 6.792 ns   ; y[1]$latch ; y[1] ; w[2]       ;
+-------+--------------+------------+------------+------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; -0.692 ns ; w[0] ; y[0]$latch ; w[3]     ;
; N/A           ; None        ; -0.766 ns ; w[0] ; y[1]$latch ; w[3]     ;
; N/A           ; None        ; -0.898 ns ; w[0] ; y[0]$latch ; w[1]     ;
; N/A           ; None        ; -0.918 ns ; w[1] ; y[0]$latch ; w[3]     ;
; N/A           ; None        ; -0.972 ns ; w[0] ; y[1]$latch ; w[1]     ;
; N/A           ; None        ; -0.998 ns ; w[1] ; y[1]$latch ; w[3]     ;
; N/A           ; None        ; -1.124 ns ; w[1] ; y[0]$latch ; w[1]     ;
; N/A           ; None        ; -1.204 ns ; w[1] ; y[1]$latch ; w[1]     ;
; N/A           ; None        ; -1.537 ns ; w[3] ; y[0]$latch ; w[3]     ;
; N/A           ; None        ; -1.675 ns ; w[0] ; y[0]$latch ; w[0]     ;
; N/A           ; None        ; -1.743 ns ; w[3] ; y[0]$latch ; w[1]     ;
; N/A           ; None        ; -1.749 ns ; w[0] ; y[1]$latch ; w[0]     ;
; N/A           ; None        ; -1.868 ns ; w[0] ; y[0]$latch ; w[2]     ;
; N/A           ; None        ; -1.901 ns ; w[1] ; y[0]$latch ; w[0]     ;
; N/A           ; None        ; -1.942 ns ; w[0] ; y[1]$latch ; w[2]     ;
; N/A           ; None        ; -1.981 ns ; w[1] ; y[1]$latch ; w[0]     ;
; N/A           ; None        ; -2.094 ns ; w[1] ; y[0]$latch ; w[2]     ;
; N/A           ; None        ; -2.174 ns ; w[1] ; y[1]$latch ; w[2]     ;
; N/A           ; None        ; -2.520 ns ; w[3] ; y[0]$latch ; w[0]     ;
; N/A           ; None        ; -2.713 ns ; w[3] ; y[0]$latch ; w[2]     ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun Mar 06 00:24:21 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off problem2 -c problem2 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "y[0]$latch" is a latch
    Warning: Node "y[1]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "w[2]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "w[0]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "w[1]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "w[3]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Mux2~14" as buffer
Info: tsu for register "y[0]$latch" (data pin = "w[3]", clock pin = "w[2]") is 3.196 ns
    Info: + Longest pin to register delay is 6.627 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'w[3]'
        Info: 2: + IC(4.976 ns) + CELL(0.228 ns) = 6.031 ns; Loc. = LCCOMB_X18_Y25_N0; Fanout = 1; COMB Node = 'Mux0~32'
        Info: 3: + IC(0.250 ns) + CELL(0.346 ns) = 6.627 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y[0]$latch'
        Info: Total cell delay = 1.401 ns ( 21.14 % )
        Info: Total interconnect delay = 5.226 ns ( 78.86 % )
    Info: + Micro setup delay of destination is 0.483 ns
    Info: - Shortest clock path from clock "w[2]" to destination register is 3.914 ns
        Info: 1: + IC(0.000 ns) + CELL(0.819 ns) = 0.819 ns; Loc. = PIN_A13; Fanout = 1; CLK Node = 'w[2]'
        Info: 2: + IC(0.840 ns) + CELL(0.053 ns) = 1.712 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'
        Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 2.812 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'
        Info: 4: + IC(0.877 ns) + CELL(0.225 ns) = 3.914 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y[0]$latch'
        Info: Total cell delay = 1.097 ns ( 28.03 % )
        Info: Total interconnect delay = 2.817 ns ( 71.97 % )
Info: tco from clock "w[3]" to destination pin "y[0]" through register "y[0]$latch" is 9.358 ns
    Info: + Longest clock path from clock "w[3]" to source register is 5.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'w[3]'
        Info: 2: + IC(1.715 ns) + CELL(0.346 ns) = 2.888 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'
        Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 3.988 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'
        Info: 4: + IC(0.877 ns) + CELL(0.225 ns) = 5.090 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y[0]$latch'
        Info: Total cell delay = 1.398 ns ( 27.47 % )
        Info: Total interconnect delay = 3.692 ns ( 72.53 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y[0]$latch'
        Info: 2: + IC(2.270 ns) + CELL(1.998 ns) = 4.268 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'y[0]'
        Info: Total cell delay = 1.998 ns ( 46.81 % )
        Info: Total interconnect delay = 2.270 ns ( 53.19 % )
Info: th for register "y[0]$latch" (data pin = "w[0]", clock pin = "w[3]") is -0.692 ns
    Info: + Longest clock path from clock "w[3]" to destination register is 5.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_W12; Fanout = 2; CLK Node = 'w[3]'
        Info: 2: + IC(1.715 ns) + CELL(0.346 ns) = 2.888 ns; Loc. = LCCOMB_X18_Y25_N2; Fanout = 1; COMB Node = 'Mux2~14'
        Info: 3: + IC(1.100 ns) + CELL(0.000 ns) = 3.988 ns; Loc. = CLKCTRL_G15; Fanout = 2; COMB Node = 'Mux2~14clkctrl'
        Info: 4: + IC(0.877 ns) + CELL(0.225 ns) = 5.090 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y[0]$latch'
        Info: Total cell delay = 1.398 ns ( 27.47 % )
        Info: Total interconnect delay = 3.692 ns ( 72.53 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.782 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 3; CLK Node = 'w[0]'
        Info: 2: + IC(4.013 ns) + CELL(0.366 ns) = 5.186 ns; Loc. = LCCOMB_X18_Y25_N0; Fanout = 1; COMB Node = 'Mux0~32'
        Info: 3: + IC(0.250 ns) + CELL(0.346 ns) = 5.782 ns; Loc. = LCCOMB_X18_Y25_N20; Fanout = 1; REG Node = 'y[0]$latch'
        Info: Total cell delay = 1.519 ns ( 26.27 % )
        Info: Total interconnect delay = 4.263 ns ( 73.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Sun Mar 06 00:24:22 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


