create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list GPIO_Cpu_Interface_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][7]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][8]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][9]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][10]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][11]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][12]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][13]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][14]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][15]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][16]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][17]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][18]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][19]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][20]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][21]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][22]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][23]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][24]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][25]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][26]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][27]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][28]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][29]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][30]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][31]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][32]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][33]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][34]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][35]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][36]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][37]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][38]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][39]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][40]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][41]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][42]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][43]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][44]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][45]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][46]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][47]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][48]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][49]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][50]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][51]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][52]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][53]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][54]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][55]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][56]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][57]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][58]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][59]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][60]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][61]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][62]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dib][63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 17 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[7]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[8]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[9]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[10]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[11]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[12]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[13]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[14]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[15]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/structReader/curAddr[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 17 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[7]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[8]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[9]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[10]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[11]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[12]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[13]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[14]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[15]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringReader/curAddr[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 9 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][7]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addra][8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dia][0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dia][1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dia][2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dia][3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dia][4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dia][5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dia][6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dia][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 12 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][7]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][8]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][9]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][10]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addrb][11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 8 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dib][0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dib][1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dib][2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dib][3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dib][4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dib][5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dib][6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[dib][7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 12 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][7]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][8]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][9]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][10]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[addra][11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringByte[0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringByte[1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringByte[2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringByte[3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringByte[4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringByte[5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringByte[6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/stringByte[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[0]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[1]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[2]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[3]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[4]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[5]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[6]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[7]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[8]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[9]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[10]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[11]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[12]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[13]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[14]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[15]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[16]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[17]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[18]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[19]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[20]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[21]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[22]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[23]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[24]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[25]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[26]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[27]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[28]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[29]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[30]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStringBits[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 4 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {GPIO_Cpu_Interface_i/axi_gpio_0_gpio2_io_o[0]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio2_io_o[1]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio2_io_o[2]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio2_io_o[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_curChar[0]} {GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_curChar[1]} {GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_curChar[2]} {GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_curChar[3]} {GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_curChar[4]} {GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_curChar[5]} {GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_curChar[6]} {GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_curChar[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 64 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[0]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[1]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[2]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[3]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[4]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[5]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[6]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[7]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[8]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[9]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[10]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[11]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[12]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[13]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[14]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[15]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[16]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[17]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[18]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[19]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[20]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[21]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[22]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[23]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[24]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[25]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[26]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[27]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[28]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[29]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[30]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[31]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[32]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[33]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[34]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[35]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[36]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[37]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[38]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[39]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[40]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[41]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[42]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[43]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[44]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[45]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[46]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[47]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[48]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[49]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[50]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[51]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[52]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[53]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[54]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[55]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[56]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[57]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[58]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[59]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[60]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[61]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[62]} {GPIO_Cpu_Interface_i/TopWrapper_0_curStructBits[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[0]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[1]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[2]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[3]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[4]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[5]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[6]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[7]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[8]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[9]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[10]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[11]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[12]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[13]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[14]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[15]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[16]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[17]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[18]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[19]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[20]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[21]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[22]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[23]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[24]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[25]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[26]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[27]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[28]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[29]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[30]} {GPIO_Cpu_Interface_i/axi_gpio_0_gpio_io_o[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 4 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parser/parser/curState[0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parser/parser/curState[1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parser/parser/curState[2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parser/parser/curState[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 9 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][7]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[addrb][8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 63 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][0]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][1]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][2]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][3]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][4]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][5]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][6]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][7]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][8]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][9]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][10]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][11]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][12]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][13]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][14]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][15]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][16]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][17]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][18]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][19]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][20]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][21]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][22]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][23]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][24]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][25]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][26]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][27]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][28]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][29]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][30]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][31]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][32]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][33]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][34]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][35]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][36]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][37]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][38]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][39]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][40]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][41]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][42]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][43]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][44]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][45]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][46]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][47]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][48]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][49]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][50]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][51]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][52]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][53]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][54]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][55]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][56]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][57]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][58]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][59]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][60]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][61]} {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[dia][62]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list GPIO_Cpu_Interface_i/InputBlockBreakerWra_0_enableOut]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[ena]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[enb]}]]
create_debug_port u_ila_0 probeQuick Access
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[wea]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStringWrite[web]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[ena]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[enb]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[wea]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {GPIO_Cpu_Interface_i/TopWrapper_0/inst/topLevel/parserStructWrite[web]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
