===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.3067 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8060 ( 24.4%)    3.8060 ( 30.9%)  FIR Parser
    6.6467 ( 42.6%)    4.4372 ( 36.1%)  'firrtl.circuit' Pipeline
    1.5017 (  9.6%)    0.7526 (  6.1%)    'firrtl.module' Pipeline
    1.4989 (  9.6%)    0.7515 (  6.1%)      CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0991 (  0.6%)    0.0991 (  0.8%)    InferWidths
    0.5635 (  3.6%)    0.5635 (  4.6%)    LowerFIRRTLTypes
    2.8546 ( 18.3%)    1.4288 ( 11.6%)    'firrtl.module' Pipeline
    1.3335 (  8.6%)    0.7585 (  6.2%)      ExpandWhens
    1.5168 (  9.7%)    0.8485 (  6.9%)      SimpleCanonicalizer
    1.5522 ( 10.0%)    1.5522 ( 12.6%)    IMConstProp
    0.0373 (  0.2%)    0.0373 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.0561 (  0.4%)    0.0281 (  0.2%)    'firrtl.module' Pipeline
    0.0522 (  0.3%)    0.0261 (  0.2%)      CheckWidths
    0.9980 (  6.4%)    0.9980 (  8.1%)  LowerFIRRTLToHW
    0.2325 (  1.5%)    0.2325 (  1.9%)  HWMemSimImpl
    1.8409 ( 11.8%)    0.9206 (  7.5%)  'hw.module' Pipeline
    0.0714 (  0.5%)    0.0380 (  0.3%)    HWCleanup
    0.7482 (  4.8%)    0.3819 (  3.1%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.0135 (  6.5%)    0.5118 (  4.2%)    SimpleCanonicalizer
    0.3743 (  2.4%)    0.3743 (  3.0%)  HWLegalizeNames
    0.3143 (  2.0%)    0.1575 (  1.3%)  'hw.module' Pipeline
    0.3106 (  2.0%)    0.1556 (  1.3%)    PrettifyVerilog
    1.3710 (  8.8%)    1.3710 ( 11.1%)  Output
    0.0051 (  0.0%)    0.0051 (  0.0%)  Rest
   15.5942 (100.0%)   12.3067 (100.0%)  Total

{
  totalTime: 12.342,
  maxMemory: 742375424
}
