// Seed: 2503802149
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output uwire id_2,
    input wire id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input uwire id_7
    , id_9
);
  assign id_4 = ~id_5;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11
    , id_20,
    input supply1 id_12,
    input wire id_13,
    input tri1 id_14,
    input uwire id_15,
    output supply1 id_16,
    input tri1 id_17,
    output supply1 id_18
);
  assign id_16 = id_17;
  module_0(
      id_15, id_1, id_5, id_4, id_18, id_6, id_6, id_9
  );
  wire id_21;
  wire id_22;
  always @(negedge 1'h0) #1;
  wire id_23;
endmodule
