-----------------------------------------
-- Description of 3-input AND function --
-----------------------------------------

-- library declaration
library IEEE;
use IEEE.std_logic_1164.all;


-- entity
entity big_and3 is
	Port ( A,B,C : in std_logic;
	           F : out std_logic);
end big_and3;


-- architecture
architecture ckt1 of big_and3 is
begin
	F <= ( A and B and C );
end ckt1;
