$date
	Fri Aug 22 09:18:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mux $end
$var wire 8 ! out4 [7:0] $end
$var wire 8 " out2 [7:0] $end
$var reg 8 # in0 [7:0] $end
$var reg 8 $ in1 [7:0] $end
$var reg 8 % in2 [7:0] $end
$var reg 8 & in3 [7:0] $end
$var reg 1 ' sel2 $end
$var reg 2 ( sel4 [1:0] $end
$scope module mux2 $end
$var wire 8 ) in0 [7:0] $end
$var wire 8 * in1 [7:0] $end
$var wire 1 ' sel $end
$var reg 8 + out [7:0] $end
$upscope $end
$scope module mux4 $end
$var wire 8 , in0 [7:0] $end
$var wire 8 - in1 [7:0] $end
$var wire 8 . in2 [7:0] $end
$var wire 8 / in3 [7:0] $end
$var wire 2 0 sel [1:0] $end
$var reg 8 1 out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 1
bx 0
b0 /
b11111111 .
b1010101 -
b10101010 ,
b10101010 +
b1010101 *
b10101010 )
bx (
0'
b0 &
b11111111 %
b1010101 $
b10101010 #
b10101010 "
b0 !
$end
#10000
b1010101 "
b1010101 +
1'
#20000
b10101010 !
b10101010 1
b0 (
b0 0
#30000
b1010101 !
b1010101 1
b1 (
b1 0
#40000
b11111111 !
b11111111 1
b10 (
b10 0
#50000
b0 !
b0 1
b11 (
b11 0
#60000
