{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560005891713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560005891721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 08 11:58:11 2019 " "Processing started: Sat Jun 08 11:58:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560005891721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1560005891721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim and_gate and_gate " "Command: quartus_sh -t c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim and_gate and_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1560005891722 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim and_gate and_gate " "Quartus(args): --rtl_sim and_gate and_gate" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1560005891722 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1560005892051 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1560005892226 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1560005892228 ""}
{ "Warning" "0" "" "Warning: File and_gate_run_msim_rtl_vhdl.do already exists - backing up current file as and_gate_run_msim_rtl_vhdl.do.bak" {  } {  } 0 0 "Warning: File and_gate_run_msim_rtl_vhdl.do already exists - backing up current file as and_gate_run_msim_rtl_vhdl.do.bak" 0 0 "Shell" 0 0 1560005892338 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/simulation/modelsim/and_gate_run_msim_rtl_vhdl.do" {  } { { "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/simulation/modelsim/and_gate_run_msim_rtl_vhdl.do" "0" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/simulation/modelsim/and_gate_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/simulation/modelsim/and_gate_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1560005892391 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1560005892393 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1560005892397 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1560005892398 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/and_gate_nativelink_simulation.rpt" {  } { { "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/and_gate_nativelink_simulation.rpt" "0" { Text "D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/and_gate_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Cursos_youtube/VHDL/codes/Workspace/video_aulas_vhdl/vhdl6_quartus_prime/and_gate_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1560005892398 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga/17.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1560005892398 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560005892401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 08 11:58:12 2019 " "Processing ended: Sat Jun 08 11:58:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560005892401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560005892401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560005892401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1560005892401 ""}
