

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_67d33e4ffe4ff938d746541f95b62a0f.html">drv</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ser_sam3.c</div>  </div>
</div>
<div class="contents">
<a href="ser__sam3_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00041"></a>00041 <span class="preprocessor">#include &quot;<a class="code" href="hw__ser_8h.html" title="Serial hardware-specific definitions.">hw/hw_ser.h</a>&quot;</span>  <span class="comment">/* Required for bus macros overrides */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#include &lt;<a class="code" href="hw__cpufreq_8h.html" title="Hardware-specific definitions.">hw/hw_cpufreq.h</a>&gt;</span>  <span class="comment">/* CPU_FREQ */</span>
<a name="l00043"></a>00043 
<a name="l00044"></a>00044 <span class="preprocessor">#include &quot;<a class="code" href="cfg__ser_8h.html" title="Configuration file for serial module.">cfg/cfg_ser.h</a>&quot;</span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &lt;<a class="code" href="debug_8h.html">cfg/debug.h</a>&gt;</span>
<a name="l00046"></a>00046 
<a name="l00047"></a>00047 
<a name="l00048"></a>00048 <span class="comment">//#include &lt;io/arm.h&gt;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &lt;<a class="code" href="cm3_8h.html" title="Low-level Registry definition for ARM Cortex-m3 (interface).">io/cm3.h</a>&gt;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &lt;<a class="code" href="irq__cm3_8h.html" title="IRQ management for the Cortex-M3 processor.">drv/irq_cm3.h</a>&gt;</span>
<a name="l00051"></a>00051 
<a name="l00052"></a>00052 <span class="preprocessor">#include &lt;<a class="code" href="attr_8h.html" title="CPU-specific attributes.">cpu/attr.h</a>&gt;</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054 <span class="preprocessor">#include &lt;<a class="code" href="ser_8h.html" title="High level serial I/O API.">drv/ser.h</a>&gt;</span>
<a name="l00055"></a>00055 <span class="preprocessor">#include &lt;<a class="code" href="ser__p_8h.html" title="Hardware dependent serial driver (interface)">drv/ser_p.h</a>&gt;</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="preprocessor">#include &lt;<a class="code" href="fifobuf_8h.html">struct/fifobuf.h</a>&gt;</span>
<a name="l00058"></a>00058 
<a name="l00059"></a>00059 
<a name="l00060"></a><a class="code" href="ser__sam3_8c.html#af0c43a8d17a82f26e162e020b8aa95aa">00060</a> <span class="preprocessor">#define SERIRQ_PRIORITY 4 ///&lt; default priority for serial irqs.</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00083"></a>00083 <span class="preprocessor">#ifndef SER_UART0_BUS_TXINIT</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00089"></a>00089 <span class="preprocessor">    #if CPU_ARM_AT91 &amp;&amp; !CPU_ARM_SAM7S_LARGE &amp;&amp; !CPU_ARM_SAM7X</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">        #warning Check USART0 pins!</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00092"></a><a class="code" href="ser__sam3_8c.html#ac22504abfb0e56bf885758ba34152845">00092</a> <span class="preprocessor"></span><span class="preprocessor">    #define SER_UART0_BUS_TXINIT do { \</span>
<a name="l00093"></a>00093 <span class="preprocessor">        PIOA_PDR = BV(RXD0) | BV(TXD0); \</span>
<a name="l00094"></a>00094 <span class="preprocessor">        PIO_PERIPH_SEL(PIOA_BASE, BV(RXD0) | BV(TXD0), USART0_PERIPH); \</span>
<a name="l00095"></a>00095 <span class="preprocessor">    } while (0)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span>
<a name="l00098"></a>00098 <span class="preprocessor">#ifndef SER_UART0_BUS_TXBEGIN</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00102"></a><a class="code" href="ser__sam3_8c.html#a4b1ed25f6c90796fcabcd7e32869cc65">00102</a> <span class="preprocessor">    #define SER_UART0_BUS_TXBEGIN</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00105"></a>00105 <span class="preprocessor">#ifndef SER_UART0_BUS_TXCHAR</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span>
<a name="l00109"></a><a class="code" href="ser__sam3_8c.html#ae4bd21e7f0fc0af52b626dd35d12fd76">00109</a> <span class="preprocessor">    #define SER_UART0_BUS_TXCHAR(c) do { \</span>
<a name="l00110"></a>00110 <span class="preprocessor">        US0_THR = (c); \</span>
<a name="l00111"></a>00111 <span class="preprocessor">    } while (0)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a>00114 <span class="preprocessor">#ifndef SER_UART0_BUS_TXEND</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00118"></a><a class="code" href="ser__sam3_8c.html#abae79eaa6d2d89bbf4fd655c1964dad0">00118</a> <span class="preprocessor">    #define SER_UART0_BUS_TXEND</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00121"></a>00121 <span class="comment">/* End USART0 macros */</span>
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="preprocessor">#if USART_PORTS &gt; 1</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 <span class="preprocessor">    #ifndef SER_UART1_BUS_TXINIT</span>
<a name="l00126"></a>00126 <span class="preprocessor"></span>
<a name="l00131"></a>00131 <span class="preprocessor">        #if CPU_ARM_AT91 &amp;&amp; !CPU_ARM_SAM7S_LARGE &amp;&amp; !CPU_ARM_SAM7X</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">            #warning Check USART1 pins!</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="preprocessor">        #endif</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span><span class="preprocessor">        #define SER_UART1_BUS_TXINIT do { \</span>
<a name="l00135"></a>00135 <span class="preprocessor">            PIOA_PDR = BV(RXD1) | BV(TXD1); \</span>
<a name="l00136"></a>00136 <span class="preprocessor">            PIO_PERIPH_SEL(PIOA_BASE, BV(RXD1) | BV(TXD1), USART1_PERIPH); \</span>
<a name="l00137"></a>00137 <span class="preprocessor">        } while (0)</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>
<a name="l00140"></a>00140 <span class="preprocessor">    #ifndef SER_UART1_BUS_TXBEGIN</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00144"></a>00144 <span class="preprocessor">        #define SER_UART1_BUS_TXBEGIN</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 <span class="preprocessor">    #ifndef SER_UART1_BUS_TXCHAR</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span>
<a name="l00151"></a>00151 <span class="preprocessor">        #define SER_UART1_BUS_TXCHAR(c) do { \</span>
<a name="l00152"></a>00152 <span class="preprocessor">            US1_THR = (c); \</span>
<a name="l00153"></a>00153 <span class="preprocessor">        } while (0)</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>
<a name="l00156"></a>00156 <span class="preprocessor">    #ifndef SER_UART1_BUS_TXEND</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>
<a name="l00160"></a>00160 <span class="preprocessor">        #define SER_UART1_BUS_TXEND</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">    #endif</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="preprocessor">#endif</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span>
<a name="l00174"></a>00174 <span class="preprocessor">#ifndef SER_SPI0_BUS_TXINIT</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span>
<a name="l00179"></a>00179 <span class="preprocessor">    #if CPU_CM3_SAM3</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">        #define SER_SPI0_BUS_TXINIT do { \</span>
<a name="l00181"></a>00181 <span class="preprocessor">            </span><span class="comment">/* Disable PIO on SPI pins */</span> \
<a name="l00182"></a>00182             PIOA_PDR = BV(SPI0_SPCK) | BV(SPI0_MOSI) | BV(SPI0_MISO); \
<a name="l00183"></a>00183             <span class="comment">/* SPI is peripheral A on SAM3X,A,N,S,U */</span> \
<a name="l00184"></a>00184             PIO_PERIPH_SEL(PIOA_BASE, BV(SPI0_SPCK) | BV(SPI0_MOSI) | BV(SPI0_MISO), PIO_PERIPH_A); \
<a name="l00185"></a>00185         } while (0)
<a name="l00186"></a>00186 <span class="preprocessor">    #else</span>
<a name="l00187"></a><a class="code" href="ser__sam3_8c.html#a0c7d035fa21a19bcce72aa0c6bb66b80">00187</a> <span class="preprocessor"></span><span class="preprocessor">        #define SER_SPI0_BUS_TXINIT do { \</span>
<a name="l00188"></a>00188 <span class="preprocessor">            </span><span class="comment">/* Disable PIO on SPI pins */</span> \
<a name="l00189"></a>00189             PIOA_PDR = BV(SPI0_SPCK) | BV(SPI0_MOSI) | BV(SPI0_MISO); \
<a name="l00190"></a>00190         } while (0)
<a name="l00191"></a>00191 <span class="preprocessor">    #endif</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a>00194 <span class="preprocessor">#ifndef SER_SPI0_BUS_TXCLOSE</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00199"></a><a class="code" href="ser__sam3_8c.html#a14d8df08fdf5cbae851ce159e63bab8d">00199</a> <span class="preprocessor">    #define SER_SPI0_BUS_TXCLOSE do { \</span>
<a name="l00200"></a>00200 <span class="preprocessor">        </span><span class="comment">/* Enable PIO on SPI pins */</span> \
<a name="l00201"></a>00201         PIOA_PER = BV(SPI0_SPCK) | BV(SPI0_MOSI) | BV(SPI0_MISO); \
<a name="l00202"></a>00202     } while (0)
<a name="l00203"></a>00203 <span class="preprocessor">#endif</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>
<a name="l00205"></a>00205 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a>00207 <span class="preprocessor">    #ifndef SER_SPI1_BUS_TXINIT</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00212"></a>00212 <span class="preprocessor">        #define SER_SPI1_BUS_TXINIT do { \</span>
<a name="l00213"></a>00213 <span class="preprocessor">            </span><span class="comment">/* Disable PIO on SPI pins */</span> \
<a name="l00214"></a>00214             PIOA_PDR = BV(SPI1_SPCK) | BV(SPI1_MOSI) | BV(SPI1_MISO); \
<a name="l00215"></a>00215             <span class="comment">/* SPI1 pins are on B peripheral function! */</span> \
<a name="l00216"></a>00216             PIOA_BSR = BV(SPI1_SPCK) | BV(SPI1_MOSI) | BV(SPI1_MISO); \
<a name="l00217"></a>00217         } while (0)
<a name="l00218"></a>00218 <span class="preprocessor">    #endif</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>
<a name="l00220"></a>00220 <span class="preprocessor">    #ifndef SER_SPI1_BUS_TXCLOSE</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>
<a name="l00225"></a>00225 <span class="preprocessor">        #define SER_SPI1_BUS_TXCLOSE do { \</span>
<a name="l00226"></a>00226 <span class="preprocessor">            </span><span class="comment">/* Enable PIO on SPI pins */</span> \
<a name="l00227"></a>00227             PIOA_PER = BV(SPI1_SPCK) | BV(SPI1_MOSI) | BV(SPI1_MISO); \
<a name="l00228"></a>00228         } while (0)
<a name="l00229"></a>00229 <span class="preprocessor">    #endif</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00232"></a>00232 
<a name="l00233"></a>00233 
<a name="l00244"></a>00244 <span class="preprocessor">#if CPU_ARM_AT91</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span>
<a name="l00246"></a>00246 INLINE <span class="keywordtype">void</span> <a class="code" href="sysirq__at91_8c.html#ac306e48b7f835d555d57502b277961f8" title="Helper function used to set handler for system IRQ irq.">sysirq_setHandler</a>(<a class="code" href="sysirq__at91_8h.html#a4c3f180f298a68eafe5b5cc39ea6ec20" title="System IRQ ID list.">sysirq_t</a> irq, <a class="code" href="sysirq__at91_8h.html#a5d841605d626b85c8672c05cc47034d8" title="Type for system irq handler.">sysirq_handler_t</a> handler)
<a name="l00247"></a>00247 {
<a name="l00248"></a>00248     <span class="comment">/* Set the vector. */</span>
<a name="l00249"></a>00249     <a class="code" href="at91__aic_8h.html#addd72d70adf6f3093b99bc2ad3a0f2a2" title="Interrupt Source Vector Registers.">AIC_SVR</a>(irq) = uart0_irq_dispatcher;
<a name="l00250"></a>00250 
<a name="l00251"></a>00251     <span class="comment">/* Initialize to level/edge sensitive with defined priority. */</span>
<a name="l00252"></a>00252 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (irq == SPI0_ID || irq == SPI1_ID)
<a name="l00254"></a>00254 <span class="preprocessor">#else</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>    <span class="keywordflow">if</span> (irq == SPI0_ID)
<a name="l00256"></a>00256 <span class="preprocessor">#endif</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>        <a class="code" href="at91__aic_8h.html#aeb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(irq) = (<a class="code" href="at91__aic_8h.html#aeb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(irq) &amp; ~<a class="code" href="at91__aic_8h.html#a73008f0401db55ab0304b505e4a7adc2" title="Interrupt source type mask.">AIC_SRCTYPE_MASK</a>) | <a class="code" href="at91__aic_8h.html#a2d91ee1adc1ef33a042d6d022e980fb8" title="Internal edge triggered.">AIC_SRCTYPE_INT_EDGE_TRIGGERED</a>;
<a name="l00258"></a>00258     <span class="keywordflow">else</span> <span class="comment">// USART/UART</span>
<a name="l00259"></a>00259         <a class="code" href="at91__aic_8h.html#aeb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(irq) = (<a class="code" href="at91__aic_8h.html#aeb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(irq) &amp; ~<a class="code" href="at91__aic_8h.html#a73008f0401db55ab0304b505e4a7adc2" title="Interrupt source type mask.">AIC_SRCTYPE_MASK</a>) | <a class="code" href="at91__aic_8h.html#a9c1b2c46a137d03362d790b50485f6e8" title="Internal level sensitive.">AIC_SRCTYPE_INT_LEVEL_SENSITIVE</a>;
<a name="l00260"></a>00260 
<a name="l00261"></a>00261     <span class="comment">/* Enable IRQ */</span>
<a name="l00262"></a>00262     <a class="code" href="at91__aic_8h.html#a45352b181aa207c667ae1a30c878044f" title="Interrupt enable command register address.">AIC_IECR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(irq);
<a name="l00263"></a>00263 }
<a name="l00264"></a>00264 
<a name="l00265"></a>00265 INLINE <span class="keywordtype">void</span> sysirq_setPriority(<a class="code" href="sysirq__at91_8h.html#a4c3f180f298a68eafe5b5cc39ea6ec20" title="System IRQ ID list.">sysirq_t</a> irq, <span class="keywordtype">int</span> prio)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <a class="code" href="at91__aic_8h.html#aeb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(irq) = (<a class="code" href="at91__aic_8h.html#aeb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(irq) &amp; ~<a class="code" href="at91__aic_8h.html#aa288282f3e0f67dfb5ac2fe64fcc2a93" title="Priority mask.">AIC_PRIOR_MASK</a>) | <a class="code" href="ser__sam3_8c.html#af0c43a8d17a82f26e162e020b8aa95aa" title="default priority for serial irqs.">SERIRQ_PRIORITY</a>;
<a name="l00268"></a>00268 }
<a name="l00269"></a>00269 
<a name="l00271"></a>00271 <span class="preprocessor">#define SER_INT_ACK do { \</span>
<a name="l00272"></a>00272 <span class="preprocessor">    AIC_EOICR = 0; \</span>
<a name="l00273"></a>00273 <span class="preprocessor">} while (0)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>
<a name="l00275"></a>00275 <span class="preprocessor">#elif CPU_CM3_SAM3</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>
<a name="l00278"></a>00278 <span class="preprocessor">#define SER_INT_ACK do { </span><span class="comment">/* nop */</span> } while (0)
<a name="l00279"></a>00279 
<a name="l00280"></a>00280 <span class="preprocessor">#else</span>
<a name="l00281"></a>00281 <span class="preprocessor"></span><span class="preprocessor">    #error No interrupt handling macros defined for current architecture</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span>
<a name="l00284"></a>00284 <span class="comment">/*\}*/</span>
<a name="l00285"></a>00285 
<a name="l00286"></a>00286 <span class="comment">/* From the high-level serial driver */</span>
<a name="l00287"></a>00287 <span class="keyword">extern</span> <span class="keyword">struct </span><a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *ser_handles[<a class="code" href="ser__at91_8h.html#a99fb83031ce9923c84392b4e92f956b5af417190a4a3042cd6e1d96883873457e" title="Number of serial ports.">SER_CNT</a>];
<a name="l00288"></a>00288 
<a name="l00289"></a>00289 <span class="comment">/* TX and RX buffers */</span>
<a name="l00290"></a>00290 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart0_txbuffer[<a class="code" href="cfg__ser_8h.html#abc9defd898f2f23417cae36986fd96e1" title="Example of setting for serial port and spi port.">CONFIG_UART0_TXBUFSIZE</a>];
<a name="l00291"></a>00291 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart0_rxbuffer[<a class="code" href="cfg__ser_8h.html#a07465e5745cc0f2cc915375b249f2f5f" title="Size of the inbound FIFO buffer for port 0 [bytes].">CONFIG_UART0_RXBUFSIZE</a>];
<a name="l00292"></a>00292 <span class="preprocessor">#if USART_PORTS &gt; 1</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart1_txbuffer[<a class="code" href="cfg__ser_8h.html#ad14cffec94db74c46b62c19ac0dfbe91" title="Size of the outbound FIFO buffer for port 1 [bytes].">CONFIG_UART1_TXBUFSIZE</a>];
<a name="l00294"></a>00294 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> uart1_rxbuffer[<a class="code" href="cfg__ser_8h.html#abde8d19489454dc50291bd61aab68c43" title="Size of the inbound FIFO buffer for port 1 [bytes].">CONFIG_UART1_RXBUFSIZE</a>];
<a name="l00295"></a>00295 <span class="preprocessor">#endif</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> spi0_txbuffer[<a class="code" href="cfg__ser_8h.html#aa753481bc5e47f462e7aa8fa504d80c6" title="Size of the outbound FIFO buffer for SPI port 0 [bytes].">CONFIG_SPI0_TXBUFSIZE</a>];
<a name="l00297"></a>00297 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> spi0_rxbuffer[<a class="code" href="cfg__ser_8h.html#a62355beb01c6e948d4d15e6643c8ae50" title="Size of the inbound FIFO buffer for SPI port 0 [bytes].">CONFIG_SPI0_RXBUFSIZE</a>];
<a name="l00298"></a>00298 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00299"></a>00299 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> spi1_txbuffer[<a class="code" href="cfg__ser_8h.html#a3537722641c90e3f16d5cfd07b7d8d2b" title="Size of the outbound FIFO buffer for SPI port 1 [bytes].">CONFIG_SPI1_TXBUFSIZE</a>];
<a name="l00300"></a>00300 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> spi1_rxbuffer[<a class="code" href="cfg__ser_8h.html#abcd8be500388aa8d193201f40c8b1aa6" title="Size of the inbound FIFO buffer for SPI port 1 [bytes].">CONFIG_SPI1_RXBUFSIZE</a>];
<a name="l00301"></a>00301 <span class="preprocessor">#endif</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span>
<a name="l00319"></a>00319 <span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a>
<a name="l00320"></a>00320 {
<a name="l00321"></a>00321     <span class="keyword">struct </span>SerialHardware hw;
<a name="l00322"></a>00322     <span class="keyword">volatile</span> <span class="keywordtype">bool</span> sending;
<a name="l00323"></a>00323 };
<a name="l00324"></a>00324 
<a name="l00325"></a>00325 <span class="keyword">static</span> <a class="code" href="stepper__at91_8c.html#a4802c4af314569d379b41482f5f6ab0d" title="Static array of timer counter struct for stepper.">ISR_PROTO</a>(uart0_irq_dispatcher);
<a name="l00326"></a>00326 <span class="preprocessor">#if USART_PORTS &gt; 1</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span><span class="keyword">static</span> <a class="code" href="stepper__at91_8c.html#a4802c4af314569d379b41482f5f6ab0d" title="Static array of timer counter struct for stepper.">ISR_PROTO</a>(uart1_irq_dispatcher);
<a name="l00328"></a>00328 <span class="preprocessor">#endif</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="keyword">static</span> <a class="code" href="stepper__at91_8c.html#a4802c4af314569d379b41482f5f6ab0d" title="Static array of timer counter struct for stepper.">ISR_PROTO</a>(spi0_irq_handler);
<a name="l00330"></a>00330 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <a class="code" href="stepper__at91_8c.html#a4802c4af314569d379b41482f5f6ab0d" title="Static array of timer counter struct for stepper.">ISR_PROTO</a>(spi1_irq_handler);
<a name="l00332"></a>00332 <span class="preprocessor">#endif</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="comment">/*</span>
<a name="l00334"></a>00334 <span class="comment"> * Callbacks for USART0</span>
<a name="l00335"></a>00335 <span class="comment"> */</span>
<a name="l00336"></a>00336 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_init(
<a name="l00337"></a>00337     UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw),
<a name="l00338"></a>00338     UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00339"></a>00339 {
<a name="l00340"></a>00340     <a class="code" href="at91__us_8h.html#a02f8fc67ea0f619752baa7bcc642823e" title="Channel 0 interrupt disable register address.">US0_IDR</a> = 0xFFFFFFFF;
<a name="l00341"></a>00341     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(US0_ID);
<a name="l00342"></a>00342 
<a name="l00343"></a>00343     <span class="comment">/*</span>
<a name="l00344"></a>00344 <span class="comment">     * - Reset USART0</span>
<a name="l00345"></a>00345 <span class="comment">     * - Set serial param: mode Normal, 8bit data, 1bit stop, parity none</span>
<a name="l00346"></a>00346 <span class="comment">     * - Enable both the receiver and the transmitter</span>
<a name="l00347"></a>00347 <span class="comment">     * - Enable only the RX complete interrupt</span>
<a name="l00348"></a>00348 <span class="comment">     */</span>
<a name="l00349"></a>00349     <a class="code" href="at91__us_8h.html#ae785559bd06964c5a551380628d67d9c" title="Channel 0 control register address.">US0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#af0ff9872fd63211f2b2fb4834308c502" title="Reset receiver.">US_RSTRX</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a8963929b925cf2c1285ca6cd51771c35" title="Reset transmitter.">US_RSTTX</a>);
<a name="l00350"></a>00350     <a class="code" href="at91__us_8h.html#a43f5099431bdd33129a512f9457da25b" title="Channel 0 mode register address.">US0_MR</a> = <a class="code" href="at91__us_8h.html#a4a4e9c876c59a12205dc261d35ee794f" title="Normal mode.">US_CHMODE_NORMAL</a> | <a class="code" href="at91__us_8h.html#a89644c105688fc7f26e419b02d200228" title="8 data bits.">US_CHRL_8</a> | <a class="code" href="at91__us_8h.html#a4eee742663859e062bdaa9a3ec0d9365" title="1 stop bit.">US_NBSTOP_1</a> | <a class="code" href="at91__us_8h.html#adc4fd39c11d5ecafa373934e0a2c9e9e" title="No parity.">US_PAR_NO</a>;
<a name="l00351"></a>00351     <a class="code" href="at91__us_8h.html#ae785559bd06964c5a551380628d67d9c" title="Channel 0 control register address.">US0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a22a008aea1877125eb8e4666af07065f" title="Receiver enable.">US_RXEN</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a8969e9878742caecf162b9ca8445976a" title="Transmitter enable.">US_TXEN</a>);
<a name="l00352"></a>00352     <a class="code" href="at91__us_8h.html#a8ee910392a50f464572c3b06ebd82d63" title="Channel 0 interrupt enable register address.">US0_IER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#aa57cfd24c7628af15a3ac43ce2949286" title="Receiver ready.">US_RXRDY</a>);
<a name="l00353"></a>00353 
<a name="l00354"></a>00354     <a class="code" href="ser__sam3_8c.html#ac22504abfb0e56bf885758ba34152845" title="Default TXINIT macro - invoked in uart0_init()">SER_UART0_BUS_TXINIT</a>;
<a name="l00355"></a>00355 
<a name="l00356"></a>00356     sysirq_setPriority(INT_US0, <a class="code" href="ser__sam3_8c.html#af0c43a8d17a82f26e162e020b8aa95aa" title="default priority for serial irqs.">SERIRQ_PRIORITY</a>);
<a name="l00357"></a>00357     <a class="code" href="sysirq__at91_8c.html#ac306e48b7f835d555d57502b277961f8" title="Helper function used to set handler for system IRQ irq.">sysirq_setHandler</a>(INT_US0, uart0_irq_dispatcher);
<a name="l00358"></a>00358 
<a name="l00359"></a>00359     SER_STROBE_INIT;
<a name="l00360"></a>00360 }
<a name="l00361"></a>00361 
<a name="l00362"></a>00362 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00363"></a>00363 {
<a name="l00364"></a>00364     <a class="code" href="at91__us_8h.html#ae785559bd06964c5a551380628d67d9c" title="Channel 0 control register address.">US0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#af0ff9872fd63211f2b2fb4834308c502" title="Reset receiver.">US_RSTRX</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a8963929b925cf2c1285ca6cd51771c35" title="Reset transmitter.">US_RSTTX</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#ab4ea2c47eebd9ea95f844a971a084792" title="Receiver disable.">US_RXDIS</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a7842521eaf169eeb2c4362ec0ff38be2" title="Transmitter disable.">US_TXDIS</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a52a4cb09c5105f1ca76130659682e2cf" title="Reset status bits.">US_RSTSTA</a>);
<a name="l00365"></a>00365 }
<a name="l00366"></a>00366 
<a name="l00367"></a>00367 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_enabletxirq(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00368"></a>00368 {
<a name="l00369"></a>00369     <span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *)_hw;
<a name="l00370"></a>00370 
<a name="l00371"></a>00371     <span class="comment">/*</span>
<a name="l00372"></a>00372 <span class="comment">     * WARNING: racy code here!  The tx interrupt sets hw-&gt;sending to false</span>
<a name="l00373"></a>00373 <span class="comment">     * when it runs with an empty fifo.  The order of statements in the</span>
<a name="l00374"></a>00374 <span class="comment">     * if-block matters.</span>
<a name="l00375"></a>00375 <span class="comment">     */</span>
<a name="l00376"></a>00376     <span class="keywordflow">if</span> (!hw-&gt;sending)
<a name="l00377"></a>00377     {
<a name="l00378"></a>00378         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00379"></a>00379         <span class="comment">/*</span>
<a name="l00380"></a>00380 <span class="comment">         * - Enable the transmitter</span>
<a name="l00381"></a>00381 <span class="comment">         * - Enable TX empty interrupt</span>
<a name="l00382"></a>00382 <span class="comment">         */</span>
<a name="l00383"></a>00383         <a class="code" href="ser__sam3_8c.html#a4b1ed25f6c90796fcabcd7e32869cc65" title="Invoked before starting a transmission.">SER_UART0_BUS_TXBEGIN</a>;
<a name="l00384"></a>00384         <a class="code" href="at91__us_8h.html#a8ee910392a50f464572c3b06ebd82d63" title="Channel 0 interrupt enable register address.">US0_IER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a5bd76b5c0355eb852e918e37509ac44e" title="Transmitter empty.">US_TXEMPTY</a>);
<a name="l00385"></a>00385     }
<a name="l00386"></a>00386 }
<a name="l00387"></a>00387 
<a name="l00388"></a>00388 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_setbaudrate(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate)
<a name="l00389"></a>00389 {
<a name="l00390"></a>00390     <span class="comment">/* Compute baud-rate period */</span>
<a name="l00391"></a>00391     <a class="code" href="at91__us_8h.html#a59db4fb2ec966b9b3e408e999aceccce" title="Channel 0 baud rate register address.">US0_BRGR</a> = CPU_FREQ / (16 * rate);
<a name="l00392"></a>00392     <span class="comment">//DB(kprintf(&quot;uart0_setbaudrate(rate=%lu): period=%d\n&quot;, rate, period);)</span>
<a name="l00393"></a>00393 }
<a name="l00394"></a>00394 
<a name="l00395"></a>00395 <span class="keyword">static</span> <span class="keywordtype">void</span> uart0_setparity(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">int</span> parity)
<a name="l00396"></a>00396 {
<a name="l00397"></a>00397     <a class="code" href="at91__us_8h.html#a43f5099431bdd33129a512f9457da25b" title="Channel 0 mode register address.">US0_MR</a> &amp;= ~<a class="code" href="at91__us_8h.html#a7ee302261f411c9631594682401d6f06" title="Parity mode mask.">US_PAR_MASK</a>;
<a name="l00398"></a>00398     <span class="comment">/* Set UART parity */</span>
<a name="l00399"></a>00399     <span class="keywordflow">switch</span>(parity)
<a name="l00400"></a>00400     {
<a name="l00401"></a>00401         <span class="keywordflow">case</span> SER_PARITY_NONE:
<a name="l00402"></a>00402         {
<a name="l00403"></a>00403             <span class="comment">/* Parity none. */</span>
<a name="l00404"></a>00404             <a class="code" href="at91__us_8h.html#a43f5099431bdd33129a512f9457da25b" title="Channel 0 mode register address.">US0_MR</a> |= <a class="code" href="at91__us_8h.html#adc4fd39c11d5ecafa373934e0a2c9e9e" title="No parity.">US_PAR_NO</a>;
<a name="l00405"></a>00405             <span class="keywordflow">break</span>;
<a name="l00406"></a>00406         }
<a name="l00407"></a>00407         <span class="keywordflow">case</span> SER_PARITY_EVEN:
<a name="l00408"></a>00408         {
<a name="l00409"></a>00409             <span class="comment">/* Even parity. */</span>
<a name="l00410"></a>00410             <a class="code" href="at91__us_8h.html#a43f5099431bdd33129a512f9457da25b" title="Channel 0 mode register address.">US0_MR</a> |= <a class="code" href="at91__us_8h.html#adeae94183e55de7b21f8b405b513ce5e" title="Even parity.">US_PAR_EVEN</a>;
<a name="l00411"></a>00411             <span class="keywordflow">break</span>;
<a name="l00412"></a>00412         }
<a name="l00413"></a>00413         <span class="keywordflow">case</span> SER_PARITY_ODD:
<a name="l00414"></a>00414         {
<a name="l00415"></a>00415             <span class="comment">/* Odd parity. */</span>
<a name="l00416"></a>00416             <a class="code" href="at91__us_8h.html#a43f5099431bdd33129a512f9457da25b" title="Channel 0 mode register address.">US0_MR</a> |= <a class="code" href="at91__us_8h.html#aca11ab6bfc470cb562ebf1fa622583e9" title="Odd parity.">US_PAR_ODD</a>;
<a name="l00417"></a>00417             <span class="keywordflow">break</span>;
<a name="l00418"></a>00418         }
<a name="l00419"></a>00419         <span class="keywordflow">default</span>:
<a name="l00420"></a>00420             <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(0);
<a name="l00421"></a>00421     }
<a name="l00422"></a>00422 }
<a name="l00423"></a>00423 
<a name="l00424"></a>00424 <span class="preprocessor">#if USART_PORTS &gt; 1</span>
<a name="l00425"></a>00425 <span class="preprocessor"></span>
<a name="l00426"></a>00426 <span class="comment">/*</span>
<a name="l00427"></a>00427 <span class="comment"> * Callbacks for USART1</span>
<a name="l00428"></a>00428 <span class="comment"> */</span>
<a name="l00429"></a>00429 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_init(
<a name="l00430"></a>00430     UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw),
<a name="l00431"></a>00431     UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00432"></a>00432 {
<a name="l00433"></a>00433     <a class="code" href="at91__us_8h.html#a69c9de36f8b1d369061bce8462c0339d" title="Channel 1 interrupt disable register address.">US1_IDR</a> = 0xFFFFFFFF;
<a name="l00434"></a>00434     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(US1_ID);
<a name="l00435"></a>00435 
<a name="l00436"></a>00436     <span class="comment">/*</span>
<a name="l00437"></a>00437 <span class="comment">     * - Reset USART1</span>
<a name="l00438"></a>00438 <span class="comment">     * - Set serial param: mode Normal, 8bit data, 1bit stop, parity none</span>
<a name="l00439"></a>00439 <span class="comment">     * - Enable both the receiver and the transmitter</span>
<a name="l00440"></a>00440 <span class="comment">     * - Enable only the RX complete interrupt</span>
<a name="l00441"></a>00441 <span class="comment">     */</span>
<a name="l00442"></a>00442     <a class="code" href="at91__us_8h.html#aa2997be819b8cc0f9b3f3c4d26495104" title="Channel 1 control register address.">US1_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#af0ff9872fd63211f2b2fb4834308c502" title="Reset receiver.">US_RSTRX</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a8963929b925cf2c1285ca6cd51771c35" title="Reset transmitter.">US_RSTTX</a>);
<a name="l00443"></a>00443     <a class="code" href="at91__us_8h.html#a2ea03bf9e6f9035dd73061f6ab3ebf45" title="Channel 1 mode register address.">US1_MR</a> = <a class="code" href="at91__us_8h.html#a4a4e9c876c59a12205dc261d35ee794f" title="Normal mode.">US_CHMODE_NORMAL</a> | <a class="code" href="at91__us_8h.html#a89644c105688fc7f26e419b02d200228" title="8 data bits.">US_CHRL_8</a> | <a class="code" href="at91__us_8h.html#a4eee742663859e062bdaa9a3ec0d9365" title="1 stop bit.">US_NBSTOP_1</a> | <a class="code" href="at91__us_8h.html#adc4fd39c11d5ecafa373934e0a2c9e9e" title="No parity.">US_PAR_NO</a>;
<a name="l00444"></a>00444     <a class="code" href="at91__us_8h.html#aa2997be819b8cc0f9b3f3c4d26495104" title="Channel 1 control register address.">US1_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a22a008aea1877125eb8e4666af07065f" title="Receiver enable.">US_RXEN</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a8969e9878742caecf162b9ca8445976a" title="Transmitter enable.">US_TXEN</a>);
<a name="l00445"></a>00445     <a class="code" href="at91__us_8h.html#a71268108e5f85a40c82bdbbc02e56815" title="Channel 1 interrupt enable register address.">US1_IER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#aa57cfd24c7628af15a3ac43ce2949286" title="Receiver ready.">US_RXRDY</a>);
<a name="l00446"></a>00446 
<a name="l00447"></a>00447     <a class="code" href="ser__at91_8c.html#ad50670eedb499a4a2c7a53e6b1fb3a3a" title="Default TXINIT macro - invoked in uart1_init()">SER_UART1_BUS_TXINIT</a>;
<a name="l00448"></a>00448 
<a name="l00449"></a>00449     sysirq_setPriority(INT_US1, <a class="code" href="ser__sam3_8c.html#af0c43a8d17a82f26e162e020b8aa95aa" title="default priority for serial irqs.">SERIRQ_PRIORITY</a>);
<a name="l00450"></a>00450     <a class="code" href="sysirq__at91_8c.html#ac306e48b7f835d555d57502b277961f8" title="Helper function used to set handler for system IRQ irq.">sysirq_setHandler</a>(INT_US1, uart1_irq_dispatcher);
<a name="l00451"></a>00451 
<a name="l00452"></a>00452     SER_STROBE_INIT;
<a name="l00453"></a>00453 }
<a name="l00454"></a>00454 
<a name="l00455"></a>00455 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00456"></a>00456 {
<a name="l00457"></a>00457     <a class="code" href="at91__us_8h.html#aa2997be819b8cc0f9b3f3c4d26495104" title="Channel 1 control register address.">US1_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#af0ff9872fd63211f2b2fb4834308c502" title="Reset receiver.">US_RSTRX</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a8963929b925cf2c1285ca6cd51771c35" title="Reset transmitter.">US_RSTTX</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#ab4ea2c47eebd9ea95f844a971a084792" title="Receiver disable.">US_RXDIS</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a7842521eaf169eeb2c4362ec0ff38be2" title="Transmitter disable.">US_TXDIS</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a52a4cb09c5105f1ca76130659682e2cf" title="Reset status bits.">US_RSTSTA</a>);
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 
<a name="l00460"></a>00460 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_enabletxirq(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00461"></a>00461 {
<a name="l00462"></a>00462     <span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *)_hw;
<a name="l00463"></a>00463 
<a name="l00464"></a>00464     <span class="comment">/*</span>
<a name="l00465"></a>00465 <span class="comment">     * WARNING: racy code here!  The tx interrupt sets hw-&gt;sending to false</span>
<a name="l00466"></a>00466 <span class="comment">     * when it runs with an empty fifo.  The order of statements in the</span>
<a name="l00467"></a>00467 <span class="comment">     * if-block matters.</span>
<a name="l00468"></a>00468 <span class="comment">     */</span>
<a name="l00469"></a>00469     <span class="keywordflow">if</span> (!hw-&gt;sending)
<a name="l00470"></a>00470     {
<a name="l00471"></a>00471         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00472"></a>00472         <span class="comment">/*</span>
<a name="l00473"></a>00473 <span class="comment">         * - Enable the transmitter</span>
<a name="l00474"></a>00474 <span class="comment">         * - Enable TX empty interrupt</span>
<a name="l00475"></a>00475 <span class="comment">         */</span>
<a name="l00476"></a>00476         <a class="code" href="ser__at91_8c.html#a233df3cd464a7e3277750fe314fc563c" title="Invoked before starting a transmission.">SER_UART1_BUS_TXBEGIN</a>;
<a name="l00477"></a>00477         <a class="code" href="at91__us_8h.html#a71268108e5f85a40c82bdbbc02e56815" title="Channel 1 interrupt enable register address.">US1_IER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a5bd76b5c0355eb852e918e37509ac44e" title="Transmitter empty.">US_TXEMPTY</a>);
<a name="l00478"></a>00478     }
<a name="l00479"></a>00479 }
<a name="l00480"></a>00480 
<a name="l00481"></a>00481 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_setbaudrate(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate)
<a name="l00482"></a>00482 {
<a name="l00483"></a>00483     <span class="comment">/* Compute baud-rate period */</span>
<a name="l00484"></a>00484     <a class="code" href="at91__us_8h.html#a05808d77d9de4f90e45b1d41220f200f" title="Channel 1 baud rate register address.">US1_BRGR</a> = CPU_FREQ / (16 * rate);
<a name="l00485"></a>00485     <span class="comment">//DB(kprintf(&quot;uart0_setbaudrate(rate=%lu): period=%d\n&quot;, rate, period);)</span>
<a name="l00486"></a>00486 }
<a name="l00487"></a>00487 
<a name="l00488"></a>00488 <span class="keyword">static</span> <span class="keywordtype">void</span> uart1_setparity(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">int</span> parity)
<a name="l00489"></a>00489 {
<a name="l00490"></a>00490     <a class="code" href="at91__us_8h.html#a2ea03bf9e6f9035dd73061f6ab3ebf45" title="Channel 1 mode register address.">US1_MR</a> &amp;= ~<a class="code" href="at91__us_8h.html#a7ee302261f411c9631594682401d6f06" title="Parity mode mask.">US_PAR_MASK</a>;
<a name="l00491"></a>00491     <span class="comment">/* Set UART parity */</span>
<a name="l00492"></a>00492     <span class="keywordflow">switch</span>(parity)
<a name="l00493"></a>00493     {
<a name="l00494"></a>00494         <span class="keywordflow">case</span> SER_PARITY_NONE:
<a name="l00495"></a>00495         {
<a name="l00496"></a>00496             <span class="comment">/* Parity none. */</span>
<a name="l00497"></a>00497             <a class="code" href="at91__us_8h.html#a2ea03bf9e6f9035dd73061f6ab3ebf45" title="Channel 1 mode register address.">US1_MR</a> |= <a class="code" href="at91__us_8h.html#adc4fd39c11d5ecafa373934e0a2c9e9e" title="No parity.">US_PAR_NO</a>;
<a name="l00498"></a>00498             <span class="keywordflow">break</span>;
<a name="l00499"></a>00499         }
<a name="l00500"></a>00500         <span class="keywordflow">case</span> SER_PARITY_EVEN:
<a name="l00501"></a>00501         {
<a name="l00502"></a>00502             <span class="comment">/* Even parity. */</span>
<a name="l00503"></a>00503             <a class="code" href="at91__us_8h.html#a2ea03bf9e6f9035dd73061f6ab3ebf45" title="Channel 1 mode register address.">US1_MR</a> |= <a class="code" href="at91__us_8h.html#adeae94183e55de7b21f8b405b513ce5e" title="Even parity.">US_PAR_EVEN</a>;
<a name="l00504"></a>00504             <span class="keywordflow">break</span>;
<a name="l00505"></a>00505         }
<a name="l00506"></a>00506         <span class="keywordflow">case</span> SER_PARITY_ODD:
<a name="l00507"></a>00507         {
<a name="l00508"></a>00508             <span class="comment">/* Odd parity. */</span>
<a name="l00509"></a>00509             <a class="code" href="at91__us_8h.html#a2ea03bf9e6f9035dd73061f6ab3ebf45" title="Channel 1 mode register address.">US1_MR</a> |= <a class="code" href="at91__us_8h.html#aca11ab6bfc470cb562ebf1fa622583e9" title="Odd parity.">US_PAR_ODD</a>;
<a name="l00510"></a>00510             <span class="keywordflow">break</span>;
<a name="l00511"></a>00511         }
<a name="l00512"></a>00512         <span class="keywordflow">default</span>:
<a name="l00513"></a>00513             <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(0);
<a name="l00514"></a>00514     }
<a name="l00515"></a>00515 }
<a name="l00516"></a>00516 
<a name="l00517"></a>00517 <span class="preprocessor">#endif </span><span class="comment">/* USART_PORTS &gt; 1 */</span>
<a name="l00518"></a>00518 
<a name="l00519"></a>00519 <span class="comment">/* SPI driver */</span>
<a name="l00520"></a>00520 <span class="keyword">static</span> <span class="keywordtype">void</span> spi0_init(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00521"></a>00521 {
<a name="l00522"></a>00522     <a class="code" href="ser__sam3_8c.html#a0c7d035fa21a19bcce72aa0c6bb66b80" title="Default TXINIT macro - invoked in spi_init() The default is no action.">SER_SPI0_BUS_TXINIT</a>;
<a name="l00523"></a>00523 
<a name="l00524"></a>00524     <span class="comment">/* Reset device */</span>
<a name="l00525"></a>00525     <a class="code" href="sam3__spi_8h.html#a2c8c0dd588eca7312bd824b9d32b122c" title="Single SPI Register Addresses.">SPI0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#ab67d8fc9dba20b5f7c43feb5df7e658d" title="Software reset.">SPI_SWRST</a>);
<a name="l00526"></a>00526 
<a name="l00527"></a>00527     <span class="comment">/*</span>
<a name="l00528"></a>00528 <span class="comment">     * Set SPI to master mode, fixed peripheral select, chip select directly connected to a peripheral device,</span>
<a name="l00529"></a>00529 <span class="comment">     * SPI clock set to MCK, mode fault detection disabled, loopback disable, NPCS0 active, Delay between CS = 0</span>
<a name="l00530"></a>00530 <span class="comment">     */</span>
<a name="l00531"></a>00531     <a class="code" href="sam3__spi_8h.html#a998a552558ff599584f0f8cda39d00d9" title="SPI Mode Register Read/Write Reset=0x0.">SPI0_MR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a>);
<a name="l00532"></a>00532 
<a name="l00533"></a>00533     <span class="comment">/*</span>
<a name="l00534"></a>00534 <span class="comment">     * Set SPI mode.</span>
<a name="l00535"></a>00535 <span class="comment">     * At reset clock division factor is set to 0, that is</span>
<a name="l00536"></a>00536 <span class="comment">     * *forbidden*. Set SPI clock to minimum to keep it valid.</span>
<a name="l00537"></a>00537 <span class="comment">     * Set all possible chip select registers in case user manually</span>
<a name="l00538"></a>00538 <span class="comment">     * change CPS field in SPI_MR.</span>
<a name="l00539"></a>00539 <span class="comment">     */</span>
<a name="l00540"></a>00540     <a class="code" href="sam3__spi_8h.html#ae6a9ad3eb76c5ecb0e651061afbd5faa" title="SPI Chip Select Register 0 Read/Write Reset=0x0.">SPI0_CSR0</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00541"></a>00541     <a class="code" href="sam3__spi_8h.html#a8afdb13120130e3eae9e1569d40926b2" title="SPI Chip Select Register 1 Read/Write Reset=0x0.">SPI0_CSR1</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00542"></a>00542     <a class="code" href="sam3__spi_8h.html#a2fdcb1a17ae90e62e4d61ba99434bc39" title="SPI Chip Select Register 2 Read/Write Reset=0x0.">SPI0_CSR2</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00543"></a>00543     <a class="code" href="sam3__spi_8h.html#a19a96dddac4cd0a74c4e33c33475bbce" title="SPI Chip Select Register 3 Read/Write Reset=0x0.">SPI0_CSR3</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00544"></a>00544 
<a name="l00545"></a>00545     <span class="comment">/* Disable all irqs */</span>
<a name="l00546"></a>00546     <a class="code" href="sam3__spi_8h.html#a279e5df465359d473c9404fdd450c4a4" title="SPI Interrupt Disable Register Write-only.">SPI0_IDR</a> = 0xFFFFFFFF;
<a name="l00547"></a>00547 
<a name="l00548"></a>00548     <span class="comment">//sysirq_setPriority(INT_SPI0, SERIRQ_PRIORITY);</span>
<a name="l00549"></a>00549     <a class="code" href="sysirq__at91_8c.html#ac306e48b7f835d555d57502b277961f8" title="Helper function used to set handler for system IRQ irq.">sysirq_setHandler</a>(INT_SPI0, spi0_irq_handler);
<a name="l00550"></a>00550     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(SPI0_ID);
<a name="l00551"></a>00551 
<a name="l00552"></a>00552     <span class="comment">/* Enable SPI */</span>
<a name="l00553"></a>00553     <a class="code" href="sam3__spi_8h.html#a2c8c0dd588eca7312bd824b9d32b122c" title="Single SPI Register Addresses.">SPI0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a871bf672ae2d310ce3376b87dc73f341" title="SPI enable.">SPI_SPIEN</a>);
<a name="l00554"></a>00554 
<a name="l00555"></a>00555     SER_STROBE_INIT;
<a name="l00556"></a>00556 }
<a name="l00557"></a>00557 
<a name="l00558"></a>00558 <span class="keyword">static</span> <span class="keywordtype">void</span> spi0_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00559"></a>00559 {
<a name="l00560"></a>00560     <span class="comment">/* Disable SPI */</span>
<a name="l00561"></a>00561     <a class="code" href="sam3__spi_8h.html#a2c8c0dd588eca7312bd824b9d32b122c" title="Single SPI Register Addresses.">SPI0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#aea567aa161cd996db0caa4579d16dd1a" title="SPI disable.">SPI_SPIDIS</a>);
<a name="l00562"></a>00562 
<a name="l00563"></a>00563     <span class="comment">/* Disable all irqs */</span>
<a name="l00564"></a>00564     <a class="code" href="sam3__spi_8h.html#a279e5df465359d473c9404fdd450c4a4" title="SPI Interrupt Disable Register Write-only.">SPI0_IDR</a> = 0xFFFFFFFF;
<a name="l00565"></a>00565 
<a name="l00566"></a>00566     <a class="code" href="ser__sam3_8c.html#a14d8df08fdf5cbae851ce159e63bab8d" title="Invoked after the last character has been transmitted.">SER_SPI0_BUS_TXCLOSE</a>;
<a name="l00567"></a>00567 }
<a name="l00568"></a>00568 
<a name="l00569"></a>00569 <span class="keyword">static</span> <span class="keywordtype">void</span> spi0_starttx(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00570"></a>00570 {
<a name="l00571"></a>00571     <span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *)_hw;
<a name="l00572"></a>00572 
<a name="l00573"></a>00573     cpu_flags_t flags;
<a name="l00574"></a>00574     IRQ_SAVE_DISABLE(flags);
<a name="l00575"></a>00575 
<a name="l00576"></a>00576     <span class="comment">/* Send data only if the SPI is not already transmitting */</span>
<a name="l00577"></a>00577     <span class="keywordflow">if</span> (!hw-&gt;sending &amp;&amp; !<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(&amp;ser_handles[SER_SPI0]-&gt;txfifo))
<a name="l00578"></a>00578     {
<a name="l00579"></a>00579         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00580"></a>00580         <a class="code" href="sam3__spi_8h.html#a8a9fce2292a11f0b73ac422fbe7ba09c" title="SPI Transmit Data Register Write-only .">SPI0_TDR</a> = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(&amp;ser_handles[SER_SPI0]-&gt;txfifo);
<a name="l00581"></a>00581         <span class="comment">/* Enable interrupt on tx buffer empty */</span>
<a name="l00582"></a>00582         <a class="code" href="sam3__spi_8h.html#a3acbb45f7eba9dd602ba6e05a9469fc6" title="SPI Interrupt Enable Register Write-only.">SPI0_IER</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a206133d7215eeb186be703c5890ac84a" title="Transmission register empty.">SPI_TXEMPTY</a>);
<a name="l00583"></a>00583     }
<a name="l00584"></a>00584 
<a name="l00585"></a>00585     IRQ_RESTORE(flags);
<a name="l00586"></a>00586 }
<a name="l00587"></a>00587 
<a name="l00588"></a>00588 <span class="keyword">static</span> <span class="keywordtype">void</span> spi0_setbaudrate(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate)
<a name="l00589"></a>00589 {
<a name="l00590"></a>00590     <a class="code" href="sam3__spi_8h.html#ae6a9ad3eb76c5ecb0e651061afbd5faa" title="SPI Chip Select Register 0 Read/Write Reset=0x0.">SPI0_CSR0</a> &amp;= ~<a class="code" href="at91__spi_8h.html#a5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>;
<a name="l00591"></a>00591 
<a name="l00592"></a>00592     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>((uint8_t)<a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>(CPU_FREQ, rate));
<a name="l00593"></a>00593     <a class="code" href="sam3__spi_8h.html#ae6a9ad3eb76c5ecb0e651061afbd5faa" title="SPI Chip Select Register 0 Read/Write Reset=0x0.">SPI0_CSR0</a> |= <a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>(CPU_FREQ, rate) &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>;
<a name="l00594"></a>00594 }
<a name="l00595"></a>00595 
<a name="l00596"></a>00596 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span><span class="comment">/* SPI driver */</span>
<a name="l00598"></a>00598 <span class="keyword">static</span> <span class="keywordtype">void</span> spi1_init(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), UNUSED_ARG(<span class="keyword">struct</span> <a class="code" href="structSerial.html" title="Serial handle structure.">Serial</a> *, ser))
<a name="l00599"></a>00599 {
<a name="l00600"></a>00600     SER_SPI1_BUS_TXINIT;
<a name="l00601"></a>00601 
<a name="l00602"></a>00602     <span class="comment">/* Reset device */</span>
<a name="l00603"></a>00603     SPI1_CR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#ab67d8fc9dba20b5f7c43feb5df7e658d" title="Software reset.">SPI_SWRST</a>);
<a name="l00604"></a>00604 
<a name="l00605"></a>00605     <span class="comment">/*</span>
<a name="l00606"></a>00606 <span class="comment">     * Set SPI to master mode, fixed peripheral select, chip select directly connected to a peripheral device,</span>
<a name="l00607"></a>00607 <span class="comment">     * SPI clock set to MCK, mode fault detection disabled, loopback disable, NPCS0 active, Delay between CS = 0</span>
<a name="l00608"></a>00608 <span class="comment">     */</span>
<a name="l00609"></a>00609     SPI1_MR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a1039e667b18eb11df8ab4e168546200b" title="Master mode.">SPI_MSTR</a>) | <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a35767f5bfa3d7dc1965df71ea657fe23" title="Mode fault detection.">SPI_MODFDIS</a>);
<a name="l00610"></a>00610 
<a name="l00611"></a>00611     <span class="comment">/*</span>
<a name="l00612"></a>00612 <span class="comment">     * Set SPI mode.</span>
<a name="l00613"></a>00613 <span class="comment">     * At reset clock division factor is set to 0, that is</span>
<a name="l00614"></a>00614 <span class="comment">     * *forbidden*. Set SPI clock to minimum to keep it valid.</span>
<a name="l00615"></a>00615 <span class="comment">     * Set all possible chip select registers in case user manually</span>
<a name="l00616"></a>00616 <span class="comment">     * change chip select.</span>
<a name="l00617"></a>00617 <span class="comment">     */</span>
<a name="l00618"></a>00618     SPI1_CSR0 = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00619"></a>00619     SPI1_CSR1 = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00620"></a>00620     SPI1_CSR2 = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00621"></a>00621     SPI1_CSR3 = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a50366ed780ac3d87102f76e6cf00e1c9" title="Clock phase.">SPI_NCPHA</a>) | (255 &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>);
<a name="l00622"></a>00622 
<a name="l00623"></a>00623     <span class="comment">/* Disable all SPI irqs */</span>
<a name="l00624"></a>00624     SPI1_IDR = 0xFFFFFFFF;
<a name="l00625"></a>00625 
<a name="l00626"></a>00626     sysirq_setPriority(INT_SPI1, <a class="code" href="ser__sam3_8c.html#af0c43a8d17a82f26e162e020b8aa95aa" title="default priority for serial irqs.">SERIRQ_PRIORITY</a>);
<a name="l00627"></a>00627     <a class="code" href="sysirq__at91_8c.html#ac306e48b7f835d555d57502b277961f8" title="Helper function used to set handler for system IRQ irq.">sysirq_setHandler</a>(INT_SPI1, spi1_irq_dispatcher);
<a name="l00628"></a>00628     <a class="code" href="sam3__pmc_8h.html#ab52e15eab47e357c27f86a5f8b0ba532" title="Enable a peripheral clock.">pmc_periphEnable</a>(SPI1_ID);
<a name="l00629"></a>00629 
<a name="l00630"></a>00630     <span class="comment">/* Enable SPI */</span>
<a name="l00631"></a>00631     SPI1_CR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a871bf672ae2d310ce3376b87dc73f341" title="SPI enable.">SPI_SPIEN</a>);
<a name="l00632"></a>00632 
<a name="l00633"></a>00633     SER_STROBE_INIT;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 
<a name="l00636"></a>00636 <span class="keyword">static</span> <span class="keywordtype">void</span> spi1_cleanup(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw))
<a name="l00637"></a>00637 {
<a name="l00638"></a>00638     <span class="comment">/* Disable SPI */</span>
<a name="l00639"></a>00639     SPI1_CR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#aea567aa161cd996db0caa4579d16dd1a" title="SPI disable.">SPI_SPIDIS</a>);
<a name="l00640"></a>00640 
<a name="l00641"></a>00641     <span class="comment">/* Disable all irqs */</span>
<a name="l00642"></a>00642     SPI1_IDR = 0xFFFFFFFF;
<a name="l00643"></a>00643 
<a name="l00644"></a>00644     SER_SPI1_BUS_TXCLOSE;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 
<a name="l00647"></a>00647 <span class="keyword">static</span> <span class="keywordtype">void</span> spi1_starttx(<span class="keyword">struct</span> SerialHardware *_hw)
<a name="l00648"></a>00648 {
<a name="l00649"></a>00649     <span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *)_hw;
<a name="l00650"></a>00650 
<a name="l00651"></a>00651     cpu_flags_t flags;
<a name="l00652"></a>00652     IRQ_SAVE_DISABLE(flags);
<a name="l00653"></a>00653 
<a name="l00654"></a>00654     <span class="comment">/* Send data only if the SPI is not already transmitting */</span>
<a name="l00655"></a>00655     <span class="keywordflow">if</span> (!hw-&gt;sending &amp;&amp; !<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(&amp;ser_handles[SER_SPI1]-&gt;txfifo))
<a name="l00656"></a>00656     {
<a name="l00657"></a>00657         hw-&gt;sending = <span class="keyword">true</span>;
<a name="l00658"></a>00658         SPI1_TDR = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(&amp;ser_handles[SER_SPI1]-&gt;txfifo);
<a name="l00659"></a>00659         <span class="comment">/* Enable interrupt on tx buffer empty */</span>
<a name="l00660"></a>00660         SPI1_IER = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a206133d7215eeb186be703c5890ac84a" title="Transmission register empty.">SPI_TXEMPTY</a>);
<a name="l00661"></a>00661     }
<a name="l00662"></a>00662 
<a name="l00663"></a>00663     IRQ_RESTORE(flags);
<a name="l00664"></a>00664 }
<a name="l00665"></a>00665 
<a name="l00666"></a>00666 <span class="keyword">static</span> <span class="keywordtype">void</span> spi1_setbaudrate(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> rate)
<a name="l00667"></a>00667 {
<a name="l00668"></a>00668     SPI1_CSR0 &amp;= ~<a class="code" href="at91__spi_8h.html#a5e7060fc31c70cf78a2869fbebd08023" title="Serial clock baud rate mask.">SPI_SCBR</a>;
<a name="l00669"></a>00669 
<a name="l00670"></a>00670     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>((uint8_t)<a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>(CPU_FREQ, rate));
<a name="l00671"></a>00671     SPI1_CSR0 |= <a class="code" href="group__macros.html#ga1ddec5826f8a1f9010183107bb77c06d" title="Perform an integer division rounding the result to the nearest int value.">DIV_ROUND</a>(CPU_FREQ, rate) &lt;&lt; <a class="code" href="at91__spi_8h.html#ae158fe98e9ddfc62896b2d3a3c5c7ee5" title="Least significant bit of serial clock baud rate.">SPI_SCBR_SHIFT</a>;
<a name="l00672"></a>00672 }
<a name="l00673"></a>00673 <span class="preprocessor">#endif</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span>
<a name="l00675"></a>00675 <span class="keyword">static</span> <span class="keywordtype">void</span> spi_setparity(UNUSED_ARG(<span class="keyword">struct</span> SerialHardware *, _hw), UNUSED_ARG(<span class="keywordtype">int</span>, parity))
<a name="l00676"></a>00676 {
<a name="l00677"></a>00677     <span class="comment">// nop</span>
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 
<a name="l00680"></a>00680 
<a name="l00681"></a>00681 <span class="keyword">static</span> <span class="keywordtype">bool</span> tx_sending(<span class="keyword">struct</span> SerialHardware* _hw)
<a name="l00682"></a>00682 {
<a name="l00683"></a>00683     <span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *hw = (<span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> *)_hw;
<a name="l00684"></a>00684     <span class="keywordflow">return</span> hw-&gt;sending;
<a name="l00685"></a>00685 }
<a name="l00686"></a>00686 
<a name="l00687"></a>00687 <span class="comment">// FIXME: move into compiler.h?  Ditch?</span>
<a name="l00688"></a>00688 <span class="preprocessor">#if COMPILER_C99</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor">    #define C99INIT(name,val) .name = val</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span><span class="preprocessor">#elif defined(__GNUC__)</span>
<a name="l00691"></a>00691 <span class="preprocessor"></span><span class="preprocessor">    #define C99INIT(name,val) name: val</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">    #warning No designated initializers, double check your code</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="preprocessor">    #define C99INIT(name,val) (val)</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00696"></a>00696 <span class="preprocessor"></span>
<a name="l00697"></a>00697 <span class="comment">/*</span>
<a name="l00698"></a>00698 <span class="comment"> * High-level interface data structures</span>
<a name="l00699"></a>00699 <span class="comment"> */</span>
<a name="l00700"></a>00700 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT UART0_VT =
<a name="l00701"></a>00701 {
<a name="l00702"></a>00702     C99INIT(init, uart0_init),
<a name="l00703"></a>00703     C99INIT(cleanup, uart0_cleanup),
<a name="l00704"></a>00704     C99INIT(setBaudrate, uart0_setbaudrate),
<a name="l00705"></a>00705     C99INIT(setParity, uart0_setparity),
<a name="l00706"></a>00706     C99INIT(txStart, uart0_enabletxirq),
<a name="l00707"></a>00707     C99INIT(txSending, tx_sending),
<a name="l00708"></a>00708 };
<a name="l00709"></a>00709 
<a name="l00710"></a>00710 <span class="preprocessor">#if USART_PORTS &gt; 1</span>
<a name="l00711"></a>00711 <span class="preprocessor"></span>
<a name="l00712"></a>00712 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT UART1_VT =
<a name="l00713"></a>00713 {
<a name="l00714"></a>00714     C99INIT(init, uart1_init),
<a name="l00715"></a>00715     C99INIT(cleanup, uart1_cleanup),
<a name="l00716"></a>00716     C99INIT(setBaudrate, uart1_setbaudrate),
<a name="l00717"></a>00717     C99INIT(setParity, uart1_setparity),
<a name="l00718"></a>00718     C99INIT(txStart, uart1_enabletxirq),
<a name="l00719"></a>00719     C99INIT(txSending, tx_sending),
<a name="l00720"></a>00720 };
<a name="l00721"></a>00721 
<a name="l00722"></a>00722 <span class="preprocessor">#endif </span><span class="comment">/* USART_PORTS &gt; 1 */</span>
<a name="l00723"></a>00723 
<a name="l00724"></a>00724 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT SPI0_VT =
<a name="l00725"></a>00725 {
<a name="l00726"></a>00726     C99INIT(init, spi0_init),
<a name="l00727"></a>00727     C99INIT(cleanup, spi0_cleanup),
<a name="l00728"></a>00728     C99INIT(setBaudrate, spi0_setbaudrate),
<a name="l00729"></a>00729     C99INIT(setParity, spi_setparity),
<a name="l00730"></a>00730     C99INIT(txStart, spi0_starttx),
<a name="l00731"></a>00731     C99INIT(txSending, tx_sending),
<a name="l00732"></a>00732 };
<a name="l00733"></a>00733 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">struct </span>SerialHardwareVT SPI1_VT =
<a name="l00735"></a>00735 {
<a name="l00736"></a>00736     C99INIT(init, spi1_init),
<a name="l00737"></a>00737     C99INIT(cleanup, spi1_cleanup),
<a name="l00738"></a>00738     C99INIT(setBaudrate, spi1_setbaudrate),
<a name="l00739"></a>00739     C99INIT(setParity, spi_setparity),
<a name="l00740"></a>00740     C99INIT(txStart, spi1_starttx),
<a name="l00741"></a>00741     C99INIT(txSending, tx_sending),
<a name="l00742"></a>00742 };
<a name="l00743"></a>00743 <span class="preprocessor">#endif</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span>
<a name="l00745"></a>00745 <span class="keyword">static</span> <span class="keyword">struct </span><a class="code" href="structArmSerial.html" title="Internal hardware state structure.">ArmSerial</a> UARTDescs[<a class="code" href="ser__at91_8h.html#a99fb83031ce9923c84392b4e92f956b5af417190a4a3042cd6e1d96883873457e" title="Number of serial ports.">SER_CNT</a>] =
<a name="l00746"></a>00746 {
<a name="l00747"></a>00747     {
<a name="l00748"></a>00748         C99INIT(hw, ) {
<a name="l00749"></a>00749             C99INIT(table, &amp;UART0_VT),
<a name="l00750"></a>00750             C99INIT(txbuffer, uart0_txbuffer),
<a name="l00751"></a>00751             C99INIT(rxbuffer, uart0_rxbuffer),
<a name="l00752"></a>00752             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(uart0_txbuffer)),
<a name="l00753"></a>00753             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(uart0_rxbuffer)),
<a name="l00754"></a>00754         },
<a name="l00755"></a>00755         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00756"></a>00756     },
<a name="l00757"></a>00757 <span class="preprocessor">#if USART_PORTS &gt; 1</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span>    {
<a name="l00759"></a>00759         C99INIT(hw, ) {
<a name="l00760"></a>00760             C99INIT(table, &amp;UART1_VT),
<a name="l00761"></a>00761             C99INIT(txbuffer, uart1_txbuffer),
<a name="l00762"></a>00762             C99INIT(rxbuffer, uart1_rxbuffer),
<a name="l00763"></a>00763             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(uart1_txbuffer)),
<a name="l00764"></a>00764             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(uart1_rxbuffer)),
<a name="l00765"></a>00765         },
<a name="l00766"></a>00766         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00767"></a>00767     },
<a name="l00768"></a>00768 <span class="preprocessor">#endif</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span>
<a name="l00770"></a>00770     {
<a name="l00771"></a>00771         C99INIT(hw, ) {
<a name="l00772"></a>00772             C99INIT(table, &amp;SPI0_VT),
<a name="l00773"></a>00773             C99INIT(txbuffer, spi0_txbuffer),
<a name="l00774"></a>00774             C99INIT(rxbuffer, spi0_rxbuffer),
<a name="l00775"></a>00775             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(spi0_txbuffer)),
<a name="l00776"></a>00776             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(spi0_rxbuffer)),
<a name="l00777"></a>00777         },
<a name="l00778"></a>00778         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00779"></a>00779     },
<a name="l00780"></a>00780 <span class="preprocessor">    #if CPU_ARM_SAM7X</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span>    {
<a name="l00782"></a>00782         C99INIT(hw, ) {
<a name="l00783"></a>00783             C99INIT(table, &amp;SPI1_VT),
<a name="l00784"></a>00784             C99INIT(txbuffer, spi1_txbuffer),
<a name="l00785"></a>00785             C99INIT(rxbuffer, spi1_rxbuffer),
<a name="l00786"></a>00786             C99INIT(txbuffer_size, <span class="keyword">sizeof</span>(spi1_txbuffer)),
<a name="l00787"></a>00787             C99INIT(rxbuffer_size, <span class="keyword">sizeof</span>(spi1_rxbuffer)),
<a name="l00788"></a>00788         },
<a name="l00789"></a>00789         C99INIT(sending, <span class="keyword">false</span>),
<a name="l00790"></a>00790     }
<a name="l00791"></a>00791 
<a name="l00792"></a>00792 <span class="preprocessor">    #endif</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span>};
<a name="l00794"></a>00794 
<a name="l00795"></a>00795 <span class="keyword">struct </span>SerialHardware *ser_hw_getdesc(<span class="keywordtype">int</span> unit)
<a name="l00796"></a>00796 {
<a name="l00797"></a>00797     <a class="code" href="group__debug.html#gaca68c0d4ac8df0838e209fb5300f7be3" title="Assert a pre-condition on code.">ASSERT</a>(unit &lt; <a class="code" href="ser__at91_8h.html#a99fb83031ce9923c84392b4e92f956b5af417190a4a3042cd6e1d96883873457e" title="Number of serial ports.">SER_CNT</a>);
<a name="l00798"></a>00798     <span class="keywordflow">return</span> &amp;UARTDescs[unit].hw;
<a name="l00799"></a>00799 }
<a name="l00800"></a>00800 
<a name="l00804"></a><a class="code" href="ser__sam3_8c.html#a59eed23e1a70aa3b5b4432bd7fabd30b">00804</a> INLINE <span class="keywordtype">void</span> <a class="code" href="ser__at91_8c.html#a59eed23e1a70aa3b5b4432bd7fabd30b" title="Serial 0 TX interrupt handler.">uart0_irq_tx</a>(<span class="keywordtype">void</span>)
<a name="l00805"></a>00805 {
<a name="l00806"></a>00806     SER_STROBE_ON;
<a name="l00807"></a>00807 
<a name="l00808"></a>00808     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART0]-&gt;txfifo;
<a name="l00809"></a>00809 
<a name="l00810"></a>00810     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l00811"></a>00811     {
<a name="l00812"></a>00812         <span class="comment">/*</span>
<a name="l00813"></a>00813 <span class="comment">         * - Disable the TX empty interrupts</span>
<a name="l00814"></a>00814 <span class="comment">         */</span>
<a name="l00815"></a>00815         <a class="code" href="at91__us_8h.html#a02f8fc67ea0f619752baa7bcc642823e" title="Channel 0 interrupt disable register address.">US0_IDR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a5bd76b5c0355eb852e918e37509ac44e" title="Transmitter empty.">US_TXEMPTY</a>);
<a name="l00816"></a>00816         <a class="code" href="ser__sam3_8c.html#abae79eaa6d2d89bbf4fd655c1964dad0" title="Invoked as soon as the txfifo becomes empty.">SER_UART0_BUS_TXEND</a>;
<a name="l00817"></a>00817         UARTDescs[SER_UART0].sending = <span class="keyword">false</span>;
<a name="l00818"></a>00818     }
<a name="l00819"></a>00819     <span class="keywordflow">else</span>
<a name="l00820"></a>00820     {
<a name="l00821"></a>00821         <span class="keywordtype">char</span> c = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(txfifo);
<a name="l00822"></a>00822         <a class="code" href="ser__sam3_8c.html#ae4bd21e7f0fc0af52b626dd35d12fd76" title="Invoked to send one character.">SER_UART0_BUS_TXCHAR</a>(c);
<a name="l00823"></a>00823     }
<a name="l00824"></a>00824 
<a name="l00825"></a>00825     SER_STROBE_OFF;
<a name="l00826"></a>00826 }
<a name="l00827"></a>00827 
<a name="l00831"></a><a class="code" href="ser__sam3_8c.html#aa29f59a6e2b33ee59ebf0756f83d892d">00831</a> INLINE <span class="keywordtype">void</span> <a class="code" href="ser__at91_8c.html#aa29f59a6e2b33ee59ebf0756f83d892d" title="Serial 0 RX complete interrupt handler.">uart0_irq_rx</a>(<span class="keywordtype">void</span>)
<a name="l00832"></a>00832 {
<a name="l00833"></a>00833     SER_STROBE_ON;
<a name="l00834"></a>00834 
<a name="l00835"></a>00835     <span class="comment">/* Should be read before US_CRS */</span>
<a name="l00836"></a>00836     ser_handles[SER_UART0]-&gt;<a class="code" href="structSerial.html#aeb00432964b5907610c7394b800d8997" title="Holds the flags defined above.">status</a> |= <a class="code" href="at91__us_8h.html#a5e733ee0207de58298daf8dbf5493052" title="Channel 0 status register address.">US0_CSR</a> &amp; (<a class="code" href="ser__at91_8h.html#a9d6dbfba48714c7e9acb84efa476b0dd" title="Rx shift register overrun.">SERRF_RXSROVERRUN</a> | <a class="code" href="ser__at91_8h.html#ab228ff31693efe1fe49a1440889e9aa8" title="Stop bit missing.">SERRF_FRAMEERROR</a>);
<a name="l00837"></a>00837     <a class="code" href="at91__us_8h.html#ae785559bd06964c5a551380628d67d9c" title="Channel 0 control register address.">US0_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a52a4cb09c5105f1ca76130659682e2cf" title="Reset status bits.">US_RSTSTA</a>);
<a name="l00838"></a>00838 
<a name="l00839"></a>00839     <span class="keywordtype">char</span> c = <a class="code" href="at91__us_8h.html#a7cd76c5da9f653135f8d85149067eaf4" title="Channel 0 receiver holding register address.">US0_RHR</a>;
<a name="l00840"></a>00840     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> rxfifo = &amp;ser_handles[SER_UART0]-&gt;rxfifo;
<a name="l00841"></a>00841 
<a name="l00842"></a>00842     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo))
<a name="l00843"></a>00843         ser_handles[SER_UART0]-&gt;<a class="code" href="structSerial.html#aeb00432964b5907610c7394b800d8997" title="Holds the flags defined above.">status</a> |= <a class="code" href="ser__at91_8h.html#a6589b5f61d9a85328534326ca0d06b72" title="Rx FIFO buffer overrun.">SERRF_RXFIFOOVERRUN</a>;
<a name="l00844"></a>00844     <span class="keywordflow">else</span>
<a name="l00845"></a>00845         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(rxfifo, c);
<a name="l00846"></a>00846 
<a name="l00847"></a>00847     SER_STROBE_OFF;
<a name="l00848"></a>00848 }
<a name="l00849"></a>00849 
<a name="l00853"></a><a class="code" href="ser__sam3_8c.html#a80bacec63dba2b1817f9fcbf1ca8d196">00853</a> <span class="keyword">static</span> DECLARE_ISR(uart0_irq_dispatcher)
<a name="l00854"></a>00854 {
<a name="l00855"></a>00855     <span class="keywordflow">if</span> (<a class="code" href="at91__us_8h.html#a5e733ee0207de58298daf8dbf5493052" title="Channel 0 status register address.">US0_CSR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#aa57cfd24c7628af15a3ac43ce2949286" title="Receiver ready.">US_RXRDY</a>))
<a name="l00856"></a>00856         <a class="code" href="ser__at91_8c.html#aa29f59a6e2b33ee59ebf0756f83d892d" title="Serial 0 RX complete interrupt handler.">uart0_irq_rx</a>();
<a name="l00857"></a>00857 
<a name="l00858"></a>00858     <span class="keywordflow">if</span> (<a class="code" href="at91__us_8h.html#a5e733ee0207de58298daf8dbf5493052" title="Channel 0 status register address.">US0_CSR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a5bd76b5c0355eb852e918e37509ac44e" title="Transmitter empty.">US_TXEMPTY</a>))
<a name="l00859"></a>00859         <a class="code" href="ser__at91_8c.html#a59eed23e1a70aa3b5b4432bd7fabd30b" title="Serial 0 TX interrupt handler.">uart0_irq_tx</a>();
<a name="l00860"></a>00860 
<a name="l00861"></a>00861     SER_INT_ACK;
<a name="l00862"></a>00862 }
<a name="l00863"></a>00863 
<a name="l00864"></a>00864 <span class="preprocessor">#if USART_PORTS &gt; 1</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span>
<a name="l00869"></a>00869 INLINE <span class="keywordtype">void</span> <a class="code" href="ser__at91_8c.html#a8984fad7ae5db354a45c3d17299863ad" title="Serial 1 TX interrupt handler.">uart1_irq_tx</a>(<span class="keywordtype">void</span>)
<a name="l00870"></a>00870 {
<a name="l00871"></a>00871     SER_STROBE_ON;
<a name="l00872"></a>00872 
<a name="l00873"></a>00873     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> txfifo = &amp;ser_handles[SER_UART1]-&gt;txfifo;
<a name="l00874"></a>00874 
<a name="l00875"></a>00875     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(txfifo))
<a name="l00876"></a>00876     {
<a name="l00877"></a>00877         <span class="comment">/*</span>
<a name="l00878"></a>00878 <span class="comment">         * - Disable the TX empty interrupts</span>
<a name="l00879"></a>00879 <span class="comment">         */</span>
<a name="l00880"></a>00880         <a class="code" href="at91__us_8h.html#a69c9de36f8b1d369061bce8462c0339d" title="Channel 1 interrupt disable register address.">US1_IDR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a5bd76b5c0355eb852e918e37509ac44e" title="Transmitter empty.">US_TXEMPTY</a>);
<a name="l00881"></a>00881         <a class="code" href="ser__at91_8c.html#acbca3f16c05d34ba154de6516c22b2ad" title="Invoked as soon as the txfifo becomes empty.">SER_UART1_BUS_TXEND</a>;
<a name="l00882"></a>00882         UARTDescs[SER_UART1].sending = <span class="keyword">false</span>;
<a name="l00883"></a>00883     }
<a name="l00884"></a>00884     <span class="keywordflow">else</span>
<a name="l00885"></a>00885     {
<a name="l00886"></a>00886         <span class="keywordtype">char</span> c = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(txfifo);
<a name="l00887"></a>00887         <a class="code" href="ser__at91_8c.html#ad3529269b476ca56b0c0c5be237613cd" title="Invoked to send one character.">SER_UART1_BUS_TXCHAR</a>(c);
<a name="l00888"></a>00888     }
<a name="l00889"></a>00889 
<a name="l00890"></a>00890     SER_STROBE_OFF;
<a name="l00891"></a>00891 }
<a name="l00892"></a>00892 
<a name="l00896"></a>00896 INLINE <span class="keywordtype">void</span> <a class="code" href="ser__at91_8c.html#a7b6fdd82677b720aa8ba37778a0225f0" title="Serial 1 RX complete interrupt handler.">uart1_irq_rx</a>(<span class="keywordtype">void</span>)
<a name="l00897"></a>00897 {
<a name="l00898"></a>00898     SER_STROBE_ON;
<a name="l00899"></a>00899 
<a name="l00900"></a>00900     <span class="comment">/* Should be read before US_CRS */</span>
<a name="l00901"></a>00901     ser_handles[SER_UART1]-&gt;<a class="code" href="structSerial.html#aeb00432964b5907610c7394b800d8997" title="Holds the flags defined above.">status</a> |= <a class="code" href="at91__us_8h.html#a84bd6633e60d1ec24212de24bfea3eb2" title="Channel 1 status register address.">US1_CSR</a> &amp; (<a class="code" href="ser__at91_8h.html#a9d6dbfba48714c7e9acb84efa476b0dd" title="Rx shift register overrun.">SERRF_RXSROVERRUN</a> | <a class="code" href="ser__at91_8h.html#ab228ff31693efe1fe49a1440889e9aa8" title="Stop bit missing.">SERRF_FRAMEERROR</a>);
<a name="l00902"></a>00902     <a class="code" href="at91__us_8h.html#aa2997be819b8cc0f9b3f3c4d26495104" title="Channel 1 control register address.">US1_CR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a52a4cb09c5105f1ca76130659682e2cf" title="Reset status bits.">US_RSTSTA</a>);
<a name="l00903"></a>00903 
<a name="l00904"></a>00904     <span class="keywordtype">char</span> c = <a class="code" href="at91__us_8h.html#a4174372181748c709f1ac741fc58db11" title="Channel 1 receiver holding register address.">US1_RHR</a>;
<a name="l00905"></a>00905     <span class="keyword">struct </span>FIFOBuffer * <span class="keyword">const</span> rxfifo = &amp;ser_handles[SER_UART1]-&gt;rxfifo;
<a name="l00906"></a>00906 
<a name="l00907"></a>00907     <span class="keywordflow">if</span> (<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(rxfifo))
<a name="l00908"></a>00908         ser_handles[SER_UART1]-&gt;<a class="code" href="structSerial.html#aeb00432964b5907610c7394b800d8997" title="Holds the flags defined above.">status</a> |= <a class="code" href="ser__at91_8h.html#a6589b5f61d9a85328534326ca0d06b72" title="Rx FIFO buffer overrun.">SERRF_RXFIFOOVERRUN</a>;
<a name="l00909"></a>00909     <span class="keywordflow">else</span>
<a name="l00910"></a>00910         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(rxfifo, c);
<a name="l00911"></a>00911 
<a name="l00912"></a>00912     SER_STROBE_OFF;
<a name="l00913"></a>00913 }
<a name="l00914"></a>00914 
<a name="l00918"></a>00918 <span class="keyword">static</span> DECLARE_ISR(uart1_irq_dispatcher)
<a name="l00919"></a>00919 {
<a name="l00920"></a>00920     <span class="keywordflow">if</span> (<a class="code" href="at91__us_8h.html#a84bd6633e60d1ec24212de24bfea3eb2" title="Channel 1 status register address.">US1_CSR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#aa57cfd24c7628af15a3ac43ce2949286" title="Receiver ready.">US_RXRDY</a>))
<a name="l00921"></a>00921         <a class="code" href="ser__at91_8c.html#a7b6fdd82677b720aa8ba37778a0225f0" title="Serial 1 RX complete interrupt handler.">uart1_irq_rx</a>();
<a name="l00922"></a>00922 
<a name="l00923"></a>00923     <span class="keywordflow">if</span> (<a class="code" href="at91__us_8h.html#a84bd6633e60d1ec24212de24bfea3eb2" title="Channel 1 status register address.">US1_CSR</a> &amp; <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__us_8h.html#a5bd76b5c0355eb852e918e37509ac44e" title="Transmitter empty.">US_TXEMPTY</a>))
<a name="l00924"></a>00924         <a class="code" href="ser__at91_8c.html#a8984fad7ae5db354a45c3d17299863ad" title="Serial 1 TX interrupt handler.">uart1_irq_tx</a>();
<a name="l00925"></a>00925 
<a name="l00926"></a>00926     SER_INT_ACK;
<a name="l00927"></a>00927 }
<a name="l00928"></a>00928 
<a name="l00929"></a>00929 <span class="preprocessor">#endif </span><span class="comment">/* USART_PORTS &gt; 1 */</span>
<a name="l00930"></a>00930 
<a name="l00934"></a><a class="code" href="ser__sam3_8c.html#a1a38bc8c27d137812c88962653b02a77">00934</a> <span class="keyword">static</span> DECLARE_ISR(spi0_irq_handler)
<a name="l00935"></a>00935 {
<a name="l00936"></a>00936     SER_STROBE_ON;
<a name="l00937"></a>00937 
<a name="l00938"></a>00938     <span class="keywordtype">char</span> c = <a class="code" href="sam3__spi_8h.html#a17ca665865f69ca3690aa2e71a18fbd9" title="SPI Receive Data Register Read-only Reset=0x0.">SPI0_RDR</a>;
<a name="l00939"></a>00939     <span class="comment">/* Read incoming byte. */</span>
<a name="l00940"></a>00940     <span class="keywordflow">if</span> (!<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(&amp;ser_handles[SER_SPI0]-&gt;rxfifo))
<a name="l00941"></a>00941         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(&amp;ser_handles[SER_SPI0]-&gt;rxfifo, c);
<a name="l00942"></a>00942     <span class="comment">/*</span>
<a name="l00943"></a>00943 <span class="comment">     * FIXME</span>
<a name="l00944"></a>00944 <span class="comment">    else</span>
<a name="l00945"></a>00945 <span class="comment">        ser_handles[SER_SPI0]-&gt;status |= SERRF_RXFIFOOVERRUN;</span>
<a name="l00946"></a>00946 <span class="comment">    */</span>
<a name="l00947"></a>00947 
<a name="l00948"></a>00948     <span class="comment">/* Send */</span>
<a name="l00949"></a>00949     <span class="keywordflow">if</span> (!<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(&amp;ser_handles[SER_SPI0]-&gt;txfifo))
<a name="l00950"></a>00950         <a class="code" href="sam3__spi_8h.html#a8a9fce2292a11f0b73ac422fbe7ba09c" title="SPI Transmit Data Register Write-only .">SPI0_TDR</a> = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(&amp;ser_handles[SER_SPI0]-&gt;txfifo);
<a name="l00951"></a>00951     <span class="keywordflow">else</span>
<a name="l00952"></a>00952     {
<a name="l00953"></a>00953         UARTDescs[SER_SPI0].sending = <span class="keyword">false</span>;
<a name="l00954"></a>00954         <span class="comment">/* Disable interrupt on tx buffer empty */</span>
<a name="l00955"></a>00955         <a class="code" href="sam3__spi_8h.html#a279e5df465359d473c9404fdd450c4a4" title="SPI Interrupt Disable Register Write-only.">SPI0_IDR</a> = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a206133d7215eeb186be703c5890ac84a" title="Transmission register empty.">SPI_TXEMPTY</a>);
<a name="l00956"></a>00956     }
<a name="l00957"></a>00957 
<a name="l00958"></a>00958     SER_INT_ACK;
<a name="l00959"></a>00959 
<a name="l00960"></a>00960     SER_STROBE_OFF;
<a name="l00961"></a>00961 }
<a name="l00962"></a>00962 
<a name="l00963"></a>00963 
<a name="l00964"></a>00964 <span class="preprocessor">#if CPU_ARM_SAM7X</span>
<a name="l00965"></a>00965 <span class="preprocessor"></span>
<a name="l00968"></a>00968 <span class="keyword">static</span> DECLARE_ISR(spi1_irq_handler)
<a name="l00969"></a>00969 {
<a name="l00970"></a>00970     SER_STROBE_ON;
<a name="l00971"></a>00971 
<a name="l00972"></a>00972     <span class="keywordtype">char</span> c = SPI1_RDR;
<a name="l00973"></a>00973     <span class="comment">/* Read incoming byte. */</span>
<a name="l00974"></a>00974     <span class="keywordflow">if</span> (!<a class="code" href="group__fifobuf.html#ga5dc5785260c19521eb0988068cfbc2ae" title="Check whether the fifo is full.">fifo_isfull</a>(&amp;ser_handles[SER_SPI1]-&gt;rxfifo))
<a name="l00975"></a>00975         <a class="code" href="group__fifobuf.html#gaa90a12236437f4c2c3205cd1f991a322" title="Push a character on the fifo buffer.">fifo_push</a>(&amp;ser_handles[SER_SPI1]-&gt;rxfifo, c);
<a name="l00976"></a>00976     <span class="comment">/*</span>
<a name="l00977"></a>00977 <span class="comment">     * FIXME</span>
<a name="l00978"></a>00978 <span class="comment">    else</span>
<a name="l00979"></a>00979 <span class="comment">        ser_handles[SER_SPI1]-&gt;status |= SERRF_RXFIFOOVERRUN;</span>
<a name="l00980"></a>00980 <span class="comment">    */</span>
<a name="l00981"></a>00981 
<a name="l00982"></a>00982     <span class="comment">/* Send */</span>
<a name="l00983"></a>00983     <span class="keywordflow">if</span> (!<a class="code" href="group__fifobuf.html#ga0e994927c90f3db3a6df6877e948b77a" title="Check whether the fifo is empty.">fifo_isempty</a>(&amp;ser_handles[SER_SPI1]-&gt;txfifo))
<a name="l00984"></a>00984         SPI1_TDR = <a class="code" href="group__fifobuf.html#ga10b23a805dd320d7767e99087fa7df84" title="Pop a character from the fifo buffer.">fifo_pop</a>(&amp;ser_handles[SER_SPI1]-&gt;txfifo);
<a name="l00985"></a>00985     <span class="keywordflow">else</span>
<a name="l00986"></a>00986     {
<a name="l00987"></a>00987         UARTDescs[SER_SPI1].sending = <span class="keyword">false</span>;
<a name="l00988"></a>00988         <span class="comment">/* Disable interrupt on tx buffer empty */</span>
<a name="l00989"></a>00989         SPI1_IDR = <a class="code" href="group__macros.html#ga663d8c125655d41622b1e6bc96e5d63d" title="Convert a bit value to a binary flag.">BV</a>(<a class="code" href="at91__spi_8h.html#a206133d7215eeb186be703c5890ac84a" title="Transmission register empty.">SPI_TXEMPTY</a>);
<a name="l00990"></a>00990     }
<a name="l00991"></a>00991 
<a name="l00992"></a>00992     SER_INT_ACK;
<a name="l00993"></a>00993 
<a name="l00994"></a>00994     SER_STROBE_OFF;
<a name="l00995"></a>00995 }
<a name="l00996"></a>00996 <span class="preprocessor">#endif</span>
</pre></div></div>
</div>


