// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module system_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgRB_dout,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_empty_n,
        imgRB_read,
        imgRgb_din,
        imgRgb_num_data_valid,
        imgRgb_fifo_cap,
        imgRgb_full_n,
        imgRgb_write,
        pixWindow_94_i,
        pixWindow_93_i,
        pixWindow_92_i,
        pixWindow_91_i,
        pixWindow_90_i,
        pixWindow_89_i,
        pixWindow_88_i,
        pixWindow_87_i,
        pixWindow_86_i,
        pixWindow_85_i,
        pixWindow_84_i,
        pixWindow_83_i,
        pixWindow_82_i,
        pixWindow_81_i,
        pixWindow_80_i,
        pixWindow_79_i,
        pixWindow_78_i,
        pixWindow_i,
        p_0_2_0_0_01168_11790_lcssa1849_i,
        p_0_1_0_0_01167_11787_lcssa1847_i,
        p_0_0_0_0_01166_11784_lcssa1845_i,
        add_ln878_1_i,
        cmp310_i,
        cmp310_1_i,
        cmp478_i,
        lineBuffer_1_i_address0,
        lineBuffer_1_i_ce0,
        lineBuffer_1_i_we0,
        lineBuffer_1_i_d0,
        lineBuffer_1_i_address1,
        lineBuffer_1_i_ce1,
        lineBuffer_1_i_q1,
        lineBuffer_i_address0,
        lineBuffer_i_ce0,
        lineBuffer_i_we0,
        lineBuffer_i_d0,
        lineBuffer_i_address1,
        lineBuffer_i_ce1,
        lineBuffer_i_q1,
        empty,
        cmp59_i,
        pixWindow_112_i_out,
        pixWindow_112_i_out_ap_vld,
        pixWindow_111_i_out,
        pixWindow_111_i_out_ap_vld,
        pixWindow_110_i_out,
        pixWindow_110_i_out_ap_vld,
        pixWindow_109_i_out,
        pixWindow_109_i_out_ap_vld,
        pixWindow_108_i_out,
        pixWindow_108_i_out_ap_vld,
        pixWindow_107_i_out,
        pixWindow_107_i_out_ap_vld,
        pixWindow_106_i_out,
        pixWindow_106_i_out_ap_vld,
        pixWindow_105_i_out,
        pixWindow_105_i_out_ap_vld,
        pixWindow_104_i_out,
        pixWindow_104_i_out_ap_vld,
        pixWindow_103_i_out,
        pixWindow_103_i_out_ap_vld,
        pixWindow_102_i_out,
        pixWindow_102_i_out_ap_vld,
        pixWindow_101_i_out,
        pixWindow_101_i_out_ap_vld,
        pixWindow_100_i_out,
        pixWindow_100_i_out_ap_vld,
        pixWindow_99_i_out,
        pixWindow_99_i_out_ap_vld,
        pixWindow_98_i_out,
        pixWindow_98_i_out_ap_vld,
        pixWindow_97_i_out,
        pixWindow_97_i_out_ap_vld,
        pixWindow_96_i_out,
        pixWindow_96_i_out_ap_vld,
        pixWindow_95_i_out,
        pixWindow_95_i_out_ap_vld,
        p_0_2_0_0_01168_11792_i_out,
        p_0_2_0_0_01168_11792_i_out_ap_vld,
        p_0_1_0_0_01167_11789_i_out,
        p_0_1_0_0_01167_11789_i_out_ap_vld,
        p_0_0_0_0_01166_11786_i_out,
        p_0_0_0_0_01166_11786_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [47:0] imgRB_dout;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_empty_n;
output   imgRB_read;
output  [47:0] imgRgb_din;
input  [2:0] imgRgb_num_data_valid;
input  [2:0] imgRgb_fifo_cap;
input   imgRgb_full_n;
output   imgRgb_write;
input  [7:0] pixWindow_94_i;
input  [7:0] pixWindow_93_i;
input  [7:0] pixWindow_92_i;
input  [7:0] pixWindow_91_i;
input  [7:0] pixWindow_90_i;
input  [7:0] pixWindow_89_i;
input  [7:0] pixWindow_88_i;
input  [7:0] pixWindow_87_i;
input  [7:0] pixWindow_86_i;
input  [7:0] pixWindow_85_i;
input  [7:0] pixWindow_84_i;
input  [7:0] pixWindow_83_i;
input  [7:0] pixWindow_82_i;
input  [7:0] pixWindow_81_i;
input  [7:0] pixWindow_80_i;
input  [7:0] pixWindow_79_i;
input  [7:0] pixWindow_78_i;
input  [7:0] pixWindow_i;
input  [7:0] p_0_2_0_0_01168_11790_lcssa1849_i;
input  [7:0] p_0_1_0_0_01167_11787_lcssa1847_i;
input  [7:0] p_0_0_0_0_01166_11784_lcssa1845_i;
input  [10:0] add_ln878_1_i;
input  [0:0] cmp310_i;
input  [0:0] cmp310_1_i;
input  [0:0] cmp478_i;
output  [10:0] lineBuffer_1_i_address0;
output   lineBuffer_1_i_ce0;
output   lineBuffer_1_i_we0;
output  [47:0] lineBuffer_1_i_d0;
output  [10:0] lineBuffer_1_i_address1;
output   lineBuffer_1_i_ce1;
input  [47:0] lineBuffer_1_i_q1;
output  [10:0] lineBuffer_i_address0;
output   lineBuffer_i_ce0;
output   lineBuffer_i_we0;
output  [47:0] lineBuffer_i_d0;
output  [10:0] lineBuffer_i_address1;
output   lineBuffer_i_ce1;
input  [47:0] lineBuffer_i_q1;
input  [11:0] empty;
input  [0:0] cmp59_i;
output  [7:0] pixWindow_112_i_out;
output   pixWindow_112_i_out_ap_vld;
output  [7:0] pixWindow_111_i_out;
output   pixWindow_111_i_out_ap_vld;
output  [7:0] pixWindow_110_i_out;
output   pixWindow_110_i_out_ap_vld;
output  [7:0] pixWindow_109_i_out;
output   pixWindow_109_i_out_ap_vld;
output  [7:0] pixWindow_108_i_out;
output   pixWindow_108_i_out_ap_vld;
output  [7:0] pixWindow_107_i_out;
output   pixWindow_107_i_out_ap_vld;
output  [7:0] pixWindow_106_i_out;
output   pixWindow_106_i_out_ap_vld;
output  [7:0] pixWindow_105_i_out;
output   pixWindow_105_i_out_ap_vld;
output  [7:0] pixWindow_104_i_out;
output   pixWindow_104_i_out_ap_vld;
output  [7:0] pixWindow_103_i_out;
output   pixWindow_103_i_out_ap_vld;
output  [7:0] pixWindow_102_i_out;
output   pixWindow_102_i_out_ap_vld;
output  [7:0] pixWindow_101_i_out;
output   pixWindow_101_i_out_ap_vld;
output  [7:0] pixWindow_100_i_out;
output   pixWindow_100_i_out_ap_vld;
output  [7:0] pixWindow_99_i_out;
output   pixWindow_99_i_out_ap_vld;
output  [7:0] pixWindow_98_i_out;
output   pixWindow_98_i_out_ap_vld;
output  [7:0] pixWindow_97_i_out;
output   pixWindow_97_i_out_ap_vld;
output  [7:0] pixWindow_96_i_out;
output   pixWindow_96_i_out_ap_vld;
output  [7:0] pixWindow_95_i_out;
output   pixWindow_95_i_out_ap_vld;
output  [7:0] p_0_2_0_0_01168_11792_i_out;
output   p_0_2_0_0_01168_11792_i_out_ap_vld;
output  [7:0] p_0_1_0_0_01167_11789_i_out;
output   p_0_1_0_0_01167_11789_i_out_ap_vld;
output  [7:0] p_0_0_0_0_01166_11786_i_out;
output   p_0_0_0_0_01166_11786_i_out_ap_vld;

reg ap_idle;
reg imgRB_read;
reg imgRgb_write;
reg lineBuffer_1_i_ce0;
reg lineBuffer_1_i_we0;
reg lineBuffer_1_i_ce1;
reg lineBuffer_i_ce0;
reg lineBuffer_i_we0;
reg lineBuffer_i_ce1;
reg pixWindow_112_i_out_ap_vld;
reg pixWindow_111_i_out_ap_vld;
reg pixWindow_110_i_out_ap_vld;
reg pixWindow_109_i_out_ap_vld;
reg pixWindow_108_i_out_ap_vld;
reg pixWindow_107_i_out_ap_vld;
reg pixWindow_106_i_out_ap_vld;
reg pixWindow_105_i_out_ap_vld;
reg pixWindow_104_i_out_ap_vld;
reg pixWindow_103_i_out_ap_vld;
reg pixWindow_102_i_out_ap_vld;
reg pixWindow_101_i_out_ap_vld;
reg pixWindow_100_i_out_ap_vld;
reg pixWindow_99_i_out_ap_vld;
reg pixWindow_98_i_out_ap_vld;
reg pixWindow_97_i_out_ap_vld;
reg pixWindow_96_i_out_ap_vld;
reg pixWindow_95_i_out_ap_vld;
reg p_0_2_0_0_01168_11792_i_out_ap_vld;
reg p_0_1_0_0_01167_11789_i_out_ap_vld;
reg p_0_0_0_0_01166_11786_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln881_reg_3615;
reg   [0:0] icmp_ln891_reg_3619;
wire   [0:0] cmp59_i_read_reg_3587;
reg    ap_predicate_op143_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln1052_reg_3660;
reg   [0:0] and_ln1052_reg_3660_pp0_iter1_reg;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln881_fu_960_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgRB_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRgb_blk_n;
reg   [7:0] pix_15_reg_698;
reg   [7:0] pix_14_reg_708;
reg   [7:0] pix_reg_718;
reg   [7:0] right_6_reg_755;
reg   [7:0] right_5_reg_765;
reg   [7:0] right_reg_775;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] cmp310_1_i_read_reg_3601;
wire   [0:0] cmp310_i_read_reg_3608;
wire   [0:0] icmp_ln891_fu_988_p2;
reg   [10:0] lineBuffer_i_addr_reg_3623;
reg   [10:0] lineBuffer_1_i_addr_reg_3629;
wire   [0:0] cmp161_i_fu_994_p2;
reg   [0:0] cmp161_i_reg_3635;
wire   [0:0] and_ln1052_fu_1014_p2;
wire   [9:0] add_ln1030_1_fu_1843_p2;
reg   [9:0] add_ln1030_1_reg_3664;
wire   [9:0] add_ln1030_3_fu_1871_p2;
reg   [9:0] add_ln1030_3_reg_3669;
wire   [8:0] sub_ln1033_fu_1877_p2;
reg   [8:0] sub_ln1033_reg_3674;
wire   [8:0] sub_ln1033_1_fu_1883_p2;
reg   [8:0] sub_ln1033_1_reg_3679;
wire   [8:0] sub_ln1034_fu_1889_p2;
reg   [8:0] sub_ln1034_reg_3684;
wire   [8:0] sub_ln1034_1_fu_1895_p2;
reg   [8:0] sub_ln1034_1_reg_3689;
wire   [9:0] add_ln1039_fu_1921_p2;
reg   [9:0] add_ln1039_reg_3694;
wire   [9:0] add_ln1040_fu_1947_p2;
reg   [9:0] add_ln1040_reg_3701;
wire   [9:0] add_ln1030_5_fu_2215_p2;
reg   [9:0] add_ln1030_5_reg_3708;
wire   [9:0] add_ln1030_7_fu_2243_p2;
reg   [9:0] add_ln1030_7_reg_3713;
wire   [8:0] sub_ln1033_4_fu_2249_p2;
reg   [8:0] sub_ln1033_4_reg_3718;
wire   [8:0] sub_ln1033_5_fu_2255_p2;
reg   [8:0] sub_ln1033_5_reg_3723;
wire   [8:0] sub_ln1034_4_fu_2261_p2;
reg   [8:0] sub_ln1034_4_reg_3728;
wire   [8:0] sub_ln1034_5_fu_2267_p2;
reg   [8:0] sub_ln1034_5_reg_3733;
wire   [9:0] add_ln1039_1_fu_2293_p2;
reg   [9:0] add_ln1039_1_reg_3738;
wire   [9:0] add_ln1040_1_fu_2319_p2;
reg   [9:0] add_ln1040_1_reg_3745;
reg    ap_condition_exit_pp0_iter1_stage0;
reg   [7:0] ap_phi_mux_pixWindow_138_phi_fu_509_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_138_reg_506;
wire   [7:0] pixWindow_132_fu_1181_p4;
reg   [7:0] ap_phi_mux_pixWindow_137_phi_fu_518_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_137_reg_515;
wire   [7:0] pixWindow_131_fu_1170_p4;
reg   [7:0] ap_phi_mux_pixWindow_136_phi_fu_527_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_136_reg_524;
wire   [7:0] pixWindow_130_fu_1159_p4;
reg   [7:0] ap_phi_mux_pixWindow_135_phi_fu_536_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_135_reg_533;
wire   [7:0] pixWindow_129_fu_1147_p4;
reg   [7:0] ap_phi_mux_pixWindow_134_phi_fu_545_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_134_reg_542;
wire   [7:0] pixWindow_128_fu_1135_p4;
reg   [7:0] ap_phi_mux_pixWindow_133_phi_fu_554_p4;
wire   [7:0] trunc_ln913_fu_1249_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_133_reg_551;
wire   [7:0] pixWindow_127_fu_1129_p1;
reg   [7:0] ap_phi_mux_pixWindow_147_phi_fu_563_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_147_reg_560;
reg   [7:0] ap_phi_mux_pixWindow_146_phi_fu_573_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_146_reg_570;
reg   [7:0] ap_phi_mux_pixWindow_145_phi_fu_583_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_145_reg_580;
reg   [7:0] ap_phi_mux_pixWindow_150_phi_fu_593_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_150_reg_590;
reg   [7:0] ap_phi_mux_pixWindow_149_phi_fu_602_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_149_reg_599;
reg   [7:0] ap_phi_mux_pixWindow_148_phi_fu_611_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_148_reg_608;
reg   [7:0] ap_phi_mux_pixWindow_141_phi_fu_620_p4;
wire   [7:0] pixWindow_123_fu_1208_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_141_reg_617;
reg   [7:0] ap_phi_mux_pixWindow_140_phi_fu_629_p4;
wire   [7:0] pixWindow_122_fu_1197_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_140_reg_626;
reg   [7:0] ap_phi_mux_pixWindow_139_phi_fu_638_p4;
wire   [7:0] pixWindow_121_fu_1192_p1;
wire   [7:0] ap_phi_reg_pp0_iter1_pixWindow_139_reg_635;
reg   [7:0] ap_phi_mux_down_2_phi_fu_647_p4;
wire   [7:0] select_ln957_15_fu_1429_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_down_2_reg_644;
reg   [7:0] ap_phi_mux_down_1_phi_fu_656_p4;
wire   [7:0] select_ln957_16_fu_1437_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_down_1_reg_653;
reg   [7:0] ap_phi_mux_down_phi_fu_665_p4;
wire   [7:0] select_ln957_17_fu_1445_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_down_reg_662;
reg   [7:0] ap_phi_mux_down_5_phi_fu_674_p4;
wire   [7:0] select_ln957_18_fu_1453_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_down_5_reg_671;
reg   [7:0] ap_phi_mux_down_4_phi_fu_683_p4;
wire   [7:0] select_ln957_19_fu_1461_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_down_4_reg_680;
reg   [7:0] ap_phi_mux_down_3_phi_fu_692_p4;
wire   [7:0] select_ln957_20_fu_1469_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_down_3_reg_689;
reg   [7:0] ap_phi_mux_pix_15_phi_fu_701_p4;
wire   [7:0] select_ln957_8_fu_1373_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_pix_15_reg_698;
reg   [7:0] ap_phi_mux_pix_14_phi_fu_711_p4;
wire   [7:0] select_ln957_7_fu_1365_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_pix_14_reg_708;
reg   [7:0] ap_phi_mux_pix_phi_fu_721_p4;
wire   [7:0] select_ln957_6_fu_1357_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_pix_reg_718;
reg   [7:0] ap_phi_mux_left_2_phi_fu_731_p4;
wire   [7:0] select_ln957_5_fu_1349_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_left_2_reg_728;
reg   [7:0] ap_phi_mux_left_1_phi_fu_740_p4;
wire   [7:0] select_ln957_4_fu_1341_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_left_1_reg_737;
reg   [7:0] ap_phi_mux_left_phi_fu_749_p4;
wire   [7:0] select_ln957_3_fu_1333_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_left_reg_746;
reg   [7:0] ap_phi_mux_right_6_phi_fu_758_p4;
wire   [7:0] select_ln957_2_fu_1325_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_right_6_reg_755;
reg   [7:0] ap_phi_mux_right_5_phi_fu_768_p4;
wire   [7:0] select_ln957_1_fu_1317_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_right_5_reg_765;
reg   [7:0] ap_phi_mux_right_phi_fu_778_p4;
wire   [7:0] select_ln957_fu_1309_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_right_reg_775;
reg   [7:0] ap_phi_mux_up_2_phi_fu_788_p4;
wire   [7:0] select_ln957_9_fu_1381_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_up_2_reg_785;
reg   [7:0] ap_phi_mux_up_1_phi_fu_797_p4;
wire   [7:0] select_ln957_10_fu_1389_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_up_1_reg_794;
reg   [7:0] ap_phi_mux_up_phi_fu_806_p4;
wire   [7:0] select_ln957_11_fu_1397_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_up_reg_803;
reg   [7:0] ap_phi_mux_up_5_phi_fu_815_p4;
wire   [7:0] select_ln957_12_fu_1405_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_up_5_reg_812;
reg   [7:0] ap_phi_mux_up_4_phi_fu_824_p4;
wire   [7:0] select_ln957_13_fu_1413_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_up_4_reg_821;
reg   [7:0] ap_phi_mux_up_3_phi_fu_833_p4;
wire   [7:0] select_ln957_14_fu_1421_p3;
wire   [7:0] ap_phi_reg_pp0_iter1_up_3_reg_830;
wire   [63:0] zext_ln889_fu_976_p1;
reg   [11:0] x_fu_204;
wire   [11:0] x_7_fu_1020_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_x_6;
reg   [10:0] z_fu_208;
wire   [10:0] add_ln886_fu_966_p2;
reg   [10:0] ap_sig_allocacmp_z_2;
reg   [7:0] pixWindow_fu_212;
reg   [7:0] pixWindow_86_fu_216;
reg   [7:0] pixWindow_87_fu_220;
reg   [7:0] pixWindow_88_fu_224;
reg   [7:0] pixWindow_89_fu_228;
reg   [7:0] pixWindow_90_fu_232;
reg   [7:0] pixWindow_91_fu_236;
reg   [7:0] pixWindow_92_fu_240;
reg   [7:0] pixWindow_93_fu_244;
reg   [7:0] p_0_0_0_0_01166_11786_i_fu_248;
reg   [7:0] p_0_1_0_0_01167_11789_i_fu_252;
reg   [7:0] p_0_2_0_0_01168_11792_i_fu_256;
reg   [7:0] pixWindow_94_fu_260;
reg   [7:0] pixWindow_95_fu_264;
reg   [7:0] pixWindow_96_fu_268;
reg   [7:0] pixWindow_97_fu_272;
reg   [7:0] pixWindow_98_fu_276;
reg   [7:0] pixWindow_99_fu_280;
reg   [7:0] pixWindow_100_fu_284;
reg   [7:0] pixWindow_101_fu_288;
reg   [7:0] pixWindow_102_fu_292;
reg    ap_block_pp0_stage0_01001;
wire   [12:0] zext_ln881_fu_972_p1;
wire   [12:0] out_x_fu_982_p2;
wire   [0:0] tmp_48_fu_1000_p3;
wire   [0:0] xor_ln1052_fu_1008_p2;
wire   [7:0] PixBufVal_10_fu_1477_p3;
wire   [7:0] PixBufVal_9_fu_1484_p3;
wire   [7:0] PixBufVal_8_fu_1491_p3;
wire   [7:0] PixBufVal_7_fu_1498_p3;
wire   [7:0] PixBufVal_6_fu_1505_p3;
wire   [7:0] PixBufVal_fu_1512_p3;
wire   [8:0] zext_ln1023_fu_1581_p1;
wire   [8:0] zext_ln1023_1_fu_1585_p1;
wire   [8:0] sub_ln1023_fu_1589_p2;
wire   [7:0] trunc_ln61_fu_1595_p1;
wire   [0:0] tmp_20_fu_1605_p3;
wire   [7:0] sub_ln61_fu_1599_p2;
wire   [8:0] zext_ln1024_fu_1621_p1;
wire   [8:0] zext_ln1024_1_fu_1625_p1;
wire   [8:0] sub_ln1024_fu_1629_p2;
wire   [7:0] trunc_ln61_8_fu_1635_p1;
wire   [0:0] tmp_21_fu_1645_p3;
wire   [7:0] sub_ln61_8_fu_1639_p2;
wire   [8:0] zext_ln1025_fu_1661_p1;
wire   [8:0] zext_ln1025_1_fu_1665_p1;
wire   [8:0] sub_ln1025_fu_1669_p2;
wire   [7:0] trunc_ln61_9_fu_1675_p1;
wire   [0:0] tmp_22_fu_1685_p3;
wire   [7:0] sub_ln61_9_fu_1679_p2;
wire   [8:0] zext_ln1026_fu_1701_p1;
wire   [8:0] zext_ln1026_1_fu_1705_p1;
wire   [8:0] sub_ln1026_fu_1709_p2;
wire   [7:0] trunc_ln61_10_fu_1715_p1;
wire   [0:0] tmp_23_fu_1725_p3;
wire   [7:0] sub_ln61_10_fu_1719_p2;
wire   [8:0] zext_ln1027_fu_1741_p1;
wire   [8:0] zext_ln1027_1_fu_1745_p1;
wire   [8:0] sub_ln1027_fu_1749_p2;
wire   [7:0] trunc_ln61_11_fu_1755_p1;
wire   [0:0] tmp_24_fu_1765_p3;
wire   [7:0] sub_ln61_11_fu_1759_p2;
wire   [8:0] zext_ln1028_fu_1781_p1;
wire   [8:0] zext_ln1028_1_fu_1785_p1;
wire   [8:0] sub_ln1028_fu_1789_p2;
wire   [7:0] trunc_ln61_12_fu_1795_p1;
wire   [0:0] tmp_25_fu_1805_p3;
wire   [7:0] sub_ln61_12_fu_1799_p2;
wire   [7:0] DRh_fu_1613_p3;
wire   [7:0] DGh_fu_1693_p3;
wire   [8:0] zext_ln1030_fu_1821_p1;
wire   [8:0] zext_ln1030_1_fu_1825_p1;
wire   [8:0] add_ln1030_fu_1829_p2;
wire   [7:0] DBh_fu_1773_p3;
wire   [9:0] zext_ln1030_2_fu_1835_p1;
wire   [9:0] zext_ln1030_3_fu_1839_p1;
wire   [7:0] DRv_fu_1653_p3;
wire   [7:0] DGv_fu_1733_p3;
wire   [8:0] zext_ln1030_4_fu_1849_p1;
wire   [8:0] zext_ln1030_5_fu_1853_p1;
wire   [8:0] add_ln1030_2_fu_1857_p2;
wire   [7:0] DBv_fu_1813_p3;
wire   [9:0] zext_ln1030_6_fu_1863_p1;
wire   [9:0] zext_ln1030_7_fu_1867_p1;
wire   [8:0] sub_ln1039_fu_1901_p2;
wire   [8:0] sub_ln1039_1_fu_1907_p2;
wire  signed [9:0] sext_ln1039_fu_1913_p1;
wire  signed [9:0] sext_ln1039_1_fu_1917_p1;
wire   [8:0] sub_ln1040_fu_1927_p2;
wire   [8:0] sub_ln1040_1_fu_1933_p2;
wire  signed [9:0] sext_ln1040_fu_1939_p1;
wire  signed [9:0] sext_ln1040_1_fu_1943_p1;
wire   [8:0] zext_ln1023_2_fu_1953_p1;
wire   [8:0] zext_ln1023_3_fu_1957_p1;
wire   [8:0] sub_ln1023_1_fu_1961_p2;
wire   [7:0] trunc_ln61_13_fu_1967_p1;
wire   [0:0] tmp_34_fu_1977_p3;
wire   [7:0] sub_ln61_13_fu_1971_p2;
wire   [8:0] zext_ln1024_2_fu_1993_p1;
wire   [8:0] zext_ln1024_3_fu_1997_p1;
wire   [8:0] sub_ln1024_1_fu_2001_p2;
wire   [7:0] trunc_ln61_14_fu_2007_p1;
wire   [0:0] tmp_35_fu_2017_p3;
wire   [7:0] sub_ln61_14_fu_2011_p2;
wire   [8:0] zext_ln1025_2_fu_2033_p1;
wire   [8:0] zext_ln1025_3_fu_2037_p1;
wire   [8:0] sub_ln1025_1_fu_2041_p2;
wire   [7:0] trunc_ln61_15_fu_2047_p1;
wire   [0:0] tmp_36_fu_2057_p3;
wire   [7:0] sub_ln61_15_fu_2051_p2;
wire   [8:0] zext_ln1026_2_fu_2073_p1;
wire   [8:0] zext_ln1026_3_fu_2077_p1;
wire   [8:0] sub_ln1026_1_fu_2081_p2;
wire   [7:0] trunc_ln61_16_fu_2087_p1;
wire   [0:0] tmp_37_fu_2097_p3;
wire   [7:0] sub_ln61_16_fu_2091_p2;
wire   [8:0] zext_ln1027_2_fu_2113_p1;
wire   [8:0] zext_ln1027_3_fu_2117_p1;
wire   [8:0] sub_ln1027_1_fu_2121_p2;
wire   [7:0] trunc_ln61_17_fu_2127_p1;
wire   [0:0] tmp_38_fu_2137_p3;
wire   [7:0] sub_ln61_17_fu_2131_p2;
wire   [8:0] zext_ln1028_2_fu_2153_p1;
wire   [8:0] zext_ln1028_3_fu_2157_p1;
wire   [8:0] sub_ln1028_1_fu_2161_p2;
wire   [7:0] trunc_ln61_18_fu_2167_p1;
wire   [0:0] tmp_39_fu_2177_p3;
wire   [7:0] sub_ln61_18_fu_2171_p2;
wire   [7:0] DRh_1_fu_1985_p3;
wire   [7:0] DGh_1_fu_2065_p3;
wire   [8:0] zext_ln1030_8_fu_2193_p1;
wire   [8:0] zext_ln1030_9_fu_2197_p1;
wire   [8:0] add_ln1030_4_fu_2201_p2;
wire   [7:0] DBh_1_fu_2145_p3;
wire   [9:0] zext_ln1030_10_fu_2207_p1;
wire   [9:0] zext_ln1030_11_fu_2211_p1;
wire   [7:0] DRv_1_fu_2025_p3;
wire   [7:0] DGv_1_fu_2105_p3;
wire   [8:0] zext_ln1030_12_fu_2221_p1;
wire   [8:0] zext_ln1030_13_fu_2225_p1;
wire   [8:0] add_ln1030_6_fu_2229_p2;
wire   [7:0] DBv_1_fu_2185_p3;
wire   [9:0] zext_ln1030_14_fu_2235_p1;
wire   [9:0] zext_ln1030_15_fu_2239_p1;
wire   [8:0] sub_ln1039_4_fu_2273_p2;
wire   [8:0] sub_ln1039_5_fu_2279_p2;
wire  signed [9:0] sext_ln1039_4_fu_2285_p1;
wire  signed [9:0] sext_ln1039_5_fu_2289_p1;
wire   [8:0] sub_ln1040_4_fu_2299_p2;
wire   [8:0] sub_ln1040_5_fu_2305_p2;
wire  signed [9:0] sext_ln1040_4_fu_2311_p1;
wire  signed [9:0] sext_ln1040_5_fu_2315_p1;
wire  signed [9:0] sext_ln1033_1_fu_2392_p1;
wire  signed [9:0] sext_ln1033_fu_2389_p1;
wire   [9:0] add_ln1033_fu_2395_p2;
wire   [9:0] sub_ln1033_2_fu_2409_p2;
wire   [8:0] trunc_ln1033_4_i_fu_2415_p4;
wire  signed [9:0] sext_ln1033_2_fu_2425_p1;
wire   [10:0] zext_ln1033_fu_2429_p1;
wire   [8:0] trunc_ln1033_1_i_fu_2439_p4;
wire  signed [9:0] sext_ln1033_3_fu_2449_p1;
wire   [0:0] tmp_26_fu_2401_p3;
wire   [10:0] sub_ln1033_3_fu_2433_p2;
wire   [10:0] zext_ln1033_1_fu_2453_p1;
wire  signed [9:0] sext_ln1034_1_fu_2472_p1;
wire  signed [9:0] sext_ln1034_fu_2469_p1;
wire   [9:0] add_ln1034_fu_2475_p2;
wire   [9:0] sub_ln1034_2_fu_2489_p2;
wire   [8:0] trunc_ln1034_4_i_fu_2495_p4;
wire  signed [9:0] sext_ln1034_2_fu_2505_p1;
wire   [10:0] zext_ln1034_fu_2509_p1;
wire   [8:0] trunc_ln1034_1_i_fu_2519_p4;
wire  signed [9:0] sext_ln1034_3_fu_2529_p1;
wire   [0:0] tmp_27_fu_2481_p3;
wire   [10:0] sub_ln1034_3_fu_2513_p2;
wire   [10:0] zext_ln1034_1_fu_2533_p1;
wire   [9:0] sub_ln1039_2_fu_2552_p2;
wire   [8:0] trunc_ln1039_4_i_fu_2557_p4;
wire  signed [9:0] sext_ln1039_2_fu_2567_p1;
wire   [10:0] zext_ln1039_fu_2571_p1;
wire   [8:0] trunc_ln1039_1_i_fu_2581_p4;
wire  signed [9:0] sext_ln1039_3_fu_2590_p1;
wire   [0:0] tmp_28_fu_2545_p3;
wire   [10:0] sub_ln1039_3_fu_2575_p2;
wire   [10:0] zext_ln1039_1_fu_2594_p1;
wire   [9:0] sub_ln1040_2_fu_2613_p2;
wire   [8:0] trunc_ln1040_4_i_fu_2618_p4;
wire  signed [9:0] sext_ln1040_2_fu_2628_p1;
wire   [10:0] zext_ln1040_fu_2632_p1;
wire   [8:0] trunc_ln1040_1_i_fu_2642_p4;
wire  signed [9:0] sext_ln1040_3_fu_2651_p1;
wire   [0:0] tmp_29_fu_2606_p3;
wire   [10:0] sub_ln1040_3_fu_2636_p2;
wire   [10:0] zext_ln1040_1_fu_2655_p1;
wire   [0:0] icmp_ln1030_fu_2385_p2;
wire   [10:0] select_ln1033_fu_2457_p3;
wire   [10:0] select_ln1039_fu_2598_p3;
wire   [10:0] select_ln1030_fu_2667_p3;
wire   [11:0] zext_ln1033_2_fu_2465_p1;
wire  signed [11:0] sext_ln1030_fu_2675_p1;
wire   [10:0] select_ln1034_fu_2537_p3;
wire   [10:0] select_ln1040_fu_2659_p3;
wire   [10:0] select_ln1030_1_fu_2685_p3;
wire  signed [11:0] sext_ln1030_1_fu_2693_p1;
wire   [11:0] b_5_fu_2697_p2;
wire   [11:0] r_5_fu_2679_p2;
wire   [3:0] tmp_31_fu_2719_p4;
wire   [0:0] tmp_30_fu_2711_p3;
wire   [0:0] xor_ln1042_fu_2735_p2;
wire   [0:0] icmp_ln1042_fu_2729_p2;
wire   [0:0] or_ln1042_fu_2749_p2;
wire   [7:0] select_ln1042_fu_2741_p3;
wire   [7:0] trunc_ln1008_1_fu_2707_p1;
wire   [3:0] tmp_33_fu_2771_p4;
wire   [7:0] r_6_fu_2755_p3;
wire   [0:0] tmp_32_fu_2763_p3;
wire   [0:0] sel_tmp1_i_fu_2794_p2;
wire   [0:0] and_ln1043_fu_2799_p2;
wire   [0:0] icmp_ln1043_fu_2781_p2;
wire   [7:0] trunc_ln1008_fu_2703_p1;
wire   [0:0] or_ln1043_fu_2813_p2;
wire   [7:0] select_ln1043_fu_2805_p3;
wire   [7:0] select_ln1043_1_fu_2818_p3;
wire  signed [9:0] sext_ln1033_4_fu_2838_p1;
wire  signed [9:0] sext_ln1033_5_fu_2841_p1;
wire   [9:0] add_ln1033_1_fu_2844_p2;
wire   [9:0] sub_ln1033_6_fu_2858_p2;
wire   [8:0] trunc_ln1033_5_i_fu_2864_p4;
wire  signed [9:0] sext_ln1033_6_fu_2874_p1;
wire   [10:0] zext_ln1033_3_fu_2878_p1;
wire   [8:0] trunc_ln1033_3_i_fu_2888_p4;
wire  signed [9:0] sext_ln1033_7_fu_2898_p1;
wire   [0:0] tmp_40_fu_2850_p3;
wire   [10:0] sub_ln1033_7_fu_2882_p2;
wire   [10:0] zext_ln1033_4_fu_2902_p1;
wire  signed [9:0] sext_ln1034_4_fu_2918_p1;
wire  signed [9:0] sext_ln1034_5_fu_2921_p1;
wire   [9:0] add_ln1034_1_fu_2924_p2;
wire   [9:0] sub_ln1034_6_fu_2938_p2;
wire   [8:0] trunc_ln1034_5_i_fu_2944_p4;
wire  signed [9:0] sext_ln1034_6_fu_2954_p1;
wire   [10:0] zext_ln1034_2_fu_2958_p1;
wire   [8:0] trunc_ln1034_3_i_fu_2968_p4;
wire  signed [9:0] sext_ln1034_7_fu_2978_p1;
wire   [0:0] tmp_41_fu_2930_p3;
wire   [10:0] sub_ln1034_7_fu_2962_p2;
wire   [10:0] zext_ln1034_3_fu_2982_p1;
wire   [9:0] sub_ln1039_6_fu_3001_p2;
wire   [8:0] trunc_ln1039_5_i_fu_3006_p4;
wire  signed [9:0] sext_ln1039_6_fu_3016_p1;
wire   [10:0] zext_ln1039_2_fu_3020_p1;
wire   [8:0] trunc_ln1039_3_i_fu_3030_p4;
wire  signed [9:0] sext_ln1039_7_fu_3039_p1;
wire   [0:0] tmp_42_fu_2994_p3;
wire   [10:0] sub_ln1039_7_fu_3024_p2;
wire   [10:0] zext_ln1039_3_fu_3043_p1;
wire   [9:0] sub_ln1040_6_fu_3062_p2;
wire   [8:0] trunc_ln1040_5_i_fu_3067_p4;
wire  signed [9:0] sext_ln1040_6_fu_3077_p1;
wire   [10:0] zext_ln1040_2_fu_3081_p1;
wire   [8:0] trunc_ln1040_3_i_fu_3091_p4;
wire  signed [9:0] sext_ln1040_7_fu_3100_p1;
wire   [0:0] tmp_43_fu_3055_p3;
wire   [10:0] sub_ln1040_7_fu_3085_p2;
wire   [10:0] zext_ln1040_3_fu_3104_p1;
wire   [0:0] icmp_ln1030_1_fu_2834_p2;
wire   [10:0] select_ln1033_1_fu_2906_p3;
wire   [10:0] select_ln1039_1_fu_3047_p3;
wire   [10:0] select_ln1030_2_fu_3116_p3;
wire   [11:0] zext_ln1033_5_fu_2914_p1;
wire  signed [11:0] sext_ln1030_2_fu_3124_p1;
wire   [10:0] select_ln1034_1_fu_2986_p3;
wire   [10:0] select_ln1040_1_fu_3108_p3;
wire   [10:0] select_ln1030_3_fu_3134_p3;
wire  signed [11:0] sext_ln1030_3_fu_3142_p1;
wire   [11:0] b_fu_3146_p2;
wire   [11:0] r_fu_3128_p2;
wire   [3:0] tmp_45_fu_3168_p4;
wire   [0:0] tmp_44_fu_3160_p3;
wire   [0:0] xor_ln1042_1_fu_3184_p2;
wire   [0:0] icmp_ln1042_1_fu_3178_p2;
wire   [0:0] or_ln1042_1_fu_3198_p2;
wire   [7:0] select_ln1042_2_fu_3190_p3;
wire   [7:0] trunc_ln1008_3_fu_3156_p1;
wire   [3:0] tmp_47_fu_3220_p4;
wire   [7:0] r_9_fu_3204_p3;
wire   [0:0] tmp_46_fu_3212_p3;
wire   [0:0] sel_tmp8_i_fu_3243_p2;
wire   [0:0] and_ln1043_1_fu_3248_p2;
wire   [0:0] icmp_ln1043_1_fu_3230_p2;
wire   [7:0] trunc_ln1008_2_fu_3152_p1;
wire   [0:0] or_ln1043_1_fu_3262_p2;
wire   [7:0] select_ln1043_3_fu_3254_p3;
wire   [7:0] select_ln1043_4_fu_3267_p3;
wire   [7:0] r_10_fu_3236_p3;
wire   [7:0] b_8_fu_3275_p3;
wire   [7:0] r_7_fu_2787_p3;
wire   [7:0] b_6_fu_2826_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op93_load_state1;
reg    ap_enable_operation_93;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op128_load_state2;
reg    ap_enable_operation_128;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op150_store_state2;
reg    ap_enable_operation_150;
reg    ap_predicate_op94_load_state1;
reg    ap_enable_operation_94;
reg    ap_predicate_op135_load_state2;
reg    ap_enable_operation_135;
reg    ap_predicate_op186_store_state2;
reg    ap_enable_operation_186;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1973;
reg    ap_condition_331;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 x_fu_204 = 12'd0;
#0 z_fu_208 = 11'd0;
#0 pixWindow_fu_212 = 8'd0;
#0 pixWindow_86_fu_216 = 8'd0;
#0 pixWindow_87_fu_220 = 8'd0;
#0 pixWindow_88_fu_224 = 8'd0;
#0 pixWindow_89_fu_228 = 8'd0;
#0 pixWindow_90_fu_232 = 8'd0;
#0 pixWindow_91_fu_236 = 8'd0;
#0 pixWindow_92_fu_240 = 8'd0;
#0 pixWindow_93_fu_244 = 8'd0;
#0 p_0_0_0_0_01166_11786_i_fu_248 = 8'd0;
#0 p_0_1_0_0_01167_11789_i_fu_252 = 8'd0;
#0 p_0_2_0_0_01168_11792_i_fu_256 = 8'd0;
#0 pixWindow_94_fu_260 = 8'd0;
#0 pixWindow_95_fu_264 = 8'd0;
#0 pixWindow_96_fu_268 = 8'd0;
#0 pixWindow_97_fu_272 = 8'd0;
#0 pixWindow_98_fu_276 = 8'd0;
#0 pixWindow_99_fu_280 = 8'd0;
#0 pixWindow_100_fu_284 = 8'd0;
#0 pixWindow_101_fu_288 = 8'd0;
#0 pixWindow_102_fu_292 = 8'd0;
#0 ap_done_reg = 1'b0;
end

system_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_0_0_0_01166_11786_i_fu_248 <= p_0_0_0_0_01166_11784_lcssa1845_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_0_0_0_01166_11786_i_fu_248 <= ap_phi_mux_right_phi_fu_778_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_1_0_0_01167_11789_i_fu_252 <= p_0_1_0_0_01167_11787_lcssa1847_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_1_0_0_01167_11789_i_fu_252 <= ap_phi_mux_right_5_phi_fu_768_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_2_0_0_01168_11792_i_fu_256 <= p_0_2_0_0_01168_11790_lcssa1849_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            p_0_2_0_0_01168_11792_i_fu_256 <= ap_phi_mux_right_6_phi_fu_758_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_100_fu_284 <= pixWindow_89_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_100_fu_284 <= ap_phi_mux_pixWindow_145_phi_fu_583_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_101_fu_288 <= pixWindow_90_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_101_fu_288 <= ap_phi_mux_pixWindow_146_phi_fu_573_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_102_fu_292 <= pixWindow_91_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_102_fu_292 <= ap_phi_mux_pixWindow_147_phi_fu_563_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_86_fu_216 <= pixWindow_81_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_86_fu_216 <= {{lineBuffer_1_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_87_fu_220 <= pixWindow_82_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_87_fu_220 <= {{lineBuffer_1_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_88_fu_224 <= pixWindow_86_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_88_fu_224 <= {{lineBuffer_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_89_fu_228 <= pixWindow_87_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_89_fu_228 <= {{lineBuffer_i_q1[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_90_fu_232 <= pixWindow_88_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_90_fu_232 <= {{lineBuffer_i_q1[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_91_fu_236 <= pixWindow_92_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_91_fu_236 <= ap_phi_mux_pixWindow_136_phi_fu_527_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_92_fu_240 <= pixWindow_93_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_92_fu_240 <= ap_phi_mux_pixWindow_137_phi_fu_518_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_93_fu_244 <= pixWindow_94_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_93_fu_244 <= ap_phi_mux_pixWindow_138_phi_fu_509_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_94_fu_260 <= pixWindow_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_94_fu_260 <= ap_phi_mux_pixWindow_139_phi_fu_638_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_95_fu_264 <= pixWindow_78_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_95_fu_264 <= ap_phi_mux_pixWindow_140_phi_fu_629_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_96_fu_268 <= pixWindow_79_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_96_fu_268 <= ap_phi_mux_pixWindow_141_phi_fu_620_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_97_fu_272 <= pixWindow_83_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_97_fu_272 <= ap_phi_mux_pixWindow_148_phi_fu_611_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_98_fu_276 <= pixWindow_84_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_98_fu_276 <= ap_phi_mux_pixWindow_149_phi_fu_602_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_99_fu_280 <= pixWindow_85_i;
        end else if (((icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            pixWindow_99_fu_280 <= ap_phi_mux_pixWindow_150_phi_fu_593_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            pixWindow_fu_212 <= pixWindow_80_i;
        end else if ((1'b1 == ap_condition_1973)) begin
            pixWindow_fu_212 <= {{lineBuffer_1_i_q1[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_331)) begin
        if (((icmp_ln891_reg_3619 == 1'd0) & (icmp_ln881_reg_3615 == 1'd0))) begin
            pix_14_reg_708 <= pixWindow_98_fu_276;
        end else if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
            pix_14_reg_708 <= select_ln957_7_fu_1365_p3;
        end else if (~(icmp_ln881_reg_3615 == 1'd1)) begin
            pix_14_reg_708 <= ap_phi_reg_pp0_iter1_pix_14_reg_708;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_331)) begin
        if (((icmp_ln891_reg_3619 == 1'd0) & (icmp_ln881_reg_3615 == 1'd0))) begin
            pix_15_reg_698 <= pixWindow_99_fu_280;
        end else if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
            pix_15_reg_698 <= select_ln957_8_fu_1373_p3;
        end else if (~(icmp_ln881_reg_3615 == 1'd1)) begin
            pix_15_reg_698 <= ap_phi_reg_pp0_iter1_pix_15_reg_698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_331)) begin
        if (((icmp_ln891_reg_3619 == 1'd0) & (icmp_ln881_reg_3615 == 1'd0))) begin
            pix_reg_718 <= pixWindow_97_fu_272;
        end else if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
            pix_reg_718 <= select_ln957_6_fu_1357_p3;
        end else if (~(icmp_ln881_reg_3615 == 1'd1)) begin
            pix_reg_718 <= ap_phi_reg_pp0_iter1_pix_reg_718;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_331)) begin
        if (((icmp_ln891_reg_3619 == 1'd0) & (icmp_ln881_reg_3615 == 1'd0))) begin
            right_5_reg_765 <= pixWindow_89_fu_228;
        end else if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
            right_5_reg_765 <= select_ln957_1_fu_1317_p3;
        end else if (~(icmp_ln881_reg_3615 == 1'd1)) begin
            right_5_reg_765 <= ap_phi_reg_pp0_iter1_right_5_reg_765;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_331)) begin
        if (((icmp_ln891_reg_3619 == 1'd0) & (icmp_ln881_reg_3615 == 1'd0))) begin
            right_6_reg_755 <= pixWindow_90_fu_232;
        end else if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
            right_6_reg_755 <= select_ln957_2_fu_1325_p3;
        end else if (~(icmp_ln881_reg_3615 == 1'd1)) begin
            right_6_reg_755 <= ap_phi_reg_pp0_iter1_right_6_reg_755;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_331)) begin
        if (((icmp_ln891_reg_3619 == 1'd0) & (icmp_ln881_reg_3615 == 1'd0))) begin
            right_reg_775 <= pixWindow_88_fu_224;
        end else if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
            right_reg_775 <= select_ln957_fu_1309_p3;
        end else if (~(icmp_ln881_reg_3615 == 1'd1)) begin
            right_reg_775 <= ap_phi_reg_pp0_iter1_right_reg_775;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln881_fu_960_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_204 <= x_7_fu_1020_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_204 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln881_fu_960_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            z_fu_208 <= add_ln886_fu_966_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            z_fu_208 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1030_1_reg_3664 <= add_ln1030_1_fu_1843_p2;
        add_ln1030_3_reg_3669 <= add_ln1030_3_fu_1871_p2;
        add_ln1030_5_reg_3708 <= add_ln1030_5_fu_2215_p2;
        add_ln1030_7_reg_3713 <= add_ln1030_7_fu_2243_p2;
        add_ln1039_1_reg_3738 <= add_ln1039_1_fu_2293_p2;
        add_ln1039_reg_3694 <= add_ln1039_fu_1921_p2;
        add_ln1040_1_reg_3745 <= add_ln1040_1_fu_2319_p2;
        add_ln1040_reg_3701 <= add_ln1040_fu_1947_p2;
        and_ln1052_reg_3660 <= and_ln1052_fu_1014_p2;
        and_ln1052_reg_3660_pp0_iter1_reg <= and_ln1052_reg_3660;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        cmp161_i_reg_3635 <= cmp161_i_fu_994_p2;
        icmp_ln881_reg_3615 <= icmp_ln881_fu_960_p2;
        icmp_ln891_reg_3619 <= icmp_ln891_fu_988_p2;
        lineBuffer_1_i_addr_reg_3629 <= zext_ln889_fu_976_p1;
        lineBuffer_i_addr_reg_3623 <= zext_ln889_fu_976_p1;
        sub_ln1033_1_reg_3679 <= sub_ln1033_1_fu_1883_p2;
        sub_ln1033_4_reg_3718 <= sub_ln1033_4_fu_2249_p2;
        sub_ln1033_5_reg_3723 <= sub_ln1033_5_fu_2255_p2;
        sub_ln1033_reg_3674 <= sub_ln1033_fu_1877_p2;
        sub_ln1034_1_reg_3689 <= sub_ln1034_1_fu_1895_p2;
        sub_ln1034_4_reg_3728 <= sub_ln1034_4_fu_2261_p2;
        sub_ln1034_5_reg_3733 <= sub_ln1034_5_fu_2267_p2;
        sub_ln1034_reg_3684 <= sub_ln1034_fu_1889_p2;
    end
end

always @ (*) begin
    if (((icmp_ln881_fu_960_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln881_reg_3615 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_down_1_phi_fu_656_p4 = pixWindow_101_fu_288;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_down_1_phi_fu_656_p4 = select_ln957_16_fu_1437_p3;
        end else begin
            ap_phi_mux_down_1_phi_fu_656_p4 = ap_phi_reg_pp0_iter1_down_1_reg_653;
        end
    end else begin
        ap_phi_mux_down_1_phi_fu_656_p4 = ap_phi_reg_pp0_iter1_down_1_reg_653;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_down_2_phi_fu_647_p4 = pixWindow_102_fu_292;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_down_2_phi_fu_647_p4 = select_ln957_15_fu_1429_p3;
        end else begin
            ap_phi_mux_down_2_phi_fu_647_p4 = ap_phi_reg_pp0_iter1_down_2_reg_644;
        end
    end else begin
        ap_phi_mux_down_2_phi_fu_647_p4 = ap_phi_reg_pp0_iter1_down_2_reg_644;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_down_3_phi_fu_692_p4 = pixWindow_91_fu_236;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_down_3_phi_fu_692_p4 = select_ln957_20_fu_1469_p3;
        end else begin
            ap_phi_mux_down_3_phi_fu_692_p4 = ap_phi_reg_pp0_iter1_down_3_reg_689;
        end
    end else begin
        ap_phi_mux_down_3_phi_fu_692_p4 = ap_phi_reg_pp0_iter1_down_3_reg_689;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_down_4_phi_fu_683_p4 = pixWindow_92_fu_240;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_down_4_phi_fu_683_p4 = select_ln957_19_fu_1461_p3;
        end else begin
            ap_phi_mux_down_4_phi_fu_683_p4 = ap_phi_reg_pp0_iter1_down_4_reg_680;
        end
    end else begin
        ap_phi_mux_down_4_phi_fu_683_p4 = ap_phi_reg_pp0_iter1_down_4_reg_680;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_down_5_phi_fu_674_p4 = pixWindow_93_fu_244;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_down_5_phi_fu_674_p4 = select_ln957_18_fu_1453_p3;
        end else begin
            ap_phi_mux_down_5_phi_fu_674_p4 = ap_phi_reg_pp0_iter1_down_5_reg_671;
        end
    end else begin
        ap_phi_mux_down_5_phi_fu_674_p4 = ap_phi_reg_pp0_iter1_down_5_reg_671;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_down_phi_fu_665_p4 = pixWindow_100_fu_284;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_down_phi_fu_665_p4 = select_ln957_17_fu_1445_p3;
        end else begin
            ap_phi_mux_down_phi_fu_665_p4 = ap_phi_reg_pp0_iter1_down_reg_662;
        end
    end else begin
        ap_phi_mux_down_phi_fu_665_p4 = ap_phi_reg_pp0_iter1_down_reg_662;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_left_1_phi_fu_740_p4 = p_0_1_0_0_01167_11789_i_fu_252;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_left_1_phi_fu_740_p4 = select_ln957_4_fu_1341_p3;
        end else begin
            ap_phi_mux_left_1_phi_fu_740_p4 = ap_phi_reg_pp0_iter1_left_1_reg_737;
        end
    end else begin
        ap_phi_mux_left_1_phi_fu_740_p4 = ap_phi_reg_pp0_iter1_left_1_reg_737;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_left_2_phi_fu_731_p4 = p_0_2_0_0_01168_11792_i_fu_256;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_left_2_phi_fu_731_p4 = select_ln957_5_fu_1349_p3;
        end else begin
            ap_phi_mux_left_2_phi_fu_731_p4 = ap_phi_reg_pp0_iter1_left_2_reg_728;
        end
    end else begin
        ap_phi_mux_left_2_phi_fu_731_p4 = ap_phi_reg_pp0_iter1_left_2_reg_728;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_left_phi_fu_749_p4 = p_0_0_0_0_01166_11786_i_fu_248;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_left_phi_fu_749_p4 = select_ln957_3_fu_1333_p3;
        end else begin
            ap_phi_mux_left_phi_fu_749_p4 = ap_phi_reg_pp0_iter1_left_reg_746;
        end
    end else begin
        ap_phi_mux_left_phi_fu_749_p4 = ap_phi_reg_pp0_iter1_left_reg_746;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
        if ((cmp59_i_read_reg_3587 == 1'd0)) begin
            ap_phi_mux_pixWindow_133_phi_fu_554_p4 = pixWindow_127_fu_1129_p1;
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_133_phi_fu_554_p4 = trunc_ln913_fu_1249_p1;
        end else begin
            ap_phi_mux_pixWindow_133_phi_fu_554_p4 = ap_phi_reg_pp0_iter1_pixWindow_133_reg_551;
        end
    end else begin
        ap_phi_mux_pixWindow_133_phi_fu_554_p4 = ap_phi_reg_pp0_iter1_pixWindow_133_reg_551;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
        if ((cmp59_i_read_reg_3587 == 1'd0)) begin
            ap_phi_mux_pixWindow_134_phi_fu_545_p4 = {{lineBuffer_i_q1[15:8]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_134_phi_fu_545_p4 = {{imgRB_dout[15:8]}};
        end else begin
            ap_phi_mux_pixWindow_134_phi_fu_545_p4 = ap_phi_reg_pp0_iter1_pixWindow_134_reg_542;
        end
    end else begin
        ap_phi_mux_pixWindow_134_phi_fu_545_p4 = ap_phi_reg_pp0_iter1_pixWindow_134_reg_542;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
        if ((cmp59_i_read_reg_3587 == 1'd0)) begin
            ap_phi_mux_pixWindow_135_phi_fu_536_p4 = {{lineBuffer_i_q1[23:16]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_135_phi_fu_536_p4 = {{imgRB_dout[23:16]}};
        end else begin
            ap_phi_mux_pixWindow_135_phi_fu_536_p4 = ap_phi_reg_pp0_iter1_pixWindow_135_reg_533;
        end
    end else begin
        ap_phi_mux_pixWindow_135_phi_fu_536_p4 = ap_phi_reg_pp0_iter1_pixWindow_135_reg_533;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
        if ((cmp59_i_read_reg_3587 == 1'd0)) begin
            ap_phi_mux_pixWindow_136_phi_fu_527_p4 = {{lineBuffer_i_q1[31:24]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_136_phi_fu_527_p4 = {{imgRB_dout[31:24]}};
        end else begin
            ap_phi_mux_pixWindow_136_phi_fu_527_p4 = ap_phi_reg_pp0_iter1_pixWindow_136_reg_524;
        end
    end else begin
        ap_phi_mux_pixWindow_136_phi_fu_527_p4 = ap_phi_reg_pp0_iter1_pixWindow_136_reg_524;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
        if ((cmp59_i_read_reg_3587 == 1'd0)) begin
            ap_phi_mux_pixWindow_137_phi_fu_518_p4 = {{lineBuffer_i_q1[39:32]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_137_phi_fu_518_p4 = {{imgRB_dout[39:32]}};
        end else begin
            ap_phi_mux_pixWindow_137_phi_fu_518_p4 = ap_phi_reg_pp0_iter1_pixWindow_137_reg_515;
        end
    end else begin
        ap_phi_mux_pixWindow_137_phi_fu_518_p4 = ap_phi_reg_pp0_iter1_pixWindow_137_reg_515;
    end
end

always @ (*) begin
    if (((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0))) begin
        if ((cmp59_i_read_reg_3587 == 1'd0)) begin
            ap_phi_mux_pixWindow_138_phi_fu_509_p4 = {{lineBuffer_i_q1[47:40]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_pixWindow_138_phi_fu_509_p4 = {{imgRB_dout[47:40]}};
        end else begin
            ap_phi_mux_pixWindow_138_phi_fu_509_p4 = ap_phi_reg_pp0_iter1_pixWindow_138_reg_506;
        end
    end else begin
        ap_phi_mux_pixWindow_138_phi_fu_509_p4 = ap_phi_reg_pp0_iter1_pixWindow_138_reg_506;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_139_phi_fu_638_p4 = pixWindow_fu_212;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_139_phi_fu_638_p4 = pixWindow_121_fu_1192_p1;
        end else begin
            ap_phi_mux_pixWindow_139_phi_fu_638_p4 = ap_phi_reg_pp0_iter1_pixWindow_139_reg_635;
        end
    end else begin
        ap_phi_mux_pixWindow_139_phi_fu_638_p4 = ap_phi_reg_pp0_iter1_pixWindow_139_reg_635;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_140_phi_fu_629_p4 = pixWindow_86_fu_216;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_140_phi_fu_629_p4 = {{lineBuffer_1_i_q1[15:8]}};
        end else begin
            ap_phi_mux_pixWindow_140_phi_fu_629_p4 = ap_phi_reg_pp0_iter1_pixWindow_140_reg_626;
        end
    end else begin
        ap_phi_mux_pixWindow_140_phi_fu_629_p4 = ap_phi_reg_pp0_iter1_pixWindow_140_reg_626;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_141_phi_fu_620_p4 = pixWindow_87_fu_220;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_141_phi_fu_620_p4 = {{lineBuffer_1_i_q1[23:16]}};
        end else begin
            ap_phi_mux_pixWindow_141_phi_fu_620_p4 = ap_phi_reg_pp0_iter1_pixWindow_141_reg_617;
        end
    end else begin
        ap_phi_mux_pixWindow_141_phi_fu_620_p4 = ap_phi_reg_pp0_iter1_pixWindow_141_reg_617;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_145_phi_fu_583_p4 = pixWindow_91_fu_236;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_145_phi_fu_583_p4 = ap_phi_mux_pixWindow_133_phi_fu_554_p4;
        end else begin
            ap_phi_mux_pixWindow_145_phi_fu_583_p4 = ap_phi_reg_pp0_iter1_pixWindow_145_reg_580;
        end
    end else begin
        ap_phi_mux_pixWindow_145_phi_fu_583_p4 = ap_phi_reg_pp0_iter1_pixWindow_145_reg_580;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_146_phi_fu_573_p4 = pixWindow_92_fu_240;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_146_phi_fu_573_p4 = ap_phi_mux_pixWindow_134_phi_fu_545_p4;
        end else begin
            ap_phi_mux_pixWindow_146_phi_fu_573_p4 = ap_phi_reg_pp0_iter1_pixWindow_146_reg_570;
        end
    end else begin
        ap_phi_mux_pixWindow_146_phi_fu_573_p4 = ap_phi_reg_pp0_iter1_pixWindow_146_reg_570;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_147_phi_fu_563_p4 = pixWindow_93_fu_244;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_147_phi_fu_563_p4 = ap_phi_mux_pixWindow_135_phi_fu_536_p4;
        end else begin
            ap_phi_mux_pixWindow_147_phi_fu_563_p4 = ap_phi_reg_pp0_iter1_pixWindow_147_reg_560;
        end
    end else begin
        ap_phi_mux_pixWindow_147_phi_fu_563_p4 = ap_phi_reg_pp0_iter1_pixWindow_147_reg_560;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_148_phi_fu_611_p4 = pixWindow_88_fu_224;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_148_phi_fu_611_p4 = pixWindow_127_fu_1129_p1;
        end else begin
            ap_phi_mux_pixWindow_148_phi_fu_611_p4 = ap_phi_reg_pp0_iter1_pixWindow_148_reg_608;
        end
    end else begin
        ap_phi_mux_pixWindow_148_phi_fu_611_p4 = ap_phi_reg_pp0_iter1_pixWindow_148_reg_608;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_149_phi_fu_602_p4 = pixWindow_89_fu_228;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_149_phi_fu_602_p4 = {{lineBuffer_i_q1[15:8]}};
        end else begin
            ap_phi_mux_pixWindow_149_phi_fu_602_p4 = ap_phi_reg_pp0_iter1_pixWindow_149_reg_599;
        end
    end else begin
        ap_phi_mux_pixWindow_149_phi_fu_602_p4 = ap_phi_reg_pp0_iter1_pixWindow_149_reg_599;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pixWindow_150_phi_fu_593_p4 = pixWindow_90_fu_232;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pixWindow_150_phi_fu_593_p4 = {{lineBuffer_i_q1[23:16]}};
        end else begin
            ap_phi_mux_pixWindow_150_phi_fu_593_p4 = ap_phi_reg_pp0_iter1_pixWindow_150_reg_590;
        end
    end else begin
        ap_phi_mux_pixWindow_150_phi_fu_593_p4 = ap_phi_reg_pp0_iter1_pixWindow_150_reg_590;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pix_14_phi_fu_711_p4 = pixWindow_98_fu_276;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pix_14_phi_fu_711_p4 = select_ln957_7_fu_1365_p3;
        end else begin
            ap_phi_mux_pix_14_phi_fu_711_p4 = ap_phi_reg_pp0_iter1_pix_14_reg_708;
        end
    end else begin
        ap_phi_mux_pix_14_phi_fu_711_p4 = ap_phi_reg_pp0_iter1_pix_14_reg_708;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pix_15_phi_fu_701_p4 = pixWindow_99_fu_280;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pix_15_phi_fu_701_p4 = select_ln957_8_fu_1373_p3;
        end else begin
            ap_phi_mux_pix_15_phi_fu_701_p4 = ap_phi_reg_pp0_iter1_pix_15_reg_698;
        end
    end else begin
        ap_phi_mux_pix_15_phi_fu_701_p4 = ap_phi_reg_pp0_iter1_pix_15_reg_698;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_pix_phi_fu_721_p4 = pixWindow_97_fu_272;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_pix_phi_fu_721_p4 = select_ln957_6_fu_1357_p3;
        end else begin
            ap_phi_mux_pix_phi_fu_721_p4 = ap_phi_reg_pp0_iter1_pix_reg_718;
        end
    end else begin
        ap_phi_mux_pix_phi_fu_721_p4 = ap_phi_reg_pp0_iter1_pix_reg_718;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_right_5_phi_fu_768_p4 = pixWindow_89_fu_228;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_right_5_phi_fu_768_p4 = select_ln957_1_fu_1317_p3;
        end else begin
            ap_phi_mux_right_5_phi_fu_768_p4 = ap_phi_reg_pp0_iter1_right_5_reg_765;
        end
    end else begin
        ap_phi_mux_right_5_phi_fu_768_p4 = ap_phi_reg_pp0_iter1_right_5_reg_765;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_right_6_phi_fu_758_p4 = pixWindow_90_fu_232;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_right_6_phi_fu_758_p4 = select_ln957_2_fu_1325_p3;
        end else begin
            ap_phi_mux_right_6_phi_fu_758_p4 = ap_phi_reg_pp0_iter1_right_6_reg_755;
        end
    end else begin
        ap_phi_mux_right_6_phi_fu_758_p4 = ap_phi_reg_pp0_iter1_right_6_reg_755;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_right_phi_fu_778_p4 = pixWindow_88_fu_224;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_right_phi_fu_778_p4 = select_ln957_fu_1309_p3;
        end else begin
            ap_phi_mux_right_phi_fu_778_p4 = ap_phi_reg_pp0_iter1_right_reg_775;
        end
    end else begin
        ap_phi_mux_right_phi_fu_778_p4 = ap_phi_reg_pp0_iter1_right_reg_775;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_up_1_phi_fu_797_p4 = pixWindow_95_fu_264;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_up_1_phi_fu_797_p4 = select_ln957_10_fu_1389_p3;
        end else begin
            ap_phi_mux_up_1_phi_fu_797_p4 = ap_phi_reg_pp0_iter1_up_1_reg_794;
        end
    end else begin
        ap_phi_mux_up_1_phi_fu_797_p4 = ap_phi_reg_pp0_iter1_up_1_reg_794;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_up_2_phi_fu_788_p4 = pixWindow_96_fu_268;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_up_2_phi_fu_788_p4 = select_ln957_9_fu_1381_p3;
        end else begin
            ap_phi_mux_up_2_phi_fu_788_p4 = ap_phi_reg_pp0_iter1_up_2_reg_785;
        end
    end else begin
        ap_phi_mux_up_2_phi_fu_788_p4 = ap_phi_reg_pp0_iter1_up_2_reg_785;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_up_3_phi_fu_833_p4 = pixWindow_fu_212;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_up_3_phi_fu_833_p4 = select_ln957_14_fu_1421_p3;
        end else begin
            ap_phi_mux_up_3_phi_fu_833_p4 = ap_phi_reg_pp0_iter1_up_3_reg_830;
        end
    end else begin
        ap_phi_mux_up_3_phi_fu_833_p4 = ap_phi_reg_pp0_iter1_up_3_reg_830;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_up_4_phi_fu_824_p4 = pixWindow_86_fu_216;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_up_4_phi_fu_824_p4 = select_ln957_13_fu_1413_p3;
        end else begin
            ap_phi_mux_up_4_phi_fu_824_p4 = ap_phi_reg_pp0_iter1_up_4_reg_821;
        end
    end else begin
        ap_phi_mux_up_4_phi_fu_824_p4 = ap_phi_reg_pp0_iter1_up_4_reg_821;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_up_5_phi_fu_815_p4 = pixWindow_87_fu_220;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_up_5_phi_fu_815_p4 = select_ln957_12_fu_1405_p3;
        end else begin
            ap_phi_mux_up_5_phi_fu_815_p4 = ap_phi_reg_pp0_iter1_up_5_reg_812;
        end
    end else begin
        ap_phi_mux_up_5_phi_fu_815_p4 = ap_phi_reg_pp0_iter1_up_5_reg_812;
    end
end

always @ (*) begin
    if ((icmp_ln881_reg_3615 == 1'd0)) begin
        if ((icmp_ln891_reg_3619 == 1'd0)) begin
            ap_phi_mux_up_phi_fu_806_p4 = pixWindow_94_fu_260;
        end else if ((icmp_ln891_reg_3619 == 1'd1)) begin
            ap_phi_mux_up_phi_fu_806_p4 = select_ln957_11_fu_1397_p3;
        end else begin
            ap_phi_mux_up_phi_fu_806_p4 = ap_phi_reg_pp0_iter1_up_reg_803;
        end
    end else begin
        ap_phi_mux_up_phi_fu_806_p4 = ap_phi_reg_pp0_iter1_up_reg_803;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_6 = 12'd0;
    end else begin
        ap_sig_allocacmp_x_6 = x_fu_204;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z_2 = 11'd0;
    end else begin
        ap_sig_allocacmp_z_2 = z_fu_208;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op143_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgRB_blk_n = imgRB_empty_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op143_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgRB_read = 1'b1;
    end else begin
        imgRB_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln1052_reg_3660_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        imgRgb_blk_n = imgRgb_full_n;
    end else begin
        imgRgb_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln1052_reg_3660_pp0_iter1_reg) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        imgRgb_write = 1'b1;
    end else begin
        imgRgb_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_i_ce0 = 1'b1;
    end else begin
        lineBuffer_1_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_i_ce1 = 1'b1;
    end else begin
        lineBuffer_1_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_i_we0 = 1'b1;
    end else begin
        lineBuffer_1_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_i_ce0 = 1'b1;
    end else begin
        lineBuffer_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_i_ce1 = 1'b1;
    end else begin
        lineBuffer_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i == 1'd1) & (icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_i_we0 = 1'b1;
    end else begin
        lineBuffer_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_0_0_0_01166_11786_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_01166_11786_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_1_0_0_01167_11789_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_01167_11789_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_0_2_0_0_01168_11792_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_01168_11792_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_100_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_100_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_101_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_101_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_102_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_102_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_103_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_103_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_104_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_104_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_105_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_105_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_106_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_106_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_107_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_107_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_108_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_108_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_109_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_109_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_110_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_110_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_111_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_111_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_112_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_112_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_95_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_95_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_96_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_96_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_97_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_97_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_98_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_98_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln881_reg_3615 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixWindow_99_i_out_ap_vld = 1'b1;
    end else begin
        pixWindow_99_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DBh_1_fu_2145_p3 = ((tmp_38_fu_2137_p3[0:0] == 1'b1) ? sub_ln61_17_fu_2131_p2 : trunc_ln61_17_fu_2127_p1);

assign DBh_fu_1773_p3 = ((tmp_24_fu_1765_p3[0:0] == 1'b1) ? sub_ln61_11_fu_1759_p2 : trunc_ln61_11_fu_1755_p1);

assign DBv_1_fu_2185_p3 = ((tmp_39_fu_2177_p3[0:0] == 1'b1) ? sub_ln61_18_fu_2171_p2 : trunc_ln61_18_fu_2167_p1);

assign DBv_fu_1813_p3 = ((tmp_25_fu_1805_p3[0:0] == 1'b1) ? sub_ln61_12_fu_1799_p2 : trunc_ln61_12_fu_1795_p1);

assign DGh_1_fu_2065_p3 = ((tmp_36_fu_2057_p3[0:0] == 1'b1) ? sub_ln61_15_fu_2051_p2 : trunc_ln61_15_fu_2047_p1);

assign DGh_fu_1693_p3 = ((tmp_22_fu_1685_p3[0:0] == 1'b1) ? sub_ln61_9_fu_1679_p2 : trunc_ln61_9_fu_1675_p1);

assign DGv_1_fu_2105_p3 = ((tmp_37_fu_2097_p3[0:0] == 1'b1) ? sub_ln61_16_fu_2091_p2 : trunc_ln61_16_fu_2087_p1);

assign DGv_fu_1733_p3 = ((tmp_23_fu_1725_p3[0:0] == 1'b1) ? sub_ln61_10_fu_1719_p2 : trunc_ln61_10_fu_1715_p1);

assign DRh_1_fu_1985_p3 = ((tmp_34_fu_1977_p3[0:0] == 1'b1) ? sub_ln61_13_fu_1971_p2 : trunc_ln61_13_fu_1967_p1);

assign DRh_fu_1613_p3 = ((tmp_20_fu_1605_p3[0:0] == 1'b1) ? sub_ln61_fu_1599_p2 : trunc_ln61_fu_1595_p1);

assign DRv_1_fu_2025_p3 = ((tmp_35_fu_2017_p3[0:0] == 1'b1) ? sub_ln61_14_fu_2011_p2 : trunc_ln61_14_fu_2007_p1);

assign DRv_fu_1653_p3 = ((tmp_21_fu_1645_p3[0:0] == 1'b1) ? sub_ln61_8_fu_1639_p2 : trunc_ln61_8_fu_1635_p1);

assign PixBufVal_10_fu_1477_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_132_fu_1181_p4 : ap_phi_mux_pixWindow_138_phi_fu_509_p4);

assign PixBufVal_6_fu_1505_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_128_fu_1135_p4 : ap_phi_mux_pixWindow_134_phi_fu_545_p4);

assign PixBufVal_7_fu_1498_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_129_fu_1147_p4 : ap_phi_mux_pixWindow_135_phi_fu_536_p4);

assign PixBufVal_8_fu_1491_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_130_fu_1159_p4 : ap_phi_mux_pixWindow_136_phi_fu_527_p4);

assign PixBufVal_9_fu_1484_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_131_fu_1170_p4 : ap_phi_mux_pixWindow_137_phi_fu_518_p4);

assign PixBufVal_fu_1512_p3 = ((cmp478_i[0:0] == 1'b1) ? pixWindow_127_fu_1129_p1 : ap_phi_mux_pixWindow_133_phi_fu_554_p4);

assign add_ln1030_1_fu_1843_p2 = (zext_ln1030_2_fu_1835_p1 + zext_ln1030_3_fu_1839_p1);

assign add_ln1030_2_fu_1857_p2 = (zext_ln1030_4_fu_1849_p1 + zext_ln1030_5_fu_1853_p1);

assign add_ln1030_3_fu_1871_p2 = (zext_ln1030_6_fu_1863_p1 + zext_ln1030_7_fu_1867_p1);

assign add_ln1030_4_fu_2201_p2 = (zext_ln1030_8_fu_2193_p1 + zext_ln1030_9_fu_2197_p1);

assign add_ln1030_5_fu_2215_p2 = (zext_ln1030_10_fu_2207_p1 + zext_ln1030_11_fu_2211_p1);

assign add_ln1030_6_fu_2229_p2 = (zext_ln1030_12_fu_2221_p1 + zext_ln1030_13_fu_2225_p1);

assign add_ln1030_7_fu_2243_p2 = (zext_ln1030_14_fu_2235_p1 + zext_ln1030_15_fu_2239_p1);

assign add_ln1030_fu_1829_p2 = (zext_ln1030_fu_1821_p1 + zext_ln1030_1_fu_1825_p1);

assign add_ln1033_1_fu_2844_p2 = ($signed(sext_ln1033_4_fu_2838_p1) + $signed(sext_ln1033_5_fu_2841_p1));

assign add_ln1033_fu_2395_p2 = ($signed(sext_ln1033_1_fu_2392_p1) + $signed(sext_ln1033_fu_2389_p1));

assign add_ln1034_1_fu_2924_p2 = ($signed(sext_ln1034_4_fu_2918_p1) + $signed(sext_ln1034_5_fu_2921_p1));

assign add_ln1034_fu_2475_p2 = ($signed(sext_ln1034_1_fu_2472_p1) + $signed(sext_ln1034_fu_2469_p1));

assign add_ln1039_1_fu_2293_p2 = ($signed(sext_ln1039_4_fu_2285_p1) + $signed(sext_ln1039_5_fu_2289_p1));

assign add_ln1039_fu_1921_p2 = ($signed(sext_ln1039_fu_1913_p1) + $signed(sext_ln1039_1_fu_1917_p1));

assign add_ln1040_1_fu_2319_p2 = ($signed(sext_ln1040_4_fu_2311_p1) + $signed(sext_ln1040_5_fu_2315_p1));

assign add_ln1040_fu_1947_p2 = ($signed(sext_ln1040_fu_1939_p1) + $signed(sext_ln1040_1_fu_1943_p1));

assign add_ln886_fu_966_p2 = (ap_sig_allocacmp_z_2 + 11'd1);

assign and_ln1043_1_fu_3248_p2 = (tmp_46_fu_3212_p3 & sel_tmp8_i_fu_3243_p2);

assign and_ln1043_fu_2799_p2 = (tmp_32_fu_2763_p3 & sel_tmp1_i_fu_2794_p2);

assign and_ln1052_fu_1014_p2 = (xor_ln1052_fu_1008_p2 & cmp478_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op143_read_state2 == 1'b1) & (imgRB_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((imgRgb_full_n == 1'b0) & (1'd1 == and_ln1052_reg_3660_pp0_iter1_reg));
end

always @ (*) begin
    ap_condition_1973 = ((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_331 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_operation_128 = (ap_predicate_op128_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_135 = (ap_predicate_op135_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_150 = (ap_predicate_op150_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_186 = (ap_predicate_op186_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_93 = (ap_predicate_op93_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_94 = (ap_predicate_op94_load_state1 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter1_down_1_reg_653 = 'bx;

assign ap_phi_reg_pp0_iter1_down_2_reg_644 = 'bx;

assign ap_phi_reg_pp0_iter1_down_3_reg_689 = 'bx;

assign ap_phi_reg_pp0_iter1_down_4_reg_680 = 'bx;

assign ap_phi_reg_pp0_iter1_down_5_reg_671 = 'bx;

assign ap_phi_reg_pp0_iter1_down_reg_662 = 'bx;

assign ap_phi_reg_pp0_iter1_left_1_reg_737 = 'bx;

assign ap_phi_reg_pp0_iter1_left_2_reg_728 = 'bx;

assign ap_phi_reg_pp0_iter1_left_reg_746 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_133_reg_551 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_134_reg_542 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_135_reg_533 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_136_reg_524 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_137_reg_515 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_138_reg_506 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_139_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_140_reg_626 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_141_reg_617 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_145_reg_580 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_146_reg_570 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_147_reg_560 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_148_reg_608 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_149_reg_599 = 'bx;

assign ap_phi_reg_pp0_iter1_pixWindow_150_reg_590 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_14_reg_708 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_15_reg_698 = 'bx;

assign ap_phi_reg_pp0_iter1_pix_reg_718 = 'bx;

assign ap_phi_reg_pp0_iter1_right_5_reg_765 = 'bx;

assign ap_phi_reg_pp0_iter1_right_6_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter1_right_reg_775 = 'bx;

assign ap_phi_reg_pp0_iter1_up_1_reg_794 = 'bx;

assign ap_phi_reg_pp0_iter1_up_2_reg_785 = 'bx;

assign ap_phi_reg_pp0_iter1_up_3_reg_830 = 'bx;

assign ap_phi_reg_pp0_iter1_up_4_reg_821 = 'bx;

assign ap_phi_reg_pp0_iter1_up_5_reg_812 = 'bx;

assign ap_phi_reg_pp0_iter1_up_reg_803 = 'bx;

always @ (*) begin
    ap_predicate_op128_load_state2 = ((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0));
end

always @ (*) begin
    ap_predicate_op135_load_state2 = ((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0));
end

always @ (*) begin
    ap_predicate_op143_read_state2 = ((cmp59_i == 1'd1) & (icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_store_state2 = ((cmp59_i == 1'd1) & (icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_store_state2 = ((icmp_ln891_reg_3619 == 1'd1) & (icmp_ln881_reg_3615 == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_load_state1 = ((icmp_ln881_fu_960_p2 == 1'd0) & (icmp_ln891_fu_988_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op94_load_state1 = ((icmp_ln881_fu_960_p2 == 1'd0) & (icmp_ln891_fu_988_p2 == 1'd1));
end

assign b_5_fu_2697_p2 = ($signed(zext_ln1033_2_fu_2465_p1) - $signed(sext_ln1030_1_fu_2693_p1));

assign b_6_fu_2826_p3 = ((or_ln1043_fu_2813_p2[0:0] == 1'b1) ? select_ln1043_fu_2805_p3 : select_ln1043_1_fu_2818_p3);

assign b_8_fu_3275_p3 = ((or_ln1043_1_fu_3262_p2[0:0] == 1'b1) ? select_ln1043_3_fu_3254_p3 : select_ln1043_4_fu_3267_p3);

assign b_fu_3146_p2 = ($signed(zext_ln1033_5_fu_2914_p1) - $signed(sext_ln1030_3_fu_3142_p1));

assign cmp161_i_fu_994_p2 = ((ap_sig_allocacmp_x_6 == 12'd0) ? 1'b1 : 1'b0);

assign cmp310_1_i_read_reg_3601 = cmp310_1_i;

assign cmp310_i_read_reg_3608 = cmp310_i;

assign cmp59_i_read_reg_3587 = cmp59_i;

assign icmp_ln1030_1_fu_2834_p2 = ((add_ln1030_5_reg_3708 < add_ln1030_7_reg_3713) ? 1'b1 : 1'b0);

assign icmp_ln1030_fu_2385_p2 = ((add_ln1030_1_reg_3664 < add_ln1030_3_reg_3669) ? 1'b1 : 1'b0);

assign icmp_ln1042_1_fu_3178_p2 = (($signed(tmp_45_fu_3168_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1042_fu_2729_p2 = (($signed(tmp_31_fu_2719_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1043_1_fu_3230_p2 = (($signed(tmp_47_fu_3220_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1043_fu_2781_p2 = (($signed(tmp_33_fu_2771_p4) > $signed(4'd0)) ? 1'b1 : 1'b0);

assign icmp_ln881_fu_960_p2 = ((ap_sig_allocacmp_z_2 == add_ln878_1_i) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_988_p2 = ((ap_sig_allocacmp_x_6 < empty) ? 1'b1 : 1'b0);

assign imgRgb_din = {{{{{{r_10_fu_3236_p3}, {b_8_fu_3275_p3}}, {right_5_reg_765}}, {r_7_fu_2787_p3}}, {b_6_fu_2826_p3}}, {pix_14_reg_708}};

assign lineBuffer_1_i_address0 = lineBuffer_1_i_addr_reg_3629;

assign lineBuffer_1_i_address1 = zext_ln889_fu_976_p1;

assign lineBuffer_1_i_d0 = {{{{{{PixBufVal_10_fu_1477_p3}, {PixBufVal_9_fu_1484_p3}}, {PixBufVal_8_fu_1491_p3}}, {PixBufVal_7_fu_1498_p3}}, {PixBufVal_6_fu_1505_p3}}, {PixBufVal_fu_1512_p3}};

assign lineBuffer_i_address0 = lineBuffer_i_addr_reg_3623;

assign lineBuffer_i_address1 = zext_ln889_fu_976_p1;

assign lineBuffer_i_d0 = imgRB_dout;

assign or_ln1042_1_fu_3198_p2 = (tmp_44_fu_3160_p3 | icmp_ln1042_1_fu_3178_p2);

assign or_ln1042_fu_2749_p2 = (tmp_30_fu_2711_p3 | icmp_ln1042_fu_2729_p2);

assign or_ln1043_1_fu_3262_p2 = (cmp310_1_i | and_ln1043_1_fu_3248_p2);

assign or_ln1043_fu_2813_p2 = (cmp310_i | and_ln1043_fu_2799_p2);

assign out_x_fu_982_p2 = ($signed(zext_ln881_fu_972_p1) + $signed(13'd8190));

assign p_0_0_0_0_01166_11786_i_out = p_0_0_0_0_01166_11786_i_fu_248;

assign p_0_1_0_0_01167_11789_i_out = p_0_1_0_0_01167_11789_i_fu_252;

assign p_0_2_0_0_01168_11792_i_out = p_0_2_0_0_01168_11792_i_fu_256;

assign pixWindow_100_i_out = pixWindow_87_fu_220;

assign pixWindow_101_i_out = pixWindow_97_fu_272;

assign pixWindow_102_i_out = pixWindow_98_fu_276;

assign pixWindow_103_i_out = pixWindow_99_fu_280;

assign pixWindow_104_i_out = pixWindow_88_fu_224;

assign pixWindow_105_i_out = pixWindow_89_fu_228;

assign pixWindow_106_i_out = pixWindow_90_fu_232;

assign pixWindow_107_i_out = pixWindow_100_fu_284;

assign pixWindow_108_i_out = pixWindow_101_fu_288;

assign pixWindow_109_i_out = pixWindow_102_fu_292;

assign pixWindow_110_i_out = pixWindow_91_fu_236;

assign pixWindow_111_i_out = pixWindow_92_fu_240;

assign pixWindow_112_i_out = pixWindow_93_fu_244;

assign pixWindow_121_fu_1192_p1 = lineBuffer_1_i_q1[7:0];

assign pixWindow_122_fu_1197_p4 = {{lineBuffer_1_i_q1[15:8]}};

assign pixWindow_123_fu_1208_p4 = {{lineBuffer_1_i_q1[23:16]}};

assign pixWindow_127_fu_1129_p1 = lineBuffer_i_q1[7:0];

assign pixWindow_128_fu_1135_p4 = {{lineBuffer_i_q1[15:8]}};

assign pixWindow_129_fu_1147_p4 = {{lineBuffer_i_q1[23:16]}};

assign pixWindow_130_fu_1159_p4 = {{lineBuffer_i_q1[31:24]}};

assign pixWindow_131_fu_1170_p4 = {{lineBuffer_i_q1[39:32]}};

assign pixWindow_132_fu_1181_p4 = {{lineBuffer_i_q1[47:40]}};

assign pixWindow_95_i_out = pixWindow_94_fu_260;

assign pixWindow_96_i_out = pixWindow_95_fu_264;

assign pixWindow_97_i_out = pixWindow_96_fu_268;

assign pixWindow_98_i_out = pixWindow_fu_212;

assign pixWindow_99_i_out = pixWindow_86_fu_216;

assign r_10_fu_3236_p3 = ((cmp310_1_i[0:0] == 1'b1) ? right_reg_775 : r_9_fu_3204_p3);

assign r_5_fu_2679_p2 = ($signed(zext_ln1033_2_fu_2465_p1) - $signed(sext_ln1030_fu_2675_p1));

assign r_6_fu_2755_p3 = ((or_ln1042_fu_2749_p2[0:0] == 1'b1) ? select_ln1042_fu_2741_p3 : trunc_ln1008_1_fu_2707_p1);

assign r_7_fu_2787_p3 = ((cmp310_i[0:0] == 1'b1) ? pix_reg_718 : r_6_fu_2755_p3);

assign r_9_fu_3204_p3 = ((or_ln1042_1_fu_3198_p2[0:0] == 1'b1) ? select_ln1042_2_fu_3190_p3 : trunc_ln1008_3_fu_3156_p1);

assign r_fu_3128_p2 = ($signed(zext_ln1033_5_fu_2914_p1) - $signed(sext_ln1030_2_fu_3124_p1));

assign sel_tmp1_i_fu_2794_p2 = (cmp310_i ^ 1'd1);

assign sel_tmp8_i_fu_3243_p2 = (cmp310_1_i ^ 1'd1);

assign select_ln1030_1_fu_2685_p3 = ((icmp_ln1030_fu_2385_p2[0:0] == 1'b1) ? select_ln1034_fu_2537_p3 : select_ln1040_fu_2659_p3);

assign select_ln1030_2_fu_3116_p3 = ((icmp_ln1030_1_fu_2834_p2[0:0] == 1'b1) ? select_ln1033_1_fu_2906_p3 : select_ln1039_1_fu_3047_p3);

assign select_ln1030_3_fu_3134_p3 = ((icmp_ln1030_1_fu_2834_p2[0:0] == 1'b1) ? select_ln1034_1_fu_2986_p3 : select_ln1040_1_fu_3108_p3);

assign select_ln1030_fu_2667_p3 = ((icmp_ln1030_fu_2385_p2[0:0] == 1'b1) ? select_ln1033_fu_2457_p3 : select_ln1039_fu_2598_p3);

assign select_ln1033_1_fu_2906_p3 = ((tmp_40_fu_2850_p3[0:0] == 1'b1) ? sub_ln1033_7_fu_2882_p2 : zext_ln1033_4_fu_2902_p1);

assign select_ln1033_fu_2457_p3 = ((tmp_26_fu_2401_p3[0:0] == 1'b1) ? sub_ln1033_3_fu_2433_p2 : zext_ln1033_1_fu_2453_p1);

assign select_ln1034_1_fu_2986_p3 = ((tmp_41_fu_2930_p3[0:0] == 1'b1) ? sub_ln1034_7_fu_2962_p2 : zext_ln1034_3_fu_2982_p1);

assign select_ln1034_fu_2537_p3 = ((tmp_27_fu_2481_p3[0:0] == 1'b1) ? sub_ln1034_3_fu_2513_p2 : zext_ln1034_1_fu_2533_p1);

assign select_ln1039_1_fu_3047_p3 = ((tmp_42_fu_2994_p3[0:0] == 1'b1) ? sub_ln1039_7_fu_3024_p2 : zext_ln1039_3_fu_3043_p1);

assign select_ln1039_fu_2598_p3 = ((tmp_28_fu_2545_p3[0:0] == 1'b1) ? sub_ln1039_3_fu_2575_p2 : zext_ln1039_1_fu_2594_p1);

assign select_ln1040_1_fu_3108_p3 = ((tmp_43_fu_3055_p3[0:0] == 1'b1) ? sub_ln1040_7_fu_3085_p2 : zext_ln1040_3_fu_3104_p1);

assign select_ln1040_fu_2659_p3 = ((tmp_29_fu_2606_p3[0:0] == 1'b1) ? sub_ln1040_3_fu_2636_p2 : zext_ln1040_1_fu_2655_p1);

assign select_ln1042_2_fu_3190_p3 = ((xor_ln1042_1_fu_3184_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln1042_fu_2741_p3 = ((xor_ln1042_fu_2735_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln1043_1_fu_2818_p3 = ((icmp_ln1043_fu_2781_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln1008_fu_2703_p1);

assign select_ln1043_3_fu_3254_p3 = ((and_ln1043_1_fu_3248_p2[0:0] == 1'b1) ? 8'd0 : right_6_reg_755);

assign select_ln1043_4_fu_3267_p3 = ((icmp_ln1043_1_fu_3230_p2[0:0] == 1'b1) ? 8'd255 : trunc_ln1008_2_fu_3152_p1);

assign select_ln1043_fu_2805_p3 = ((and_ln1043_fu_2799_p2[0:0] == 1'b1) ? 8'd0 : pix_15_reg_698);

assign select_ln957_10_fu_1389_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_122_fu_1197_p4 : pixWindow_95_fu_264);

assign select_ln957_11_fu_1397_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_121_fu_1192_p1 : pixWindow_94_fu_260);

assign select_ln957_12_fu_1405_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_123_fu_1208_p4 : pixWindow_87_fu_220);

assign select_ln957_13_fu_1413_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_122_fu_1197_p4 : pixWindow_86_fu_216);

assign select_ln957_14_fu_1421_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_121_fu_1192_p1 : pixWindow_fu_212);

assign select_ln957_15_fu_1429_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? ap_phi_mux_pixWindow_135_phi_fu_536_p4 : pixWindow_102_fu_292);

assign select_ln957_16_fu_1437_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? ap_phi_mux_pixWindow_134_phi_fu_545_p4 : pixWindow_101_fu_288);

assign select_ln957_17_fu_1445_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? ap_phi_mux_pixWindow_133_phi_fu_554_p4 : pixWindow_100_fu_284);

assign select_ln957_18_fu_1453_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? ap_phi_mux_pixWindow_135_phi_fu_536_p4 : pixWindow_93_fu_244);

assign select_ln957_19_fu_1461_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? ap_phi_mux_pixWindow_134_phi_fu_545_p4 : pixWindow_92_fu_240);

assign select_ln957_1_fu_1317_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_128_fu_1135_p4 : pixWindow_89_fu_228);

assign select_ln957_20_fu_1469_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? ap_phi_mux_pixWindow_133_phi_fu_554_p4 : pixWindow_91_fu_236);

assign select_ln957_2_fu_1325_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_129_fu_1147_p4 : pixWindow_90_fu_232);

assign select_ln957_3_fu_1333_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_127_fu_1129_p1 : p_0_0_0_0_01166_11786_i_fu_248);

assign select_ln957_4_fu_1341_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_128_fu_1135_p4 : p_0_1_0_0_01167_11789_i_fu_252);

assign select_ln957_5_fu_1349_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_129_fu_1147_p4 : p_0_2_0_0_01168_11792_i_fu_256);

assign select_ln957_6_fu_1357_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_127_fu_1129_p1 : pixWindow_97_fu_272);

assign select_ln957_7_fu_1365_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_128_fu_1135_p4 : pixWindow_98_fu_276);

assign select_ln957_8_fu_1373_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_129_fu_1147_p4 : pixWindow_99_fu_280);

assign select_ln957_9_fu_1381_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_123_fu_1208_p4 : pixWindow_96_fu_268);

assign select_ln957_fu_1309_p3 = ((cmp161_i_reg_3635[0:0] == 1'b1) ? pixWindow_127_fu_1129_p1 : pixWindow_88_fu_224);

assign sext_ln1030_1_fu_2693_p1 = $signed(select_ln1030_1_fu_2685_p3);

assign sext_ln1030_2_fu_3124_p1 = $signed(select_ln1030_2_fu_3116_p3);

assign sext_ln1030_3_fu_3142_p1 = $signed(select_ln1030_3_fu_3134_p3);

assign sext_ln1030_fu_2675_p1 = $signed(select_ln1030_fu_2667_p3);

assign sext_ln1033_1_fu_2392_p1 = $signed(sub_ln1033_1_reg_3679);

assign sext_ln1033_2_fu_2425_p1 = $signed(trunc_ln1033_4_i_fu_2415_p4);

assign sext_ln1033_3_fu_2449_p1 = $signed(trunc_ln1033_1_i_fu_2439_p4);

assign sext_ln1033_4_fu_2838_p1 = $signed(sub_ln1033_4_reg_3718);

assign sext_ln1033_5_fu_2841_p1 = $signed(sub_ln1033_5_reg_3723);

assign sext_ln1033_6_fu_2874_p1 = $signed(trunc_ln1033_5_i_fu_2864_p4);

assign sext_ln1033_7_fu_2898_p1 = $signed(trunc_ln1033_3_i_fu_2888_p4);

assign sext_ln1033_fu_2389_p1 = $signed(sub_ln1033_reg_3674);

assign sext_ln1034_1_fu_2472_p1 = $signed(sub_ln1034_1_reg_3689);

assign sext_ln1034_2_fu_2505_p1 = $signed(trunc_ln1034_4_i_fu_2495_p4);

assign sext_ln1034_3_fu_2529_p1 = $signed(trunc_ln1034_1_i_fu_2519_p4);

assign sext_ln1034_4_fu_2918_p1 = $signed(sub_ln1034_4_reg_3728);

assign sext_ln1034_5_fu_2921_p1 = $signed(sub_ln1034_5_reg_3733);

assign sext_ln1034_6_fu_2954_p1 = $signed(trunc_ln1034_5_i_fu_2944_p4);

assign sext_ln1034_7_fu_2978_p1 = $signed(trunc_ln1034_3_i_fu_2968_p4);

assign sext_ln1034_fu_2469_p1 = $signed(sub_ln1034_reg_3684);

assign sext_ln1039_1_fu_1917_p1 = $signed(sub_ln1039_1_fu_1907_p2);

assign sext_ln1039_2_fu_2567_p1 = $signed(trunc_ln1039_4_i_fu_2557_p4);

assign sext_ln1039_3_fu_2590_p1 = $signed(trunc_ln1039_1_i_fu_2581_p4);

assign sext_ln1039_4_fu_2285_p1 = $signed(sub_ln1039_4_fu_2273_p2);

assign sext_ln1039_5_fu_2289_p1 = $signed(sub_ln1039_5_fu_2279_p2);

assign sext_ln1039_6_fu_3016_p1 = $signed(trunc_ln1039_5_i_fu_3006_p4);

assign sext_ln1039_7_fu_3039_p1 = $signed(trunc_ln1039_3_i_fu_3030_p4);

assign sext_ln1039_fu_1913_p1 = $signed(sub_ln1039_fu_1901_p2);

assign sext_ln1040_1_fu_1943_p1 = $signed(sub_ln1040_1_fu_1933_p2);

assign sext_ln1040_2_fu_2628_p1 = $signed(trunc_ln1040_4_i_fu_2618_p4);

assign sext_ln1040_3_fu_2651_p1 = $signed(trunc_ln1040_1_i_fu_2642_p4);

assign sext_ln1040_4_fu_2311_p1 = $signed(sub_ln1040_4_fu_2299_p2);

assign sext_ln1040_5_fu_2315_p1 = $signed(sub_ln1040_5_fu_2305_p2);

assign sext_ln1040_6_fu_3077_p1 = $signed(trunc_ln1040_5_i_fu_3067_p4);

assign sext_ln1040_7_fu_3100_p1 = $signed(trunc_ln1040_3_i_fu_3091_p4);

assign sext_ln1040_fu_1939_p1 = $signed(sub_ln1040_fu_1927_p2);

assign sub_ln1023_1_fu_1961_p2 = (zext_ln1023_2_fu_1953_p1 - zext_ln1023_3_fu_1957_p1);

assign sub_ln1023_fu_1589_p2 = (zext_ln1023_fu_1581_p1 - zext_ln1023_1_fu_1585_p1);

assign sub_ln1024_1_fu_2001_p2 = (zext_ln1024_2_fu_1993_p1 - zext_ln1024_3_fu_1997_p1);

assign sub_ln1024_fu_1629_p2 = (zext_ln1024_fu_1621_p1 - zext_ln1024_1_fu_1625_p1);

assign sub_ln1025_1_fu_2041_p2 = (zext_ln1025_2_fu_2033_p1 - zext_ln1025_3_fu_2037_p1);

assign sub_ln1025_fu_1669_p2 = (zext_ln1025_fu_1661_p1 - zext_ln1025_1_fu_1665_p1);

assign sub_ln1026_1_fu_2081_p2 = (zext_ln1026_2_fu_2073_p1 - zext_ln1026_3_fu_2077_p1);

assign sub_ln1026_fu_1709_p2 = (zext_ln1026_fu_1701_p1 - zext_ln1026_1_fu_1705_p1);

assign sub_ln1027_1_fu_2121_p2 = (zext_ln1027_2_fu_2113_p1 - zext_ln1027_3_fu_2117_p1);

assign sub_ln1027_fu_1749_p2 = (zext_ln1027_fu_1741_p1 - zext_ln1027_1_fu_1745_p1);

assign sub_ln1028_1_fu_2161_p2 = (zext_ln1028_2_fu_2153_p1 - zext_ln1028_3_fu_2157_p1);

assign sub_ln1028_fu_1789_p2 = (zext_ln1028_fu_1781_p1 - zext_ln1028_1_fu_1785_p1);

assign sub_ln1033_1_fu_1883_p2 = (zext_ln1025_1_fu_1665_p1 - zext_ln1023_1_fu_1585_p1);

assign sub_ln1033_2_fu_2409_p2 = (10'd0 - add_ln1033_fu_2395_p2);

assign sub_ln1033_3_fu_2433_p2 = (11'd0 - zext_ln1033_fu_2429_p1);

assign sub_ln1033_4_fu_2249_p2 = (zext_ln1025_2_fu_2033_p1 - zext_ln1023_2_fu_1953_p1);

assign sub_ln1033_5_fu_2255_p2 = (zext_ln1025_3_fu_2037_p1 - zext_ln1023_3_fu_1957_p1);

assign sub_ln1033_6_fu_2858_p2 = (10'd0 - add_ln1033_1_fu_2844_p2);

assign sub_ln1033_7_fu_2882_p2 = (11'd0 - zext_ln1033_3_fu_2878_p1);

assign sub_ln1033_fu_1877_p2 = (zext_ln1025_fu_1661_p1 - zext_ln1023_fu_1581_p1);

assign sub_ln1034_1_fu_1895_p2 = (zext_ln1025_1_fu_1665_p1 - zext_ln1027_1_fu_1745_p1);

assign sub_ln1034_2_fu_2489_p2 = (10'd0 - add_ln1034_fu_2475_p2);

assign sub_ln1034_3_fu_2513_p2 = (11'd0 - zext_ln1034_fu_2509_p1);

assign sub_ln1034_4_fu_2261_p2 = (zext_ln1025_2_fu_2033_p1 - zext_ln1027_2_fu_2113_p1);

assign sub_ln1034_5_fu_2267_p2 = (zext_ln1025_3_fu_2037_p1 - zext_ln1027_3_fu_2117_p1);

assign sub_ln1034_6_fu_2938_p2 = (10'd0 - add_ln1034_1_fu_2924_p2);

assign sub_ln1034_7_fu_2962_p2 = (11'd0 - zext_ln1034_2_fu_2958_p1);

assign sub_ln1034_fu_1889_p2 = (zext_ln1025_fu_1661_p1 - zext_ln1027_fu_1741_p1);

assign sub_ln1039_1_fu_1907_p2 = (zext_ln1026_1_fu_1705_p1 - zext_ln1024_1_fu_1625_p1);

assign sub_ln1039_2_fu_2552_p2 = (10'd0 - add_ln1039_reg_3694);

assign sub_ln1039_3_fu_2575_p2 = (11'd0 - zext_ln1039_fu_2571_p1);

assign sub_ln1039_4_fu_2273_p2 = (zext_ln1026_2_fu_2073_p1 - zext_ln1024_2_fu_1993_p1);

assign sub_ln1039_5_fu_2279_p2 = (zext_ln1026_3_fu_2077_p1 - zext_ln1024_3_fu_1997_p1);

assign sub_ln1039_6_fu_3001_p2 = (10'd0 - add_ln1039_1_reg_3738);

assign sub_ln1039_7_fu_3024_p2 = (11'd0 - zext_ln1039_2_fu_3020_p1);

assign sub_ln1039_fu_1901_p2 = (zext_ln1026_fu_1701_p1 - zext_ln1024_fu_1621_p1);

assign sub_ln1040_1_fu_1933_p2 = (zext_ln1026_1_fu_1705_p1 - zext_ln1028_1_fu_1785_p1);

assign sub_ln1040_2_fu_2613_p2 = (10'd0 - add_ln1040_reg_3701);

assign sub_ln1040_3_fu_2636_p2 = (11'd0 - zext_ln1040_fu_2632_p1);

assign sub_ln1040_4_fu_2299_p2 = (zext_ln1026_2_fu_2073_p1 - zext_ln1028_2_fu_2153_p1);

assign sub_ln1040_5_fu_2305_p2 = (zext_ln1026_3_fu_2077_p1 - zext_ln1028_3_fu_2157_p1);

assign sub_ln1040_6_fu_3062_p2 = (10'd0 - add_ln1040_1_reg_3745);

assign sub_ln1040_7_fu_3085_p2 = (11'd0 - zext_ln1040_2_fu_3081_p1);

assign sub_ln1040_fu_1927_p2 = (zext_ln1026_fu_1701_p1 - zext_ln1028_fu_1781_p1);

assign sub_ln61_10_fu_1719_p2 = (8'd0 - trunc_ln61_10_fu_1715_p1);

assign sub_ln61_11_fu_1759_p2 = (8'd0 - trunc_ln61_11_fu_1755_p1);

assign sub_ln61_12_fu_1799_p2 = (8'd0 - trunc_ln61_12_fu_1795_p1);

assign sub_ln61_13_fu_1971_p2 = (8'd0 - trunc_ln61_13_fu_1967_p1);

assign sub_ln61_14_fu_2011_p2 = (8'd0 - trunc_ln61_14_fu_2007_p1);

assign sub_ln61_15_fu_2051_p2 = (8'd0 - trunc_ln61_15_fu_2047_p1);

assign sub_ln61_16_fu_2091_p2 = (8'd0 - trunc_ln61_16_fu_2087_p1);

assign sub_ln61_17_fu_2131_p2 = (8'd0 - trunc_ln61_17_fu_2127_p1);

assign sub_ln61_18_fu_2171_p2 = (8'd0 - trunc_ln61_18_fu_2167_p1);

assign sub_ln61_8_fu_1639_p2 = (8'd0 - trunc_ln61_8_fu_1635_p1);

assign sub_ln61_9_fu_1679_p2 = (8'd0 - trunc_ln61_9_fu_1675_p1);

assign sub_ln61_fu_1599_p2 = (8'd0 - trunc_ln61_fu_1595_p1);

assign tmp_20_fu_1605_p3 = sub_ln1023_fu_1589_p2[32'd8];

assign tmp_21_fu_1645_p3 = sub_ln1024_fu_1629_p2[32'd8];

assign tmp_22_fu_1685_p3 = sub_ln1025_fu_1669_p2[32'd8];

assign tmp_23_fu_1725_p3 = sub_ln1026_fu_1709_p2[32'd8];

assign tmp_24_fu_1765_p3 = sub_ln1027_fu_1749_p2[32'd8];

assign tmp_25_fu_1805_p3 = sub_ln1028_fu_1789_p2[32'd8];

assign tmp_26_fu_2401_p3 = add_ln1033_fu_2395_p2[32'd9];

assign tmp_27_fu_2481_p3 = add_ln1034_fu_2475_p2[32'd9];

assign tmp_28_fu_2545_p3 = add_ln1039_reg_3694[32'd9];

assign tmp_29_fu_2606_p3 = add_ln1040_reg_3701[32'd9];

assign tmp_30_fu_2711_p3 = r_5_fu_2679_p2[32'd11];

assign tmp_31_fu_2719_p4 = {{r_5_fu_2679_p2[11:8]}};

assign tmp_32_fu_2763_p3 = b_5_fu_2697_p2[32'd11];

assign tmp_33_fu_2771_p4 = {{b_5_fu_2697_p2[11:8]}};

assign tmp_34_fu_1977_p3 = sub_ln1023_1_fu_1961_p2[32'd8];

assign tmp_35_fu_2017_p3 = sub_ln1024_1_fu_2001_p2[32'd8];

assign tmp_36_fu_2057_p3 = sub_ln1025_1_fu_2041_p2[32'd8];

assign tmp_37_fu_2097_p3 = sub_ln1026_1_fu_2081_p2[32'd8];

assign tmp_38_fu_2137_p3 = sub_ln1027_1_fu_2121_p2[32'd8];

assign tmp_39_fu_2177_p3 = sub_ln1028_1_fu_2161_p2[32'd8];

assign tmp_40_fu_2850_p3 = add_ln1033_1_fu_2844_p2[32'd9];

assign tmp_41_fu_2930_p3 = add_ln1034_1_fu_2924_p2[32'd9];

assign tmp_42_fu_2994_p3 = add_ln1039_1_reg_3738[32'd9];

assign tmp_43_fu_3055_p3 = add_ln1040_1_reg_3745[32'd9];

assign tmp_44_fu_3160_p3 = r_fu_3128_p2[32'd11];

assign tmp_45_fu_3168_p4 = {{r_fu_3128_p2[11:8]}};

assign tmp_46_fu_3212_p3 = b_fu_3146_p2[32'd11];

assign tmp_47_fu_3220_p4 = {{b_fu_3146_p2[11:8]}};

assign tmp_48_fu_1000_p3 = out_x_fu_982_p2[32'd12];

assign trunc_ln1008_1_fu_2707_p1 = r_5_fu_2679_p2[7:0];

assign trunc_ln1008_2_fu_3152_p1 = b_fu_3146_p2[7:0];

assign trunc_ln1008_3_fu_3156_p1 = r_fu_3128_p2[7:0];

assign trunc_ln1008_fu_2703_p1 = b_5_fu_2697_p2[7:0];

assign trunc_ln1033_1_i_fu_2439_p4 = {{add_ln1033_fu_2395_p2[9:1]}};

assign trunc_ln1033_3_i_fu_2888_p4 = {{add_ln1033_1_fu_2844_p2[9:1]}};

assign trunc_ln1033_4_i_fu_2415_p4 = {{sub_ln1033_2_fu_2409_p2[9:1]}};

assign trunc_ln1033_5_i_fu_2864_p4 = {{sub_ln1033_6_fu_2858_p2[9:1]}};

assign trunc_ln1034_1_i_fu_2519_p4 = {{add_ln1034_fu_2475_p2[9:1]}};

assign trunc_ln1034_3_i_fu_2968_p4 = {{add_ln1034_1_fu_2924_p2[9:1]}};

assign trunc_ln1034_4_i_fu_2495_p4 = {{sub_ln1034_2_fu_2489_p2[9:1]}};

assign trunc_ln1034_5_i_fu_2944_p4 = {{sub_ln1034_6_fu_2938_p2[9:1]}};

assign trunc_ln1039_1_i_fu_2581_p4 = {{add_ln1039_reg_3694[9:1]}};

assign trunc_ln1039_3_i_fu_3030_p4 = {{add_ln1039_1_reg_3738[9:1]}};

assign trunc_ln1039_4_i_fu_2557_p4 = {{sub_ln1039_2_fu_2552_p2[9:1]}};

assign trunc_ln1039_5_i_fu_3006_p4 = {{sub_ln1039_6_fu_3001_p2[9:1]}};

assign trunc_ln1040_1_i_fu_2642_p4 = {{add_ln1040_reg_3701[9:1]}};

assign trunc_ln1040_3_i_fu_3091_p4 = {{add_ln1040_1_reg_3745[9:1]}};

assign trunc_ln1040_4_i_fu_2618_p4 = {{sub_ln1040_2_fu_2613_p2[9:1]}};

assign trunc_ln1040_5_i_fu_3067_p4 = {{sub_ln1040_6_fu_3062_p2[9:1]}};

assign trunc_ln61_10_fu_1715_p1 = sub_ln1026_fu_1709_p2[7:0];

assign trunc_ln61_11_fu_1755_p1 = sub_ln1027_fu_1749_p2[7:0];

assign trunc_ln61_12_fu_1795_p1 = sub_ln1028_fu_1789_p2[7:0];

assign trunc_ln61_13_fu_1967_p1 = sub_ln1023_1_fu_1961_p2[7:0];

assign trunc_ln61_14_fu_2007_p1 = sub_ln1024_1_fu_2001_p2[7:0];

assign trunc_ln61_15_fu_2047_p1 = sub_ln1025_1_fu_2041_p2[7:0];

assign trunc_ln61_16_fu_2087_p1 = sub_ln1026_1_fu_2081_p2[7:0];

assign trunc_ln61_17_fu_2127_p1 = sub_ln1027_1_fu_2121_p2[7:0];

assign trunc_ln61_18_fu_2167_p1 = sub_ln1028_1_fu_2161_p2[7:0];

assign trunc_ln61_8_fu_1635_p1 = sub_ln1024_fu_1629_p2[7:0];

assign trunc_ln61_9_fu_1675_p1 = sub_ln1025_fu_1669_p2[7:0];

assign trunc_ln61_fu_1595_p1 = sub_ln1023_fu_1589_p2[7:0];

assign trunc_ln913_fu_1249_p1 = imgRB_dout[7:0];

assign x_7_fu_1020_p2 = (ap_sig_allocacmp_x_6 + 12'd2);

assign xor_ln1042_1_fu_3184_p2 = (tmp_44_fu_3160_p3 ^ 1'd1);

assign xor_ln1042_fu_2735_p2 = (tmp_30_fu_2711_p3 ^ 1'd1);

assign xor_ln1052_fu_1008_p2 = (tmp_48_fu_1000_p3 ^ 1'd1);

assign zext_ln1023_1_fu_1585_p1 = ap_phi_mux_right_phi_fu_778_p4;

assign zext_ln1023_2_fu_1953_p1 = ap_phi_mux_pix_phi_fu_721_p4;

assign zext_ln1023_3_fu_1957_p1 = ap_phi_mux_pixWindow_148_phi_fu_611_p4;

assign zext_ln1023_fu_1581_p1 = ap_phi_mux_left_phi_fu_749_p4;

assign zext_ln1024_1_fu_1625_p1 = ap_phi_mux_down_phi_fu_665_p4;

assign zext_ln1024_2_fu_1993_p1 = ap_phi_mux_up_3_phi_fu_833_p4;

assign zext_ln1024_3_fu_1997_p1 = ap_phi_mux_down_3_phi_fu_692_p4;

assign zext_ln1024_fu_1621_p1 = ap_phi_mux_up_phi_fu_806_p4;

assign zext_ln1025_1_fu_1665_p1 = ap_phi_mux_right_5_phi_fu_768_p4;

assign zext_ln1025_2_fu_2033_p1 = ap_phi_mux_pix_14_phi_fu_711_p4;

assign zext_ln1025_3_fu_2037_p1 = ap_phi_mux_pixWindow_149_phi_fu_602_p4;

assign zext_ln1025_fu_1661_p1 = ap_phi_mux_left_1_phi_fu_740_p4;

assign zext_ln1026_1_fu_1705_p1 = ap_phi_mux_down_1_phi_fu_656_p4;

assign zext_ln1026_2_fu_2073_p1 = ap_phi_mux_up_4_phi_fu_824_p4;

assign zext_ln1026_3_fu_2077_p1 = ap_phi_mux_down_4_phi_fu_683_p4;

assign zext_ln1026_fu_1701_p1 = ap_phi_mux_up_1_phi_fu_797_p4;

assign zext_ln1027_1_fu_1745_p1 = ap_phi_mux_right_6_phi_fu_758_p4;

assign zext_ln1027_2_fu_2113_p1 = ap_phi_mux_pix_15_phi_fu_701_p4;

assign zext_ln1027_3_fu_2117_p1 = ap_phi_mux_pixWindow_150_phi_fu_593_p4;

assign zext_ln1027_fu_1741_p1 = ap_phi_mux_left_2_phi_fu_731_p4;

assign zext_ln1028_1_fu_1785_p1 = ap_phi_mux_down_2_phi_fu_647_p4;

assign zext_ln1028_2_fu_2153_p1 = ap_phi_mux_up_5_phi_fu_815_p4;

assign zext_ln1028_3_fu_2157_p1 = ap_phi_mux_down_5_phi_fu_674_p4;

assign zext_ln1028_fu_1781_p1 = ap_phi_mux_up_2_phi_fu_788_p4;

assign zext_ln1030_10_fu_2207_p1 = add_ln1030_4_fu_2201_p2;

assign zext_ln1030_11_fu_2211_p1 = DBh_1_fu_2145_p3;

assign zext_ln1030_12_fu_2221_p1 = DRv_1_fu_2025_p3;

assign zext_ln1030_13_fu_2225_p1 = DGv_1_fu_2105_p3;

assign zext_ln1030_14_fu_2235_p1 = add_ln1030_6_fu_2229_p2;

assign zext_ln1030_15_fu_2239_p1 = DBv_1_fu_2185_p3;

assign zext_ln1030_1_fu_1825_p1 = DGh_fu_1693_p3;

assign zext_ln1030_2_fu_1835_p1 = add_ln1030_fu_1829_p2;

assign zext_ln1030_3_fu_1839_p1 = DBh_fu_1773_p3;

assign zext_ln1030_4_fu_1849_p1 = DRv_fu_1653_p3;

assign zext_ln1030_5_fu_1853_p1 = DGv_fu_1733_p3;

assign zext_ln1030_6_fu_1863_p1 = add_ln1030_2_fu_1857_p2;

assign zext_ln1030_7_fu_1867_p1 = DBv_fu_1813_p3;

assign zext_ln1030_8_fu_2193_p1 = DRh_1_fu_1985_p3;

assign zext_ln1030_9_fu_2197_p1 = DGh_1_fu_2065_p3;

assign zext_ln1030_fu_1821_p1 = DRh_fu_1613_p3;

assign zext_ln1033_1_fu_2453_p1 = $unsigned(sext_ln1033_3_fu_2449_p1);

assign zext_ln1033_2_fu_2465_p1 = pix_14_reg_708;

assign zext_ln1033_3_fu_2878_p1 = $unsigned(sext_ln1033_6_fu_2874_p1);

assign zext_ln1033_4_fu_2902_p1 = $unsigned(sext_ln1033_7_fu_2898_p1);

assign zext_ln1033_5_fu_2914_p1 = right_5_reg_765;

assign zext_ln1033_fu_2429_p1 = $unsigned(sext_ln1033_2_fu_2425_p1);

assign zext_ln1034_1_fu_2533_p1 = $unsigned(sext_ln1034_3_fu_2529_p1);

assign zext_ln1034_2_fu_2958_p1 = $unsigned(sext_ln1034_6_fu_2954_p1);

assign zext_ln1034_3_fu_2982_p1 = $unsigned(sext_ln1034_7_fu_2978_p1);

assign zext_ln1034_fu_2509_p1 = $unsigned(sext_ln1034_2_fu_2505_p1);

assign zext_ln1039_1_fu_2594_p1 = $unsigned(sext_ln1039_3_fu_2590_p1);

assign zext_ln1039_2_fu_3020_p1 = $unsigned(sext_ln1039_6_fu_3016_p1);

assign zext_ln1039_3_fu_3043_p1 = $unsigned(sext_ln1039_7_fu_3039_p1);

assign zext_ln1039_fu_2571_p1 = $unsigned(sext_ln1039_2_fu_2567_p1);

assign zext_ln1040_1_fu_2655_p1 = $unsigned(sext_ln1040_3_fu_2651_p1);

assign zext_ln1040_2_fu_3081_p1 = $unsigned(sext_ln1040_6_fu_3077_p1);

assign zext_ln1040_3_fu_3104_p1 = $unsigned(sext_ln1040_7_fu_3100_p1);

assign zext_ln1040_fu_2632_p1 = $unsigned(sext_ln1040_2_fu_2628_p1);

assign zext_ln881_fu_972_p1 = ap_sig_allocacmp_x_6;

assign zext_ln889_fu_976_p1 = add_ln886_fu_966_p2;

endmodule //system_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
