src/main.o src/main.o: ../src/main.c \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xparameters.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xparameters_ps.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_io.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_types.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_printf.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xparameters.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/bspconfig.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xpseudo_asm.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xreg_cortexa9.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xtime_l.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_printf.h \
 D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_cache.h

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xparameters.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xparameters_ps.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_io.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_types.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_printf.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xparameters.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/bspconfig.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xpseudo_asm.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xreg_cortexa9.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xtime_l.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_printf.h:

D:/FPGA_CNN_PROJECT/PHASE_4_VITIS/cnn_platform/export/cnn_platform/sw/cnn_platform/standalone_domain/bspinclude/include/xil_cache.h:
