# Reading C:/intelFPGA_lite/18.1/modelsim_ae/tcl/vsim/pref.tcl
# do Lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab\ 4/Part\ 1 {C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_part_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:18 on Sep 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1" C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_part_1.v 
# -- Compiling module sequence_detector_part_1
# -- Compiling module flipflop
# 
# Top level modules:
# 	sequence_detector_part_1
# End time: 12:33:18 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab\ 4/Part\ 1 {C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:18 on Sep 17,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1" C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_tb.v 
# -- Compiling module sequence_detector_tb
# 
# Top level modules:
# 	sequence_detector_tb
# End time: 12:33:18 on Sep 17,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sequence_detector_tb
# vsim work.sequence_detector_tb 
# Start time: 12:33:28 on Sep 17,2024
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.sequence_detector_tb
# Loading work.sequence_detector_part_1
# Loading work.flipflop
add wave -position end  sim:/sequence_detector_tb/KEY
add wave -position end  sim:/sequence_detector_tb/LEDR
add wave -position end  sim:/sequence_detector_tb/SW
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: cgreg  Hostname: CG-LAPTOP  ProcessID: 26504
#           Attempting to use alternate WLF file "./wlft26q1gx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft26q1gx
run -all
# After reset: SW=01 KEY=0 LEDR=0, Expected=0
# After 0000: SW=01 KEY=0 LEDR=0, Expected=1
# After 1111: SW=11 KEY=0 LEDR=0, Expected=1
# After 0101010: SW=01 KEY=0 LEDR=0, Expected=0
# After reset: SW=01 KEY=0 LEDR=0, Expected=0
# After 1100: SW=01 KEY=0 LEDR=0, Expected=0
# ** Note: $finish    : C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_tb.v(69)
#    Time: 350 ns  Iteration: 0  Instance: /sequence_detector_tb
# 1
# Break in Module sequence_detector_tb at C:/Users/cgreg/Documents/Uni/ECE2072/Lab 4/Part 1/sequence_detector_tb.v line 69
# End time: 12:35:42 on Sep 17,2024, Elapsed time: 0:02:14
# Errors: 0, Warnings: 2
