#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib64/ivl/system.vpi";
:vpi_module "/usr/local/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib64/ivl/va_math.vpi";
S_0x245b650 .scope module, "memProcessingTB" "memProcessingTB" 2 1;
 .timescale 0 0;
v0x248b0c0_0 .var "DataInA", 7 0;
v0x248b1f0_0 .var "Init", 0 0;
v0x248b2b0_0 .var "clk", 0 0;
v0x248b350_0 .var "reset", 0 0;
S_0x245b7e0 .scope module, "uut" "memProcessing" 2 13, 3 27 0, S_0x245b650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "Init";
    .port_info 3 /INPUT 8 "DataInA";
P_0x245b9c0 .param/l "COMP" 0 3 35, C4<01>;
P_0x245ba00 .param/l "HALT" 0 3 36, C4<10>;
P_0x245ba40 .param/l "READA" 0 3 34, C4<00>;
v0x248a1f0_0 .var "ADDOut", 7 0;
v0x248a2f0_0 .var "AddrA", 2 0;
v0x248a3b0_0 .var "AddrB", 1 0;
v0x248a4b0_0 .net "DOut1", 7 0, v0x244a310_0;  1 drivers
v0x248a580_0 .var "DOut2", 7 0;
v0x248a670_0 .net "DataInA", 7 0, v0x248b0c0_0;  1 drivers
v0x248a730_0 .var "DataInB", 7 0;
v0x248a800_0 .var "IncA", 0 0;
v0x248a8a0_0 .var "IncB", 0 0;
v0x248a960_0 .net "Init", 0 0, v0x248b1f0_0;  1 drivers
v0x248aa20_0 .net "Reset", 0 0, v0x248b350_0;  1 drivers
v0x248aae0_0 .var "SUBOut", 7 0;
v0x248abc0_0 .var "Sign", 0 0;
v0x248ac80_0 .var "WEA", 0 0;
v0x248ad50_0 .var "WEB", 0 0;
v0x248ae20_0 .net "clock", 0 0, v0x248b2b0_0;  1 drivers
v0x248aec0_0 .var "next_state", 1 0;
v0x248af60_0 .var "state", 1 0;
E_0x24599c0/0 .event anyedge, v0x248a580_0, v0x244a310_0, v0x248abc0_0, v0x248a1f0_0;
E_0x24599c0/1 .event anyedge, v0x248aae0_0;
E_0x24599c0 .event/or E_0x24599c0/0, E_0x24599c0/1;
E_0x243dec0 .event posedge, v0x248aa20_0, v0x2447350_0;
E_0x244d350 .event anyedge, v0x248af60_0, v0x24472b0_0, v0x2445450_0;
E_0x2450170 .event anyedge, v0x248af60_0, v0x248a960_0, v0x24472b0_0, v0x2445450_0;
S_0x2458750 .scope module, "MemoryA" "mem" 3 53, 3 1 0, S_0x245b7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 3 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x2458930 .param/l "Ndb" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x2458970 .param/l "Ndw" 0 3 6, +C4<00000000000000000000000000000011>;
v0x24472b0_0 .net "addr", 2 0, v0x248a2f0_0;  1 drivers
v0x2447350_0 .net "clock", 0 0, v0x248b2b0_0;  alias, 1 drivers
v0x244a270_0 .net "data_in", 7 0, v0x248b0c0_0;  alias, 1 drivers
v0x244a310_0 .var "data_out", 7 0;
v0x244aa30 .array "mem", 0 7, 7 0;
v0x244aad0_0 .net "we", 0 0, v0x248ac80_0;  1 drivers
E_0x2450000 .event posedge, v0x2447350_0;
S_0x2489910 .scope module, "MemoryB" "mem" 3 61, 3 1 0, S_0x245b7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 2 "addr";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x2458a10 .param/l "Ndb" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x2458a50 .param/l "Ndw" 0 3 6, +C4<00000000000000000000000000000010>;
v0x2445450_0 .net "addr", 1 0, v0x248a3b0_0;  1 drivers
v0x2489d30_0 .net "clock", 0 0, v0x248b2b0_0;  alias, 1 drivers
v0x2489df0_0 .net "data_in", 7 0, v0x248a730_0;  1 drivers
v0x2489ec0_0 .var "data_out", 7 0;
v0x2489f80 .array "mem", 0 3, 7 0;
v0x248a090_0 .net "we", 0 0, v0x248ad50_0;  1 drivers
    .scope S_0x2458750;
T_0 ;
    %wait E_0x2450000;
    %load/vec4 v0x244aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x244a270_0;
    %load/vec4 v0x24472b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x244aa30, 4, 0;
T_0.0 ;
    %load/vec4 v0x24472b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x244aa30, 4;
    %assign/vec4 v0x244a310_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2489910;
T_1 ;
    %wait E_0x2450000;
    %load/vec4 v0x248a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x2489df0_0;
    %load/vec4 v0x2445450_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x2489f80, 4, 0;
T_1.0 ;
    %load/vec4 v0x2445450_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x2489f80, 4;
    %assign/vec4 v0x2489ec0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x245b7e0;
T_2 ;
    %wait E_0x2450170;
    %load/vec4 v0x248af60_0;
    %store/vec4 v0x248aec0_0, 0, 2;
    %load/vec4 v0x248af60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x248a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x248a2f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
T_2.8 ;
T_2.6 ;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x248a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x248a2f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.13, 4;
    %load/vec4 v0x248a3b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
T_2.12 ;
T_2.10 ;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x248a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x248aec0_0, 0, 2;
T_2.15 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x245b7e0;
T_3 ;
    %wait E_0x243dec0;
    %load/vec4 v0x248aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x248af60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x248aec0_0;
    %assign/vec4 v0x248af60_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x245b7e0;
T_4 ;
    %wait E_0x244d350;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ad50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a8a0_0, 0, 1;
    %load/vec4 v0x248af60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ad50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a8a0_0, 0, 1;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248ac80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ad50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a8a0_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ac80_0, 0, 1;
    %load/vec4 v0x248a2f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.7, 4;
    %load/vec4 v0x248a3b0_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a800_0, 0, 1;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248a800_0, 0, 1;
T_4.6 ;
    %load/vec4 v0x248a2f0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.10, 4;
    %load/vec4 v0x248a2f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.11, 4;
    %load/vec4 v0x248a3b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %nor/r;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248ad50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248a8a0_0, 0, 1;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ad50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a8a0_0, 0, 1;
T_4.9 ;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248ad50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248a8a0_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x245b7e0;
T_5 ;
    %wait E_0x243dec0;
    %load/vec4 v0x248aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x248a2f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x248a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x248a2f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x248a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x248a2f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x248a2f0_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x245b7e0;
T_6 ;
    %wait E_0x243dec0;
    %load/vec4 v0x248aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x248a3b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x248a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x248a3b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x248a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x248a3b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x248a3b0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x245b7e0;
T_7 ;
    %wait E_0x243dec0;
    %load/vec4 v0x248aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x248a580_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x248a960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x248a580_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x248a4b0_0;
    %assign/vec4 v0x248a580_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x245b7e0;
T_8 ;
    %wait E_0x24599c0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x248a1f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x248aae0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248abc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x248a730_0, 0, 8;
    %load/vec4 v0x248a580_0;
    %load/vec4 v0x248a4b0_0;
    %add;
    %store/vec4 v0x248a1f0_0, 0, 8;
    %load/vec4 v0x248a580_0;
    %load/vec4 v0x248a4b0_0;
    %sub;
    %store/vec4 v0x248aae0_0, 0, 8;
    %load/vec4 v0x248a580_0;
    %load/vec4 v0x248a4b0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x248abc0_0, 0, 1;
    %load/vec4 v0x248abc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x248a1f0_0;
    %store/vec4 v0x248a730_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x248aae0_0;
    %store/vec4 v0x248a730_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x245b650;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248b2b0_0, 0, 1;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v0x248b2b0_0;
    %inv;
    %store/vec4 v0x248b2b0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x245b650;
T_10 ;
    %vpi_call 2 21 "$dumpfile", "memProcessingTB.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x245b650 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x248b0c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248b350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248b1f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248b350_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x248b1f0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x248b0c0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x248b0c0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x248b0c0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x248b0c0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x248b0c0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x248b0c0_0, 0, 8;
    %delay 2, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x248b0c0_0, 0, 8;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x248b1f0_0, 0, 1;
    %delay 50, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2489f80, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.4, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2489f80, 4;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.3, 10;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2489f80, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.2, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x2489f80, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 2 42 "$display", "Test passed" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call 2 44 "$display", "Test failed" {0 0 0};
    %vpi_call 2 45 "$display", "Expected: 1 5 1 1" {0 0 0};
    %vpi_call 2 46 "$display", "Actual: %d %d %d %d", &A<v0x2489f80, 0>, &A<v0x2489f80, 1>, &A<v0x2489f80, 2>, &A<v0x2489f80, 3> {0 0 0};
T_10.1 ;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "circuit_tb.v";
    "circuit_corr.v";
