C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv {1 {vlog -work work -sv -stats=none C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/testbench_564.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module project
-- Compiling module sram
-- Compiling module tb_top

Top level modules:
	tb_top

} {} {}} C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/sram.sv {1 {vlog -work work -sv -stats=none C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/sram.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sram

Top level modules:
	sram

} {} {}} C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/project.v {1 {vlog -work work -stats=none C:/Users/seanw/Desktop/projects/verilog-projets/asic-design/src/project.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module project

Top level modules:
	project

} {} {}}
