{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746055896514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746055896515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 17:31:36 2025 " "Processing started: Wed Apr 30 17:31:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746055896515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055896515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055896515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746055897002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746055897002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Board_Manager.sv(13) " "Verilog HDL information at Board_Manager.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "Board_Manager.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Board_Manager.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746055907543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file board_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Board_Manager " "Found entity 1: Board_Manager" {  } { { "Board_Manager.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Board_Manager.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_board_manager.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_board_manager.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Board_Manager " "Found entity 1: tb_Board_Manager" {  } { { "tb_Board_Manager.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Board_Manager.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player1_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file player1_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player1_Input " "Found entity 1: Player1_Input" {  } { { "Player1_Input.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Player1_Input.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_player1_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_player1_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Player1_Input " "Found entity 1: tb_Player1_Input" {  } { { "tb_Player1_Input.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Player1_Input.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_win_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_win_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Win_Checker " "Found entity 1: tb_Win_Checker" {  } { { "tb_Win_Checker.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Win_Checker.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907571 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Win_Checker.sv(15) " "Verilog HDL information at Win_Checker.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "Win_Checker.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746055907576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Win_Checker " "Found entity 1: Win_Checker" {  } { { "Win_Checker.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turn_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file turn_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Turn_Timer " "Found entity 1: Turn_Timer" {  } { { "Turn_Timer.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_turn_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_turn_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Turn_Timer " "Found entity 1: tb_Turn_Timer" {  } { { "tb_Turn_Timer.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Turn_Timer.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907589 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Random_Move_Generator.sv(26) " "Verilog HDL information at Random_Move_Generator.sv(26): always construct contains both blocking and non-blocking assignments" {  } { { "Random_Move_Generator.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Random_Move_Generator.sv" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746055907594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_move_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_move_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Random_Move_Generator " "Found entity 1: Random_Move_Generator" {  } { { "Random_Move_Generator.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Random_Move_Generator.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_random_move_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_random_move_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Random_Move_Generator " "Found entity 1: tb_Random_Move_Generator" {  } { { "tb_Random_Move_Generator.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Random_Move_Generator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg_Controller " "Found entity 1: SevenSeg_Controller" {  } { { "SevenSeg_Controller.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/SevenSeg_Controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sevenseg_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sevenseg_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_SevenSeg_Controller " "Found entity 1: tb_SevenSeg_Controller" {  } { { "tb_SevenSeg_Controller.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_SevenSeg_Controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/VGA_Controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file status_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Status_Register " "Found entity 1: Status_Register" {  } { { "Status_Register.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Status_Register.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_status_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_status_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Status_Register " "Found entity 1: tb_Status_Register" {  } { { "tb_Status_Register.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Status_Register.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player2_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file player2_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Player2_Input " "Found entity 1: Player2_Input" {  } { { "Player2_Input.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Player2_Input.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Game_Controller " "Found entity 1: FSM_Game_Controller" {  } { { "FSM_Game_Controller.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/FSM_Game_Controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fsm_game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fsm_game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FSM_Game_Controller " "Found entity 1: tb_FSM_Game_Controller" {  } { { "tb_FSM_Game_Controller.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_FSM_Game_Controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Topmodule " "Found entity 1: Topmodule" {  } { { "Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_TopModule " "Found entity 1: tb_TopModule" {  } { { "tb_Topmodule.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/tb_Topmodule.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746055907651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907651 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Topmodule " "Elaborating entity \"Topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746055907698 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746055907702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player1_Input Player1_Input:p1_input " "Elaborating entity \"Player1_Input\" for hierarchy \"Player1_Input:p1_input\"" {  } { { "Topmodule.sv" "p1_input" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746055907704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player2_Input Player2_Input:p2_input " "Elaborating entity \"Player2_Input\" for hierarchy \"Player2_Input:p2_input\"" {  } { { "Topmodule.sv" "p2_input" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746055907707 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Player2_Input.sv(40) " "Verilog HDL assignment warning at Player2_Input.sv(40): truncated value with size 32 to match size of target (3)" {  } { { "Player2_Input.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Player2_Input.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746055907707 "|Topmodule|Player2_Input:p2_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Turn_Timer Turn_Timer:timer " "Elaborating entity \"Turn_Timer\" for hierarchy \"Turn_Timer:timer\"" {  } { { "Topmodule.sv" "timer" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746055907709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Turn_Timer.sv(26) " "Verilog HDL assignment warning at Turn_Timer.sv(26): truncated value with size 32 to match size of target (26)" {  } { { "Turn_Timer.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746055907710 "|Topmodule|Turn_Timer:timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Turn_Timer.sv(40) " "Verilog HDL assignment warning at Turn_Timer.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "Turn_Timer.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Turn_Timer.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746055907710 "|Topmodule|Turn_Timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Board_Manager Board_Manager:board_logic " "Elaborating entity \"Board_Manager\" for hierarchy \"Board_Manager:board_logic\"" {  } { { "Topmodule.sv" "board_logic" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746055907736 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746055907751 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1746055907751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Win_Checker Win_Checker:win_check " "Elaborating entity \"Win_Checker\" for hierarchy \"Win_Checker:win_check\"" {  } { { "Topmodule.sv" "win_check" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746055907766 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONSTANT_INDEX_FOR_ARRAY" "-1 0 5 0 board Win_Checker.sv(53) " "Verilog HDL error at Win_Checker.sv(53): index -1 cannot fall outside the declared range \[0:5\] for dimension 0 of array \"board\"" {  } { { "Win_Checker.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 53 0 0 } }  } 0 10251 "Verilog HDL error at %6!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for dimension %4!d! of array \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746055907767 ""}
{ "Error" "EVRFX_SV_1018_UNCONVERTED" "7 2 Win_Checker.sv(53) " "SystemVerilog error at Win_Checker.sv(53): expression has 7 elements ; expected 2" {  } { { "Win_Checker.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 53 0 0 } }  } 0 10828 "SystemVerilog error at %3!s!: expression has %1!d! elements ; expected %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1746055907768 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "win_flag Win_Checker.sv(15) " "Verilog HDL Always Construct warning at Win_Checker.sv(15): inferring latch(es) for variable \"win_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "Win_Checker.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746055907768 "|Topmodule|Win_Checker:win_check"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "winner_id Win_Checker.sv(15) " "Verilog HDL Always Construct warning at Win_Checker.sv(15): inferring latch(es) for variable \"winner_id\", which holds its previous value in one or more paths through the always construct" {  } { { "Win_Checker.sv" "" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Win_Checker.sv" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1746055907769 "|Topmodule|Win_Checker:win_check"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Win_Checker:win_check " "Can't elaborate user hierarchy \"Win_Checker:win_check\"" {  } { { "Topmodule.sv" "win_check" { Text "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/Topmodule.sv" 89 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746055907770 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/output_files/Topmodule.map.smsg " "Generated suppressed messages file C:/Users/joseb/Documents/GitHub/Laboratorios-CE3201/Laboratorio #3/Game/output_files/Topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907825 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746055907902 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 30 17:31:47 2025 " "Processing ended: Wed Apr 30 17:31:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746055907902 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746055907902 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746055907902 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746055907902 ""}
