<!DOCTYPE html>
<html>
<head>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" type="text/css" href="style.css">
<script src="script.js"></script>
<title>VFCMADDCSH/VFMADDCSH - Complex Multiply and Accumulate Scalar FP16 Values </title></head>
<body>
<div id="head">
<a href="index.html">x86doc</a> › VFCMADDCSH/VFMADDCSH - Complex Multiply and Accumulate Scalar FP16 Values </div>
<div id="body">
<h1>VFCMADDCSH/VFMADDCSH—Complex Multiply and Accumulate Scalar FP16 Values</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op/En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>EVEX.LLIG.F2.MAP6.W0 57 /r VFCMADDCSH xmm1{k1}{z}, xmm2, xmm3/m32 {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Complex multiply a pair of FP16 values from xmm2 and xmm3/m32, add to xmm1 and store the result in xmm1 subject to writemask k1. Bits 127:32 of xmm2 are copied to xmm1[127:32].</td></tr>
<tr>
<td>EVEX.LLIG.F3.MAP6.W0 57 /r VFMADDCSH xmm1{k1}{z}, xmm2, xmm3/m32 {er}</td>
<td>A</td>
<td>V/V</td>
<td>AVX512-FP16</td>
<td>Complex multiply a pair of FP16 values from xmm2 and the complex conjugate of xmm3/m32, add to xmm1 and store the result in xmm1 subject to writemask k1. Bits 127:32 of xmm2 are copied to xmm1[127:32].</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<th>Op/En</th>
<th>Tuple</th>
<th>Operand 1</th>
<th>Operand 2</th>
<th>Operand 3</th>
<th>Operand 4</th></tr>
<tr>
<td>A</td>
<td>Scalar</td>
<td>ModRM:reg (r, w)</td>
<td>VEX.vvvv (r)</td>
<td>ModRM:r/m (r)</td>
<td>N/A</td></tr></table>
<p><strong>Description</strong></p>
<p>This instruction performs a complex multiply and accumulate operation. There are normal and complex conjugate forms of the operation.</p>
<p>The masking for this operation is done on 32-bit quantities representing a pair of FP16 values.</p>
<p>Bits 127:32 of the destination operand are copied from the corresponding bits of the first source operand. Bits MAXVL-1:128 of the destination operand are zeroed. The low FP16 element of the destination is updated according to the writemask.</p>
<p>Rounding is performed at every FMA (fused multiply and add) boundary. Execution occurs as if all MXCSR excep-tions are masked. MXCSR status bits are updated to reflect exceptional conditions.</p>
<p><strong>Operation</strong></p>
<p><strong>VFMADDCSH dest{k1}, src1, src2 (AVX512)</strong></p>
<p>IF k1[0] or *no writemask*:</p>
<p>tmp[0] := dest.fp16[0] + src1.fp16[0] * src2.fp16[0]</p>
<p>tmp[1] := dest.fp16[1] + src1.fp16[1] * src2.fp16[0]</p>
<p>// non-conjugate version subtracts last even term</p>
<p>dest.fp16[0] := tmp[0] - src1.fp16[1] * src2.fp16[1]</p>
<p>dest.fp16[1] := tmp[1] + src1.fp16[0] * src2.fp16[1]</p>
<p>ELSE IF *zeroing*:</p>
<p>dest.fp16[0] := 0</p>
<p>dest.fp16[1] := 0</p>
<p>DEST[127:32] := src1[127:32] // copy upper part of src1</p>
<p>DEST[MAXVL-1:128] := 0</p>
<p><strong>VFCMADDCSH dest{k1}, src1, src2 (AVX512)</strong></p>
<p>IF k1[0] or *no writemask*:</p>
<p>tmp[0] := dest.fp16[0] + src1.fp16[0] * src2.fp16[0]</p>
<p>tmp[1] := dest.fp16[1] + src1.fp16[1] * src2.fp16[0]</p>
<p>// conjugate version subtracts odd final term</p>
<p>dest.fp16[0] := tmp[0] + src1.fp16[1] * src2.fp16[1]</p>
<p>dest.fp16[1] := tmp[1] - src1.fp16[0] * src2.fp16[1]</p>
<p>ELSE IF *zeroing*:</p>
<p>dest.fp16[0] := 0</p>
<p>dest.fp16[1] := 0</p>
<p>DEST[127:32] := src1[127:32] // copy upper part of src1</p>
<p>DEST[MAXVL-1:128] := 0</p>
<p><strong>Intel C/C++ Compiler Intrinsic Equivalent</strong></p>
<p>VFCMADDCSH __m128h _mm_fcmadd_round_sch (__m128h a, __m128h b, __m128h c, const int rounding);</p>
<p>VFCMADDCSH __m128h _mm_mask_fcmadd_round_sch (__m128h a, __mmask8 k, __m128h b, __m128h c, const int rounding);</p>
<p>VFCMADDCSH __m128h _mm_mask3_fcmadd_round_sch (__m128h a, __m128h b, __m128h c, __mmask8 k, const int rounding);</p>
<p>VFCMADDCSH __m128h _mm_maskz_fcmadd_round_sch (__mmask8 k, __m128h a, __m128h b, __m128h c, const int rounding);</p>
<p>VFCMADDCSH __m128h _mm_fcmadd_sch (__m128h a, __m128h b, __m128h c);</p>
<p>VFCMADDCSH __m128h _mm_mask_fcmadd_sch (__m128h a, __mmask8 k, __m128h b, __m128h c);</p>
<p>VFCMADDCSH __m128h _mm_mask3_fcmadd_sch (__m128h a, __m128h b, __m128h c, __mmask8 k);</p>
<p>VFCMADDCSH __m128h _mm_maskz_fcmadd_sch (__mmask8 k, __m128h a, __m128h b, __m128h c);</p>
<p>VFCMADDCSH __m128h _mm_mask3_fmadd_round_sch (__m128h a, __m128h b, __m128h c, __mmask8 k, const int rounding);</p>
<p>VFCMADDCSH __m128h _mm_mask3_fmadd_sch (__m128h a, __m128h b, __m128h c, __mmask8 k);</p>
<p>VFMADDCSH __m128h _mm_fmadd_round_sch (__m128h a, __m128h b, __m128h c, const int rounding);</p>
<p>VFMADDCSH __m128h _mm_mask_fmadd_round_sch (__m128h a, __mmask8 k, __m128h b, __m128h c, const int rounding);</p>
<p>VFMADDCSH __m128h _mm_maskz_fmadd_round_sch (__mmask8 k, __m128h a, __m128h b, __m128h c, const int rounding);</p>
<p>VFMADDCSH __m128h _mm_fmadd_sch (__m128h a, __m128h b, __m128h c);</p>
<p>VFMADDCSH __m128h _mm_mask_fmadd_sch (__m128h a, __mmask8 k, __m128h b, __m128h c);</p>
<p>VFMADDCSH __m128h _mm_maskz_fmadd_sch (__mmask8 k, __m128h a, __m128h b, __m128h c);</p>
<p><strong>SIMD Floating-Point Exceptions</strong></p>
<p>Invalid, Underflow, Overflow, Precision, Denormal</p>
<p><strong>Other Exceptions</strong></p>
<p>EVEX-encoded instructions, see Table 2-58, “Type E10 Class Exception Conditions.”</p>
<p>Additionally:</p>
<table>
<tr>
<td>#UD</td>
<td>If (dest_reg == src1_reg) or (dest_reg == src2_reg).</td></tr></table></div></body></html>