0.4
2016.2
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/AESL_autobus_A.v,1512967873,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/AESL_autobus_B.v,1512967873,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/AESL_autobus_C.v,1512967873,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/AESL_fifo.v,1512967873,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/ip/xil_defaultlib/matrixMul_ap_fadd_3_full_dsp_32.vhd,1512967894,vhdl,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/ip/xil_defaultlib/matrixMul_ap_fmul_2_max_dsp_32.vhd,1512967897,vhdl,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul.autotb.v,1512967873,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul.v,1512967866,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul_Csub_block_block0.v,1512967866,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul_fadd_32ns_32ns_32_5_full_dsp.v,1512967866,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul_fmul_32ns_32ns_32_4_max_dsp.v,1512967866,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul_matrixMul_SNC_7.v,1512967865,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul_matrixMul_TRN_10.v,1512967865,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul_matrixMul_TRN_10_wrapper.v,1512967865,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
/home/xu67/thesis_fcuda/fcuda/fcuda-benchmarks/matmul/matmul/solution1/sim/verilog/matrixMul_matrixMul_TRN_6.v,1512967865,verilog,,,,/opt/xilinx/vivado/2016.2/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
