Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 22 17:51:38 2021
| Host         : CI-89 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7k325t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1318 |
|    Minimum number of control sets                        |  1164 |
|    Addition due to synthesis replication                 |   131 |
|    Addition due to physical synthesis replication        |    23 |
| Unused register locations in slices containing registers |  4019 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1318 |
| >= 0 to < 4        |   134 |
| >= 4 to < 6        |   264 |
| >= 6 to < 8        |   174 |
| >= 8 to < 10       |   160 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    43 |
| >= 14 to < 16      |    17 |
| >= 16              |   498 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8933 |         2745 |
| No           | No                    | Yes                    |            1183 |          385 |
| No           | Yes                   | No                     |            3405 |         1432 |
| Yes          | No                    | No                     |            9821 |         2700 |
| Yes          | No                    | Yes                    |            1114 |          267 |
| Yes          | Yes                   | No                     |            9965 |         2876 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                    Clock Signal                                                                    |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_core/g_channel[1].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[1]                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/sync_n[0]_i_2_n_0                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/sync_n[0]_i_1_n_0                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[7]_i_1_n_0                                                                                                                      |                1 |              1 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                             | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset24_out                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                                                      |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                            |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__26_1                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                               | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                 |                1 |              1 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                             | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                 |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                            |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                          |                1 |              1 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                            |                1 |              1 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                                             |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                          |                1 |              1 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/data_cmd_reset6_out                                                                                                                                                                         |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[0]                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                1 |              2 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[6]_i_1_n_0                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                   |                1 |              2 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                1 |              2 |
| ~i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ss_o[0]                                                                                                                              |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                       |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                 |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                     |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                   |                1 |              2 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              2 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                2 |              3 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                     |                1 |              3 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[0]                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                1 |              3 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                        |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/eof_reset                                                                                                                                                                                                                      |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                     |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                     |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                     |                2 |              3 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                     |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                2 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                     |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                          |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_core_preset                                                                                                                                                                             |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                3 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/up_reset_vector[2]_i_1_n_0                                                                                                                                                                                     |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                1 |              3 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[1]                                                                                                                                                       |                1 |              3 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_2__1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                                                                                |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[1]                                                                                                                                                       |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                                      |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                      |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                              |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                      |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                      |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                             |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                          |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                            |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                                                         |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                              |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_out/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                      |                3 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                           |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                        | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                            |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                            |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                            |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                            |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                            |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                            |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                             |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                             |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_1[0]                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_cgs/SR[0]                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__25_2                                                                                                                                                         |                3 |              4 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_cgs/SR[0]                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_downsizer.inst_downsizer/downsizer_repeat[3]_i_1_n_0                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_pll_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              4 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/sync_n[0]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                                                                     |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_MMU_Write.ex_move_to_ZPR_instr_reg[0]                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_rst_cnt[3]_i_1_n_0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_status/d_xfer_toggle_i_1_n_0                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_0[0]                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/rx_ip_sof_hold0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1_n_0                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/areset_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_rstgen/U0/bus_struct_reset[0]                                                                                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                       |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/p_5_out                                                                                                                                                                                                                           | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                             | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                          |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                    |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                                           |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                   |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                   |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___121_n_0                                                                                                                                                                |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_3[0]                                                                                                                                                      |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I_reg_0                                                                                                                                                                             | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                             |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_hdata[15]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rstdiv0_sync_r1_reg_rep__29[0]                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_200m_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                      | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                      |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_3[0]                                                                                                                                                      |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_0[0]                                                                                         |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_2                                                                       |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                1 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                           |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                2 |              4 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                                                                                   |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                       |                3 |              4 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                                                                               | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/gen_endpoint.r_state_reg[0]                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/core_reset_all                                                                                                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/E[0]                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                4 |              5 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_sysref/counter[4]_i_1_n_0                                                                                                                                                                                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[4]_i_1__3_n_0                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                          |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                      |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_rx/i_cdc_cfg/i_sync_in/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[6]_1[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[5]_2[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___62_n_0                                                                                                                                                                 |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                              |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                   |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                                                        |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                                                    |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                                                   |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                                                   |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                                                   |                4 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                                                                         |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                      |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                          |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Hit_DirectA_carry/MUXCY_I/E[0]                                                                                                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[18].Gen_Instr_DFF/ex_Sel_SPR_TLBHI_l                                                                                                                 |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/E[0]                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                       |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg_0[0]                                                                                                                    |                3 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_kind_i_reg[27]_1                                                                                                                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Stream_Data_Valid                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Stream.stream_cache_I1/Read_Addr_Counter[4].FDRE_I/Use_Async_Reset.sync_reset_reg                                                                                            |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                                                                         |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                                                       |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                                                       |                2 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              5 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                                                                         |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                           |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_core/g_channel[0].i_channel/i_pnmon/i_pnmon/adc_valid_d_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                      |                4 |              6 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                    |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                      |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                           |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[5]_i_1_n_0                                                                                                               |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                                          |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter[0]_i_1_n_0                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                 |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                                                                               |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                                                                         |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                                                  |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___14_n_0                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                 |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                                                                         |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_mem_interconnect/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                      |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_12                                                                                                                 |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb44_out                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | i_system_wrapper/system_i/sys_200m_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                               |                1 |              6 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Using_FPGA.Native[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[1]                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/eqb2_carry_compare_mask/The_Compare[0].carry_and_I1/MUXCY_I/FSM_sequential_State_reg[4][0]                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Counter_D[0]_i_1_n_0                                                                                                                                                              |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                       |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push68_out                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb32_out                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[19].Gen_Instr_DFF/ex_move_to_TLBSX_instr                                                                                                             |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[0]                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb38_out                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[1]                                                                                                                                                      |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                                                                         |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                                       |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                                                  |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                                                   |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                      |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                                                                         |                4 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                                             |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                                            |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                             | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                                                      |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                     |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                  | i_system_wrapper/system_i/sys_rstgen/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt[5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                    |                                                                                                                                                                                                                                                                                  |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                                    |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                     |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[1]                                                                                                                                                       |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                                    |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                                         |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[1]                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                       |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                       |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                          |                                                                                                                                                                                                                                                                                  |                3 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_fine_dly_dec_done_reg_1[0]                                                                                   |                1 |              6 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                                         |                2 |              6 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/buffer_release_n                                                                                                                                                                                                               |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                    |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                1 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_user_ready_cnt[6]_i_1_n_0                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/last_outstanding_write                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_0                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[1]                                                                                                                                                       |                1 |              7 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/RDataRdy_reg[0]                                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                5 |              7 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                             | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                            |                1 |              7 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                             | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                            |                2 |              7 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              7 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                    |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                5 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                4 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                      |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |                4 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[1]                                                                                                                                                       |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___21_n_0                                                                                                                                                                 |                3 |              7 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_10[0]                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                   |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                               |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                       | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_cdata[15]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                         |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[5]_3[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[6]_0[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_reset_core_reg[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_5[0]                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                     |                3 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[5]_1[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/gen_frame_align_monitor.i_align_monitor/align_err_cnt[7]_i_1__0_n_0                                                                                                                              |                1 |              8 |
| ~i_system_wrapper/system_i/sys_mb_debug/U0/Ext_JTAG_UPDATE                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_align_mux/state_reg[0]                                                                                                                                                                         |                3 |              8 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/gen_frame_align_monitor.i_align_monitor/align_err_cnt[7]_i_1_n_0                                                                                                                                 |                1 |              8 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_align_mux/SR[0]                                                                                                                                                                                |                2 |              8 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/good_counter[7]_i_1_n_0                                                                                                                                                                                   |                2 |              8 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                             |                3 |              8 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                                               |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                                      |                5 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                          |                3 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                6 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                     |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                7 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_4[0]                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_9[0]                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                         |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                              |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_3[0]                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ss_o[0]                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                     |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                       | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                   | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/E[0]                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                                                              | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                                           |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                2 |              8 |
|  i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/sck_o | i_fmcjesdadc1_spi/p_0_in                                                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ss_o[0]                                                                                                                              |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                                                      |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                     |                                                                                                                                                                                                                                                                                  |                7 |              8 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_12[0]                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                3 |              8 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                                      | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                                  |                1 |              8 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__7_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_11[0]                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                4 |              8 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                1 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_vindex[7]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                                     |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                               |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.calib_in_common_reg_6[0]                                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_11                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__8_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                       |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_FPGA.Native_5[0]                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                3 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                                                                   | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[6]_2[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__9_n_0        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                     |                2 |              8 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/E[0]                                                                                                                                                   | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                   | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                 | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                      |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                          |                5 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                       |                2 |              9 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                       | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                            |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                 | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                4 |              9 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                                                    | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[2]_0                                                                                                                                                                                |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                              |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                                         |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/g_channel[1].i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_1_n_0                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_0[0]                                                                                                                             |                6 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                5 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                6 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                          |                4 |              9 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/g_channel[0].i_up_adc_channel/i_xfer_cntrl/up_xfer_toggle_i_1__0_n_0                                                                                                                                              | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                4 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                                         |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                                                                                 |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[4]_1[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                7 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/p_1_in                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                            |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                            |                5 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                       |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                              | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                    |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                  |                3 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                       | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                                                  |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0[0]                                                                                                                                                      |                8 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                       |                5 |             10 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_rdata_d[29]_i_1__0_n_0                                                                                                                                                                                                   |                2 |             10 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                              | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                          |                6 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                    |                4 |             11 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                       |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_uart/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                4 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                                                                       |                3 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_1_in_0                                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                                                       |                2 |             11 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___104_n_0                                                                                                                                                                |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                          |                5 |             12 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                          |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[0]                                                                                                                                                      |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                      | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_2                                                                                                                                                         |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__29_2                                                                                                                                                         |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                          |                4 |             12 |
|                                                                                                                                                    |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                       |                7 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               12 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                        | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                           | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |             12 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                2 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/p_1_in                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                4 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                2 |             12 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                      | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                         |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_hindex[11]_i_1_n_0                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[6]_i_1_n_0                                                          |                                                                                                                                                                                                                                                                                  |                4 |             12 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                                        |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                  | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_piperun                                                                                                                                                                                              | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                6 |             12 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_lane_latency_monitor/sel                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/SR[0]                                                                                                                                                                                                     |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[0]                                                                                                                                                      |               11 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_0                                                                                                                                                         |                5 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                     |                3 |             12 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                            |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                       |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0                                |                                                                                                                                                                                                                                                                                         | sys_rst_IBUF                                                                                                                                                                                                                                                                     |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                          |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                                |                8 |             13 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/E[0]                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/SR[0]                                                                                                                                                                                                     |                3 |             13 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/E[0]                                                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/SR[0]                                                                                                                                                                                                     |                3 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_ESR_I_reg_0[0]                                                                                                                                                                       |                5 |             13 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                            |                                                                                                                                                                                                                                                                                  |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                                                       |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                                                      |                8 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_rx/gen_lane[0].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg[0]_0[0]                                                                                                                                                                       |                3 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                            |                6 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                          |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                   |                                                                                                                                                                                                                                                                                  |                5 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_rx/gen_lane[1].i_up_rx_lane/i_cdc_status_ready/E[0]                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/up_reset_synchronizer_vector_reg[0]_0[0]                                                                                                                                                                       |                4 |             14 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/TagInvalA                                                                                                                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                7 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                               | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_0[0]                                                                                                                                                      |                6 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                       |                8 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                                                      |                9 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0         |                                                                                                                                                                                                                                                                                         | sys_rst_IBUF                                                                                                                                                                                                                                                                     |                4 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                                         |                5 |             15 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                          |                9 |             15 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                        |                8 |             15 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                              |                9 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |                4 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_sdata[15]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                5 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                       |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_0[0]                                                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count0                                                                                                                                                                                          |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                      |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                           |                3 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_edata[15]_i_1_n_0                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                          |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                        | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                           |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                6 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                     |                5 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[1]_5[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |             16 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                3 |             16 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/E[0]                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_rx_ready_int_reg_0[0]                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_ich_enb_reg_1[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_ich_enb_reg_0[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_ich_enb_reg_4[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_ich_enb_reg_5[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_ich_enb_reg_6[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_ich_enb_reg_2[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                7 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_ich_enb_reg_3[0]                                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_enb_reg_3[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_enb_reg_4[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_ch_1/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_es_7/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_ch_7/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_es_13/up_ready_int_reg_0[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_es_0/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_ch_0/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_ch_12/up_ready_int_reg_0[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                6 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_es_11/up_ready_int_reg_0[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_ch_11/up_ready_int_reg_0[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_enb_reg_2[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_ch_2/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_ch_13/up_ready_int_reg_0[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_es_1/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_es_3/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/E[0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_es_ready_int_reg[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/core_reset                                                                                                                                                                                                     |               10 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_ch_3/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_es_2/up_ready_int_reg_0[0]                                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/up_rx_ready_int_reg[0]                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_enb_reg_5[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_mdrp_es_12/up_ready_int_reg_0[0]                                                                                                                                                                                                       | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_2[0]                                                                                                                                                              |                7 |             17 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             17 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             17 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             17 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_enb_reg_0[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                    | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             17 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             17 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_enb_reg_6[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_enb_reg_1[0]                                                                                                                                                                                                                     | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                3 |             17 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                3 |             18 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                3 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                8 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                6 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0                                                                                                                                                         |                9 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                3 |             18 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                7 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                7 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                 | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                          |                7 |             18 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                5 |             19 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                      |                5 |             20 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                       |                5 |             20 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                      | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                                             |                4 |             20 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                        |               10 |             21 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_core_rst_reg/AR[0]                                                                                                                                                                       |                5 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_count_capture_s                                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/i_clock_mon/up_d_count[20]_i_1_n_0                                                                                                                                                                             |                5 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                5 |             21 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                                       |                9 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_rdata_d[31]_i_1_n_0                                                                                                                                                                            |                3 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/InputCmp                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                7 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |               14 |             22 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_run_m3                                                                                                                                                                                            | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/i_clock_mon/d_count_reset_s__0                                                                                                                                                                                 |                6 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                6 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                6 |             22 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[1]                                                                                                                                                       |               10 |             23 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                      |                7 |             23 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                  | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |               13 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                                                    |               12 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[1]_3[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                4 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |               11 |             24 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             24 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_2[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             25 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             25 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             25 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             25 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/stream_request_wanted_reg[0][0]                                                                                                                        | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_0[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_5[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               11 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                                                                            |               11 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_0                                                                                                                                                         |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]_1                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |             25 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                7 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             25 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                                          |               10 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_3                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]_2[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_ITLB.itlb_Addr_i_reg[0]_0[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                            | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                9 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                             |                9 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_1                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/MMU_I/Using_TLBS.UTLB_I/Using_TLBS.Using_Many_DTLB.dtlb_Addr_i_reg[0]_4                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0                                                                                                                                     | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |                8 |             26 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_1.AND2B1L_I1/E[0]                                                                                                                                 | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               10 |             27 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |               11 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                                                                              | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_XX_reg[0]                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                6 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_PipeRun_carry_and/MUXCY_I/Using_MMU_MEM_Read.mem_Sel_SPR_TLBHI_I_reg[0]                                                                                                                             | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_3[1]                                                                                                                                                              |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                          |                8 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             27 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |                8 |             27 |
|  spi_sdio_out_OBUF                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                                                                                                                            | i_system_wrapper/system_i/axi_uart/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                          |                7 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_9                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               15 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                4 |             28 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                9 |             29 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                5 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                5 |             30 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0[0]                                                                                                                                                  |                7 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                              |               19 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_1                                                                       |                6 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               15 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                        |               11 |             30 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/Using_Stream.clear_stream_cache_hold_reg_3[0]                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                9 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                9 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                                                       |               11 |             31 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0_2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                           |                7 |             31 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.dbg_freeze_nohalt_reg[0]                                                                                                                | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_TLBS.IF_Instr_TLB_Miss_Excep_reg[0]                                                                                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                      | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                     |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               11 |             32 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                |               12 |             32 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/status_err_statistics_cnt[31]_i_1__0_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/core_reset_vector_reg[0][0]                                                                                                                                                                               |                8 |             32 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/status_err_statistics_cnt[31]_i_2__0_n_0                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.i_rx_ctrl/core_reset_vector_reg[0][0]                                                                                                                                                                               |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                     | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                      |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/up_waddr_int_reg[8]_1[0]                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_rack_d                                                                                                                                                                                                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                |               14 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                                    | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                         |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[1]_4[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_waddr_int_reg[6]_2[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/up_rreq_d1                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               21 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/SR[0]                                                                                                                                                                                                          |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/p_1_out                                                                                                                                                                                                                    |               14 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_sysid_0/inst/up_rdata_s[31]_i_1_n_0                                                                                                                                                                                                                |               11 |             32 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                                         |               14 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                 | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                               |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                               |               20 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                  | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                               |               15 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                               |               15 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                               |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                             |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                          |               15 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1136]_i_1__2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses3.xx_access_read_miss/MUXCY_I/Read_Req                                                                                                                  | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               12 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                    |                                                                                                                                                                                                                                                                                  |                5 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_Sel_SPR_EAR_I_reg_0[0]                                                                                                                                                                       |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                                                                                                                              |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                                                                                                                              |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0                                                                                          |                6 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT/Write_Data_Valid                                                  |                                                                                                                                                                                                                                                                                  |                4 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_rack_d                                                                                                                                                                                                                           | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                 |               11 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/E[0]                                                                                                                                                                                                                                | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                                                       |                7 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Valid_Data                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.read_data_counter_reg[2]_0[0]                                                                                                           | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               15 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_Set_EIP                                                                                                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               10 |             32 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                          | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |               16 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i_reg[0]                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_awvalid_i_1_n_0                                                                                                                                                                                                                  | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                6 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0                                                                                                                                                         |               22 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle_reg[0]                                                                                                                                                                            |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                7 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               11 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               11 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_ut                                                                                                                                                                                                                               | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                5 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |               12 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_es/up_wvalid_i_1_n_0                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                7 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                        |               12 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                       |               10 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             33 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                                        | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                                |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_unshelve_reg[0]_0[0]                                                                              |                                                                                                                                                                                                                                                                                  |                9 |             33 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |               12 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |               10 |             34 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |               12 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                           |               11 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               13 |             34 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               11 |             34 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               14 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               10 |             34 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                7 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                           | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0[0]                                                                                                                                                      |                7 |             35 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[2]_6                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[4]_5                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |               11 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |               12 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][40][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                  |               10 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][52][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                                                      |               22 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][32][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |               10 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][36][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[5]_1                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][12][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[3]_2                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                7 |             36 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |               13 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[6]_4                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                            |               11 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[0]_7                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/victim_addr[1]_3                                                                                                                                       | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][24][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |               10 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][56][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][20][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][44][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][16][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_Victim_Cache.victim_cache_I1/p_15_out[0]                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/victim_addr[7]_0                                                                                                                                                                                 |                6 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][28][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][48][userdata][7]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[9].MUXCY_I/valid_Req_reg[0]                                                                                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               10 |             36 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               10 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                8 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                       |                                                                                                                                                                                                                                                                                  |               10 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               11 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                9 |             37 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                                                                         |               18 |             38 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_align_mux/SS[0]                                                                                                                                                                                |               13 |             38 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_align_mux/p_19_out                                                                                                                                                                             |               13 |             38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               10 |             38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               11 |             38 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                8 |             39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             39 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                          |               19 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_4                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               15 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               11 |             40 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               10 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[1]                                                                                                                                                       |               16 |             41 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |               11 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_axi/p_5_in                                                                                                                                                                                                                             | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |                9 |             42 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               14 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               10 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               12 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_5_in                                                                                                                                                                                                                              | i_system_wrapper/system_i/axi_sysid_0/inst/i_up_axi/p_0_in                                                                                                                                                                                                                       |                9 |             43 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_8                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               15 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_6                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               14 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/victim_valid_old_data                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               11 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[0]                                                                                                                                                       |               14 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/p_5_in                                                                                                                                                                                                                   | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |               16 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                                       |               22 |             44 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               11 |             45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                                                         |               26 |             45 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[0]                                                                                                                                                                                 |               17 |             46 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_1                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               13 |             47 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               | i_system_wrapper/system_i/sys_mb_debug/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               11 |             47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/SR[1]                                                                                                                                                                                 |               13 |             47 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/core_cfg_transfer_en                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               14 |             47 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_common/Q[0]                                                                                                                                                                                                           |               21 |             48 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[1].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx/inst/mode_8b10b.gen_lane[0].i_lane/i_ilas_monitor/ilas_config_valid_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             48 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                            |               42 |             48 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               13 |             49 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               19 |             49 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               11 |             49 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                         |               21 |             50 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_5                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               17 |             51 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               15 |             54 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |                7 |             56 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_core/i_deframer/g_xcvr_if[0].i_xcvr_if/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               17 |             56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_10                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               25 |             56 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                            | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               12 |             57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               19 |             57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_3                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               19 |             57 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               17 |             59 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               15 |             59 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               20 |             59 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/MUXCY_I/lopt_7                                                                                                    | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               18 |             60 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                                                                           |               28 |             63 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                                            |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               30 |             63 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               16 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/phy_rddata_en_r1_reg_0                                                                                    |                                                                                                                                                                                                                                                                                  |               18 |             64 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               16 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr_reg[2]_0                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_axi/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               22 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                               |                                                                                                                                                                                                                                                                                  |               15 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                   |               15 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |               23 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                            |                                                                                                                                                                                                                                                                                  |               14 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                            |                                                                                                                                                                                                                                                                                  |               14 |             64 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               13 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               17 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_2                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               29 |             65 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                     | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                     |               16 |             65 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                         |               33 |             66 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN_7                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               28 |             66 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             72 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             72 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                                  |                9 |             72 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               31 |             74 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               29 |             75 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0_repN                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               29 |             78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               21 |             78 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             79 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             80 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                                                                                                  |               10 |             80 |
|  i_system_wrapper/system_i/sys_mb_debug/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                                               |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               27 |             83 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               28 |             91 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_out/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |               29 |             92 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         | i_system_wrapper/system_i/axi_ad9250_jesd/rx_axi/inst/i_up_rx/i_cdc_status/i_sync_in/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |               32 |             93 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                                  |               12 |             96 |
|  spi_sdio_out_OBUF                                                                                                                                 | i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               28 |            103 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                  |                                                                                                                                                                                                                                                                                  |               13 |            104 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                              |                                                                                                                                                                                                                                                                                  |               14 |            112 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_core/inst/i_adc_jesd204/i_regmap/i_up_adc_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                           |               43 |            116 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[19]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |               16 |            128 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                            |               52 |            128 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_gpio/U0/bus2ip_reset                                                                                                                                                                                                                               |               54 |            131 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                                 |               39 |            132 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[1].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               58 |            184 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[9].OF_Piperun_Stage/MUXCY_I/lopt_4                                                                                                                                                            | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |              102 |            257 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/sys_mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |              215 |            449 |
|  i_system_wrapper/system_i/util_fmcjesdadc1_xcvr/inst/i_xch_0/rx_out_clk_0                                                                         |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |              160 |            490 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |              130 |            512 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1570]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |              111 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |              106 |            513 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |              163 |            537 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |              135 |            537 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/rd_addrb_incr                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |               96 |            540 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2112]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |              119 |            576 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |              116 |            576 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |              169 |            576 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_rd_addrb/rd_addrb_incr                                                                             | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |              110 |            597 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/E[0]                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |              154 |            598 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_rd_addrb/E[0]                                                                                      | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                      |              155 |            598 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rd_buf_indx.ram_init_done_r_lcl_reg                                                                                                       |                                                                                                                                                                                                                                                                                  |               86 |            688 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |               89 |            712 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |               89 |            712 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |               90 |            720 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         | i_system_wrapper/system_i/axi_ad9250_xcvr/inst/i_up/p_0_in                                                                                                                                                                                                                       |              245 |            751 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               96 |            768 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    | i_system_wrapper/system_i/axi_mem_interconnect/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |               99 |            792 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |               99 |            792 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          | i_system_wrapper/system_i/axi_mem_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                                                                  |               99 |            792 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/ui_addn_clk_0                                          |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |              456 |           1295 |
|  spi_sdio_out_OBUF                                                                                                                                 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |              502 |           1854 |
|  i_system_wrapper/system_i/axi_ddr_cntrl/u_system_axi_ddr_cntrl_0_mig/u_ddr3_infrastructure/CLK                                                    |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |             1573 |           5271 |
+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


