// ==============================================================
// Generated by Vitis HLS v2024.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="system_top_system_top,hls_ip_2024_2_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.510000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=36,HLS_SYN_DSP=0,HLS_SYN_FF=16628,HLS_SYN_LUT=18301,HLS_VERSION=2024_2_2}" *)

module system_top (
        data_in_dout,
        data_in_empty_n,
        data_in_read,
        corrected_out_din,
        corrected_out_full_n,
        corrected_out_write,
        coarseFreqOff_out_din,
        coarseFreqOff_out_full_n,
        coarseFreqOff_out_write,
        fineFreqOff_out_din,
        fineFreqOff_out_full_n,
        fineFreqOff_out_write,
        num_samples,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle
);


input  [31:0] data_in_dout;
input   data_in_empty_n;
output   data_in_read;
output  [31:0] corrected_out_din;
input   corrected_out_full_n;
output   corrected_out_write;
output  [31:0] coarseFreqOff_out_din;
input   coarseFreqOff_out_full_n;
output   coarseFreqOff_out_write;
output  [31:0] fineFreqOff_out_din;
input   fineFreqOff_out_full_n;
output   fineFreqOff_out_write;
input  [31:0] num_samples;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    Block_entry_proc_U0_ap_start;
wire    Block_entry_proc_U0_ap_done;
wire    Block_entry_proc_U0_ap_continue;
wire    Block_entry_proc_U0_ap_idle;
wire    Block_entry_proc_U0_ap_ready;
wire   [31:0] Block_entry_proc_U0_ap_return;
wire    add_loc_c2_channel_full_n;
wire    module0_prefilter_U0_ap_start;
wire    module0_prefilter_U0_ap_done;
wire    module0_prefilter_U0_ap_continue;
wire    module0_prefilter_U0_ap_idle;
wire    module0_prefilter_U0_ap_ready;
wire    module0_prefilter_U0_start_out;
wire    module0_prefilter_U0_start_write;
wire    module0_prefilter_U0_data_in_read;
wire   [31:0] module0_prefilter_U0_m0_to_m1_data_din;
wire    module0_prefilter_U0_m0_to_m1_data_write;
wire   [15:0] module0_prefilter_U0_m0_filteredLen_din;
wire    module0_prefilter_U0_m0_filteredLen_write;
wire    consume_filteredLen_U0_ap_start;
wire    consume_filteredLen_U0_ap_done;
wire    consume_filteredLen_U0_ap_continue;
wire    consume_filteredLen_U0_ap_idle;
wire    consume_filteredLen_U0_ap_ready;
wire    consume_filteredLen_U0_m0_filteredLen_read;
wire    module1_packet_detect_U0_ap_start;
wire    module1_packet_detect_U0_ap_done;
wire    module1_packet_detect_U0_ap_continue;
wire    module1_packet_detect_U0_ap_idle;
wire    module1_packet_detect_U0_ap_ready;
wire    module1_packet_detect_U0_start_out;
wire    module1_packet_detect_U0_start_write;
wire    module1_packet_detect_U0_m0_to_m1_data_read;
wire   [31:0] module1_packet_detect_U0_m1_to_m2_data_din;
wire    module1_packet_detect_U0_m1_to_m2_data_write;
wire   [31:0] module1_packet_detect_U0_m1_to_m2_data_num_data_valid;
wire   [31:0] module1_packet_detect_U0_m1_to_m2_data_fifo_cap;
wire   [15:0] module1_packet_detect_U0_m1_startOffset_din;
wire    module1_packet_detect_U0_m1_startOffset_write;
wire   [31:0] module1_packet_detect_U0_m1_startOffset_num_data_valid;
wire   [31:0] module1_packet_detect_U0_m1_startOffset_fifo_cap;
wire   [31:0] module1_packet_detect_U0_add_loc_c1_din;
wire    module1_packet_detect_U0_add_loc_c1_write;
wire    module2_coarse_cfo_U0_ap_start;
wire    module2_coarse_cfo_U0_start_full_n;
wire    module2_coarse_cfo_U0_ap_done;
wire    module2_coarse_cfo_U0_ap_continue;
wire    module2_coarse_cfo_U0_ap_idle;
wire    module2_coarse_cfo_U0_ap_ready;
wire    module2_coarse_cfo_U0_start_out;
wire    module2_coarse_cfo_U0_start_write;
wire    module2_coarse_cfo_U0_m1_to_m2_data_read;
wire    module2_coarse_cfo_U0_m1_startOffset_read;
wire   [31:0] module2_coarse_cfo_U0_m2_search_buffer_din;
wire    module2_coarse_cfo_U0_m2_search_buffer_write;
wire   [31:0] module2_coarse_cfo_U0_m2_coarseFreqOff_din;
wire    module2_coarse_cfo_U0_m2_coarseFreqOff_write;
wire   [15:0] module2_coarse_cfo_U0_m2_searchBufferLen_din;
wire    module2_coarse_cfo_U0_m2_searchBufferLen_write;
wire   [31:0] module2_coarse_cfo_U0_m2_to_m4_data_din;
wire    module2_coarse_cfo_U0_m2_to_m4_data_write;
wire   [15:0] module2_coarse_cfo_U0_m2_to_m4_startOffset_din;
wire    module2_coarse_cfo_U0_m2_to_m4_startOffset_write;
wire    module2_coarse_cfo_U0_add_loc_read;
wire   [31:0] module2_coarse_cfo_U0_add_loc_c_din;
wire    module2_coarse_cfo_U0_add_loc_c_write;
wire    consume_searchBufferLen_U0_ap_start;
wire    consume_searchBufferLen_U0_ap_done;
wire    consume_searchBufferLen_U0_ap_continue;
wire    consume_searchBufferLen_U0_ap_idle;
wire    consume_searchBufferLen_U0_ap_ready;
wire    consume_searchBufferLen_U0_m2_searchBufferLen_read;
wire    module3_fine_sync_U0_m2_search_buffer_read;
wire   [15:0] module3_fine_sync_U0_m3_fineOffset_din;
wire    module3_fine_sync_U0_m3_fineOffset_write;
wire    module3_fine_sync_U0_ap_start;
wire    module3_fine_sync_U0_ap_done;
wire    module3_fine_sync_U0_ap_ready;
wire    module3_fine_sync_U0_ap_idle;
wire    module3_fine_sync_U0_ap_continue;
wire    module4_fine_cfo_apply_U0_ap_start;
wire    module4_fine_cfo_apply_U0_ap_done;
wire    module4_fine_cfo_apply_U0_ap_continue;
wire    module4_fine_cfo_apply_U0_ap_idle;
wire    module4_fine_cfo_apply_U0_ap_ready;
wire    module4_fine_cfo_apply_U0_m2_to_m4_data_read;
wire    module4_fine_cfo_apply_U0_m2_to_m4_startOffset_read;
wire    module4_fine_cfo_apply_U0_m3_fineOffset_read;
wire   [31:0] module4_fine_cfo_apply_U0_corrected_out_din;
wire    module4_fine_cfo_apply_U0_corrected_out_write;
wire   [31:0] module4_fine_cfo_apply_U0_fineFreqOff_out_din;
wire    module4_fine_cfo_apply_U0_fineFreqOff_out_write;
wire    module4_fine_cfo_apply_U0_add_loc_read;
wire    forward_coarseFreqOff_U0_ap_start;
wire    forward_coarseFreqOff_U0_ap_done;
wire    forward_coarseFreqOff_U0_ap_continue;
wire    forward_coarseFreqOff_U0_ap_idle;
wire    forward_coarseFreqOff_U0_ap_ready;
wire    forward_coarseFreqOff_U0_m2_coarseFreqOff_read;
wire   [31:0] forward_coarseFreqOff_U0_coarseFreqOff_out_din;
wire    forward_coarseFreqOff_U0_coarseFreqOff_out_write;
wire   [31:0] add_loc_c2_channel_dout;
wire    add_loc_c2_channel_empty_n;
wire   [2:0] add_loc_c2_channel_num_data_valid;
wire   [2:0] add_loc_c2_channel_fifo_cap;
wire    m0_to_m1_data_full_n;
wire   [31:0] m0_to_m1_data_dout;
wire    m0_to_m1_data_empty_n;
wire   [6:0] m0_to_m1_data_num_data_valid;
wire   [6:0] m0_to_m1_data_fifo_cap;
wire    m0_filteredLen_full_n;
wire   [15:0] m0_filteredLen_dout;
wire    m0_filteredLen_empty_n;
wire   [2:0] m0_filteredLen_num_data_valid;
wire   [2:0] m0_filteredLen_fifo_cap;
wire    m1_to_m2_data_full_n;
wire   [31:0] m1_to_m2_data_dout;
wire    m1_to_m2_data_empty_n;
wire   [6:0] m1_to_m2_data_num_data_valid;
wire   [6:0] m1_to_m2_data_fifo_cap;
wire    m1_startOffset_full_n;
wire   [15:0] m1_startOffset_dout;
wire    m1_startOffset_empty_n;
wire   [2:0] m1_startOffset_num_data_valid;
wire   [2:0] m1_startOffset_fifo_cap;
wire    add_loc_c1_full_n;
wire   [31:0] add_loc_c1_dout;
wire    add_loc_c1_empty_n;
wire   [2:0] add_loc_c1_num_data_valid;
wire   [2:0] add_loc_c1_fifo_cap;
wire    m2_search_buffer_full_n;
wire   [31:0] m2_search_buffer_dout;
wire    m2_search_buffer_empty_n;
wire   [10:0] m2_search_buffer_num_data_valid;
wire   [10:0] m2_search_buffer_fifo_cap;
wire    m2_coarseFreqOff_full_n;
wire   [31:0] m2_coarseFreqOff_dout;
wire    m2_coarseFreqOff_empty_n;
wire   [2:0] m2_coarseFreqOff_num_data_valid;
wire   [2:0] m2_coarseFreqOff_fifo_cap;
wire    m2_searchBufferLen_full_n;
wire   [15:0] m2_searchBufferLen_dout;
wire    m2_searchBufferLen_empty_n;
wire   [2:0] m2_searchBufferLen_num_data_valid;
wire   [2:0] m2_searchBufferLen_fifo_cap;
wire    m2_to_m4_data_full_n;
wire   [31:0] m2_to_m4_data_dout;
wire    m2_to_m4_data_empty_n;
wire   [11:0] m2_to_m4_data_num_data_valid;
wire   [11:0] m2_to_m4_data_fifo_cap;
wire    m2_to_m4_startOffset_full_n;
wire   [15:0] m2_to_m4_startOffset_dout;
wire    m2_to_m4_startOffset_empty_n;
wire   [2:0] m2_to_m4_startOffset_num_data_valid;
wire   [2:0] m2_to_m4_startOffset_fifo_cap;
wire    add_loc_c_full_n;
wire   [31:0] add_loc_c_dout;
wire    add_loc_c_empty_n;
wire   [2:0] add_loc_c_num_data_valid;
wire   [2:0] add_loc_c_fifo_cap;
wire    m3_fineOffset_full_n;
wire   [15:0] m3_fineOffset_dout;
wire    m3_fineOffset_empty_n;
wire   [2:0] m3_fineOffset_num_data_valid;
wire   [2:0] m3_fineOffset_fifo_cap;
wire    ap_sync_done;
wire    ap_sync_ready;
reg    ap_sync_reg_Block_entry_proc_U0_ap_ready;
wire    ap_sync_Block_entry_proc_U0_ap_ready;
reg    ap_sync_reg_module0_prefilter_U0_ap_ready;
wire    ap_sync_module0_prefilter_U0_ap_ready;
wire   [0:0] start_for_consume_filteredLen_U0_din;
wire    start_for_consume_filteredLen_U0_full_n;
wire   [0:0] start_for_consume_filteredLen_U0_dout;
wire    start_for_consume_filteredLen_U0_empty_n;
wire   [0:0] start_for_module2_coarse_cfo_U0_din;
wire    start_for_module2_coarse_cfo_U0_full_n;
wire   [0:0] start_for_module2_coarse_cfo_U0_dout;
wire    start_for_module2_coarse_cfo_U0_empty_n;
wire   [0:0] start_for_consume_searchBufferLen_U0_din;
wire    start_for_consume_searchBufferLen_U0_full_n;
wire   [0:0] start_for_consume_searchBufferLen_U0_dout;
wire    start_for_consume_searchBufferLen_U0_empty_n;
wire   [0:0] start_for_module3_fine_sync_U0_din;
wire    start_for_module3_fine_sync_U0_full_n;
wire   [0:0] start_for_module3_fine_sync_U0_dout;
wire    start_for_module3_fine_sync_U0_empty_n;
wire   [0:0] start_for_module4_fine_cfo_apply_U0_din;
wire    start_for_module4_fine_cfo_apply_U0_full_n;
wire   [0:0] start_for_module4_fine_cfo_apply_U0_dout;
wire    start_for_module4_fine_cfo_apply_U0_empty_n;
wire   [0:0] start_for_forward_coarseFreqOff_U0_din;
wire    start_for_forward_coarseFreqOff_U0_full_n;
wire   [0:0] start_for_forward_coarseFreqOff_U0_dout;
wire    start_for_forward_coarseFreqOff_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_Block_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_module0_prefilter_U0_ap_ready = 1'b0;
end

system_top_Block_entry_proc Block_entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Block_entry_proc_U0_ap_start),
    .ap_done(Block_entry_proc_U0_ap_done),
    .ap_continue(Block_entry_proc_U0_ap_continue),
    .ap_idle(Block_entry_proc_U0_ap_idle),
    .ap_ready(Block_entry_proc_U0_ap_ready),
    .num_samples(num_samples),
    .ap_return(Block_entry_proc_U0_ap_return)
);

system_top_module0_prefilter module0_prefilter_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(module0_prefilter_U0_ap_start),
    .start_full_n(start_for_consume_filteredLen_U0_full_n),
    .ap_done(module0_prefilter_U0_ap_done),
    .ap_continue(module0_prefilter_U0_ap_continue),
    .ap_idle(module0_prefilter_U0_ap_idle),
    .ap_ready(module0_prefilter_U0_ap_ready),
    .start_out(module0_prefilter_U0_start_out),
    .start_write(module0_prefilter_U0_start_write),
    .data_in_dout(data_in_dout),
    .data_in_empty_n(data_in_empty_n),
    .data_in_read(module0_prefilter_U0_data_in_read),
    .m0_to_m1_data_din(module0_prefilter_U0_m0_to_m1_data_din),
    .m0_to_m1_data_full_n(m0_to_m1_data_full_n),
    .m0_to_m1_data_write(module0_prefilter_U0_m0_to_m1_data_write),
    .m0_to_m1_data_num_data_valid(m0_to_m1_data_num_data_valid),
    .m0_to_m1_data_fifo_cap(m0_to_m1_data_fifo_cap),
    .m0_filteredLen_din(module0_prefilter_U0_m0_filteredLen_din),
    .m0_filteredLen_full_n(m0_filteredLen_full_n),
    .m0_filteredLen_write(module0_prefilter_U0_m0_filteredLen_write),
    .m0_filteredLen_num_data_valid(m0_filteredLen_num_data_valid),
    .m0_filteredLen_fifo_cap(m0_filteredLen_fifo_cap),
    .num_samples(num_samples)
);

system_top_consume_filteredLen consume_filteredLen_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(consume_filteredLen_U0_ap_start),
    .ap_done(consume_filteredLen_U0_ap_done),
    .ap_continue(consume_filteredLen_U0_ap_continue),
    .ap_idle(consume_filteredLen_U0_ap_idle),
    .ap_ready(consume_filteredLen_U0_ap_ready),
    .m0_filteredLen_dout(m0_filteredLen_dout),
    .m0_filteredLen_empty_n(m0_filteredLen_empty_n),
    .m0_filteredLen_read(consume_filteredLen_U0_m0_filteredLen_read),
    .m0_filteredLen_num_data_valid(m0_filteredLen_num_data_valid),
    .m0_filteredLen_fifo_cap(m0_filteredLen_fifo_cap)
);

system_top_module1_packet_detect module1_packet_detect_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(module1_packet_detect_U0_ap_start),
    .start_full_n(start_for_module2_coarse_cfo_U0_full_n),
    .ap_done(module1_packet_detect_U0_ap_done),
    .ap_continue(module1_packet_detect_U0_ap_continue),
    .ap_idle(module1_packet_detect_U0_ap_idle),
    .ap_ready(module1_packet_detect_U0_ap_ready),
    .start_out(module1_packet_detect_U0_start_out),
    .start_write(module1_packet_detect_U0_start_write),
    .m0_to_m1_data_dout(m0_to_m1_data_dout),
    .m0_to_m1_data_empty_n(m0_to_m1_data_empty_n),
    .m0_to_m1_data_read(module1_packet_detect_U0_m0_to_m1_data_read),
    .m0_to_m1_data_num_data_valid(m0_to_m1_data_num_data_valid),
    .m0_to_m1_data_fifo_cap(m0_to_m1_data_fifo_cap),
    .m1_to_m2_data_din(module1_packet_detect_U0_m1_to_m2_data_din),
    .m1_to_m2_data_full_n(m1_to_m2_data_full_n),
    .m1_to_m2_data_write(module1_packet_detect_U0_m1_to_m2_data_write),
    .m1_to_m2_data_num_data_valid(module1_packet_detect_U0_m1_to_m2_data_num_data_valid),
    .m1_to_m2_data_fifo_cap(module1_packet_detect_U0_m1_to_m2_data_fifo_cap),
    .m1_startOffset_din(module1_packet_detect_U0_m1_startOffset_din),
    .m1_startOffset_full_n(m1_startOffset_full_n),
    .m1_startOffset_write(module1_packet_detect_U0_m1_startOffset_write),
    .m1_startOffset_num_data_valid(module1_packet_detect_U0_m1_startOffset_num_data_valid),
    .m1_startOffset_fifo_cap(module1_packet_detect_U0_m1_startOffset_fifo_cap),
    .p_read(add_loc_c2_channel_dout),
    .add_loc_c1_din(module1_packet_detect_U0_add_loc_c1_din),
    .add_loc_c1_full_n(add_loc_c1_full_n),
    .add_loc_c1_write(module1_packet_detect_U0_add_loc_c1_write),
    .add_loc_c1_num_data_valid(add_loc_c1_num_data_valid),
    .add_loc_c1_fifo_cap(add_loc_c1_fifo_cap)
);

system_top_module2_coarse_cfo module2_coarse_cfo_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(module2_coarse_cfo_U0_ap_start),
    .start_full_n(module2_coarse_cfo_U0_start_full_n),
    .ap_done(module2_coarse_cfo_U0_ap_done),
    .ap_continue(module2_coarse_cfo_U0_ap_continue),
    .ap_idle(module2_coarse_cfo_U0_ap_idle),
    .ap_ready(module2_coarse_cfo_U0_ap_ready),
    .start_out(module2_coarse_cfo_U0_start_out),
    .start_write(module2_coarse_cfo_U0_start_write),
    .m1_to_m2_data_dout(m1_to_m2_data_dout),
    .m1_to_m2_data_empty_n(m1_to_m2_data_empty_n),
    .m1_to_m2_data_read(module2_coarse_cfo_U0_m1_to_m2_data_read),
    .m1_to_m2_data_num_data_valid(m1_to_m2_data_num_data_valid),
    .m1_to_m2_data_fifo_cap(m1_to_m2_data_fifo_cap),
    .m1_startOffset_dout(m1_startOffset_dout),
    .m1_startOffset_empty_n(m1_startOffset_empty_n),
    .m1_startOffset_read(module2_coarse_cfo_U0_m1_startOffset_read),
    .m1_startOffset_num_data_valid(m1_startOffset_num_data_valid),
    .m1_startOffset_fifo_cap(m1_startOffset_fifo_cap),
    .m2_search_buffer_din(module2_coarse_cfo_U0_m2_search_buffer_din),
    .m2_search_buffer_full_n(m2_search_buffer_full_n),
    .m2_search_buffer_write(module2_coarse_cfo_U0_m2_search_buffer_write),
    .m2_search_buffer_num_data_valid(m2_search_buffer_num_data_valid),
    .m2_search_buffer_fifo_cap(m2_search_buffer_fifo_cap),
    .m2_coarseFreqOff_din(module2_coarse_cfo_U0_m2_coarseFreqOff_din),
    .m2_coarseFreqOff_full_n(m2_coarseFreqOff_full_n),
    .m2_coarseFreqOff_write(module2_coarse_cfo_U0_m2_coarseFreqOff_write),
    .m2_coarseFreqOff_num_data_valid(m2_coarseFreqOff_num_data_valid),
    .m2_coarseFreqOff_fifo_cap(m2_coarseFreqOff_fifo_cap),
    .m2_searchBufferLen_din(module2_coarse_cfo_U0_m2_searchBufferLen_din),
    .m2_searchBufferLen_full_n(m2_searchBufferLen_full_n),
    .m2_searchBufferLen_write(module2_coarse_cfo_U0_m2_searchBufferLen_write),
    .m2_searchBufferLen_num_data_valid(m2_searchBufferLen_num_data_valid),
    .m2_searchBufferLen_fifo_cap(m2_searchBufferLen_fifo_cap),
    .m2_to_m4_data_din(module2_coarse_cfo_U0_m2_to_m4_data_din),
    .m2_to_m4_data_full_n(m2_to_m4_data_full_n),
    .m2_to_m4_data_write(module2_coarse_cfo_U0_m2_to_m4_data_write),
    .m2_to_m4_data_num_data_valid(m2_to_m4_data_num_data_valid),
    .m2_to_m4_data_fifo_cap(m2_to_m4_data_fifo_cap),
    .m2_to_m4_startOffset_din(module2_coarse_cfo_U0_m2_to_m4_startOffset_din),
    .m2_to_m4_startOffset_full_n(m2_to_m4_startOffset_full_n),
    .m2_to_m4_startOffset_write(module2_coarse_cfo_U0_m2_to_m4_startOffset_write),
    .m2_to_m4_startOffset_num_data_valid(m2_to_m4_startOffset_num_data_valid),
    .m2_to_m4_startOffset_fifo_cap(m2_to_m4_startOffset_fifo_cap),
    .add_loc_dout(add_loc_c1_dout),
    .add_loc_empty_n(add_loc_c1_empty_n),
    .add_loc_read(module2_coarse_cfo_U0_add_loc_read),
    .add_loc_num_data_valid(add_loc_c1_num_data_valid),
    .add_loc_fifo_cap(add_loc_c1_fifo_cap),
    .add_loc_c_din(module2_coarse_cfo_U0_add_loc_c_din),
    .add_loc_c_full_n(add_loc_c_full_n),
    .add_loc_c_write(module2_coarse_cfo_U0_add_loc_c_write),
    .add_loc_c_num_data_valid(add_loc_c_num_data_valid),
    .add_loc_c_fifo_cap(add_loc_c_fifo_cap)
);

system_top_consume_searchBufferLen consume_searchBufferLen_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(consume_searchBufferLen_U0_ap_start),
    .ap_done(consume_searchBufferLen_U0_ap_done),
    .ap_continue(consume_searchBufferLen_U0_ap_continue),
    .ap_idle(consume_searchBufferLen_U0_ap_idle),
    .ap_ready(consume_searchBufferLen_U0_ap_ready),
    .m2_searchBufferLen_dout(m2_searchBufferLen_dout),
    .m2_searchBufferLen_empty_n(m2_searchBufferLen_empty_n),
    .m2_searchBufferLen_read(consume_searchBufferLen_U0_m2_searchBufferLen_read),
    .m2_searchBufferLen_num_data_valid(m2_searchBufferLen_num_data_valid),
    .m2_searchBufferLen_fifo_cap(m2_searchBufferLen_fifo_cap)
);

system_top_module3_fine_sync module3_fine_sync_U0(
    .m2_search_buffer_dout(m2_search_buffer_dout),
    .m2_search_buffer_empty_n(m2_search_buffer_empty_n),
    .m2_search_buffer_read(module3_fine_sync_U0_m2_search_buffer_read),
    .m3_fineOffset_din(module3_fine_sync_U0_m3_fineOffset_din),
    .m3_fineOffset_full_n(m3_fineOffset_full_n),
    .m3_fineOffset_write(module3_fine_sync_U0_m3_fineOffset_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(module3_fine_sync_U0_ap_start),
    .ap_done(module3_fine_sync_U0_ap_done),
    .ap_ready(module3_fine_sync_U0_ap_ready),
    .ap_idle(module3_fine_sync_U0_ap_idle),
    .ap_continue(module3_fine_sync_U0_ap_continue)
);

system_top_module4_fine_cfo_apply module4_fine_cfo_apply_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(module4_fine_cfo_apply_U0_ap_start),
    .ap_done(module4_fine_cfo_apply_U0_ap_done),
    .ap_continue(module4_fine_cfo_apply_U0_ap_continue),
    .ap_idle(module4_fine_cfo_apply_U0_ap_idle),
    .ap_ready(module4_fine_cfo_apply_U0_ap_ready),
    .m2_to_m4_data_dout(m2_to_m4_data_dout),
    .m2_to_m4_data_empty_n(m2_to_m4_data_empty_n),
    .m2_to_m4_data_read(module4_fine_cfo_apply_U0_m2_to_m4_data_read),
    .m2_to_m4_data_num_data_valid(m2_to_m4_data_num_data_valid),
    .m2_to_m4_data_fifo_cap(m2_to_m4_data_fifo_cap),
    .m2_to_m4_startOffset_dout(m2_to_m4_startOffset_dout),
    .m2_to_m4_startOffset_empty_n(m2_to_m4_startOffset_empty_n),
    .m2_to_m4_startOffset_read(module4_fine_cfo_apply_U0_m2_to_m4_startOffset_read),
    .m2_to_m4_startOffset_num_data_valid(m2_to_m4_startOffset_num_data_valid),
    .m2_to_m4_startOffset_fifo_cap(m2_to_m4_startOffset_fifo_cap),
    .m3_fineOffset_dout(m3_fineOffset_dout),
    .m3_fineOffset_empty_n(m3_fineOffset_empty_n),
    .m3_fineOffset_read(module4_fine_cfo_apply_U0_m3_fineOffset_read),
    .m3_fineOffset_num_data_valid(m3_fineOffset_num_data_valid),
    .m3_fineOffset_fifo_cap(m3_fineOffset_fifo_cap),
    .corrected_out_din(module4_fine_cfo_apply_U0_corrected_out_din),
    .corrected_out_full_n(corrected_out_full_n),
    .corrected_out_write(module4_fine_cfo_apply_U0_corrected_out_write),
    .fineFreqOff_out_din(module4_fine_cfo_apply_U0_fineFreqOff_out_din),
    .fineFreqOff_out_full_n(fineFreqOff_out_full_n),
    .fineFreqOff_out_write(module4_fine_cfo_apply_U0_fineFreqOff_out_write),
    .add_loc_dout(add_loc_c_dout),
    .add_loc_empty_n(add_loc_c_empty_n),
    .add_loc_read(module4_fine_cfo_apply_U0_add_loc_read),
    .add_loc_num_data_valid(add_loc_c_num_data_valid),
    .add_loc_fifo_cap(add_loc_c_fifo_cap)
);

system_top_forward_coarseFreqOff forward_coarseFreqOff_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(forward_coarseFreqOff_U0_ap_start),
    .ap_done(forward_coarseFreqOff_U0_ap_done),
    .ap_continue(forward_coarseFreqOff_U0_ap_continue),
    .ap_idle(forward_coarseFreqOff_U0_ap_idle),
    .ap_ready(forward_coarseFreqOff_U0_ap_ready),
    .m2_coarseFreqOff_dout(m2_coarseFreqOff_dout),
    .m2_coarseFreqOff_empty_n(m2_coarseFreqOff_empty_n),
    .m2_coarseFreqOff_read(forward_coarseFreqOff_U0_m2_coarseFreqOff_read),
    .m2_coarseFreqOff_num_data_valid(m2_coarseFreqOff_num_data_valid),
    .m2_coarseFreqOff_fifo_cap(m2_coarseFreqOff_fifo_cap),
    .coarseFreqOff_out_din(forward_coarseFreqOff_U0_coarseFreqOff_out_din),
    .coarseFreqOff_out_full_n(coarseFreqOff_out_full_n),
    .coarseFreqOff_out_write(forward_coarseFreqOff_U0_coarseFreqOff_out_write)
);

system_top_fifo_w32_d2_S add_loc_c2_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Block_entry_proc_U0_ap_return),
    .if_full_n(add_loc_c2_channel_full_n),
    .if_write(Block_entry_proc_U0_ap_done),
    .if_dout(add_loc_c2_channel_dout),
    .if_empty_n(add_loc_c2_channel_empty_n),
    .if_read(module1_packet_detect_U0_ap_ready),
    .if_num_data_valid(add_loc_c2_channel_num_data_valid),
    .if_fifo_cap(add_loc_c2_channel_fifo_cap)
);

system_top_fifo_w32_d64_A m0_to_m1_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module0_prefilter_U0_m0_to_m1_data_din),
    .if_full_n(m0_to_m1_data_full_n),
    .if_write(module0_prefilter_U0_m0_to_m1_data_write),
    .if_dout(m0_to_m1_data_dout),
    .if_empty_n(m0_to_m1_data_empty_n),
    .if_read(module1_packet_detect_U0_m0_to_m1_data_read),
    .if_num_data_valid(m0_to_m1_data_num_data_valid),
    .if_fifo_cap(m0_to_m1_data_fifo_cap)
);

system_top_fifo_w16_d4_S m0_filteredLen_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module0_prefilter_U0_m0_filteredLen_din),
    .if_full_n(m0_filteredLen_full_n),
    .if_write(module0_prefilter_U0_m0_filteredLen_write),
    .if_dout(m0_filteredLen_dout),
    .if_empty_n(m0_filteredLen_empty_n),
    .if_read(consume_filteredLen_U0_m0_filteredLen_read),
    .if_num_data_valid(m0_filteredLen_num_data_valid),
    .if_fifo_cap(m0_filteredLen_fifo_cap)
);

system_top_fifo_w32_d64_A m1_to_m2_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module1_packet_detect_U0_m1_to_m2_data_din),
    .if_full_n(m1_to_m2_data_full_n),
    .if_write(module1_packet_detect_U0_m1_to_m2_data_write),
    .if_dout(m1_to_m2_data_dout),
    .if_empty_n(m1_to_m2_data_empty_n),
    .if_read(module2_coarse_cfo_U0_m1_to_m2_data_read),
    .if_num_data_valid(m1_to_m2_data_num_data_valid),
    .if_fifo_cap(m1_to_m2_data_fifo_cap)
);

system_top_fifo_w16_d4_S m1_startOffset_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module1_packet_detect_U0_m1_startOffset_din),
    .if_full_n(m1_startOffset_full_n),
    .if_write(module1_packet_detect_U0_m1_startOffset_write),
    .if_dout(m1_startOffset_dout),
    .if_empty_n(m1_startOffset_empty_n),
    .if_read(module2_coarse_cfo_U0_m1_startOffset_read),
    .if_num_data_valid(m1_startOffset_num_data_valid),
    .if_fifo_cap(m1_startOffset_fifo_cap)
);

system_top_fifo_w32_d2_S add_loc_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module1_packet_detect_U0_add_loc_c1_din),
    .if_full_n(add_loc_c1_full_n),
    .if_write(module1_packet_detect_U0_add_loc_c1_write),
    .if_dout(add_loc_c1_dout),
    .if_empty_n(add_loc_c1_empty_n),
    .if_read(module2_coarse_cfo_U0_add_loc_read),
    .if_num_data_valid(add_loc_c1_num_data_valid),
    .if_fifo_cap(add_loc_c1_fifo_cap)
);

system_top_fifo_w32_d1024_A m2_search_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module2_coarse_cfo_U0_m2_search_buffer_din),
    .if_full_n(m2_search_buffer_full_n),
    .if_write(module2_coarse_cfo_U0_m2_search_buffer_write),
    .if_dout(m2_search_buffer_dout),
    .if_empty_n(m2_search_buffer_empty_n),
    .if_read(module3_fine_sync_U0_m2_search_buffer_read),
    .if_num_data_valid(m2_search_buffer_num_data_valid),
    .if_fifo_cap(m2_search_buffer_fifo_cap)
);

system_top_fifo_w32_d4_S m2_coarseFreqOff_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module2_coarse_cfo_U0_m2_coarseFreqOff_din),
    .if_full_n(m2_coarseFreqOff_full_n),
    .if_write(module2_coarse_cfo_U0_m2_coarseFreqOff_write),
    .if_dout(m2_coarseFreqOff_dout),
    .if_empty_n(m2_coarseFreqOff_empty_n),
    .if_read(forward_coarseFreqOff_U0_m2_coarseFreqOff_read),
    .if_num_data_valid(m2_coarseFreqOff_num_data_valid),
    .if_fifo_cap(m2_coarseFreqOff_fifo_cap)
);

system_top_fifo_w16_d4_S m2_searchBufferLen_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module2_coarse_cfo_U0_m2_searchBufferLen_din),
    .if_full_n(m2_searchBufferLen_full_n),
    .if_write(module2_coarse_cfo_U0_m2_searchBufferLen_write),
    .if_dout(m2_searchBufferLen_dout),
    .if_empty_n(m2_searchBufferLen_empty_n),
    .if_read(consume_searchBufferLen_U0_m2_searchBufferLen_read),
    .if_num_data_valid(m2_searchBufferLen_num_data_valid),
    .if_fifo_cap(m2_searchBufferLen_fifo_cap)
);

system_top_fifo_w32_d2048_A m2_to_m4_data_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module2_coarse_cfo_U0_m2_to_m4_data_din),
    .if_full_n(m2_to_m4_data_full_n),
    .if_write(module2_coarse_cfo_U0_m2_to_m4_data_write),
    .if_dout(m2_to_m4_data_dout),
    .if_empty_n(m2_to_m4_data_empty_n),
    .if_read(module4_fine_cfo_apply_U0_m2_to_m4_data_read),
    .if_num_data_valid(m2_to_m4_data_num_data_valid),
    .if_fifo_cap(m2_to_m4_data_fifo_cap)
);

system_top_fifo_w16_d4_S m2_to_m4_startOffset_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module2_coarse_cfo_U0_m2_to_m4_startOffset_din),
    .if_full_n(m2_to_m4_startOffset_full_n),
    .if_write(module2_coarse_cfo_U0_m2_to_m4_startOffset_write),
    .if_dout(m2_to_m4_startOffset_dout),
    .if_empty_n(m2_to_m4_startOffset_empty_n),
    .if_read(module4_fine_cfo_apply_U0_m2_to_m4_startOffset_read),
    .if_num_data_valid(m2_to_m4_startOffset_num_data_valid),
    .if_fifo_cap(m2_to_m4_startOffset_fifo_cap)
);

system_top_fifo_w32_d3_S add_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module2_coarse_cfo_U0_add_loc_c_din),
    .if_full_n(add_loc_c_full_n),
    .if_write(module2_coarse_cfo_U0_add_loc_c_write),
    .if_dout(add_loc_c_dout),
    .if_empty_n(add_loc_c_empty_n),
    .if_read(module4_fine_cfo_apply_U0_add_loc_read),
    .if_num_data_valid(add_loc_c_num_data_valid),
    .if_fifo_cap(add_loc_c_fifo_cap)
);

system_top_fifo_w16_d4_S m3_fineOffset_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(module3_fine_sync_U0_m3_fineOffset_din),
    .if_full_n(m3_fineOffset_full_n),
    .if_write(module3_fine_sync_U0_m3_fineOffset_write),
    .if_dout(m3_fineOffset_dout),
    .if_empty_n(m3_fineOffset_empty_n),
    .if_read(module4_fine_cfo_apply_U0_m3_fineOffset_read),
    .if_num_data_valid(m3_fineOffset_num_data_valid),
    .if_fifo_cap(m3_fineOffset_fifo_cap)
);

system_top_start_for_consume_filteredLen_U0 start_for_consume_filteredLen_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_consume_filteredLen_U0_din),
    .if_full_n(start_for_consume_filteredLen_U0_full_n),
    .if_write(module0_prefilter_U0_start_write),
    .if_dout(start_for_consume_filteredLen_U0_dout),
    .if_empty_n(start_for_consume_filteredLen_U0_empty_n),
    .if_read(consume_filteredLen_U0_ap_ready)
);

system_top_start_for_module2_coarse_cfo_U0 start_for_module2_coarse_cfo_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_module2_coarse_cfo_U0_din),
    .if_full_n(start_for_module2_coarse_cfo_U0_full_n),
    .if_write(module1_packet_detect_U0_start_write),
    .if_dout(start_for_module2_coarse_cfo_U0_dout),
    .if_empty_n(start_for_module2_coarse_cfo_U0_empty_n),
    .if_read(module2_coarse_cfo_U0_ap_ready)
);

system_top_start_for_consume_searchBufferLen_U0 start_for_consume_searchBufferLen_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_consume_searchBufferLen_U0_din),
    .if_full_n(start_for_consume_searchBufferLen_U0_full_n),
    .if_write(module2_coarse_cfo_U0_start_write),
    .if_dout(start_for_consume_searchBufferLen_U0_dout),
    .if_empty_n(start_for_consume_searchBufferLen_U0_empty_n),
    .if_read(consume_searchBufferLen_U0_ap_ready)
);

system_top_start_for_module3_fine_sync_U0 start_for_module3_fine_sync_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_module3_fine_sync_U0_din),
    .if_full_n(start_for_module3_fine_sync_U0_full_n),
    .if_write(module2_coarse_cfo_U0_start_write),
    .if_dout(start_for_module3_fine_sync_U0_dout),
    .if_empty_n(start_for_module3_fine_sync_U0_empty_n),
    .if_read(module3_fine_sync_U0_ap_ready)
);

system_top_start_for_module4_fine_cfo_apply_U0 start_for_module4_fine_cfo_apply_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_module4_fine_cfo_apply_U0_din),
    .if_full_n(start_for_module4_fine_cfo_apply_U0_full_n),
    .if_write(module2_coarse_cfo_U0_start_write),
    .if_dout(start_for_module4_fine_cfo_apply_U0_dout),
    .if_empty_n(start_for_module4_fine_cfo_apply_U0_empty_n),
    .if_read(module4_fine_cfo_apply_U0_ap_ready)
);

system_top_start_for_forward_coarseFreqOff_U0 start_for_forward_coarseFreqOff_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_forward_coarseFreqOff_U0_din),
    .if_full_n(start_for_forward_coarseFreqOff_U0_full_n),
    .if_write(module2_coarse_cfo_U0_start_write),
    .if_dout(start_for_forward_coarseFreqOff_U0_dout),
    .if_empty_n(start_for_forward_coarseFreqOff_U0_empty_n),
    .if_read(forward_coarseFreqOff_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_Block_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_Block_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_sync_Block_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_module0_prefilter_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_module0_prefilter_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_module0_prefilter_U0_ap_ready <= ap_sync_module0_prefilter_U0_ap_ready;
        end
    end
end

assign Block_entry_proc_U0_ap_continue = add_loc_c2_channel_full_n;

assign Block_entry_proc_U0_ap_start = ((ap_sync_reg_Block_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign ap_done = ap_sync_done;

assign ap_idle = (module4_fine_cfo_apply_U0_ap_idle & module3_fine_sync_U0_ap_idle & module2_coarse_cfo_U0_ap_idle & module1_packet_detect_U0_ap_idle & module0_prefilter_U0_ap_idle & forward_coarseFreqOff_U0_ap_idle & (1'b1 ^ add_loc_c2_channel_empty_n) & consume_searchBufferLen_U0_ap_idle & consume_filteredLen_U0_ap_idle & Block_entry_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_Block_entry_proc_U0_ap_ready = (ap_sync_reg_Block_entry_proc_U0_ap_ready | Block_entry_proc_U0_ap_ready);

assign ap_sync_done = (module4_fine_cfo_apply_U0_ap_done & forward_coarseFreqOff_U0_ap_done & consume_searchBufferLen_U0_ap_done & consume_filteredLen_U0_ap_done);

assign ap_sync_module0_prefilter_U0_ap_ready = (module0_prefilter_U0_ap_ready | ap_sync_reg_module0_prefilter_U0_ap_ready);

assign ap_sync_ready = (ap_sync_module0_prefilter_U0_ap_ready & ap_sync_Block_entry_proc_U0_ap_ready);

assign coarseFreqOff_out_din = forward_coarseFreqOff_U0_coarseFreqOff_out_din;

assign coarseFreqOff_out_write = forward_coarseFreqOff_U0_coarseFreqOff_out_write;

assign consume_filteredLen_U0_ap_continue = ap_sync_done;

assign consume_filteredLen_U0_ap_start = start_for_consume_filteredLen_U0_empty_n;

assign consume_searchBufferLen_U0_ap_continue = ap_sync_done;

assign consume_searchBufferLen_U0_ap_start = start_for_consume_searchBufferLen_U0_empty_n;

assign corrected_out_din = module4_fine_cfo_apply_U0_corrected_out_din;

assign corrected_out_write = module4_fine_cfo_apply_U0_corrected_out_write;

assign data_in_read = module0_prefilter_U0_data_in_read;

assign fineFreqOff_out_din = module4_fine_cfo_apply_U0_fineFreqOff_out_din;

assign fineFreqOff_out_write = module4_fine_cfo_apply_U0_fineFreqOff_out_write;

assign forward_coarseFreqOff_U0_ap_continue = ap_sync_done;

assign forward_coarseFreqOff_U0_ap_start = start_for_forward_coarseFreqOff_U0_empty_n;

assign module0_prefilter_U0_ap_continue = 1'b1;

assign module0_prefilter_U0_ap_start = ((ap_sync_reg_module0_prefilter_U0_ap_ready ^ 1'b1) & ap_start);

assign module1_packet_detect_U0_ap_continue = 1'b1;

assign module1_packet_detect_U0_ap_start = add_loc_c2_channel_empty_n;

assign module1_packet_detect_U0_m1_startOffset_fifo_cap = m1_startOffset_fifo_cap;

assign module1_packet_detect_U0_m1_startOffset_num_data_valid = m1_startOffset_num_data_valid;

assign module1_packet_detect_U0_m1_to_m2_data_fifo_cap = m1_to_m2_data_fifo_cap;

assign module1_packet_detect_U0_m1_to_m2_data_num_data_valid = m1_to_m2_data_num_data_valid;

assign module2_coarse_cfo_U0_ap_continue = 1'b1;

assign module2_coarse_cfo_U0_ap_start = start_for_module2_coarse_cfo_U0_empty_n;

assign module2_coarse_cfo_U0_start_full_n = (start_for_module4_fine_cfo_apply_U0_full_n & start_for_module3_fine_sync_U0_full_n & start_for_forward_coarseFreqOff_U0_full_n & start_for_consume_searchBufferLen_U0_full_n);

assign module3_fine_sync_U0_ap_continue = 1'b1;

assign module3_fine_sync_U0_ap_start = start_for_module3_fine_sync_U0_empty_n;

assign module4_fine_cfo_apply_U0_ap_continue = ap_sync_done;

assign module4_fine_cfo_apply_U0_ap_start = start_for_module4_fine_cfo_apply_U0_empty_n;

assign start_for_consume_filteredLen_U0_din = 1'b1;

assign start_for_consume_searchBufferLen_U0_din = 1'b1;

assign start_for_forward_coarseFreqOff_U0_din = 1'b1;

assign start_for_module2_coarse_cfo_U0_din = 1'b1;

assign start_for_module3_fine_sync_U0_din = 1'b1;

assign start_for_module4_fine_cfo_apply_U0_din = 1'b1;

endmodule //system_top
