#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Oct 29 13:45:37 2024
# Process ID: 22228
# Current directory: C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.runs/synth_1
# Command line: vivado.exe -log system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl
# Log file: C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.runs/synth_1/system.vds
# Journal file: C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.runs/synth_1\vivado.jou
# Running On        :Jeans
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency     :3294 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16487 MB
# Swap memory       :9663 MB
# Total Virtual     :26151 MB
# Available Virtual :16035 MB
#-----------------------------------------------------------
source system.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 487.316 ; gain = 202.031
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5304
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1337.922 ; gain = 446.633
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/clkDivider.v:28]
INFO: [Synth 8-6157] synthesizing module 'system' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rs232' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/uart_rs232.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkToBaudrate' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/clkToBaudrate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkToBaudrate' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/clkToBaudrate.v:23]
INFO: [Synth 8-6157] synthesizing module 'rs232_rx' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/rs232_rx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/rs232_rx.v:52]
INFO: [Synth 8-6155] done synthesizing module 'rs232_rx' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/rs232_rx.v:23]
INFO: [Synth 8-6157] synthesizing module 'rs232_tx' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/rs232_tx.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/rs232_tx.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rs232_tx' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/rs232_tx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_rs232' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/uart_rs232.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkDividerN' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/clkDividerN.v:23]
	Parameter N bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clkDivider' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/clkDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkDivider' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/clkDivider.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkDividerN' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/clkDividerN.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'charTo7Segment' [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/charTo7Segment.v:23]
WARNING: [Synth 8-151] case item 16'b1100001010101111 is unreachable [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/charTo7Segment.v:189]
WARNING: [Synth 8-151] case item 16'b1100001010110000 is unreachable [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/charTo7Segment.v:195]
INFO: [Synth 8-6155] done synthesizing module 'charTo7Segment' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/charTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'char0' should be on the sensitivity list [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/quadSevenSeg.v:67]
WARNING: [Synth 8-567] referenced signal 'char1' should be on the sensitivity list [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/quadSevenSeg.v:67]
WARNING: [Synth 8-567] referenced signal 'char2' should be on the sensitivity list [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/quadSevenSeg.v:67]
WARNING: [Synth 8-567] referenced signal 'char3' should be on the sensitivity list [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/quadSevenSeg.v:67]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/system.v:23]
WARNING: [Synth 8-6014] Unused sequential element char2_reg was removed.  [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/system.v:49]
WARNING: [Synth 8-6014] Unused sequential element char3_reg was removed.  [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/sources_1/imports/design_sources/system.v:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.719 ; gain = 557.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.719 ; gain = 557.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1448.719 ; gain = 557.430
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1448.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/constrs_1/imports/constraints/Basys3_Constraints.xdc]
Finished Parsing XDC File [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/constrs_1/imports/constraints/Basys3_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.srcs/constrs_1/imports/constraints/Basys3_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1541.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design system has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+---------------------------------+---------------+----------------+
|Module Name    | RTL Object                      | Depth x Width | Implemented As | 
+---------------+---------------------------------+---------------+----------------+
|charTo7Segment | segments                        | 128x7         | LUT            | 
|system         | sevenSegment/segDecode/segments | 128x7         | LUT            | 
+---------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |    25|
|4     |LUT2   |    14|
|5     |LUT3   |    12|
|6     |LUT4   |     4|
|7     |LUT5   |     9|
|8     |LUT6   |    43|
|9     |MUXF7  |     1|
|10    |FDRE   |   110|
|11    |IBUF   |     2|
|12    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.629 ; gain = 650.340
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1541.629 ; gain = 557.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1541.629 ; gain = 650.340
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1541.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1541.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1a9912b0
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:45 . Memory (MB): peak = 1541.629 ; gain = 1054.312
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1541.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Awork/y3s1/HWSynLab/Lab01/project_6/project_6.runs/synth_1/system.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_utilization_synth.rpt -pb system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 13:46:33 2024...
