{"url": "https://duttgroup.ics.uci.edu/publications/?limit=7#tppubs", "content": "<!DOCTYPE html>\n<html lang=\"en-US\">\n<head>\n<meta charset=\"UTF-8\">\n<meta name=\"viewport\" content=\"width=device-width, initial-scale=1\">\n<link rel=\"profile\" href=\"http://gmpg.org/xfn/11\">\n\n<title>Publications &#8211; Dutt Research Group</title>\n<link rel='dns-prefetch' href='//fonts.googleapis.com' />\n<link rel='dns-prefetch' href='//cdn.jsdelivr.net' />\n<link rel='dns-prefetch' href='//s.w.org' />\n<link rel=\"alternate\" type=\"application/rss+xml\" title=\"Dutt Research Group &raquo; Feed\" href=\"https://duttgroup.ics.uci.edu/feed/\" />\n<link rel=\"alternate\" type=\"application/rss+xml\" title=\"Dutt Research Group &raquo; Comments Feed\" href=\"https://duttgroup.ics.uci.edu/comments/feed/\" />\n\t\t<script type=\"text/javascript\">\n\t\t\twindow._wpemojiSettings = {\"baseUrl\":\"https:\\/\\/s.w.org\\/images\\/core\\/emoji\\/12.0.0-1\\/72x72\\/\",\"ext\":\".png\",\"svgUrl\":\"https:\\/\\/s.w.org\\/images\\/core\\/emoji\\/12.0.0-1\\/svg\\/\",\"svgExt\":\".svg\",\"source\":{\"concatemoji\":\"https:\\/\\/duttgroup.ics.uci.edu\\/wp-includes\\/js\\/wp-emoji-release.min.js?ver=5.2.3\"}};\n\t\t\t!function(a,b,c){function d(a,b){var c=String.fromCharCode;l.clearRect(0,0,k.width,k.height),l.fillText(c.apply(this,a),0,0);var d=k.toDataURL();l.clearRect(0,0,k.width,k.height),l.fillText(c.apply(this,b),0,0);var e=k.toDataURL();return d===e}function e(a){var b;if(!l||!l.fillText)return!1;switch(l.textBaseline=\"top\",l.font=\"600 32px Arial\",a){case\"flag\":return!(b=d([55356,56826,55356,56819],[55356,56826,8203,55356,56819]))&&(b=d([55356,57332,56128,56423,56128,56418,56128,56421,56128,56430,56128,56423,56128,56447],[55356,57332,8203,56128,56423,8203,56128,56418,8203,56128,56421,8203,56128,56430,8203,56128,56423,8203,56128,56447]),!b);case\"emoji\":return b=d([55357,56424,55356,57342,8205,55358,56605,8205,55357,56424,55356,57340],[55357,56424,55356,57342,8203,55358,56605,8203,55357,56424,55356,57340]),!b}return!1}function f(a){var c=b.createElement(\"script\");c.src=a,c.defer=c.type=\"text/javascript\",b.getElementsByTagName(\"head\")[0].appendChild(c)}var g,h,i,j,k=b.createElement(\"canvas\"),l=k.getContext&&k.getContext(\"2d\");for(j=Array(\"flag\",\"emoji\"),c.supports={everything:!0,everythingExceptFlag:!0},i=0;i<j.length;i++)c.supports[j[i]]=e(j[i]),c.supports.everything=c.supports.everything&&c.supports[j[i]],\"flag\"!==j[i]&&(c.supports.everythingExceptFlag=c.supports.everythingExceptFlag&&c.supports[j[i]]);c.supports.everythingExceptFlag=c.supports.everythingExceptFlag&&!c.supports.flag,c.DOMReady=!1,c.readyCallback=function(){c.DOMReady=!0},c.supports.everything||(h=function(){c.readyCallback()},b.addEventListener?(b.addEventListener(\"DOMContentLoaded\",h,!1),a.addEventListener(\"load\",h,!1)):(a.attachEvent(\"onload\",h),b.attachEvent(\"onreadystatechange\",function(){\"complete\"===b.readyState&&c.readyCallback()})),g=c.source||{},g.concatemoji?f(g.concatemoji):g.wpemoji&&g.twemoji&&(f(g.twemoji),f(g.wpemoji)))}(window,document,window._wpemojiSettings);\n\t\t</script>\n\t\t<style type=\"text/css\">\nimg.wp-smiley,\nimg.emoji {\n\tdisplay: inline !important;\n\tborder: none !important;\n\tbox-shadow: none !important;\n\theight: 1em !important;\n\twidth: 1em !important;\n\tmargin: 0 .07em !important;\n\tvertical-align: -0.1em !important;\n\tbackground: none !important;\n\tpadding: 0 !important;\n}\n</style>\n\t<link rel='stylesheet' id='wp-block-library-css'  href='https://duttgroup.ics.uci.edu/wp-includes/css/dist/block-library/style.min.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='wp-block-library-theme-css'  href='https://duttgroup.ics.uci.edu/wp-includes/css/dist/block-library/theme.min.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='contact-form-7-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/contact-form-7/includes/css/styles.css?ver=5.1.4' type='text/css' media='all' />\n<link rel='stylesheet' id='rbuilder-fa5-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/resume-builder/assets/css/fontawesome-all.min.css?ver=5.1.0' type='text/css' media='all' />\n<link rel='stylesheet' id='font-awesome-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/elementor/assets/lib/font-awesome/css/font-awesome.min.css?ver=4.7.0' type='text/css' media='all' />\n<link rel='stylesheet' id='chld_thm_cfg_parent-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/style.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='hitmag-fonts-css'  href='https://fonts.googleapis.com/css?family=Ubuntu%3A400%2C500%2C700%7CLato%3A400%2C700%2C400italic%2C700italic%7COpen+Sans%3A400%2C400italic%2C700&#038;subset=latin%2Clatin-ext' type='text/css' media='all' />\n<link rel='stylesheet' id='hitmag-style-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag-child/style.css?ver=1.1.8.1532040112' type='text/css' media='all' />\n<link rel='stylesheet' id='jquery-flexslider-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/css/flexslider.css?ver=5.2.3' type='text/css' media='screen' />\n<link rel='stylesheet' id='jquery-magnific-popup-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/css/magnific-popup.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='bfa-font-awesome-css'  href='//cdn.jsdelivr.net/fontawesome/4.7.0/css/font-awesome.min.css?ver=4.7.0' type='text/css' media='all' />\n<link rel='stylesheet' id='chld_thm_cfg_separate-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag-child/ctc-style.css?ver=1.1.8.1532040112' type='text/css' media='all' />\n<link rel='stylesheet' id='rbuilder-styling-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/resume-builder/assets/css/style.min.css?ver=2.0.6' type='text/css' media='all' />\n<style id='rbuilder-styling-inline-css' type='text/css'>\nhtml { font-size:16px; }/* Heading Color */.rb-resume-section-heading { color:#f35e46; }.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .far,.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .fas,.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .fal { color:#f7b94f; }\n</style>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/jquery/jquery.js?ver=1.12.4-wp'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/jquery/jquery-migrate.min.js?ver=1.4.1'></script>\n<!--[if lt IE 9]>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/html5shiv.min.js?ver=5.2.3'></script>\n<![endif]-->\n<link rel='https://api.w.org/' href='https://duttgroup.ics.uci.edu/wp-json/' />\n<link rel=\"EditURI\" type=\"application/rsd+xml\" title=\"RSD\" href=\"https://duttgroup.ics.uci.edu/xmlrpc.php?rsd\" />\n<link rel=\"wlwmanifest\" type=\"application/wlwmanifest+xml\" href=\"https://duttgroup.ics.uci.edu/wp-includes/wlwmanifest.xml\" /> \n<meta name=\"generator\" content=\"WordPress 5.2.3\" />\n<link rel=\"canonical\" href=\"https://duttgroup.ics.uci.edu/publications/\" />\n<link rel='shortlink' href='https://duttgroup.ics.uci.edu/?p=146' />\n<link rel=\"alternate\" type=\"application/json+oembed\" href=\"https://duttgroup.ics.uci.edu/wp-json/oembed/1.0/embed?url=https%3A%2F%2Fduttgroup.ics.uci.edu%2Fpublications%2F\" />\n<link rel=\"alternate\" type=\"text/xml+oembed\" href=\"https://duttgroup.ics.uci.edu/wp-json/oembed/1.0/embed?url=https%3A%2F%2Fduttgroup.ics.uci.edu%2Fpublications%2F&#038;format=xml\" />\n<script>readMoreArgs = []</script><script type=\"text/javascript\">\r\n\t\t\t\tEXPM_VERSION=2.37;EXPM_AJAX_URL='https://duttgroup.ics.uci.edu/wp-admin/admin-ajax.php';\r\n\t\t\tfunction yrmAddEvent(element, eventName, fn) {\r\n\t\t\t\tif (element.addEventListener)\r\n\t\t\t\t\telement.addEventListener(eventName, fn, false);\r\n\t\t\t\telse if (element.attachEvent)\r\n\t\t\t\t\telement.attachEvent('on' + eventName, fn);\r\n\t\t\t}\r\n\t\t\t</script>\r\n<!-- teachPress -->\r\n<script type=\"text/javascript\" src=\"https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/js/frontend.js?ver=6.2.4\"></script>\r\n<link type=\"text/css\" href=\"https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/styles/teachpress_front.css?ver=6.2.4\" rel=\"stylesheet\" />\r\n<!-- END teachPress -->\r\n\t\t<style type=\"text/css\">\r\n\t\t\t\r\n\t\t\tbutton,\r\n\t\t\tinput[type=\"button\"],\r\n\t\t\tinput[type=\"reset\"],\r\n\t\t\tinput[type=\"submit\"] {\r\n\t\t\t\tbackground: #001e7e;\r\n\t\t\t}\r\n\r\n            .th-readmore {\r\n                background: #001e7e;\r\n            }           \r\n\r\n            a:hover {\r\n                color: #001e7e;\r\n            } \r\n\r\n            .main-navigation a:hover {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .main-navigation .current_page_item > a,\r\n            .main-navigation .current-menu-item > a,\r\n            .main-navigation .current_page_ancestor > a,\r\n            .main-navigation .current-menu-ancestor > a {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            #main-nav-button:hover {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .post-navigation .post-title:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .top-navigation a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .top-navigation ul ul a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #top-nav-button:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .responsive-mainnav li a:hover,\r\n            .responsive-topnav li a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #hm-search-form .search-form .search-submit {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .nav-links .current {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .elementor-widget-container h5,\r\n            .widget-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .footer-widget-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .widget-area a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .footer-widget-area .widget a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .site-info a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .search-form .search-submit {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hmb-entry-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hmb-entry-meta a:hover,\r\n            .hms-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hms-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hmw-grid-post .post-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .footer-widget-area .hmw-grid-post .post-title a:hover,\r\n            .footer-widget-area .hmb-entry-title a:hover,\r\n            .footer-widget-area .hms-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-tabs-wdt .ui-state-active {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            a.hm-viewall {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #hitmag-tags a,\r\n            .widget_tag_cloud .tagcloud a {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .site-title a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-post .entry-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-post .entry-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .cat-links a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-single .entry-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-single .author a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-author-content .author-posts-link {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-tags-links a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-tagged {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-edit-link a.post-edit-link {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .arc-page-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .srch-page-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .hm-slider-details .cat-links {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-rel-post .post-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-author a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-metadata a:hover,\r\n            .comment-metadata a:focus,\r\n            .pingback .comment-edit-link:hover,\r\n            .pingback .comment-edit-link:focus {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-reply-link:hover,\r\n            .comment-reply-link:focus {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .required {\r\n                color: #001e7e;\r\n            }\r\n\r\n            blockquote {\r\n                border-left: 3px solid #001e7e;\r\n            }\r\n\r\n            .comment-reply-title small a:before {\r\n                color: #001e7e;\r\n            }\r\n            \r\n            .woocommerce ul.products li.product h3:hover,\r\n            .woocommerce-widget-area ul li a:hover,\r\n            .woocommerce-loop-product__title:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .woocommerce-product-search input[type=\"submit\"],\r\n            .woocommerce #respond input#submit, \r\n            .woocommerce a.button, \r\n            .woocommerce button.button, \r\n            .woocommerce input.button,\r\n            .woocommerce nav.woocommerce-pagination ul li a:focus,\r\n            .woocommerce nav.woocommerce-pagination ul li a:hover,\r\n            .woocommerce nav.woocommerce-pagination ul li span.current,\r\n            .woocommerce span.onsale,\r\n            .woocommerce-widget-area .widget-title,\r\n            .woocommerce #respond input#submit.alt,\r\n            .woocommerce a.button.alt,\r\n            .woocommerce button.button.alt,\r\n            .woocommerce input.button.alt {\r\n                background: #001e7e;\r\n            }\r\n            \r\n            .wp-block-quote,\r\n            .wp-block-quote:not(.is-large):not(.is-style-large) {\r\n                border-left: 3px solid #001e7e;\r\n            }\t\t</style>\r\n\t\t<style type=\"text/css\">\n\t\t\t.site-title,\n\t\t.site-description {\n\t\t\tposition: absolute;\n\t\t\tclip: rect(1px, 1px, 1px, 1px);\n\t\t}\n\t\t\t\n\t\t\t\n\t\t\t\t.site-branding {\n\t\t\t\t\tdisplay: none;\n\t\t\t\t}\n\n\t\t\t\n\t\t</style>\n\t\t\t<style type=\"text/css\" id=\"wp-custom-css\">\n\t\t\t/*\nYou can add your own CSS here.\n\nClick the help icon above to learn more.\n*/\n\ndiv.hm-slider-details .meta-sep {\n\tdisplay: none;\n}\n\ndiv.hm-slider-details .byline {\n\tdisplay: none;\n}\n\ndiv.hm-slider-details .comments-link {\n\tdisplay: none;\n}\n\n.hm-top-bar {\n\tdisplay: none;\n}\n\n.hm-slider-details .cat-links {\n\tdisplay: none;\n}\n\n.sow-features-list .sow-features-feature h5 {\n\t    margin: .5em 0 .2em 0;\n}\n\n.yrm-btn-wrapper {\n\tpadding: 5px 0;\n}\n\n.members-card .sow-features-list .sow-features-feature .sow-icon-container [class^=\"sow-icon-\"], .members-card .sow-features-list .sow-features-feature .sow-icon-container .sow-icon-image {\n\tborder-radius: 100%;\n}\n\n.members-card .sow-features-list .sow-features-feature.sow-icon-container-position-top {\n\tmin-height: 390px;\n}\n\n.projects-panel .so-panel.widget_sow-editor\n{\nmin-height:185px;\n}\n.projects-panel .widget-title\n{\nborder-bottom: none;\nmin-height: 50px;\n}\n\n.tablenav .tablenav-pages a, .tablenav .tablenav-pages a:visited {\n\tbackground-color: silver;\n}\n\n.page-template-page_ipf-template .main-navigation {\n\t    background-color: #cf6912;\n}\n\n.page-template-page_ipf-template .main-navigation .current_page_item > a, .page-template-page_ipf-template .main-navigation .current-menu-item > a, .page-template-page_ipf-template .main-navigation .current_page_ancestor > a, .page-template-page_ipf-template .main-navigation .current-menu-ancestor > a {\n\t    background-color: #096fc7;\n}\n\n.page-template-page_ipf-template .main-navigation a:hover {\n\tbackground-color: #096fc7;\n}\n\n.page-template-page_ipf-template .main-navigation ul ul {\n\tbackground-color: #cf6912;\n}\n\n.page-template-page_ipf-template .site-footer {\n\tbackground-color: #cf6912;\n}\n\n.page-template-page_ipf-template .footer-logo-area {\n\ttext-align: right;\n\tpadding: 9px 0;\n}\n\n.page-template-page_ipf-template .footer-logo-area img {\n\twidth: 75px;\n}\n\n.project-bottom .gallery img {\n\tborder-radius: 100%;\n}\n\n.project-bottom .gallery figcaption {\n\tfont-size: 0.7rem;\n}\n\n.project-bottom p {\n\tmargin: 0;\n}\n\n.elementor-widget-container h5, .widget-title {\ntext-transform: capitalize;\n}\n\n.widget a {\n    color: #3498DB;\n}\n\n.hms-meta {\n    display: none;\n}\n\n.workshop-members .sow-icon-image {\n\tborder-radius: 100%;\n}\n\n.unite-header .gallery {\n\tmax-width: 330px;\n    margin: auto;\n}\n\n.unite-header .gallery .gallery-item {\n\tpadding: 0 11px;\n}\t\t</style>\n\t\t</head>\n\n<body class=\"page-template-default page page-id-146 group-blog th-no-sidebar elementor-default\">\n\n\n<div id=\"page\" class=\"site hitmag-wrapper\">\n\t<a class=\"skip-link screen-reader-text\" href=\"#content\">Skip to content</a>\n\n\t\n\t<header id=\"masthead\" class=\"site-header\" role=\"banner\">\n\n\t\t\n\t\t\n\t\t<div class=\"header-main-area \">\n\t\t\t<div class=\"hm-container\">\n\t\t\t<div class=\"site-branding\">\n\t\t\t\t<div class=\"site-branding-content\">\n\t\t\t\t\t<div class=\"hm-logo\">\n\t\t\t\t\t\t\t\t\t\t\t</div><!-- .hm-logo -->\n\n\t\t\t\t\t<div class=\"hm-site-title\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<p class=\"site-title\"><a href=\"https://duttgroup.ics.uci.edu/\" rel=\"home\">Dutt Research Group</a></p>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<p class=\"site-description\">DRG-Lab Webpage</p>\n\t\t\t\t\t\t\t\t\t\t\t</div><!-- .hm-site-title -->\n\t\t\t\t</div><!-- .site-branding-content -->\n\t\t\t</div><!-- .site-branding -->\n\n\t\t\t\n\t\t\t\t\t\t</div><!-- .hm-container -->\n\t\t</div><!-- .header-main-area -->\n\n\t\t\n\t\t<div class=\"hm-nav-container\">\n\t\t\t<nav id=\"site-navigation\" class=\"main-navigation\" role=\"navigation\">\n\t\t\t\t<div class=\"hm-container\">\n\t\t\t\t\t<div class=\"menu-main-menu-container\"><ul id=\"primary-menu\" class=\"menu\"><li id=\"menu-item-12\" class=\"menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-12\"><a href=\"https://duttgroup.ics.uci.edu/\">DRG Home</a></li>\n<li id=\"menu-item-53\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-53\"><a href=\"https://duttgroup.ics.uci.edu/group-members/\">Group Members</a></li>\n<li id=\"menu-item-250\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-250\"><a href=\"https://duttgroup.ics.uci.edu/projects/\">Projects</a>\n<ul class=\"sub-menu\">\n\t<li id=\"menu-item-731\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-731\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/\">Self-Aware &#038; Adaptive Computing</a>\n\t<ul class=\"sub-menu\">\n\t\t<li id=\"menu-item-732\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-732\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/ipf/\">Information Processing Factory (IPF)</a></li>\n\t\t<li id=\"menu-item-735\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-735\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/mars/\">MARS</a></li>\n\t\t<li id=\"menu-item-742\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-742\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/upr/\">Unified Parallel Runtime</a></li>\n\t\t<li id=\"menu-item-743\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-743\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/memory-adaptation/\">Memory Adaptation</a></li>\n\t</ul>\n</li>\n\t<li id=\"menu-item-642\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-642\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/\">Health Care IoT</a>\n\t<ul class=\"sub-menu\">\n\t\t<li id=\"menu-item-767\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-767\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/ioct/\">Internet of Cognitive Things in healthcare</a></li>\n\t\t<li id=\"menu-item-883\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-883\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/pain-assessment/\">Pain Assessment</a></li>\n\t\t<li id=\"menu-item-884\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-884\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/maternity-care/\">Maternity Care</a></li>\n\t\t<li id=\"menu-item-1232\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-1232\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/unite-project/\">UNITE Project</a></li>\n\t</ul>\n</li>\n\t<li id=\"menu-item-715\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-715\"><a href=\"https://duttgroup.ics.uci.edu/projects/domain-specific-hardware-accelerators/\">Domain-specific Hardware Accelerators</a></li>\n\t<li id=\"menu-item-746\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-746\"><a href=\"https://duttgroup.ics.uci.edu/projects/neuromorphic-computing/\">Neuromorphic Computing</a></li>\n</ul>\n</li>\n<li id=\"menu-item-260\" class=\"menu-item menu-item-type-post_type menu-item-object-page current-menu-item page_item page-item-146 current_page_item menu-item-260\"><a href=\"https://duttgroup.ics.uci.edu/publications/\" aria-current=\"page\">Publications</a></li>\n<li id=\"menu-item-1307\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-1307\"><a href=\"https://duttgroup.ics.uci.edu/sister-groups/\">Sister Groups</a></li>\n<li id=\"menu-item-13\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-13\"><a href=\"https://duttgroup.ics.uci.edu/blog/\">Blog</a></li>\n</ul></div>\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .hm-container -->\n\t\t\t</nav><!-- #site-navigation -->\n\t\t\t<div class=\"hm-nwrap\">\n\t\t\t\t<a href=\"#\" class=\"navbutton\" id=\"main-nav-button\">Main Menu</a>\n\t\t\t</div>\n\t\t\t<div class=\"responsive-mainnav\"></div>\n\t\t</div><!-- .hm-nav-container -->\n\n\t\t\n\t</header><!-- #masthead -->\n\n\t\n\t<div id=\"content\" class=\"site-content\">\n\t\t<div class=\"hm-container\">\n\t\n\t<div id=\"primary\" class=\"content-area\">\n\t\t<main id=\"main\" class=\"site-main\" role=\"main\">\n\n\t\t\t\n<article id=\"post-146\" class=\"hitmag-page post-146 page type-page status-publish hentry\">\n\n\t\n\t<header class=\"entry-header\">\n\t\t<h1 class=\"entry-title\">Publications</h1>\t</header><!-- .entry-header -->\n\n\t\n\t\n\t<div class=\"entry-content\">\n\t\t<form method=\"get\"><div class=\"tp_search_input\"><input name=\"tps\" id=\"tp_search_input_field\" type=\"search\" value=\"\" tabindex=\"1\" size=\"40\"/><input name=\"tps_button\" class=\"tp_search_button\" type=\"submit\" value=\"Search\"/></div></form>\n<h2>All publications:</h2>\n<a name=\"tppubs\" id=\"tppubs\"></a><div class=\"tablenav\"><div class=\"tablenav-pages\"><span class=\"displaying-num\">439 entries</span> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=1&amp;#tppubs\" title=\"first page\" class=\"page-numbers\">&laquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=6&amp;#tppubs\" title=\"previous page\" class=\"page-numbers\">&lsaquo;</a>  7 of 9 <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=8&amp;#tppubs\" title=\"next page\" class=\"page-numbers\">&rsaquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=9&amp;#tppubs\" title=\"last page\" class=\"page-numbers\">&raquo;</a> </div></div><table class=\"teachpress_publication_list\"><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_2004\">2004</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('934','tp_links')\" style=\"cursor:pointer;\">Graph-Based Functional Test Program Generation for Pipelined Processors</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2004 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2004), 16-20 February 2004, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 182\u2013187, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_934\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('934','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_934\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('934','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_934\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/MishraD04,<br />\r\ntitle = {Graph-Based Functional Test Program Generation for Pipelined Processors},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/DATE.2004.1268846},<br />\r\ndoi = {10.1109/DATE.2004.1268846},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {2004 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2004), 16-20 February 2004, Paris, France},<br />\r\npages = {182--187},<br />\r\ncrossref = {DBLP:conf/date/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('934','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_934\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2004.1268846\" title=\"https://doi.org/10.1109/DATE.2004.1268846\" target=\"_blank\">https://doi.org/10.1109/DATE.2004.1268846</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2004.1268846\" title=\"Follow DOI:10.1109/DATE.2004.1268846\" target=\"_blank\">doi:10.1109/DATE.2004.1268846</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('934','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Issenin, Ilya;  Brockmeyer, Erik;  Miranda, Miguel;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('935','tp_links')\" style=\"cursor:pointer;\">Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2004 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2004), 16-20 February 2004, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 202\u2013207, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_935\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('935','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_935\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('935','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_935\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/IsseninBMD04,<br />\r\ntitle = {Data Reuse Analysis Technique for Software-Controlled Memory Hierarchies},<br />\r\nauthor = {Ilya Issenin and Erik Brockmeyer and Miguel Miranda and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/DATE.2004.1268849},<br />\r\ndoi = {10.1109/DATE.2004.1268849},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {2004 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2004), 16-20 February 2004, Paris, France},<br />\r\npages = {202--207},<br />\r\ncrossref = {DBLP:conf/date/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('935','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_935\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2004.1268849\" title=\"https://doi.org/10.1109/DATE.2004.1268849\" target=\"_blank\">https://doi.org/10.1109/DATE.2004.1268849</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2004.1268849\" title=\"Follow DOI:10.1109/DATE.2004.1268849\" target=\"_blank\">doi:10.1109/DATE.2004.1268849</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('935','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gordon-Ross, Ann;  Vahid, Frank;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('936','tp_links')\" style=\"cursor:pointer;\">Automatic Tuning of Two-Level Caches to Embedded Applications</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2004 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2004), 16-20 February 2004, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 208\u2013213, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_936\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('936','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_936\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('936','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_936\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/Gordon-RossVD04,<br />\r\ntitle = {Automatic Tuning of Two-Level Caches to Embedded Applications},<br />\r\nauthor = {Ann Gordon-Ross and Frank Vahid and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/DATE.2004.1268850},<br />\r\ndoi = {10.1109/DATE.2004.1268850},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {2004 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2004), 16-20 February 2004, Paris, France},<br />\r\npages = {208--213},<br />\r\ncrossref = {DBLP:conf/date/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('936','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_936\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2004.1268850\" title=\"https://doi.org/10.1109/DATE.2004.1268850\" target=\"_blank\">https://doi.org/10.1109/DATE.2004.1268850</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2004.1268850\" title=\"Follow DOI:10.1109/DATE.2004.1268850\" target=\"_blank\">doi:10.1109/DATE.2004.1268850</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('936','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Bansal, Nikhil;  Gupta, Sumit;  Dutt, Nikil D;  Nicolau, Alexandru;  Gupta, Rajesh</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('937','tp_links')\" style=\"cursor:pointer;\">Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable \r\n Architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2004 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2004), 16-20 February 2004, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 474\u2013479, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_937\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('937','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_937\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('937','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_937\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/BansalGDNG04,<br />\r\ntitle = {Network Topology Exploration of Mesh-Based Coarse-Grain Reconfigurable <br />\r\n Architectures},<br />\r\nauthor = {Nikhil Bansal and Sumit Gupta and Nikil D Dutt and Alexandru Nicolau and Rajesh Gupta},<br />\r\nurl = {https://doi.org/10.1109/DATE.2004.1268891},<br />\r\ndoi = {10.1109/DATE.2004.1268891},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {2004 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2004), 16-20 February 2004, Paris, France},<br />\r\npages = {474--479},<br />\r\ncrossref = {DBLP:conf/date/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('937','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_937\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2004.1268891\" title=\"https://doi.org/10.1109/DATE.2004.1268891\" target=\"_blank\">https://doi.org/10.1109/DATE.2004.1268891</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2004.1268891\" title=\"Follow DOI:10.1109/DATE.2004.1268891\" target=\"_blank\">doi:10.1109/DATE.2004.1268891</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('937','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Antwerpen, Hans Van;  Dutt, Nikil D;  Gupta, Rajesh K;  Mohapatra, Shivajit;  Pereira, Cristiano;  Venkatasubramanian, Nalini; von Vignau, Ralph</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('938','tp_links')\" style=\"cursor:pointer;\">Energy-Aware System Design for Wireless Multimedia</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2004 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2004), 16-20 February 2004, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 1124\u20131131, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_938\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('938','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_938\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('938','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_938\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/AntwerpenDGMPVV04,<br />\r\ntitle = {Energy-Aware System Design for Wireless Multimedia},<br />\r\nauthor = {Hans Van Antwerpen and Nikil D Dutt and Rajesh K Gupta and Shivajit Mohapatra and Cristiano Pereira and Nalini Venkatasubramanian and Ralph von Vignau},<br />\r\nurl = {https://doi.org/10.1109/DATE.2004.1269043},<br />\r\ndoi = {10.1109/DATE.2004.1269043},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {2004 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2004), 16-20 February 2004, Paris, France},<br />\r\npages = {1124--1131},<br />\r\ncrossref = {DBLP:conf/date/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('938','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_938\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2004.1269043\" title=\"https://doi.org/10.1109/DATE.2004.1269043\" target=\"_blank\">https://doi.org/10.1109/DATE.2004.1269043</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2004.1269043\" title=\"Follow DOI:10.1109/DATE.2004.1269043\" target=\"_blank\">doi:10.1109/DATE.2004.1269043</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('938','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('939','tp_links')\" style=\"cursor:pointer;\">Functional Validation of Programmable Architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, \r\n Methods and Tools, 31 August - 3 September 2004, Rennes, France, </span><span class=\"tp_pub_additional_pages\">pp. 12\u201319, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_939\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('939','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_939\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('939','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_939\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/dsd/MishraD04,<br />\r\ntitle = {Functional Validation of Programmable Architectures},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/DSD.2004.1333253},<br />\r\ndoi = {10.1109/DSD.2004.1333253},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, <br />\r\n Methods and Tools, 31 August - 3 September 2004, Rennes, France},<br />\r\npages = {12--19},<br />\r\ncrossref = {DBLP:conf/dsd/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('939','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_939\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DSD.2004.1333253\" title=\"https://doi.org/10.1109/DSD.2004.1333253\" target=\"_blank\">https://doi.org/10.1109/DSD.2004.1333253</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DSD.2004.1333253\" title=\"Follow DOI:10.1109/DSD.2004.1333253\" target=\"_blank\">doi:10.1109/DSD.2004.1333253</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('939','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Bansal, Nikhil;  Gupta, Sumit;  Dutt, Nikil D;  Nicolau, Alexandru;  Gupta, Rajesh K</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('940','tp_links')\" style=\"cursor:pointer;\">Interconnect-Aware Mapping of Applications to Coarse-Grain Reconfigurable \r\n Architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Field Programmable Logic and Application, 14th International Conference \r\n , FPL 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 891\u2013899, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_940\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('940','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_940\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('940','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_940\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/fpl/BansalGDNG04,<br />\r\ntitle = {Interconnect-Aware Mapping of Applications to Coarse-Grain Reconfigurable <br />\r\n Architectures},<br />\r\nauthor = {Nikhil Bansal and Sumit Gupta and Nikil D Dutt and Alexandru Nicolau and Rajesh K Gupta},<br />\r\nurl = {https://doi.org/10.1007/978-3-540-30117-2_95},<br />\r\ndoi = {10.1007/978-3-540-30117-2_95},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {Field Programmable Logic and Application, 14th International Conference <br />\r\n , FPL 2004, Leuven, Belgium, August 30-September 1, 2004, Proceedings},<br />\r\npages = {891--899},<br />\r\ncrossref = {DBLP:conf/fpl/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('940','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_940\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/978-3-540-30117-2_95\" title=\"https://doi.org/10.1007/978-3-540-30117-2_95\" target=\"_blank\">https://doi.org/10.1007/978-3-540-30117-2_95</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/978-3-540-30117-2_95\" title=\"Follow DOI:10.1007/978-3-540-30117-2_95\" target=\"_blank\">doi:10.1007/978-3-540-30117-2_95</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('940','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Banerjee, Sudarshan;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('941','tp_links')\" style=\"cursor:pointer;\">FIFO power optimization for on-chip networks</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, \r\n Boston, MA, USA, April 26-28, 2004, </span><span class=\"tp_pub_additional_pages\">pp. 187\u2013191, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_941\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('941','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_941\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('941','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_941\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/glvlsi/BanerjeeD04,<br />\r\ntitle = {FIFO power optimization for on-chip networks},<br />\r\nauthor = {Sudarshan Banerjee and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/988952.988998},<br />\r\ndoi = {10.1145/988952.988998},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, <br />\r\n Boston, MA, USA, April 26-28, 2004},<br />\r\npages = {187--191},<br />\r\ncrossref = {DBLP:conf/glvlsi/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('941','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_941\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/988952.988998\" title=\"http://doi.acm.org/10.1145/988952.988998\" target=\"_blank\">http://doi.acm.org/10.1145/988952.988998</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/988952.988998\" title=\"Follow DOI:10.1145/988952.988998\" target=\"_blank\">doi:10.1145/988952.988998</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('941','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D;  Kashai, Yaron</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('942','tp_links')\" style=\"cursor:pointer;\">Functional Verification of Pipelined Processors: A Case Study</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Fifth International Workshop on Microprocessor Test and Verification \r\n (MTV 2004), Common Challenges and Solutions, 08-10 September 2004, \r\n Austin, Texas, USA, </span><span class=\"tp_pub_additional_pages\">pp. 79\u201384, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_942\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('942','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_942\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('942','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_942\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/mtv/MishraDK04,<br />\r\ntitle = {Functional Verification of Pipelined Processors: A Case Study},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt and Yaron Kashai},<br />\r\nurl = {https://doi.org/10.1109/MTV.2004.14},<br />\r\ndoi = {10.1109/MTV.2004.14},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {Fifth International Workshop on Microprocessor Test and Verification <br />\r\n (MTV 2004), Common Challenges and Solutions, 08-10 September 2004, <br />\r\n Austin, Texas, USA},<br />\r\npages = {79--84},<br />\r\ncrossref = {DBLP:conf/mtv/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('942','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_942\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/MTV.2004.14\" title=\"https://doi.org/10.1109/MTV.2004.14\" target=\"_blank\">https://doi.org/10.1109/MTV.2004.14</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/MTV.2004.14\" title=\"Follow DOI:10.1109/MTV.2004.14\" target=\"_blank\">doi:10.1109/MTV.2004.14</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('942','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Kejariwal, Arun;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('943','tp_links')\" style=\"cursor:pointer;\">Synthesis-driven Exploration of Pipelined Embedded Processors</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">17th International Conference on VLSI Design (VLSI Design 2004), \r\n with the 3rd International Conference on Embedded Systems Design, \r\n 5-9 January 2004, Mumbai, India, </span><span class=\"tp_pub_additional_pages\">pp. 921\u2013926, </span><span class=\"tp_pub_additional_year\">2004</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_943\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('943','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_943\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('943','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_943\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/MishraKD04,<br />\r\ntitle = {Synthesis-driven Exploration of Pipelined Embedded Processors},<br />\r\nauthor = {Prabhat Mishra and Arun Kejariwal and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/ICVD.2004.1261049},<br />\r\ndoi = {10.1109/ICVD.2004.1261049},<br />\r\nyear  = {2004},<br />\r\ndate = {2004-01-01},<br />\r\nbooktitle = {17th International Conference on VLSI Design (VLSI Design 2004), <br />\r\n with the 3rd International Conference on Embedded Systems Design, <br />\r\n 5-9 January 2004, Mumbai, India},<br />\r\npages = {921--926},<br />\r\ncrossref = {DBLP:conf/vlsid/2004},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('943','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_943\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICVD.2004.1261049\" title=\"https://doi.org/10.1109/ICVD.2004.1261049\" target=\"_blank\">https://doi.org/10.1109/ICVD.2004.1261049</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICVD.2004.1261049\" title=\"Follow DOI:10.1109/ICVD.2004.1261049\" target=\"_blank\">doi:10.1109/ICVD.2004.1261049</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('943','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_2003\">2003</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\">Memory architecture exploration for programmable embedded systems <span class=\"tp_pub_type book\">Book</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_publisher\">Kluwer, </span><span class=\"tp_pub_additional_year\">2003</span>, <span class=\"tp_pub_additional_isbn\">ISBN: 978-1-4020-7324-3</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_944\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('944','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_944\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@book{DBLP:books/daglib/0007323,<br />\r\ntitle = {Memory architecture exploration for programmable embedded systems},<br />\r\nauthor = {Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nisbn = {978-1-4020-7324-3},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\npublisher = {Kluwer},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {book}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('944','tp_bibtex')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D;  Choi, Kiyoung</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('945','tp_links')\" style=\"cursor:pointer;\">Configurable Processors for Embedded Computing</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Computer, </span><span class=\"tp_pub_additional_volume\">36 </span><span class=\"tp_pub_additional_number\">(1), </span><span class=\"tp_pub_additional_pages\">pp. 120\u2013123, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_945\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('945','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_945\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('945','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_945\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/computer/DuttC03,<br />\r\ntitle = {Configurable Processors for Embedded Computing},<br />\r\nauthor = {Nikil D Dutt and Kiyoung Choi},<br />\r\nurl = {https://doi.org/10.1109/MC.2003.1160063},<br />\r\ndoi = {10.1109/MC.2003.1160063},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\njournal = {IEEE Computer},<br />\r\nvolume = {36},<br />\r\nnumber = {1},<br />\r\npages = {120--123},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('945','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_945\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/MC.2003.1160063\" title=\"https://doi.org/10.1109/MC.2003.1160063\" target=\"_blank\">https://doi.org/10.1109/MC.2003.1160063</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/MC.2003.1160063\" title=\"Follow DOI:10.1109/MC.2003.1160063\" target=\"_blank\">doi:10.1109/MC.2003.1160063</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('945','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D;  Tomiyama, Hiroyuki</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('946','tp_links')\" style=\"cursor:pointer;\">Towards Automatic Validation of Dynamic Behavior in Pipelined Processor \r\n Specifications</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">Design Autom. for Emb. Sys., </span><span class=\"tp_pub_additional_volume\">8 </span><span class=\"tp_pub_additional_number\">(2-3), </span><span class=\"tp_pub_additional_pages\">pp. 249\u2013265, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_946\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('946','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_946\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('946','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_946\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/dafes/MishraDT03,<br />\r\ntitle = {Towards Automatic Validation of Dynamic Behavior in Pipelined Processor <br />\r\n Specifications},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt and Hiroyuki Tomiyama},<br />\r\nurl = {https://doi.org/10.1023/B:DAEM.0000003965.80744.1c},<br />\r\ndoi = {10.1023/B:DAEM.0000003965.80744.1c},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\njournal = {Design Autom. for Emb. Sys.},<br />\r\nvolume = {8},<br />\r\nnumber = {2-3},<br />\r\npages = {249--265},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('946','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_946\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1023/B:DAEM.0000003965.80744.1c\" title=\"https://doi.org/10.1023/B:DAEM.0000003965.80744.1c\" target=\"_blank\">https://doi.org/10.1023/B:DAEM.0000003965.80744.1c</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1023/B:DAEM.0000003965.80744.1c\" title=\"Follow DOI:10.1023/B:DAEM.0000003965.80744.1c\" target=\"_blank\">doi:10.1023/B:DAEM.0000003965.80744.1c</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('946','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Lee, Jong-eun;  Choi, Kiyoung;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('947','tp_links')\" style=\"cursor:pointer;\">Compilation Approach for Coarse-Grained Reconfigurable Architectures</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Design &amp; Test of Computers, </span><span class=\"tp_pub_additional_volume\">20 </span><span class=\"tp_pub_additional_number\">(1), </span><span class=\"tp_pub_additional_pages\">pp. 26\u201333, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_947\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('947','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_947\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('947','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_947\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/dt/LeeCD03,<br />\r\ntitle = {Compilation Approach for Coarse-Grained Reconfigurable Architectures},<br />\r\nauthor = {Jong-eun Lee and Kiyoung Choi and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/MDT.2003.1173050},<br />\r\ndoi = {10.1109/MDT.2003.1173050},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\njournal = {IEEE Design &amp; Test of Computers},<br />\r\nvolume = {20},<br />\r\nnumber = {1},<br />\r\npages = {26--33},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('947','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_947\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/MDT.2003.1173050\" title=\"https://doi.org/10.1109/MDT.2003.1173050\" target=\"_blank\">https://doi.org/10.1109/MDT.2003.1173050</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/MDT.2003.1173050\" title=\"Follow DOI:10.1109/MDT.2003.1173050\" target=\"_blank\">doi:10.1109/MDT.2003.1173050</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('947','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('948','tp_links')\" style=\"cursor:pointer;\">Access pattern-based memory and connectivity architecture exploration</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Embedded Comput. Syst., </span><span class=\"tp_pub_additional_volume\">2 </span><span class=\"tp_pub_additional_number\">(1), </span><span class=\"tp_pub_additional_pages\">pp. 33\u201373, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_948\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('948','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_948\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('948','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_948\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tecs/GrunDN03,<br />\r\ntitle = {Access pattern-based memory and connectivity architecture exploration},<br />\r\nauthor = {Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {http://doi.acm.org/10.1145/605459.605462},<br />\r\ndoi = {10.1145/605459.605462},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\njournal = {ACM Trans. Embedded Comput. Syst.},<br />\r\nvolume = {2},<br />\r\nnumber = {1},<br />\r\npages = {33--73},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('948','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_948\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/605459.605462\" title=\"http://doi.acm.org/10.1145/605459.605462\" target=\"_blank\">http://doi.acm.org/10.1145/605459.605462</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/605459.605462\" title=\"Follow DOI:10.1145/605459.605462\" target=\"_blank\">doi:10.1145/605459.605462</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('948','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Halambi, Ashok;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('949','tp_links')\" style=\"cursor:pointer;\">RTGEN-an algorithm for automatic generation of reservation tables \r\n from architectural descriptions</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">11 </span><span class=\"tp_pub_additional_number\">(4), </span><span class=\"tp_pub_additional_pages\">pp. 731\u2013737, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_949\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('949','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_949\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('949','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_949\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/GrunHDN03,<br />\r\ntitle = {RTGEN-an algorithm for automatic generation of reservation tables <br />\r\n from architectural descriptions},<br />\r\nauthor = {Peter Grun and Ashok Halambi and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/TVLSI.2003.813011},<br />\r\ndoi = {10.1109/TVLSI.2003.813011},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {11},<br />\r\nnumber = {4},<br />\r\npages = {731--737},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('949','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_949\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TVLSI.2003.813011\" title=\"https://doi.org/10.1109/TVLSI.2003.813011\" target=\"_blank\">https://doi.org/10.1109/TVLSI.2003.813011</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TVLSI.2003.813011\" title=\"Follow DOI:10.1109/TVLSI.2003.813011\" target=\"_blank\">doi:10.1109/TVLSI.2003.813011</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('949','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mamidipaka, Mahesh;  Hirschberg, Daniel S;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('950','tp_links')\" style=\"cursor:pointer;\">Adaptive low-power address encoding techniques using self-organizing \r\n lists</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">11 </span><span class=\"tp_pub_additional_number\">(5), </span><span class=\"tp_pub_additional_pages\">pp. 827\u2013834, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_950\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('950','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_950\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('950','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_950\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/MamidipakaHD03,<br />\r\ntitle = {Adaptive low-power address encoding techniques using self-organizing <br />\r\n lists},<br />\r\nauthor = {Mahesh Mamidipaka and Daniel S Hirschberg and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/TVLSI.2003.814325},<br />\r\ndoi = {10.1109/TVLSI.2003.814325},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {11},<br />\r\nnumber = {5},<br />\r\npages = {827--834},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('950','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_950\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TVLSI.2003.814325\" title=\"https://doi.org/10.1109/TVLSI.2003.814325\" target=\"_blank\">https://doi.org/10.1109/TVLSI.2003.814325</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TVLSI.2003.814325\" title=\"Follow DOI:10.1109/TVLSI.2003.814325\" target=\"_blank\">doi:10.1109/TVLSI.2003.814325</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('950','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Lee, Jong-eun;  Choi, Kiyoung;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('951','tp_links')\" style=\"cursor:pointer;\">Evaluating Memory Architectures for Media Applications on Coarse-Grained \r\n Recon.gurable Architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">14th IEEE International Conference on Application-Specific Systems, \r\n Architectures, and Processors (ASAP 2003), 24-26 June 2003, The \r\n Hague, The Netherlands, </span><span class=\"tp_pub_additional_pages\">pp. 172\u2013182, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_951\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('951','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_951\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('951','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_951\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/asap/LeeCD03,<br />\r\ntitle = {Evaluating Memory Architectures for Media Applications on Coarse-Grained <br />\r\n Recon.gurable Architectures},<br />\r\nauthor = {Jong-eun Lee and Kiyoung Choi and Nikil D Dutt},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ASAP.2003.10002},<br />\r\ndoi = {10.1109/ASAP.2003.10002},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {14th IEEE International Conference on Application-Specific Systems, <br />\r\n Architectures, and Processors (ASAP 2003), 24-26 June 2003, The <br />\r\n Hague, The Netherlands},<br />\r\npages = {172--182},<br />\r\ncrossref = {DBLP:conf/asap/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('951','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_951\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ASAP.2003.10002\" title=\"http://doi.ieeecomputersociety.org/10.1109/ASAP.2003.10002\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ASAP.2003.10002</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ASAP.2003.10002\" title=\"Follow DOI:10.1109/ASAP.2003.10002\" target=\"_blank\">doi:10.1109/ASAP.2003.10002</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('951','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Biswas, Partha;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('952','tp_links')\" style=\"cursor:pointer;\">Reducing code size for heterogeneous-connectivity-based VLIW DSPs \r\n through synthesis of instruction set extensions</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the International Conference on Compilers, Architectures \r\n and Synthesis for Embedded Systems, CASES 2003, San Jose, California, \r\n USA, October 30 - November 1, 2003, </span><span class=\"tp_pub_additional_pages\">pp. 104\u2013112, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_952\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('952','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_952\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('952','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_952\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/cases/BiswasD03,<br />\r\ntitle = {Reducing code size for heterogeneous-connectivity-based VLIW DSPs <br />\r\n through synthesis of instruction set extensions},<br />\r\nauthor = {Partha Biswas and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/951710.951726},<br />\r\ndoi = {10.1145/951710.951726},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Proceedings of the International Conference on Compilers, Architectures <br />\r\n and Synthesis for Embedded Systems, CASES 2003, San Jose, California, <br />\r\n USA, October 30 - November 1, 2003},<br />\r\npages = {104--112},<br />\r\ncrossref = {DBLP:conf/cases/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('952','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_952\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/951710.951726\" title=\"http://doi.acm.org/10.1145/951710.951726\" target=\"_blank\">http://doi.acm.org/10.1145/951710.951726</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/951710.951726\" title=\"Follow DOI:10.1145/951710.951726\" target=\"_blank\">doi:10.1145/951710.951726</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('952','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Reshadi, Mehrdad;  Bansal, Nikhil;  Mishra, Prabhat;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('953','tp_links')\" style=\"cursor:pointer;\">An efficient retargetable framework for instruction-set simulation</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 1st IEEE/ACM/IFIP International Conference on \r\n Hardware/Software Codesign and System Synthesis, CODES+ISSS 2003, \r\n Newport Beach, CA, USA, October 1-3, 2003, </span><span class=\"tp_pub_additional_pages\">pp. 13\u201318, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_953\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('953','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_953\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('953','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_953\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/codes/ReshadiBMD03,<br />\r\ntitle = {An efficient retargetable framework for instruction-set simulation},<br />\r\nauthor = {Mehrdad Reshadi and Nikhil Bansal and Prabhat Mishra and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/944645.944649},<br />\r\ndoi = {10.1145/944645.944649},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Proceedings of the 1st IEEE/ACM/IFIP International Conference on <br />\r\n Hardware/Software Codesign and System Synthesis, CODES+ISSS 2003, <br />\r\n Newport Beach, CA, USA, October 1-3, 2003},<br />\r\npages = {13--18},<br />\r\ncrossref = {DBLP:conf/codes/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('953','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_953\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/944645.944649\" title=\"http://doi.acm.org/10.1145/944645.944649\" target=\"_blank\">http://doi.acm.org/10.1145/944645.944649</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/944645.944649\" title=\"Follow DOI:10.1145/944645.944649\" target=\"_blank\">doi:10.1145/944645.944649</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('953','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D;  Sztipanovits, Janos;  Hirata, Masaki</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('954','tp_links')\" style=\"cursor:pointer;\">Driving agenda for systems research</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 1st IEEE/ACM/IFIP International Conference on \r\n Hardware/Software Codesign and System Synthesis, CODES+ISSS 2003, \r\n Newport Beach, CA, USA, October 1-3, 2003, </span><span class=\"tp_pub_additional_pages\">pp. 82, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_954\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('954','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_954\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('954','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_954\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/codes/DuttSH03,<br />\r\ntitle = {Driving agenda for systems research},<br />\r\nauthor = {Nikil D Dutt and Janos Sztipanovits and Masaki Hirata},<br />\r\nurl = {http://doi.acm.org/10.1145/944645.944670},<br />\r\ndoi = {10.1145/944645.944670},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Proceedings of the 1st IEEE/ACM/IFIP International Conference on <br />\r\n Hardware/Software Codesign and System Synthesis, CODES+ISSS 2003, <br />\r\n Newport Beach, CA, USA, October 1-3, 2003},<br />\r\npages = {82},<br />\r\ncrossref = {DBLP:conf/codes/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('954','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_954\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/944645.944670\" title=\"http://doi.acm.org/10.1145/944645.944670\" target=\"_blank\">http://doi.acm.org/10.1145/944645.944670</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/944645.944670\" title=\"Follow DOI:10.1145/944645.944670\" target=\"_blank\">doi:10.1145/944645.944670</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('954','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Reshadi, Mehrdad;  Mishra, Prabhat;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('955','tp_links')\" style=\"cursor:pointer;\">Instruction set compiled simulation: a technique for fast and flexible \r\n instruction set simulation</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 40th Design Automation Conference, DAC 2003, \r\n Anaheim, CA, USA, June 2-6, 2003, </span><span class=\"tp_pub_additional_pages\">pp. 758\u2013763, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_955\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('955','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_955\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('955','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_955\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/dac/ReshadiMD03,<br />\r\ntitle = {Instruction set compiled simulation: a technique for fast and flexible <br />\r\n instruction set simulation},<br />\r\nauthor = {Mehrdad Reshadi and Prabhat Mishra and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/775832.776026},<br />\r\ndoi = {10.1145/775832.776026},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Proceedings of the 40th Design Automation Conference, DAC 2003, <br />\r\n Anaheim, CA, USA, June 2-6, 2003},<br />\r\npages = {758--763},<br />\r\ncrossref = {DBLP:conf/dac/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('955','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_955\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/775832.776026\" title=\"http://doi.acm.org/10.1145/775832.776026\" target=\"_blank\">http://doi.acm.org/10.1145/775832.776026</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/775832.776026\" title=\"Follow DOI:10.1145/775832.776026\" target=\"_blank\">doi:10.1145/775832.776026</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('955','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gupta, Sumit;  Dutt, Nikil D;  Gupta, Rajesh K;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('956','tp_links')\" style=\"cursor:pointer;\">Dynamic Conditional Branch Balancing during the High-Level Synthesis \r\n of Control-Intensive Designs</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2003 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2003), 3-7 March 2003, Munich, Germany, </span><span class=\"tp_pub_additional_pages\">pp. 10270\u201310275, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_956\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('956','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_956\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('956','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_956\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/GuptaDGN03,<br />\r\ntitle = {Dynamic Conditional Branch Balancing during the High-Level Synthesis <br />\r\n of Control-Intensive Designs},<br />\r\nauthor = {Sumit Gupta and Nikil D Dutt and Rajesh K Gupta and Alexandru Nicolau},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10120},<br />\r\ndoi = {10.1109/DATE.2003.10120},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {2003 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2003), 3-7 March 2003, Munich, Germany},<br />\r\npages = {10270--10275},<br />\r\ncrossref = {DBLP:conf/date/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('956','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_956\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10120\" title=\"http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10120\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/DATE.2003.10120</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2003.10120\" title=\"Follow DOI:10.1109/DATE.2003.10120\" target=\"_blank\">doi:10.1109/DATE.2003.10120</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('956','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mamidipaka, Mahesh;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('957','tp_links')\" style=\"cursor:pointer;\">On-chip Stack Based Memory Organization for Low Power Embedded Architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2003 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2003), 3-7 March 2003, Munich, Germany, </span><span class=\"tp_pub_additional_pages\">pp. 11082\u201311089, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_957\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('957','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_957\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('957','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_957\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/MamidipakaD03,<br />\r\ntitle = {On-chip Stack Based Memory Organization for Low Power Embedded Architectures},<br />\r\nauthor = {Mahesh Mamidipaka and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/DATE.2003.1253748},<br />\r\ndoi = {10.1109/DATE.2003.1253748},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {2003 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2003), 3-7 March 2003, Munich, Germany},<br />\r\npages = {11082--11089},<br />\r\ncrossref = {DBLP:conf/date/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('957','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_957\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2003.1253748\" title=\"https://doi.org/10.1109/DATE.2003.1253748\" target=\"_blank\">https://doi.org/10.1109/DATE.2003.1253748</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2003.1253748\" title=\"Follow DOI:10.1109/DATE.2003.1253748\" target=\"_blank\">doi:10.1109/DATE.2003.1253748</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('957','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Pasricha, Sudeep;  Mohapatra, Shivajit;  Luthra, Manev;  Dutt, Nikil D;  Venkatasubramanian, Nalini</p><p class=\"tp_pub_title\">Reducing Backlight Power Consumption for Streaming Video Applications \r\n on Mobile Handheld Devices <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">First Workshop on Embedded Systems for Real-Time Multimedia, ESTImedia \r\n 2003, October 3-4, 2003, Newport Beach, California, USA, co-located \r\n with CODES-ISSS 2003, Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 11\u201317, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_958\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('958','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_958\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/estimedia/PasrichaMLDV03,<br />\r\ntitle = {Reducing Backlight Power Consumption for Streaming Video Applications <br />\r\n on Mobile Handheld Devices},<br />\r\nauthor = {Sudeep Pasricha and Shivajit Mohapatra and Manev Luthra and Nikil D Dutt and Nalini Venkatasubramanian},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {First Workshop on Embedded Systems for Real-Time Multimedia, ESTImedia <br />\r\n 2003, October 3-4, 2003, Newport Beach, California, USA, co-located <br />\r\n with CODES-ISSS 2003, Proceedings},<br />\r\npages = {11--17},<br />\r\ncrossref = {DBLP:conf/estimedia/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('958','tp_bibtex')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Tomiyama, Hiroyuki;  Takada, Hiroaki;  Dutt, Nikil D</p><p class=\"tp_pub_title\">Data Organization Exploration for Low-Energy Address Buses <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">First Workshop on Embedded Systems for Real-Time Multimedia, ESTImedia \r\n 2003, October 3-4, 2003, Newport Beach, California, USA, co-located \r\n with CODES-ISSS 2003, Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 128\u2013133, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_959\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('959','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_959\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/estimedia/TomiyamaTD03,<br />\r\ntitle = {Data Organization Exploration for Low-Energy Address Buses},<br />\r\nauthor = {Hiroyuki Tomiyama and Hiroaki Takada and Nikil D Dutt},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {First Workshop on Embedded Systems for Real-Time Multimedia, ESTImedia <br />\r\n 2003, October 3-4, 2003, Newport Beach, California, USA, co-located <br />\r\n with CODES-ISSS 2003, Proceedings},<br />\r\npages = {128--133},<br />\r\ncrossref = {DBLP:conf/estimedia/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('959','tp_bibtex')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mamidipaka, Mahesh;  Khouri, Kamal S;  Dutt, Nikil D;  Abadir, Magdy S</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('960','tp_links')\" style=\"cursor:pointer;\">IDAP: A Tool for High Level Power Estimation of Custom Array Structures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2003 International Conference on Computer-Aided Design, ICCAD 2003, \r\n San Jose, CA, USA, November 9-13, 2003, </span><span class=\"tp_pub_additional_pages\">pp. 113\u2013119, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_960\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('960','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_960\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('960','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_960\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccad/MamidipakaKDA03,<br />\r\ntitle = {IDAP: A Tool for High Level Power Estimation of Custom Array Structures},<br />\r\nauthor = {Mahesh Mamidipaka and Kamal S Khouri and Nikil D Dutt and Magdy S Abadir},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602},<br />\r\ndoi = {10.1109/ICCAD.2003.1257602},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {2003 International Conference on Computer-Aided Design, ICCAD 2003, <br />\r\n San Jose, CA, USA, November 9-13, 2003},<br />\r\npages = {113--119},<br />\r\ncrossref = {DBLP:conf/iccad/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('960','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_960\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602\" title=\"http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ICCAD.2003.1257602</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCAD.2003.1257602\" title=\"Follow DOI:10.1109/ICCAD.2003.1257602\" target=\"_blank\">doi:10.1109/ICCAD.2003.1257602</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('960','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Luthra, Manev;  Gupta, Sumit;  Dutt, Nikil D;  Gupta, Rajesh K;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('961','tp_links')\" style=\"cursor:pointer;\">Interface Synthesis using Memory Mapping for an FPGA Platform</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">21st International Conference on Computer Design (ICCD 2003),VLSI \r\n in Computers and Processors, 13-15 October 2003, San Jose, CA, USA, \r\n Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 140\u2013145, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_961\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('961','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_961\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('961','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_961\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccd/LuthraGDGN03,<br />\r\ntitle = {Interface Synthesis using Memory Mapping for an FPGA Platform},<br />\r\nauthor = {Manev Luthra and Sumit Gupta and Nikil D Dutt and Rajesh K Gupta and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ICCD.2003.1240886},<br />\r\ndoi = {10.1109/ICCD.2003.1240886},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {21st International Conference on Computer Design (ICCD 2003),VLSI <br />\r\n in Computers and Processors, 13-15 October 2003, San Jose, CA, USA, <br />\r\n Proceedings},<br />\r\npages = {140--145},<br />\r\ncrossref = {DBLP:conf/iccd/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('961','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_961\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICCD.2003.1240886\" title=\"https://doi.org/10.1109/ICCD.2003.1240886\" target=\"_blank\">https://doi.org/10.1109/ICCD.2003.1240886</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCD.2003.1240886\" title=\"Follow DOI:10.1109/ICCD.2003.1240886\" target=\"_blank\">doi:10.1109/ICCD.2003.1240886</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('961','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Reshadi, Mehrdad;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('962','tp_links')\" style=\"cursor:pointer;\">Reducing Compilation Time Overhead in Compiled Simulators</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">21st International Conference on Computer Design (ICCD 2003),VLSI \r\n in Computers and Processors, 13-15 October 2003, San Jose, CA, USA, \r\n Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 151, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_962\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('962','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_962\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('962','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_962\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccd/ReshadiD03,<br />\r\ntitle = {Reducing Compilation Time Overhead in Compiled Simulators},<br />\r\nauthor = {Mehrdad Reshadi and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/ICCD.2003.1240888},<br />\r\ndoi = {10.1109/ICCD.2003.1240888},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {21st International Conference on Computer Design (ICCD 2003),VLSI <br />\r\n in Computers and Processors, 13-15 October 2003, San Jose, CA, USA, <br />\r\n Proceedings},<br />\r\npages = {151},<br />\r\ncrossref = {DBLP:conf/iccd/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('962','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_962\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICCD.2003.1240888\" title=\"https://doi.org/10.1109/ICCD.2003.1240888\" target=\"_blank\">https://doi.org/10.1109/ICCD.2003.1240888</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCD.2003.1240888\" title=\"Follow DOI:10.1109/ICCD.2003.1240888\" target=\"_blank\">doi:10.1109/ICCD.2003.1240888</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('962','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Cornea, Radu;  Dutt, Nikil D;  Gupta, Rajesh K;  \u00fc, Ingolf Kr;  Nicolau, Alexandru;  Schmidt, Douglas C;  Shukla, Sandeep K</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('963','tp_links')\" style=\"cursor:pointer;\">FORGE: A Framework for Optimization of Distributed Embedded Systems \r\n Software</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">17th International Parallel and Distributed Processing Symposium (IPDPS \r\n 2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 208, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_963\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('963','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_963\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('963','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_963\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/ipps/CorneaDGKNSS03,<br />\r\ntitle = {FORGE: A Framework for Optimization of Distributed Embedded Systems <br />\r\n Software},<br />\r\nauthor = {Radu Cornea and Nikil D Dutt and Rajesh K Gupta and Ingolf Kr \u00fc and Alexandru Nicolau and Douglas C Schmidt and Sandeep K Shukla},<br />\r\nurl = {https://doi.org/10.1109/IPDPS.2003.1213381},<br />\r\ndoi = {10.1109/IPDPS.2003.1213381},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {17th International Parallel and Distributed Processing Symposium (IPDPS <br />\r\n 2003), 22-26 April 2003, Nice, France, CD-ROM/Abstracts Proceedings},<br />\r\npages = {208},<br />\r\ncrossref = {DBLP:conf/ipps/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('963','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_963\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/IPDPS.2003.1213381\" title=\"https://doi.org/10.1109/IPDPS.2003.1213381\" target=\"_blank\">https://doi.org/10.1109/IPDPS.2003.1213381</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/IPDPS.2003.1213381\" title=\"Follow DOI:10.1109/IPDPS.2003.1213381\" target=\"_blank\">doi:10.1109/IPDPS.2003.1213381</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('963','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Lee, Jong-eun;  Choi, Kiyoung;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('964','tp_links')\" style=\"cursor:pointer;\">Energy-efficient instruction set synthesis for application-specific \r\n processors</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2003 International Symposium on Low Power Electronics \r\n and Design, 2003, Seoul, Korea, August 25-27, 2003, </span><span class=\"tp_pub_additional_pages\">pp. 330\u2013333, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_964\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('964','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_964\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('964','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_964\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/islped/LeeCD03,<br />\r\ntitle = {Energy-efficient instruction set synthesis for application-specific <br />\r\n processors},<br />\r\nauthor = {Jong-eun Lee and Kiyoung Choi and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/871506.871588},<br />\r\ndoi = {10.1145/871506.871588},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Proceedings of the 2003 International Symposium on Low Power Electronics <br />\r\n and Design, 2003, Seoul, Korea, August 25-27, 2003},<br />\r\npages = {330--333},<br />\r\ncrossref = {DBLP:conf/islped/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('964','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_964\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/871506.871588\" title=\"http://doi.acm.org/10.1145/871506.871588\" target=\"_blank\">http://doi.acm.org/10.1145/871506.871588</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/871506.871588\" title=\"Follow DOI:10.1145/871506.871588\" target=\"_blank\">doi:10.1145/871506.871588</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('964','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Lee, Jong-eun;  Choi, Kiyoung;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('965','tp_links')\" style=\"cursor:pointer;\">An algorithm for mapping loops onto coarse-grained reconfigurable \r\n architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2003 Conference on Languages, Compilers, and Tools \r\n for Embedded Systems (LCTES'03). San Diego, California, USA, June \r\n 11-13, 2003, </span><span class=\"tp_pub_additional_pages\">pp. 183\u2013188, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_965\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('965','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_965\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('965','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_965\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/lctrts/LeeCD03,<br />\r\ntitle = {An algorithm for mapping loops onto coarse-grained reconfigurable <br />\r\n architectures},<br />\r\nauthor = {Jong-eun Lee and Kiyoung Choi and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/780732.780758},<br />\r\ndoi = {10.1145/780732.780758},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Proceedings of the 2003 Conference on Languages, Compilers, and Tools <br />\r\n for Embedded Systems (LCTES'03). San Diego, California, USA, June <br />\r\n 11-13, 2003},<br />\r\npages = {183--188},<br />\r\ncrossref = {DBLP:conf/lctrts/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('965','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_965\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/780732.780758\" title=\"http://doi.acm.org/10.1145/780732.780758\" target=\"_blank\">http://doi.acm.org/10.1145/780732.780758</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/780732.780758\" title=\"Follow DOI:10.1145/780732.780758\" target=\"_blank\">doi:10.1145/780732.780758</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('965','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mohapatra, Shivajit;  Cornea, Radu;  Dutt, Nikil D;  Nicolau, Alexandru;  Venkatasubramanian, Nalini</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('966','tp_links')\" style=\"cursor:pointer;\">Integrated power management for video streaming to mobile handheld \r\n devices</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Eleventh ACM International Conference on Multimedia, \r\n Berkeley, CA, USA, November 2-8, 2003, </span><span class=\"tp_pub_additional_pages\">pp. 582\u2013591, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_966\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('966','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_966\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('966','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_966\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/mm/MohapatraCDNV03,<br />\r\ntitle = {Integrated power management for video streaming to mobile handheld <br />\r\n devices},<br />\r\nauthor = {Shivajit Mohapatra and Radu Cornea and Nikil D Dutt and Alexandru Nicolau and Nalini Venkatasubramanian},<br />\r\nurl = {http://doi.acm.org/10.1145/957013.957134},<br />\r\ndoi = {10.1145/957013.957134},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Proceedings of the Eleventh ACM International Conference on Multimedia, <br />\r\n Berkeley, CA, USA, November 2-8, 2003},<br />\r\npages = {582--591},<br />\r\ncrossref = {DBLP:conf/mm/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('966','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_966\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/957013.957134\" title=\"http://doi.acm.org/10.1145/957013.957134\" target=\"_blank\">http://doi.acm.org/10.1145/957013.957134</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/957013.957134\" title=\"Follow DOI:10.1145/957013.957134\" target=\"_blank\">doi:10.1145/957013.957134</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('966','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('967','tp_links')\" style=\"cursor:pointer;\">A Methodology for Validation of Microprocessors using Equivalence \r\n Checking</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Fourth International Workshop on Microprocessor Test and Verification, \r\n Common Challenges and Solutions (MTV 2003), May 29-30, 2003, Hyatt \r\n Town Lake Hotel, Austin, Texas, USA, </span><span class=\"tp_pub_additional_pages\">pp. 83\u201388, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_967\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('967','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_967\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('967','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_967\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/mtv/MishraD03,<br />\r\ntitle = {A Methodology for Validation of Microprocessors using Equivalence <br />\r\n Checking},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/MTV.2003.1250267},<br />\r\ndoi = {10.1109/MTV.2003.1250267},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Fourth International Workshop on Microprocessor Test and Verification, <br />\r\n Common Challenges and Solutions (MTV 2003), May 29-30, 2003, Hyatt <br />\r\n Town Lake Hotel, Austin, Texas, USA},<br />\r\npages = {83--88},<br />\r\ncrossref = {DBLP:conf/mtv/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('967','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_967\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/MTV.2003.1250267\" title=\"https://doi.org/10.1109/MTV.2003.1250267\" target=\"_blank\">https://doi.org/10.1109/MTV.2003.1250267</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/MTV.2003.1250267\" title=\"Follow DOI:10.1109/MTV.2003.1250267\" target=\"_blank\">doi:10.1109/MTV.2003.1250267</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('967','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Kejariwal, Arun;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('968','tp_links')\" style=\"cursor:pointer;\">Rapid Exploration of Pipelined Processors through Automatic Generation \r\n of Synthesizable RTL Models</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">14th IEEE International Workshop on Rapid System Prototyping (RSP \r\n 2003), 9-11 June 2003, San Diego, CA, USA, </span><span class=\"tp_pub_additional_pages\">pp. 226\u2013232, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_968\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('968','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_968\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('968','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_968\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/rsp/MishraKD03,<br />\r\ntitle = {Rapid Exploration of Pipelined Processors through Automatic Generation <br />\r\n of Synthesizable RTL Models},<br />\r\nauthor = {Prabhat Mishra and Arun Kejariwal and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/IWRSP.2003.1207052},<br />\r\ndoi = {10.1109/IWRSP.2003.1207052},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {14th IEEE International Workshop on Rapid System Prototyping (RSP <br />\r\n 2003), 9-11 June 2003, San Diego, CA, USA},<br />\r\npages = {226--232},<br />\r\ncrossref = {DBLP:conf/rsp/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('968','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_968\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/IWRSP.2003.1207052\" title=\"https://doi.org/10.1109/IWRSP.2003.1207052\" target=\"_blank\">https://doi.org/10.1109/IWRSP.2003.1207052</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/IWRSP.2003.1207052\" title=\"Follow DOI:10.1109/IWRSP.2003.1207052\" target=\"_blank\">doi:10.1109/IWRSP.2003.1207052</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('968','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Buss, Marcio;  Givargis, Tony;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('969','tp_links')\" style=\"cursor:pointer;\">Exploring Efficient Operating Points for Voltage Scaled Embedded Processor \r\n Cores</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 24th IEEE Real-Time Systems Symposium (RTSS \r\n 2003), 3-5 December 2003, Cancun, Mexico, </span><span class=\"tp_pub_additional_pages\">pp. 275\u2013281, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_969\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('969','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_969\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('969','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_969\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/rtss/BussGD03,<br />\r\ntitle = {Exploring Efficient Operating Points for Voltage Scaled Embedded Processor <br />\r\n Cores},<br />\r\nauthor = {Marcio Buss and Tony Givargis and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/REAL.2003.1253274},<br />\r\ndoi = {10.1109/REAL.2003.1253274},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {Proceedings of the 24th IEEE Real-Time Systems Symposium (RTSS <br />\r\n 2003), 3-5 December 2003, Cancun, Mexico},<br />\r\npages = {275--281},<br />\r\ncrossref = {DBLP:conf/rtss/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('969','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_969\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/REAL.2003.1253274\" title=\"https://doi.org/10.1109/REAL.2003.1253274\" target=\"_blank\">https://doi.org/10.1109/REAL.2003.1253274</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/REAL.2003.1253274\" title=\"Follow DOI:10.1109/REAL.2003.1253274\" target=\"_blank\">doi:10.1109/REAL.2003.1253274</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('969','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mamidipaka, Mahesh;  Dutt, Nikil D;  Khouri, Kamal S</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('970','tp_links')\" style=\"cursor:pointer;\">A Methodology for Accurate Modeling of Energy Dissipation in Array \r\n Structures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">16th International Conference on VLSI Design (VLSI Design 2003), \r\n 4-8 January 2003, New Delhi, India, </span><span class=\"tp_pub_additional_pages\">pp. 320, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_970\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('970','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_970\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('970','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_970\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/MamidipakaDK03,<br />\r\ntitle = {A Methodology for Accurate Modeling of Energy Dissipation in Array <br />\r\n Structures},<br />\r\nauthor = {Mahesh Mamidipaka and Nikil D Dutt and Kamal S Khouri},<br />\r\nurl = {https://doi.org/10.1109/ICVD.2003.1183157},<br />\r\ndoi = {10.1109/ICVD.2003.1183157},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {16th International Conference on VLSI Design (VLSI Design 2003), <br />\r\n 4-8 January 2003, New Delhi, India},<br />\r\npages = {320},<br />\r\ncrossref = {DBLP:conf/vlsid/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('970','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_970\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICVD.2003.1183157\" title=\"https://doi.org/10.1109/ICVD.2003.1183157\" target=\"_blank\">https://doi.org/10.1109/ICVD.2003.1183157</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICVD.2003.1183157\" title=\"Follow DOI:10.1109/ICVD.2003.1183157\" target=\"_blank\">doi:10.1109/ICVD.2003.1183157</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('970','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gupta, Sumit;  Dutt, Nikil D;  Gupta, Rajesh K;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('971','tp_links')\" style=\"cursor:pointer;\">SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing \r\n Compiler Transformations</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">16th International Conference on VLSI Design (VLSI Design 2003), \r\n 4-8 January 2003, New Delhi, India, </span><span class=\"tp_pub_additional_pages\">pp. 461\u2013466, </span><span class=\"tp_pub_additional_year\">2003</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_971\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('971','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_971\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('971','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_971\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/GuptaDGN03,<br />\r\ntitle = {SPARK: A High-Lev l Synthesis Framework For Applying Parallelizing <br />\r\n Compiler Transformations},<br />\r\nauthor = {Sumit Gupta and Nikil D Dutt and Rajesh K Gupta and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ICVD.2003.1183177},<br />\r\ndoi = {10.1109/ICVD.2003.1183177},<br />\r\nyear  = {2003},<br />\r\ndate = {2003-01-01},<br />\r\nbooktitle = {16th International Conference on VLSI Design (VLSI Design 2003), <br />\r\n 4-8 January 2003, New Delhi, India},<br />\r\npages = {461--466},<br />\r\ncrossref = {DBLP:conf/vlsid/2003},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('971','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_971\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICVD.2003.1183177\" title=\"https://doi.org/10.1109/ICVD.2003.1183177\" target=\"_blank\">https://doi.org/10.1109/ICVD.2003.1183177</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICVD.2003.1183177\" title=\"Follow DOI:10.1109/ICVD.2003.1183177\" target=\"_blank\">doi:10.1109/ICVD.2003.1183177</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('971','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_2002\">2002</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gupta, Sumit;  Savoiu, Nick;  Dutt, Nikil D;  Gupta, Rajesh K;  Nicolau, Alexandru;  Kam, Timothy;  Kishinevsky, Michael;  Rotem, Shai</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('972','tp_links')\" style=\"cursor:pointer;\">Coordinated transformations for high-level synthesis of high performance \r\n microprocessor blocks</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 39th Design Automation Conference, DAC 2002, \r\n New Orleans, LA, USA, June 10-14, 2002, </span><span class=\"tp_pub_additional_pages\">pp. 898\u2013903, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_972\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('972','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_972\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('972','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_972\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/dac/GuptaSDGNKKR02,<br />\r\ntitle = {Coordinated transformations for high-level synthesis of high performance <br />\r\n microprocessor blocks},<br />\r\nauthor = {Sumit Gupta and Nick Savoiu and Nikil D Dutt and Rajesh K Gupta and Alexandru Nicolau and Timothy Kam and Michael Kishinevsky and Shai Rotem},<br />\r\nurl = {http://doi.acm.org/10.1145/513918.514140},<br />\r\ndoi = {10.1145/513918.514140},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {Proceedings of the 39th Design Automation Conference, DAC 2002, <br />\r\n New Orleans, LA, USA, June 10-14, 2002},<br />\r\npages = {898--903},<br />\r\ncrossref = {DBLP:conf/dac/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('972','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_972\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/513918.514140\" title=\"http://doi.acm.org/10.1145/513918.514140\" target=\"_blank\">http://doi.acm.org/10.1145/513918.514140</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/513918.514140\" title=\"Follow DOI:10.1145/513918.514140\" target=\"_blank\">doi:10.1145/513918.514140</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('972','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D;  Nicolau, Alexandru;  Tomiyama, Hiroyuki</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('973','tp_links')\" style=\"cursor:pointer;\">Automatic Verification of In-Order Execution In Microprocessors with \r\n Fragmented Pipelines and Multicycle Functional Units</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2002 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2002), 4-8 March 2002, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 36\u201343, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_973\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('973','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_973\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('973','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_973\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/MishraDNT02,<br />\r\ntitle = {Automatic Verification of In-Order Execution In Microprocessors with <br />\r\n Fragmented Pipelines and Multicycle Functional Units},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt and Alexandru Nicolau and Hiroyuki Tomiyama},<br />\r\nurl = {https://doi.org/10.1109/DATE.2002.998247},<br />\r\ndoi = {10.1109/DATE.2002.998247},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {2002 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2002), 4-8 March 2002, Paris, France},<br />\r\npages = {36--43},<br />\r\ncrossref = {DBLP:conf/date/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('973','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_973\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2002.998247\" title=\"https://doi.org/10.1109/DATE.2002.998247\" target=\"_blank\">https://doi.org/10.1109/DATE.2002.998247</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2002.998247\" title=\"Follow DOI:10.1109/DATE.2002.998247\" target=\"_blank\">doi:10.1109/DATE.2002.998247</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('973','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Azevedo, Ana;  Issenin, Ilya;  Cornea, Radu;  Gupta, Rajesh;  Dutt, Nikil D;  Veidenbaum, Alexander V;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('974','tp_links')\" style=\"cursor:pointer;\">Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2002 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2002), 4-8 March 2002, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 168\u2013175, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_974\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('974','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_974\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('974','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_974\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/AzevedoICGDVN02,<br />\r\ntitle = {Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints},<br />\r\nauthor = {Ana Azevedo and Ilya Issenin and Radu Cornea and Rajesh Gupta and Nikil D Dutt and Alexander V Veidenbaum and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/DATE.2002.998266},<br />\r\ndoi = {10.1109/DATE.2002.998266},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {2002 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2002), 4-8 March 2002, Paris, France},<br />\r\npages = {168--175},<br />\r\ncrossref = {DBLP:conf/date/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('974','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_974\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2002.998266\" title=\"https://doi.org/10.1109/DATE.2002.998266\" target=\"_blank\">https://doi.org/10.1109/DATE.2002.998266</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2002.998266\" title=\"Follow DOI:10.1109/DATE.2002.998266\" target=\"_blank\">doi:10.1109/DATE.2002.998266</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('974','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Halambi, Ashok;  Shrivastava, Aviral;  Biswas, Partha;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('975','tp_links')\" style=\"cursor:pointer;\">An Efficient Compiler Technique for Code Size Reduction Using Reduced \r\n Bit-Width ISAs</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2002 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2002), 4-8 March 2002, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 402\u2013408, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_975\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('975','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_975\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('975','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_975\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/HalambiSBDN02,<br />\r\ntitle = {An Efficient Compiler Technique for Code Size Reduction Using Reduced <br />\r\n Bit-Width ISAs},<br />\r\nauthor = {Ashok Halambi and Aviral Shrivastava and Partha Biswas and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/DATE.2002.998305},<br />\r\ndoi = {10.1109/DATE.2002.998305},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {2002 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2002), 4-8 March 2002, Paris, France},<br />\r\npages = {402--408},<br />\r\ncrossref = {DBLP:conf/date/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('975','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_975\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2002.998305\" title=\"https://doi.org/10.1109/DATE.2002.998305\" target=\"_blank\">https://doi.org/10.1109/DATE.2002.998305</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2002.998305\" title=\"Follow DOI:10.1109/DATE.2002.998305\" target=\"_blank\">doi:10.1109/DATE.2002.998305</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('975','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('976','tp_links')\" style=\"cursor:pointer;\">Memory System Connectivity Exploration</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2002 Design, Automation and Test in Europe Conference and Exposition \r\n (DATE 2002), 4-8 March 2002, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 894\u2013901, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_976\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('976','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_976\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('976','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_976\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/GrunDN02,<br />\r\ntitle = {Memory System Connectivity Exploration},<br />\r\nauthor = {Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/DATE.2002.998406},<br />\r\ndoi = {10.1109/DATE.2002.998406},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {2002 Design, Automation and Test in Europe Conference and Exposition <br />\r\n (DATE 2002), 4-8 March 2002, Paris, France},<br />\r\npages = {894--901},<br />\r\ncrossref = {DBLP:conf/date/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('976','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_976\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2002.998406\" title=\"https://doi.org/10.1109/DATE.2002.998406\" target=\"_blank\">https://doi.org/10.1109/DATE.2002.998406</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2002.998406\" title=\"Follow DOI:10.1109/DATE.2002.998406\" target=\"_blank\">doi:10.1109/DATE.2002.998406</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('976','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('977','tp_links')\" style=\"cursor:pointer;\">Memory Architectures for Embedded Systems-On-Chip</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">High Performance Computing - HiPC 2002, 9th International Conference, \r\n Bangalore, India, December 18-21, 2002, Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 647\u2013662, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_977\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('977','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_977\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('977','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_977\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/hipc/PandaD02a,<br />\r\ntitle = {Memory Architectures for Embedded Systems-On-Chip},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1007/3-540-36265-7_61},<br />\r\ndoi = {10.1007/3-540-36265-7_61},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {High Performance Computing - HiPC 2002, 9th International Conference, <br />\r\n Bangalore, India, December 18-21, 2002, Proceedings},<br />\r\npages = {647--662},<br />\r\ncrossref = {DBLP:conf/hipc/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('977','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_977\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/3-540-36265-7_61\" title=\"https://doi.org/10.1007/3-540-36265-7_61\" target=\"_blank\">https://doi.org/10.1007/3-540-36265-7_61</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/3-540-36265-7_61\" title=\"Follow DOI:10.1007/3-540-36265-7_61\" target=\"_blank\">doi:10.1007/3-540-36265-7_61</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('977','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('978','tp_links')\" style=\"cursor:pointer;\">Automatic functional test program generation for pipelined processors \r\n using model checking</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Seventh IEEE International High-Level Design Validation and Test \r\n Workshop 2002, Cannes, France, October 27-29, 2002, </span><span class=\"tp_pub_additional_pages\">pp. 99\u2013103, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_978\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('978','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_978\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('978','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_978\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/hldvt/MishraD02,<br />\r\ntitle = {Automatic functional test program generation for pipelined processors <br />\r\n using model checking},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/HLDVT.2002.1224436},<br />\r\ndoi = {10.1109/HLDVT.2002.1224436},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {Seventh IEEE International High-Level Design Validation and Test <br />\r\n Workshop 2002, Cannes, France, October 27-29, 2002},<br />\r\npages = {99--103},<br />\r\ncrossref = {DBLP:conf/hldvt/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('978','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_978\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/HLDVT.2002.1224436\" title=\"https://doi.org/10.1109/HLDVT.2002.1224436\" target=\"_blank\">https://doi.org/10.1109/HLDVT.2002.1224436</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/HLDVT.2002.1224436\" title=\"Follow DOI:10.1109/HLDVT.2002.1224436\" target=\"_blank\">doi:10.1109/HLDVT.2002.1224436</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('978','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Lee, Jong-eun;  Choi, Kiyoung;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('979','tp_links')\" style=\"cursor:pointer;\">Efficient instruction encoding for automatic instruction set design \r\n of configurable ASIPs</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2002 IEEE/ACM International Conference on Computer-aided \r\n Design, ICCAD 2002, San Jose, California, USA, November 10-14, 2002, </span><span class=\"tp_pub_additional_pages\">pp. 649\u2013654, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_979\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('979','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_979\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('979','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_979\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccad/LeeCD02,<br />\r\ntitle = {Efficient instruction encoding for automatic instruction set design <br />\r\n of configurable ASIPs},<br />\r\nauthor = {Jong-eun Lee and Kiyoung Choi and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/774572.774668},<br />\r\ndoi = {10.1145/774572.774668},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {Proceedings of the 2002 IEEE/ACM International Conference on Computer-aided <br />\r\n Design, ICCAD 2002, San Jose, California, USA, November 10-14, 2002},<br />\r\npages = {649--654},<br />\r\ncrossref = {DBLP:conf/iccad/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('979','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_979\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/774572.774668\" title=\"http://doi.acm.org/10.1145/774572.774668\" target=\"_blank\">http://doi.acm.org/10.1145/774572.774668</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/774572.774668\" title=\"Follow DOI:10.1145/774572.774668\" target=\"_blank\">doi:10.1145/774572.774668</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('979','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D</p><p class=\"tp_pub_title\">Modeling and Verification of Pipelined Embedded Processors in the \r\n Presence of Hazards and Exceptions <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Design and Analysis of Distributed Embedded Systems, IFIP 17(^mboxth) \r\n World Computer Congress - TC10 Stream on Distributed and Parallel \r\n Embedded Systems (DIPES 2002), August 25-29, 2002, Montr\u00e9al, \r\n Qu\u00e9bec, Canada, </span><span class=\"tp_pub_additional_pages\">pp. 81\u201390, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_980\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('980','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_980\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/ifip10-3/MishraD02,<br />\r\ntitle = {Modeling and Verification of Pipelined Embedded Processors in the <br />\r\n Presence of Hazards and Exceptions},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {Design and Analysis of Distributed Embedded Systems, IFIP 17(^mboxth) <br />\r\n World Computer Congress - TC10 Stream on Distributed and Parallel <br />\r\n Embedded Systems (DIPES 2002), August 25-29, 2002, Montr\u00e9al, <br />\r\n Qu\u00e9bec, Canada},<br />\r\npages = {81--90},<br />\r\ncrossref = {DBLP:conf/ifip10-3/2002dipes},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('980','tp_bibtex')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Nicolau, Alexandru;  Dutt, Nikil D;  Shrivastava, Aviral;  Biswas, Partha;  Halambi, Ashok</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('981','tp_links')\" style=\"cursor:pointer;\">A Design Space Exploration Framework for Reduced Bit-Width Instruction \r\n Set Architecture (rISA) Design</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 15th International Symposium on System Synthesis \r\n (ISSS 2002), October 2-4, 2002, Kyoto, Japan, </span><span class=\"tp_pub_additional_pages\">pp. 120\u2013125, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_981\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('981','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_981\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('981','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_981\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/isss/NicolauDSBH02,<br />\r\ntitle = {A Design Space Exploration Framework for Reduced Bit-Width Instruction <br />\r\n Set Architecture (rISA) Design},<br />\r\nauthor = {Alexandru Nicolau and Nikil D Dutt and Aviral Shrivastava and Partha Biswas and Ashok Halambi},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227163},<br />\r\ndoi = {10.1109/ISSS.2002.1227163},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {Proceedings of the 15th International Symposium on System Synthesis <br />\r\n (ISSS 2002), October 2-4, 2002, Kyoto, Japan},<br />\r\npages = {120--125},<br />\r\ncrossref = {DBLP:conf/isss/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('981','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_981\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227163\" title=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227163\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227163</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ISSS.2002.1227163\" title=\"Follow DOI:10.1109/ISSS.2002.1227163\" target=\"_blank\">doi:10.1109/ISSS.2002.1227163</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('981','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D;  Hirschberg, Daniel S;  Mamidipaka, Mahesh</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('982','tp_links')\" style=\"cursor:pointer;\">Efficient Power Reduction Techniques for Time Multiplexed Address \r\n Buses</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 15th International Symposium on System Synthesis \r\n (ISSS 2002), October 2-4, 2002, Kyoto, Japan, </span><span class=\"tp_pub_additional_pages\">pp. 207\u2013212, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_982\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('982','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_982\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('982','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_982\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/isss/DuttHM02,<br />\r\ntitle = {Efficient Power Reduction Techniques for Time Multiplexed Address <br />\r\n Buses},<br />\r\nauthor = {Nikil D Dutt and Daniel S Hirschberg and Mahesh Mamidipaka},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227179},<br />\r\ndoi = {10.1109/ISSS.2002.1227179},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {Proceedings of the 15th International Symposium on System Synthesis <br />\r\n (ISSS 2002), October 2-4, 2002, Kyoto, Japan},<br />\r\npages = {207--212},<br />\r\ncrossref = {DBLP:conf/isss/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('982','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_982\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227179\" title=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227179\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227179</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ISSS.2002.1227179\" title=\"Follow DOI:10.1109/ISSS.2002.1227179\" target=\"_blank\">doi:10.1109/ISSS.2002.1227179</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('982','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Nicolau, Alexandru;  Dutt, Nikil D;  Gupta, Rajesh;  Savoiu, Nick;  Reshadi, Mehrdad;  Gupta, Sumit</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('983','tp_links')\" style=\"cursor:pointer;\">Dynamic Common Sub-Expression Elimination during Scheduling in High-Level \r\n Synthesis</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 15th International Symposium on System Synthesis \r\n (ISSS 2002), October 2-4, 2002, Kyoto, Japan, </span><span class=\"tp_pub_additional_pages\">pp. 261\u2013266, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_983\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('983','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_983\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('983','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_983\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/isss/NicolauDGSRG02,<br />\r\ntitle = {Dynamic Common Sub-Expression Elimination during Scheduling in High-Level <br />\r\n Synthesis},<br />\r\nauthor = {Alexandru Nicolau and Nikil D Dutt and Rajesh Gupta and Nick Savoiu and Mehrdad Reshadi and Sumit Gupta},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227188},<br />\r\ndoi = {10.1109/ISSS.2002.1227188},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {Proceedings of the 15th International Symposium on System Synthesis <br />\r\n (ISSS 2002), October 2-4, 2002, Kyoto, Japan},<br />\r\npages = {261--266},<br />\r\ncrossref = {DBLP:conf/isss/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('983','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_983\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227188\" title=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227188\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ISSS.2002.1227188</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ISSS.2002.1227188\" title=\"Follow DOI:10.1109/ISSS.2002.1227188\" target=\"_blank\">doi:10.1109/ISSS.2002.1227188</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('983','tp_links')\">Close</a></p></div></td></tr></table><div class=\"tablenav\"><div class=\"tablenav-pages\"><span class=\"displaying-num\">439 entries</span> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=1&amp;#tppubs\" title=\"first page\" class=\"page-numbers\">&laquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=6&amp;#tppubs\" title=\"previous page\" class=\"page-numbers\">&lsaquo;</a>  7 of 9 <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=8&amp;#tppubs\" title=\"next page\" class=\"page-numbers\">&rsaquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=9&amp;#tppubs\" title=\"last page\" class=\"page-numbers\">&raquo;</a> </div></div>\n\t</div><!-- .entry-content -->\n\n\t\n\t\n\t\n</article><!-- #post-## -->\n\t\t</main><!-- #main -->\n\t</div><!-- #primary -->\n\n\t</div><!-- .hm-container -->\n\t</div><!-- #content -->\n\n\t\n\t<footer id=\"colophon\" class=\"site-footer\" role=\"contentinfo\">\n\t\t<div class=\"hm-container\">\n\n\t\t\t\n\t\t\t<div class=\"footer-widget-area\">\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t<aside id=\"text-3\" class=\"widget widget_text\"><h4 class=\"footer-widget-title\">Find Us</h4>\t\t\t<div class=\"textwidget\"><p><strong>Address</strong><br />\n3069 Donald Bren Hall<br />\nUniversity\u00a0of\u00a0California,\u00a0Irvine<br />\nIrvine,\u00a0CA\u00a092697-3435,\u00a0USA</p>\n<p><strong>Email</strong><br />\n<a href=\"mailto:drg@ics.uci.edu\">drg@ics.uci.edu</a></p>\n</div>\n\t\t</aside>\t\t\t\t</div><!-- .footer-sidebar -->\n\t\t\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .footer-sidebar -->\t\t\n\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .footer-sidebar -->\t\t\t\n\t\t\t</div><!-- .footer-widget-area -->\n\n\t\t\t\n\t\t</div><!-- .hm-container -->\n\n\t\t<div class=\"site-info\">\n\t\t\t<div class=\"hm-container\">\n\t\t\t\t<div class=\"site-info-owner\">\n\t\t\t\t\tCopyright &#169; 2019 <a href=\"https://duttgroup.ics.uci.edu/\" title=\"Dutt Research Group\" >Dutt Research Group</a>.\t\t\t\t</div>\t\t\t\n\t\t\t\t<div class=\"site-info-designer\">\n\t\t\t\t\tPowered by <a href=\"https://wordpress.org\" target=\"_blank\" title=\"WordPress\">WordPress</a> and <a href=\"https://themezhut.com/themes/hitmag/\" target=\"_blank\" title=\"HitMag WordPress Theme\">HitMag</a>.\t\t\t\t</div>\n\t\t\t</div><!-- .hm-container -->\n\t\t</div><!-- .site-info -->\n\t</footer><!-- #colophon -->\n\n\t\n</div><!-- #page -->\n\n\n<style>.pagemenu-hide{display:none !important;}</style><link rel='stylesheet' id='tp_template_2016-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/templates/tp_template_2016.css?ver=5.2.3' type='text/css' media='all' />\n<script type='text/javascript'>\n/* <![CDATA[ */\nvar wpcf7 = {\"apiSettings\":{\"root\":\"https:\\/\\/duttgroup.ics.uci.edu\\/wp-json\\/contact-form-7\\/v1\",\"namespace\":\"contact-form-7\\/v1\"}};\n/* ]]> */\n</script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/contact-form-7/includes/js/scripts.js?ver=5.1.4'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/navigation.js?ver=20151215'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/skip-link-focus-fix.js?ver=20151215'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/jquery.flexslider-min.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/scripts.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/jquery.magnific-popup.min.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/wp-gallery-custom-links/wp-gallery-custom-links.js?ver=1.1'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/wp-embed.min.js?ver=5.2.3'></script>\n</body>\n</html>", "encoding": "utf-8"}