{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:42:07 2010 " "Info: Processing started: Sat Jul 17 01:42:07 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Mux3to1_32 -c Mux3to1_32 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mux3to1_32 -c Mux3to1_32 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "sel\[1\] out\[22\] 11.149 ns Longest " "Info: Longest tpd from source pin \"sel\[1\]\" to destination pin \"out\[22\]\" is 11.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns sel\[1\] 1 PIN PIN_T1 32 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_T1; Fanout = 32; PIN Node = 'sel\[1\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } } { "Mux3to1_32.v" "" { Text "D:/±à³Ì/verilog HDL/cpu/new/Mux3to1_32/Mux3to1_32.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.081 ns) + CELL(0.366 ns) 6.277 ns Mux9~130 2 COMB LCCOMB_X39_Y20_N22 1 " "Info: 2: + IC(5.081 ns) + CELL(0.366 ns) = 6.277 ns; Loc. = LCCOMB_X39_Y20_N22; Fanout = 1; COMB Node = 'Mux9~130'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.447 ns" { sel[1] Mux9~130 } "NODE_NAME" } } { "Mux3to1_32.v" "" { Text "D:/±à³Ì/verilog HDL/cpu/new/Mux3to1_32/Mux3to1_32.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.718 ns) + CELL(2.154 ns) 11.149 ns out\[22\] 3 PIN PIN_G22 0 " "Info: 3: + IC(2.718 ns) + CELL(2.154 ns) = 11.149 ns; Loc. = PIN_G22; Fanout = 0; PIN Node = 'out\[22\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.872 ns" { Mux9~130 out[22] } "NODE_NAME" } } { "Mux3to1_32.v" "" { Text "D:/±à³Ì/verilog HDL/cpu/new/Mux3to1_32/Mux3to1_32.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.350 ns ( 30.05 % ) " "Info: Total cell delay = 3.350 ns ( 30.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.799 ns ( 69.95 % ) " "Info: Total interconnect delay = 7.799 ns ( 69.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.149 ns" { sel[1] Mux9~130 out[22] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "11.149 ns" { sel[1] {} sel[1]~combout {} Mux9~130 {} out[22] {} } { 0.000ns 0.000ns 5.081ns 2.718ns } { 0.000ns 0.830ns 0.366ns 2.154ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "143 " "Info: Allocated 143 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:42:08 2010 " "Info: Processing ended: Sat Jul 17 01:42:08 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
