// Seed: 774192691
module module_0 #(
    parameter id_2 = 32'd29
);
  logic id_1;
  always @(posedge "") begin : LABEL_0
    id_1 = {id_1, 1'h0};
  end
  wire _id_2, id_3, id_4, id_5, id_6;
  wire id_7 = id_7;
  logic [id_2  #  (  .  id_2  (  -1  )  ) : 1] id_8;
  final $signed(18);
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd70,
    parameter id_6 = 32'd21
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout logic [7:0] id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  assign id_7[!id_6|id_3] = -1;
endmodule
