Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 12 14:25:41 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 39 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/U0/internal_clock_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/ramControl_0/U0/tmp_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.045        0.000                      0                  116        0.226        0.000                      0                  116        4.500        0.000                       0                    76  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.045        0.000                      0                  116        0.226        0.000                      0                  116        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.617ns  (logic 1.628ns (35.258%)  route 2.989ns (64.742%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.725     5.328    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  design_1_i/AverageFSM_0/U0/average_reg[3]/Q
                         net (fo=11, routed)          0.877     6.661    design_1_i/AverageFSM_0/U0/average_reg[3]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  design_1_i/AverageFSM_0/U0/outp[5]_i_37/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/AverageFSM_0/U0/outp[5]_i_37_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_2/CO[3]
                         net (fo=12, routed)          1.503     9.179    design_1_i/AverageFSM_0/U0/next_outp4
    SLICE_X84Y87         LUT5 (Prop_lut5_I2_O)        0.156     9.335 r  design_1_i/AverageFSM_0/U0/outp[1]_i_1/O
                         net (fo=1, routed)           0.610     9.945    design_1_i/AverageFSM_0/U0/next_outp[1]
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.606    15.029    design_1_i/AverageFSM_0/U0/clk
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[1]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)       -0.278    14.990    design_1_i/AverageFSM_0/U0/outp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 1.720ns (35.981%)  route 3.060ns (64.019%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.725     5.328    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  design_1_i/AverageFSM_0/U0/average_reg[3]/Q
                         net (fo=11, routed)          0.877     6.661    design_1_i/AverageFSM_0/U0/average_reg[3]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  design_1_i/AverageFSM_0/U0/outp[5]_i_37/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/AverageFSM_0/U0/outp[5]_i_37_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_2/CO[3]
                         net (fo=12, routed)          1.229     8.905    design_1_i/AverageFSM_0/U0/next_outp4
    SLICE_X84Y86         LUT6 (Prop_lut6_I4_O)        0.124     9.029 r  design_1_i/AverageFSM_0/U0/outp[7]_i_3/O
                         net (fo=2, routed)           0.955     9.984    design_1_i/AverageFSM_0/U0/next_outp10_in[4]
    SLICE_X84Y87         LUT5 (Prop_lut5_I2_O)        0.124    10.108 r  design_1_i/AverageFSM_0/U0/outp[6]_i_1/O
                         net (fo=1, routed)           0.000    10.108    design_1_i/AverageFSM_0/U0/next_outp[6]
    SLICE_X84Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.606    15.029    design_1_i/AverageFSM_0/U0/clk
    SLICE_X84Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[6]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X84Y87         FDSE (Setup_fdse_C_D)        0.077    15.345    design_1_i/AverageFSM_0/U0/outp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.720ns (36.041%)  route 3.052ns (63.959%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.725     5.328    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  design_1_i/AverageFSM_0/U0/average_reg[3]/Q
                         net (fo=11, routed)          0.877     6.661    design_1_i/AverageFSM_0/U0/average_reg[3]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  design_1_i/AverageFSM_0/U0/outp[5]_i_37/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/AverageFSM_0/U0/outp[5]_i_37_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_2/CO[3]
                         net (fo=12, routed)          1.229     8.905    design_1_i/AverageFSM_0/U0/next_outp4
    SLICE_X84Y86         LUT6 (Prop_lut6_I4_O)        0.124     9.029 r  design_1_i/AverageFSM_0/U0/outp[7]_i_3/O
                         net (fo=2, routed)           0.947     9.976    design_1_i/AverageFSM_0/U0/next_outp10_in[4]
    SLICE_X84Y87         LUT6 (Prop_lut6_I2_O)        0.124    10.100 r  design_1_i/AverageFSM_0/U0/outp[7]_i_1/O
                         net (fo=1, routed)           0.000    10.100    design_1_i/AverageFSM_0/U0/next_outp[7]
    SLICE_X84Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.606    15.029    design_1_i/AverageFSM_0/U0/clk
    SLICE_X84Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[7]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X84Y87         FDSE (Setup_fdse_C_D)        0.081    15.349    design_1_i/AverageFSM_0/U0/outp_reg[7]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -10.100    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.720ns (37.858%)  route 2.823ns (62.142%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.725     5.328    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  design_1_i/AverageFSM_0/U0/average_reg[3]/Q
                         net (fo=11, routed)          0.877     6.661    design_1_i/AverageFSM_0/U0/average_reg[3]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  design_1_i/AverageFSM_0/U0/outp[5]_i_37/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/AverageFSM_0/U0/outp[5]_i_37_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_2/CO[3]
                         net (fo=12, routed)          1.139     8.815    design_1_i/AverageFSM_0/U0/next_outp4
    SLICE_X84Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.939 r  design_1_i/AverageFSM_0/U0/outp[7]_i_2/O
                         net (fo=4, routed)           0.808     9.747    design_1_i/AverageFSM_0/U0/outp[7]_i_2_n_0
    SLICE_X85Y87         LUT5 (Prop_lut5_I1_O)        0.124     9.871 r  design_1_i/AverageFSM_0/U0/outp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.871    design_1_i/AverageFSM_0/U0/next_outp[4]
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.606    15.029    design_1_i/AverageFSM_0/U0/clk
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[4]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)        0.031    15.299    design_1_i/AverageFSM_0/U0/outp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.720ns (40.307%)  route 2.547ns (59.693%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.725     5.328    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  design_1_i/AverageFSM_0/U0/average_reg[3]/Q
                         net (fo=11, routed)          0.877     6.661    design_1_i/AverageFSM_0/U0/average_reg[3]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  design_1_i/AverageFSM_0/U0/outp[5]_i_37/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/AverageFSM_0/U0/outp[5]_i_37_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_2/CO[3]
                         net (fo=12, routed)          1.139     8.815    design_1_i/AverageFSM_0/U0/next_outp4
    SLICE_X84Y88         LUT6 (Prop_lut6_I4_O)        0.124     8.939 r  design_1_i/AverageFSM_0/U0/outp[7]_i_2/O
                         net (fo=4, routed)           0.532     9.471    design_1_i/AverageFSM_0/U0/outp[7]_i_2_n_0
    SLICE_X85Y87         LUT6 (Prop_lut6_I1_O)        0.124     9.595 r  design_1_i/AverageFSM_0/U0/outp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.595    design_1_i/AverageFSM_0/U0/next_outp[5]
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.606    15.029    design_1_i/AverageFSM_0/U0/clk
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[5]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)        0.029    15.297    design_1_i/AverageFSM_0/U0/outp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.974ns  (logic 1.590ns (40.006%)  route 2.384ns (59.994%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.725     5.328    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  design_1_i/AverageFSM_0/U0/average_reg[3]/Q
                         net (fo=11, routed)          0.877     6.661    design_1_i/AverageFSM_0/U0/average_reg[3]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  design_1_i/AverageFSM_0/U0/outp[5]_i_37/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/AverageFSM_0/U0/outp[5]_i_37_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_2/CO[3]
                         net (fo=12, routed)          0.879     8.555    design_1_i/AverageFSM_0/U0/next_outp4
    SLICE_X85Y88         LUT3 (Prop_lut3_I1_O)        0.118     8.673 r  design_1_i/AverageFSM_0/U0/outp[0]_i_1/O
                         net (fo=1, routed)           0.629     9.302    design_1_i/AverageFSM_0/U0/next_outp10_in[0]
    SLICE_X84Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.606    15.029    design_1_i/AverageFSM_0/U0/clk
    SLICE_X84Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[0]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X84Y87         FDSE (Setup_fdse_C_D)       -0.218    15.050    design_1_i/AverageFSM_0/U0/outp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 1.720ns (42.659%)  route 2.312ns (57.341%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.725     5.328    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  design_1_i/AverageFSM_0/U0/average_reg[3]/Q
                         net (fo=11, routed)          0.877     6.661    design_1_i/AverageFSM_0/U0/average_reg[3]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  design_1_i/AverageFSM_0/U0/outp[5]_i_37/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/AverageFSM_0/U0/outp[5]_i_37_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_2/CO[3]
                         net (fo=12, routed)          1.284     8.960    design_1_i/AverageFSM_0/U0/next_outp4
    SLICE_X85Y88         LUT6 (Prop_lut6_I4_O)        0.124     9.084 r  design_1_i/AverageFSM_0/U0/outp[3]_i_3/O
                         net (fo=1, routed)           0.151     9.236    design_1_i/AverageFSM_0/U0/next_outp10_in[3]
    SLICE_X85Y88         LUT3 (Prop_lut3_I2_O)        0.124     9.360 r  design_1_i/AverageFSM_0/U0/outp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.360    design_1_i/AverageFSM_0/U0/next_outp[3]
    SLICE_X85Y88         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.607    15.030    design_1_i/AverageFSM_0/U0/clk
    SLICE_X85Y88         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[3]/C
                         clock pessimism              0.275    15.305    
                         clock uncertainty           -0.035    15.269    
    SLICE_X85Y88         FDSE (Setup_fdse_C_D)        0.031    15.300    design_1_i/AverageFSM_0/U0/outp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.785ns  (logic 1.596ns (42.171%)  route 2.189ns (57.829%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.725     5.328    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.456     5.784 f  design_1_i/AverageFSM_0/U0/average_reg[3]/Q
                         net (fo=11, routed)          0.877     6.661    design_1_i/AverageFSM_0/U0/average_reg[3]
    SLICE_X82Y87         LUT2 (Prop_lut2_I0_O)        0.124     6.785 r  design_1_i/AverageFSM_0/U0/outp[5]_i_37/O
                         net (fo=1, routed)           0.000     6.785    design_1_i/AverageFSM_0/U0/outp[5]_i_37_n_0
    SLICE_X82Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.335 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.335    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_22_n_0
    SLICE_X82Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.449 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_13_n_0
    SLICE_X82Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.563 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.563    design_1_i/AverageFSM_0/U0/outp_reg[5]_i_4_n_0
    SLICE_X82Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.677 r  design_1_i/AverageFSM_0/U0/outp_reg[5]_i_2/CO[3]
                         net (fo=12, routed)          1.312     8.988    design_1_i/AverageFSM_0/U0/next_outp4
    SLICE_X85Y87         LUT6 (Prop_lut6_I2_O)        0.124     9.112 r  design_1_i/AverageFSM_0/U0/outp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.112    design_1_i/AverageFSM_0/U0/next_outp[2]
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.606    15.029    design_1_i/AverageFSM_0/U0/clk
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[2]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X85Y87         FDSE (Setup_fdse_C_D)        0.031    15.299    design_1_i/AverageFSM_0/U0/outp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/average_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.723%)  route 2.090ns (78.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.727     5.330    design_1_i/AverageFSM_0/U0/clk
    SLICE_X87Y86         FDRE                                         r  design_1_i/AverageFSM_0/U0/C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  design_1_i/AverageFSM_0/U0/C_S_reg/Q
                         net (fo=10, routed)          0.617     6.402    design_1_i/AverageFSM_0/U0/C_S
    SLICE_X85Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.526 r  design_1_i/AverageFSM_0/U0/average[0]_i_1/O
                         net (fo=33, routed)          1.473     8.000    design_1_i/AverageFSM_0/U0/average[0]_i_1_n_0
    SLICE_X83Y92         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609    15.032    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y92         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[28]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y92         FDRE (Setup_fdre_C_R)       -0.429    14.826    design_1_i/AverageFSM_0/U0/average_reg[28]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.827    

Slack (MET) :             6.827ns  (required time - arrival time)
  Source:                 design_1_i/AverageFSM_0/U0/C_S_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/average_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 0.580ns (21.723%)  route 2.090ns (78.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.330ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.727     5.330    design_1_i/AverageFSM_0/U0/clk
    SLICE_X87Y86         FDRE                                         r  design_1_i/AverageFSM_0/U0/C_S_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.456     5.786 r  design_1_i/AverageFSM_0/U0/C_S_reg/Q
                         net (fo=10, routed)          0.617     6.402    design_1_i/AverageFSM_0/U0/C_S
    SLICE_X85Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.526 r  design_1_i/AverageFSM_0/U0/average[0]_i_1/O
                         net (fo=33, routed)          1.473     8.000    design_1_i/AverageFSM_0/U0/average[0]_i_1_n_0
    SLICE_X83Y92         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.609    15.032    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y92         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[29]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X83Y92         FDRE (Setup_fdre_C_R)       -0.429    14.826    design_1_i/AverageFSM_0/U0/average_reg[29]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  6.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/outp_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.705%)  route 0.148ns (44.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.602     1.521    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y86         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/AverageFSM_0/U0/average_reg[5]/Q
                         net (fo=8, routed)           0.148     1.810    design_1_i/AverageFSM_0/U0/average_reg[5]
    SLICE_X85Y87         LUT5 (Prop_lut5_I2_O)        0.045     1.855 r  design_1_i/AverageFSM_0/U0/outp[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    design_1_i/AverageFSM_0/U0/next_outp[4]
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.874     2.039    design_1_i/AverageFSM_0/U0/clk
    SLICE_X85Y87         FDSE                                         r  design_1_i/AverageFSM_0/U0/outp_reg[4]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X85Y87         FDSE (Hold_fdse_C_D)         0.092     1.629    design_1_i/AverageFSM_0/U0/outp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/average_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.602     1.521    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/AverageFSM_0/U0/average_reg[0]/Q
                         net (fo=13, routed)          0.091     1.754    design_1_i/AverageFSM_0/U0/average_reg[0]
    SLICE_X83Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.878 r  design_1_i/AverageFSM_0/U0/average_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.878    design_1_i/AverageFSM_0/U0/average_reg[0]_i_2_n_6
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/AverageFSM_0/U0/average_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.597     1.516    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  design_1_i/clock_divider_0/U0/internal_clock_reg[11]/Q
                         net (fo=1, routed)           0.108     1.766    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[11]
    SLICE_X81Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_4
    SLICE_X81Y83         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.867     2.032    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[11]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X81Y83         FDRE (Hold_fdre_C_D)         0.105     1.621    design_1_i/clock_divider_0/U0/internal_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.595     1.514    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y81         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  design_1_i/clock_divider_0/U0/internal_clock_reg[3]/Q
                         net (fo=1, routed)           0.108     1.764    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[3]
    SLICE_X81Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    design_1_i/clock_divider_0/U0/internal_clock_reg[0]_i_1_n_4
    SLICE_X81Y81         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.865     2.030    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y81         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[3]/C
                         clock pessimism             -0.515     1.514    
    SLICE_X81Y81         FDRE (Hold_fdre_C_D)         0.105     1.619    design_1_i/clock_divider_0/U0/internal_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.596     1.515    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y82         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  design_1_i/clock_divider_0/U0/internal_clock_reg[7]/Q
                         net (fo=1, routed)           0.108     1.765    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[7]
    SLICE_X81Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    design_1_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_4
    SLICE_X81Y82         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.866     2.031    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y82         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[7]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X81Y82         FDRE (Hold_fdre_C_D)         0.105     1.620    design_1_i/clock_divider_0/U0/internal_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.602     1.521    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.800    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    design_1_i/EightDisplayControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y83         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.872     2.037    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y83         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X88Y83         FDRE (Hold_fdre_C_D)         0.134     1.655    design_1_i/EightDisplayControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/EightDisplayControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDisplayControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.601     1.520    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y82         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  design_1_i/EightDisplayControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.799    design_1_i/EightDisplayControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    design_1_i/EightDisplayControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y82         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.871     2.036    design_1_i/EightDisplayControl_0/U0/clk
    SLICE_X88Y82         FDRE                                         r  design_1_i/EightDisplayControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X88Y82         FDRE (Hold_fdre_C_D)         0.134     1.654    design_1_i/EightDisplayControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/AverageFSM_0/U0/average_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AverageFSM_0/U0/average_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.602     1.521    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/AverageFSM_0/U0/average_reg[2]/Q
                         net (fo=12, routed)          0.091     1.754    design_1_i/AverageFSM_0/U0/average_reg[2]
    SLICE_X83Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.881 r  design_1_i/AverageFSM_0/U0/average_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.881    design_1_i/AverageFSM_0/U0/average_reg[0]_i_2_n_4
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.873     2.038    design_1_i/AverageFSM_0/U0/clk
    SLICE_X83Y85         FDRE                                         r  design_1_i/AverageFSM_0/U0/average_reg[3]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X83Y85         FDRE (Hold_fdre_C_D)         0.105     1.626    design_1_i/AverageFSM_0/U0/average_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.597     1.516    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]/Q
                         net (fo=1, routed)           0.105     1.763    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[8]
    SLICE_X81Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    design_1_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_7
    SLICE_X81Y83         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.867     2.032    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y83         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[8]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X81Y83         FDRE (Hold_fdre_C_D)         0.105     1.621    design_1_i/clock_divider_0/U0/internal_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clock_divider_0/U0/internal_clock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_divider_0/U0/internal_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.598     1.517    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y84         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]/Q
                         net (fo=1, routed)           0.105     1.764    design_1_i/clock_divider_0/U0/internal_clock_reg_n_0_[12]
    SLICE_X81Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  design_1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    design_1_i/clock_divider_0/U0/internal_clock_reg[15]_i_1_n_7
    SLICE_X81Y84         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.033    design_1_i/clock_divider_0/U0/clk
    SLICE_X81Y84         FDRE                                         r  design_1_i/clock_divider_0/U0/internal_clock_reg[12]/C
                         clock pessimism             -0.515     1.517    
    SLICE_X81Y84         FDRE (Hold_fdre_C_D)         0.105     1.622    design_1_i/clock_divider_0/U0/internal_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y86    design_1_i/AverageFSM_0/U0/C_S_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y85    design_1_i/AverageFSM_0/U0/average_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y87    design_1_i/AverageFSM_0/U0/average_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y88    design_1_i/AverageFSM_0/U0/average_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y88    design_1_i/AverageFSM_0/U0/average_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y88    design_1_i/AverageFSM_0/U0/average_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y89    design_1_i/AverageFSM_0/U0/average_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y89    design_1_i/AverageFSM_0/U0/average_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y89    design_1_i/AverageFSM_0/U0/average_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    design_1_i/AverageFSM_0/U0/C_S_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/AverageFSM_0/U0/average_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/AverageFSM_0/U0/average_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/AverageFSM_0/U0/average_reg[15]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    design_1_i/AverageFSM_0/U0/outp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    design_1_i/EightDisplayControl_0/U0/div_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y88    design_1_i/AverageFSM_0/U0/average_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/AverageFSM_0/U0/average_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/AverageFSM_0/U0/average_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y85    design_1_i/AverageFSM_0/U0/average_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    design_1_i/AverageFSM_0/U0/average_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    design_1_i/AverageFSM_0/U0/average_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    design_1_i/AverageFSM_0/U0/average_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y91    design_1_i/AverageFSM_0/U0/average_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    design_1_i/AverageFSM_0/U0/average_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    design_1_i/AverageFSM_0/U0/average_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    design_1_i/AverageFSM_0/U0/average_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y92    design_1_i/AverageFSM_0/U0/average_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y83    design_1_i/clock_divider_0/U0/internal_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X81Y83    design_1_i/clock_divider_0/U0/internal_clock_reg[11]/C



