16bit processor implementation with verilog



-------
runnning:

1. cd src
2. iverilog -o a.out testbench.v
3. vvp a.out
4. gtkwave testbench.vcd
