library verilog;
use verilog.vl_types.all;
entity sb is
    port(
        busB            : in     vl_logic_vector(31 downto 0);
        din             : in     vl_logic_vector(31 downto 0);
        dout            : out    vl_logic_vector(31 downto 0);
        sb_sel          : in     vl_logic_vector(1 downto 0);
        sben            : in     vl_logic
    );
end sb;
