Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,3173
design__instance__area,44465.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.001419227453880012
power__switching__total,0.0005657827714458108
power__leakage__total,0.000001350380898657022
power__total,0.0019863606430590153
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.37352061390005925
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3724216318524771
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11111256673689568
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.183344344895678
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111113
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.285820
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5420990476617648
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.541069093732691
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6177882824616177
timing__setup__ws__corner:nom_slow_1p08V_125C,9.296503385791743
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.617788
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.296503
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.4376348851624129
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.43657284578701994
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2994912735912685
timing__setup__ws__corner:nom_typ_1p20V_25C,10.890809451417693
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.299491
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.158530
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.37352061390005925
clock__skew__worst_setup,0.3724216318524771
timing__hold__ws,0.11111256673689568
timing__setup__ws,9.296503385791743
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111113
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.296503
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3173
design__instance__area__stdcell,44465.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.739745
design__instance__utilization__stdcell,0.739745
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,11
design__instance__area__class:buffer,90.72
design__instance__count__class:inverter,103
design__instance__area__class:inverter,596.938
design__instance__count__class:sequential_cell,298
design__instance__area__class:sequential_cell,14058
design__instance__count__class:multi_input_combinational_cell,2085
design__instance__area__class:multi_input_combinational_cell,20560.8
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,608
design__instance__area__class:timing_repair_buffer,8549.45
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,85582.1
design__violations,0
design__instance__count__class:clock_buffer,56
design__instance__area__class:clock_buffer,506.218
design__instance__count__class:clock_inverter,12
design__instance__area__class:clock_inverter,103.421
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,372
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3472
route__net__special,2
route__drc_errors__iter:0,1867
route__wirelength__iter:0,97041
route__drc_errors__iter:1,1142
route__wirelength__iter:1,96282
route__drc_errors__iter:2,1042
route__wirelength__iter:2,96337
route__drc_errors__iter:3,174
route__wirelength__iter:3,95778
route__drc_errors__iter:4,25
route__wirelength__iter:4,95666
route__drc_errors__iter:5,13
route__wirelength__iter:5,95661
route__drc_errors__iter:6,6
route__wirelength__iter:6,95659
route__drc_errors__iter:7,0
route__wirelength__iter:7,95668
route__drc_errors,0
route__wirelength,95668
route__vias,21527
route__vias__singlecut,21527
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,610.56
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,293
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,293
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,293
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,293
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000220907
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000255515
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000120499
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000255515
design_powergrid__voltage__worst,0.0000255515
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000255515
design_powergrid__drop__worst__net:VPWR,0.0000220907
design_powergrid__voltage__worst__net:VGND,0.0000255515
design_powergrid__drop__worst__net:VGND,0.0000255515
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000012200000000000000083201674716537610265731927938759326934814453125
ir__drop__worst,0.00002209999999999999847053767931814860503436648286879062652587890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
