/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the AMDGPU target                             *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*139 cases */, 35|128,10/*1315*/, TARGET_VAL(ISD::STORE),// ->1320
/*5*/         OPC_RecordMemRef,
/*6*/         OPC_RecordNode, // #0 = 'SIst_local' chained node
/*7*/         OPC_Scope, 33, /*->42*/ // 4 children in Scope
/*9*/           OPC_CaptureGlueInput,
/*10*/          OPC_RecordChild1, // #1 = $value
/*11*/          OPC_CheckChild1Type, MVT::v2i32,
/*13*/          OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*14*/          OPC_CheckPredicate, 0, // Predicate_si_st_local
/*16*/          OPC_CheckPredicate, 1, // Predicate_si_store_local
/*18*/          OPC_CheckPredicate, 2, // Predicate_si_store_local_align8
/*20*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22*/          OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*25*/          OPC_EmitMergeInputChains1_0,
/*26*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*29*/          OPC_EmitInteger, MVT::i1, 0, 
/*32*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                // Src: (SIst_local v2i32:v2i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>><<P:Predicate_si_store_local_align8>> - Complexity = 113
                // Dst: (DS_WRITE_B64 ?:i32:$ptr, ?:v2i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*42*/        /*Scope*/ 64|128,3/*448*/, /*->492*/
/*44*/          OPC_RecordChild1, // #1 = $vdata
/*45*/          OPC_Scope, 15|128,2/*271*/, /*->319*/ // 3 children in Scope
/*48*/            OPC_CheckChild1Type, MVT::i32,
/*50*/            OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*51*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*53*/            OPC_Scope, 54, /*->109*/ // 6 children in Scope
/*55*/              OPC_CheckPredicate, 4, // Predicate_truncstore
/*57*/              OPC_Scope, 24, /*->83*/ // 2 children in Scope
/*59*/                OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*61*/                OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*63*/                OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*65*/                OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*68*/                OPC_EmitMergeInputChains1_0,
/*69*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_BYTE_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*83*/              /*Scope*/ 24, /*->108*/
/*84*/                OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*86*/                OPC_CheckPredicate, 6, // Predicate_truncstorei16_global
/*88*/                OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*90*/                OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*93*/                OPC_EmitMergeInputChains1_0,
/*94*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 28
                      // Dst: (BUFFER_STORE_SHORT_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*108*/             0, /*End of Scope*/
/*109*/           /*Scope*/ 24, /*->134*/
/*110*/             OPC_CheckPredicate, 8, // Predicate_store
/*112*/             OPC_CheckPredicate, 9, // Predicate_global_store
/*114*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*116*/             OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*119*/             OPC_EmitMergeInputChains1_0,
/*120*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                    // Dst: (BUFFER_STORE_DWORD_ADDR64 i32:i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*134*/           /*Scope*/ 52, /*->187*/
/*135*/             OPC_CheckPredicate, 4, // Predicate_truncstore
/*137*/             OPC_Scope, 23, /*->162*/ // 2 children in Scope
/*139*/               OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*141*/               OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*143*/               OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*145*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*148*/               OPC_EmitMergeInputChains1_0,
/*149*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_BYTE_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*162*/             /*Scope*/ 23, /*->186*/
/*163*/               OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*165*/               OPC_CheckPredicate, 6, // Predicate_truncstorei16_global
/*167*/               OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*169*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*172*/               OPC_EmitMergeInputChains1_0,
/*173*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 25
                      // Dst: (BUFFER_STORE_SHORT_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*186*/             0, /*End of Scope*/
/*187*/           /*Scope*/ 23, /*->211*/
/*188*/             OPC_CheckPredicate, 8, // Predicate_store
/*190*/             OPC_CheckPredicate, 9, // Predicate_global_store
/*192*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*194*/             OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*197*/             OPC_EmitMergeInputChains1_0,
/*198*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                    // Src: (st i32:i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                    // Dst: (BUFFER_STORE_DWORD_OFFSET i32:i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*211*/           /*Scope*/ 72, /*->284*/
/*212*/             OPC_CheckPredicate, 4, // Predicate_truncstore
/*214*/             OPC_Scope, 33, /*->249*/ // 2 children in Scope
/*216*/               OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*218*/               OPC_CheckPredicate, 10, // Predicate_truncstorei8_private
/*220*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*222*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*225*/               OPC_EmitMergeInputChains1_0,
/*226*/               OPC_EmitInteger, MVT::i1, 0, 
/*229*/               OPC_EmitInteger, MVT::i1, 0, 
/*232*/               OPC_EmitInteger, MVT::i1, 0, 
/*235*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_BYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_BYTE_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*249*/             /*Scope*/ 33, /*->283*/
/*250*/               OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*252*/               OPC_CheckPredicate, 10, // Predicate_truncstorei16_private
/*254*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*256*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*259*/               OPC_EmitMergeInputChains1_0,
/*260*/               OPC_EmitInteger, MVT::i1, 0, 
/*263*/               OPC_EmitInteger, MVT::i1, 0, 
/*266*/               OPC_EmitInteger, MVT::i1, 0, 
/*269*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_SHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_private>> - Complexity = 19
                      // Dst: (BUFFER_STORE_SHORT_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*283*/             0, /*End of Scope*/
/*284*/           /*Scope*/ 33, /*->318*/
/*285*/             OPC_CheckPredicate, 8, // Predicate_store
/*287*/             OPC_CheckPredicate, 10, // Predicate_store_private
/*289*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*291*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*294*/             OPC_EmitMergeInputChains1_0,
/*295*/             OPC_EmitInteger, MVT::i1, 0, 
/*298*/             OPC_EmitInteger, MVT::i1, 0, 
/*301*/             OPC_EmitInteger, MVT::i1, 0, 
/*304*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st i32:i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORD_OFFEN ?:i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*318*/           0, /*End of Scope*/
/*319*/         /*Scope*/ 85, /*->405*/
/*320*/           OPC_CheckChild1Type, MVT::v2i32,
/*322*/           OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*323*/           OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*325*/           OPC_CheckPredicate, 8, // Predicate_store
/*327*/           OPC_Scope, 43, /*->372*/ // 2 children in Scope
/*329*/             OPC_CheckPredicate, 9, // Predicate_global_store
/*331*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*333*/             OPC_Scope, 18, /*->353*/ // 2 children in Scope
/*335*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*338*/               OPC_EmitMergeInputChains1_0,
/*339*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX2_ADDR64 v2i32:v2i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*353*/             /*Scope*/ 17, /*->371*/
/*354*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*357*/               OPC_EmitMergeInputChains1_0,
/*358*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v2i32:v2i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX2_OFFSET v2i32:v2i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*371*/             0, /*End of Scope*/
/*372*/           /*Scope*/ 31, /*->404*/
/*373*/             OPC_CheckPredicate, 10, // Predicate_store_private
/*375*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*377*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*380*/             OPC_EmitMergeInputChains1_0,
/*381*/             OPC_EmitInteger, MVT::i1, 0, 
/*384*/             OPC_EmitInteger, MVT::i1, 0, 
/*387*/             OPC_EmitInteger, MVT::i1, 0, 
/*390*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v2i32:v2i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX2_OFFEN ?:v2i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*404*/           0, /*End of Scope*/
/*405*/         /*Scope*/ 85, /*->491*/
/*406*/           OPC_CheckChild1Type, MVT::v4i32,
/*408*/           OPC_RecordChild2, // #2 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*409*/           OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*411*/           OPC_CheckPredicate, 8, // Predicate_store
/*413*/           OPC_Scope, 43, /*->458*/ // 2 children in Scope
/*415*/             OPC_CheckPredicate, 9, // Predicate_global_store
/*417*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*419*/             OPC_Scope, 18, /*->439*/ // 2 children in Scope
/*421*/               OPC_CheckComplexPat, /*CP*/1, /*#*/2, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7 #8 #9
/*424*/               OPC_EmitMergeInputChains1_0,
/*425*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 28
                      // Dst: (BUFFER_STORE_DWORDX4_ADDR64 v4i32:v4i32:$vdata, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*439*/             /*Scope*/ 17, /*->457*/
/*440*/               OPC_CheckComplexPat, /*CP*/2, /*#*/2, // SelectMUBUFOffset:$ #3 #4 #5 #6 #7 #8
/*443*/               OPC_EmitMergeInputChains1_0,
/*444*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (st v4i32:v4i32:$vdata, (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 25
                      // Dst: (BUFFER_STORE_DWORDX4_OFFSET v4i32:v4i32:$vdata, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*457*/             0, /*End of Scope*/
/*458*/           /*Scope*/ 31, /*->490*/
/*459*/             OPC_CheckPredicate, 10, // Predicate_store_private
/*461*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*463*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectMUBUFScratch:$ #3 #4 #5 #6
/*466*/             OPC_EmitMergeInputChains1_0,
/*467*/             OPC_EmitInteger, MVT::i1, 0, 
/*470*/             OPC_EmitInteger, MVT::i1, 0, 
/*473*/             OPC_EmitInteger, MVT::i1, 0, 
/*476*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_STORE_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 8/*#Ops*/, 1, 4, 3, 5, 6, 7, 8, 9, 
                    // Src: (st v4i32:v4i32:$value, (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_store_private>> - Complexity = 19
                    // Dst: (BUFFER_STORE_DWORDX4_OFFEN ?:v4i32:$value, ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*490*/           0, /*End of Scope*/
/*491*/         0, /*End of Scope*/
/*492*/       /*Scope*/ 17|128,1/*145*/, /*->639*/
/*494*/         OPC_CaptureGlueInput,
/*495*/         OPC_RecordChild1, // #1 = $value
/*496*/         OPC_Scope, 52, /*->550*/ // 2 children in Scope
/*498*/           OPC_CheckChild1Type, MVT::v2i32,
/*500*/           OPC_RecordChild2, // #2 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*501*/           OPC_CheckPredicate, 0, // Predicate_si_st_local
/*503*/           OPC_CheckPredicate, 1, // Predicate_si_store_local
/*505*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*507*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectDS64Bit4ByteAligned:$ #3 #4 #5
/*510*/           OPC_EmitMergeInputChains1_0,
/*511*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*514*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 6,  // Results = #7
/*523*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*526*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 8,  // Results = #9
/*535*/           OPC_EmitInteger, MVT::i1, 0, 
/*538*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 3, 7, 9, 4, 5, 10, 
                  // Src: (SIst_local v2i32:v2i32:$value, (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 16
                  // Dst: (DS_WRITE2_B32 ?:i32:$ptr, (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub0:i32), (EXTRACT_SUBREG:i32 ?:v2i32:$value, sub1:i32), ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*550*/         /*Scope*/ 87, /*->638*/
/*551*/           OPC_CheckChild1Type, MVT::i32,
/*553*/           OPC_RecordChild2, // #2 = $DS1Addr1Offset:ptr:offset
/*554*/           OPC_CheckPredicate, 0, // Predicate_si_st_local
/*556*/           OPC_Scope, 54, /*->612*/ // 2 children in Scope
/*558*/             OPC_CheckPredicate, 4, // Predicate_si_truncstore_local
/*560*/             OPC_Scope, 24, /*->586*/ // 2 children in Scope
/*562*/               OPC_CheckPredicate, 5, // Predicate_si_truncstore_local_i8
/*564*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*566*/               OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*569*/               OPC_EmitMergeInputChains1_0,
/*570*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*573*/               OPC_EmitInteger, MVT::i1, 0, 
/*576*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i8>> - Complexity = 13
                      // Dst: (DS_WRITE_B8 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*586*/             /*Scope*/ 24, /*->611*/
/*587*/               OPC_CheckPredicate, 7, // Predicate_si_truncstore_local_i16
/*589*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*591*/               OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*594*/               OPC_EmitMergeInputChains1_0,
/*595*/               OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*598*/               OPC_EmitInteger, MVT::i1, 0, 
/*601*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                          0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                      // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_truncstore_local>><<P:Predicate_si_truncstore_local_i16>> - Complexity = 13
                      // Dst: (DS_WRITE_B16 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*611*/             0, /*End of Scope*/
/*612*/           /*Scope*/ 24, /*->637*/
/*613*/             OPC_CheckPredicate, 1, // Predicate_si_store_local
/*615*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*617*/             OPC_CheckComplexPat, /*CP*/0, /*#*/2, // SelectDS1Addr1Offset:$ #3 #4
/*620*/             OPC_EmitMergeInputChains1_0,
/*621*/             OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*624*/             OPC_EmitInteger, MVT::i1, 0, 
/*627*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRITE_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 3, 1, 5, 6, 
                    // Src: (SIst_local i32:i32:$value, (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_st_local>><<P:Predicate_si_store_local>> - Complexity = 13
                    // Dst: (DS_WRITE_B32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*637*/           0, /*End of Scope*/
/*638*/         0, /*End of Scope*/
/*639*/       /*Scope*/ 38|128,5/*678*/, /*->1319*/
/*641*/         OPC_RecordChild1, // #1 = $src1
/*642*/         OPC_Scope, 42|128,3/*426*/, /*->1071*/ // 4 children in Scope
/*645*/           OPC_CheckChild1Type, MVT::i32,
/*647*/           OPC_RecordChild2, // #2 = $src0
/*648*/           OPC_Scope, 105|128,1/*233*/, /*->884*/ // 2 children in Scope
/*651*/             OPC_CheckChild2Type, MVT::i32,
/*653*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*655*/             OPC_Scope, 61, /*->718*/ // 3 children in Scope
/*657*/               OPC_CheckPredicate, 8, // Predicate_store
/*659*/               OPC_CheckPredicate, 11, // Predicate_local_store
/*661*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*663*/               OPC_EmitMergeInputChains1_0,
/*664*/               OPC_EmitInteger, MVT::i32, 0, 
/*667*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*679*/               OPC_EmitInteger, MVT::i32, 0, 
/*682*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*694*/               OPC_EmitInteger, MVT::i32, 1, 
/*697*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*700*/               OPC_EmitInteger, MVT::i32, 0, 
/*703*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                      // Src: (st R600_Reg32:i32:$src1, R600_Reg32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_local_store>> - Complexity = 4
                      // Dst: (LDS_WRITE R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*718*/             /*Scope*/ 0|128,1/*128*/, /*->848*/
/*720*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*722*/               OPC_Scope, 61, /*->785*/ // 2 children in Scope
/*724*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*726*/                 OPC_CheckPredicate, 11, // Predicate_truncstorei8_local
/*728*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*730*/                 OPC_EmitMergeInputChains1_0,
/*731*/                 OPC_EmitInteger, MVT::i32, 0, 
/*734*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*746*/                 OPC_EmitInteger, MVT::i32, 0, 
/*749*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*761*/                 OPC_EmitInteger, MVT::i32, 1, 
/*764*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*767*/                 OPC_EmitInteger, MVT::i32, 0, 
/*770*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_local>> - Complexity = 4
                        // Dst: (LDS_BYTE_WRITE i32:i32:$src0, i32:i32:$src1)
/*785*/               /*Scope*/ 61, /*->847*/
/*786*/                 OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*788*/                 OPC_CheckPredicate, 11, // Predicate_truncstorei16_local
/*790*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*792*/                 OPC_EmitMergeInputChains1_0,
/*793*/                 OPC_EmitInteger, MVT::i32, 0, 
/*796*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*808*/                 OPC_EmitInteger, MVT::i32, 0, 
/*811*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*823*/                 OPC_EmitInteger, MVT::i32, 1, 
/*826*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*829*/                 OPC_EmitInteger, MVT::i32, 0, 
/*832*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_WRITE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 1, 5, 6, 7, 8, 9, 
                        // Src: (st i32:i32:$src1, i32:i32:$src0)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_local>> - Complexity = 4
                        // Dst: (LDS_SHORT_WRITE i32:i32:$src0, i32:i32:$src1)
/*847*/               0, /*End of Scope*/
/*848*/             /*Scope*/ 34, /*->883*/
/*849*/               OPC_CheckPredicate, 8, // Predicate_store
/*851*/               OPC_CheckPredicate, 9, // Predicate_global_store
/*853*/               OPC_Scope, 11, /*->866*/ // 2 children in Scope
/*855*/                 OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*857*/                 OPC_EmitMergeInputChains1_0,
/*858*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD32), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_STORE_DWORD32 i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*866*/               /*Scope*/ 15, /*->882*/
/*867*/                 OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*869*/                 OPC_EmitMergeInputChains1_0,
/*870*/                 OPC_EmitInteger, MVT::i32, 0, 
/*873*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                        // Src: (st i32:i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                        // Dst: (RAT_WRITE_CACHELESS_32_eg i32:i32:$rw_gpr, i32:i32:$index_gpr)
/*882*/               0, /*End of Scope*/
/*883*/             0, /*End of Scope*/
/*884*/           /*Scope*/ 56|128,1/*184*/, /*->1070*/
/*886*/             OPC_CheckChild2Type, MVT::i64,
/*888*/             OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*890*/             OPC_Scope, 60, /*->952*/ // 4 children in Scope
/*892*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*894*/               OPC_Scope, 27, /*->923*/ // 2 children in Scope
/*896*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*898*/                 OPC_CheckPredicate, 12, // Predicate_truncstorei8_flat
/*900*/                 OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*902*/                 OPC_EmitMergeInputChains1_0,
/*903*/                 OPC_EmitInteger, MVT::i1, 0, 
/*906*/                 OPC_EmitInteger, MVT::i1, 0, 
/*909*/                 OPC_EmitInteger, MVT::i1, 0, 
/*912*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_flat>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*923*/               /*Scope*/ 27, /*->951*/
/*924*/                 OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*926*/                 OPC_CheckPredicate, 12, // Predicate_truncstorei16_flat
/*928*/                 OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*930*/                 OPC_EmitMergeInputChains1_0,
/*931*/                 OPC_EmitInteger, MVT::i1, 0, 
/*934*/                 OPC_EmitInteger, MVT::i1, 0, 
/*937*/                 OPC_EmitInteger, MVT::i1, 0, 
/*940*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_flat>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*951*/               0, /*End of Scope*/
/*952*/             /*Scope*/ 27, /*->980*/
/*953*/               OPC_CheckPredicate, 8, // Predicate_store
/*955*/               OPC_CheckPredicate, 12, // Predicate_flat_store
/*957*/               OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*959*/               OPC_EmitMergeInputChains1_0,
/*960*/               OPC_EmitInteger, MVT::i1, 0, 
/*963*/               OPC_EmitInteger, MVT::i1, 0, 
/*966*/               OPC_EmitInteger, MVT::i1, 0, 
/*969*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st i32:i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*980*/             /*Scope*/ 60, /*->1041*/
/*981*/               OPC_CheckPredicate, 4, // Predicate_truncstore
/*983*/               OPC_Scope, 27, /*->1012*/ // 2 children in Scope
/*985*/                 OPC_CheckPredicate, 5, // Predicate_truncstorei8
/*987*/                 OPC_CheckPredicate, 6, // Predicate_truncstorei8_global
/*989*/                 OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*991*/                 OPC_EmitMergeInputChains1_0,
/*992*/                 OPC_EmitInteger, MVT::i1, 0, 
/*995*/                 OPC_EmitInteger, MVT::i1, 0, 
/*998*/                 OPC_EmitInteger, MVT::i1, 0, 
/*1001*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_BYTE), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>><<P:Predicate_truncstorei8_global>> - Complexity = 4
                        // Dst: (FLAT_STORE_BYTE ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1012*/              /*Scope*/ 27, /*->1040*/
/*1013*/                OPC_CheckPredicate, 7, // Predicate_truncstorei16
/*1015*/                OPC_CheckPredicate, 6, // Predicate_truncstorei16_global
/*1017*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1019*/                OPC_EmitMergeInputChains1_0,
/*1020*/                OPC_EmitInteger, MVT::i1, 0, 
/*1023*/                OPC_EmitInteger, MVT::i1, 0, 
/*1026*/                OPC_EmitInteger, MVT::i1, 0, 
/*1029*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_SHORT), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                        // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>><<P:Predicate_truncstorei16_global>> - Complexity = 4
                        // Dst: (FLAT_STORE_SHORT ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1040*/              0, /*End of Scope*/
/*1041*/            /*Scope*/ 27, /*->1069*/
/*1042*/              OPC_CheckPredicate, 8, // Predicate_store
/*1044*/              OPC_CheckPredicate, 9, // Predicate_global_store
/*1046*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1048*/              OPC_EmitMergeInputChains1_0,
/*1049*/              OPC_EmitInteger, MVT::i1, 0, 
/*1052*/              OPC_EmitInteger, MVT::i1, 0, 
/*1055*/              OPC_EmitInteger, MVT::i1, 0, 
/*1058*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st i32:i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORD ?:i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1069*/            0, /*End of Scope*/
/*1070*/          0, /*End of Scope*/
/*1071*/        /*Scope*/ 105, /*->1177*/
/*1072*/          OPC_CheckChild1Type, MVT::v2i32,
/*1074*/          OPC_RecordChild2, // #2 = $index_gpr
/*1075*/          OPC_Scope, 38, /*->1115*/ // 2 children in Scope
/*1077*/            OPC_CheckChild2Type, MVT::i32,
/*1079*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1081*/            OPC_CheckPredicate, 8, // Predicate_store
/*1083*/            OPC_CheckPredicate, 9, // Predicate_global_store
/*1085*/            OPC_Scope, 11, /*->1098*/ // 2 children in Scope
/*1087*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*1089*/              OPC_EmitMergeInputChains1_0,
/*1090*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD64), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD64 v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*1098*/            /*Scope*/ 15, /*->1114*/
/*1099*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1101*/              OPC_EmitMergeInputChains1_0,
/*1102*/              OPC_EmitInteger, MVT::i32, 0, 
/*1105*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_64_eg v2i32:v2i32:$rw_gpr, i32:i32:$index_gpr)
/*1114*/            0, /*End of Scope*/
/*1115*/          /*Scope*/ 60, /*->1176*/
/*1116*/            OPC_CheckChild2Type, MVT::i64,
/*1118*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1120*/            OPC_CheckPredicate, 8, // Predicate_store
/*1122*/            OPC_Scope, 25, /*->1149*/ // 2 children in Scope
/*1124*/              OPC_CheckPredicate, 12, // Predicate_flat_store
/*1126*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1128*/              OPC_EmitMergeInputChains1_0,
/*1129*/              OPC_EmitInteger, MVT::i1, 0, 
/*1132*/              OPC_EmitInteger, MVT::i1, 0, 
/*1135*/              OPC_EmitInteger, MVT::i1, 0, 
/*1138*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v2i32:v2i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1149*/            /*Scope*/ 25, /*->1175*/
/*1150*/              OPC_CheckPredicate, 9, // Predicate_global_store
/*1152*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1154*/              OPC_EmitMergeInputChains1_0,
/*1155*/              OPC_EmitInteger, MVT::i1, 0, 
/*1158*/              OPC_EmitInteger, MVT::i1, 0, 
/*1161*/              OPC_EmitInteger, MVT::i1, 0, 
/*1164*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v2i32:v2i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX2 ?:v2i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1175*/            0, /*End of Scope*/
/*1176*/          0, /*End of Scope*/
/*1177*/        /*Scope*/ 105, /*->1283*/
/*1178*/          OPC_CheckChild1Type, MVT::v4i32,
/*1180*/          OPC_RecordChild2, // #2 = $index_gpr
/*1181*/          OPC_Scope, 38, /*->1221*/ // 2 children in Scope
/*1183*/            OPC_CheckChild2Type, MVT::i32,
/*1185*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1187*/            OPC_CheckPredicate, 8, // Predicate_store
/*1189*/            OPC_CheckPredicate, 9, // Predicate_global_store
/*1191*/            OPC_Scope, 11, /*->1204*/ // 2 children in Scope
/*1193*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*1195*/              OPC_EmitMergeInputChains1_0,
/*1196*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_DWORD128), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_STORE_DWORD128 v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1204*/            /*Scope*/ 15, /*->1220*/
/*1205*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*1207*/              OPC_EmitMergeInputChains1_0,
/*1208*/              OPC_EmitInteger, MVT::i32, 0, 
/*1211*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_WRITE_CACHELESS_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (st v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (RAT_WRITE_CACHELESS_128_eg v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*1220*/            0, /*End of Scope*/
/*1221*/          /*Scope*/ 60, /*->1282*/
/*1222*/            OPC_CheckChild2Type, MVT::i64,
/*1224*/            OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1226*/            OPC_CheckPredicate, 8, // Predicate_store
/*1228*/            OPC_Scope, 25, /*->1255*/ // 2 children in Scope
/*1230*/              OPC_CheckPredicate, 12, // Predicate_flat_store
/*1232*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1234*/              OPC_EmitMergeInputChains1_0,
/*1235*/              OPC_EmitInteger, MVT::i1, 0, 
/*1238*/              OPC_EmitInteger, MVT::i1, 0, 
/*1241*/              OPC_EmitInteger, MVT::i1, 0, 
/*1244*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v4i32:v4i32:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1255*/            /*Scope*/ 25, /*->1281*/
/*1256*/              OPC_CheckPredicate, 9, // Predicate_global_store
/*1258*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*1260*/              OPC_EmitMergeInputChains1_0,
/*1261*/              OPC_EmitInteger, MVT::i1, 0, 
/*1264*/              OPC_EmitInteger, MVT::i1, 0, 
/*1267*/              OPC_EmitInteger, MVT::i1, 0, 
/*1270*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (st v4i32:v4i32:$data, i64:i64:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_global_store>> - Complexity = 4
                      // Dst: (FLAT_STORE_DWORDX4 ?:v4i32:$data, ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*1281*/            0, /*End of Scope*/
/*1282*/          0, /*End of Scope*/
/*1283*/        /*Scope*/ 34, /*->1318*/
/*1284*/          OPC_CheckChild1Type, MVT::i64,
/*1286*/          OPC_RecordChild2, // #2 = $ptr
/*1287*/          OPC_CheckChild2Type, MVT::i64,
/*1289*/          OPC_CheckPredicate, 3, // Predicate_unindexedstore
/*1291*/          OPC_CheckPredicate, 8, // Predicate_store
/*1293*/          OPC_CheckPredicate, 12, // Predicate_flat_store
/*1295*/          OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*1297*/          OPC_EmitMergeInputChains1_0,
/*1298*/          OPC_EmitInteger, MVT::i1, 0, 
/*1301*/          OPC_EmitInteger, MVT::i1, 0, 
/*1304*/          OPC_EmitInteger, MVT::i1, 0, 
/*1307*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_STORE_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (st i64:i64:$value, i64:i64:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_flat_store>> - Complexity = 4
                  // Dst: (FLAT_STORE_DWORDX2 ?:i64:$value, ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*1318*/        0, /*End of Scope*/
/*1319*/      0, /*End of Scope*/
/*1320*/    /*SwitchOpcode*/ 64|128,6/*832*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->2156
/*1324*/      OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*1325*/      OPC_Scope, 87|128,5/*727*/, /*->2055*/ // 6 children in Scope
/*1328*/        OPC_CheckChild1Integer, 8|128,47/*6024*/, 
/*1331*/        OPC_RecordChild2, // #1 = $rsrc
/*1332*/        OPC_CheckChild2Type, MVT::v4i32,
/*1334*/        OPC_Scope, 77, /*->1413*/ // 4 children in Scope
/*1336*/          OPC_MoveChild, 3,
/*1338*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1341*/          OPC_CheckType, MVT::i32,
/*1343*/          OPC_MoveParent,
/*1344*/          OPC_RecordChild4, // #2 = $soffset
/*1345*/          OPC_RecordChild5, // #3 = $offset
/*1346*/          OPC_MoveChild, 5,
/*1348*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1351*/          OPC_MoveParent,
/*1352*/          OPC_MoveChild, 6,
/*1354*/          OPC_CheckInteger, 0, 
/*1356*/          OPC_MoveParent,
/*1357*/          OPC_MoveChild, 7,
/*1359*/          OPC_CheckInteger, 0, 
/*1361*/          OPC_MoveParent,
/*1362*/          OPC_MoveChild, 8,
/*1364*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1367*/          OPC_RecordNode, // #4 = $glc
/*1368*/          OPC_MoveParent,
/*1369*/          OPC_MoveChild, 9,
/*1371*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1374*/          OPC_RecordNode, // #5 = $slc
/*1375*/          OPC_MoveParent,
/*1376*/          OPC_MoveChild, 10,
/*1378*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1381*/          OPC_RecordNode, // #6 = $tfe
/*1382*/          OPC_MoveParent,
/*1383*/          OPC_CheckType, MVT::i32,
/*1385*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1387*/          OPC_EmitMergeInputChains1_0,
/*1388*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1391*/          OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1394*/          OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1397*/          OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1400*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 6024:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1413*/        /*Scope*/ 86|128,1/*214*/, /*->1629*/
/*1415*/          OPC_RecordChild3, // #2 = $vaddr
/*1416*/          OPC_Scope, 8|128,1/*136*/, /*->1555*/ // 2 children in Scope
/*1419*/            OPC_CheckChild3Type, MVT::i32,
/*1421*/            OPC_RecordChild4, // #3 = $soffset
/*1422*/            OPC_RecordChild5, // #4 = $offset
/*1423*/            OPC_MoveChild, 5,
/*1425*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1428*/            OPC_MoveParent,
/*1429*/            OPC_MoveChild, 6,
/*1431*/            OPC_Scope, 60, /*->1493*/ // 2 children in Scope
/*1433*/              OPC_CheckInteger, 1, 
/*1435*/              OPC_MoveParent,
/*1436*/              OPC_MoveChild, 7,
/*1438*/              OPC_CheckInteger, 0, 
/*1440*/              OPC_MoveParent,
/*1441*/              OPC_MoveChild, 8,
/*1443*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1446*/              OPC_RecordNode, // #5 = $glc
/*1447*/              OPC_MoveParent,
/*1448*/              OPC_MoveChild, 9,
/*1450*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1453*/              OPC_RecordNode, // #6 = $slc
/*1454*/              OPC_MoveParent,
/*1455*/              OPC_MoveChild, 10,
/*1457*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1460*/              OPC_RecordNode, // #7 = $tfe
/*1461*/              OPC_MoveParent,
/*1462*/              OPC_CheckType, MVT::i32,
/*1464*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1466*/              OPC_EmitMergeInputChains1_0,
/*1467*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1470*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1473*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1476*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1479*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6024:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1493*/            /*Scope*/ 60, /*->1554*/
/*1494*/              OPC_CheckInteger, 0, 
/*1496*/              OPC_MoveParent,
/*1497*/              OPC_MoveChild, 7,
/*1499*/              OPC_CheckInteger, 1, 
/*1501*/              OPC_MoveParent,
/*1502*/              OPC_MoveChild, 8,
/*1504*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1507*/              OPC_RecordNode, // #5 = $glc
/*1508*/              OPC_MoveParent,
/*1509*/              OPC_MoveChild, 9,
/*1511*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1514*/              OPC_RecordNode, // #6 = $slc
/*1515*/              OPC_MoveParent,
/*1516*/              OPC_MoveChild, 10,
/*1518*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1521*/              OPC_RecordNode, // #7 = $tfe
/*1522*/              OPC_MoveParent,
/*1523*/              OPC_CheckType, MVT::i32,
/*1525*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1527*/              OPC_EmitMergeInputChains1_0,
/*1528*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1531*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1534*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1537*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1540*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_IDXEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:i32 6024:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORD_IDXEN:i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1554*/            0, /*End of Scope*/
/*1555*/          /*Scope*/ 72, /*->1628*/
/*1556*/            OPC_CheckChild3Type, MVT::v2i32,
/*1558*/            OPC_RecordChild4, // #3 = $soffset
/*1559*/            OPC_RecordChild5, // #4 = $offset
/*1560*/            OPC_MoveChild, 5,
/*1562*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1565*/            OPC_MoveParent,
/*1566*/            OPC_MoveChild, 6,
/*1568*/            OPC_CheckInteger, 1, 
/*1570*/            OPC_MoveParent,
/*1571*/            OPC_MoveChild, 7,
/*1573*/            OPC_CheckInteger, 1, 
/*1575*/            OPC_MoveParent,
/*1576*/            OPC_MoveChild, 8,
/*1578*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1581*/            OPC_RecordNode, // #5 = $glc
/*1582*/            OPC_MoveParent,
/*1583*/            OPC_MoveChild, 9,
/*1585*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1588*/            OPC_RecordNode, // #6 = $slc
/*1589*/            OPC_MoveParent,
/*1590*/            OPC_MoveChild, 10,
/*1592*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1595*/            OPC_RecordNode, // #7 = $tfe
/*1596*/            OPC_MoveParent,
/*1597*/            OPC_CheckType, MVT::i32,
/*1599*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1601*/            OPC_EmitMergeInputChains1_0,
/*1602*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1605*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1608*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1611*/            OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1614*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_BOTHEN), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                    // Src: (intrinsic_w_chain:i32 6024:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                    // Dst: (BUFFER_LOAD_DWORD_BOTHEN:i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1628*/          0, /*End of Scope*/
/*1629*/        /*Scope*/ 109, /*->1739*/
/*1630*/          OPC_MoveChild, 3,
/*1632*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1635*/          OPC_CheckType, MVT::i32,
/*1637*/          OPC_MoveParent,
/*1638*/          OPC_RecordChild4, // #2 = $soffset
/*1639*/          OPC_RecordChild5, // #3 = $offset
/*1640*/          OPC_MoveChild, 5,
/*1642*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1645*/          OPC_MoveParent,
/*1646*/          OPC_MoveChild, 6,
/*1648*/          OPC_CheckInteger, 0, 
/*1650*/          OPC_MoveParent,
/*1651*/          OPC_MoveChild, 7,
/*1653*/          OPC_CheckInteger, 0, 
/*1655*/          OPC_MoveParent,
/*1656*/          OPC_MoveChild, 8,
/*1658*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1661*/          OPC_RecordNode, // #4 = $glc
/*1662*/          OPC_MoveParent,
/*1663*/          OPC_MoveChild, 9,
/*1665*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1668*/          OPC_RecordNode, // #5 = $slc
/*1669*/          OPC_MoveParent,
/*1670*/          OPC_MoveChild, 10,
/*1672*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1675*/          OPC_RecordNode, // #6 = $tfe
/*1676*/          OPC_MoveParent,
/*1677*/          OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->1708
/*1680*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1682*/            OPC_EmitMergeInputChains1_0,
/*1683*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1686*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1689*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1692*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1695*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v2i32 6024:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1708*/          /*SwitchType*/ 28, MVT::v4i32,// ->1738
/*1710*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1712*/            OPC_EmitMergeInputChains1_0,
/*1713*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*1716*/            OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*1719*/            OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1722*/            OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1725*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 2, 7, 8, 9, 10, 
                    // Src: (intrinsic_w_chain:v4i32 6024:iPTR, v4i32:v4i32:$rsrc, (imm:i32), i32:i32:$soffset, (imm:i32):$offset, 0:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 33
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1738*/          0, // EndSwitchType
/*1739*/        /*Scope*/ 57|128,2/*313*/, /*->2054*/
/*1741*/          OPC_RecordChild3, // #2 = $vaddr
/*1742*/          OPC_Scope, 74|128,1/*202*/, /*->1947*/ // 2 children in Scope
/*1745*/            OPC_CheckChild3Type, MVT::i32,
/*1747*/            OPC_RecordChild4, // #3 = $soffset
/*1748*/            OPC_RecordChild5, // #4 = $offset
/*1749*/            OPC_MoveChild, 5,
/*1751*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1754*/            OPC_MoveParent,
/*1755*/            OPC_MoveChild, 6,
/*1757*/            OPC_Scope, 93, /*->1852*/ // 2 children in Scope
/*1759*/              OPC_CheckInteger, 1, 
/*1761*/              OPC_MoveParent,
/*1762*/              OPC_MoveChild, 7,
/*1764*/              OPC_CheckInteger, 0, 
/*1766*/              OPC_MoveParent,
/*1767*/              OPC_MoveChild, 8,
/*1769*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1772*/              OPC_RecordNode, // #5 = $glc
/*1773*/              OPC_MoveParent,
/*1774*/              OPC_MoveChild, 9,
/*1776*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1779*/              OPC_RecordNode, // #6 = $slc
/*1780*/              OPC_MoveParent,
/*1781*/              OPC_MoveChild, 10,
/*1783*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/              OPC_RecordNode, // #7 = $tfe
/*1787*/              OPC_MoveParent,
/*1788*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1820
/*1791*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1793*/                OPC_EmitMergeInputChains1_0,
/*1794*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1797*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1800*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1803*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1806*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6024:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1820*/              /*SwitchType*/ 29, MVT::v4i32,// ->1851
/*1822*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1824*/                OPC_EmitMergeInputChains1_0,
/*1825*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1828*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1831*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1834*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1837*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6024:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 0:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1851*/              0, // EndSwitchType
/*1852*/            /*Scope*/ 93, /*->1946*/
/*1853*/              OPC_CheckInteger, 0, 
/*1855*/              OPC_MoveParent,
/*1856*/              OPC_MoveChild, 7,
/*1858*/              OPC_CheckInteger, 1, 
/*1860*/              OPC_MoveParent,
/*1861*/              OPC_MoveChild, 8,
/*1863*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1866*/              OPC_RecordNode, // #5 = $glc
/*1867*/              OPC_MoveParent,
/*1868*/              OPC_MoveChild, 9,
/*1870*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1873*/              OPC_RecordNode, // #6 = $slc
/*1874*/              OPC_MoveParent,
/*1875*/              OPC_MoveChild, 10,
/*1877*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1880*/              OPC_RecordNode, // #7 = $tfe
/*1881*/              OPC_MoveParent,
/*1882*/              OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->1914
/*1885*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1887*/                OPC_EmitMergeInputChains1_0,
/*1888*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1891*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1894*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1897*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1900*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v2i32 6024:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX2_IDXEN:v2i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1914*/              /*SwitchType*/ 29, MVT::v4i32,// ->1945
/*1916*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1918*/                OPC_EmitMergeInputChains1_0,
/*1919*/                OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1922*/                OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*1925*/                OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*1928*/                OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*1931*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN), 0|OPFL_Chain,
                            1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                        // Src: (intrinsic_w_chain:v4i32 6024:iPTR, v4i32:v4i32:$rsrc, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 0:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                        // Dst: (BUFFER_LOAD_DWORDX4_IDXEN:v4i32 ?:i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*1945*/              0, // EndSwitchType
/*1946*/            0, /*End of Scope*/
/*1947*/          /*Scope*/ 105, /*->2053*/
/*1948*/            OPC_CheckChild3Type, MVT::v2i32,
/*1950*/            OPC_RecordChild4, // #3 = $soffset
/*1951*/            OPC_RecordChild5, // #4 = $offset
/*1952*/            OPC_MoveChild, 5,
/*1954*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1957*/            OPC_MoveParent,
/*1958*/            OPC_MoveChild, 6,
/*1960*/            OPC_CheckInteger, 1, 
/*1962*/            OPC_MoveParent,
/*1963*/            OPC_MoveChild, 7,
/*1965*/            OPC_CheckInteger, 1, 
/*1967*/            OPC_MoveParent,
/*1968*/            OPC_MoveChild, 8,
/*1970*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1973*/            OPC_RecordNode, // #5 = $glc
/*1974*/            OPC_MoveParent,
/*1975*/            OPC_MoveChild, 9,
/*1977*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1980*/            OPC_RecordNode, // #6 = $slc
/*1981*/            OPC_MoveParent,
/*1982*/            OPC_MoveChild, 10,
/*1984*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1987*/            OPC_RecordNode, // #7 = $tfe
/*1988*/            OPC_MoveParent,
/*1989*/            OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->2021
/*1992*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*1994*/              OPC_EmitMergeInputChains1_0,
/*1995*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*1998*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*2001*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*2004*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*2007*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v2i32 6024:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX2_BOTHEN:v2i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*2021*/            /*SwitchType*/ 29, MVT::v4i32,// ->2052
/*2023*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2025*/              OPC_EmitMergeInputChains1_0,
/*2026*/              OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*2029*/              OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*2032*/              OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*2035*/              OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*2038*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN), 0|OPFL_Chain,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 2, 1, 3, 8, 9, 10, 11, 
                      // Src: (intrinsic_w_chain:v4i32 6024:iPTR, v4i32:v4i32:$rsrc, v2i32:v2i32:$vaddr, i32:i32:$soffset, (imm:i32):$offset, 1:i32, 1:i32, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 30
                      // Dst: (BUFFER_LOAD_DWORDX4_BOTHEN:v4i32 ?:v2i32:$vaddr, ?:v4i32:$rsrc, ?:i32:$soffset, (as_i16imm:i16 ?:i32:$offset), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe))
/*2052*/            0, // EndSwitchType
/*2053*/          0, /*End of Scope*/
/*2054*/        0, /*End of Scope*/
/*2055*/      /*Scope*/ 23, /*->2079*/
/*2056*/        OPC_CheckChild1Integer, 41|128,47/*6057*/, 
/*2059*/        OPC_RecordChild2, // #1 = $vcc
/*2060*/        OPC_RecordChild3, // #2 = $target
/*2061*/        OPC_MoveChild, 3,
/*2063*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*2066*/        OPC_MoveParent,
/*2067*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2069*/        OPC_EmitMergeInputChains1_0,
/*2070*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6057:iPTR, i1:i1:$vcc, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_IF:i64 i1:i1:$vcc, (bb:Other):$target)
/*2079*/      /*Scope*/ 23, /*->2103*/
/*2080*/        OPC_CheckChild1Integer, 9|128,47/*6025*/, 
/*2083*/        OPC_RecordChild2, // #1 = $src
/*2084*/        OPC_RecordChild3, // #2 = $target
/*2085*/        OPC_MoveChild, 3,
/*2087*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*2090*/        OPC_MoveParent,
/*2091*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2093*/        OPC_EmitMergeInputChains1_0,
/*2094*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6025:iPTR, i64:i64:$src, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_ELSE:i64 i64:i64:$src, (bb:Other):$target)
/*2103*/      /*Scope*/ 15, /*->2119*/
/*2104*/        OPC_CheckChild1Integer, 7|128,47/*6023*/, 
/*2107*/        OPC_RecordChild2, // #1 = $src
/*2108*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2110*/        OPC_EmitMergeInputChains1_0,
/*2111*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (intrinsic_w_chain:i64 6023:iPTR, i64:i64:$src) - Complexity = 8
                // Dst: (SI_BREAK:i64 i64:i64:$src)
/*2119*/      /*Scope*/ 17, /*->2137*/
/*2120*/        OPC_CheckChild1Integer, 42|128,47/*6058*/, 
/*2123*/        OPC_RecordChild2, // #1 = $vcc
/*2124*/        OPC_RecordChild3, // #2 = $src
/*2125*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2127*/        OPC_EmitMergeInputChains1_0,
/*2128*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_IF_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6058:iPTR, i1:i1:$vcc, i64:i64:$src) - Complexity = 8
                // Dst: (SI_IF_BREAK:i64 i1:i1:$vcc, i64:i64:$src)
/*2137*/      /*Scope*/ 17, /*->2155*/
/*2138*/        OPC_CheckChild1Integer, 10|128,47/*6026*/, 
/*2141*/        OPC_RecordChild2, // #1 = $src0
/*2142*/        OPC_RecordChild3, // #2 = $src1
/*2143*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2145*/        OPC_EmitMergeInputChains1_0,
/*2146*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_ELSE_BREAK), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i64 6026:iPTR, i64:i64:$src0, i64:i64:$src1) - Complexity = 8
                // Dst: (SI_ELSE_BREAK:i64 i64:i64:$src0, i64:i64:$src1)
/*2155*/      0, /*End of Scope*/
/*2156*/    /*SwitchOpcode*/ 72|128,3/*456*/, TARGET_VAL(AMDGPUISD::TBUFFER_STORE_FORMAT),// ->2616
/*2160*/      OPC_RecordMemRef,
/*2161*/      OPC_RecordNode, // #0 = 'SItbuffer_store' chained node
/*2162*/      OPC_RecordChild1, // #1 = $rsrc
/*2163*/      OPC_RecordChild2, // #2 = $vdata
/*2164*/      OPC_Scope, 111, /*->2277*/ // 3 children in Scope
/*2166*/        OPC_CheckChild2Type, MVT::i32,
/*2168*/        OPC_CheckChild3Integer, 1, 
/*2170*/        OPC_RecordChild4, // #3 = $vaddr
/*2171*/        OPC_RecordChild5, // #4 = $soffset
/*2172*/        OPC_RecordChild6, // #5 = $inst_offset
/*2173*/        OPC_MoveChild, 6,
/*2175*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2178*/        OPC_MoveParent,
/*2179*/        OPC_RecordChild7, // #6 = $dfmt
/*2180*/        OPC_MoveChild, 7,
/*2182*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2185*/        OPC_MoveParent,
/*2186*/        OPC_MoveChild, 8,
/*2188*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2191*/        OPC_RecordNode, // #7 = $nfmt
/*2192*/        OPC_MoveParent,
/*2193*/        OPC_MoveChild, 9,
/*2195*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2198*/        OPC_RecordNode, // #8 = $offen
/*2199*/        OPC_MoveParent,
/*2200*/        OPC_MoveChild, 10,
/*2202*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2205*/        OPC_RecordNode, // #9 = $idxen
/*2206*/        OPC_MoveParent,
/*2207*/        OPC_MoveChild, 11,
/*2209*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2212*/        OPC_RecordNode, // #10 = $glc
/*2213*/        OPC_MoveParent,
/*2214*/        OPC_MoveChild, 12,
/*2216*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2219*/        OPC_RecordNode, // #11 = $slc
/*2220*/        OPC_MoveParent,
/*2221*/        OPC_MoveChild, 13,
/*2223*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2226*/        OPC_RecordNode, // #12 = $tfe
/*2227*/        OPC_MoveParent,
/*2228*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2230*/        OPC_EmitMergeInputChains1_0,
/*2231*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2234*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2237*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2240*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2243*/        OPC_EmitInteger, MVT::i1, 0, 
/*2246*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2249*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2252*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2255*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2258*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_X), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, i32:i32:$vdata, 1:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_X ?:i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2277*/      /*Scope*/ 111, /*->2389*/
/*2278*/        OPC_CheckChild2Type, MVT::v2i32,
/*2280*/        OPC_CheckChild3Integer, 2, 
/*2282*/        OPC_RecordChild4, // #3 = $vaddr
/*2283*/        OPC_RecordChild5, // #4 = $soffset
/*2284*/        OPC_RecordChild6, // #5 = $inst_offset
/*2285*/        OPC_MoveChild, 6,
/*2287*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2290*/        OPC_MoveParent,
/*2291*/        OPC_RecordChild7, // #6 = $dfmt
/*2292*/        OPC_MoveChild, 7,
/*2294*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2297*/        OPC_MoveParent,
/*2298*/        OPC_MoveChild, 8,
/*2300*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2303*/        OPC_RecordNode, // #7 = $nfmt
/*2304*/        OPC_MoveParent,
/*2305*/        OPC_MoveChild, 9,
/*2307*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2310*/        OPC_RecordNode, // #8 = $offen
/*2311*/        OPC_MoveParent,
/*2312*/        OPC_MoveChild, 10,
/*2314*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2317*/        OPC_RecordNode, // #9 = $idxen
/*2318*/        OPC_MoveParent,
/*2319*/        OPC_MoveChild, 11,
/*2321*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2324*/        OPC_RecordNode, // #10 = $glc
/*2325*/        OPC_MoveParent,
/*2326*/        OPC_MoveChild, 12,
/*2328*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2331*/        OPC_RecordNode, // #11 = $slc
/*2332*/        OPC_MoveParent,
/*2333*/        OPC_MoveChild, 13,
/*2335*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2338*/        OPC_RecordNode, // #12 = $tfe
/*2339*/        OPC_MoveParent,
/*2340*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2342*/        OPC_EmitMergeInputChains1_0,
/*2343*/        OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2346*/        OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2349*/        OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2352*/        OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2355*/        OPC_EmitInteger, MVT::i1, 0, 
/*2358*/        OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2361*/        OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2364*/        OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2367*/        OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2370*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XY), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v2i32:v2i32:$vdata, 2:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                // Dst: (TBUFFER_STORE_FORMAT_XY ?:v2i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2389*/      /*Scope*/ 96|128,1/*224*/, /*->2615*/
/*2391*/        OPC_CheckChild2Type, MVT::v4i32,
/*2393*/        OPC_Scope, 109, /*->2504*/ // 2 children in Scope
/*2395*/          OPC_CheckChild3Integer, 3, 
/*2397*/          OPC_RecordChild4, // #3 = $vaddr
/*2398*/          OPC_RecordChild5, // #4 = $soffset
/*2399*/          OPC_RecordChild6, // #5 = $inst_offset
/*2400*/          OPC_MoveChild, 6,
/*2402*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2405*/          OPC_MoveParent,
/*2406*/          OPC_RecordChild7, // #6 = $dfmt
/*2407*/          OPC_MoveChild, 7,
/*2409*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2412*/          OPC_MoveParent,
/*2413*/          OPC_MoveChild, 8,
/*2415*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2418*/          OPC_RecordNode, // #7 = $nfmt
/*2419*/          OPC_MoveParent,
/*2420*/          OPC_MoveChild, 9,
/*2422*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2425*/          OPC_RecordNode, // #8 = $offen
/*2426*/          OPC_MoveParent,
/*2427*/          OPC_MoveChild, 10,
/*2429*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2432*/          OPC_RecordNode, // #9 = $idxen
/*2433*/          OPC_MoveParent,
/*2434*/          OPC_MoveChild, 11,
/*2436*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2439*/          OPC_RecordNode, // #10 = $glc
/*2440*/          OPC_MoveParent,
/*2441*/          OPC_MoveChild, 12,
/*2443*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2446*/          OPC_RecordNode, // #11 = $slc
/*2447*/          OPC_MoveParent,
/*2448*/          OPC_MoveChild, 13,
/*2450*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2453*/          OPC_RecordNode, // #12 = $tfe
/*2454*/          OPC_MoveParent,
/*2455*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2457*/          OPC_EmitMergeInputChains1_0,
/*2458*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2461*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2464*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2467*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2470*/          OPC_EmitInteger, MVT::i1, 0, 
/*2473*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2476*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2479*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2482*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2485*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZ), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 3:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZ ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2504*/        /*Scope*/ 109, /*->2614*/
/*2505*/          OPC_CheckChild3Integer, 4, 
/*2507*/          OPC_RecordChild4, // #3 = $vaddr
/*2508*/          OPC_RecordChild5, // #4 = $soffset
/*2509*/          OPC_RecordChild6, // #5 = $inst_offset
/*2510*/          OPC_MoveChild, 6,
/*2512*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2515*/          OPC_MoveParent,
/*2516*/          OPC_RecordChild7, // #6 = $dfmt
/*2517*/          OPC_MoveChild, 7,
/*2519*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2522*/          OPC_MoveParent,
/*2523*/          OPC_MoveChild, 8,
/*2525*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2528*/          OPC_RecordNode, // #7 = $nfmt
/*2529*/          OPC_MoveParent,
/*2530*/          OPC_MoveChild, 9,
/*2532*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2535*/          OPC_RecordNode, // #8 = $offen
/*2536*/          OPC_MoveParent,
/*2537*/          OPC_MoveChild, 10,
/*2539*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2542*/          OPC_RecordNode, // #9 = $idxen
/*2543*/          OPC_MoveParent,
/*2544*/          OPC_MoveChild, 11,
/*2546*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2549*/          OPC_RecordNode, // #10 = $glc
/*2550*/          OPC_MoveParent,
/*2551*/          OPC_MoveChild, 12,
/*2553*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2556*/          OPC_RecordNode, // #11 = $slc
/*2557*/          OPC_MoveParent,
/*2558*/          OPC_MoveChild, 13,
/*2560*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2563*/          OPC_RecordNode, // #12 = $tfe
/*2564*/          OPC_MoveParent,
/*2565*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2567*/          OPC_EmitMergeInputChains1_0,
/*2568*/          OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*2571*/          OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*2574*/          OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*2577*/          OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*2580*/          OPC_EmitInteger, MVT::i1, 0, 
/*2583*/          OPC_EmitNodeXForm, 2, 6, // as_i8imm
/*2586*/          OPC_EmitNodeXForm, 2, 7, // as_i8imm
/*2589*/          OPC_EmitNodeXForm, 1, 11, // as_i1imm
/*2592*/          OPC_EmitNodeXForm, 1, 12, // as_i1imm
/*2595*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TBUFFER_STORE_FORMAT_XYZW), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 13/*#Ops*/, 2, 13, 14, 15, 16, 17, 18, 19, 3, 1, 20, 21, 4, 
                  // Src: (SItbuffer_store v4i32:v4i32:$rsrc, v4i32:v4i32:$vdata, 4:i32, i32:i32:$vaddr, i32:i32:$soffset, (imm:i32):$inst_offset, (imm:i32):$dfmt, (imm:i32):$nfmt, (imm:i32):$offen, (imm:i32):$idxen, (imm:i32):$glc, (imm:i32):$slc, (imm:i32):$tfe) - Complexity = 32
                  // Dst: (TBUFFER_STORE_FORMAT_XYZW ?:v4i32:$vdata, (as_i16imm:i16 ?:i32:$inst_offset), (as_i1imm:i1 ?:i32:$offen), (as_i1imm:i1 ?:i32:$idxen), (as_i1imm:i1 ?:i32:$glc), 0:i1, (as_i8imm:i8 ?:i32:$dfmt), (as_i8imm:i8 ?:i32:$nfmt), ?:i32:$vaddr, ?:v4i32:$rsrc, (as_i1imm:i1 ?:i32:$slc), (as_i1imm:i1 ?:i32:$tfe), ?:i32:$soffset)
/*2614*/        0, /*End of Scope*/
/*2615*/      0, /*End of Scope*/
/*2616*/    /*SwitchOpcode*/ 116|128,18/*2420*/, TARGET_VAL(ISD::LOAD),// ->5040
/*2620*/      OPC_RecordMemRef,
/*2621*/      OPC_RecordNode, // #0 = 'ld' chained node
/*2622*/      OPC_Scope, 104|128,6/*872*/, /*->3497*/ // 7 children in Scope
/*2625*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*2626*/        OPC_CheckPredicate, 13, // Predicate_unindexedload
/*2628*/        OPC_CheckType, MVT::i32,
/*2630*/        OPC_Scope, 26, /*->2658*/ // 20 children in Scope
/*2632*/          OPC_CheckPredicate, 14, // Predicate_az_extload
/*2634*/          OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*2636*/          OPC_CheckPredicate, 16, // Predicate_az_extloadi8_global
/*2638*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2640*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2643*/          OPC_EmitMergeInputChains1_0,
/*2644*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2658*/        /*Scope*/ 26, /*->2685*/
/*2659*/          OPC_CheckPredicate, 17, // Predicate_sextload
/*2661*/          OPC_CheckPredicate, 15, // Predicate_sextloadi8
/*2663*/          OPC_CheckPredicate, 16, // Predicate_sextloadi8_global
/*2665*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2667*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2670*/          OPC_EmitMergeInputChains1_0,
/*2671*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2685*/        /*Scope*/ 26, /*->2712*/
/*2686*/          OPC_CheckPredicate, 14, // Predicate_az_extload
/*2688*/          OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*2690*/          OPC_CheckPredicate, 16, // Predicate_az_extloadi16_global
/*2692*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2694*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2697*/          OPC_EmitMergeInputChains1_0,
/*2698*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2712*/        /*Scope*/ 26, /*->2739*/
/*2713*/          OPC_CheckPredicate, 17, // Predicate_sextload
/*2715*/          OPC_CheckPredicate, 18, // Predicate_sextloadi16
/*2717*/          OPC_CheckPredicate, 16, // Predicate_sextloadi16_global
/*2719*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2721*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2724*/          OPC_EmitMergeInputChains1_0,
/*2725*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2739*/        /*Scope*/ 24, /*->2764*/
/*2740*/          OPC_CheckPredicate, 19, // Predicate_load
/*2742*/          OPC_CheckPredicate, 16, // Predicate_global_load
/*2744*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2746*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2749*/          OPC_EmitMergeInputChains1_0,
/*2750*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_DWORD_ADDR64:i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2764*/        /*Scope*/ 26, /*->2791*/
/*2765*/          OPC_CheckPredicate, 17, // Predicate_sextload
/*2767*/          OPC_CheckPredicate, 15, // Predicate_sextloadi8
/*2769*/          OPC_CheckPredicate, 20, // Predicate_sextloadi8_constant
/*2771*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2773*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2776*/          OPC_EmitMergeInputChains1_0,
/*2777*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2791*/        /*Scope*/ 26, /*->2818*/
/*2792*/          OPC_CheckPredicate, 14, // Predicate_az_extload
/*2794*/          OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*2796*/          OPC_CheckPredicate, 20, // Predicate_az_extloadi8_constant
/*2798*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2800*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2803*/          OPC_EmitMergeInputChains1_0,
/*2804*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_UBYTE_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2818*/        /*Scope*/ 26, /*->2845*/
/*2819*/          OPC_CheckPredicate, 17, // Predicate_sextload
/*2821*/          OPC_CheckPredicate, 18, // Predicate_sextloadi16
/*2823*/          OPC_CheckPredicate, 20, // Predicate_sextloadi16_constant
/*2825*/          OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2827*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2830*/          OPC_EmitMergeInputChains1_0,
/*2831*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_constant>> - Complexity = 28
                  // Dst: (BUFFER_LOAD_SSHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2845*/        /*Scope*/ 53, /*->2899*/
/*2846*/          OPC_CheckPredicate, 14, // Predicate_az_extload
/*2848*/          OPC_Scope, 24, /*->2874*/ // 2 children in Scope
/*2850*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*2852*/            OPC_CheckPredicate, 20, // Predicate_az_extloadi16_constant
/*2854*/            OPC_CheckPatternPredicate, 7, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS)
/*2856*/            OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*2859*/            OPC_EmitMergeInputChains1_0,
/*2860*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_constant>> - Complexity = 28
                    // Dst: (BUFFER_LOAD_USHORT_ADDR64:i32 ?:i64:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, ?:i1:$glc, ?:i1:$slc, ?:i1:$tfe)
/*2874*/          /*Scope*/ 23, /*->2898*/
/*2875*/            OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*2877*/            OPC_CheckPredicate, 16, // Predicate_az_extloadi8_global
/*2879*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2881*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2884*/            OPC_EmitMergeInputChains1_0,
/*2885*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                    // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 25
                    // Dst: (BUFFER_LOAD_UBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2898*/          0, /*End of Scope*/
/*2899*/        /*Scope*/ 25, /*->2925*/
/*2900*/          OPC_CheckPredicate, 17, // Predicate_sextload
/*2902*/          OPC_CheckPredicate, 15, // Predicate_sextloadi8
/*2904*/          OPC_CheckPredicate, 16, // Predicate_sextloadi8_global
/*2906*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2908*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2911*/          OPC_EmitMergeInputChains1_0,
/*2912*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SBYTE_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2925*/        /*Scope*/ 25, /*->2951*/
/*2926*/          OPC_CheckPredicate, 14, // Predicate_az_extload
/*2928*/          OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*2930*/          OPC_CheckPredicate, 16, // Predicate_az_extloadi16_global
/*2932*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2934*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2937*/          OPC_EmitMergeInputChains1_0,
/*2938*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_USHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2951*/        /*Scope*/ 25, /*->2977*/
/*2952*/          OPC_CheckPredicate, 17, // Predicate_sextload
/*2954*/          OPC_CheckPredicate, 18, // Predicate_sextloadi16
/*2956*/          OPC_CheckPredicate, 16, // Predicate_sextloadi16_global
/*2958*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2960*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2963*/          OPC_EmitMergeInputChains1_0,
/*2964*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_SSHORT_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*2977*/        /*Scope*/ 23, /*->3001*/
/*2978*/          OPC_CheckPredicate, 19, // Predicate_load
/*2980*/          OPC_CheckPredicate, 16, // Predicate_global_load
/*2982*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*2984*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*2987*/          OPC_EmitMergeInputChains1_0,
/*2988*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                  // Src: (ld:i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                  // Dst: (BUFFER_LOAD_DWORD_OFFSET:i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*3001*/        /*Scope*/ 35, /*->3037*/
/*3002*/          OPC_CheckPredicate, 17, // Predicate_sextload
/*3004*/          OPC_CheckPredicate, 15, // Predicate_sextloadi8
/*3006*/          OPC_CheckPredicate, 10, // Predicate_sextloadi8_private
/*3008*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3010*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3013*/          OPC_EmitMergeInputChains1_0,
/*3014*/          OPC_EmitInteger, MVT::i1, 0, 
/*3017*/          OPC_EmitInteger, MVT::i1, 0, 
/*3020*/          OPC_EmitInteger, MVT::i1, 0, 
/*3023*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3037*/        /*Scope*/ 35, /*->3073*/
/*3038*/          OPC_CheckPredicate, 14, // Predicate_az_extload
/*3040*/          OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*3042*/          OPC_CheckPredicate, 10, // Predicate_extloadi8_private
/*3044*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3046*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3049*/          OPC_EmitMergeInputChains1_0,
/*3050*/          OPC_EmitInteger, MVT::i1, 0, 
/*3053*/          OPC_EmitInteger, MVT::i1, 0, 
/*3056*/          OPC_EmitInteger, MVT::i1, 0, 
/*3059*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_UBYTE_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_extloadi8_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_UBYTE_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3073*/        /*Scope*/ 35, /*->3109*/
/*3074*/          OPC_CheckPredicate, 17, // Predicate_sextload
/*3076*/          OPC_CheckPredicate, 18, // Predicate_sextloadi16
/*3078*/          OPC_CheckPredicate, 10, // Predicate_sextloadi16_private
/*3080*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3082*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3085*/          OPC_EmitMergeInputChains1_0,
/*3086*/          OPC_EmitInteger, MVT::i1, 0, 
/*3089*/          OPC_EmitInteger, MVT::i1, 0, 
/*3092*/          OPC_EmitInteger, MVT::i1, 0, 
/*3095*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_SSHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_SSHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3109*/        /*Scope*/ 35, /*->3145*/
/*3110*/          OPC_CheckPredicate, 14, // Predicate_az_extload
/*3112*/          OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*3114*/          OPC_CheckPredicate, 10, // Predicate_extloadi16_private
/*3116*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3118*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3121*/          OPC_EmitMergeInputChains1_0,
/*3122*/          OPC_EmitInteger, MVT::i1, 0, 
/*3125*/          OPC_EmitInteger, MVT::i1, 0, 
/*3128*/          OPC_EmitInteger, MVT::i1, 0, 
/*3131*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_USHORT_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_extloadi16_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_USHORT_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3145*/        /*Scope*/ 33, /*->3179*/
/*3146*/          OPC_CheckPredicate, 19, // Predicate_load
/*3148*/          OPC_CheckPredicate, 10, // Predicate_load_private
/*3150*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3152*/          OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*3155*/          OPC_EmitMergeInputChains1_0,
/*3156*/          OPC_EmitInteger, MVT::i1, 0, 
/*3159*/          OPC_EmitInteger, MVT::i1, 0, 
/*3162*/          OPC_EmitInteger, MVT::i1, 0, 
/*3165*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                  // Src: (ld:i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                  // Dst: (BUFFER_LOAD_DWORD_OFFEN:i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*3179*/        /*Scope*/ 8|128,2/*264*/, /*->3445*/
/*3181*/          OPC_CheckChild1Type, MVT::i32,
/*3183*/          OPC_Scope, 44, /*->3229*/ // 8 children in Scope
/*3185*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*3187*/            OPC_Scope, 19, /*->3208*/ // 2 children in Scope
/*3189*/              OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*3191*/              OPC_CheckPredicate, 21, // Predicate_load_param_exti8
/*3193*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3195*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3198*/              OPC_EmitMergeInputChains1_0,
/*3199*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3208*/            /*Scope*/ 19, /*->3228*/
/*3209*/              OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*3211*/              OPC_CheckPredicate, 21, // Predicate_load_param_exti16
/*3213*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3215*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3218*/              OPC_EmitMergeInputChains1_0,
/*3219*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3228*/            0, /*End of Scope*/
/*3229*/          /*Scope*/ 19, /*->3249*/
/*3230*/            OPC_CheckPredicate, 19, // Predicate_load
/*3232*/            OPC_CheckPredicate, 21, // Predicate_load_param
/*3234*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3236*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3239*/            OPC_EmitMergeInputChains1_0,
/*3240*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3249*/          /*Scope*/ 44, /*->3294*/
/*3250*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*3252*/            OPC_Scope, 19, /*->3273*/ // 2 children in Scope
/*3254*/              OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*3256*/              OPC_CheckPredicate, 16, // Predicate_az_extloadi8_global
/*3258*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3260*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3263*/              OPC_EmitMergeInputChains1_0,
/*3264*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3273*/            /*Scope*/ 19, /*->3293*/
/*3274*/              OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*3276*/              OPC_CheckPredicate, 16, // Predicate_az_extloadi16_global
/*3278*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3280*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3283*/              OPC_EmitMergeInputChains1_0,
/*3284*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3293*/            0, /*End of Scope*/
/*3294*/          /*Scope*/ 19, /*->3314*/
/*3295*/            OPC_CheckPredicate, 19, // Predicate_load
/*3297*/            OPC_CheckPredicate, 16, // Predicate_global_load
/*3299*/            OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*3301*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3304*/            OPC_EmitMergeInputChains1_0,
/*3305*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_eg), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_eg:i32 ADDRVTX_READ:i32:$src_gpr)
/*3314*/          /*Scope*/ 44, /*->3359*/
/*3315*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*3317*/            OPC_Scope, 19, /*->3338*/ // 2 children in Scope
/*3319*/              OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*3321*/              OPC_CheckPredicate, 21, // Predicate_load_param_exti8
/*3323*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3325*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3328*/              OPC_EmitMergeInputChains1_0,
/*3329*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_load_param_exti8>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3338*/            /*Scope*/ 19, /*->3358*/
/*3339*/              OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*3341*/              OPC_CheckPredicate, 21, // Predicate_load_param_exti16
/*3343*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3345*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3348*/              OPC_EmitMergeInputChains1_0,
/*3349*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_load_param_exti16>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3358*/            0, /*End of Scope*/
/*3359*/          /*Scope*/ 19, /*->3379*/
/*3360*/            OPC_CheckPredicate, 19, // Predicate_load
/*3362*/            OPC_CheckPredicate, 21, // Predicate_load_param
/*3364*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3366*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3369*/            OPC_EmitMergeInputChains1_0,
/*3370*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                    // Dst: (VTX_READ_PARAM_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3379*/          /*Scope*/ 44, /*->3424*/
/*3380*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*3382*/            OPC_Scope, 19, /*->3403*/ // 2 children in Scope
/*3384*/              OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*3386*/              OPC_CheckPredicate, 16, // Predicate_az_extloadi8_global
/*3388*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3390*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3393*/              OPC_EmitMergeInputChains1_0,
/*3394*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_8_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_8_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3403*/            /*Scope*/ 19, /*->3423*/
/*3404*/              OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*3406*/              OPC_CheckPredicate, 16, // Predicate_az_extloadi16_global
/*3408*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3410*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3413*/              OPC_EmitMergeInputChains1_0,
/*3414*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_16_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_16_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3423*/            0, /*End of Scope*/
/*3424*/          /*Scope*/ 19, /*->3444*/
/*3425*/            OPC_CheckPredicate, 19, // Predicate_load
/*3427*/            OPC_CheckPredicate, 16, // Predicate_global_load
/*3429*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*3431*/            OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*3434*/            OPC_EmitMergeInputChains1_0,
/*3435*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_32_cm), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                    // Dst: (VTX_READ_GLOBAL_32_cm:i32 ADDRVTX_READ:i32:$src_gpr)
/*3444*/          0, /*End of Scope*/
/*3445*/        /*Scope*/ 50, /*->3496*/
/*3446*/          OPC_CheckPredicate, 19, // Predicate_load
/*3448*/          OPC_CheckPredicate, 20, // Predicate_constant_load
/*3450*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3452*/          OPC_Scope, 13, /*->3467*/ // 3 children in Scope
/*3454*/            OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*3457*/            OPC_EmitMergeInputChains1_0,
/*3458*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                    // Dst: (S_LOAD_DWORD_IMM:i32 ?:i64:$sbase, ?:i32:$offset)
/*3467*/          /*Scope*/ 13, /*->3481*/
/*3468*/            OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*3471*/            OPC_EmitMergeInputChains1_0,
/*3472*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                    // Dst: (S_LOAD_DWORD_SGPR:i32 ?:i64:$sbase, ?:i32:$offset)
/*3481*/          /*Scope*/ 13, /*->3495*/
/*3482*/            OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*3485*/            OPC_EmitMergeInputChains1_0,
/*3486*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORD_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 3, 
                    // Src: (ld:i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                    // Dst: (S_LOAD_DWORD_IMM_ci:i32 ?:i64:$sbase, ?:i32:$offset)
/*3495*/          0, /*End of Scope*/
/*3496*/        0, /*End of Scope*/
/*3497*/      /*Scope*/ 13|128,1/*141*/, /*->3640*/
/*3499*/        OPC_CaptureGlueInput,
/*3500*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*3501*/        OPC_CheckPredicate, 22, // Predicate_si_ld_local
/*3503*/        OPC_CheckType, MVT::i32,
/*3505*/        OPC_Scope, 26, /*->3533*/ // 5 children in Scope
/*3507*/          OPC_CheckPredicate, 17, // Predicate_si_sextload_local
/*3509*/          OPC_CheckPredicate, 23, // Predicate_si_sextload_local_i8
/*3511*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3513*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3516*/          OPC_EmitMergeInputChains1_0,
/*3517*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3520*/          OPC_EmitInteger, MVT::i1, 0, 
/*3523*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_I8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3533*/        /*Scope*/ 26, /*->3560*/
/*3534*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local
/*3536*/          OPC_CheckPredicate, 23, // Predicate_si_az_extload_local_i8
/*3538*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3540*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3543*/          OPC_EmitMergeInputChains1_0,
/*3544*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3547*/          OPC_EmitInteger, MVT::i1, 0, 
/*3550*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U8), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i8>> - Complexity = 13
                  // Dst: (DS_READ_U8:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3560*/        /*Scope*/ 26, /*->3587*/
/*3561*/          OPC_CheckPredicate, 17, // Predicate_si_sextload_local
/*3563*/          OPC_CheckPredicate, 24, // Predicate_si_sextload_local_i16
/*3565*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3567*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3570*/          OPC_EmitMergeInputChains1_0,
/*3571*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3574*/          OPC_EmitInteger, MVT::i1, 0, 
/*3577*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_I16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_sextload_local>><<P:Predicate_si_sextload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_I16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3587*/        /*Scope*/ 26, /*->3614*/
/*3588*/          OPC_CheckPredicate, 14, // Predicate_si_az_extload_local
/*3590*/          OPC_CheckPredicate, 24, // Predicate_si_az_extload_local_i16
/*3592*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3594*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3597*/          OPC_EmitMergeInputChains1_0,
/*3598*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3601*/          OPC_EmitInteger, MVT::i1, 0, 
/*3604*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_U16), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_az_extload_local>><<P:Predicate_si_az_extload_local_i16>> - Complexity = 13
                  // Dst: (DS_READ_U16:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3614*/        /*Scope*/ 24, /*->3639*/
/*3615*/          OPC_CheckPredicate, 25, // Predicate_si_load_local
/*3617*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*3619*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*3622*/          OPC_EmitMergeInputChains1_0,
/*3623*/          OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*3626*/          OPC_EmitInteger, MVT::i1, 0, 
/*3629*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 5, 
                  // Src: (SIld_local:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 13
                  // Dst: (DS_READ_B32:i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*3639*/        0, /*End of Scope*/
/*3640*/      /*Scope*/ 116|128,4/*628*/, /*->4270*/
/*3642*/        OPC_RecordChild1, // #1 = $ptr
/*3643*/        OPC_Scope, 124|128,2/*380*/, /*->4026*/ // 2 children in Scope
/*3646*/          OPC_CheckChild1Type, MVT::i64,
/*3648*/          OPC_CheckPredicate, 13, // Predicate_unindexedload
/*3650*/          OPC_Scope, 31, /*->3683*/ // 10 children in Scope
/*3652*/            OPC_CheckPredicate, 17, // Predicate_sextload
/*3654*/            OPC_CheckPredicate, 15, // Predicate_sextloadi8
/*3656*/            OPC_CheckPredicate, 26, // Predicate_sextloadi8_flat
/*3658*/            OPC_CheckType, MVT::i32,
/*3660*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3662*/            OPC_EmitMergeInputChains1_0,
/*3663*/            OPC_EmitInteger, MVT::i1, 0, 
/*3666*/            OPC_EmitInteger, MVT::i1, 0, 
/*3669*/            OPC_EmitInteger, MVT::i1, 0, 
/*3672*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3683*/          /*Scope*/ 31, /*->3715*/
/*3684*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*3686*/            OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*3688*/            OPC_CheckPredicate, 26, // Predicate_az_extloadi8_flat
/*3690*/            OPC_CheckType, MVT::i32,
/*3692*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3694*/            OPC_EmitMergeInputChains1_0,
/*3695*/            OPC_EmitInteger, MVT::i1, 0, 
/*3698*/            OPC_EmitInteger, MVT::i1, 0, 
/*3701*/            OPC_EmitInteger, MVT::i1, 0, 
/*3704*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3715*/          /*Scope*/ 31, /*->3747*/
/*3716*/            OPC_CheckPredicate, 17, // Predicate_sextload
/*3718*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16
/*3720*/            OPC_CheckPredicate, 26, // Predicate_sextloadi16_flat
/*3722*/            OPC_CheckType, MVT::i32,
/*3724*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3726*/            OPC_EmitMergeInputChains1_0,
/*3727*/            OPC_EmitInteger, MVT::i1, 0, 
/*3730*/            OPC_EmitInteger, MVT::i1, 0, 
/*3733*/            OPC_EmitInteger, MVT::i1, 0, 
/*3736*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3747*/          /*Scope*/ 31, /*->3779*/
/*3748*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*3750*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*3752*/            OPC_CheckPredicate, 26, // Predicate_az_extloadi16_flat
/*3754*/            OPC_CheckType, MVT::i32,
/*3756*/            OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3758*/            OPC_EmitMergeInputChains1_0,
/*3759*/            OPC_EmitInteger, MVT::i1, 0, 
/*3762*/            OPC_EmitInteger, MVT::i1, 0, 
/*3765*/            OPC_EmitInteger, MVT::i1, 0, 
/*3768*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_flat>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3779*/          /*Scope*/ 56, /*->3836*/
/*3780*/            OPC_CheckPredicate, 19, // Predicate_load
/*3782*/            OPC_CheckPredicate, 26, // Predicate_flat_load
/*3784*/            OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->3810
/*3787*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3789*/              OPC_EmitMergeInputChains1_0,
/*3790*/              OPC_EmitInteger, MVT::i1, 0, 
/*3793*/              OPC_EmitInteger, MVT::i1, 0, 
/*3796*/              OPC_EmitInteger, MVT::i1, 0, 
/*3799*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3810*/            /*SwitchType*/ 23, MVT::i64,// ->3835
/*3812*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3814*/              OPC_EmitMergeInputChains1_0,
/*3815*/              OPC_EmitInteger, MVT::i1, 0, 
/*3818*/              OPC_EmitInteger, MVT::i1, 0, 
/*3821*/              OPC_EmitInteger, MVT::i1, 0, 
/*3824*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3835*/            0, // EndSwitchType
/*3836*/          /*Scope*/ 62, /*->3899*/
/*3837*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*3839*/            OPC_SwitchType /*2 cases */, 27, MVT::i64,// ->3869
/*3842*/              OPC_CheckPredicate, 27, // Predicate_az_extloadi32
/*3844*/              OPC_CheckPredicate, 28, // Predicate_az_extloadi32_flat
/*3846*/              OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*3848*/              OPC_EmitMergeInputChains1_0,
/*3849*/              OPC_EmitInteger, MVT::i1, 0, 
/*3852*/              OPC_EmitInteger, MVT::i1, 0, 
/*3855*/              OPC_EmitInteger, MVT::i1, 0, 
/*3858*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i64, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i64 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi32>><<P:Predicate_az_extloadi32_flat>> - Complexity = 4
                      // Dst: (FLAT_LOAD_DWORDX2:i64 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*3869*/            /*SwitchType*/ 27, MVT::i32,// ->3898
/*3871*/              OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*3873*/              OPC_CheckPredicate, 16, // Predicate_az_extloadi8_global
/*3875*/              OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3877*/              OPC_EmitMergeInputChains1_0,
/*3878*/              OPC_EmitInteger, MVT::i1, 0, 
/*3881*/              OPC_EmitInteger, MVT::i1, 0, 
/*3884*/              OPC_EmitInteger, MVT::i1, 0, 
/*3887*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_UBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                      // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_global>> - Complexity = 4
                      // Dst: (FLAT_LOAD_UBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3898*/            0, // EndSwitchType
/*3899*/          /*Scope*/ 31, /*->3931*/
/*3900*/            OPC_CheckPredicate, 17, // Predicate_sextload
/*3902*/            OPC_CheckPredicate, 15, // Predicate_sextloadi8
/*3904*/            OPC_CheckPredicate, 16, // Predicate_sextloadi8_global
/*3906*/            OPC_CheckType, MVT::i32,
/*3908*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3910*/            OPC_EmitMergeInputChains1_0,
/*3911*/            OPC_EmitInteger, MVT::i1, 0, 
/*3914*/            OPC_EmitInteger, MVT::i1, 0, 
/*3917*/            OPC_EmitInteger, MVT::i1, 0, 
/*3920*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SBYTE), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SBYTE:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3931*/          /*Scope*/ 31, /*->3963*/
/*3932*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*3934*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*3936*/            OPC_CheckPredicate, 16, // Predicate_az_extloadi16_global
/*3938*/            OPC_CheckType, MVT::i32,
/*3940*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3942*/            OPC_EmitMergeInputChains1_0,
/*3943*/            OPC_EmitInteger, MVT::i1, 0, 
/*3946*/            OPC_EmitInteger, MVT::i1, 0, 
/*3949*/            OPC_EmitInteger, MVT::i1, 0, 
/*3952*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_USHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_USHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3963*/          /*Scope*/ 31, /*->3995*/
/*3964*/            OPC_CheckPredicate, 17, // Predicate_sextload
/*3966*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16
/*3968*/            OPC_CheckPredicate, 16, // Predicate_sextloadi16_global
/*3970*/            OPC_CheckType, MVT::i32,
/*3972*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*3974*/            OPC_EmitMergeInputChains1_0,
/*3975*/            OPC_EmitInteger, MVT::i1, 0, 
/*3978*/            OPC_EmitInteger, MVT::i1, 0, 
/*3981*/            OPC_EmitInteger, MVT::i1, 0, 
/*3984*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_SSHORT), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_global>> - Complexity = 4
                    // Dst: (FLAT_LOAD_SSHORT:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*3995*/          /*Scope*/ 29, /*->4025*/
/*3996*/            OPC_CheckPredicate, 19, // Predicate_load
/*3998*/            OPC_CheckPredicate, 16, // Predicate_global_load
/*4000*/            OPC_CheckType, MVT::i32,
/*4002*/            OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4004*/            OPC_EmitMergeInputChains1_0,
/*4005*/            OPC_EmitInteger, MVT::i1, 0, 
/*4008*/            OPC_EmitInteger, MVT::i1, 0, 
/*4011*/            OPC_EmitInteger, MVT::i1, 0, 
/*4014*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (ld:i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                    // Dst: (FLAT_LOAD_DWORD:i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*4025*/          0, /*End of Scope*/
/*4026*/        /*Scope*/ 113|128,1/*241*/, /*->4269*/
/*4028*/          OPC_CheckChild1Type, MVT::i32,
/*4030*/          OPC_CheckPredicate, 13, // Predicate_unindexedload
/*4032*/          OPC_CheckType, MVT::i32,
/*4034*/          OPC_Scope, 44, /*->4080*/ // 5 children in Scope
/*4036*/            OPC_CheckPredicate, 19, // Predicate_load
/*4038*/            OPC_CheckPredicate, 29, // Predicate_local_load
/*4040*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4042*/            OPC_EmitMergeInputChains1_0,
/*4043*/            OPC_EmitInteger, MVT::i32, 0, 
/*4046*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4058*/            OPC_EmitInteger, MVT::i32, 1, 
/*4061*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4064*/            OPC_EmitInteger, MVT::i32, 0, 
/*4067*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 R600_Reg32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_local_load>> - Complexity = 4
                    // Dst: (LDS_READ_RET:i32 R600_Reg32:i32:$src0)
/*4080*/          /*Scope*/ 46, /*->4127*/
/*4081*/            OPC_CheckPredicate, 17, // Predicate_sextload
/*4083*/            OPC_CheckPredicate, 15, // Predicate_sextloadi8
/*4085*/            OPC_CheckPredicate, 29, // Predicate_sextloadi8_local
/*4087*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4089*/            OPC_EmitMergeInputChains1_0,
/*4090*/            OPC_EmitInteger, MVT::i32, 0, 
/*4093*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4105*/            OPC_EmitInteger, MVT::i32, 1, 
/*4108*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4111*/            OPC_EmitInteger, MVT::i32, 0, 
/*4114*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_BYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>><<P:Predicate_sextloadi8_local>> - Complexity = 4
                    // Dst: (LDS_BYTE_READ_RET:i32 i32:i32:$src0)
/*4127*/          /*Scope*/ 46, /*->4174*/
/*4128*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*4130*/            OPC_CheckPredicate, 15, // Predicate_az_extloadi8
/*4132*/            OPC_CheckPredicate, 29, // Predicate_az_extloadi8_local
/*4134*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4136*/            OPC_EmitMergeInputChains1_0,
/*4137*/            OPC_EmitInteger, MVT::i32, 0, 
/*4140*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4152*/            OPC_EmitInteger, MVT::i32, 1, 
/*4155*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4158*/            OPC_EmitInteger, MVT::i32, 0, 
/*4161*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_UBYTE_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi8>><<P:Predicate_az_extloadi8_local>> - Complexity = 4
                    // Dst: (LDS_UBYTE_READ_RET:i32 i32:i32:$src0)
/*4174*/          /*Scope*/ 46, /*->4221*/
/*4175*/            OPC_CheckPredicate, 17, // Predicate_sextload
/*4177*/            OPC_CheckPredicate, 18, // Predicate_sextloadi16
/*4179*/            OPC_CheckPredicate, 29, // Predicate_sextloadi16_local
/*4181*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4183*/            OPC_EmitMergeInputChains1_0,
/*4184*/            OPC_EmitInteger, MVT::i32, 0, 
/*4187*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4199*/            OPC_EmitInteger, MVT::i32, 1, 
/*4202*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4205*/            OPC_EmitInteger, MVT::i32, 0, 
/*4208*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>><<P:Predicate_sextloadi16_local>> - Complexity = 4
                    // Dst: (LDS_SHORT_READ_RET:i32 i32:i32:$src0)
/*4221*/          /*Scope*/ 46, /*->4268*/
/*4222*/            OPC_CheckPredicate, 14, // Predicate_az_extload
/*4224*/            OPC_CheckPredicate, 18, // Predicate_az_extloadi16
/*4226*/            OPC_CheckPredicate, 29, // Predicate_az_extloadi16_local
/*4228*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*4230*/            OPC_EmitMergeInputChains1_0,
/*4231*/            OPC_EmitInteger, MVT::i32, 0, 
/*4234*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*4246*/            OPC_EmitInteger, MVT::i32, 1, 
/*4249*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*4252*/            OPC_EmitInteger, MVT::i32, 0, 
/*4255*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_USHORT_READ_RET), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 i32:i32:$src0)<<P:Predicate_unindexedload>><<P:Predicate_az_extload>><<P:Predicate_az_extloadi16>><<P:Predicate_az_extloadi16_local>> - Complexity = 4
                    // Dst: (LDS_USHORT_READ_RET:i32 i32:i32:$src0)
/*4268*/          0, /*End of Scope*/
/*4269*/        0, /*End of Scope*/
/*4270*/      /*Scope*/ 32, /*->4303*/
/*4271*/        OPC_CaptureGlueInput,
/*4272*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*4273*/        OPC_CheckPredicate, 22, // Predicate_si_ld_local
/*4275*/        OPC_CheckPredicate, 25, // Predicate_si_load_local
/*4277*/        OPC_CheckPredicate, 2, // Predicate_si_load_local_align8
/*4279*/        OPC_CheckType, MVT::v2i32,
/*4281*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4283*/        OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*4286*/        OPC_EmitMergeInputChains1_0,
/*4287*/        OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*4290*/        OPC_EmitInteger, MVT::i1, 0, 
/*4293*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 2, 4, 5, 
                // Src: (SIld_local:v2i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>><<P:Predicate_si_load_local_align8>> - Complexity = 113
                // Dst: (DS_READ_B64:v2i32 ?:i32:$ptr, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*4303*/      /*Scope*/ 37|128,1/*165*/, /*->4470*/
/*4305*/        OPC_RecordChild1, // #1 = $MUBUFAddr64:srsrc:vaddr:soffset:offset:glc:slc:tfe
/*4306*/        OPC_CheckPredicate, 13, // Predicate_unindexedload
/*4308*/        OPC_CheckPredicate, 19, // Predicate_load
/*4310*/        OPC_Scope, 90, /*->4402*/ // 2 children in Scope
/*4312*/          OPC_CheckPredicate, 16, // Predicate_global_load
/*4314*/          OPC_SwitchType /*2 cases */, 41, MVT::v2i32,// ->4358
/*4317*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4319*/            OPC_Scope, 18, /*->4339*/ // 2 children in Scope
/*4321*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4324*/              OPC_EmitMergeInputChains1_0,
/*4325*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v2i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX2_ADDR64:v2i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4339*/            /*Scope*/ 17, /*->4357*/
/*4340*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4343*/              OPC_EmitMergeInputChains1_0,
/*4344*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v2i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX2_OFFSET:v2i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4357*/            0, /*End of Scope*/
/*4358*/          /*SwitchType*/ 41, MVT::v4i32,// ->4401
/*4360*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4362*/            OPC_Scope, 18, /*->4382*/ // 2 children in Scope
/*4364*/              OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectMUBUFAddr64:$ #2 #3 #4 #5 #6 #7 #8
/*4367*/              OPC_EmitMergeInputChains1_0,
/*4368*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                      // Src: (ld:v4i32 (MUBUFAddr64:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 28
                      // Dst: (BUFFER_LOAD_DWORDX4_ADDR64:v4i32 i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4382*/            /*Scope*/ 17, /*->4400*/
/*4383*/              OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectMUBUFOffset:$ #2 #3 #4 #5 #6 #7
/*4386*/              OPC_EmitMergeInputChains1_0,
/*4387*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                      // Src: (ld:v4i32 (MUBUFOffset:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 25
                      // Dst: (BUFFER_LOAD_DWORDX4_OFFSET:v4i32 v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$glc, i1:i1:$slc, i1:i1:$tfe)
/*4400*/            0, /*End of Scope*/
/*4401*/          0, // EndSwitchType
/*4402*/        /*Scope*/ 66, /*->4469*/
/*4403*/          OPC_CheckPredicate, 10, // Predicate_load_private
/*4405*/          OPC_SwitchType /*2 cases */, 29, MVT::v2i32,// ->4437
/*4408*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4410*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4413*/            OPC_EmitMergeInputChains1_0,
/*4414*/            OPC_EmitInteger, MVT::i1, 0, 
/*4417*/            OPC_EmitInteger, MVT::i1, 0, 
/*4420*/            OPC_EmitInteger, MVT::i1, 0, 
/*4423*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v2i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX2_OFFEN:v2i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4437*/          /*SwitchType*/ 29, MVT::v4i32,// ->4468
/*4439*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4441*/            OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectMUBUFScratch:$ #2 #3 #4 #5
/*4444*/            OPC_EmitMergeInputChains1_0,
/*4445*/            OPC_EmitInteger, MVT::i1, 0, 
/*4448*/            OPC_EmitInteger, MVT::i1, 0, 
/*4451*/            OPC_EmitInteger, MVT::i1, 0, 
/*4454*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 7/*#Ops*/, 3, 2, 4, 5, 6, 7, 8, 
                    // Src: (ld:v4i32 (MUBUFScratch:iPTR v4i32:v4i32:$srsrc, i32:i32:$vaddr, i32:i32:$soffset, u16imm:i16:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_private>> - Complexity = 19
                    // Dst: (BUFFER_LOAD_DWORDX4_OFFEN:v4i32 ?:i32:$vaddr, ?:v4i32:$srsrc, ?:i32:$soffset, ?:i16:$offset, 0:i1, 0:i1, 0:i1)
/*4468*/          0, // EndSwitchType
/*4469*/        0, /*End of Scope*/
/*4470*/      /*Scope*/ 28, /*->4499*/
/*4471*/        OPC_CaptureGlueInput,
/*4472*/        OPC_RecordChild1, // #1 = $DS64Bit4ByteAligned:ptr:offset0:offset1
/*4473*/        OPC_CheckPredicate, 22, // Predicate_si_ld_local
/*4475*/        OPC_CheckPredicate, 25, // Predicate_si_load_local
/*4477*/        OPC_CheckType, MVT::v2i32,
/*4479*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4481*/        OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectDS64Bit4ByteAligned:$ #2 #3 #4
/*4484*/        OPC_EmitMergeInputChains1_0,
/*4485*/        OPC_EmitInteger, MVT::i1, 0, 
/*4488*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_READ2_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (SIld_local:v2i32 (DS64Bit4ByteAligned:iPTR i32:i32:$ptr, i8:i8:$offset0, i8:i8:$offset1))<<P:Predicate_si_ld_local>><<P:Predicate_si_load_local>> - Complexity = 16
                // Dst: (DS_READ2_B32:v2i32 ?:i32:$ptr, ?:i8:$offset0, ?:i8:$offset1, 0:i1)
/*4499*/      /*Scope*/ 26|128,4/*538*/, /*->5039*/
/*4501*/        OPC_RecordChild1, // #1 = $src_gpr
/*4502*/        OPC_Scope, 36|128,1/*164*/, /*->4669*/ // 2 children in Scope
/*4505*/          OPC_CheckChild1Type, MVT::i32,
/*4507*/          OPC_CheckPredicate, 13, // Predicate_unindexedload
/*4509*/          OPC_CheckPredicate, 19, // Predicate_load
/*4511*/          OPC_Scope, 38, /*->4551*/ // 4 children in Scope
/*4513*/            OPC_CheckPredicate, 21, // Predicate_load_param
/*4515*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4533
/*4518*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4520*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4523*/              OPC_EmitMergeInputChains1_0,
/*4524*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4533*/            /*SwitchType*/ 15, MVT::v4i32,// ->4550
/*4535*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4537*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4540*/              OPC_EmitMergeInputChains1_0,
/*4541*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4550*/            0, // EndSwitchType
/*4551*/          /*Scope*/ 38, /*->4590*/
/*4552*/            OPC_CheckPredicate, 16, // Predicate_global_load
/*4554*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4572
/*4557*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4559*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4562*/              OPC_EmitMergeInputChains1_0,
/*4563*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_64_eg:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4572*/            /*SwitchType*/ 15, MVT::v4i32,// ->4589
/*4574*/              OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*4576*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4579*/              OPC_EmitMergeInputChains1_0,
/*4580*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_eg), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_128_eg:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4589*/            0, // EndSwitchType
/*4590*/          /*Scope*/ 38, /*->4629*/
/*4591*/            OPC_CheckPredicate, 21, // Predicate_load_param
/*4593*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4611
/*4596*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4598*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4601*/              OPC_EmitMergeInputChains1_0,
/*4602*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4611*/            /*SwitchType*/ 15, MVT::v4i32,// ->4628
/*4613*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4615*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4618*/              OPC_EmitMergeInputChains1_0,
/*4619*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_PARAM_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_load_param>> - Complexity = 13
                      // Dst: (VTX_READ_PARAM_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4628*/            0, // EndSwitchType
/*4629*/          /*Scope*/ 38, /*->4668*/
/*4630*/            OPC_CheckPredicate, 16, // Predicate_global_load
/*4632*/            OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->4650
/*4635*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4637*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4640*/              OPC_EmitMergeInputChains1_0,
/*4641*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_64_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v2i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_64_cm:v2i32 ADDRVTX_READ:i32:$src_gpr)
/*4650*/            /*SwitchType*/ 15, MVT::v4i32,// ->4667
/*4652*/              OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*4654*/              OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectADDRVTX_READ:$src_gpr #2 #3
/*4657*/              OPC_EmitMergeInputChains1_0,
/*4658*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::VTX_READ_GLOBAL_128_cm), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                      // Src: (ld:v4i32 ADDRVTX_READ:i32:$src_gpr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 13
                      // Dst: (VTX_READ_GLOBAL_128_cm:v4i32 ADDRVTX_READ:i32:$src_gpr)
/*4667*/            0, // EndSwitchType
/*4668*/          0, /*End of Scope*/
/*4669*/        /*Scope*/ 111|128,2/*367*/, /*->5038*/
/*4671*/          OPC_CheckPredicate, 13, // Predicate_unindexedload
/*4673*/          OPC_CheckPredicate, 19, // Predicate_load
/*4675*/          OPC_Scope, 116|128,1/*244*/, /*->4922*/ // 2 children in Scope
/*4678*/            OPC_CheckPredicate, 20, // Predicate_constant_load
/*4680*/            OPC_SwitchType /*5 cases */, 46, MVT::v2i32,// ->4729
/*4683*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4685*/              OPC_Scope, 13, /*->4700*/ // 3 children in Scope
/*4687*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4690*/                OPC_EmitMergeInputChains1_0,
/*4691*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX2_IMM:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*4700*/              /*Scope*/ 13, /*->4714*/
/*4701*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4704*/                OPC_EmitMergeInputChains1_0,
/*4705*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX2_SGPR:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*4714*/              /*Scope*/ 13, /*->4728*/
/*4715*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4718*/                OPC_EmitMergeInputChains1_0,
/*4719*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX2_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v2i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX2_IMM_ci:v2i32 ?:i64:$sbase, ?:i32:$offset)
/*4728*/              0, /*End of Scope*/
/*4729*/            /*SwitchType*/ 46, MVT::v4i32,// ->4777
/*4731*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4733*/              OPC_Scope, 13, /*->4748*/ // 3 children in Scope
/*4735*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4738*/                OPC_EmitMergeInputChains1_0,
/*4739*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX4_IMM:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*4748*/              /*Scope*/ 13, /*->4762*/
/*4749*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4752*/                OPC_EmitMergeInputChains1_0,
/*4753*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX4_SGPR:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*4762*/              /*Scope*/ 13, /*->4776*/
/*4763*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4766*/                OPC_EmitMergeInputChains1_0,
/*4767*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX4_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v4i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX4_IMM_ci:v4i32 ?:i64:$sbase, ?:i32:$offset)
/*4776*/              0, /*End of Scope*/
/*4777*/            /*SwitchType*/ 46, MVT::v32i8,// ->4825
/*4779*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4781*/              OPC_Scope, 13, /*->4796*/ // 3 children in Scope
/*4783*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4786*/                OPC_EmitMergeInputChains1_0,
/*4787*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v32i8 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_IMM:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*4796*/              /*Scope*/ 13, /*->4810*/
/*4797*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4800*/                OPC_EmitMergeInputChains1_0,
/*4801*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v32i8 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_SGPR:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*4810*/              /*Scope*/ 13, /*->4824*/
/*4811*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4814*/                OPC_EmitMergeInputChains1_0,
/*4815*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v32i8, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v32i8 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_IMM_ci:v32i8 ?:i64:$sbase, ?:i32:$offset)
/*4824*/              0, /*End of Scope*/
/*4825*/            /*SwitchType*/ 46, MVT::v8i32,// ->4873
/*4827*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4829*/              OPC_Scope, 13, /*->4844*/ // 3 children in Scope
/*4831*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4834*/                OPC_EmitMergeInputChains1_0,
/*4835*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v8i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_IMM:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*4844*/              /*Scope*/ 13, /*->4858*/
/*4845*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4848*/                OPC_EmitMergeInputChains1_0,
/*4849*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v8i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_SGPR:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*4858*/              /*Scope*/ 13, /*->4872*/
/*4859*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4862*/                OPC_EmitMergeInputChains1_0,
/*4863*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX8_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v8i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v8i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX8_IMM_ci:v8i32 ?:i64:$sbase, ?:i32:$offset)
/*4872*/              0, /*End of Scope*/
/*4873*/            /*SwitchType*/ 46, MVT::v16i32,// ->4921
/*4875*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*4877*/              OPC_Scope, 13, /*->4892*/ // 3 children in Scope
/*4879*/                OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectSMRDImm:$ #2 #3
/*4882*/                OPC_EmitMergeInputChains1_0,
/*4883*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v16i32 (SMRDImm:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX16_IMM:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*4892*/              /*Scope*/ 13, /*->4906*/
/*4893*/                OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectSMRDSgpr:$ #2 #3
/*4896*/                OPC_EmitMergeInputChains1_0,
/*4897*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_SGPR), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v16i32 (SMRDSgpr:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX16_SGPR:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*4906*/              /*Scope*/ 13, /*->4920*/
/*4907*/                OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectSMRDImm32:$ #2 #3
/*4910*/                OPC_EmitMergeInputChains1_0,
/*4911*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LOAD_DWORDX16_IMM_ci), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v16i32, 2/*#Ops*/, 2, 3, 
                        // Src: (ld:v16i32 (SMRDImm32:iPTR i64:i64:$sbase, i32:i32:$offset))<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_constant_load>> - Complexity = 13
                        // Dst: (S_LOAD_DWORDX16_IMM_ci:v16i32 ?:i64:$sbase, ?:i32:$offset)
/*4920*/              0, /*End of Scope*/
/*4921*/            0, // EndSwitchType
/*4922*/          /*Scope*/ 114, /*->5037*/
/*4923*/            OPC_CheckChild1Type, MVT::i64,
/*4925*/            OPC_Scope, 54, /*->4981*/ // 2 children in Scope
/*4927*/              OPC_CheckPredicate, 26, // Predicate_flat_load
/*4929*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->4955
/*4932*/                OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*4934*/                OPC_EmitMergeInputChains1_0,
/*4935*/                OPC_EmitInteger, MVT::i1, 0, 
/*4938*/                OPC_EmitInteger, MVT::i1, 0, 
/*4941*/                OPC_EmitInteger, MVT::i1, 0, 
/*4944*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                        // Src: (ld:v2i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                        // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*4955*/              /*SwitchType*/ 23, MVT::v4i32,// ->4980
/*4957*/                OPC_CheckPatternPredicate, 5, // (Subtarget->hasFlatAddressSpace())
/*4959*/                OPC_EmitMergeInputChains1_0,
/*4960*/                OPC_EmitInteger, MVT::i1, 0, 
/*4963*/                OPC_EmitInteger, MVT::i1, 0, 
/*4966*/                OPC_EmitInteger, MVT::i1, 0, 
/*4969*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                        // Src: (ld:v4i32 i64:i64:$ptr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_flat_load>> - Complexity = 4
                        // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$ptr, 0:i1, 0:i1, 0:i1)
/*4980*/              0, // EndSwitchType
/*4981*/            /*Scope*/ 54, /*->5036*/
/*4982*/              OPC_CheckPredicate, 16, // Predicate_global_load
/*4984*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->5010
/*4987*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*4989*/                OPC_EmitMergeInputChains1_0,
/*4990*/                OPC_EmitInteger, MVT::i1, 0, 
/*4993*/                OPC_EmitInteger, MVT::i1, 0, 
/*4996*/                OPC_EmitInteger, MVT::i1, 0, 
/*4999*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX2), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 2, 3, 4, 
                        // Src: (ld:v2i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                        // Dst: (FLAT_LOAD_DWORDX2:v2i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*5010*/              /*SwitchType*/ 23, MVT::v4i32,// ->5035
/*5012*/                OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*5014*/                OPC_EmitMergeInputChains1_0,
/*5015*/                OPC_EmitInteger, MVT::i1, 0, 
/*5018*/                OPC_EmitInteger, MVT::i1, 0, 
/*5021*/                OPC_EmitInteger, MVT::i1, 0, 
/*5024*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_LOAD_DWORDX4), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 2, 3, 4, 
                        // Src: (ld:v4i32 i64:i64:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_global_load>> - Complexity = 4
                        // Dst: (FLAT_LOAD_DWORDX4:v4i32 ?:i64:$addr, 0:i1, 0:i1, 0:i1)
/*5035*/              0, // EndSwitchType
/*5036*/            0, /*End of Scope*/
/*5037*/          0, /*End of Scope*/
/*5038*/        0, /*End of Scope*/
/*5039*/      0, /*End of Scope*/
/*5040*/    /*SwitchOpcode*/ 5|128,11/*1413*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->6457
/*5044*/      OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*5045*/      OPC_Scope, 79, /*->5126*/ // 19 children in Scope
/*5047*/        OPC_CheckChild1Integer, 12|128,47/*6028*/, 
/*5050*/        OPC_RecordChild2, // #1 = $en
/*5051*/        OPC_MoveChild, 2,
/*5053*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5056*/        OPC_MoveParent,
/*5057*/        OPC_RecordChild3, // #2 = $vm
/*5058*/        OPC_MoveChild, 3,
/*5060*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5063*/        OPC_MoveParent,
/*5064*/        OPC_RecordChild4, // #3 = $done
/*5065*/        OPC_MoveChild, 4,
/*5067*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5070*/        OPC_MoveParent,
/*5071*/        OPC_RecordChild5, // #4 = $tgt
/*5072*/        OPC_MoveChild, 5,
/*5074*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5077*/        OPC_MoveParent,
/*5078*/        OPC_RecordChild6, // #5 = $compr
/*5079*/        OPC_MoveChild, 6,
/*5081*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5084*/        OPC_MoveParent,
/*5085*/        OPC_RecordChild7, // #6 = $src0
/*5086*/        OPC_MoveChild, 8,
/*5088*/        OPC_RecordNode, // #7 = $src1
/*5089*/        OPC_MoveParent,
/*5090*/        OPC_MoveChild, 9,
/*5092*/        OPC_RecordNode, // #8 = $src2
/*5093*/        OPC_MoveParent,
/*5094*/        OPC_MoveChild, 10,
/*5096*/        OPC_RecordNode, // #9 = $src3
/*5097*/        OPC_MoveParent,
/*5098*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5100*/        OPC_EmitMergeInputChains1_0,
/*5101*/        OPC_EmitConvertToTarget, 1,
/*5103*/        OPC_EmitConvertToTarget, 4,
/*5105*/        OPC_EmitConvertToTarget, 5,
/*5107*/        OPC_EmitConvertToTarget, 3,
/*5109*/        OPC_EmitConvertToTarget, 2,
/*5111*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 10, 11, 12, 13, 14, 6, 7, 8, 9, 
                // Src: (intrinsic_void 6028:iPTR, (imm:i32):$en, (imm:i32):$vm, (imm:i32):$done, (imm:i32):$tgt, (imm:i32):$compr, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2, f32:f32:$src3) - Complexity = 23
                // Dst: (EXP (imm:i32):$en, (imm:i32):$tgt, (imm:i32):$compr, (imm:i32):$done, (imm:i32):$vm, ?:f32:$src0, ?:f32:$src1, ?:f32:$src2, ?:f32:$src3)
/*5126*/      /*Scope*/ 77|128,2/*333*/, /*->5461*/
/*5128*/        OPC_CheckChild1Integer, 125|128,46/*6013*/, 
/*5131*/        OPC_RecordChild2, // #1 = $src
/*5132*/        OPC_RecordChild3, // #2 = $arraybase
/*5133*/        OPC_MoveChild, 3,
/*5135*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5138*/        OPC_MoveParent,
/*5139*/        OPC_Scope, 79, /*->5220*/ // 4 children in Scope
/*5141*/          OPC_CheckChild4Integer, 0, 
/*5143*/          OPC_RecordChild5, // #3 = $mask
/*5144*/          OPC_MoveChild, 5,
/*5146*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5149*/          OPC_MoveParent,
/*5150*/          OPC_Scope, 33, /*->5185*/ // 2 children in Scope
/*5152*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5154*/            OPC_EmitMergeInputChains1_0,
/*5155*/            OPC_EmitInteger, MVT::i32, 0, 
/*5158*/            OPC_EmitConvertToTarget, 2,
/*5160*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5164*/            OPC_EmitConvertToTarget, 3,
/*5166*/            OPC_EmitInteger, MVT::i32, 32, 
/*5169*/            OPC_EmitInteger, MVT::i32, 0, 
/*5172*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6013:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 32:i32, 0:i32)
/*5185*/          /*Scope*/ 33, /*->5219*/
/*5186*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5188*/            OPC_EmitMergeInputChains1_0,
/*5189*/            OPC_EmitInteger, MVT::i32, 0, 
/*5192*/            OPC_EmitConvertToTarget, 2,
/*5194*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5198*/            OPC_EmitConvertToTarget, 3,
/*5200*/            OPC_EmitInteger, MVT::i32, 64, 
/*5203*/            OPC_EmitInteger, MVT::i32, 0, 
/*5206*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6013:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 0:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf R600_Reg128:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 64:i32, 0:i32)
/*5219*/          0, /*End of Scope*/
/*5220*/        /*Scope*/ 79, /*->5300*/
/*5221*/          OPC_CheckChild4Integer, 1, 
/*5223*/          OPC_RecordChild5, // #3 = $mask
/*5224*/          OPC_MoveChild, 5,
/*5226*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5229*/          OPC_MoveParent,
/*5230*/          OPC_Scope, 33, /*->5265*/ // 2 children in Scope
/*5232*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5234*/            OPC_EmitMergeInputChains1_0,
/*5235*/            OPC_EmitInteger, MVT::i32, 0, 
/*5238*/            OPC_EmitConvertToTarget, 2,
/*5240*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5244*/            OPC_EmitConvertToTarget, 3,
/*5246*/            OPC_EmitInteger, MVT::i32, 33, 
/*5249*/            OPC_EmitInteger, MVT::i32, 0, 
/*5252*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6013:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 33:i32, 0:i32)
/*5265*/          /*Scope*/ 33, /*->5299*/
/*5266*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5268*/            OPC_EmitMergeInputChains1_0,
/*5269*/            OPC_EmitInteger, MVT::i32, 0, 
/*5272*/            OPC_EmitConvertToTarget, 2,
/*5274*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5278*/            OPC_EmitConvertToTarget, 3,
/*5280*/            OPC_EmitInteger, MVT::i32, 65, 
/*5283*/            OPC_EmitInteger, MVT::i32, 0, 
/*5286*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6013:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 1:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 65:i32, 0:i32)
/*5299*/          0, /*End of Scope*/
/*5300*/        /*Scope*/ 79, /*->5380*/
/*5301*/          OPC_CheckChild4Integer, 2, 
/*5303*/          OPC_RecordChild5, // #3 = $mask
/*5304*/          OPC_MoveChild, 5,
/*5306*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5309*/          OPC_MoveParent,
/*5310*/          OPC_Scope, 33, /*->5345*/ // 2 children in Scope
/*5312*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5314*/            OPC_EmitMergeInputChains1_0,
/*5315*/            OPC_EmitInteger, MVT::i32, 0, 
/*5318*/            OPC_EmitConvertToTarget, 2,
/*5320*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5324*/            OPC_EmitConvertToTarget, 3,
/*5326*/            OPC_EmitInteger, MVT::i32, 34, 
/*5329*/            OPC_EmitInteger, MVT::i32, 0, 
/*5332*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6013:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 34:i32, 0:i32)
/*5345*/          /*Scope*/ 33, /*->5379*/
/*5346*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5348*/            OPC_EmitMergeInputChains1_0,
/*5349*/            OPC_EmitInteger, MVT::i32, 0, 
/*5352*/            OPC_EmitConvertToTarget, 2,
/*5354*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5358*/            OPC_EmitConvertToTarget, 3,
/*5360*/            OPC_EmitInteger, MVT::i32, 66, 
/*5363*/            OPC_EmitInteger, MVT::i32, 0, 
/*5366*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6013:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 2:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 66:i32, 0:i32)
/*5379*/          0, /*End of Scope*/
/*5380*/        /*Scope*/ 79, /*->5460*/
/*5381*/          OPC_CheckChild4Integer, 3, 
/*5383*/          OPC_RecordChild5, // #3 = $mask
/*5384*/          OPC_MoveChild, 5,
/*5386*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5389*/          OPC_MoveParent,
/*5390*/          OPC_Scope, 33, /*->5425*/ // 2 children in Scope
/*5392*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5394*/            OPC_EmitMergeInputChains1_0,
/*5395*/            OPC_EmitInteger, MVT::i32, 0, 
/*5398*/            OPC_EmitConvertToTarget, 2,
/*5400*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5404*/            OPC_EmitConvertToTarget, 3,
/*5406*/            OPC_EmitInteger, MVT::i32, 35, 
/*5409*/            OPC_EmitInteger, MVT::i32, 0, 
/*5412*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6013:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (R600_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 35:i32, 0:i32)
/*5425*/          /*Scope*/ 33, /*->5459*/
/*5426*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5428*/            OPC_EmitMergeInputChains1_0,
/*5429*/            OPC_EmitInteger, MVT::i32, 0, 
/*5432*/            OPC_EmitConvertToTarget, 2,
/*5434*/            OPC_EmitInteger, MVT::i32, 127|128,31/*4095*/, 
/*5438*/            OPC_EmitConvertToTarget, 3,
/*5440*/            OPC_EmitInteger, MVT::i32, 67, 
/*5443*/            OPC_EmitInteger, MVT::i32, 0, 
/*5446*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportBuf), 0|OPFL_Chain,
                        0/*#VTs*/, 7/*#Ops*/, 1, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6013:iPTR, R600_Reg128:v4f32:$src, (imm:i32):$arraybase, 3:i32, (imm:i32):$mask) - Complexity = 19
                    // Dst: (EG_ExportBuf ?:v4f32:$src, 0:i32, (imm:i32):$arraybase, 4095:i32, (imm:i32):$mask, 67:i32, 0:i32)
/*5459*/          0, /*End of Scope*/
/*5460*/        0, /*End of Scope*/
/*5461*/      /*Scope*/ 90|128,1/*218*/, /*->5681*/
/*5463*/        OPC_CheckChild1Integer, 122|128,46/*6010*/, 
/*5466*/        OPC_Scope, 104, /*->5572*/ // 2 children in Scope
/*5468*/          OPC_CheckChild2Integer, 1, 
/*5470*/          OPC_Scope, 49, /*->5521*/ // 2 children in Scope
/*5472*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5474*/            OPC_EmitMergeInputChains1_0,
/*5475*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5482*/            OPC_EmitInteger, MVT::i32, 1, 
/*5485*/            OPC_EmitInteger, MVT::i32, 60, 
/*5488*/            OPC_EmitInteger, MVT::i32, 7, 
/*5491*/            OPC_EmitInteger, MVT::i32, 7, 
/*5494*/            OPC_EmitInteger, MVT::i32, 7, 
/*5497*/            OPC_EmitInteger, MVT::i32, 7, 
/*5500*/            OPC_EmitInteger, MVT::i32, 39, 
/*5503*/            OPC_EmitInteger, MVT::i32, 0, 
/*5506*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6010:iPTR, 1:i32) - Complexity = 13
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5521*/          /*Scope*/ 49, /*->5571*/
/*5522*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5524*/            OPC_EmitMergeInputChains1_0,
/*5525*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*5532*/            OPC_EmitInteger, MVT::i32, 1, 
/*5535*/            OPC_EmitInteger, MVT::i32, 60, 
/*5538*/            OPC_EmitInteger, MVT::i32, 7, 
/*5541*/            OPC_EmitInteger, MVT::i32, 7, 
/*5544*/            OPC_EmitInteger, MVT::i32, 7, 
/*5547*/            OPC_EmitInteger, MVT::i32, 7, 
/*5550*/            OPC_EmitInteger, MVT::i32, 83, 
/*5553*/            OPC_EmitInteger, MVT::i32, 0, 
/*5556*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 
                    // Src: (intrinsic_void 6010:iPTR, 1:i32) - Complexity = 13
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), 1:i32, 60:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5571*/          0, /*End of Scope*/
/*5572*/        /*Scope*/ 107, /*->5680*/
/*5573*/          OPC_RecordChild2, // #1 = $type
/*5574*/          OPC_MoveChild, 2,
/*5576*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5579*/          OPC_MoveParent,
/*5580*/          OPC_Scope, 48, /*->5630*/ // 2 children in Scope
/*5582*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*5584*/            OPC_EmitMergeInputChains1_0,
/*5585*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5592*/            OPC_EmitConvertToTarget, 1,
/*5594*/            OPC_EmitInteger, MVT::i32, 0, 
/*5597*/            OPC_EmitInteger, MVT::i32, 7, 
/*5600*/            OPC_EmitInteger, MVT::i32, 7, 
/*5603*/            OPC_EmitInteger, MVT::i32, 7, 
/*5606*/            OPC_EmitInteger, MVT::i32, 7, 
/*5609*/            OPC_EmitInteger, MVT::i32, 39, 
/*5612*/            OPC_EmitInteger, MVT::i32, 0, 
/*5615*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 6010:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (R600_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*5630*/          /*Scope*/ 48, /*->5679*/
/*5631*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5633*/            OPC_EmitMergeInputChains1_0,
/*5634*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*5641*/            OPC_EmitConvertToTarget, 1,
/*5643*/            OPC_EmitInteger, MVT::i32, 0, 
/*5646*/            OPC_EmitInteger, MVT::i32, 7, 
/*5649*/            OPC_EmitInteger, MVT::i32, 7, 
/*5652*/            OPC_EmitInteger, MVT::i32, 7, 
/*5655*/            OPC_EmitInteger, MVT::i32, 7, 
/*5658*/            OPC_EmitInteger, MVT::i32, 83, 
/*5661*/            OPC_EmitInteger, MVT::i32, 0, 
/*5664*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                        0/*#VTs*/, 9/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 
                    // Src: (intrinsic_void 6010:iPTR, (imm:i32):$type) - Complexity = 11
                    // Dst: (EG_ExportSwz (IMPLICIT_DEF:v4f32), (imm:i32):$type, 0:i32, 7:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*5679*/          0, /*End of Scope*/
/*5680*/        0, /*End of Scope*/
/*5681*/      /*Scope*/ 52, /*->5734*/
/*5682*/        OPC_CheckChild1Integer, 51|128,30/*3891*/, 
/*5685*/        OPC_RecordChild2, // #1 = $rw_gpr
/*5686*/        OPC_RecordChild3, // #2 = $index_gpr
/*5687*/        OPC_RecordChild4, // #3 = $rat_id
/*5688*/        OPC_MoveChild, 4,
/*5690*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5693*/        OPC_MoveParent,
/*5694*/        OPC_Scope, 18, /*->5714*/ // 2 children in Scope
/*5696*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*5698*/          OPC_EmitMergeInputChains1_0,
/*5699*/          OPC_EmitConvertToTarget, 3,
/*5701*/          OPC_EmitInteger, MVT::i32, 0, 
/*5704*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_cm), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 3891:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_cm R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*5714*/        /*Scope*/ 18, /*->5733*/
/*5715*/          OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*5717*/          OPC_EmitMergeInputChains1_0,
/*5718*/          OPC_EmitConvertToTarget, 3,
/*5720*/          OPC_EmitInteger, MVT::i32, 0, 
/*5723*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_STORE_TYPED_eg), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 4, 5, 
                  // Src: (intrinsic_void 3891:iPTR, R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id) - Complexity = 11
                  // Dst: (RAT_STORE_TYPED_eg R600_Reg128:v4i32:$rw_gpr, R600_Reg128:v4i32:$index_gpr, (imm:i32):$rat_id)
/*5733*/        0, /*End of Scope*/
/*5734*/      /*Scope*/ 25, /*->5760*/
/*5735*/        OPC_CheckChild1Integer, 60|128,46/*5948*/, 
/*5738*/        OPC_Scope, 9, /*->5749*/ // 2 children in Scope
/*5740*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5742*/          OPC_EmitMergeInputChains1_0,
/*5743*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 5948:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*5749*/        /*Scope*/ 9, /*->5759*/
/*5750*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5752*/          OPC_EmitMergeInputChains1_0,
/*5753*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 5948:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*5759*/        0, /*End of Scope*/
/*5760*/      /*Scope*/ 25, /*->5786*/
/*5761*/        OPC_CheckChild1Integer, 59|128,46/*5947*/, 
/*5764*/        OPC_Scope, 9, /*->5775*/ // 2 children in Scope
/*5766*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5768*/          OPC_EmitMergeInputChains1_0,
/*5769*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::GROUP_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 5947:iPTR) - Complexity = 8
                  // Dst: (GROUP_BARRIER)
/*5775*/        /*Scope*/ 9, /*->5785*/
/*5776*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5778*/          OPC_EmitMergeInputChains1_0,
/*5779*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BARRIER), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 5947:iPTR) - Complexity = 8
                  // Dst: (S_BARRIER)
/*5785*/        0, /*End of Scope*/
/*5786*/      /*Scope*/ 12, /*->5799*/
/*5787*/        OPC_CheckChild1Integer, 79|128,1/*207*/, 
/*5790*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5792*/        OPC_EmitMergeInputChains1_0,
/*5793*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_DCACHE_INV), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 207:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV)
/*5799*/      /*Scope*/ 12, /*->5812*/
/*5800*/        OPC_CheckChild1Integer, 76|128,1/*204*/, 
/*5803*/        OPC_CheckPatternPredicate, 9, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5805*/        OPC_EmitMergeInputChains1_0,
/*5806*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_SC), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 204:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_SC)
/*5812*/      /*Scope*/ 12, /*->5825*/
/*5813*/        OPC_CheckChild1Integer, 75|128,1/*203*/, 
/*5816*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5818*/        OPC_EmitMergeInputChains1_0,
/*5819*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_WBINVL1), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 203:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1)
/*5825*/      /*Scope*/ 22, /*->5848*/
/*5826*/        OPC_CheckChild1Integer, 87|128,47/*6103*/, 
/*5829*/        OPC_RecordChild2, // #1 = $saved
/*5830*/        OPC_RecordChild3, // #2 = $target
/*5831*/        OPC_MoveChild, 3,
/*5833*/        OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*5836*/        OPC_MoveParent,
/*5837*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5839*/        OPC_EmitMergeInputChains1_0,
/*5840*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_LOOP), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_void 6103:iPTR, i64:i64:$saved, (bb:Other):$target) - Complexity = 8
                // Dst: (SI_LOOP i64:i64:$saved, (bb:Other):$target)
/*5848*/      /*Scope*/ 14, /*->5863*/
/*5849*/        OPC_CheckChild1Integer, 11|128,47/*6027*/, 
/*5852*/        OPC_RecordChild2, // #1 = $saved
/*5853*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5855*/        OPC_EmitMergeInputChains1_0,
/*5856*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_END_CF), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (intrinsic_void 6027:iPTR, i64:i64:$saved) - Complexity = 8
                // Dst: (SI_END_CF i64:i64:$saved)
/*5863*/      /*Scope*/ 2|128,1/*130*/, /*->5995*/
/*5865*/        OPC_CheckChild1Integer, 83|128,46/*5971*/, 
/*5868*/        OPC_RecordChild2, // #1 = $src
/*5869*/        OPC_Scope, 10, /*->5881*/ // 2 children in Scope
/*5871*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*5873*/          OPC_EmitMergeInputChains1_0,
/*5874*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 5971:iPTR, f32:f32:$src) - Complexity = 8
                  // Dst: (SI_KILL f32:f32:$src)
/*5881*/        /*Scope*/ 112, /*->5994*/
/*5882*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*5884*/          OPC_EmitMergeInputChains1_0,
/*5885*/          OPC_EmitInteger, MVT::i32, 0, 
/*5888*/          OPC_EmitInteger, MVT::i32, 0, 
/*5891*/          OPC_EmitInteger, MVT::i32, 1, 
/*5894*/          OPC_EmitInteger, MVT::i32, 0, 
/*5897*/          OPC_EmitInteger, MVT::i32, 0, 
/*5900*/          OPC_EmitInteger, MVT::i32, 0, 
/*5903*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*5906*/          OPC_EmitInteger, MVT::i32, 0, 
/*5909*/          OPC_EmitInteger, MVT::i32, 0, 
/*5912*/          OPC_EmitInteger, MVT::i32, 0, 
/*5915*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5927*/          OPC_EmitInteger, MVT::i32, 0, 
/*5930*/          OPC_EmitInteger, MVT::i32, 0, 
/*5933*/          OPC_EmitInteger, MVT::i32, 0, 
/*5936*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*5948*/          OPC_EmitInteger, MVT::i32, 1, 
/*5951*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*5954*/          OPC_EmitInteger, MVT::i32, 0, 
/*5957*/          OPC_EmitInteger, MVT::i32, 0, 
/*5960*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 1, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*5987*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 5971:iPTR, f32:f32:$src0) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ZERO:f32, ?:f32:$src0))
/*5994*/        0, /*End of Scope*/
/*5995*/      /*Scope*/ 11|128,1/*139*/, /*->6136*/
/*5997*/        OPC_CheckChild1Integer, 84|128,46/*5972*/, 
/*6000*/        OPC_Scope, 17, /*->6019*/ // 2 children in Scope
/*6002*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6004*/          OPC_EmitMergeInputChains1_0,
/*6005*/          OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*6012*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_KILL), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (intrinsic_void 5972:iPTR) - Complexity = 8
                  // Dst: (SI_KILL 3212836864:i32)
/*6019*/        /*Scope*/ 115, /*->6135*/
/*6020*/          OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6022*/          OPC_EmitMergeInputChains1_0,
/*6023*/          OPC_EmitInteger, MVT::i32, 0, 
/*6026*/          OPC_EmitInteger, MVT::i32, 0, 
/*6029*/          OPC_EmitInteger, MVT::i32, 1, 
/*6032*/          OPC_EmitInteger, MVT::i32, 0, 
/*6035*/          OPC_EmitInteger, MVT::i32, 0, 
/*6038*/          OPC_EmitInteger, MVT::i32, 0, 
/*6041*/          OPC_EmitRegister, MVT::f32, AMDGPU::ONE,
/*6044*/          OPC_EmitInteger, MVT::i32, 0, 
/*6047*/          OPC_EmitInteger, MVT::i32, 0, 
/*6050*/          OPC_EmitInteger, MVT::i32, 0, 
/*6053*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6065*/          OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*6068*/          OPC_EmitInteger, MVT::i32, 0, 
/*6071*/          OPC_EmitInteger, MVT::i32, 0, 
/*6074*/          OPC_EmitInteger, MVT::i32, 0, 
/*6077*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6089*/          OPC_EmitInteger, MVT::i32, 1, 
/*6092*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6095*/          OPC_EmitInteger, MVT::i32, 0, 
/*6098*/          OPC_EmitInteger, MVT::i32, 0, 
/*6101*/          OPC_EmitNode, TARGET_VAL(AMDGPU::KILLGT), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,  // Results = #21
/*6128*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MASK_WRITE), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 21, 
                  // Src: (intrinsic_void 5972:iPTR) - Complexity = 8
                  // Dst: (MASK_WRITE (KILLGT:i32 ONE:f32, ZERO:f32))
/*6135*/        0, /*End of Scope*/
/*6136*/      /*Scope*/ 12, /*->6149*/
/*6137*/        OPC_CheckChild1Integer, 80|128,1/*208*/, 
/*6140*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6142*/        OPC_EmitMergeInputChains1_0,
/*6143*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_DCACHE_INV_VOL), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 208:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_INV_VOL)
/*6149*/      /*Scope*/ 12, /*->6162*/
/*6150*/        OPC_CheckChild1Integer, 77|128,1/*205*/, 
/*6153*/        OPC_CheckPatternPredicate, 11, // (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6155*/        OPC_EmitMergeInputChains1_0,
/*6156*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_WBINVL1_VOL), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 205:iPTR) - Complexity = 8
                // Dst: (BUFFER_WBINVL1_VOL)
/*6162*/      /*Scope*/ 12, /*->6175*/
/*6163*/        OPC_CheckChild1Integer, 81|128,1/*209*/, 
/*6166*/        OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6168*/        OPC_EmitMergeInputChains1_0,
/*6169*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_DCACHE_WB), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 209:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB)
/*6175*/      /*Scope*/ 12, /*->6188*/
/*6176*/        OPC_CheckChild1Integer, 82|128,1/*210*/, 
/*6179*/        OPC_CheckPatternPredicate, 12, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6181*/        OPC_EmitMergeInputChains1_0,
/*6182*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_DCACHE_WB_VOL), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (intrinsic_void 210:iPTR) - Complexity = 8
                // Dst: (S_DCACHE_WB_VOL)
/*6188*/      /*Scope*/ 4|128,1/*132*/, /*->6322*/
/*6190*/        OPC_CheckChild1Integer, 123|128,46/*6011*/, 
/*6193*/        OPC_RecordChild2, // #1 = $reg
/*6194*/        OPC_Scope, 62, /*->6258*/ // 2 children in Scope
/*6196*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6198*/          OPC_EmitMergeInputChains1_0,
/*6199*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6206*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6209*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6219*/          OPC_EmitInteger, MVT::i32, 0, 
/*6222*/          OPC_EmitInteger, MVT::i32, 61, 
/*6225*/          OPC_EmitInteger, MVT::i32, 0, 
/*6228*/          OPC_EmitInteger, MVT::i32, 7, 
/*6231*/          OPC_EmitInteger, MVT::i32, 7, 
/*6234*/          OPC_EmitInteger, MVT::i32, 7, 
/*6237*/          OPC_EmitInteger, MVT::i32, 39, 
/*6240*/          OPC_EmitInteger, MVT::i32, 0, 
/*6243*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 6011:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6258*/        /*Scope*/ 62, /*->6321*/
/*6259*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6261*/          OPC_EmitMergeInputChains1_0,
/*6262*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6269*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6272*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6282*/          OPC_EmitInteger, MVT::i32, 0, 
/*6285*/          OPC_EmitInteger, MVT::i32, 61, 
/*6288*/          OPC_EmitInteger, MVT::i32, 0, 
/*6291*/          OPC_EmitInteger, MVT::i32, 7, 
/*6294*/          OPC_EmitInteger, MVT::i32, 7, 
/*6297*/          OPC_EmitInteger, MVT::i32, 7, 
/*6300*/          OPC_EmitInteger, MVT::i32, 83, 
/*6303*/          OPC_EmitInteger, MVT::i32, 0, 
/*6306*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 6011:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 0:i32, 7:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6321*/        0, /*End of Scope*/
/*6322*/      /*Scope*/ 4|128,1/*132*/, /*->6456*/
/*6324*/        OPC_CheckChild1Integer, 124|128,46/*6012*/, 
/*6327*/        OPC_RecordChild2, // #1 = $reg
/*6328*/        OPC_Scope, 62, /*->6392*/ // 2 children in Scope
/*6330*/          OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*6332*/          OPC_EmitMergeInputChains1_0,
/*6333*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6340*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6343*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6353*/          OPC_EmitInteger, MVT::i32, 0, 
/*6356*/          OPC_EmitInteger, MVT::i32, 61, 
/*6359*/          OPC_EmitInteger, MVT::i32, 7, 
/*6362*/          OPC_EmitInteger, MVT::i32, 0, 
/*6365*/          OPC_EmitInteger, MVT::i32, 7, 
/*6368*/          OPC_EmitInteger, MVT::i32, 7, 
/*6371*/          OPC_EmitInteger, MVT::i32, 39, 
/*6374*/          OPC_EmitInteger, MVT::i32, 0, 
/*6377*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 6012:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (R600_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 39:i32, 0:i32)
/*6392*/        /*Scope*/ 62, /*->6455*/
/*6393*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6395*/          OPC_EmitMergeInputChains1_0,
/*6396*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #2
/*6403*/          OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*6406*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*6416*/          OPC_EmitInteger, MVT::i32, 0, 
/*6419*/          OPC_EmitInteger, MVT::i32, 61, 
/*6422*/          OPC_EmitInteger, MVT::i32, 7, 
/*6425*/          OPC_EmitInteger, MVT::i32, 0, 
/*6428*/          OPC_EmitInteger, MVT::i32, 7, 
/*6431*/          OPC_EmitInteger, MVT::i32, 7, 
/*6434*/          OPC_EmitInteger, MVT::i32, 83, 
/*6437*/          OPC_EmitInteger, MVT::i32, 0, 
/*6440*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                      0/*#VTs*/, 9/*#Ops*/, 4, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 6012:iPTR, R600_Reg32:f32:$reg) - Complexity = 8
                  // Dst: (EG_ExportSwz (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), ?:f32:$reg, sub0:i32), 0:i32, 61:i32, 7:i32, 0:i32, 7:i32, 7:i32, 83:i32, 0:i32)
/*6455*/        0, /*End of Scope*/
/*6456*/      0, /*End of Scope*/
/*6457*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_SWAP),// ->6665
/*6461*/      OPC_RecordMemRef,
/*6462*/      OPC_RecordNode, // #0 = 'atomic_swap' chained node
/*6463*/      OPC_Scope, 45, /*->6510*/ // 3 children in Scope
/*6465*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6466*/        OPC_RecordChild2, // #2 = $vdata_in
/*6467*/        OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*6469*/        OPC_CheckType, MVT::i32,
/*6471*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6473*/        OPC_Scope, 17, /*->6492*/ // 2 children in Scope
/*6475*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6478*/          OPC_EmitMergeInputChains1_0,
/*6479*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_swap:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6492*/        /*Scope*/ 16, /*->6509*/
/*6493*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6496*/          OPC_EmitMergeInputChains1_0,
/*6497*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SWAP_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_swap:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_swap_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SWAP_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6509*/        0, /*End of Scope*/
/*6510*/      /*Scope*/ 57, /*->6568*/
/*6511*/        OPC_CaptureGlueInput,
/*6512*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6513*/        OPC_RecordChild2, // #2 = $value
/*6514*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_swap_local
/*6516*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6542
/*6519*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6521*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6524*/          OPC_EmitMergeInputChains1_0,
/*6525*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6528*/          OPC_EmitInteger, MVT::i1, 0, 
/*6531*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6542*/        /*SwitchType*/ 23, MVT::i64,// ->6567
/*6544*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6546*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6549*/          OPC_EmitMergeInputChains1_0,
/*6550*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6553*/          OPC_EmitInteger, MVT::i1, 0, 
/*6556*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_WRXCHG_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_swap_local>> - Complexity = 13
                  // Dst: (DS_WRXCHG_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6567*/        0, // EndSwitchType
/*6568*/      /*Scope*/ 95, /*->6664*/
/*6569*/        OPC_RecordChild1, // #1 = $addr
/*6570*/        OPC_CheckType, MVT::i32,
/*6572*/        OPC_Scope, 25, /*->6599*/ // 2 children in Scope
/*6574*/          OPC_CheckChild1Type, MVT::i64,
/*6576*/          OPC_RecordChild2, // #2 = $data
/*6577*/          OPC_CheckPredicate, 30, // Predicate_atomic_swap_global
/*6579*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6581*/          OPC_EmitMergeInputChains1_0,
/*6582*/          OPC_EmitInteger, MVT::i1, 0, 
/*6585*/          OPC_EmitInteger, MVT::i1, 0, 
/*6588*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SWAP_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_swap:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_swap_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SWAP_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*6599*/        /*Scope*/ 63, /*->6663*/
/*6600*/          OPC_CheckChild1Type, MVT::i32,
/*6602*/          OPC_RecordChild2, // #2 = $src1
/*6603*/          OPC_CheckPredicate, 31, // Predicate_atomic_swap_local
/*6605*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6607*/          OPC_EmitMergeInputChains1_0,
/*6608*/          OPC_EmitInteger, MVT::i32, 0, 
/*6611*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6623*/          OPC_EmitInteger, MVT::i32, 0, 
/*6626*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6638*/          OPC_EmitInteger, MVT::i32, 1, 
/*6641*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6644*/          OPC_EmitInteger, MVT::i32, 0, 
/*6647*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_WRXCHG_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_swap:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_swap_local>> - Complexity = 4
                  // Dst: (LDS_WRXCHG_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6663*/        0, /*End of Scope*/
/*6664*/      0, /*End of Scope*/
/*6665*/    /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->6974
/*6669*/      OPC_RecordMemRef,
/*6670*/      OPC_RecordNode, // #0 = 'atomic_load_add' chained node
/*6671*/      OPC_Scope, 45, /*->6718*/ // 3 children in Scope
/*6673*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6674*/        OPC_RecordChild2, // #2 = $vdata_in
/*6675*/        OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*6677*/        OPC_CheckType, MVT::i32,
/*6679*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6681*/        OPC_Scope, 17, /*->6700*/ // 2 children in Scope
/*6683*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6686*/          OPC_EmitMergeInputChains1_0,
/*6687*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_add:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6700*/        /*Scope*/ 16, /*->6717*/
/*6701*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*6704*/          OPC_EmitMergeInputChains1_0,
/*6705*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_ADD_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_add:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_add_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_ADD_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*6717*/        0, /*End of Scope*/
/*6718*/      /*Scope*/ 29|128,1/*157*/, /*->6877*/
/*6720*/        OPC_CaptureGlueInput,
/*6721*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*6722*/        OPC_Scope, 96, /*->6820*/ // 2 children in Scope
/*6724*/          OPC_CheckChild2Integer, 1, 
/*6726*/          OPC_CheckPredicate, 31, // Predicate_si_atomic_load_add_local
/*6728*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->6774
/*6731*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6733*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6736*/            OPC_EmitMergeInputChains1_0,
/*6737*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6749*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*6757*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6760*/            OPC_EmitInteger, MVT::i1, 0, 
/*6763*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U32:i32 ?:i32:$ptr, (V_MOV_B32_e32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6774*/          /*SwitchType*/ 43, MVT::i64,// ->6819
/*6776*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6778*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*6781*/            OPC_EmitMergeInputChains1_0,
/*6782*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6794*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*6802*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*6805*/            OPC_EmitInteger, MVT::i1, 0, 
/*6808*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_INC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 18
                    // Dst: (DS_INC_RTN_U64:i64 ?:i32:$ptr, (V_MOV_B64_PSEUDO:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6819*/          0, // EndSwitchType
/*6820*/        /*Scope*/ 55, /*->6876*/
/*6821*/          OPC_RecordChild2, // #2 = $value
/*6822*/          OPC_CheckPredicate, 31, // Predicate_si_atomic_load_add_local
/*6824*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->6850
/*6827*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6829*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6832*/            OPC_EmitMergeInputChains1_0,
/*6833*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6836*/            OPC_EmitInteger, MVT::i1, 0, 
/*6839*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6850*/          /*SwitchType*/ 23, MVT::i64,// ->6875
/*6852*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6854*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*6857*/            OPC_EmitMergeInputChains1_0,
/*6858*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*6861*/            OPC_EmitInteger, MVT::i1, 0, 
/*6864*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_ADD_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_add_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_add_local>> - Complexity = 13
                    // Dst: (DS_ADD_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*6875*/          0, // EndSwitchType
/*6876*/        0, /*End of Scope*/
/*6877*/      /*Scope*/ 95, /*->6973*/
/*6878*/        OPC_RecordChild1, // #1 = $addr
/*6879*/        OPC_CheckType, MVT::i32,
/*6881*/        OPC_Scope, 25, /*->6908*/ // 2 children in Scope
/*6883*/          OPC_CheckChild1Type, MVT::i64,
/*6885*/          OPC_RecordChild2, // #2 = $data
/*6886*/          OPC_CheckPredicate, 30, // Predicate_atomic_add_global
/*6888*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*6890*/          OPC_EmitMergeInputChains1_0,
/*6891*/          OPC_EmitInteger, MVT::i1, 0, 
/*6894*/          OPC_EmitInteger, MVT::i1, 0, 
/*6897*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_ADD_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_add:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_add_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_ADD_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*6908*/        /*Scope*/ 63, /*->6972*/
/*6909*/          OPC_CheckChild1Type, MVT::i32,
/*6911*/          OPC_RecordChild2, // #2 = $src1
/*6912*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_add_local
/*6914*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*6916*/          OPC_EmitMergeInputChains1_0,
/*6917*/          OPC_EmitInteger, MVT::i32, 0, 
/*6920*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6932*/          OPC_EmitInteger, MVT::i32, 0, 
/*6935*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*6947*/          OPC_EmitInteger, MVT::i32, 1, 
/*6950*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*6953*/          OPC_EmitInteger, MVT::i32, 0, 
/*6956*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_ADD_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_add:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_add_local>> - Complexity = 4
                  // Dst: (LDS_ADD_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*6972*/        0, /*End of Scope*/
/*6973*/      0, /*End of Scope*/
/*6974*/    /*SwitchOpcode*/ 49|128,2/*305*/, TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->7283
/*6978*/      OPC_RecordMemRef,
/*6979*/      OPC_RecordNode, // #0 = 'atomic_load_sub' chained node
/*6980*/      OPC_Scope, 45, /*->7027*/ // 3 children in Scope
/*6982*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*6983*/        OPC_RecordChild2, // #2 = $vdata_in
/*6984*/        OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*6986*/        OPC_CheckType, MVT::i32,
/*6988*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*6990*/        OPC_Scope, 17, /*->7009*/ // 2 children in Scope
/*6992*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*6995*/          OPC_EmitMergeInputChains1_0,
/*6996*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_sub:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7009*/        /*Scope*/ 16, /*->7026*/
/*7010*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7013*/          OPC_EmitMergeInputChains1_0,
/*7014*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SUB_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_sub:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_sub_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SUB_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7026*/        0, /*End of Scope*/
/*7027*/      /*Scope*/ 29|128,1/*157*/, /*->7186*/
/*7029*/        OPC_CaptureGlueInput,
/*7030*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7031*/        OPC_Scope, 96, /*->7129*/ // 2 children in Scope
/*7033*/          OPC_CheckChild2Integer, 1, 
/*7035*/          OPC_CheckPredicate, 31, // Predicate_si_atomic_load_sub_local
/*7037*/          OPC_SwitchType /*2 cases */, 43, MVT::i32,// ->7083
/*7040*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7042*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7045*/            OPC_EmitMergeInputChains1_0,
/*7046*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7058*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*7066*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7069*/            OPC_EmitInteger, MVT::i1, 0, 
/*7072*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i32)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U32:i32 ?:i32:$ptr, (V_MOV_B32_e32:i32 -1:i32), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7083*/          /*SwitchType*/ 43, MVT::i64,// ->7128
/*7085*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7087*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #2 #3
/*7090*/            OPC_EmitMergeInputChains1_0,
/*7091*/            OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7103*/            OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 4,  // Results = #5
/*7111*/            OPC_EmitNodeXForm, 0, 3, // as_i16imm
/*7114*/            OPC_EmitInteger, MVT::i1, 0, 
/*7117*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_DEC_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 5, 6, 7, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), 1:i64)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 18
                    // Dst: (DS_DEC_RTN_U64:i64 ?:i32:$ptr, (V_MOV_B64_PSEUDO:i64 -1:i64), (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7128*/          0, // EndSwitchType
/*7129*/        /*Scope*/ 55, /*->7185*/
/*7130*/          OPC_RecordChild2, // #2 = $value
/*7131*/          OPC_CheckPredicate, 31, // Predicate_si_atomic_load_sub_local
/*7133*/          OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7159
/*7136*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7138*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7141*/            OPC_EmitMergeInputChains1_0,
/*7142*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7145*/            OPC_EmitInteger, MVT::i1, 0, 
/*7148*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7159*/          /*SwitchType*/ 23, MVT::i64,// ->7184
/*7161*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7163*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7166*/            OPC_EmitMergeInputChains1_0,
/*7167*/            OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7170*/            OPC_EmitInteger, MVT::i1, 0, 
/*7173*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_SUB_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                    // Src: (si_atomic_load_sub_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_sub_local>> - Complexity = 13
                    // Dst: (DS_SUB_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7184*/          0, // EndSwitchType
/*7185*/        0, /*End of Scope*/
/*7186*/      /*Scope*/ 95, /*->7282*/
/*7187*/        OPC_RecordChild1, // #1 = $addr
/*7188*/        OPC_CheckType, MVT::i32,
/*7190*/        OPC_Scope, 25, /*->7217*/ // 2 children in Scope
/*7192*/          OPC_CheckChild1Type, MVT::i64,
/*7194*/          OPC_RecordChild2, // #2 = $data
/*7195*/          OPC_CheckPredicate, 30, // Predicate_atomic_sub_global
/*7197*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7199*/          OPC_EmitMergeInputChains1_0,
/*7200*/          OPC_EmitInteger, MVT::i1, 0, 
/*7203*/          OPC_EmitInteger, MVT::i1, 0, 
/*7206*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SUB_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_sub:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_sub_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SUB_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7217*/        /*Scope*/ 63, /*->7281*/
/*7218*/          OPC_CheckChild1Type, MVT::i32,
/*7220*/          OPC_RecordChild2, // #2 = $src1
/*7221*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_sub_local
/*7223*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7225*/          OPC_EmitMergeInputChains1_0,
/*7226*/          OPC_EmitInteger, MVT::i32, 0, 
/*7229*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7241*/          OPC_EmitInteger, MVT::i32, 0, 
/*7244*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7256*/          OPC_EmitInteger, MVT::i32, 1, 
/*7259*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7262*/          OPC_EmitInteger, MVT::i32, 0, 
/*7265*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_SUB_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_sub:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_sub_local>> - Complexity = 4
                  // Dst: (LDS_SUB_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7281*/        0, /*End of Scope*/
/*7282*/      0, /*End of Scope*/
/*7283*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_MIN),// ->7491
/*7287*/      OPC_RecordMemRef,
/*7288*/      OPC_RecordNode, // #0 = 'atomic_load_min' chained node
/*7289*/      OPC_Scope, 45, /*->7336*/ // 3 children in Scope
/*7291*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7292*/        OPC_RecordChild2, // #2 = $vdata_in
/*7293*/        OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*7295*/        OPC_CheckType, MVT::i32,
/*7297*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7299*/        OPC_Scope, 17, /*->7318*/ // 2 children in Scope
/*7301*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7304*/          OPC_EmitMergeInputChains1_0,
/*7305*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_min:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7318*/        /*Scope*/ 16, /*->7335*/
/*7319*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7322*/          OPC_EmitMergeInputChains1_0,
/*7323*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_min:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_min_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7335*/        0, /*End of Scope*/
/*7336*/      /*Scope*/ 57, /*->7394*/
/*7337*/        OPC_CaptureGlueInput,
/*7338*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7339*/        OPC_RecordChild2, // #2 = $value
/*7340*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_min_local
/*7342*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7368
/*7345*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7347*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7350*/          OPC_EmitMergeInputChains1_0,
/*7351*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7354*/          OPC_EmitInteger, MVT::i1, 0, 
/*7357*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7368*/        /*SwitchType*/ 23, MVT::i64,// ->7393
/*7370*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7372*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7375*/          OPC_EmitMergeInputChains1_0,
/*7376*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7379*/          OPC_EmitInteger, MVT::i1, 0, 
/*7382*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_min_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_min_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7393*/        0, // EndSwitchType
/*7394*/      /*Scope*/ 95, /*->7490*/
/*7395*/        OPC_RecordChild1, // #1 = $addr
/*7396*/        OPC_CheckType, MVT::i32,
/*7398*/        OPC_Scope, 25, /*->7425*/ // 2 children in Scope
/*7400*/          OPC_CheckChild1Type, MVT::i64,
/*7402*/          OPC_RecordChild2, // #2 = $data
/*7403*/          OPC_CheckPredicate, 30, // Predicate_atomic_min_global
/*7405*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7407*/          OPC_EmitMergeInputChains1_0,
/*7408*/          OPC_EmitInteger, MVT::i1, 0, 
/*7411*/          OPC_EmitInteger, MVT::i1, 0, 
/*7414*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_min:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_min_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7425*/        /*Scope*/ 63, /*->7489*/
/*7426*/          OPC_CheckChild1Type, MVT::i32,
/*7428*/          OPC_RecordChild2, // #2 = $src1
/*7429*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_min_local
/*7431*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7433*/          OPC_EmitMergeInputChains1_0,
/*7434*/          OPC_EmitInteger, MVT::i32, 0, 
/*7437*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7449*/          OPC_EmitInteger, MVT::i32, 0, 
/*7452*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7464*/          OPC_EmitInteger, MVT::i32, 1, 
/*7467*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7470*/          OPC_EmitInteger, MVT::i32, 0, 
/*7473*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_min:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_min_local>> - Complexity = 4
                  // Dst: (LDS_MIN_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7489*/        0, /*End of Scope*/
/*7490*/      0, /*End of Scope*/
/*7491*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMIN),// ->7699
/*7495*/      OPC_RecordMemRef,
/*7496*/      OPC_RecordNode, // #0 = 'atomic_load_umin' chained node
/*7497*/      OPC_Scope, 45, /*->7544*/ // 3 children in Scope
/*7499*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7500*/        OPC_RecordChild2, // #2 = $vdata_in
/*7501*/        OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*7503*/        OPC_CheckType, MVT::i32,
/*7505*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7507*/        OPC_Scope, 17, /*->7526*/ // 2 children in Scope
/*7509*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7512*/          OPC_EmitMergeInputChains1_0,
/*7513*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_umin:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7526*/        /*Scope*/ 16, /*->7543*/
/*7527*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7530*/          OPC_EmitMergeInputChains1_0,
/*7531*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMIN_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umin:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umin_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMIN_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7543*/        0, /*End of Scope*/
/*7544*/      /*Scope*/ 57, /*->7602*/
/*7545*/        OPC_CaptureGlueInput,
/*7546*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7547*/        OPC_RecordChild2, // #2 = $value
/*7548*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_umin_local
/*7550*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7576
/*7553*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7555*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7558*/          OPC_EmitMergeInputChains1_0,
/*7559*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7562*/          OPC_EmitInteger, MVT::i1, 0, 
/*7565*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7576*/        /*SwitchType*/ 23, MVT::i64,// ->7601
/*7578*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7580*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7583*/          OPC_EmitMergeInputChains1_0,
/*7584*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7587*/          OPC_EmitInteger, MVT::i1, 0, 
/*7590*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MIN_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umin_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umin_local>> - Complexity = 13
                  // Dst: (DS_MIN_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7601*/        0, // EndSwitchType
/*7602*/      /*Scope*/ 95, /*->7698*/
/*7603*/        OPC_RecordChild1, // #1 = $addr
/*7604*/        OPC_CheckType, MVT::i32,
/*7606*/        OPC_Scope, 25, /*->7633*/ // 2 children in Scope
/*7608*/          OPC_CheckChild1Type, MVT::i64,
/*7610*/          OPC_RecordChild2, // #2 = $data
/*7611*/          OPC_CheckPredicate, 30, // Predicate_atomic_umin_global
/*7613*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7615*/          OPC_EmitMergeInputChains1_0,
/*7616*/          OPC_EmitInteger, MVT::i1, 0, 
/*7619*/          OPC_EmitInteger, MVT::i1, 0, 
/*7622*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMIN_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_umin:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umin_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_UMIN_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7633*/        /*Scope*/ 63, /*->7697*/
/*7634*/          OPC_CheckChild1Type, MVT::i32,
/*7636*/          OPC_RecordChild2, // #2 = $src1
/*7637*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_umin_local
/*7639*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7641*/          OPC_EmitMergeInputChains1_0,
/*7642*/          OPC_EmitInteger, MVT::i32, 0, 
/*7645*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7657*/          OPC_EmitInteger, MVT::i32, 0, 
/*7660*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7672*/          OPC_EmitInteger, MVT::i32, 1, 
/*7675*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7678*/          OPC_EmitInteger, MVT::i32, 0, 
/*7681*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MIN_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umin:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umin_local>> - Complexity = 4
                  // Dst: (LDS_MIN_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7697*/        0, /*End of Scope*/
/*7698*/      0, /*End of Scope*/
/*7699*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_MAX),// ->7907
/*7703*/      OPC_RecordMemRef,
/*7704*/      OPC_RecordNode, // #0 = 'atomic_load_max' chained node
/*7705*/      OPC_Scope, 45, /*->7752*/ // 3 children in Scope
/*7707*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7708*/        OPC_RecordChild2, // #2 = $vdata_in
/*7709*/        OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*7711*/        OPC_CheckType, MVT::i32,
/*7713*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7715*/        OPC_Scope, 17, /*->7734*/ // 2 children in Scope
/*7717*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7720*/          OPC_EmitMergeInputChains1_0,
/*7721*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_max:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7734*/        /*Scope*/ 16, /*->7751*/
/*7735*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7738*/          OPC_EmitMergeInputChains1_0,
/*7739*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_SMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_max:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_max_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_SMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7751*/        0, /*End of Scope*/
/*7752*/      /*Scope*/ 57, /*->7810*/
/*7753*/        OPC_CaptureGlueInput,
/*7754*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7755*/        OPC_RecordChild2, // #2 = $value
/*7756*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_max_local
/*7758*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7784
/*7761*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7763*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7766*/          OPC_EmitMergeInputChains1_0,
/*7767*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7770*/          OPC_EmitInteger, MVT::i1, 0, 
/*7773*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7784*/        /*SwitchType*/ 23, MVT::i64,// ->7809
/*7786*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7788*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7791*/          OPC_EmitMergeInputChains1_0,
/*7792*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7795*/          OPC_EmitInteger, MVT::i1, 0, 
/*7798*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_I64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_max_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_max_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_I64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7809*/        0, // EndSwitchType
/*7810*/      /*Scope*/ 95, /*->7906*/
/*7811*/        OPC_RecordChild1, // #1 = $addr
/*7812*/        OPC_CheckType, MVT::i32,
/*7814*/        OPC_Scope, 25, /*->7841*/ // 2 children in Scope
/*7816*/          OPC_CheckChild1Type, MVT::i64,
/*7818*/          OPC_RecordChild2, // #2 = $data
/*7819*/          OPC_CheckPredicate, 30, // Predicate_atomic_max_global
/*7821*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*7823*/          OPC_EmitMergeInputChains1_0,
/*7824*/          OPC_EmitInteger, MVT::i1, 0, 
/*7827*/          OPC_EmitInteger, MVT::i1, 0, 
/*7830*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_SMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_max:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_max_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_SMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*7841*/        /*Scope*/ 63, /*->7905*/
/*7842*/          OPC_CheckChild1Type, MVT::i32,
/*7844*/          OPC_RecordChild2, // #2 = $src1
/*7845*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_max_local
/*7847*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*7849*/          OPC_EmitMergeInputChains1_0,
/*7850*/          OPC_EmitInteger, MVT::i32, 0, 
/*7853*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7865*/          OPC_EmitInteger, MVT::i32, 0, 
/*7868*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*7880*/          OPC_EmitInteger, MVT::i32, 1, 
/*7883*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*7886*/          OPC_EmitInteger, MVT::i32, 0, 
/*7889*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_INT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_max:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_max_local>> - Complexity = 4
                  // Dst: (LDS_MAX_INT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*7905*/        0, /*End of Scope*/
/*7906*/      0, /*End of Scope*/
/*7907*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_UMAX),// ->8115
/*7911*/      OPC_RecordMemRef,
/*7912*/      OPC_RecordNode, // #0 = 'atomic_load_umax' chained node
/*7913*/      OPC_Scope, 45, /*->7960*/ // 3 children in Scope
/*7915*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*7916*/        OPC_RecordChild2, // #2 = $vdata_in
/*7917*/        OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*7919*/        OPC_CheckType, MVT::i32,
/*7921*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7923*/        OPC_Scope, 17, /*->7942*/ // 2 children in Scope
/*7925*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*7928*/          OPC_EmitMergeInputChains1_0,
/*7929*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_umax:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7942*/        /*Scope*/ 16, /*->7959*/
/*7943*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*7946*/          OPC_EmitMergeInputChains1_0,
/*7947*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_UMAX_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_umax:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_umax_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_UMAX_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*7959*/        0, /*End of Scope*/
/*7960*/      /*Scope*/ 57, /*->8018*/
/*7961*/        OPC_CaptureGlueInput,
/*7962*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*7963*/        OPC_RecordChild2, // #2 = $value
/*7964*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_umax_local
/*7966*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->7992
/*7969*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7971*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7974*/          OPC_EmitMergeInputChains1_0,
/*7975*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*7978*/          OPC_EmitInteger, MVT::i1, 0, 
/*7981*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*7992*/        /*SwitchType*/ 23, MVT::i64,// ->8017
/*7994*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*7996*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*7999*/          OPC_EmitMergeInputChains1_0,
/*8000*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8003*/          OPC_EmitInteger, MVT::i1, 0, 
/*8006*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_MAX_RTN_U64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_umax_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_umax_local>> - Complexity = 13
                  // Dst: (DS_MAX_RTN_U64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8017*/        0, // EndSwitchType
/*8018*/      /*Scope*/ 95, /*->8114*/
/*8019*/        OPC_RecordChild1, // #1 = $addr
/*8020*/        OPC_CheckType, MVT::i32,
/*8022*/        OPC_Scope, 25, /*->8049*/ // 2 children in Scope
/*8024*/          OPC_CheckChild1Type, MVT::i64,
/*8026*/          OPC_RecordChild2, // #2 = $data
/*8027*/          OPC_CheckPredicate, 30, // Predicate_atomic_umax_global
/*8029*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8031*/          OPC_EmitMergeInputChains1_0,
/*8032*/          OPC_EmitInteger, MVT::i1, 0, 
/*8035*/          OPC_EmitInteger, MVT::i1, 0, 
/*8038*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_UMAX_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_umax:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_umax_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_UMAX_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8049*/        /*Scope*/ 63, /*->8113*/
/*8050*/          OPC_CheckChild1Type, MVT::i32,
/*8052*/          OPC_RecordChild2, // #2 = $src1
/*8053*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_umax_local
/*8055*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8057*/          OPC_EmitMergeInputChains1_0,
/*8058*/          OPC_EmitInteger, MVT::i32, 0, 
/*8061*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8073*/          OPC_EmitInteger, MVT::i32, 0, 
/*8076*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8088*/          OPC_EmitInteger, MVT::i32, 1, 
/*8091*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8094*/          OPC_EmitInteger, MVT::i32, 0, 
/*8097*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_MAX_UINT_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_umax:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_umax_local>> - Complexity = 4
                  // Dst: (LDS_MAX_UINT_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8113*/        0, /*End of Scope*/
/*8114*/      0, /*End of Scope*/
/*8115*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->8323
/*8119*/      OPC_RecordMemRef,
/*8120*/      OPC_RecordNode, // #0 = 'atomic_load_and' chained node
/*8121*/      OPC_Scope, 45, /*->8168*/ // 3 children in Scope
/*8123*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8124*/        OPC_RecordChild2, // #2 = $vdata_in
/*8125*/        OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*8127*/        OPC_CheckType, MVT::i32,
/*8129*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8131*/        OPC_Scope, 17, /*->8150*/ // 2 children in Scope
/*8133*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8136*/          OPC_EmitMergeInputChains1_0,
/*8137*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_and:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_AND_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8150*/        /*Scope*/ 16, /*->8167*/
/*8151*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8154*/          OPC_EmitMergeInputChains1_0,
/*8155*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_AND_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_and:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_and_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_AND_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8167*/        0, /*End of Scope*/
/*8168*/      /*Scope*/ 57, /*->8226*/
/*8169*/        OPC_CaptureGlueInput,
/*8170*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8171*/        OPC_RecordChild2, // #2 = $value
/*8172*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_and_local
/*8174*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8200
/*8177*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8179*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8182*/          OPC_EmitMergeInputChains1_0,
/*8183*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8186*/          OPC_EmitInteger, MVT::i1, 0, 
/*8189*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8200*/        /*SwitchType*/ 23, MVT::i64,// ->8225
/*8202*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8204*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8207*/          OPC_EmitMergeInputChains1_0,
/*8208*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8211*/          OPC_EmitInteger, MVT::i1, 0, 
/*8214*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_AND_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_and_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_and_local>> - Complexity = 13
                  // Dst: (DS_AND_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8225*/        0, // EndSwitchType
/*8226*/      /*Scope*/ 95, /*->8322*/
/*8227*/        OPC_RecordChild1, // #1 = $addr
/*8228*/        OPC_CheckType, MVT::i32,
/*8230*/        OPC_Scope, 25, /*->8257*/ // 2 children in Scope
/*8232*/          OPC_CheckChild1Type, MVT::i64,
/*8234*/          OPC_RecordChild2, // #2 = $data
/*8235*/          OPC_CheckPredicate, 30, // Predicate_atomic_and_global
/*8237*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8239*/          OPC_EmitMergeInputChains1_0,
/*8240*/          OPC_EmitInteger, MVT::i1, 0, 
/*8243*/          OPC_EmitInteger, MVT::i1, 0, 
/*8246*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_AND_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_and:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_and_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_AND_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8257*/        /*Scope*/ 63, /*->8321*/
/*8258*/          OPC_CheckChild1Type, MVT::i32,
/*8260*/          OPC_RecordChild2, // #2 = $src1
/*8261*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_and_local
/*8263*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8265*/          OPC_EmitMergeInputChains1_0,
/*8266*/          OPC_EmitInteger, MVT::i32, 0, 
/*8269*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8281*/          OPC_EmitInteger, MVT::i32, 0, 
/*8284*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8296*/          OPC_EmitInteger, MVT::i32, 1, 
/*8299*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8302*/          OPC_EmitInteger, MVT::i32, 0, 
/*8305*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_AND_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_and:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_and_local>> - Complexity = 4
                  // Dst: (LDS_AND_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8321*/        0, /*End of Scope*/
/*8322*/      0, /*End of Scope*/
/*8323*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->8531
/*8327*/      OPC_RecordMemRef,
/*8328*/      OPC_RecordNode, // #0 = 'atomic_load_or' chained node
/*8329*/      OPC_Scope, 45, /*->8376*/ // 3 children in Scope
/*8331*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8332*/        OPC_RecordChild2, // #2 = $vdata_in
/*8333*/        OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*8335*/        OPC_CheckType, MVT::i32,
/*8337*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8339*/        OPC_Scope, 17, /*->8358*/ // 2 children in Scope
/*8341*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8344*/          OPC_EmitMergeInputChains1_0,
/*8345*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_or:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_OR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8358*/        /*Scope*/ 16, /*->8375*/
/*8359*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8362*/          OPC_EmitMergeInputChains1_0,
/*8363*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_OR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_or:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_or_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_OR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8375*/        0, /*End of Scope*/
/*8376*/      /*Scope*/ 57, /*->8434*/
/*8377*/        OPC_CaptureGlueInput,
/*8378*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8379*/        OPC_RecordChild2, // #2 = $value
/*8380*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_or_local
/*8382*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8408
/*8385*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8387*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8390*/          OPC_EmitMergeInputChains1_0,
/*8391*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8394*/          OPC_EmitInteger, MVT::i1, 0, 
/*8397*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8408*/        /*SwitchType*/ 23, MVT::i64,// ->8433
/*8410*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8412*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8415*/          OPC_EmitMergeInputChains1_0,
/*8416*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8419*/          OPC_EmitInteger, MVT::i1, 0, 
/*8422*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_OR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_or_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_or_local>> - Complexity = 13
                  // Dst: (DS_OR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8433*/        0, // EndSwitchType
/*8434*/      /*Scope*/ 95, /*->8530*/
/*8435*/        OPC_RecordChild1, // #1 = $addr
/*8436*/        OPC_CheckType, MVT::i32,
/*8438*/        OPC_Scope, 25, /*->8465*/ // 2 children in Scope
/*8440*/          OPC_CheckChild1Type, MVT::i64,
/*8442*/          OPC_RecordChild2, // #2 = $data
/*8443*/          OPC_CheckPredicate, 30, // Predicate_atomic_or_global
/*8445*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8447*/          OPC_EmitMergeInputChains1_0,
/*8448*/          OPC_EmitInteger, MVT::i1, 0, 
/*8451*/          OPC_EmitInteger, MVT::i1, 0, 
/*8454*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_OR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_or:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_or_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_OR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8465*/        /*Scope*/ 63, /*->8529*/
/*8466*/          OPC_CheckChild1Type, MVT::i32,
/*8468*/          OPC_RecordChild2, // #2 = $src1
/*8469*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_or_local
/*8471*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8473*/          OPC_EmitMergeInputChains1_0,
/*8474*/          OPC_EmitInteger, MVT::i32, 0, 
/*8477*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8489*/          OPC_EmitInteger, MVT::i32, 0, 
/*8492*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8504*/          OPC_EmitInteger, MVT::i32, 1, 
/*8507*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8510*/          OPC_EmitInteger, MVT::i32, 0, 
/*8513*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_OR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_or:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_or_local>> - Complexity = 4
                  // Dst: (LDS_OR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8529*/        0, /*End of Scope*/
/*8530*/      0, /*End of Scope*/
/*8531*/    /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->8739
/*8535*/      OPC_RecordMemRef,
/*8536*/      OPC_RecordNode, // #0 = 'atomic_load_xor' chained node
/*8537*/      OPC_Scope, 45, /*->8584*/ // 3 children in Scope
/*8539*/        OPC_RecordChild1, // #1 = $MUBUFAddr64Atomic:srsrc:vaddr:soffset:offset:slc
/*8540*/        OPC_RecordChild2, // #2 = $vdata_in
/*8541*/        OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*8543*/        OPC_CheckType, MVT::i32,
/*8545*/        OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8547*/        OPC_Scope, 17, /*->8566*/ // 2 children in Scope
/*8549*/          OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectMUBUFAddr64:$ #3 #4 #5 #6 #7
/*8552*/          OPC_EmitMergeInputChains1_0,
/*8553*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_ADDR64), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 2, 4, 3, 5, 6, 7, 
                  // Src: (atomic_load_xor:i32 (MUBUFAddr64Atomic:iPTR v4i32:v4i32:$srsrc, i64:i64:$vaddr, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 22
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_ADDR64:i32 i32:i32:$vdata_in, i64:i64:$vaddr, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8566*/        /*Scope*/ 16, /*->8583*/
/*8567*/          OPC_CheckComplexPat, /*CP*/10, /*#*/1, // SelectMUBUFOffset:$ #3 #4 #5 #6
/*8570*/          OPC_EmitMergeInputChains1_0,
/*8571*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_ATOMIC_XOR_RTN_OFFSET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_load_xor:i32 (MUBUFOffsetAtomic:iPTR v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc), i32:i32:$vdata_in)<<P:Predicate_atomic_xor_global>> - Complexity = 19
                  // Dst: (BUFFER_ATOMIC_XOR_RTN_OFFSET:i32 i32:i32:$vdata_in, v4i32:v4i32:$srsrc, i32:i32:$soffset, i16:i16:$offset, i1:i1:$slc)
/*8583*/        0, /*End of Scope*/
/*8584*/      /*Scope*/ 57, /*->8642*/
/*8585*/        OPC_CaptureGlueInput,
/*8586*/        OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*8587*/        OPC_RecordChild2, // #2 = $value
/*8588*/        OPC_CheckPredicate, 31, // Predicate_si_atomic_load_xor_local
/*8590*/        OPC_SwitchType /*2 cases */, 23, MVT::i32,// ->8616
/*8593*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8595*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8598*/          OPC_EmitMergeInputChains1_0,
/*8599*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8602*/          OPC_EmitInteger, MVT::i1, 0, 
/*8605*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B32:i32 ?:i32:$ptr, ?:i32:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8616*/        /*SwitchType*/ 23, MVT::i64,// ->8641
/*8618*/          OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8620*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #3 #4
/*8623*/          OPC_EmitMergeInputChains1_0,
/*8624*/          OPC_EmitNodeXForm, 0, 4, // as_i16imm
/*8627*/          OPC_EmitInteger, MVT::i1, 0, 
/*8630*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_XOR_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 3, 2, 5, 6, 
                  // Src: (si_atomic_load_xor_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$value)<<P:Predicate_si_atomic_load_xor_local>> - Complexity = 13
                  // Dst: (DS_XOR_RTN_B64:i64 ?:i32:$ptr, ?:i64:$value, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*8641*/        0, // EndSwitchType
/*8642*/      /*Scope*/ 95, /*->8738*/
/*8643*/        OPC_RecordChild1, // #1 = $addr
/*8644*/        OPC_CheckType, MVT::i32,
/*8646*/        OPC_Scope, 25, /*->8673*/ // 2 children in Scope
/*8648*/          OPC_CheckChild1Type, MVT::i64,
/*8650*/          OPC_RecordChild2, // #2 = $data
/*8651*/          OPC_CheckPredicate, 30, // Predicate_atomic_xor_global
/*8653*/          OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*8655*/          OPC_EmitMergeInputChains1_0,
/*8656*/          OPC_EmitInteger, MVT::i1, 0, 
/*8659*/          OPC_EmitInteger, MVT::i1, 0, 
/*8662*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLAT_ATOMIC_XOR_RTN), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (atomic_load_xor:i32 i64:i64:$addr, i32:i32:$data)<<P:Predicate_atomic_xor_global>> - Complexity = 4
                  // Dst: (FLAT_ATOMIC_XOR_RTN:i32 ?:i64:$addr, ?:i32:$data, 0:i1, 0:i1)
/*8673*/        /*Scope*/ 63, /*->8737*/
/*8674*/          OPC_CheckChild1Type, MVT::i32,
/*8676*/          OPC_RecordChild2, // #2 = $src1
/*8677*/          OPC_CheckPredicate, 31, // Predicate_atomic_load_xor_local
/*8679*/          OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8681*/          OPC_EmitMergeInputChains1_0,
/*8682*/          OPC_EmitInteger, MVT::i32, 0, 
/*8685*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8697*/          OPC_EmitInteger, MVT::i32, 0, 
/*8700*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8712*/          OPC_EmitInteger, MVT::i32, 1, 
/*8715*/          OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*8718*/          OPC_EmitInteger, MVT::i32, 0, 
/*8721*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_XOR_RET), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 9/*#Ops*/, 1, 3, 4, 2, 5, 6, 7, 8, 9, 
                  // Src: (atomic_load_xor:i32 i32:i32:$src0, i32:i32:$src1)<<P:Predicate_atomic_load_xor_local>> - Complexity = 4
                  // Dst: (LDS_XOR_RET:i32 i32:i32:$src0, i32:i32:$src1)
/*8737*/        0, /*End of Scope*/
/*8738*/      0, /*End of Scope*/
/*8739*/    /*SwitchOpcode*/ 6|128,1/*134*/, TARGET_VAL(AMDGPUISD::EXPORT),// ->8877
/*8743*/      OPC_RecordNode, // #0 = 'EXPORT' chained node
/*8744*/      OPC_RecordChild1, // #1 = $src
/*8745*/      OPC_CheckChild1Type, MVT::v4f32,
/*8747*/      OPC_RecordChild2, // #2 = $base
/*8748*/      OPC_MoveChild, 2,
/*8750*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8753*/      OPC_CheckType, MVT::i32,
/*8755*/      OPC_MoveParent,
/*8756*/      OPC_RecordChild3, // #3 = $type
/*8757*/      OPC_MoveChild, 3,
/*8759*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8762*/      OPC_CheckType, MVT::i32,
/*8764*/      OPC_MoveParent,
/*8765*/      OPC_RecordChild4, // #4 = $swz_x
/*8766*/      OPC_MoveChild, 4,
/*8768*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8771*/      OPC_CheckType, MVT::i32,
/*8773*/      OPC_MoveParent,
/*8774*/      OPC_RecordChild5, // #5 = $swz_y
/*8775*/      OPC_MoveChild, 5,
/*8777*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8780*/      OPC_CheckType, MVT::i32,
/*8782*/      OPC_MoveParent,
/*8783*/      OPC_RecordChild6, // #6 = $swz_z
/*8784*/      OPC_MoveChild, 6,
/*8786*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8789*/      OPC_CheckType, MVT::i32,
/*8791*/      OPC_MoveParent,
/*8792*/      OPC_RecordChild7, // #7 = $swz_w
/*8793*/      OPC_MoveChild, 7,
/*8795*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8798*/      OPC_CheckType, MVT::i32,
/*8800*/      OPC_MoveParent,
/*8801*/      OPC_Scope, 36, /*->8839*/ // 2 children in Scope
/*8803*/        OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*8805*/        OPC_EmitMergeInputChains1_0,
/*8806*/        OPC_EmitConvertToTarget, 3,
/*8808*/        OPC_EmitConvertToTarget, 2,
/*8810*/        OPC_EmitConvertToTarget, 4,
/*8812*/        OPC_EmitConvertToTarget, 5,
/*8814*/        OPC_EmitConvertToTarget, 6,
/*8816*/        OPC_EmitConvertToTarget, 7,
/*8818*/        OPC_EmitInteger, MVT::i32, 39, 
/*8821*/        OPC_EmitInteger, MVT::i32, 0, 
/*8824*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (R600_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 39:i32, 0:i32)
/*8839*/      /*Scope*/ 36, /*->8876*/
/*8840*/        OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*8842*/        OPC_EmitMergeInputChains1_0,
/*8843*/        OPC_EmitConvertToTarget, 3,
/*8845*/        OPC_EmitConvertToTarget, 2,
/*8847*/        OPC_EmitConvertToTarget, 4,
/*8849*/        OPC_EmitConvertToTarget, 5,
/*8851*/        OPC_EmitConvertToTarget, 6,
/*8853*/        OPC_EmitConvertToTarget, 7,
/*8855*/        OPC_EmitInteger, MVT::i32, 83, 
/*8858*/        OPC_EmitInteger, MVT::i32, 0, 
/*8861*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EG_ExportSwz), 0|OPFL_Chain,
                    0/*#VTs*/, 9/*#Ops*/, 1, 8, 9, 10, 11, 12, 13, 14, 15, 
                // Src: (EXPORT R600_Reg128:v4f32:$src, (imm:i32):$base, (imm:i32):$type, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w) - Complexity = 21
                // Dst: (EG_ExportSwz R600_Reg128:v4f32:$src, (imm:i32):$type, (imm:i32):$base, (imm:i32):$swz_x, (imm:i32):$swz_y, (imm:i32):$swz_z, (imm:i32):$swz_w, 83:i32, 0:i32)
/*8876*/      0, /*End of Scope*/
/*8877*/    /*SwitchOpcode*/ 33|128,2/*289*/, TARGET_VAL(ISD::SHL),// ->9170
/*8881*/      OPC_Scope, 44, /*->8927*/ // 2 children in Scope
/*8883*/        OPC_MoveChild, 0,
/*8885*/        OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*8888*/        OPC_MoveChild, 0,
/*8890*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8893*/        OPC_CheckChild0Integer, 1, 
/*8895*/        OPC_RecordChild1, // #0 = $a
/*8896*/        OPC_CheckChild1Type, MVT::i32,
/*8898*/        OPC_MoveParent,
/*8899*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8910*/        OPC_MoveParent,
/*8911*/        OPC_RecordChild1, // #1 = $b
/*8912*/        OPC_CheckChild1Type, MVT::i32,
/*8914*/        OPC_CheckType, MVT::i32,
/*8916*/        OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8918*/        OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (shl:i32 (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32), i32:i32:$b) - Complexity = 19
                // Dst: (S_BFM_B32:i32 ?:i32:$a, ?:i32:$b)
/*8927*/      /*Scope*/ 112|128,1/*240*/, /*->9169*/
/*8929*/        OPC_RecordChild0, // #0 = $src0
/*8930*/        OPC_RecordChild1, // #1 = $src1
/*8931*/        OPC_CheckChild1Type, MVT::i32,
/*8933*/        OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->9155
/*8937*/          OPC_Scope, 11, /*->8950*/ // 3 children in Scope
/*8939*/            OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*8941*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (shl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                    // Dst: (S_LSHL_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*8950*/          /*Scope*/ 101, /*->9052*/
/*8951*/            OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*8953*/            OPC_EmitInteger, MVT::i32, 0, 
/*8956*/            OPC_EmitInteger, MVT::i32, 0, 
/*8959*/            OPC_EmitInteger, MVT::i32, 1, 
/*8962*/            OPC_EmitInteger, MVT::i32, 0, 
/*8965*/            OPC_EmitInteger, MVT::i32, 0, 
/*8968*/            OPC_EmitInteger, MVT::i32, 0, 
/*8971*/            OPC_EmitInteger, MVT::i32, 0, 
/*8974*/            OPC_EmitInteger, MVT::i32, 0, 
/*8977*/            OPC_EmitInteger, MVT::i32, 0, 
/*8980*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8992*/            OPC_EmitInteger, MVT::i32, 0, 
/*8995*/            OPC_EmitInteger, MVT::i32, 0, 
/*8998*/            OPC_EmitInteger, MVT::i32, 0, 
/*9001*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9013*/            OPC_EmitInteger, MVT::i32, 1, 
/*9016*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9019*/            OPC_EmitInteger, MVT::i32, 0, 
/*9022*/            OPC_EmitInteger, MVT::i32, 0, 
/*9025*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_r600), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9052*/          /*Scope*/ 101, /*->9154*/
/*9053*/            OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9055*/            OPC_EmitInteger, MVT::i32, 0, 
/*9058*/            OPC_EmitInteger, MVT::i32, 0, 
/*9061*/            OPC_EmitInteger, MVT::i32, 1, 
/*9064*/            OPC_EmitInteger, MVT::i32, 0, 
/*9067*/            OPC_EmitInteger, MVT::i32, 0, 
/*9070*/            OPC_EmitInteger, MVT::i32, 0, 
/*9073*/            OPC_EmitInteger, MVT::i32, 0, 
/*9076*/            OPC_EmitInteger, MVT::i32, 0, 
/*9079*/            OPC_EmitInteger, MVT::i32, 0, 
/*9082*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9094*/            OPC_EmitInteger, MVT::i32, 0, 
/*9097*/            OPC_EmitInteger, MVT::i32, 0, 
/*9100*/            OPC_EmitInteger, MVT::i32, 0, 
/*9103*/            OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9115*/            OPC_EmitInteger, MVT::i32, 1, 
/*9118*/            OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9121*/            OPC_EmitInteger, MVT::i32, 0, 
/*9124*/            OPC_EmitInteger, MVT::i32, 0, 
/*9127*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHL_eg), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (shl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (LSHL_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*9154*/          0, /*End of Scope*/
/*9155*/        /*SwitchType*/ 11, MVT::i64,// ->9168
/*9157*/          OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9159*/          OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHL_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (shl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHL_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*9168*/        0, // EndSwitchType
/*9169*/      0, /*End of Scope*/
/*9170*/    /*SwitchOpcode*/ 89|128,40/*5209*/, TARGET_VAL(ISD::OR),// ->14383
/*9174*/      OPC_Scope, 63|128,39/*5055*/, /*->14232*/ // 2 children in Scope
/*9177*/        OPC_MoveChild, 0,
/*9179*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9182*/        OPC_Scope, 71|128,2/*327*/, /*->9512*/ // 8 children in Scope
/*9185*/          OPC_RecordChild0, // #0 = $y
/*9186*/          OPC_Scope, 1|128,2/*257*/, /*->9446*/ // 2 children in Scope
/*9189*/            OPC_RecordChild1, // #1 = $x
/*9190*/            OPC_MoveParent,
/*9191*/            OPC_MoveChild, 1,
/*9193*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9196*/            OPC_Scope, 10|128,1/*138*/, /*->9337*/ // 4 children in Scope
/*9199*/              OPC_RecordChild0, // #2 = $z
/*9200*/              OPC_MoveChild, 1,
/*9202*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9205*/              OPC_CheckChild0Same, 1,
/*9207*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9218*/              OPC_MoveParent,
/*9219*/              OPC_MoveParent,
/*9220*/              OPC_CheckType, MVT::i32,
/*9222*/              OPC_Scope, 99, /*->9323*/ // 2 children in Scope
/*9224*/                OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9226*/                OPC_EmitInteger, MVT::i32, 0, 
/*9229*/                OPC_EmitInteger, MVT::i32, 0, 
/*9232*/                OPC_EmitInteger, MVT::i32, 0, 
/*9235*/                OPC_EmitInteger, MVT::i32, 0, 
/*9238*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9250*/                OPC_EmitInteger, MVT::i32, 0, 
/*9253*/                OPC_EmitInteger, MVT::i32, 0, 
/*9256*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9268*/                OPC_EmitInteger, MVT::i32, 0, 
/*9271*/                OPC_EmitInteger, MVT::i32, 0, 
/*9274*/                OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9286*/                OPC_EmitInteger, MVT::i32, 1, 
/*9289*/                OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9292*/                OPC_EmitInteger, MVT::i32, 0, 
/*9295*/                OPC_EmitInteger, MVT::i32, 0, 
/*9298*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9323*/              /*Scope*/ 12, /*->9336*/
/*9324*/                OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9326*/                OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                        // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9336*/              0, /*End of Scope*/
/*9337*/            /*Scope*/ 35, /*->9373*/
/*9338*/              OPC_MoveChild, 0,
/*9340*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9343*/              OPC_CheckChild0Same, 1,
/*9345*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9356*/              OPC_MoveParent,
/*9357*/              OPC_RecordChild1, // #2 = $z
/*9358*/              OPC_MoveParent,
/*9359*/              OPC_CheckType, MVT::i32,
/*9361*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9363*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 0, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9373*/            /*Scope*/ 35, /*->9409*/
/*9374*/              OPC_RecordChild0, // #2 = $z
/*9375*/              OPC_MoveChild, 1,
/*9377*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9380*/              OPC_CheckChild0Same, 0,
/*9382*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9393*/              OPC_MoveParent,
/*9394*/              OPC_MoveParent,
/*9395*/              OPC_CheckType, MVT::i32,
/*9397*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9399*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9409*/            /*Scope*/ 35, /*->9445*/
/*9410*/              OPC_MoveChild, 0,
/*9412*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9415*/              OPC_CheckChild0Same, 0,
/*9417*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9428*/              OPC_MoveParent,
/*9429*/              OPC_RecordChild1, // #2 = $z
/*9430*/              OPC_MoveParent,
/*9431*/              OPC_CheckType, MVT::i32,
/*9433*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9435*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9445*/            0, /*End of Scope*/
/*9446*/          /*Scope*/ 64, /*->9511*/
/*9447*/            OPC_MoveChild, 1,
/*9449*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9452*/            OPC_RecordChild0, // #1 = $x
/*9453*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9464*/            OPC_MoveParent,
/*9465*/            OPC_MoveParent,
/*9466*/            OPC_MoveChild, 1,
/*9468*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9471*/            OPC_Scope, 18, /*->9491*/ // 2 children in Scope
/*9473*/              OPC_RecordChild0, // #2 = $y
/*9474*/              OPC_CheckChild1Same, 1,
/*9476*/              OPC_MoveParent,
/*9477*/              OPC_CheckType, MVT::i32,
/*9479*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9481*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9491*/            /*Scope*/ 18, /*->9510*/
/*9492*/              OPC_CheckChild0Same, 1,
/*9494*/              OPC_RecordChild1, // #2 = $y
/*9495*/              OPC_MoveParent,
/*9496*/              OPC_CheckType, MVT::i32,
/*9498*/              OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9500*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9510*/            0, /*End of Scope*/
/*9511*/          0, /*End of Scope*/
/*9512*/        /*Scope*/ 65, /*->9578*/
/*9513*/          OPC_MoveChild, 0,
/*9515*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9518*/          OPC_RecordChild0, // #0 = $x
/*9519*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9530*/          OPC_MoveParent,
/*9531*/          OPC_RecordChild1, // #1 = $z
/*9532*/          OPC_MoveParent,
/*9533*/          OPC_MoveChild, 1,
/*9535*/          OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9538*/          OPC_Scope, 18, /*->9558*/ // 2 children in Scope
/*9540*/            OPC_RecordChild0, // #2 = $y
/*9541*/            OPC_CheckChild1Same, 0,
/*9543*/            OPC_MoveParent,
/*9544*/            OPC_CheckType, MVT::i32,
/*9546*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9548*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9558*/          /*Scope*/ 18, /*->9577*/
/*9559*/            OPC_CheckChild0Same, 0,
/*9561*/            OPC_RecordChild1, // #2 = $y
/*9562*/            OPC_MoveParent,
/*9563*/            OPC_CheckType, MVT::i32,
/*9565*/            OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*9567*/            OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9577*/          0, /*End of Scope*/
/*9578*/        /*Scope*/ 111|128,4/*623*/, /*->10203*/
/*9580*/          OPC_RecordChild0, // #0 = $y
/*9581*/          OPC_Scope, 122|128,2/*378*/, /*->9962*/ // 2 children in Scope
/*9584*/            OPC_RecordChild1, // #1 = $x
/*9585*/            OPC_MoveParent,
/*9586*/            OPC_MoveChild, 1,
/*9588*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9591*/            OPC_Scope, 122, /*->9715*/ // 3 children in Scope
/*9593*/              OPC_MoveChild, 0,
/*9595*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9598*/              OPC_CheckChild0Same, 1,
/*9600*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9611*/              OPC_MoveParent,
/*9612*/              OPC_RecordChild1, // #2 = $z
/*9613*/              OPC_MoveParent,
/*9614*/              OPC_CheckType, MVT::i32,
/*9616*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9618*/              OPC_EmitInteger, MVT::i32, 0, 
/*9621*/              OPC_EmitInteger, MVT::i32, 0, 
/*9624*/              OPC_EmitInteger, MVT::i32, 0, 
/*9627*/              OPC_EmitInteger, MVT::i32, 0, 
/*9630*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9642*/              OPC_EmitInteger, MVT::i32, 0, 
/*9645*/              OPC_EmitInteger, MVT::i32, 0, 
/*9648*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9660*/              OPC_EmitInteger, MVT::i32, 0, 
/*9663*/              OPC_EmitInteger, MVT::i32, 0, 
/*9666*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9678*/              OPC_EmitInteger, MVT::i32, 1, 
/*9681*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9684*/              OPC_EmitInteger, MVT::i32, 0, 
/*9687*/              OPC_EmitInteger, MVT::i32, 0, 
/*9690*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 0, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, i32:i32:$x), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9715*/            /*Scope*/ 122, /*->9838*/
/*9716*/              OPC_RecordChild0, // #2 = $z
/*9717*/              OPC_MoveChild, 1,
/*9719*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9722*/              OPC_CheckChild0Same, 0,
/*9724*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9735*/              OPC_MoveParent,
/*9736*/              OPC_MoveParent,
/*9737*/              OPC_CheckType, MVT::i32,
/*9739*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9741*/              OPC_EmitInteger, MVT::i32, 0, 
/*9744*/              OPC_EmitInteger, MVT::i32, 0, 
/*9747*/              OPC_EmitInteger, MVT::i32, 0, 
/*9750*/              OPC_EmitInteger, MVT::i32, 0, 
/*9753*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9765*/              OPC_EmitInteger, MVT::i32, 0, 
/*9768*/              OPC_EmitInteger, MVT::i32, 0, 
/*9771*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9783*/              OPC_EmitInteger, MVT::i32, 0, 
/*9786*/              OPC_EmitInteger, MVT::i32, 0, 
/*9789*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9801*/              OPC_EmitInteger, MVT::i32, 1, 
/*9804*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9807*/              OPC_EmitInteger, MVT::i32, 0, 
/*9810*/              OPC_EmitInteger, MVT::i32, 0, 
/*9813*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32))) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9838*/            /*Scope*/ 122, /*->9961*/
/*9839*/              OPC_MoveChild, 0,
/*9841*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9844*/              OPC_CheckChild0Same, 0,
/*9846*/              OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9857*/              OPC_MoveParent,
/*9858*/              OPC_RecordChild1, // #2 = $z
/*9859*/              OPC_MoveParent,
/*9860*/              OPC_CheckType, MVT::i32,
/*9862*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9864*/              OPC_EmitInteger, MVT::i32, 0, 
/*9867*/              OPC_EmitInteger, MVT::i32, 0, 
/*9870*/              OPC_EmitInteger, MVT::i32, 0, 
/*9873*/              OPC_EmitInteger, MVT::i32, 0, 
/*9876*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9888*/              OPC_EmitInteger, MVT::i32, 0, 
/*9891*/              OPC_EmitInteger, MVT::i32, 0, 
/*9894*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9906*/              OPC_EmitInteger, MVT::i32, 0, 
/*9909*/              OPC_EmitInteger, MVT::i32, 0, 
/*9912*/              OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9924*/              OPC_EmitInteger, MVT::i32, 1, 
/*9927*/              OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*9930*/              OPC_EmitInteger, MVT::i32, 0, 
/*9933*/              OPC_EmitInteger, MVT::i32, 0, 
/*9936*/              OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$y), (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*9961*/            0, /*End of Scope*/
/*9962*/          /*Scope*/ 110|128,1/*238*/, /*->10202*/
/*9964*/            OPC_MoveChild, 1,
/*9966*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9969*/            OPC_RecordChild0, // #1 = $x
/*9970*/            OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9981*/            OPC_MoveParent,
/*9982*/            OPC_MoveParent,
/*9983*/            OPC_MoveChild, 1,
/*9985*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9988*/            OPC_Scope, 105, /*->10095*/ // 2 children in Scope
/*9990*/              OPC_RecordChild0, // #2 = $y
/*9991*/              OPC_CheckChild1Same, 1,
/*9993*/              OPC_MoveParent,
/*9994*/              OPC_CheckType, MVT::i32,
/*9996*/              OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*9998*/              OPC_EmitInteger, MVT::i32, 0, 
/*10001*/             OPC_EmitInteger, MVT::i32, 0, 
/*10004*/             OPC_EmitInteger, MVT::i32, 0, 
/*10007*/             OPC_EmitInteger, MVT::i32, 0, 
/*10010*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10022*/             OPC_EmitInteger, MVT::i32, 0, 
/*10025*/             OPC_EmitInteger, MVT::i32, 0, 
/*10028*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10040*/             OPC_EmitInteger, MVT::i32, 0, 
/*10043*/             OPC_EmitInteger, MVT::i32, 0, 
/*10046*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10058*/             OPC_EmitInteger, MVT::i32, 1, 
/*10061*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10064*/             OPC_EmitInteger, MVT::i32, 0, 
/*10067*/             OPC_EmitInteger, MVT::i32, 0, 
/*10070*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10095*/           /*Scope*/ 105, /*->10201*/
/*10096*/             OPC_CheckChild0Same, 1,
/*10098*/             OPC_RecordChild1, // #2 = $y
/*10099*/             OPC_MoveParent,
/*10100*/             OPC_CheckType, MVT::i32,
/*10102*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10104*/             OPC_EmitInteger, MVT::i32, 0, 
/*10107*/             OPC_EmitInteger, MVT::i32, 0, 
/*10110*/             OPC_EmitInteger, MVT::i32, 0, 
/*10113*/             OPC_EmitInteger, MVT::i32, 0, 
/*10116*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10128*/             OPC_EmitInteger, MVT::i32, 0, 
/*10131*/             OPC_EmitInteger, MVT::i32, 0, 
/*10134*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10146*/             OPC_EmitInteger, MVT::i32, 0, 
/*10149*/             OPC_EmitInteger, MVT::i32, 0, 
/*10152*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10164*/             OPC_EmitInteger, MVT::i32, 1, 
/*10167*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10170*/             OPC_EmitInteger, MVT::i32, 0, 
/*10173*/             OPC_EmitInteger, MVT::i32, 0, 
/*10176*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (or:i32 (and:i32 i32:i32:$z, (xor:i32 i32:i32:$x, -1:i32)), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10201*/           0, /*End of Scope*/
/*10202*/         0, /*End of Scope*/
/*10203*/       /*Scope*/ 111|128,1/*239*/, /*->10444*/
/*10205*/         OPC_MoveChild, 0,
/*10207*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10210*/         OPC_RecordChild0, // #0 = $x
/*10211*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10222*/         OPC_MoveParent,
/*10223*/         OPC_RecordChild1, // #1 = $z
/*10224*/         OPC_MoveParent,
/*10225*/         OPC_MoveChild, 1,
/*10227*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10230*/         OPC_Scope, 105, /*->10337*/ // 2 children in Scope
/*10232*/           OPC_RecordChild0, // #2 = $y
/*10233*/           OPC_CheckChild1Same, 0,
/*10235*/           OPC_MoveParent,
/*10236*/           OPC_CheckType, MVT::i32,
/*10238*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10240*/           OPC_EmitInteger, MVT::i32, 0, 
/*10243*/           OPC_EmitInteger, MVT::i32, 0, 
/*10246*/           OPC_EmitInteger, MVT::i32, 0, 
/*10249*/           OPC_EmitInteger, MVT::i32, 0, 
/*10252*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10264*/           OPC_EmitInteger, MVT::i32, 0, 
/*10267*/           OPC_EmitInteger, MVT::i32, 0, 
/*10270*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10282*/           OPC_EmitInteger, MVT::i32, 0, 
/*10285*/           OPC_EmitInteger, MVT::i32, 0, 
/*10288*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10300*/           OPC_EmitInteger, MVT::i32, 1, 
/*10303*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10306*/           OPC_EmitInteger, MVT::i32, 0, 
/*10309*/           OPC_EmitInteger, MVT::i32, 0, 
/*10312*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$y, i32:i32:$x)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10337*/         /*Scope*/ 105, /*->10443*/
/*10338*/           OPC_CheckChild0Same, 0,
/*10340*/           OPC_RecordChild1, // #2 = $y
/*10341*/           OPC_MoveParent,
/*10342*/           OPC_CheckType, MVT::i32,
/*10344*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10346*/           OPC_EmitInteger, MVT::i32, 0, 
/*10349*/           OPC_EmitInteger, MVT::i32, 0, 
/*10352*/           OPC_EmitInteger, MVT::i32, 0, 
/*10355*/           OPC_EmitInteger, MVT::i32, 0, 
/*10358*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10370*/           OPC_EmitInteger, MVT::i32, 0, 
/*10373*/           OPC_EmitInteger, MVT::i32, 0, 
/*10376*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10388*/           OPC_EmitInteger, MVT::i32, 0, 
/*10391*/           OPC_EmitInteger, MVT::i32, 0, 
/*10394*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10406*/           OPC_EmitInteger, MVT::i32, 1, 
/*10409*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10412*/           OPC_EmitInteger, MVT::i32, 0, 
/*10415*/           OPC_EmitInteger, MVT::i32, 0, 
/*10418*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (or:i32 (and:i32 (xor:i32 i32:i32:$x, -1:i32), i32:i32:$z), (and:i32 i32:i32:$x, i32:i32:$y)) - Complexity = 17
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*10443*/         0, /*End of Scope*/
/*10444*/       /*Scope*/ 112|128,4/*624*/, /*->11070*/
/*10446*/         OPC_RecordChild0, // #0 = $x
/*10447*/         OPC_Scope, 108|128,3/*492*/, /*->10942*/ // 2 children in Scope
/*10450*/           OPC_RecordChild1, // #1 = $z
/*10451*/           OPC_MoveParent,
/*10452*/           OPC_MoveChild, 1,
/*10454*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10457*/           OPC_Scope, 16|128,2/*272*/, /*->10732*/ // 4 children in Scope
/*10460*/             OPC_RecordChild0, // #2 = $y
/*10461*/             OPC_MoveChild, 1,
/*10463*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10466*/             OPC_Scope, 104|128,1/*232*/, /*->10701*/ // 2 children in Scope
/*10469*/               OPC_CheckChild0Same, 0,
/*10471*/               OPC_CheckChild1Same, 1,
/*10473*/               OPC_MoveParent,
/*10474*/               OPC_MoveParent,
/*10475*/               OPC_CheckType, MVT::i32,
/*10477*/               OPC_Scope, 70|128,1/*198*/, /*->10678*/ // 2 children in Scope
/*10480*/                 OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*10482*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10485*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10488*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10491*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10494*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10497*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10500*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10503*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10506*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10509*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10512*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10515*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10527*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10530*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10533*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10536*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10548*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10551*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10554*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10557*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10560*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                              1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*10587*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10590*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10593*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10605*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10608*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10611*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10623*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10626*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10629*/                 OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10641*/                 OPC_EmitInteger, MVT::i32, 1, 
/*10644*/                 OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*10647*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10650*/                 OPC_EmitInteger, MVT::i32, 0, 
/*10653*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                              1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10678*/               /*Scope*/ 21, /*->10700*/
/*10679*/                 OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10681*/                 OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                              1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10690*/                 OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                              1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                          // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                          // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10700*/               0, /*End of Scope*/
/*10701*/             /*Scope*/ 29, /*->10731*/
/*10702*/               OPC_CheckChild0Same, 1,
/*10704*/               OPC_CheckChild1Same, 0,
/*10706*/               OPC_MoveParent,
/*10707*/               OPC_MoveParent,
/*10708*/               OPC_CheckType, MVT::i32,
/*10710*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10712*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10721*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10731*/             0, /*End of Scope*/
/*10732*/           /*Scope*/ 69, /*->10802*/
/*10733*/             OPC_MoveChild, 0,
/*10735*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10738*/             OPC_Scope, 30, /*->10770*/ // 2 children in Scope
/*10740*/               OPC_CheckChild0Same, 0,
/*10742*/               OPC_CheckChild1Same, 1,
/*10744*/               OPC_MoveParent,
/*10745*/               OPC_RecordChild1, // #2 = $y
/*10746*/               OPC_MoveParent,
/*10747*/               OPC_CheckType, MVT::i32,
/*10749*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10751*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10760*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10770*/             /*Scope*/ 30, /*->10801*/
/*10771*/               OPC_CheckChild0Same, 1,
/*10773*/               OPC_CheckChild1Same, 0,
/*10775*/               OPC_MoveParent,
/*10776*/               OPC_RecordChild1, // #2 = $y
/*10777*/               OPC_MoveParent,
/*10778*/               OPC_CheckType, MVT::i32,
/*10780*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10782*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*10791*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10801*/             0, /*End of Scope*/
/*10802*/           /*Scope*/ 68, /*->10871*/
/*10803*/             OPC_RecordChild0, // #2 = $y
/*10804*/             OPC_MoveChild, 1,
/*10806*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10809*/             OPC_Scope, 29, /*->10840*/ // 2 children in Scope
/*10811*/               OPC_CheckChild0Same, 1,
/*10813*/               OPC_CheckChild1Same, 0,
/*10815*/               OPC_MoveParent,
/*10816*/               OPC_MoveParent,
/*10817*/               OPC_CheckType, MVT::i32,
/*10819*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10821*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10830*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10840*/             /*Scope*/ 29, /*->10870*/
/*10841*/               OPC_CheckChild0Same, 0,
/*10843*/               OPC_CheckChild1Same, 1,
/*10845*/               OPC_MoveParent,
/*10846*/               OPC_MoveParent,
/*10847*/               OPC_CheckType, MVT::i32,
/*10849*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10851*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10860*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10870*/             0, /*End of Scope*/
/*10871*/           /*Scope*/ 69, /*->10941*/
/*10872*/             OPC_MoveChild, 0,
/*10874*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10877*/             OPC_Scope, 30, /*->10909*/ // 2 children in Scope
/*10879*/               OPC_CheckChild0Same, 1,
/*10881*/               OPC_CheckChild1Same, 0,
/*10883*/               OPC_MoveParent,
/*10884*/               OPC_RecordChild1, // #2 = $y
/*10885*/               OPC_MoveParent,
/*10886*/               OPC_CheckType, MVT::i32,
/*10888*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10890*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10899*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10909*/             /*Scope*/ 30, /*->10940*/
/*10910*/               OPC_CheckChild0Same, 0,
/*10912*/               OPC_CheckChild1Same, 1,
/*10914*/               OPC_MoveParent,
/*10915*/               OPC_RecordChild1, // #2 = $y
/*10916*/               OPC_MoveParent,
/*10917*/               OPC_CheckType, MVT::i32,
/*10919*/               OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10921*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*10930*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10940*/             0, /*End of Scope*/
/*10941*/           0, /*End of Scope*/
/*10942*/         /*Scope*/ 126, /*->11069*/
/*10943*/           OPC_MoveChild, 1,
/*10945*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*10948*/           OPC_RecordChild0, // #1 = $x
/*10949*/           OPC_RecordChild1, // #2 = $z
/*10950*/           OPC_MoveParent,
/*10951*/           OPC_MoveParent,
/*10952*/           OPC_MoveChild, 1,
/*10954*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10957*/           OPC_Scope, 28, /*->10987*/ // 3 children in Scope
/*10959*/             OPC_CheckChild0Same, 1,
/*10961*/             OPC_CheckChild1Same, 2,
/*10963*/             OPC_MoveParent,
/*10964*/             OPC_CheckType, MVT::i32,
/*10966*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10968*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*10977*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*10987*/           /*Scope*/ 51, /*->11039*/
/*10988*/             OPC_CheckChild0Same, 2,
/*10990*/             OPC_CheckChild1Same, 1,
/*10992*/             OPC_MoveParent,
/*10993*/             OPC_CheckType, MVT::i32,
/*10995*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*10997*/             OPC_Scope, 19, /*->11018*/ // 2 children in Scope
/*10999*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #3
/*11008*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 2, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11018*/             /*Scope*/ 19, /*->11038*/
/*11019*/               OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                            1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11028*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                            1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11038*/             0, /*End of Scope*/
/*11039*/           /*Scope*/ 28, /*->11068*/
/*11040*/             OPC_CheckChild0Same, 1,
/*11042*/             OPC_CheckChild1Same, 2,
/*11044*/             OPC_MoveParent,
/*11045*/             OPC_CheckType, MVT::i32,
/*11047*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11049*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 2, 0,  // Results = #3
/*11058*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 0, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11068*/           0, /*End of Scope*/
/*11069*/         0, /*End of Scope*/
/*11070*/       /*Scope*/ 127, /*->11198*/
/*11071*/         OPC_MoveChild, 0,
/*11073*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11076*/         OPC_RecordChild0, // #0 = $x
/*11077*/         OPC_RecordChild1, // #1 = $z
/*11078*/         OPC_MoveParent,
/*11079*/         OPC_RecordChild1, // #2 = $y
/*11080*/         OPC_MoveParent,
/*11081*/         OPC_MoveChild, 1,
/*11083*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11086*/         OPC_Scope, 28, /*->11116*/ // 3 children in Scope
/*11088*/           OPC_CheckChild0Same, 0,
/*11090*/           OPC_CheckChild1Same, 1,
/*11092*/           OPC_MoveParent,
/*11093*/           OPC_CheckType, MVT::i32,
/*11095*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11097*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11106*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11116*/         /*Scope*/ 51, /*->11168*/
/*11117*/           OPC_CheckChild0Same, 1,
/*11119*/           OPC_CheckChild1Same, 0,
/*11121*/           OPC_MoveParent,
/*11122*/           OPC_CheckType, MVT::i32,
/*11124*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11126*/           OPC_Scope, 19, /*->11147*/ // 2 children in Scope
/*11128*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*11137*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 1, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11147*/           /*Scope*/ 19, /*->11167*/
/*11148*/             OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11157*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11167*/           0, /*End of Scope*/
/*11168*/         /*Scope*/ 28, /*->11197*/
/*11169*/           OPC_CheckChild0Same, 0,
/*11171*/           OPC_CheckChild1Same, 1,
/*11173*/           OPC_MoveParent,
/*11174*/           OPC_CheckType, MVT::i32,
/*11176*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*11178*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*11187*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 0, 2, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (V_BFI_B32:i32 (V_XOR_B32_e64:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11197*/         0, /*End of Scope*/
/*11198*/       /*Scope*/ 93|128,17/*2269*/, /*->13469*/
/*11200*/         OPC_RecordChild0, // #0 = $x
/*11201*/         OPC_Scope, 95|128,11/*1503*/, /*->12707*/ // 2 children in Scope
/*11204*/           OPC_RecordChild1, // #1 = $z
/*11205*/           OPC_MoveParent,
/*11206*/           OPC_MoveChild, 1,
/*11208*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11211*/           OPC_Scope, 84|128,1/*212*/, /*->11426*/ // 4 children in Scope
/*11214*/             OPC_RecordChild0, // #2 = $y
/*11215*/             OPC_MoveChild, 1,
/*11217*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11220*/             OPC_CheckChild0Same, 1,
/*11222*/             OPC_CheckChild1Same, 0,
/*11224*/             OPC_MoveParent,
/*11225*/             OPC_MoveParent,
/*11226*/             OPC_CheckType, MVT::i32,
/*11228*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11230*/             OPC_EmitInteger, MVT::i32, 0, 
/*11233*/             OPC_EmitInteger, MVT::i32, 0, 
/*11236*/             OPC_EmitInteger, MVT::i32, 0, 
/*11239*/             OPC_EmitInteger, MVT::i32, 0, 
/*11242*/             OPC_EmitInteger, MVT::i32, 1, 
/*11245*/             OPC_EmitInteger, MVT::i32, 0, 
/*11248*/             OPC_EmitInteger, MVT::i32, 0, 
/*11251*/             OPC_EmitInteger, MVT::i32, 0, 
/*11254*/             OPC_EmitInteger, MVT::i32, 0, 
/*11257*/             OPC_EmitInteger, MVT::i32, 0, 
/*11260*/             OPC_EmitInteger, MVT::i32, 0, 
/*11263*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11275*/             OPC_EmitInteger, MVT::i32, 0, 
/*11278*/             OPC_EmitInteger, MVT::i32, 0, 
/*11281*/             OPC_EmitInteger, MVT::i32, 0, 
/*11284*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11296*/             OPC_EmitInteger, MVT::i32, 1, 
/*11299*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11302*/             OPC_EmitInteger, MVT::i32, 0, 
/*11305*/             OPC_EmitInteger, MVT::i32, 0, 
/*11308*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11335*/             OPC_EmitInteger, MVT::i32, 0, 
/*11338*/             OPC_EmitInteger, MVT::i32, 0, 
/*11341*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11353*/             OPC_EmitInteger, MVT::i32, 0, 
/*11356*/             OPC_EmitInteger, MVT::i32, 0, 
/*11359*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11371*/             OPC_EmitInteger, MVT::i32, 0, 
/*11374*/             OPC_EmitInteger, MVT::i32, 0, 
/*11377*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11389*/             OPC_EmitInteger, MVT::i32, 1, 
/*11392*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11395*/             OPC_EmitInteger, MVT::i32, 0, 
/*11398*/             OPC_EmitInteger, MVT::i32, 0, 
/*11401*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11426*/           /*Scope*/ 41|128,3/*425*/, /*->11853*/
/*11428*/             OPC_MoveChild, 0,
/*11430*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11433*/             OPC_Scope, 79|128,1/*207*/, /*->11643*/ // 2 children in Scope
/*11436*/               OPC_CheckChild0Same, 0,
/*11438*/               OPC_CheckChild1Same, 1,
/*11440*/               OPC_MoveParent,
/*11441*/               OPC_RecordChild1, // #2 = $y
/*11442*/               OPC_MoveParent,
/*11443*/               OPC_CheckType, MVT::i32,
/*11445*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11447*/               OPC_EmitInteger, MVT::i32, 0, 
/*11450*/               OPC_EmitInteger, MVT::i32, 0, 
/*11453*/               OPC_EmitInteger, MVT::i32, 0, 
/*11456*/               OPC_EmitInteger, MVT::i32, 0, 
/*11459*/               OPC_EmitInteger, MVT::i32, 1, 
/*11462*/               OPC_EmitInteger, MVT::i32, 0, 
/*11465*/               OPC_EmitInteger, MVT::i32, 0, 
/*11468*/               OPC_EmitInteger, MVT::i32, 0, 
/*11471*/               OPC_EmitInteger, MVT::i32, 0, 
/*11474*/               OPC_EmitInteger, MVT::i32, 0, 
/*11477*/               OPC_EmitInteger, MVT::i32, 0, 
/*11480*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11492*/               OPC_EmitInteger, MVT::i32, 0, 
/*11495*/               OPC_EmitInteger, MVT::i32, 0, 
/*11498*/               OPC_EmitInteger, MVT::i32, 0, 
/*11501*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11513*/               OPC_EmitInteger, MVT::i32, 1, 
/*11516*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11519*/               OPC_EmitInteger, MVT::i32, 0, 
/*11522*/               OPC_EmitInteger, MVT::i32, 0, 
/*11525*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11552*/               OPC_EmitInteger, MVT::i32, 0, 
/*11555*/               OPC_EmitInteger, MVT::i32, 0, 
/*11558*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11570*/               OPC_EmitInteger, MVT::i32, 0, 
/*11573*/               OPC_EmitInteger, MVT::i32, 0, 
/*11576*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11588*/               OPC_EmitInteger, MVT::i32, 0, 
/*11591*/               OPC_EmitInteger, MVT::i32, 0, 
/*11594*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11606*/               OPC_EmitInteger, MVT::i32, 1, 
/*11609*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11612*/               OPC_EmitInteger, MVT::i32, 0, 
/*11615*/               OPC_EmitInteger, MVT::i32, 0, 
/*11618*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11643*/             /*Scope*/ 79|128,1/*207*/, /*->11852*/
/*11645*/               OPC_CheckChild0Same, 1,
/*11647*/               OPC_CheckChild1Same, 0,
/*11649*/               OPC_MoveParent,
/*11650*/               OPC_RecordChild1, // #2 = $y
/*11651*/               OPC_MoveParent,
/*11652*/               OPC_CheckType, MVT::i32,
/*11654*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11656*/               OPC_EmitInteger, MVT::i32, 0, 
/*11659*/               OPC_EmitInteger, MVT::i32, 0, 
/*11662*/               OPC_EmitInteger, MVT::i32, 0, 
/*11665*/               OPC_EmitInteger, MVT::i32, 0, 
/*11668*/               OPC_EmitInteger, MVT::i32, 1, 
/*11671*/               OPC_EmitInteger, MVT::i32, 0, 
/*11674*/               OPC_EmitInteger, MVT::i32, 0, 
/*11677*/               OPC_EmitInteger, MVT::i32, 0, 
/*11680*/               OPC_EmitInteger, MVT::i32, 0, 
/*11683*/               OPC_EmitInteger, MVT::i32, 0, 
/*11686*/               OPC_EmitInteger, MVT::i32, 0, 
/*11689*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11701*/               OPC_EmitInteger, MVT::i32, 0, 
/*11704*/               OPC_EmitInteger, MVT::i32, 0, 
/*11707*/               OPC_EmitInteger, MVT::i32, 0, 
/*11710*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11722*/               OPC_EmitInteger, MVT::i32, 1, 
/*11725*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11728*/               OPC_EmitInteger, MVT::i32, 0, 
/*11731*/               OPC_EmitInteger, MVT::i32, 0, 
/*11734*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11761*/               OPC_EmitInteger, MVT::i32, 0, 
/*11764*/               OPC_EmitInteger, MVT::i32, 0, 
/*11767*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11779*/               OPC_EmitInteger, MVT::i32, 0, 
/*11782*/               OPC_EmitInteger, MVT::i32, 0, 
/*11785*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11797*/               OPC_EmitInteger, MVT::i32, 0, 
/*11800*/               OPC_EmitInteger, MVT::i32, 0, 
/*11803*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11815*/               OPC_EmitInteger, MVT::i32, 1, 
/*11818*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11821*/               OPC_EmitInteger, MVT::i32, 0, 
/*11824*/               OPC_EmitInteger, MVT::i32, 0, 
/*11827*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$x, i32:i32:$z), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*11852*/             0, /*End of Scope*/
/*11853*/           /*Scope*/ 40|128,3/*424*/, /*->12279*/
/*11855*/             OPC_RecordChild0, // #2 = $y
/*11856*/             OPC_MoveChild, 1,
/*11858*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*11861*/             OPC_Scope, 78|128,1/*206*/, /*->12070*/ // 2 children in Scope
/*11864*/               OPC_CheckChild0Same, 1,
/*11866*/               OPC_CheckChild1Same, 0,
/*11868*/               OPC_MoveParent,
/*11869*/               OPC_MoveParent,
/*11870*/               OPC_CheckType, MVT::i32,
/*11872*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*11874*/               OPC_EmitInteger, MVT::i32, 0, 
/*11877*/               OPC_EmitInteger, MVT::i32, 0, 
/*11880*/               OPC_EmitInteger, MVT::i32, 0, 
/*11883*/               OPC_EmitInteger, MVT::i32, 0, 
/*11886*/               OPC_EmitInteger, MVT::i32, 1, 
/*11889*/               OPC_EmitInteger, MVT::i32, 0, 
/*11892*/               OPC_EmitInteger, MVT::i32, 0, 
/*11895*/               OPC_EmitInteger, MVT::i32, 0, 
/*11898*/               OPC_EmitInteger, MVT::i32, 0, 
/*11901*/               OPC_EmitInteger, MVT::i32, 0, 
/*11904*/               OPC_EmitInteger, MVT::i32, 0, 
/*11907*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11919*/               OPC_EmitInteger, MVT::i32, 0, 
/*11922*/               OPC_EmitInteger, MVT::i32, 0, 
/*11925*/               OPC_EmitInteger, MVT::i32, 0, 
/*11928*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11940*/               OPC_EmitInteger, MVT::i32, 1, 
/*11943*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*11946*/               OPC_EmitInteger, MVT::i32, 0, 
/*11949*/               OPC_EmitInteger, MVT::i32, 0, 
/*11952*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*11979*/               OPC_EmitInteger, MVT::i32, 0, 
/*11982*/               OPC_EmitInteger, MVT::i32, 0, 
/*11985*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11997*/               OPC_EmitInteger, MVT::i32, 0, 
/*12000*/               OPC_EmitInteger, MVT::i32, 0, 
/*12003*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12015*/               OPC_EmitInteger, MVT::i32, 0, 
/*12018*/               OPC_EmitInteger, MVT::i32, 0, 
/*12021*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12033*/               OPC_EmitInteger, MVT::i32, 1, 
/*12036*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12039*/               OPC_EmitInteger, MVT::i32, 0, 
/*12042*/               OPC_EmitInteger, MVT::i32, 0, 
/*12045*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12070*/             /*Scope*/ 78|128,1/*206*/, /*->12278*/
/*12072*/               OPC_CheckChild0Same, 0,
/*12074*/               OPC_CheckChild1Same, 1,
/*12076*/               OPC_MoveParent,
/*12077*/               OPC_MoveParent,
/*12078*/               OPC_CheckType, MVT::i32,
/*12080*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12082*/               OPC_EmitInteger, MVT::i32, 0, 
/*12085*/               OPC_EmitInteger, MVT::i32, 0, 
/*12088*/               OPC_EmitInteger, MVT::i32, 0, 
/*12091*/               OPC_EmitInteger, MVT::i32, 0, 
/*12094*/               OPC_EmitInteger, MVT::i32, 1, 
/*12097*/               OPC_EmitInteger, MVT::i32, 0, 
/*12100*/               OPC_EmitInteger, MVT::i32, 0, 
/*12103*/               OPC_EmitInteger, MVT::i32, 0, 
/*12106*/               OPC_EmitInteger, MVT::i32, 0, 
/*12109*/               OPC_EmitInteger, MVT::i32, 0, 
/*12112*/               OPC_EmitInteger, MVT::i32, 0, 
/*12115*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12127*/               OPC_EmitInteger, MVT::i32, 0, 
/*12130*/               OPC_EmitInteger, MVT::i32, 0, 
/*12133*/               OPC_EmitInteger, MVT::i32, 0, 
/*12136*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12148*/               OPC_EmitInteger, MVT::i32, 1, 
/*12151*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12154*/               OPC_EmitInteger, MVT::i32, 0, 
/*12157*/               OPC_EmitInteger, MVT::i32, 0, 
/*12160*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12187*/               OPC_EmitInteger, MVT::i32, 0, 
/*12190*/               OPC_EmitInteger, MVT::i32, 0, 
/*12193*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12205*/               OPC_EmitInteger, MVT::i32, 0, 
/*12208*/               OPC_EmitInteger, MVT::i32, 0, 
/*12211*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12223*/               OPC_EmitInteger, MVT::i32, 0, 
/*12226*/               OPC_EmitInteger, MVT::i32, 0, 
/*12229*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12241*/               OPC_EmitInteger, MVT::i32, 1, 
/*12244*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12247*/               OPC_EmitInteger, MVT::i32, 0, 
/*12250*/               OPC_EmitInteger, MVT::i32, 0, 
/*12253*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x))) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12278*/             0, /*End of Scope*/
/*12279*/           /*Scope*/ 41|128,3/*425*/, /*->12706*/
/*12281*/             OPC_MoveChild, 0,
/*12283*/             OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12286*/             OPC_Scope, 79|128,1/*207*/, /*->12496*/ // 2 children in Scope
/*12289*/               OPC_CheckChild0Same, 1,
/*12291*/               OPC_CheckChild1Same, 0,
/*12293*/               OPC_MoveParent,
/*12294*/               OPC_RecordChild1, // #2 = $y
/*12295*/               OPC_MoveParent,
/*12296*/               OPC_CheckType, MVT::i32,
/*12298*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12300*/               OPC_EmitInteger, MVT::i32, 0, 
/*12303*/               OPC_EmitInteger, MVT::i32, 0, 
/*12306*/               OPC_EmitInteger, MVT::i32, 0, 
/*12309*/               OPC_EmitInteger, MVT::i32, 0, 
/*12312*/               OPC_EmitInteger, MVT::i32, 1, 
/*12315*/               OPC_EmitInteger, MVT::i32, 0, 
/*12318*/               OPC_EmitInteger, MVT::i32, 0, 
/*12321*/               OPC_EmitInteger, MVT::i32, 0, 
/*12324*/               OPC_EmitInteger, MVT::i32, 0, 
/*12327*/               OPC_EmitInteger, MVT::i32, 0, 
/*12330*/               OPC_EmitInteger, MVT::i32, 0, 
/*12333*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12345*/               OPC_EmitInteger, MVT::i32, 0, 
/*12348*/               OPC_EmitInteger, MVT::i32, 0, 
/*12351*/               OPC_EmitInteger, MVT::i32, 0, 
/*12354*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12366*/               OPC_EmitInteger, MVT::i32, 1, 
/*12369*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12372*/               OPC_EmitInteger, MVT::i32, 0, 
/*12375*/               OPC_EmitInteger, MVT::i32, 0, 
/*12378*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12405*/               OPC_EmitInteger, MVT::i32, 0, 
/*12408*/               OPC_EmitInteger, MVT::i32, 0, 
/*12411*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12423*/               OPC_EmitInteger, MVT::i32, 0, 
/*12426*/               OPC_EmitInteger, MVT::i32, 0, 
/*12429*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12441*/               OPC_EmitInteger, MVT::i32, 0, 
/*12444*/               OPC_EmitInteger, MVT::i32, 0, 
/*12447*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12459*/               OPC_EmitInteger, MVT::i32, 1, 
/*12462*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12465*/               OPC_EmitInteger, MVT::i32, 0, 
/*12468*/               OPC_EmitInteger, MVT::i32, 0, 
/*12471*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12496*/             /*Scope*/ 79|128,1/*207*/, /*->12705*/
/*12498*/               OPC_CheckChild0Same, 0,
/*12500*/               OPC_CheckChild1Same, 1,
/*12502*/               OPC_MoveParent,
/*12503*/               OPC_RecordChild1, // #2 = $y
/*12504*/               OPC_MoveParent,
/*12505*/               OPC_CheckType, MVT::i32,
/*12507*/               OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12509*/               OPC_EmitInteger, MVT::i32, 0, 
/*12512*/               OPC_EmitInteger, MVT::i32, 0, 
/*12515*/               OPC_EmitInteger, MVT::i32, 0, 
/*12518*/               OPC_EmitInteger, MVT::i32, 0, 
/*12521*/               OPC_EmitInteger, MVT::i32, 1, 
/*12524*/               OPC_EmitInteger, MVT::i32, 0, 
/*12527*/               OPC_EmitInteger, MVT::i32, 0, 
/*12530*/               OPC_EmitInteger, MVT::i32, 0, 
/*12533*/               OPC_EmitInteger, MVT::i32, 0, 
/*12536*/               OPC_EmitInteger, MVT::i32, 0, 
/*12539*/               OPC_EmitInteger, MVT::i32, 0, 
/*12542*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12554*/               OPC_EmitInteger, MVT::i32, 0, 
/*12557*/               OPC_EmitInteger, MVT::i32, 0, 
/*12560*/               OPC_EmitInteger, MVT::i32, 0, 
/*12563*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12575*/               OPC_EmitInteger, MVT::i32, 1, 
/*12578*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12581*/               OPC_EmitInteger, MVT::i32, 0, 
/*12584*/               OPC_EmitInteger, MVT::i32, 0, 
/*12587*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12614*/               OPC_EmitInteger, MVT::i32, 0, 
/*12617*/               OPC_EmitInteger, MVT::i32, 0, 
/*12620*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12632*/               OPC_EmitInteger, MVT::i32, 0, 
/*12635*/               OPC_EmitInteger, MVT::i32, 0, 
/*12638*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12650*/               OPC_EmitInteger, MVT::i32, 0, 
/*12653*/               OPC_EmitInteger, MVT::i32, 0, 
/*12656*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12668*/               OPC_EmitInteger, MVT::i32, 1, 
/*12671*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12674*/               OPC_EmitInteger, MVT::i32, 0, 
/*12677*/               OPC_EmitInteger, MVT::i32, 0, 
/*12680*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$z, i32:i32:$x), (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12705*/             0, /*End of Scope*/
/*12706*/           0, /*End of Scope*/
/*12707*/         /*Scope*/ 119|128,5/*759*/, /*->13468*/
/*12709*/           OPC_MoveChild, 1,
/*12711*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*12714*/           OPC_RecordChild0, // #1 = $x
/*12715*/           OPC_RecordChild1, // #2 = $z
/*12716*/           OPC_MoveParent,
/*12717*/           OPC_MoveParent,
/*12718*/           OPC_MoveChild, 1,
/*12720*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12723*/           OPC_Scope, 77|128,1/*205*/, /*->12931*/ // 3 children in Scope
/*12726*/             OPC_CheckChild0Same, 1,
/*12728*/             OPC_CheckChild1Same, 2,
/*12730*/             OPC_MoveParent,
/*12731*/             OPC_CheckType, MVT::i32,
/*12733*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12735*/             OPC_EmitInteger, MVT::i32, 0, 
/*12738*/             OPC_EmitInteger, MVT::i32, 0, 
/*12741*/             OPC_EmitInteger, MVT::i32, 0, 
/*12744*/             OPC_EmitInteger, MVT::i32, 0, 
/*12747*/             OPC_EmitInteger, MVT::i32, 1, 
/*12750*/             OPC_EmitInteger, MVT::i32, 0, 
/*12753*/             OPC_EmitInteger, MVT::i32, 0, 
/*12756*/             OPC_EmitInteger, MVT::i32, 0, 
/*12759*/             OPC_EmitInteger, MVT::i32, 0, 
/*12762*/             OPC_EmitInteger, MVT::i32, 0, 
/*12765*/             OPC_EmitInteger, MVT::i32, 0, 
/*12768*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12780*/             OPC_EmitInteger, MVT::i32, 0, 
/*12783*/             OPC_EmitInteger, MVT::i32, 0, 
/*12786*/             OPC_EmitInteger, MVT::i32, 0, 
/*12789*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12801*/             OPC_EmitInteger, MVT::i32, 1, 
/*12804*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12807*/             OPC_EmitInteger, MVT::i32, 0, 
/*12810*/             OPC_EmitInteger, MVT::i32, 0, 
/*12813*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*12840*/             OPC_EmitInteger, MVT::i32, 0, 
/*12843*/             OPC_EmitInteger, MVT::i32, 0, 
/*12846*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12858*/             OPC_EmitInteger, MVT::i32, 0, 
/*12861*/             OPC_EmitInteger, MVT::i32, 0, 
/*12864*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12876*/             OPC_EmitInteger, MVT::i32, 0, 
/*12879*/             OPC_EmitInteger, MVT::i32, 0, 
/*12882*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12894*/             OPC_EmitInteger, MVT::i32, 1, 
/*12897*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*12900*/             OPC_EmitInteger, MVT::i32, 0, 
/*12903*/             OPC_EmitInteger, MVT::i32, 0, 
/*12906*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*12931*/           /*Scope*/ 71|128,2/*327*/, /*->13260*/
/*12933*/             OPC_CheckChild0Same, 2,
/*12935*/             OPC_CheckChild1Same, 1,
/*12937*/             OPC_MoveParent,
/*12938*/             OPC_CheckType, MVT::i32,
/*12940*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*12942*/             OPC_EmitInteger, MVT::i32, 0, 
/*12945*/             OPC_EmitInteger, MVT::i32, 0, 
/*12948*/             OPC_EmitInteger, MVT::i32, 0, 
/*12951*/             OPC_EmitInteger, MVT::i32, 0, 
/*12954*/             OPC_EmitInteger, MVT::i32, 1, 
/*12957*/             OPC_EmitInteger, MVT::i32, 0, 
/*12960*/             OPC_EmitInteger, MVT::i32, 0, 
/*12963*/             OPC_EmitInteger, MVT::i32, 0, 
/*12966*/             OPC_EmitInteger, MVT::i32, 0, 
/*12969*/             OPC_EmitInteger, MVT::i32, 0, 
/*12972*/             OPC_EmitInteger, MVT::i32, 0, 
/*12975*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12987*/             OPC_EmitInteger, MVT::i32, 0, 
/*12990*/             OPC_EmitInteger, MVT::i32, 0, 
/*12993*/             OPC_EmitInteger, MVT::i32, 0, 
/*12996*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13008*/             OPC_EmitInteger, MVT::i32, 1, 
/*13011*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13014*/             OPC_EmitInteger, MVT::i32, 0, 
/*13017*/             OPC_EmitInteger, MVT::i32, 0, 
/*13020*/             OPC_Scope, 118, /*->13140*/ // 2 children in Scope
/*13022*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13049*/               OPC_EmitInteger, MVT::i32, 0, 
/*13052*/               OPC_EmitInteger, MVT::i32, 0, 
/*13055*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13067*/               OPC_EmitInteger, MVT::i32, 0, 
/*13070*/               OPC_EmitInteger, MVT::i32, 0, 
/*13073*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13085*/               OPC_EmitInteger, MVT::i32, 0, 
/*13088*/               OPC_EmitInteger, MVT::i32, 0, 
/*13091*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13103*/               OPC_EmitInteger, MVT::i32, 1, 
/*13106*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13109*/               OPC_EmitInteger, MVT::i32, 0, 
/*13112*/               OPC_EmitInteger, MVT::i32, 0, 
/*13115*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 2, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$x, i32:i32:$z)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13140*/             /*Scope*/ 118, /*->13259*/
/*13141*/               OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                            1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13168*/               OPC_EmitInteger, MVT::i32, 0, 
/*13171*/               OPC_EmitInteger, MVT::i32, 0, 
/*13174*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13186*/               OPC_EmitInteger, MVT::i32, 0, 
/*13189*/               OPC_EmitInteger, MVT::i32, 0, 
/*13192*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13204*/               OPC_EmitInteger, MVT::i32, 0, 
/*13207*/               OPC_EmitInteger, MVT::i32, 0, 
/*13210*/               OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13222*/               OPC_EmitInteger, MVT::i32, 1, 
/*13225*/               OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13228*/               OPC_EmitInteger, MVT::i32, 0, 
/*13231*/               OPC_EmitInteger, MVT::i32, 0, 
/*13234*/               OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                            1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                        // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                        // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13259*/             0, /*End of Scope*/
/*13260*/           /*Scope*/ 77|128,1/*205*/, /*->13467*/
/*13262*/             OPC_CheckChild0Same, 1,
/*13264*/             OPC_CheckChild1Same, 2,
/*13266*/             OPC_MoveParent,
/*13267*/             OPC_CheckType, MVT::i32,
/*13269*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13271*/             OPC_EmitInteger, MVT::i32, 0, 
/*13274*/             OPC_EmitInteger, MVT::i32, 0, 
/*13277*/             OPC_EmitInteger, MVT::i32, 0, 
/*13280*/             OPC_EmitInteger, MVT::i32, 0, 
/*13283*/             OPC_EmitInteger, MVT::i32, 1, 
/*13286*/             OPC_EmitInteger, MVT::i32, 0, 
/*13289*/             OPC_EmitInteger, MVT::i32, 0, 
/*13292*/             OPC_EmitInteger, MVT::i32, 0, 
/*13295*/             OPC_EmitInteger, MVT::i32, 0, 
/*13298*/             OPC_EmitInteger, MVT::i32, 0, 
/*13301*/             OPC_EmitInteger, MVT::i32, 0, 
/*13304*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13316*/             OPC_EmitInteger, MVT::i32, 0, 
/*13319*/             OPC_EmitInteger, MVT::i32, 0, 
/*13322*/             OPC_EmitInteger, MVT::i32, 0, 
/*13325*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13337*/             OPC_EmitInteger, MVT::i32, 1, 
/*13340*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13343*/             OPC_EmitInteger, MVT::i32, 0, 
/*13346*/             OPC_EmitInteger, MVT::i32, 0, 
/*13349*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 2, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13376*/             OPC_EmitInteger, MVT::i32, 0, 
/*13379*/             OPC_EmitInteger, MVT::i32, 0, 
/*13382*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13394*/             OPC_EmitInteger, MVT::i32, 0, 
/*13397*/             OPC_EmitInteger, MVT::i32, 0, 
/*13400*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13412*/             OPC_EmitInteger, MVT::i32, 0, 
/*13415*/             OPC_EmitInteger, MVT::i32, 0, 
/*13418*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13430*/             OPC_EmitInteger, MVT::i32, 1, 
/*13433*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13436*/             OPC_EmitInteger, MVT::i32, 0, 
/*13439*/             OPC_EmitInteger, MVT::i32, 0, 
/*13442*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 0, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 i32:i32:$y, (or:i32 i32:i32:$z, i32:i32:$x)), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13467*/           0, /*End of Scope*/
/*13468*/         0, /*End of Scope*/
/*13469*/       /*Scope*/ 120|128,5/*760*/, /*->14231*/
/*13471*/         OPC_MoveChild, 0,
/*13473*/         OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*13476*/         OPC_RecordChild0, // #0 = $x
/*13477*/         OPC_RecordChild1, // #1 = $z
/*13478*/         OPC_MoveParent,
/*13479*/         OPC_RecordChild1, // #2 = $y
/*13480*/         OPC_MoveParent,
/*13481*/         OPC_MoveChild, 1,
/*13483*/         OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13486*/         OPC_Scope, 77|128,1/*205*/, /*->13694*/ // 3 children in Scope
/*13489*/           OPC_CheckChild0Same, 0,
/*13491*/           OPC_CheckChild1Same, 1,
/*13493*/           OPC_MoveParent,
/*13494*/           OPC_CheckType, MVT::i32,
/*13496*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13498*/           OPC_EmitInteger, MVT::i32, 0, 
/*13501*/           OPC_EmitInteger, MVT::i32, 0, 
/*13504*/           OPC_EmitInteger, MVT::i32, 0, 
/*13507*/           OPC_EmitInteger, MVT::i32, 0, 
/*13510*/           OPC_EmitInteger, MVT::i32, 1, 
/*13513*/           OPC_EmitInteger, MVT::i32, 0, 
/*13516*/           OPC_EmitInteger, MVT::i32, 0, 
/*13519*/           OPC_EmitInteger, MVT::i32, 0, 
/*13522*/           OPC_EmitInteger, MVT::i32, 0, 
/*13525*/           OPC_EmitInteger, MVT::i32, 0, 
/*13528*/           OPC_EmitInteger, MVT::i32, 0, 
/*13531*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13543*/           OPC_EmitInteger, MVT::i32, 0, 
/*13546*/           OPC_EmitInteger, MVT::i32, 0, 
/*13549*/           OPC_EmitInteger, MVT::i32, 0, 
/*13552*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13564*/           OPC_EmitInteger, MVT::i32, 1, 
/*13567*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13570*/           OPC_EmitInteger, MVT::i32, 0, 
/*13573*/           OPC_EmitInteger, MVT::i32, 0, 
/*13576*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13603*/           OPC_EmitInteger, MVT::i32, 0, 
/*13606*/           OPC_EmitInteger, MVT::i32, 0, 
/*13609*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13621*/           OPC_EmitInteger, MVT::i32, 0, 
/*13624*/           OPC_EmitInteger, MVT::i32, 0, 
/*13627*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13639*/           OPC_EmitInteger, MVT::i32, 0, 
/*13642*/           OPC_EmitInteger, MVT::i32, 0, 
/*13645*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13657*/           OPC_EmitInteger, MVT::i32, 1, 
/*13660*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13663*/           OPC_EmitInteger, MVT::i32, 0, 
/*13666*/           OPC_EmitInteger, MVT::i32, 0, 
/*13669*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13694*/         /*Scope*/ 71|128,2/*327*/, /*->14023*/
/*13696*/           OPC_CheckChild0Same, 1,
/*13698*/           OPC_CheckChild1Same, 0,
/*13700*/           OPC_MoveParent,
/*13701*/           OPC_CheckType, MVT::i32,
/*13703*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*13705*/           OPC_EmitInteger, MVT::i32, 0, 
/*13708*/           OPC_EmitInteger, MVT::i32, 0, 
/*13711*/           OPC_EmitInteger, MVT::i32, 0, 
/*13714*/           OPC_EmitInteger, MVT::i32, 0, 
/*13717*/           OPC_EmitInteger, MVT::i32, 1, 
/*13720*/           OPC_EmitInteger, MVT::i32, 0, 
/*13723*/           OPC_EmitInteger, MVT::i32, 0, 
/*13726*/           OPC_EmitInteger, MVT::i32, 0, 
/*13729*/           OPC_EmitInteger, MVT::i32, 0, 
/*13732*/           OPC_EmitInteger, MVT::i32, 0, 
/*13735*/           OPC_EmitInteger, MVT::i32, 0, 
/*13738*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13750*/           OPC_EmitInteger, MVT::i32, 0, 
/*13753*/           OPC_EmitInteger, MVT::i32, 0, 
/*13756*/           OPC_EmitInteger, MVT::i32, 0, 
/*13759*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13771*/           OPC_EmitInteger, MVT::i32, 1, 
/*13774*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13777*/           OPC_EmitInteger, MVT::i32, 0, 
/*13780*/           OPC_EmitInteger, MVT::i32, 0, 
/*13783*/           OPC_Scope, 118, /*->13903*/ // 2 children in Scope
/*13785*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 0, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13812*/             OPC_EmitInteger, MVT::i32, 0, 
/*13815*/             OPC_EmitInteger, MVT::i32, 0, 
/*13818*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13830*/             OPC_EmitInteger, MVT::i32, 0, 
/*13833*/             OPC_EmitInteger, MVT::i32, 0, 
/*13836*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13848*/             OPC_EmitInteger, MVT::i32, 0, 
/*13851*/             OPC_EmitInteger, MVT::i32, 0, 
/*13854*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13866*/             OPC_EmitInteger, MVT::i32, 1, 
/*13869*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13872*/             OPC_EmitInteger, MVT::i32, 0, 
/*13875*/             OPC_EmitInteger, MVT::i32, 0, 
/*13878*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 1, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$x, i32:i32:$z), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*13903*/           /*Scope*/ 118, /*->14022*/
/*13904*/             OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*13931*/             OPC_EmitInteger, MVT::i32, 0, 
/*13934*/             OPC_EmitInteger, MVT::i32, 0, 
/*13937*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13949*/             OPC_EmitInteger, MVT::i32, 0, 
/*13952*/             OPC_EmitInteger, MVT::i32, 0, 
/*13955*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13967*/             OPC_EmitInteger, MVT::i32, 0, 
/*13970*/             OPC_EmitInteger, MVT::i32, 0, 
/*13973*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13985*/             OPC_EmitInteger, MVT::i32, 1, 
/*13988*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*13991*/             OPC_EmitInteger, MVT::i32, 0, 
/*13994*/             OPC_EmitInteger, MVT::i32, 0, 
/*13997*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                      // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$x, i32:i32:$z)) - Complexity = 12
                      // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14022*/           0, /*End of Scope*/
/*14023*/         /*Scope*/ 77|128,1/*205*/, /*->14230*/
/*14025*/           OPC_CheckChild0Same, 0,
/*14027*/           OPC_CheckChild1Same, 1,
/*14029*/           OPC_MoveParent,
/*14030*/           OPC_CheckType, MVT::i32,
/*14032*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14034*/           OPC_EmitInteger, MVT::i32, 0, 
/*14037*/           OPC_EmitInteger, MVT::i32, 0, 
/*14040*/           OPC_EmitInteger, MVT::i32, 0, 
/*14043*/           OPC_EmitInteger, MVT::i32, 0, 
/*14046*/           OPC_EmitInteger, MVT::i32, 1, 
/*14049*/           OPC_EmitInteger, MVT::i32, 0, 
/*14052*/           OPC_EmitInteger, MVT::i32, 0, 
/*14055*/           OPC_EmitInteger, MVT::i32, 0, 
/*14058*/           OPC_EmitInteger, MVT::i32, 0, 
/*14061*/           OPC_EmitInteger, MVT::i32, 0, 
/*14064*/           OPC_EmitInteger, MVT::i32, 0, 
/*14067*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14079*/           OPC_EmitInteger, MVT::i32, 0, 
/*14082*/           OPC_EmitInteger, MVT::i32, 0, 
/*14085*/           OPC_EmitInteger, MVT::i32, 0, 
/*14088*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14100*/           OPC_EmitInteger, MVT::i32, 1, 
/*14103*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14106*/           OPC_EmitInteger, MVT::i32, 0, 
/*14109*/           OPC_EmitInteger, MVT::i32, 0, 
/*14112*/           OPC_EmitNode, TARGET_VAL(AMDGPU::XOR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 1, 11, 12, 13, 14, 2, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*14139*/           OPC_EmitInteger, MVT::i32, 0, 
/*14142*/           OPC_EmitInteger, MVT::i32, 0, 
/*14145*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14157*/           OPC_EmitInteger, MVT::i32, 0, 
/*14160*/           OPC_EmitInteger, MVT::i32, 0, 
/*14163*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14175*/           OPC_EmitInteger, MVT::i32, 0, 
/*14178*/           OPC_EmitInteger, MVT::i32, 0, 
/*14181*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14193*/           OPC_EmitInteger, MVT::i32, 1, 
/*14196*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14199*/           OPC_EmitInteger, MVT::i32, 0, 
/*14202*/           OPC_EmitInteger, MVT::i32, 0, 
/*14205*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 23, 24, 25, 26, 0, 27, 28, 29, 2, 30, 31, 32, 33, 34, 35, 36, 
                    // Src: (or:i32 (and:i32 (or:i32 i32:i32:$z, i32:i32:$x), i32:i32:$y), (and:i32 i32:i32:$z, i32:i32:$x)) - Complexity = 12
                    // Dst: (BFI_INT_eg:i32 (XOR_INT:i32 i32:i32:$x, i32:i32:$y), i32:i32:$z, i32:i32:$y)
/*14230*/         0, /*End of Scope*/
/*14231*/       0, /*End of Scope*/
/*14232*/     /*Scope*/ 20|128,1/*148*/, /*->14382*/
/*14234*/       OPC_RecordChild0, // #0 = $src0
/*14235*/       OPC_RecordChild1, // #1 = $src1
/*14236*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->14355
/*14239*/         OPC_Scope, 101, /*->14342*/ // 2 children in Scope
/*14241*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14243*/           OPC_EmitInteger, MVT::i32, 0, 
/*14246*/           OPC_EmitInteger, MVT::i32, 0, 
/*14249*/           OPC_EmitInteger, MVT::i32, 1, 
/*14252*/           OPC_EmitInteger, MVT::i32, 0, 
/*14255*/           OPC_EmitInteger, MVT::i32, 0, 
/*14258*/           OPC_EmitInteger, MVT::i32, 0, 
/*14261*/           OPC_EmitInteger, MVT::i32, 0, 
/*14264*/           OPC_EmitInteger, MVT::i32, 0, 
/*14267*/           OPC_EmitInteger, MVT::i32, 0, 
/*14270*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14282*/           OPC_EmitInteger, MVT::i32, 0, 
/*14285*/           OPC_EmitInteger, MVT::i32, 0, 
/*14288*/           OPC_EmitInteger, MVT::i32, 0, 
/*14291*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14303*/           OPC_EmitInteger, MVT::i32, 1, 
/*14306*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14309*/           OPC_EmitInteger, MVT::i32, 0, 
/*14312*/           OPC_EmitInteger, MVT::i32, 0, 
/*14315*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::OR_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (or:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (OR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*14342*/         /*Scope*/ 11, /*->14354*/
/*14343*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14345*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (or:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_OR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*14354*/         0, /*End of Scope*/
/*14355*/       /*SwitchType*/ 11, MVT::i64,// ->14368
/*14357*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14359*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*14368*/       /*SwitchType*/ 11, MVT::i1,// ->14381
/*14370*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14372*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (or:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_OR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*14381*/       0, // EndSwitchType
/*14382*/     0, /*End of Scope*/
/*14383*/   /*SwitchOpcode*/ 74|128,5/*714*/, TARGET_VAL(ISD::ADD),// ->15101
/*14387*/     OPC_Scope, 59|128,2/*315*/, /*->14705*/ // 2 children in Scope
/*14390*/       OPC_MoveChild, 0,
/*14392*/       OPC_SwitchOpcode /*4 cases */, 41, TARGET_VAL(ISD::SHL),// ->14437
/*14396*/         OPC_CheckChild0Integer, 1, 
/*14398*/         OPC_RecordChild1, // #0 = $a
/*14399*/         OPC_CheckChild1Type, MVT::i32,
/*14401*/         OPC_MoveParent,
/*14402*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14413*/         OPC_CheckType, MVT::i32,
/*14415*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14417*/         OPC_EmitInteger, MVT::i32, 0, 
/*14420*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*14428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (add:i32 (shl:i32 1:i32, i32:i32:$a), -1:i32) - Complexity = 16
                  // Dst: (S_BFM_B32:i32 ?:i32:$a, (S_MOV_B32:i32 0:i32))
/*14437*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_U24),// ->14561
/*14440*/         OPC_RecordChild0, // #0 = $src0
/*14441*/         OPC_RecordChild1, // #1 = $src1
/*14442*/         OPC_MoveParent,
/*14443*/         OPC_RecordChild1, // #2 = $src2
/*14444*/         OPC_CheckType, MVT::i32,
/*14446*/         OPC_Scope, 99, /*->14547*/ // 2 children in Scope
/*14448*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14450*/           OPC_EmitInteger, MVT::i32, 0, 
/*14453*/           OPC_EmitInteger, MVT::i32, 0, 
/*14456*/           OPC_EmitInteger, MVT::i32, 0, 
/*14459*/           OPC_EmitInteger, MVT::i32, 0, 
/*14462*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14474*/           OPC_EmitInteger, MVT::i32, 0, 
/*14477*/           OPC_EmitInteger, MVT::i32, 0, 
/*14480*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14492*/           OPC_EmitInteger, MVT::i32, 0, 
/*14495*/           OPC_EmitInteger, MVT::i32, 0, 
/*14498*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14510*/           OPC_EmitInteger, MVT::i32, 1, 
/*14513*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14516*/           OPC_EmitInteger, MVT::i32, 0, 
/*14519*/           OPC_EmitInteger, MVT::i32, 0, 
/*14522*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14547*/         /*Scope*/ 12, /*->14560*/
/*14548*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14550*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14560*/         0, /*End of Scope*/
/*14561*/       /*SwitchOpcode*/ 121, TARGET_VAL(AMDGPUISD::MUL_I24),// ->14685
/*14564*/         OPC_RecordChild0, // #0 = $src0
/*14565*/         OPC_RecordChild1, // #1 = $src1
/*14566*/         OPC_MoveParent,
/*14567*/         OPC_RecordChild1, // #2 = $src2
/*14568*/         OPC_CheckType, MVT::i32,
/*14570*/         OPC_Scope, 99, /*->14671*/ // 2 children in Scope
/*14572*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*14574*/           OPC_EmitInteger, MVT::i32, 0, 
/*14577*/           OPC_EmitInteger, MVT::i32, 0, 
/*14580*/           OPC_EmitInteger, MVT::i32, 0, 
/*14583*/           OPC_EmitInteger, MVT::i32, 0, 
/*14586*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14598*/           OPC_EmitInteger, MVT::i32, 0, 
/*14601*/           OPC_EmitInteger, MVT::i32, 0, 
/*14604*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14616*/           OPC_EmitInteger, MVT::i32, 0, 
/*14619*/           OPC_EmitInteger, MVT::i32, 0, 
/*14622*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14634*/           OPC_EmitInteger, MVT::i32, 1, 
/*14637*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14640*/           OPC_EmitInteger, MVT::i32, 0, 
/*14643*/           OPC_EmitInteger, MVT::i32, 0, 
/*14646*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14671*/         /*Scope*/ 12, /*->14684*/
/*14672*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14674*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (add:i32 (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1), i32:i32:$src2) - Complexity = 6
                    // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14684*/         0, /*End of Scope*/
/*14685*/       /*SwitchOpcode*/ 16, TARGET_VAL(ISD::CTPOP),// ->14704
/*14688*/         OPC_RecordChild0, // #0 = $popcnt
/*14689*/         OPC_MoveParent,
/*14690*/         OPC_RecordChild1, // #1 = $val
/*14691*/         OPC_CheckType, MVT::i32,
/*14693*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14695*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (add:i32 (ctpop:i32 i32:i32:$popcnt), i32:i32:$val) - Complexity = 6
                  // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*14704*/       0, // EndSwitchOpcode
/*14705*/     /*Scope*/ 9|128,3/*393*/, /*->15100*/
/*14707*/       OPC_RecordChild0, // #0 = $val
/*14708*/       OPC_Scope, 12|128,2/*268*/, /*->14979*/ // 2 children in Scope
/*14711*/         OPC_MoveChild, 1,
/*14713*/         OPC_SwitchOpcode /*3 cases */, 15, TARGET_VAL(ISD::CTPOP),// ->14732
/*14717*/           OPC_RecordChild0, // #1 = $popcnt
/*14718*/           OPC_MoveParent,
/*14719*/           OPC_CheckType, MVT::i32,
/*14721*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14723*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BCNT_U32_B32_e64), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0, 
                    // Src: (add:i32 i32:i32:$val, (ctpop:i32 i32:i32:$popcnt)) - Complexity = 6
                    // Dst: (V_BCNT_U32_B32_e64:i32 ?:i32:$popcnt, ?:i32:$val)
/*14732*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_I24),// ->14855
/*14735*/           OPC_RecordChild0, // #1 = $src0
/*14736*/           OPC_RecordChild1, // #2 = $src1
/*14737*/           OPC_MoveParent,
/*14738*/           OPC_CheckType, MVT::i32,
/*14740*/           OPC_Scope, 12, /*->14754*/ // 2 children in Scope
/*14742*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14744*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_I32_I24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14754*/           /*Scope*/ 99, /*->14854*/
/*14755*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*14757*/             OPC_EmitInteger, MVT::i32, 0, 
/*14760*/             OPC_EmitInteger, MVT::i32, 0, 
/*14763*/             OPC_EmitInteger, MVT::i32, 0, 
/*14766*/             OPC_EmitInteger, MVT::i32, 0, 
/*14769*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14781*/             OPC_EmitInteger, MVT::i32, 0, 
/*14784*/             OPC_EmitInteger, MVT::i32, 0, 
/*14787*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14799*/             OPC_EmitInteger, MVT::i32, 0, 
/*14802*/             OPC_EmitInteger, MVT::i32, 0, 
/*14805*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14817*/             OPC_EmitInteger, MVT::i32, 1, 
/*14820*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14823*/             OPC_EmitInteger, MVT::i32, 0, 
/*14826*/             OPC_EmitInteger, MVT::i32, 0, 
/*14829*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_INT24_cm:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14854*/           0, /*End of Scope*/
/*14855*/         /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::MUL_U24),// ->14978
/*14858*/           OPC_RecordChild0, // #1 = $src0
/*14859*/           OPC_RecordChild1, // #2 = $src1
/*14860*/           OPC_MoveParent,
/*14861*/           OPC_CheckType, MVT::i32,
/*14863*/           OPC_Scope, 12, /*->14877*/ // 2 children in Scope
/*14865*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*14867*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (V_MAD_U32_U24:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14877*/           /*Scope*/ 99, /*->14977*/
/*14878*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14880*/             OPC_EmitInteger, MVT::i32, 0, 
/*14883*/             OPC_EmitInteger, MVT::i32, 0, 
/*14886*/             OPC_EmitInteger, MVT::i32, 0, 
/*14889*/             OPC_EmitInteger, MVT::i32, 0, 
/*14892*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14904*/             OPC_EmitInteger, MVT::i32, 0, 
/*14907*/             OPC_EmitInteger, MVT::i32, 0, 
/*14910*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14922*/             OPC_EmitInteger, MVT::i32, 0, 
/*14925*/             OPC_EmitInteger, MVT::i32, 0, 
/*14928*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*14940*/             OPC_EmitInteger, MVT::i32, 1, 
/*14943*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*14946*/             OPC_EmitInteger, MVT::i32, 0, 
/*14949*/             OPC_EmitInteger, MVT::i32, 0, 
/*14952*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (add:i32 i32:i32:$src2, (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1)) - Complexity = 6
                      // Dst: (MULADD_UINT24_eg:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*14977*/           0, /*End of Scope*/
/*14978*/         0, // EndSwitchOpcode
/*14979*/       /*Scope*/ 119, /*->15099*/
/*14980*/         OPC_RecordChild1, // #1 = $src1
/*14981*/         OPC_CheckType, MVT::i32,
/*14983*/         OPC_Scope, 101, /*->15086*/ // 2 children in Scope
/*14985*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*14987*/           OPC_EmitInteger, MVT::i32, 0, 
/*14990*/           OPC_EmitInteger, MVT::i32, 0, 
/*14993*/           OPC_EmitInteger, MVT::i32, 1, 
/*14996*/           OPC_EmitInteger, MVT::i32, 0, 
/*14999*/           OPC_EmitInteger, MVT::i32, 0, 
/*15002*/           OPC_EmitInteger, MVT::i32, 0, 
/*15005*/           OPC_EmitInteger, MVT::i32, 0, 
/*15008*/           OPC_EmitInteger, MVT::i32, 0, 
/*15011*/           OPC_EmitInteger, MVT::i32, 0, 
/*15014*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15026*/           OPC_EmitInteger, MVT::i32, 0, 
/*15029*/           OPC_EmitInteger, MVT::i32, 0, 
/*15032*/           OPC_EmitInteger, MVT::i32, 0, 
/*15035*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15047*/           OPC_EmitInteger, MVT::i32, 1, 
/*15050*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15053*/           OPC_EmitInteger, MVT::i32, 0, 
/*15056*/           OPC_EmitInteger, MVT::i32, 0, 
/*15059*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (add:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (ADD_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*15086*/         /*Scope*/ 11, /*->15098*/
/*15087*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*15089*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (add:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                    // Dst: (S_ADD_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*15098*/         0, /*End of Scope*/
/*15099*/       0, /*End of Scope*/
/*15100*/     0, /*End of Scope*/
/*15101*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::REGISTER_LOAD),// ->15133
/*15104*/     OPC_RecordNode, // #0 = 'AMDGPUregister_load' chained node
/*15105*/     OPC_RecordChild1, // #1 = $addr
/*15106*/     OPC_RecordChild2, // #2 = $chan
/*15107*/     OPC_MoveChild, 2,
/*15109*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15112*/     OPC_CheckType, MVT::i32,
/*15114*/     OPC_MoveParent,
/*15115*/     OPC_CheckType, MVT::i32,
/*15117*/     OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15119*/     OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectADDRIndirect:$addr #3 #4
/*15122*/     OPC_EmitMergeInputChains1_0,
/*15123*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterLoad), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 2, 
              // Src: (AMDGPUregister_load:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterLoad:i32 ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15133*/   /*SwitchOpcode*/ 30, TARGET_VAL(AMDGPUISD::REGISTER_STORE),// ->15166
/*15136*/     OPC_RecordNode, // #0 = 'AMDGPUregister_store' chained node
/*15137*/     OPC_RecordChild1, // #1 = $val
/*15138*/     OPC_CheckChild1Type, MVT::i32,
/*15140*/     OPC_RecordChild2, // #2 = $addr
/*15141*/     OPC_RecordChild3, // #3 = $chan
/*15142*/     OPC_MoveChild, 3,
/*15144*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15147*/     OPC_CheckType, MVT::i32,
/*15149*/     OPC_MoveParent,
/*15150*/     OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15152*/     OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectADDRIndirect:$addr #4 #5
/*15155*/     OPC_EmitMergeInputChains1_0,
/*15156*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_RegisterStore), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 4, 5, 3, 
              // Src: (AMDGPUregister_store i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan) - Complexity = 15
              // Dst: (R600_RegisterStore i32:i32:$val, ADDRIndirect:iPTR:$addr, (timm:i32):$chan)
/*15166*/   /*SwitchOpcode*/ 60|128,23/*3004*/, TARGET_VAL(ISD::SELECT_CC),// ->18174
/*15170*/     OPC_RecordChild0, // #0 = $src0
/*15171*/     OPC_Scope, 25|128,12/*1561*/, /*->16735*/ // 2 children in Scope
/*15174*/       OPC_CheckChild0Type, MVT::f32,
/*15176*/       OPC_Scope, 10|128,7/*906*/, /*->16085*/ // 2 children in Scope
/*15179*/         OPC_RecordChild1, // #1 = $src1
/*15180*/         OPC_Scope, 64|128,3/*448*/, /*->15631*/ // 2 children in Scope
/*15183*/           OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15194*/           OPC_CheckChild3Integer, 0, 
/*15196*/           OPC_MoveChild, 4,
/*15198*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15201*/           OPC_Scope, 106, /*->15309*/ // 4 children in Scope
/*15203*/             OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*15205*/             OPC_MoveParent,
/*15206*/             OPC_CheckType, MVT::i32,
/*15208*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15210*/             OPC_EmitInteger, MVT::i32, 0, 
/*15213*/             OPC_EmitInteger, MVT::i32, 0, 
/*15216*/             OPC_EmitInteger, MVT::i32, 1, 
/*15219*/             OPC_EmitInteger, MVT::i32, 0, 
/*15222*/             OPC_EmitInteger, MVT::i32, 0, 
/*15225*/             OPC_EmitInteger, MVT::i32, 0, 
/*15228*/             OPC_EmitInteger, MVT::i32, 0, 
/*15231*/             OPC_EmitInteger, MVT::i32, 0, 
/*15234*/             OPC_EmitInteger, MVT::i32, 0, 
/*15237*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15249*/             OPC_EmitInteger, MVT::i32, 0, 
/*15252*/             OPC_EmitInteger, MVT::i32, 0, 
/*15255*/             OPC_EmitInteger, MVT::i32, 0, 
/*15258*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15270*/             OPC_EmitInteger, MVT::i32, 1, 
/*15273*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15276*/             OPC_EmitInteger, MVT::i32, 0, 
/*15279*/             OPC_EmitInteger, MVT::i32, 0, 
/*15282*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 13
                      // Dst: (SETE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15309*/           /*Scope*/ 106, /*->15416*/
/*15310*/             OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*15312*/             OPC_MoveParent,
/*15313*/             OPC_CheckType, MVT::i32,
/*15315*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15317*/             OPC_EmitInteger, MVT::i32, 0, 
/*15320*/             OPC_EmitInteger, MVT::i32, 0, 
/*15323*/             OPC_EmitInteger, MVT::i32, 1, 
/*15326*/             OPC_EmitInteger, MVT::i32, 0, 
/*15329*/             OPC_EmitInteger, MVT::i32, 0, 
/*15332*/             OPC_EmitInteger, MVT::i32, 0, 
/*15335*/             OPC_EmitInteger, MVT::i32, 0, 
/*15338*/             OPC_EmitInteger, MVT::i32, 0, 
/*15341*/             OPC_EmitInteger, MVT::i32, 0, 
/*15344*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15356*/             OPC_EmitInteger, MVT::i32, 0, 
/*15359*/             OPC_EmitInteger, MVT::i32, 0, 
/*15362*/             OPC_EmitInteger, MVT::i32, 0, 
/*15365*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15377*/             OPC_EmitInteger, MVT::i32, 1, 
/*15380*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15383*/             OPC_EmitInteger, MVT::i32, 0, 
/*15386*/             OPC_EmitInteger, MVT::i32, 0, 
/*15389*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 13
                      // Dst: (SETGT_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15416*/           /*Scope*/ 106, /*->15523*/
/*15417*/             OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*15419*/             OPC_MoveParent,
/*15420*/             OPC_CheckType, MVT::i32,
/*15422*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15424*/             OPC_EmitInteger, MVT::i32, 0, 
/*15427*/             OPC_EmitInteger, MVT::i32, 0, 
/*15430*/             OPC_EmitInteger, MVT::i32, 1, 
/*15433*/             OPC_EmitInteger, MVT::i32, 0, 
/*15436*/             OPC_EmitInteger, MVT::i32, 0, 
/*15439*/             OPC_EmitInteger, MVT::i32, 0, 
/*15442*/             OPC_EmitInteger, MVT::i32, 0, 
/*15445*/             OPC_EmitInteger, MVT::i32, 0, 
/*15448*/             OPC_EmitInteger, MVT::i32, 0, 
/*15451*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15463*/             OPC_EmitInteger, MVT::i32, 0, 
/*15466*/             OPC_EmitInteger, MVT::i32, 0, 
/*15469*/             OPC_EmitInteger, MVT::i32, 0, 
/*15472*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15484*/             OPC_EmitInteger, MVT::i32, 1, 
/*15487*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15490*/             OPC_EmitInteger, MVT::i32, 0, 
/*15493*/             OPC_EmitInteger, MVT::i32, 0, 
/*15496*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 13
                      // Dst: (SETGE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15523*/           /*Scope*/ 106, /*->15630*/
/*15524*/             OPC_CheckPredicate, 35, // Predicate_COND_UNE_NE
/*15526*/             OPC_MoveParent,
/*15527*/             OPC_CheckType, MVT::i32,
/*15529*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15531*/             OPC_EmitInteger, MVT::i32, 0, 
/*15534*/             OPC_EmitInteger, MVT::i32, 0, 
/*15537*/             OPC_EmitInteger, MVT::i32, 1, 
/*15540*/             OPC_EmitInteger, MVT::i32, 0, 
/*15543*/             OPC_EmitInteger, MVT::i32, 0, 
/*15546*/             OPC_EmitInteger, MVT::i32, 0, 
/*15549*/             OPC_EmitInteger, MVT::i32, 0, 
/*15552*/             OPC_EmitInteger, MVT::i32, 0, 
/*15555*/             OPC_EmitInteger, MVT::i32, 0, 
/*15558*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15570*/             OPC_EmitInteger, MVT::i32, 0, 
/*15573*/             OPC_EmitInteger, MVT::i32, 0, 
/*15576*/             OPC_EmitInteger, MVT::i32, 0, 
/*15579*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15591*/             OPC_EmitInteger, MVT::i32, 1, 
/*15594*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15597*/             OPC_EmitInteger, MVT::i32, 0, 
/*15600*/             OPC_EmitInteger, MVT::i32, 0, 
/*15603*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_DX10), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:i32 f32:f32:$src0, f32:f32:$src1, -1:i32, 0:i32, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 13
                      // Dst: (SETNE_DX10:i32 f32:f32:$src0, f32:f32:$src1)
/*15630*/           0, /*End of Scope*/
/*15631*/         /*Scope*/ 67|128,3/*451*/, /*->16084*/
/*15633*/           OPC_MoveChild, 2,
/*15635*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15638*/           OPC_CheckPredicate, 36, // Predicate_FP_ONE
/*15640*/           OPC_MoveParent,
/*15641*/           OPC_MoveChild, 3,
/*15643*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*15646*/           OPC_CheckPredicate, 37, // Predicate_FP_ZERO
/*15648*/           OPC_MoveParent,
/*15649*/           OPC_MoveChild, 4,
/*15651*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*15654*/           OPC_Scope, 106, /*->15762*/ // 4 children in Scope
/*15656*/             OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*15658*/             OPC_MoveParent,
/*15659*/             OPC_CheckType, MVT::f32,
/*15661*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15663*/             OPC_EmitInteger, MVT::i32, 0, 
/*15666*/             OPC_EmitInteger, MVT::i32, 0, 
/*15669*/             OPC_EmitInteger, MVT::i32, 1, 
/*15672*/             OPC_EmitInteger, MVT::i32, 0, 
/*15675*/             OPC_EmitInteger, MVT::i32, 0, 
/*15678*/             OPC_EmitInteger, MVT::i32, 0, 
/*15681*/             OPC_EmitInteger, MVT::i32, 0, 
/*15684*/             OPC_EmitInteger, MVT::i32, 0, 
/*15687*/             OPC_EmitInteger, MVT::i32, 0, 
/*15690*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15702*/             OPC_EmitInteger, MVT::i32, 0, 
/*15705*/             OPC_EmitInteger, MVT::i32, 0, 
/*15708*/             OPC_EmitInteger, MVT::i32, 0, 
/*15711*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15723*/             OPC_EmitInteger, MVT::i32, 1, 
/*15726*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15729*/             OPC_EmitInteger, MVT::i32, 0, 
/*15732*/             OPC_EmitInteger, MVT::i32, 0, 
/*15735*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 11
                      // Dst: (SETE:f32 f32:f32:$src0, f32:f32:$src1)
/*15762*/           /*Scope*/ 106, /*->15869*/
/*15763*/             OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*15765*/             OPC_MoveParent,
/*15766*/             OPC_CheckType, MVT::f32,
/*15768*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15770*/             OPC_EmitInteger, MVT::i32, 0, 
/*15773*/             OPC_EmitInteger, MVT::i32, 0, 
/*15776*/             OPC_EmitInteger, MVT::i32, 1, 
/*15779*/             OPC_EmitInteger, MVT::i32, 0, 
/*15782*/             OPC_EmitInteger, MVT::i32, 0, 
/*15785*/             OPC_EmitInteger, MVT::i32, 0, 
/*15788*/             OPC_EmitInteger, MVT::i32, 0, 
/*15791*/             OPC_EmitInteger, MVT::i32, 0, 
/*15794*/             OPC_EmitInteger, MVT::i32, 0, 
/*15797*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15809*/             OPC_EmitInteger, MVT::i32, 0, 
/*15812*/             OPC_EmitInteger, MVT::i32, 0, 
/*15815*/             OPC_EmitInteger, MVT::i32, 0, 
/*15818*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15830*/             OPC_EmitInteger, MVT::i32, 1, 
/*15833*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15836*/             OPC_EmitInteger, MVT::i32, 0, 
/*15839*/             OPC_EmitInteger, MVT::i32, 0, 
/*15842*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGT), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 11
                      // Dst: (SGT:f32 f32:f32:$src0, f32:f32:$src1)
/*15869*/           /*Scope*/ 106, /*->15976*/
/*15870*/             OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*15872*/             OPC_MoveParent,
/*15873*/             OPC_CheckType, MVT::f32,
/*15875*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15877*/             OPC_EmitInteger, MVT::i32, 0, 
/*15880*/             OPC_EmitInteger, MVT::i32, 0, 
/*15883*/             OPC_EmitInteger, MVT::i32, 1, 
/*15886*/             OPC_EmitInteger, MVT::i32, 0, 
/*15889*/             OPC_EmitInteger, MVT::i32, 0, 
/*15892*/             OPC_EmitInteger, MVT::i32, 0, 
/*15895*/             OPC_EmitInteger, MVT::i32, 0, 
/*15898*/             OPC_EmitInteger, MVT::i32, 0, 
/*15901*/             OPC_EmitInteger, MVT::i32, 0, 
/*15904*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15916*/             OPC_EmitInteger, MVT::i32, 0, 
/*15919*/             OPC_EmitInteger, MVT::i32, 0, 
/*15922*/             OPC_EmitInteger, MVT::i32, 0, 
/*15925*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*15937*/             OPC_EmitInteger, MVT::i32, 1, 
/*15940*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*15943*/             OPC_EmitInteger, MVT::i32, 0, 
/*15946*/             OPC_EmitInteger, MVT::i32, 0, 
/*15949*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SGE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 11
                      // Dst: (SGE:f32 f32:f32:$src0, f32:f32:$src1)
/*15976*/           /*Scope*/ 106, /*->16083*/
/*15977*/             OPC_CheckPredicate, 35, // Predicate_COND_UNE_NE
/*15979*/             OPC_MoveParent,
/*15980*/             OPC_CheckType, MVT::f32,
/*15982*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*15984*/             OPC_EmitInteger, MVT::i32, 0, 
/*15987*/             OPC_EmitInteger, MVT::i32, 0, 
/*15990*/             OPC_EmitInteger, MVT::i32, 1, 
/*15993*/             OPC_EmitInteger, MVT::i32, 0, 
/*15996*/             OPC_EmitInteger, MVT::i32, 0, 
/*15999*/             OPC_EmitInteger, MVT::i32, 0, 
/*16002*/             OPC_EmitInteger, MVT::i32, 0, 
/*16005*/             OPC_EmitInteger, MVT::i32, 0, 
/*16008*/             OPC_EmitInteger, MVT::i32, 0, 
/*16011*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16023*/             OPC_EmitInteger, MVT::i32, 0, 
/*16026*/             OPC_EmitInteger, MVT::i32, 0, 
/*16029*/             OPC_EmitInteger, MVT::i32, 0, 
/*16032*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16044*/             OPC_EmitInteger, MVT::i32, 1, 
/*16047*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16050*/             OPC_EmitInteger, MVT::i32, 0, 
/*16053*/             OPC_EmitInteger, MVT::i32, 0, 
/*16056*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SNE), 0,
                          1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (selectcc:f32 f32:f32:$src0, f32:f32:$src1, (fpimm:f32)<<P:Predicate_FP_ONE>>, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (cond:Other)<<P:Predicate_COND_UNE_NE>>) - Complexity = 11
                      // Dst: (SNE:f32 f32:f32:$src0, f32:f32:$src1)
/*16083*/           0, /*End of Scope*/
/*16084*/         0, /*End of Scope*/
/*16085*/       /*Scope*/ 7|128,5/*647*/, /*->16734*/
/*16087*/         OPC_MoveChild, 1,
/*16089*/         OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*16092*/         OPC_CheckPredicate, 37, // Predicate_FP_ZERO
/*16094*/         OPC_MoveParent,
/*16095*/         OPC_RecordChild2, // #1 = $src1
/*16096*/         OPC_RecordChild3, // #2 = $src2
/*16097*/         OPC_MoveChild, 4,
/*16099*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*16102*/         OPC_Scope, 104, /*->16208*/ // 6 children in Scope
/*16104*/           OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*16106*/           OPC_MoveParent,
/*16107*/           OPC_CheckType, MVT::f32,
/*16109*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16111*/           OPC_EmitInteger, MVT::i32, 0, 
/*16114*/           OPC_EmitInteger, MVT::i32, 0, 
/*16117*/           OPC_EmitInteger, MVT::i32, 0, 
/*16120*/           OPC_EmitInteger, MVT::i32, 0, 
/*16123*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16135*/           OPC_EmitInteger, MVT::i32, 0, 
/*16138*/           OPC_EmitInteger, MVT::i32, 0, 
/*16141*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16153*/           OPC_EmitInteger, MVT::i32, 0, 
/*16156*/           OPC_EmitInteger, MVT::i32, 0, 
/*16159*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16171*/           OPC_EmitInteger, MVT::i32, 1, 
/*16174*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16177*/           OPC_EmitInteger, MVT::i32, 0, 
/*16180*/           OPC_EmitInteger, MVT::i32, 0, 
/*16183*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16208*/         /*Scope*/ 104, /*->16313*/
/*16209*/           OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*16211*/           OPC_MoveParent,
/*16212*/           OPC_CheckType, MVT::f32,
/*16214*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16216*/           OPC_EmitInteger, MVT::i32, 0, 
/*16219*/           OPC_EmitInteger, MVT::i32, 0, 
/*16222*/           OPC_EmitInteger, MVT::i32, 0, 
/*16225*/           OPC_EmitInteger, MVT::i32, 0, 
/*16228*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16240*/           OPC_EmitInteger, MVT::i32, 0, 
/*16243*/           OPC_EmitInteger, MVT::i32, 0, 
/*16246*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16258*/           OPC_EmitInteger, MVT::i32, 0, 
/*16261*/           OPC_EmitInteger, MVT::i32, 0, 
/*16264*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16276*/           OPC_EmitInteger, MVT::i32, 1, 
/*16279*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16282*/           OPC_EmitInteger, MVT::i32, 0, 
/*16285*/           OPC_EmitInteger, MVT::i32, 0, 
/*16288*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16313*/         /*Scope*/ 104, /*->16418*/
/*16314*/           OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*16316*/           OPC_MoveParent,
/*16317*/           OPC_CheckType, MVT::f32,
/*16319*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*16321*/           OPC_EmitInteger, MVT::i32, 0, 
/*16324*/           OPC_EmitInteger, MVT::i32, 0, 
/*16327*/           OPC_EmitInteger, MVT::i32, 0, 
/*16330*/           OPC_EmitInteger, MVT::i32, 0, 
/*16333*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16345*/           OPC_EmitInteger, MVT::i32, 0, 
/*16348*/           OPC_EmitInteger, MVT::i32, 0, 
/*16351*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16363*/           OPC_EmitInteger, MVT::i32, 0, 
/*16366*/           OPC_EmitInteger, MVT::i32, 0, 
/*16369*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16381*/           OPC_EmitInteger, MVT::i32, 1, 
/*16384*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16387*/           OPC_EmitInteger, MVT::i32, 0, 
/*16390*/           OPC_EmitInteger, MVT::i32, 0, 
/*16393*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_r600), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16418*/         /*Scope*/ 104, /*->16523*/
/*16419*/           OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*16421*/           OPC_MoveParent,
/*16422*/           OPC_CheckType, MVT::f32,
/*16424*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16426*/           OPC_EmitInteger, MVT::i32, 0, 
/*16429*/           OPC_EmitInteger, MVT::i32, 0, 
/*16432*/           OPC_EmitInteger, MVT::i32, 0, 
/*16435*/           OPC_EmitInteger, MVT::i32, 0, 
/*16438*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16450*/           OPC_EmitInteger, MVT::i32, 0, 
/*16453*/           OPC_EmitInteger, MVT::i32, 0, 
/*16456*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16468*/           OPC_EmitInteger, MVT::i32, 0, 
/*16471*/           OPC_EmitInteger, MVT::i32, 0, 
/*16474*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16486*/           OPC_EmitInteger, MVT::i32, 1, 
/*16489*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16492*/           OPC_EmitInteger, MVT::i32, 0, 
/*16495*/           OPC_EmitInteger, MVT::i32, 0, 
/*16498*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = 7
                    // Dst: (CNDE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16523*/         /*Scope*/ 104, /*->16628*/
/*16524*/           OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*16526*/           OPC_MoveParent,
/*16527*/           OPC_CheckType, MVT::f32,
/*16529*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16531*/           OPC_EmitInteger, MVT::i32, 0, 
/*16534*/           OPC_EmitInteger, MVT::i32, 0, 
/*16537*/           OPC_EmitInteger, MVT::i32, 0, 
/*16540*/           OPC_EmitInteger, MVT::i32, 0, 
/*16543*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16555*/           OPC_EmitInteger, MVT::i32, 0, 
/*16558*/           OPC_EmitInteger, MVT::i32, 0, 
/*16561*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16573*/           OPC_EmitInteger, MVT::i32, 0, 
/*16576*/           OPC_EmitInteger, MVT::i32, 0, 
/*16579*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16591*/           OPC_EmitInteger, MVT::i32, 1, 
/*16594*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16597*/           OPC_EmitInteger, MVT::i32, 0, 
/*16600*/           OPC_EmitInteger, MVT::i32, 0, 
/*16603*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = 7
                    // Dst: (CNDGT_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16628*/         /*Scope*/ 104, /*->16733*/
/*16629*/           OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*16631*/           OPC_MoveParent,
/*16632*/           OPC_CheckType, MVT::f32,
/*16634*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16636*/           OPC_EmitInteger, MVT::i32, 0, 
/*16639*/           OPC_EmitInteger, MVT::i32, 0, 
/*16642*/           OPC_EmitInteger, MVT::i32, 0, 
/*16645*/           OPC_EmitInteger, MVT::i32, 0, 
/*16648*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16660*/           OPC_EmitInteger, MVT::i32, 0, 
/*16663*/           OPC_EmitInteger, MVT::i32, 0, 
/*16666*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16678*/           OPC_EmitInteger, MVT::i32, 0, 
/*16681*/           OPC_EmitInteger, MVT::i32, 0, 
/*16684*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16696*/           OPC_EmitInteger, MVT::i32, 1, 
/*16699*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16702*/           OPC_EmitInteger, MVT::i32, 0, 
/*16705*/           OPC_EmitInteger, MVT::i32, 0, 
/*16708*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_eg), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, f32:f32:$src1, f32:f32:$src2, (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = 7
                    // Dst: (CNDGE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*16733*/         0, /*End of Scope*/
/*16734*/       0, /*End of Scope*/
/*16735*/     /*Scope*/ 28|128,11/*1436*/, /*->18173*/
/*16737*/       OPC_CheckChild0Type, MVT::i32,
/*16739*/       OPC_Scope, 20|128,5/*660*/, /*->17402*/ // 3 children in Scope
/*16742*/         OPC_RecordChild1, // #1 = $src1
/*16743*/         OPC_CheckChild2Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16754*/         OPC_CheckChild3Integer, 0, 
/*16756*/         OPC_MoveChild, 4,
/*16758*/         OPC_Scope, 106, /*->16866*/ // 6 children in Scope
/*16760*/           OPC_CheckCondCode, ISD::SETEQ,
/*16762*/           OPC_MoveParent,
/*16763*/           OPC_CheckType, MVT::i32,
/*16765*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16767*/           OPC_EmitInteger, MVT::i32, 0, 
/*16770*/           OPC_EmitInteger, MVT::i32, 0, 
/*16773*/           OPC_EmitInteger, MVT::i32, 1, 
/*16776*/           OPC_EmitInteger, MVT::i32, 0, 
/*16779*/           OPC_EmitInteger, MVT::i32, 0, 
/*16782*/           OPC_EmitInteger, MVT::i32, 0, 
/*16785*/           OPC_EmitInteger, MVT::i32, 0, 
/*16788*/           OPC_EmitInteger, MVT::i32, 0, 
/*16791*/           OPC_EmitInteger, MVT::i32, 0, 
/*16794*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16806*/           OPC_EmitInteger, MVT::i32, 0, 
/*16809*/           OPC_EmitInteger, MVT::i32, 0, 
/*16812*/           OPC_EmitInteger, MVT::i32, 0, 
/*16815*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16827*/           OPC_EmitInteger, MVT::i32, 1, 
/*16830*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16833*/           OPC_EmitInteger, MVT::i32, 0, 
/*16836*/           OPC_EmitInteger, MVT::i32, 0, 
/*16839*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETEQ:Other) - Complexity = 13
                    // Dst: (SETE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16866*/         /*Scope*/ 106, /*->16973*/
/*16867*/           OPC_CheckCondCode, ISD::SETGT,
/*16869*/           OPC_MoveParent,
/*16870*/           OPC_CheckType, MVT::i32,
/*16872*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16874*/           OPC_EmitInteger, MVT::i32, 0, 
/*16877*/           OPC_EmitInteger, MVT::i32, 0, 
/*16880*/           OPC_EmitInteger, MVT::i32, 1, 
/*16883*/           OPC_EmitInteger, MVT::i32, 0, 
/*16886*/           OPC_EmitInteger, MVT::i32, 0, 
/*16889*/           OPC_EmitInteger, MVT::i32, 0, 
/*16892*/           OPC_EmitInteger, MVT::i32, 0, 
/*16895*/           OPC_EmitInteger, MVT::i32, 0, 
/*16898*/           OPC_EmitInteger, MVT::i32, 0, 
/*16901*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16913*/           OPC_EmitInteger, MVT::i32, 0, 
/*16916*/           OPC_EmitInteger, MVT::i32, 0, 
/*16919*/           OPC_EmitInteger, MVT::i32, 0, 
/*16922*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16934*/           OPC_EmitInteger, MVT::i32, 1, 
/*16937*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*16940*/           OPC_EmitInteger, MVT::i32, 0, 
/*16943*/           OPC_EmitInteger, MVT::i32, 0, 
/*16946*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGT:Other) - Complexity = 13
                    // Dst: (SETGT_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*16973*/         /*Scope*/ 106, /*->17080*/
/*16974*/           OPC_CheckCondCode, ISD::SETGE,
/*16976*/           OPC_MoveParent,
/*16977*/           OPC_CheckType, MVT::i32,
/*16979*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*16981*/           OPC_EmitInteger, MVT::i32, 0, 
/*16984*/           OPC_EmitInteger, MVT::i32, 0, 
/*16987*/           OPC_EmitInteger, MVT::i32, 1, 
/*16990*/           OPC_EmitInteger, MVT::i32, 0, 
/*16993*/           OPC_EmitInteger, MVT::i32, 0, 
/*16996*/           OPC_EmitInteger, MVT::i32, 0, 
/*16999*/           OPC_EmitInteger, MVT::i32, 0, 
/*17002*/           OPC_EmitInteger, MVT::i32, 0, 
/*17005*/           OPC_EmitInteger, MVT::i32, 0, 
/*17008*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17020*/           OPC_EmitInteger, MVT::i32, 0, 
/*17023*/           OPC_EmitInteger, MVT::i32, 0, 
/*17026*/           OPC_EmitInteger, MVT::i32, 0, 
/*17029*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17041*/           OPC_EmitInteger, MVT::i32, 1, 
/*17044*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17047*/           OPC_EmitInteger, MVT::i32, 0, 
/*17050*/           OPC_EmitInteger, MVT::i32, 0, 
/*17053*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETGE:Other) - Complexity = 13
                    // Dst: (SETGE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17080*/         /*Scope*/ 106, /*->17187*/
/*17081*/           OPC_CheckCondCode, ISD::SETNE,
/*17083*/           OPC_MoveParent,
/*17084*/           OPC_CheckType, MVT::i32,
/*17086*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17088*/           OPC_EmitInteger, MVT::i32, 0, 
/*17091*/           OPC_EmitInteger, MVT::i32, 0, 
/*17094*/           OPC_EmitInteger, MVT::i32, 1, 
/*17097*/           OPC_EmitInteger, MVT::i32, 0, 
/*17100*/           OPC_EmitInteger, MVT::i32, 0, 
/*17103*/           OPC_EmitInteger, MVT::i32, 0, 
/*17106*/           OPC_EmitInteger, MVT::i32, 0, 
/*17109*/           OPC_EmitInteger, MVT::i32, 0, 
/*17112*/           OPC_EmitInteger, MVT::i32, 0, 
/*17115*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17127*/           OPC_EmitInteger, MVT::i32, 0, 
/*17130*/           OPC_EmitInteger, MVT::i32, 0, 
/*17133*/           OPC_EmitInteger, MVT::i32, 0, 
/*17136*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17148*/           OPC_EmitInteger, MVT::i32, 1, 
/*17151*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17154*/           OPC_EmitInteger, MVT::i32, 0, 
/*17157*/           OPC_EmitInteger, MVT::i32, 0, 
/*17160*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETNE_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETNE:Other) - Complexity = 13
                    // Dst: (SETNE_INT:i32 i32:i32:$src0, i32:i32:$src1)
/*17187*/         /*Scope*/ 106, /*->17294*/
/*17188*/           OPC_CheckCondCode, ISD::SETUGT,
/*17190*/           OPC_MoveParent,
/*17191*/           OPC_CheckType, MVT::i32,
/*17193*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17195*/           OPC_EmitInteger, MVT::i32, 0, 
/*17198*/           OPC_EmitInteger, MVT::i32, 0, 
/*17201*/           OPC_EmitInteger, MVT::i32, 1, 
/*17204*/           OPC_EmitInteger, MVT::i32, 0, 
/*17207*/           OPC_EmitInteger, MVT::i32, 0, 
/*17210*/           OPC_EmitInteger, MVT::i32, 0, 
/*17213*/           OPC_EmitInteger, MVT::i32, 0, 
/*17216*/           OPC_EmitInteger, MVT::i32, 0, 
/*17219*/           OPC_EmitInteger, MVT::i32, 0, 
/*17222*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17234*/           OPC_EmitInteger, MVT::i32, 0, 
/*17237*/           OPC_EmitInteger, MVT::i32, 0, 
/*17240*/           OPC_EmitInteger, MVT::i32, 0, 
/*17243*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17255*/           OPC_EmitInteger, MVT::i32, 1, 
/*17258*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17261*/           OPC_EmitInteger, MVT::i32, 0, 
/*17264*/           OPC_EmitInteger, MVT::i32, 0, 
/*17267*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGT_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGT:Other) - Complexity = 13
                    // Dst: (SETGT_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17294*/         /*Scope*/ 106, /*->17401*/
/*17295*/           OPC_CheckCondCode, ISD::SETUGE,
/*17297*/           OPC_MoveParent,
/*17298*/           OPC_CheckType, MVT::i32,
/*17300*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17302*/           OPC_EmitInteger, MVT::i32, 0, 
/*17305*/           OPC_EmitInteger, MVT::i32, 0, 
/*17308*/           OPC_EmitInteger, MVT::i32, 1, 
/*17311*/           OPC_EmitInteger, MVT::i32, 0, 
/*17314*/           OPC_EmitInteger, MVT::i32, 0, 
/*17317*/           OPC_EmitInteger, MVT::i32, 0, 
/*17320*/           OPC_EmitInteger, MVT::i32, 0, 
/*17323*/           OPC_EmitInteger, MVT::i32, 0, 
/*17326*/           OPC_EmitInteger, MVT::i32, 0, 
/*17329*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17341*/           OPC_EmitInteger, MVT::i32, 0, 
/*17344*/           OPC_EmitInteger, MVT::i32, 0, 
/*17347*/           OPC_EmitInteger, MVT::i32, 0, 
/*17350*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17362*/           OPC_EmitInteger, MVT::i32, 1, 
/*17365*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17368*/           OPC_EmitInteger, MVT::i32, 0, 
/*17371*/           OPC_EmitInteger, MVT::i32, 0, 
/*17374*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SETGE_UINT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (selectcc:i32 i32:i32:$src0, i32:i32:$src1, -1:i32, 0:i32, SETUGE:Other) - Complexity = 13
                    // Dst: (SETGE_UINT:i32 i32:i32:$src0, i32:i32:$src1)
/*17401*/         0, /*End of Scope*/
/*17402*/       /*Scope*/ 5|128,5/*645*/, /*->18049*/
/*17404*/         OPC_CheckChild1Integer, 0, 
/*17406*/         OPC_RecordChild2, // #1 = $src1
/*17407*/         OPC_RecordChild3, // #2 = $src2
/*17408*/         OPC_MoveChild, 4,
/*17410*/         OPC_Scope, 64|128,2/*320*/, /*->17733*/ // 4 children in Scope
/*17413*/           OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*17416*/           OPC_Scope, 104, /*->17522*/ // 3 children in Scope
/*17418*/             OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*17420*/             OPC_MoveParent,
/*17421*/             OPC_CheckType, MVT::i32,
/*17423*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17425*/             OPC_EmitInteger, MVT::i32, 0, 
/*17428*/             OPC_EmitInteger, MVT::i32, 0, 
/*17431*/             OPC_EmitInteger, MVT::i32, 0, 
/*17434*/             OPC_EmitInteger, MVT::i32, 0, 
/*17437*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17449*/             OPC_EmitInteger, MVT::i32, 0, 
/*17452*/             OPC_EmitInteger, MVT::i32, 0, 
/*17455*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17467*/             OPC_EmitInteger, MVT::i32, 0, 
/*17470*/             OPC_EmitInteger, MVT::i32, 0, 
/*17473*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17485*/             OPC_EmitInteger, MVT::i32, 1, 
/*17488*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17491*/             OPC_EmitInteger, MVT::i32, 0, 
/*17494*/             OPC_EmitInteger, MVT::i32, 0, 
/*17497*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = 8
                      // Dst: (CNDE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17522*/           /*Scope*/ 104, /*->17627*/
/*17523*/             OPC_CheckPredicate, 39, // Predicate_COND_SGE
/*17525*/             OPC_MoveParent,
/*17526*/             OPC_CheckType, MVT::i32,
/*17528*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17530*/             OPC_EmitInteger, MVT::i32, 0, 
/*17533*/             OPC_EmitInteger, MVT::i32, 0, 
/*17536*/             OPC_EmitInteger, MVT::i32, 0, 
/*17539*/             OPC_EmitInteger, MVT::i32, 0, 
/*17542*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17554*/             OPC_EmitInteger, MVT::i32, 0, 
/*17557*/             OPC_EmitInteger, MVT::i32, 0, 
/*17560*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17572*/             OPC_EmitInteger, MVT::i32, 0, 
/*17575*/             OPC_EmitInteger, MVT::i32, 0, 
/*17578*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17590*/             OPC_EmitInteger, MVT::i32, 1, 
/*17593*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17596*/             OPC_EmitInteger, MVT::i32, 0, 
/*17599*/             OPC_EmitInteger, MVT::i32, 0, 
/*17602*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = 8
                      // Dst: (CNDGE_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17627*/           /*Scope*/ 104, /*->17732*/
/*17628*/             OPC_CheckPredicate, 40, // Predicate_COND_SGT
/*17630*/             OPC_MoveParent,
/*17631*/             OPC_CheckType, MVT::i32,
/*17633*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17635*/             OPC_EmitInteger, MVT::i32, 0, 
/*17638*/             OPC_EmitInteger, MVT::i32, 0, 
/*17641*/             OPC_EmitInteger, MVT::i32, 0, 
/*17644*/             OPC_EmitInteger, MVT::i32, 0, 
/*17647*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17659*/             OPC_EmitInteger, MVT::i32, 0, 
/*17662*/             OPC_EmitInteger, MVT::i32, 0, 
/*17665*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17677*/             OPC_EmitInteger, MVT::i32, 0, 
/*17680*/             OPC_EmitInteger, MVT::i32, 0, 
/*17683*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17695*/             OPC_EmitInteger, MVT::i32, 1, 
/*17698*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17701*/             OPC_EmitInteger, MVT::i32, 0, 
/*17704*/             OPC_EmitInteger, MVT::i32, 0, 
/*17707*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (selectcc:i32 i32:i32:$src0, 0:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                      // Dst: (CNDGT_INT:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*17732*/           0, /*End of Scope*/
/*17733*/         /*Scope*/ 104, /*->17838*/
/*17734*/           OPC_CheckCondCode, ISD::SETEQ,
/*17736*/           OPC_MoveParent,
/*17737*/           OPC_CheckType, MVT::f32,
/*17739*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17741*/           OPC_EmitInteger, MVT::i32, 0, 
/*17744*/           OPC_EmitInteger, MVT::i32, 0, 
/*17747*/           OPC_EmitInteger, MVT::i32, 0, 
/*17750*/           OPC_EmitInteger, MVT::i32, 0, 
/*17753*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17765*/           OPC_EmitInteger, MVT::i32, 0, 
/*17768*/           OPC_EmitInteger, MVT::i32, 0, 
/*17771*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17783*/           OPC_EmitInteger, MVT::i32, 0, 
/*17786*/           OPC_EmitInteger, MVT::i32, 0, 
/*17789*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17801*/           OPC_EmitInteger, MVT::i32, 1, 
/*17804*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17807*/           OPC_EmitInteger, MVT::i32, 0, 
/*17810*/           OPC_EmitInteger, MVT::i32, 0, 
/*17813*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETEQ:Other) - Complexity = 8
                    // Dst: (CNDE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17838*/         /*Scope*/ 104, /*->17943*/
/*17839*/           OPC_CheckCondCode, ISD::SETGT,
/*17841*/           OPC_MoveParent,
/*17842*/           OPC_CheckType, MVT::f32,
/*17844*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17846*/           OPC_EmitInteger, MVT::i32, 0, 
/*17849*/           OPC_EmitInteger, MVT::i32, 0, 
/*17852*/           OPC_EmitInteger, MVT::i32, 0, 
/*17855*/           OPC_EmitInteger, MVT::i32, 0, 
/*17858*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17870*/           OPC_EmitInteger, MVT::i32, 0, 
/*17873*/           OPC_EmitInteger, MVT::i32, 0, 
/*17876*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17888*/           OPC_EmitInteger, MVT::i32, 0, 
/*17891*/           OPC_EmitInteger, MVT::i32, 0, 
/*17894*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17906*/           OPC_EmitInteger, MVT::i32, 1, 
/*17909*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*17912*/           OPC_EmitInteger, MVT::i32, 0, 
/*17915*/           OPC_EmitInteger, MVT::i32, 0, 
/*17918*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGT_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGT:Other) - Complexity = 8
                    // Dst: (CNDGT_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*17943*/         /*Scope*/ 104, /*->18048*/
/*17944*/           OPC_CheckCondCode, ISD::SETGE,
/*17946*/           OPC_MoveParent,
/*17947*/           OPC_CheckType, MVT::f32,
/*17949*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*17951*/           OPC_EmitInteger, MVT::i32, 0, 
/*17954*/           OPC_EmitInteger, MVT::i32, 0, 
/*17957*/           OPC_EmitInteger, MVT::i32, 0, 
/*17960*/           OPC_EmitInteger, MVT::i32, 0, 
/*17963*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17975*/           OPC_EmitInteger, MVT::i32, 0, 
/*17978*/           OPC_EmitInteger, MVT::i32, 0, 
/*17981*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17993*/           OPC_EmitInteger, MVT::i32, 0, 
/*17996*/           OPC_EmitInteger, MVT::i32, 0, 
/*17999*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18011*/           OPC_EmitInteger, MVT::i32, 1, 
/*18014*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18017*/           OPC_EmitInteger, MVT::i32, 0, 
/*18020*/           OPC_EmitInteger, MVT::i32, 0, 
/*18023*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                        1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (selectcc:f32 i32:i32:$src0, 0:i32, f32:f32:$src1, f32:f32:$src2, SETGE:Other) - Complexity = 8
                    // Dst: (CNDGE_INT:f32 ?:i32:$src0, ?:f32:$src1, ?:f32:$src2)
/*18048*/         0, /*End of Scope*/
/*18049*/       /*Scope*/ 122, /*->18172*/
/*18050*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18061*/         OPC_RecordChild2, // #1 = $src1
/*18062*/         OPC_RecordChild3, // #2 = $src2
/*18063*/         OPC_MoveChild, 4,
/*18065*/         OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*18068*/         OPC_CheckPredicate, 40, // Predicate_COND_SGT
/*18070*/         OPC_MoveParent,
/*18071*/         OPC_CheckType, MVT::i32,
/*18073*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18075*/         OPC_EmitInteger, MVT::i32, 0, 
/*18078*/         OPC_EmitInteger, MVT::i32, 0, 
/*18081*/         OPC_EmitInteger, MVT::i32, 0, 
/*18084*/         OPC_EmitInteger, MVT::i32, 0, 
/*18087*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18099*/         OPC_EmitInteger, MVT::i32, 0, 
/*18102*/         OPC_EmitInteger, MVT::i32, 0, 
/*18105*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18117*/         OPC_EmitInteger, MVT::i32, 0, 
/*18120*/         OPC_EmitInteger, MVT::i32, 0, 
/*18123*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18135*/         OPC_EmitInteger, MVT::i32, 1, 
/*18138*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18141*/         OPC_EmitInteger, MVT::i32, 0, 
/*18144*/         OPC_EmitInteger, MVT::i32, 0, 
/*18147*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CNDGE_INT), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (selectcc:i32 i32:i32:$src0, -1:i32, i32:i32:$src1, i32:i32:$src2, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = 8
                  // Dst: (CNDGE_INT:i32 ?:i32:$src0, ?:i32:$src1, ?:i32:$src2)
/*18172*/       0, /*End of Scope*/
/*18173*/     0, /*End of Scope*/
/*18174*/   /*SwitchOpcode*/ 25|128,1/*153*/, TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->18331
/*18178*/     OPC_RecordMemRef,
/*18179*/     OPC_RecordNode, // #0 = 'si_atomic_cmp_swap_glue' chained node
/*18180*/     OPC_Scope, 62, /*->18244*/ // 2 children in Scope
/*18182*/       OPC_CaptureGlueInput,
/*18183*/       OPC_RecordChild1, // #1 = $DS1Addr1Offset:ptr:offset
/*18184*/       OPC_RecordChild2, // #2 = $cmp
/*18185*/       OPC_RecordChild3, // #3 = $swap
/*18186*/       OPC_SwitchType /*2 cases */, 26, MVT::i32,// ->18215
/*18189*/         OPC_CheckPredicate, 41, // Predicate_si_atomic_cmp_swap_32_local
/*18191*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18193*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18196*/         OPC_EmitMergeInputChains1_0,
/*18197*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18200*/         OPC_EmitInteger, MVT::i1, 0, 
/*18203*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i32 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i32:i32:$cmp, i32:i32:$swap)<<P:Predicate_si_atomic_cmp_swap_32_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B32:i32 ?:i32:$ptr, ?:i32:$cmp, ?:i32:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*18215*/       /*SwitchType*/ 26, MVT::i64,// ->18243
/*18217*/         OPC_CheckPredicate, 42, // Predicate_si_atomic_cmp_swap_64_local
/*18219*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18221*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectDS1Addr1Offset:$ #4 #5
/*18224*/         OPC_EmitMergeInputChains1_0,
/*18225*/         OPC_EmitNodeXForm, 0, 5, // as_i16imm
/*18228*/         OPC_EmitInteger, MVT::i1, 0, 
/*18231*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DS_CMPST_RTN_B64), 0|OPFL_Chain|OPFL_GlueInput|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 4, 2, 3, 6, 7, 
                  // Src: (si_atomic_cmp_swap_glue:i64 (DS1Addr1Offset:iPTR i32:i32:$ptr, i32:i32:$offset), i64:i64:$cmp, i64:i64:$swap)<<P:Predicate_si_atomic_cmp_swap_64_local>> - Complexity = 13
                  // Dst: (DS_CMPST_RTN_B64:i64 ?:i32:$ptr, ?:i64:$cmp, ?:i64:$swap, (as_i16imm:i16 ?:i32:$offset), 0:i1)
/*18243*/       0, // EndSwitchType
/*18244*/     /*Scope*/ 85, /*->18330*/
/*18245*/       OPC_RecordChild1, // #1 = $src0
/*18246*/       OPC_CheckChild1Type, MVT::i32,
/*18248*/       OPC_RecordChild2, // #2 = $src1
/*18249*/       OPC_RecordChild3, // #3 = $src2
/*18250*/       OPC_CheckPredicate, 41, // Predicate_atomic_cmp_swap_32_local
/*18252*/       OPC_CheckType, MVT::i32,
/*18254*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18256*/       OPC_EmitMergeInputChains1_0,
/*18257*/       OPC_EmitInteger, MVT::i32, 0, 
/*18260*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18272*/       OPC_EmitInteger, MVT::i32, 0, 
/*18275*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18287*/       OPC_EmitInteger, MVT::i32, 0, 
/*18290*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18302*/       OPC_EmitInteger, MVT::i32, 1, 
/*18305*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18308*/       OPC_EmitInteger, MVT::i32, 0, 
/*18311*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LDS_CMPST_RET), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 12/*#Ops*/, 1, 4, 5, 2, 6, 7, 3, 8, 9, 10, 11, 12, 
                // Src: (atomic_cmp_swap:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)<<P:Predicate_atomic_cmp_swap_32_local>> - Complexity = 4
                // Dst: (LDS_CMPST_RET:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*18330*/     0, /*End of Scope*/
/*18331*/   /*SwitchOpcode*/ 18|128,1/*146*/, TARGET_VAL(ISD::SMAX),// ->18481
/*18335*/     OPC_RecordChild0, // #0 = $x
/*18336*/     OPC_Scope, 22, /*->18360*/ // 2 children in Scope
/*18338*/       OPC_MoveChild, 1,
/*18340*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*18343*/       OPC_CheckChild0Integer, 0, 
/*18345*/       OPC_CheckChild1Same, 0,
/*18347*/       OPC_MoveParent,
/*18348*/       OPC_CheckType, MVT::i32,
/*18350*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18352*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ABS_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (smax:i32 i32:i32:$x, (sub:i32 0:i32, i32:i32:$x)) - Complexity = 11
                // Dst: (S_ABS_I32:i32 ?:i32:$x)
/*18360*/     /*Scope*/ 119, /*->18480*/
/*18361*/       OPC_RecordChild1, // #1 = $src1
/*18362*/       OPC_CheckType, MVT::i32,
/*18364*/       OPC_Scope, 101, /*->18467*/ // 2 children in Scope
/*18366*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18368*/         OPC_EmitInteger, MVT::i32, 0, 
/*18371*/         OPC_EmitInteger, MVT::i32, 0, 
/*18374*/         OPC_EmitInteger, MVT::i32, 1, 
/*18377*/         OPC_EmitInteger, MVT::i32, 0, 
/*18380*/         OPC_EmitInteger, MVT::i32, 0, 
/*18383*/         OPC_EmitInteger, MVT::i32, 0, 
/*18386*/         OPC_EmitInteger, MVT::i32, 0, 
/*18389*/         OPC_EmitInteger, MVT::i32, 0, 
/*18392*/         OPC_EmitInteger, MVT::i32, 0, 
/*18395*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18407*/         OPC_EmitInteger, MVT::i32, 0, 
/*18410*/         OPC_EmitInteger, MVT::i32, 0, 
/*18413*/         OPC_EmitInteger, MVT::i32, 0, 
/*18416*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18428*/         OPC_EmitInteger, MVT::i32, 1, 
/*18431*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18434*/         OPC_EmitInteger, MVT::i32, 0, 
/*18437*/         OPC_EmitInteger, MVT::i32, 0, 
/*18440*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_INT), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (smax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (MAX_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*18467*/       /*Scope*/ 11, /*->18479*/
/*18468*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (smax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                  // Dst: (S_MAX_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*18479*/       0, /*End of Scope*/
/*18480*/     0, /*End of Scope*/
/*18481*/   /*SwitchOpcode*/ 56|128,2/*312*/, TARGET_VAL(ISD::AND),// ->18797
/*18485*/     OPC_Scope, 30|128,1/*158*/, /*->18646*/ // 2 children in Scope
/*18488*/       OPC_MoveChild, 0,
/*18490*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18493*/       OPC_RecordChild0, // #0 = $src
/*18494*/       OPC_RecordChild1, // #1 = $rshift
/*18495*/       OPC_CheckChild1Type, MVT::i32,
/*18497*/       OPC_MoveParent,
/*18498*/       OPC_RecordChild1, // #2 = $mask
/*18499*/       OPC_MoveChild, 1,
/*18501*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18504*/       OPC_CheckPredicate, 43, // Predicate_IMMZeroBasedBitfieldMask
/*18506*/       OPC_MoveParent,
/*18507*/       OPC_CheckType, MVT::i32,
/*18509*/       OPC_Scope, 23, /*->18534*/ // 2 children in Scope
/*18511*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18513*/         OPC_EmitNodeXForm, 3, 2, // IMMPopCount
/*18516*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*18524*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (V_BFE_U32:i32 ?:i32:$src, ?:i32:$rshift, (S_MOV_B32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18534*/       /*Scope*/ 110, /*->18645*/
/*18535*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18537*/         OPC_EmitInteger, MVT::i32, 0, 
/*18540*/         OPC_EmitInteger, MVT::i32, 0, 
/*18543*/         OPC_EmitInteger, MVT::i32, 0, 
/*18546*/         OPC_EmitInteger, MVT::i32, 0, 
/*18549*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18561*/         OPC_EmitInteger, MVT::i32, 0, 
/*18564*/         OPC_EmitInteger, MVT::i32, 0, 
/*18567*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18579*/         OPC_EmitNodeXForm, 3, 2, // IMMPopCount
/*18582*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 11,  // Results = #12
/*18590*/         OPC_EmitInteger, MVT::i32, 0, 
/*18593*/         OPC_EmitInteger, MVT::i32, 0, 
/*18596*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18608*/         OPC_EmitInteger, MVT::i32, 1, 
/*18611*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18614*/         OPC_EmitInteger, MVT::i32, 0, 
/*18617*/         OPC_EmitInteger, MVT::i32, 0, 
/*18620*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (and:i32 (srl:i32 i32:i32:$src, i32:i32:$rshift), (imm:i32)<<P:Predicate_IMMZeroBasedBitfieldMask>>:$mask) - Complexity = 10
                  // Dst: (BFE_UINT_eg:i32 ?:i32:$src, ?:i32:$rshift, (MOV_IMM_I32:i32 (IMMPopCount:i32 ?:i32:$mask)))
/*18645*/       0, /*End of Scope*/
/*18646*/     /*Scope*/ 20|128,1/*148*/, /*->18796*/
/*18648*/       OPC_RecordChild0, // #0 = $src0
/*18649*/       OPC_RecordChild1, // #1 = $src1
/*18650*/       OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->18769
/*18653*/         OPC_Scope, 101, /*->18756*/ // 2 children in Scope
/*18655*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18657*/           OPC_EmitInteger, MVT::i32, 0, 
/*18660*/           OPC_EmitInteger, MVT::i32, 0, 
/*18663*/           OPC_EmitInteger, MVT::i32, 1, 
/*18666*/           OPC_EmitInteger, MVT::i32, 0, 
/*18669*/           OPC_EmitInteger, MVT::i32, 0, 
/*18672*/           OPC_EmitInteger, MVT::i32, 0, 
/*18675*/           OPC_EmitInteger, MVT::i32, 0, 
/*18678*/           OPC_EmitInteger, MVT::i32, 0, 
/*18681*/           OPC_EmitInteger, MVT::i32, 0, 
/*18684*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18696*/           OPC_EmitInteger, MVT::i32, 0, 
/*18699*/           OPC_EmitInteger, MVT::i32, 0, 
/*18702*/           OPC_EmitInteger, MVT::i32, 0, 
/*18705*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18717*/           OPC_EmitInteger, MVT::i32, 1, 
/*18720*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18723*/           OPC_EmitInteger, MVT::i32, 0, 
/*18726*/           OPC_EmitInteger, MVT::i32, 0, 
/*18729*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::AND_INT), 0,
                        1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (and:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                    // Dst: (AND_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*18756*/         /*Scope*/ 11, /*->18768*/
/*18757*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18759*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (and:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                    // Dst: (S_AND_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*18768*/         0, /*End of Scope*/
/*18769*/       /*SwitchType*/ 11, MVT::i64,// ->18782
/*18771*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18773*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*18782*/       /*SwitchType*/ 11, MVT::i1,// ->18795
/*18784*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18786*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_AND_B64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (and:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                  // Dst: (S_AND_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*18795*/       0, // EndSwitchType
/*18796*/     0, /*End of Scope*/
/*18797*/   /*SwitchOpcode*/ 93|128,10/*1373*/, TARGET_VAL(ISD::XOR),// ->20174
/*18801*/     OPC_Scope, 83|128,1/*211*/, /*->19015*/ // 5 children in Scope
/*18804*/       OPC_RecordChild0, // #0 = $z
/*18805*/       OPC_MoveChild, 1,
/*18807*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*18810*/       OPC_Scope, 23|128,1/*151*/, /*->18964*/ // 2 children in Scope
/*18813*/         OPC_RecordChild0, // #1 = $x
/*18814*/         OPC_MoveChild, 1,
/*18816*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18819*/         OPC_Scope, 122, /*->18943*/ // 2 children in Scope
/*18821*/           OPC_RecordChild0, // #2 = $y
/*18822*/           OPC_CheckChild1Same, 0,
/*18824*/           OPC_MoveParent,
/*18825*/           OPC_MoveParent,
/*18826*/           OPC_CheckType, MVT::i32,
/*18828*/           OPC_Scope, 99, /*->18929*/ // 2 children in Scope
/*18830*/             OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*18832*/             OPC_EmitInteger, MVT::i32, 0, 
/*18835*/             OPC_EmitInteger, MVT::i32, 0, 
/*18838*/             OPC_EmitInteger, MVT::i32, 0, 
/*18841*/             OPC_EmitInteger, MVT::i32, 0, 
/*18844*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18856*/             OPC_EmitInteger, MVT::i32, 0, 
/*18859*/             OPC_EmitInteger, MVT::i32, 0, 
/*18862*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18874*/             OPC_EmitInteger, MVT::i32, 0, 
/*18877*/             OPC_EmitInteger, MVT::i32, 0, 
/*18880*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18892*/             OPC_EmitInteger, MVT::i32, 1, 
/*18895*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*18898*/             OPC_EmitInteger, MVT::i32, 0, 
/*18901*/             OPC_EmitInteger, MVT::i32, 0, 
/*18904*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                          1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18929*/           /*Scope*/ 12, /*->18942*/
/*18930*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18932*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                      // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z))) - Complexity = 9
                      // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18942*/           0, /*End of Scope*/
/*18943*/         /*Scope*/ 19, /*->18963*/
/*18944*/           OPC_CheckChild0Same, 0,
/*18946*/           OPC_RecordChild1, // #2 = $y
/*18947*/           OPC_MoveParent,
/*18948*/           OPC_MoveParent,
/*18949*/           OPC_CheckType, MVT::i32,
/*18951*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18953*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18963*/         0, /*End of Scope*/
/*18964*/       /*Scope*/ 49, /*->19014*/
/*18965*/         OPC_MoveChild, 0,
/*18967*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18970*/         OPC_Scope, 20, /*->18992*/ // 2 children in Scope
/*18972*/           OPC_RecordChild0, // #1 = $y
/*18973*/           OPC_CheckChild1Same, 0,
/*18975*/           OPC_MoveParent,
/*18976*/           OPC_RecordChild1, // #2 = $x
/*18977*/           OPC_MoveParent,
/*18978*/           OPC_CheckType, MVT::i32,
/*18980*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*18982*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*18992*/         /*Scope*/ 20, /*->19013*/
/*18993*/           OPC_CheckChild0Same, 0,
/*18995*/           OPC_RecordChild1, // #1 = $y
/*18996*/           OPC_MoveParent,
/*18997*/           OPC_RecordChild1, // #2 = $x
/*18998*/           OPC_MoveParent,
/*18999*/           OPC_CheckType, MVT::i32,
/*19001*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19003*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19013*/         0, /*End of Scope*/
/*19014*/       0, /*End of Scope*/
/*19015*/     /*Scope*/ 97, /*->19113*/
/*19016*/       OPC_MoveChild, 0,
/*19018*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19021*/       OPC_Scope, 44, /*->19067*/ // 2 children in Scope
/*19023*/         OPC_RecordChild0, // #0 = $x
/*19024*/         OPC_MoveChild, 1,
/*19026*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19029*/         OPC_RecordChild0, // #1 = $y
/*19030*/         OPC_RecordChild1, // #2 = $z
/*19031*/         OPC_MoveParent,
/*19032*/         OPC_MoveParent,
/*19033*/         OPC_CheckType, MVT::i32,
/*19035*/         OPC_Scope, 14, /*->19051*/ // 2 children in Scope
/*19037*/           OPC_CheckChild1Same, 2,
/*19039*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19041*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19051*/         /*Scope*/ 14, /*->19066*/
/*19052*/           OPC_CheckChild1Same, 1,
/*19054*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19056*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 2, 1, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19066*/         0, /*End of Scope*/
/*19067*/       /*Scope*/ 44, /*->19112*/
/*19068*/         OPC_MoveChild, 0,
/*19070*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19073*/         OPC_RecordChild0, // #0 = $y
/*19074*/         OPC_RecordChild1, // #1 = $z
/*19075*/         OPC_MoveParent,
/*19076*/         OPC_RecordChild1, // #2 = $x
/*19077*/         OPC_MoveParent,
/*19078*/         OPC_CheckType, MVT::i32,
/*19080*/         OPC_Scope, 14, /*->19096*/ // 2 children in Scope
/*19082*/           OPC_CheckChild1Same, 1,
/*19084*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19086*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 0, 1, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19096*/         /*Scope*/ 14, /*->19111*/
/*19097*/           OPC_CheckChild1Same, 0,
/*19099*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*19101*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (V_BFI_B32:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19111*/         0, /*End of Scope*/
/*19112*/       0, /*End of Scope*/
/*19113*/     /*Scope*/ 90|128,2/*346*/, /*->19461*/
/*19115*/       OPC_RecordChild0, // #0 = $z
/*19116*/       OPC_MoveChild, 1,
/*19118*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19121*/       OPC_Scope, 112, /*->19235*/ // 2 children in Scope
/*19123*/         OPC_RecordChild0, // #1 = $x
/*19124*/         OPC_MoveChild, 1,
/*19126*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19129*/         OPC_CheckChild0Same, 0,
/*19131*/         OPC_RecordChild1, // #2 = $y
/*19132*/         OPC_MoveParent,
/*19133*/         OPC_MoveParent,
/*19134*/         OPC_CheckType, MVT::i32,
/*19136*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19138*/         OPC_EmitInteger, MVT::i32, 0, 
/*19141*/         OPC_EmitInteger, MVT::i32, 0, 
/*19144*/         OPC_EmitInteger, MVT::i32, 0, 
/*19147*/         OPC_EmitInteger, MVT::i32, 0, 
/*19150*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19162*/         OPC_EmitInteger, MVT::i32, 0, 
/*19165*/         OPC_EmitInteger, MVT::i32, 0, 
/*19168*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19180*/         OPC_EmitInteger, MVT::i32, 0, 
/*19183*/         OPC_EmitInteger, MVT::i32, 0, 
/*19186*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19198*/         OPC_EmitInteger, MVT::i32, 1, 
/*19201*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19204*/         OPC_EmitInteger, MVT::i32, 0, 
/*19207*/         OPC_EmitInteger, MVT::i32, 0, 
/*19210*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 1, 5, 6, 7, 2, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (xor:i32 i32:i32:$z, (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y))) - Complexity = 9
                  // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19235*/       /*Scope*/ 95|128,1/*223*/, /*->19460*/
/*19237*/         OPC_MoveChild, 0,
/*19239*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19242*/         OPC_Scope, 107, /*->19351*/ // 2 children in Scope
/*19244*/           OPC_RecordChild0, // #1 = $y
/*19245*/           OPC_CheckChild1Same, 0,
/*19247*/           OPC_MoveParent,
/*19248*/           OPC_RecordChild1, // #2 = $x
/*19249*/           OPC_MoveParent,
/*19250*/           OPC_CheckType, MVT::i32,
/*19252*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19254*/           OPC_EmitInteger, MVT::i32, 0, 
/*19257*/           OPC_EmitInteger, MVT::i32, 0, 
/*19260*/           OPC_EmitInteger, MVT::i32, 0, 
/*19263*/           OPC_EmitInteger, MVT::i32, 0, 
/*19266*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19278*/           OPC_EmitInteger, MVT::i32, 0, 
/*19281*/           OPC_EmitInteger, MVT::i32, 0, 
/*19284*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19296*/           OPC_EmitInteger, MVT::i32, 0, 
/*19299*/           OPC_EmitInteger, MVT::i32, 0, 
/*19302*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19314*/           OPC_EmitInteger, MVT::i32, 1, 
/*19317*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19320*/           OPC_EmitInteger, MVT::i32, 0, 
/*19323*/           OPC_EmitInteger, MVT::i32, 0, 
/*19326*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19351*/         /*Scope*/ 107, /*->19459*/
/*19352*/           OPC_CheckChild0Same, 0,
/*19354*/           OPC_RecordChild1, // #1 = $y
/*19355*/           OPC_MoveParent,
/*19356*/           OPC_RecordChild1, // #2 = $x
/*19357*/           OPC_MoveParent,
/*19358*/           OPC_CheckType, MVT::i32,
/*19360*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19362*/           OPC_EmitInteger, MVT::i32, 0, 
/*19365*/           OPC_EmitInteger, MVT::i32, 0, 
/*19368*/           OPC_EmitInteger, MVT::i32, 0, 
/*19371*/           OPC_EmitInteger, MVT::i32, 0, 
/*19374*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19386*/           OPC_EmitInteger, MVT::i32, 0, 
/*19389*/           OPC_EmitInteger, MVT::i32, 0, 
/*19392*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19404*/           OPC_EmitInteger, MVT::i32, 0, 
/*19407*/           OPC_EmitInteger, MVT::i32, 0, 
/*19410*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19422*/           OPC_EmitInteger, MVT::i32, 1, 
/*19425*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19428*/           OPC_EmitInteger, MVT::i32, 0, 
/*19431*/           OPC_EmitInteger, MVT::i32, 0, 
/*19434*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 i32:i32:$z, (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x)) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19459*/         0, /*End of Scope*/
/*19460*/       0, /*End of Scope*/
/*19461*/     /*Scope*/ 63|128,3/*447*/, /*->19910*/
/*19463*/       OPC_MoveChild, 0,
/*19465*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*19468*/       OPC_Scope, 90|128,1/*218*/, /*->19689*/ // 2 children in Scope
/*19471*/         OPC_RecordChild0, // #0 = $x
/*19472*/         OPC_MoveChild, 1,
/*19474*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19477*/         OPC_RecordChild0, // #1 = $y
/*19478*/         OPC_RecordChild1, // #2 = $z
/*19479*/         OPC_MoveParent,
/*19480*/         OPC_MoveParent,
/*19481*/         OPC_CheckType, MVT::i32,
/*19483*/         OPC_Scope, 101, /*->19586*/ // 2 children in Scope
/*19485*/           OPC_CheckChild1Same, 2,
/*19487*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19489*/           OPC_EmitInteger, MVT::i32, 0, 
/*19492*/           OPC_EmitInteger, MVT::i32, 0, 
/*19495*/           OPC_EmitInteger, MVT::i32, 0, 
/*19498*/           OPC_EmitInteger, MVT::i32, 0, 
/*19501*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19513*/           OPC_EmitInteger, MVT::i32, 0, 
/*19516*/           OPC_EmitInteger, MVT::i32, 0, 
/*19519*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19531*/           OPC_EmitInteger, MVT::i32, 0, 
/*19534*/           OPC_EmitInteger, MVT::i32, 0, 
/*19537*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19549*/           OPC_EmitInteger, MVT::i32, 1, 
/*19552*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19555*/           OPC_EmitInteger, MVT::i32, 0, 
/*19558*/           OPC_EmitInteger, MVT::i32, 0, 
/*19561*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$y, i32:i32:$z)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19586*/         /*Scope*/ 101, /*->19688*/
/*19587*/           OPC_CheckChild1Same, 1,
/*19589*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19591*/           OPC_EmitInteger, MVT::i32, 0, 
/*19594*/           OPC_EmitInteger, MVT::i32, 0, 
/*19597*/           OPC_EmitInteger, MVT::i32, 0, 
/*19600*/           OPC_EmitInteger, MVT::i32, 0, 
/*19603*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19615*/           OPC_EmitInteger, MVT::i32, 0, 
/*19618*/           OPC_EmitInteger, MVT::i32, 0, 
/*19621*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19633*/           OPC_EmitInteger, MVT::i32, 0, 
/*19636*/           OPC_EmitInteger, MVT::i32, 0, 
/*19639*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19651*/           OPC_EmitInteger, MVT::i32, 1, 
/*19654*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19657*/           OPC_EmitInteger, MVT::i32, 0, 
/*19660*/           OPC_EmitInteger, MVT::i32, 0, 
/*19663*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 2, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 i32:i32:$x, (xor:i32 i32:i32:$z, i32:i32:$y)), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19688*/         0, /*End of Scope*/
/*19689*/       /*Scope*/ 90|128,1/*218*/, /*->19909*/
/*19691*/         OPC_MoveChild, 0,
/*19693*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19696*/         OPC_RecordChild0, // #0 = $y
/*19697*/         OPC_RecordChild1, // #1 = $z
/*19698*/         OPC_MoveParent,
/*19699*/         OPC_RecordChild1, // #2 = $x
/*19700*/         OPC_MoveParent,
/*19701*/         OPC_CheckType, MVT::i32,
/*19703*/         OPC_Scope, 101, /*->19806*/ // 2 children in Scope
/*19705*/           OPC_CheckChild1Same, 1,
/*19707*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19709*/           OPC_EmitInteger, MVT::i32, 0, 
/*19712*/           OPC_EmitInteger, MVT::i32, 0, 
/*19715*/           OPC_EmitInteger, MVT::i32, 0, 
/*19718*/           OPC_EmitInteger, MVT::i32, 0, 
/*19721*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19733*/           OPC_EmitInteger, MVT::i32, 0, 
/*19736*/           OPC_EmitInteger, MVT::i32, 0, 
/*19739*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19751*/           OPC_EmitInteger, MVT::i32, 0, 
/*19754*/           OPC_EmitInteger, MVT::i32, 0, 
/*19757*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19769*/           OPC_EmitInteger, MVT::i32, 1, 
/*19772*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19775*/           OPC_EmitInteger, MVT::i32, 0, 
/*19778*/           OPC_EmitInteger, MVT::i32, 0, 
/*19781*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 0, 8, 9, 10, 1, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$y, i32:i32:$z), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19806*/         /*Scope*/ 101, /*->19908*/
/*19807*/           OPC_CheckChild1Same, 0,
/*19809*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19811*/           OPC_EmitInteger, MVT::i32, 0, 
/*19814*/           OPC_EmitInteger, MVT::i32, 0, 
/*19817*/           OPC_EmitInteger, MVT::i32, 0, 
/*19820*/           OPC_EmitInteger, MVT::i32, 0, 
/*19823*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19835*/           OPC_EmitInteger, MVT::i32, 0, 
/*19838*/           OPC_EmitInteger, MVT::i32, 0, 
/*19841*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19853*/           OPC_EmitInteger, MVT::i32, 0, 
/*19856*/           OPC_EmitInteger, MVT::i32, 0, 
/*19859*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19871*/           OPC_EmitInteger, MVT::i32, 1, 
/*19874*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19877*/           OPC_EmitInteger, MVT::i32, 0, 
/*19880*/           OPC_EmitInteger, MVT::i32, 0, 
/*19883*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 2, 5, 6, 7, 1, 8, 9, 10, 0, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (xor:i32 (and:i32 (xor:i32 i32:i32:$z, i32:i32:$y), i32:i32:$x), i32:i32:$z) - Complexity = 9
                    // Dst: (BFI_INT_eg:i32 ?:i32:$x, ?:i32:$y, ?:i32:$z)
/*19908*/         0, /*End of Scope*/
/*19909*/       0, /*End of Scope*/
/*19910*/     /*Scope*/ 5|128,2/*261*/, /*->20173*/
/*19912*/       OPC_RecordChild0, // #0 = $src0
/*19913*/       OPC_Scope, 108, /*->20023*/ // 2 children in Scope
/*19915*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19926*/         OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->20010
/*19929*/           OPC_Scope, 67, /*->19998*/ // 2 children in Scope
/*19931*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*19933*/             OPC_EmitInteger, MVT::i32, 1, 
/*19936*/             OPC_EmitInteger, MVT::i32, 0, 
/*19939*/             OPC_EmitInteger, MVT::i32, 0, 
/*19942*/             OPC_EmitInteger, MVT::i32, 0, 
/*19945*/             OPC_EmitInteger, MVT::i32, 0, 
/*19948*/             OPC_EmitInteger, MVT::i32, 0, 
/*19951*/             OPC_EmitInteger, MVT::i32, 0, 
/*19954*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19966*/             OPC_EmitInteger, MVT::i32, 1, 
/*19969*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*19972*/             OPC_EmitInteger, MVT::i32, 0, 
/*19975*/             OPC_EmitInteger, MVT::i32, 0, 
/*19978*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::NOT_INT), 0,
                          1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (NOT_INT:i32 R600_Reg32:i32:$src0)
/*19998*/           /*Scope*/ 10, /*->20009*/
/*19999*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20001*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B32), 0,
                          1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                      // Src: (xor:i32 i32:i32:$src0, -1:i32) - Complexity = 8
                      // Dst: (S_NOT_B32:i32 i32:i32:$src0)
/*20009*/           0, /*End of Scope*/
/*20010*/         /*SwitchType*/ 10, MVT::i64,// ->20022
/*20012*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20014*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_NOT_B64), 0,
                        1/*#VTs*/, MVT::i64, 1/*#Ops*/, 0, 
                    // Src: (xor:i64 i64:i64:$src0, -1:i64) - Complexity = 8
                    // Dst: (S_NOT_B64:i64 i64:i64:$src0)
/*20022*/         0, // EndSwitchType
/*20023*/       /*Scope*/ 19|128,1/*147*/, /*->20172*/
/*20025*/         OPC_RecordChild1, // #1 = $src1
/*20026*/         OPC_SwitchType /*3 cases */, 116, MVT::i32,// ->20145
/*20029*/           OPC_Scope, 101, /*->20132*/ // 2 children in Scope
/*20031*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20033*/             OPC_EmitInteger, MVT::i32, 0, 
/*20036*/             OPC_EmitInteger, MVT::i32, 0, 
/*20039*/             OPC_EmitInteger, MVT::i32, 1, 
/*20042*/             OPC_EmitInteger, MVT::i32, 0, 
/*20045*/             OPC_EmitInteger, MVT::i32, 0, 
/*20048*/             OPC_EmitInteger, MVT::i32, 0, 
/*20051*/             OPC_EmitInteger, MVT::i32, 0, 
/*20054*/             OPC_EmitInteger, MVT::i32, 0, 
/*20057*/             OPC_EmitInteger, MVT::i32, 0, 
/*20060*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20072*/             OPC_EmitInteger, MVT::i32, 0, 
/*20075*/             OPC_EmitInteger, MVT::i32, 0, 
/*20078*/             OPC_EmitInteger, MVT::i32, 0, 
/*20081*/             OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20093*/             OPC_EmitInteger, MVT::i32, 1, 
/*20096*/             OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*20099*/             OPC_EmitInteger, MVT::i32, 0, 
/*20102*/             OPC_EmitInteger, MVT::i32, 0, 
/*20105*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::XOR_INT), 0,
                          1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                      // Src: (xor:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                      // Dst: (XOR_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*20132*/           /*Scope*/ 11, /*->20144*/
/*20133*/             OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20135*/             OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B32), 0,
                          1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                      // Src: (xor:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                      // Dst: (S_XOR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*20144*/           0, /*End of Scope*/
/*20145*/         /*SwitchType*/ 11, MVT::i64,// ->20158
/*20147*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20149*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i64 i64:i64:$src0, i64:i64:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i64 i64:i64:$src0, i64:i64:$src1)
/*20158*/         /*SwitchType*/ 11, MVT::i1,// ->20171
/*20160*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20162*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_XOR_B64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (xor:i1 i1:i1:$src0, i1:i1:$src1) - Complexity = 3
                    // Dst: (S_XOR_B64:i1 ?:i1:$src0, ?:i1:$src1)
/*20171*/         0, // EndSwitchType
/*20172*/       0, /*End of Scope*/
/*20173*/     0, /*End of Scope*/
/*20174*/   /*SwitchOpcode*/ 33|128,15/*1953*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22131
/*20178*/     OPC_RecordChild0, // #0 = $vec
/*20179*/     OPC_Scope, 40|128,1/*168*/, /*->20350*/ // 8 children in Scope
/*20182*/       OPC_CheckChild0Type, MVT::v2i32,
/*20184*/       OPC_Scope, 33, /*->20219*/ // 5 children in Scope
/*20186*/         OPC_MoveChild, 1,
/*20188*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20191*/         OPC_RecordChild0, // #1 = $idx
/*20192*/         OPC_RecordChild1, // #2 = $off
/*20193*/         OPC_MoveChild, 1,
/*20195*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20198*/         OPC_MoveParent,
/*20199*/         OPC_CheckType, MVT::i32,
/*20201*/         OPC_MoveParent,
/*20202*/         OPC_CheckType, MVT::i32,
/*20204*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20206*/         OPC_EmitConvertToTarget, 2,
/*20208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V2:i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20219*/       /*Scope*/ 36, /*->20256*/
/*20220*/         OPC_CheckChild1Integer, 0, 
/*20222*/         OPC_CheckType, MVT::i32,
/*20224*/         OPC_Scope, 14, /*->20240*/ // 2 children in Scope
/*20226*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20228*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20231*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*20240*/         /*Scope*/ 14, /*->20255*/
/*20241*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20243*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20246*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub0:i32)
/*20255*/         0, /*End of Scope*/
/*20256*/       /*Scope*/ 36, /*->20293*/
/*20257*/         OPC_CheckChild1Integer, 1, 
/*20259*/         OPC_CheckType, MVT::i32,
/*20261*/         OPC_Scope, 14, /*->20277*/ // 2 children in Scope
/*20263*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20265*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20268*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20277*/         /*Scope*/ 14, /*->20292*/
/*20278*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20280*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20283*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub1:i32)
/*20292*/         0, /*End of Scope*/
/*20293*/       /*Scope*/ 18, /*->20312*/
/*20294*/         OPC_CheckChild1Integer, 2, 
/*20296*/         OPC_CheckType, MVT::i32,
/*20298*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20300*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20303*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v2i32:v2i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v2i32:$src, sub2:i32)
/*20312*/       /*Scope*/ 36, /*->20349*/
/*20313*/         OPC_RecordChild1, // #1 = $index
/*20314*/         OPC_CheckChild1Type, MVT::i32,
/*20316*/         OPC_CheckType, MVT::i32,
/*20318*/         OPC_Scope, 11, /*->20331*/ // 2 children in Scope
/*20320*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20322*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v2i32:v2i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:i32 ?:v2i32:$vec, ?:i32:$index)
/*20331*/         /*Scope*/ 16, /*->20348*/
/*20332*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20334*/           OPC_EmitInteger, MVT::i32, 0, 
/*20337*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v2i32:v2i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC_V2:i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32)
/*20348*/         0, /*End of Scope*/
/*20349*/       0, /*End of Scope*/
/*20350*/     /*Scope*/ 95|128,1/*223*/, /*->20575*/
/*20352*/       OPC_CheckChild0Type, MVT::v4i32,
/*20354*/       OPC_Scope, 33, /*->20389*/ // 6 children in Scope
/*20356*/         OPC_MoveChild, 1,
/*20358*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20361*/         OPC_RecordChild0, // #1 = $idx
/*20362*/         OPC_RecordChild1, // #2 = $off
/*20363*/         OPC_MoveChild, 1,
/*20365*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20368*/         OPC_MoveParent,
/*20369*/         OPC_CheckType, MVT::i32,
/*20371*/         OPC_MoveParent,
/*20372*/         OPC_CheckType, MVT::i32,
/*20374*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20376*/         OPC_EmitConvertToTarget, 2,
/*20378*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v4i32:v4i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V4:i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20389*/       /*Scope*/ 36, /*->20426*/
/*20390*/         OPC_CheckChild1Integer, 0, 
/*20392*/         OPC_CheckType, MVT::i32,
/*20394*/         OPC_Scope, 14, /*->20410*/ // 2 children in Scope
/*20396*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20398*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20401*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20410*/         /*Scope*/ 14, /*->20425*/
/*20411*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20413*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20416*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub0:i32)
/*20425*/         0, /*End of Scope*/
/*20426*/       /*Scope*/ 36, /*->20463*/
/*20427*/         OPC_CheckChild1Integer, 1, 
/*20429*/         OPC_CheckType, MVT::i32,
/*20431*/         OPC_Scope, 14, /*->20447*/ // 2 children in Scope
/*20433*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20435*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20438*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20447*/         /*Scope*/ 14, /*->20462*/
/*20448*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20450*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20453*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub1:i32)
/*20462*/         0, /*End of Scope*/
/*20463*/       /*Scope*/ 36, /*->20500*/
/*20464*/         OPC_CheckChild1Integer, 2, 
/*20466*/         OPC_CheckType, MVT::i32,
/*20468*/         OPC_Scope, 14, /*->20484*/ // 2 children in Scope
/*20470*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20472*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20475*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20484*/         /*Scope*/ 14, /*->20499*/
/*20485*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20487*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20490*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub2:i32)
/*20499*/         0, /*End of Scope*/
/*20500*/       /*Scope*/ 36, /*->20537*/
/*20501*/         OPC_CheckChild1Integer, 3, 
/*20503*/         OPC_CheckType, MVT::i32,
/*20505*/         OPC_Scope, 14, /*->20521*/ // 2 children in Scope
/*20507*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20509*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20512*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20521*/         /*Scope*/ 14, /*->20536*/
/*20522*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20524*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20527*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:i32 ?:v4i32:$src, sub3:i32)
/*20536*/         0, /*End of Scope*/
/*20537*/       /*Scope*/ 36, /*->20574*/
/*20538*/         OPC_RecordChild1, // #1 = $index
/*20539*/         OPC_CheckChild1Type, MVT::i32,
/*20541*/         OPC_CheckType, MVT::i32,
/*20543*/         OPC_Scope, 11, /*->20556*/ // 2 children in Scope
/*20545*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*20547*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:i32 v4i32:v4i32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:i32 ?:v4i32:$vec, ?:i32:$index)
/*20556*/         /*Scope*/ 16, /*->20573*/
/*20557*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20559*/           OPC_EmitInteger, MVT::i32, 0, 
/*20562*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:i32 v4i32:v4i32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC_V4:i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32)
/*20573*/         0, /*End of Scope*/
/*20574*/       0, /*End of Scope*/
/*20575*/     /*Scope*/ 84|128,1/*212*/, /*->20789*/
/*20577*/       OPC_CheckChild0Type, MVT::v8i32,
/*20579*/       OPC_Scope, 33, /*->20614*/ // 10 children in Scope
/*20581*/         OPC_MoveChild, 1,
/*20583*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20586*/         OPC_RecordChild0, // #1 = $idx
/*20587*/         OPC_RecordChild1, // #2 = $off
/*20588*/         OPC_MoveChild, 1,
/*20590*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20593*/         OPC_MoveParent,
/*20594*/         OPC_CheckType, MVT::i32,
/*20596*/         OPC_MoveParent,
/*20597*/         OPC_CheckType, MVT::i32,
/*20599*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20601*/         OPC_EmitConvertToTarget, 2,
/*20603*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V8:i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20614*/       /*Scope*/ 18, /*->20633*/
/*20615*/         OPC_CheckChild1Integer, 0, 
/*20617*/         OPC_CheckType, MVT::i32,
/*20619*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20621*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20624*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub0:i32)
/*20633*/       /*Scope*/ 18, /*->20652*/
/*20634*/         OPC_CheckChild1Integer, 1, 
/*20636*/         OPC_CheckType, MVT::i32,
/*20638*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20640*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20643*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub1:i32)
/*20652*/       /*Scope*/ 18, /*->20671*/
/*20653*/         OPC_CheckChild1Integer, 2, 
/*20655*/         OPC_CheckType, MVT::i32,
/*20657*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20659*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20662*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub2:i32)
/*20671*/       /*Scope*/ 18, /*->20690*/
/*20672*/         OPC_CheckChild1Integer, 3, 
/*20674*/         OPC_CheckType, MVT::i32,
/*20676*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20678*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20681*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub3:i32)
/*20690*/       /*Scope*/ 18, /*->20709*/
/*20691*/         OPC_CheckChild1Integer, 4, 
/*20693*/         OPC_CheckType, MVT::i32,
/*20695*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20697*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20700*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub4:i32)
/*20709*/       /*Scope*/ 18, /*->20728*/
/*20710*/         OPC_CheckChild1Integer, 5, 
/*20712*/         OPC_CheckType, MVT::i32,
/*20714*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20716*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20719*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub5:i32)
/*20728*/       /*Scope*/ 18, /*->20747*/
/*20729*/         OPC_CheckChild1Integer, 6, 
/*20731*/         OPC_CheckType, MVT::i32,
/*20733*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20735*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20738*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub6:i32)
/*20747*/       /*Scope*/ 18, /*->20766*/
/*20748*/         OPC_CheckChild1Integer, 7, 
/*20750*/         OPC_CheckType, MVT::i32,
/*20752*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20754*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20757*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v8i32:$src, sub7:i32)
/*20766*/       /*Scope*/ 21, /*->20788*/
/*20767*/         OPC_RecordChild1, // #1 = $idx
/*20768*/         OPC_CheckChild1Type, MVT::i32,
/*20770*/         OPC_CheckType, MVT::i32,
/*20772*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20774*/         OPC_EmitInteger, MVT::i32, 0, 
/*20777*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v8i32:v8i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC_V8:i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32)
/*20788*/       0, /*End of Scope*/
/*20789*/     /*Scope*/ 108|128,2/*364*/, /*->21155*/
/*20791*/       OPC_CheckChild0Type, MVT::v16i32,
/*20793*/       OPC_Scope, 33, /*->20828*/ // 18 children in Scope
/*20795*/         OPC_MoveChild, 1,
/*20797*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*20800*/         OPC_RecordChild0, // #1 = $idx
/*20801*/         OPC_RecordChild1, // #2 = $off
/*20802*/         OPC_MoveChild, 1,
/*20804*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20807*/         OPC_MoveParent,
/*20808*/         OPC_CheckType, MVT::i32,
/*20810*/         OPC_MoveParent,
/*20811*/         OPC_CheckType, MVT::i32,
/*20813*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20815*/         OPC_EmitConvertToTarget, 2,
/*20817*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V16:i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off)
/*20828*/       /*Scope*/ 18, /*->20847*/
/*20829*/         OPC_CheckChild1Integer, 0, 
/*20831*/         OPC_CheckType, MVT::i32,
/*20833*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20835*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*20838*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub0:i32)
/*20847*/       /*Scope*/ 18, /*->20866*/
/*20848*/         OPC_CheckChild1Integer, 1, 
/*20850*/         OPC_CheckType, MVT::i32,
/*20852*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20854*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*20857*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub1:i32)
/*20866*/       /*Scope*/ 18, /*->20885*/
/*20867*/         OPC_CheckChild1Integer, 2, 
/*20869*/         OPC_CheckType, MVT::i32,
/*20871*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20873*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*20876*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub2:i32)
/*20885*/       /*Scope*/ 18, /*->20904*/
/*20886*/         OPC_CheckChild1Integer, 3, 
/*20888*/         OPC_CheckType, MVT::i32,
/*20890*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20892*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*20895*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub3:i32)
/*20904*/       /*Scope*/ 18, /*->20923*/
/*20905*/         OPC_CheckChild1Integer, 4, 
/*20907*/         OPC_CheckType, MVT::i32,
/*20909*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20911*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*20914*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub4:i32)
/*20923*/       /*Scope*/ 18, /*->20942*/
/*20924*/         OPC_CheckChild1Integer, 5, 
/*20926*/         OPC_CheckType, MVT::i32,
/*20928*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20930*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*20933*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub5:i32)
/*20942*/       /*Scope*/ 18, /*->20961*/
/*20943*/         OPC_CheckChild1Integer, 6, 
/*20945*/         OPC_CheckType, MVT::i32,
/*20947*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20949*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*20952*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub6:i32)
/*20961*/       /*Scope*/ 18, /*->20980*/
/*20962*/         OPC_CheckChild1Integer, 7, 
/*20964*/         OPC_CheckType, MVT::i32,
/*20966*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20968*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*20971*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub7:i32)
/*20980*/       /*Scope*/ 18, /*->20999*/
/*20981*/         OPC_CheckChild1Integer, 8, 
/*20983*/         OPC_CheckType, MVT::i32,
/*20985*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*20987*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*20990*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub8:i32)
/*20999*/       /*Scope*/ 18, /*->21018*/
/*21000*/         OPC_CheckChild1Integer, 9, 
/*21002*/         OPC_CheckType, MVT::i32,
/*21004*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21006*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21009*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub9:i32)
/*21018*/       /*Scope*/ 18, /*->21037*/
/*21019*/         OPC_CheckChild1Integer, 10, 
/*21021*/         OPC_CheckType, MVT::i32,
/*21023*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21025*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*21028*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub10:i32)
/*21037*/       /*Scope*/ 18, /*->21056*/
/*21038*/         OPC_CheckChild1Integer, 11, 
/*21040*/         OPC_CheckType, MVT::i32,
/*21042*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21044*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*21047*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub11:i32)
/*21056*/       /*Scope*/ 18, /*->21075*/
/*21057*/         OPC_CheckChild1Integer, 12, 
/*21059*/         OPC_CheckType, MVT::i32,
/*21061*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21063*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*21066*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub12:i32)
/*21075*/       /*Scope*/ 18, /*->21094*/
/*21076*/         OPC_CheckChild1Integer, 13, 
/*21078*/         OPC_CheckType, MVT::i32,
/*21080*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21082*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*21085*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub13:i32)
/*21094*/       /*Scope*/ 18, /*->21113*/
/*21095*/         OPC_CheckChild1Integer, 14, 
/*21097*/         OPC_CheckType, MVT::i32,
/*21099*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21101*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*21104*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub14:i32)
/*21113*/       /*Scope*/ 18, /*->21132*/
/*21114*/         OPC_CheckChild1Integer, 15, 
/*21116*/         OPC_CheckType, MVT::i32,
/*21118*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21120*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*21123*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:i32 ?:v16i32:$src, sub15:i32)
/*21132*/       /*Scope*/ 21, /*->21154*/
/*21133*/         OPC_RecordChild1, // #1 = $idx
/*21134*/         OPC_CheckChild1Type, MVT::i32,
/*21136*/         OPC_CheckType, MVT::i32,
/*21138*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21140*/         OPC_EmitInteger, MVT::i32, 0, 
/*21143*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                      2/*#VTs*/, MVT::i32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:i32 v16i32:v16i32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC_V16:i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32)
/*21154*/       0, /*End of Scope*/
/*21155*/     /*Scope*/ 40|128,1/*168*/, /*->21325*/
/*21157*/       OPC_CheckChild0Type, MVT::v2f32,
/*21159*/       OPC_Scope, 33, /*->21194*/ // 5 children in Scope
/*21161*/         OPC_MoveChild, 1,
/*21163*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21166*/         OPC_RecordChild0, // #1 = $idx
/*21167*/         OPC_RecordChild1, // #2 = $off
/*21168*/         OPC_MoveChild, 1,
/*21170*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21173*/         OPC_MoveParent,
/*21174*/         OPC_CheckType, MVT::i32,
/*21176*/         OPC_MoveParent,
/*21177*/         OPC_CheckType, MVT::f32,
/*21179*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21181*/         OPC_EmitConvertToTarget, 2,
/*21183*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V2:f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21194*/       /*Scope*/ 36, /*->21231*/
/*21195*/         OPC_CheckChild1Integer, 0, 
/*21197*/         OPC_CheckType, MVT::f32,
/*21199*/         OPC_Scope, 14, /*->21215*/ // 2 children in Scope
/*21201*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21203*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21206*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*21215*/         /*Scope*/ 14, /*->21230*/
/*21216*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21218*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21221*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub0:i32)
/*21230*/         0, /*End of Scope*/
/*21231*/       /*Scope*/ 36, /*->21268*/
/*21232*/         OPC_CheckChild1Integer, 1, 
/*21234*/         OPC_CheckType, MVT::f32,
/*21236*/         OPC_Scope, 14, /*->21252*/ // 2 children in Scope
/*21238*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21240*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21243*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*21252*/         /*Scope*/ 14, /*->21267*/
/*21253*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21255*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21258*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub1:i32)
/*21267*/         0, /*End of Scope*/
/*21268*/       /*Scope*/ 18, /*->21287*/
/*21269*/         OPC_CheckChild1Integer, 2, 
/*21271*/         OPC_CheckType, MVT::f32,
/*21273*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21275*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21278*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v2f32:v2f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v2f32:$src, sub2:i32)
/*21287*/       /*Scope*/ 36, /*->21324*/
/*21288*/         OPC_RecordChild1, // #1 = $index
/*21289*/         OPC_CheckChild1Type, MVT::i32,
/*21291*/         OPC_CheckType, MVT::f32,
/*21293*/         OPC_Scope, 11, /*->21306*/ // 2 children in Scope
/*21295*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21297*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V2), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v2f32:v2f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V2:f32 ?:v2f32:$vec, ?:i32:$index)
/*21306*/         /*Scope*/ 16, /*->21323*/
/*21307*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21309*/           OPC_EmitInteger, MVT::i32, 0, 
/*21312*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V2), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v2f32:v2f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC_V2:f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32)
/*21323*/         0, /*End of Scope*/
/*21324*/       0, /*End of Scope*/
/*21325*/     /*Scope*/ 95|128,1/*223*/, /*->21550*/
/*21327*/       OPC_CheckChild0Type, MVT::v4f32,
/*21329*/       OPC_Scope, 33, /*->21364*/ // 6 children in Scope
/*21331*/         OPC_MoveChild, 1,
/*21333*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21336*/         OPC_RecordChild0, // #1 = $idx
/*21337*/         OPC_RecordChild1, // #2 = $off
/*21338*/         OPC_MoveChild, 1,
/*21340*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21343*/         OPC_MoveParent,
/*21344*/         OPC_CheckType, MVT::i32,
/*21346*/         OPC_MoveParent,
/*21347*/         OPC_CheckType, MVT::f32,
/*21349*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21351*/         OPC_EmitConvertToTarget, 2,
/*21353*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v4f32:v4f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V4:f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21364*/       /*Scope*/ 36, /*->21401*/
/*21365*/         OPC_CheckChild1Integer, 0, 
/*21367*/         OPC_CheckType, MVT::f32,
/*21369*/         OPC_Scope, 14, /*->21385*/ // 2 children in Scope
/*21371*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21373*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21376*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21385*/         /*Scope*/ 14, /*->21400*/
/*21386*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21388*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21391*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 0:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub0:i32)
/*21400*/         0, /*End of Scope*/
/*21401*/       /*Scope*/ 36, /*->21438*/
/*21402*/         OPC_CheckChild1Integer, 1, 
/*21404*/         OPC_CheckType, MVT::f32,
/*21406*/         OPC_Scope, 14, /*->21422*/ // 2 children in Scope
/*21408*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21410*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21413*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21422*/         /*Scope*/ 14, /*->21437*/
/*21423*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21425*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21428*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 1:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub1:i32)
/*21437*/         0, /*End of Scope*/
/*21438*/       /*Scope*/ 36, /*->21475*/
/*21439*/         OPC_CheckChild1Integer, 2, 
/*21441*/         OPC_CheckType, MVT::f32,
/*21443*/         OPC_Scope, 14, /*->21459*/ // 2 children in Scope
/*21445*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21447*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21450*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21459*/         /*Scope*/ 14, /*->21474*/
/*21460*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21462*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21465*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 2:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub2:i32)
/*21474*/         0, /*End of Scope*/
/*21475*/       /*Scope*/ 36, /*->21512*/
/*21476*/         OPC_CheckChild1Integer, 3, 
/*21478*/         OPC_CheckType, MVT::f32,
/*21480*/         OPC_Scope, 14, /*->21496*/ // 2 children in Scope
/*21482*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21484*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21487*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21496*/         /*Scope*/ 14, /*->21511*/
/*21497*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21499*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21502*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$src, 3:iPTR) - Complexity = 8
                    // Dst: (EXTRACT_SUBREG:f32 ?:v4f32:$src, sub3:i32)
/*21511*/         0, /*End of Scope*/
/*21512*/       /*Scope*/ 36, /*->21549*/
/*21513*/         OPC_RecordChild1, // #1 = $index
/*21514*/         OPC_CheckChild1Type, MVT::i32,
/*21516*/         OPC_CheckType, MVT::f32,
/*21518*/         OPC_Scope, 11, /*->21531*/ // 2 children in Scope
/*21520*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*21522*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_EXTRACT_ELT_V4), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                    // Src: (extractelt:f32 v4f32:v4f32:$vec, i32:i32:$index) - Complexity = 3
                    // Dst: (R600_EXTRACT_ELT_V4:f32 ?:v4f32:$vec, ?:i32:$index)
/*21531*/         /*Scope*/ 16, /*->21548*/
/*21532*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21534*/           OPC_EmitInteger, MVT::i32, 0, 
/*21537*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V4), 0,
                        2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_extract:f32 v4f32:v4f32:$vec, i32:i32:$idx) - Complexity = 3
                    // Dst: (SI_INDIRECT_SRC_V4:f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32)
/*21548*/         0, /*End of Scope*/
/*21549*/       0, /*End of Scope*/
/*21550*/     /*Scope*/ 84|128,1/*212*/, /*->21764*/
/*21552*/       OPC_CheckChild0Type, MVT::v8f32,
/*21554*/       OPC_Scope, 33, /*->21589*/ // 10 children in Scope
/*21556*/         OPC_MoveChild, 1,
/*21558*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21561*/         OPC_RecordChild0, // #1 = $idx
/*21562*/         OPC_RecordChild1, // #2 = $off
/*21563*/         OPC_MoveChild, 1,
/*21565*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21568*/         OPC_MoveParent,
/*21569*/         OPC_CheckType, MVT::i32,
/*21571*/         OPC_MoveParent,
/*21572*/         OPC_CheckType, MVT::f32,
/*21574*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21576*/         OPC_EmitConvertToTarget, 2,
/*21578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V8:f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21589*/       /*Scope*/ 18, /*->21608*/
/*21590*/         OPC_CheckChild1Integer, 0, 
/*21592*/         OPC_CheckType, MVT::f32,
/*21594*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21596*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21599*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub0:i32)
/*21608*/       /*Scope*/ 18, /*->21627*/
/*21609*/         OPC_CheckChild1Integer, 1, 
/*21611*/         OPC_CheckType, MVT::f32,
/*21613*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21615*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21618*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub1:i32)
/*21627*/       /*Scope*/ 18, /*->21646*/
/*21628*/         OPC_CheckChild1Integer, 2, 
/*21630*/         OPC_CheckType, MVT::f32,
/*21632*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21634*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21637*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub2:i32)
/*21646*/       /*Scope*/ 18, /*->21665*/
/*21647*/         OPC_CheckChild1Integer, 3, 
/*21649*/         OPC_CheckType, MVT::f32,
/*21651*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21653*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21656*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub3:i32)
/*21665*/       /*Scope*/ 18, /*->21684*/
/*21666*/         OPC_CheckChild1Integer, 4, 
/*21668*/         OPC_CheckType, MVT::f32,
/*21670*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21672*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21675*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub4:i32)
/*21684*/       /*Scope*/ 18, /*->21703*/
/*21685*/         OPC_CheckChild1Integer, 5, 
/*21687*/         OPC_CheckType, MVT::f32,
/*21689*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21691*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21694*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub5:i32)
/*21703*/       /*Scope*/ 18, /*->21722*/
/*21704*/         OPC_CheckChild1Integer, 6, 
/*21706*/         OPC_CheckType, MVT::f32,
/*21708*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21710*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21713*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub6:i32)
/*21722*/       /*Scope*/ 18, /*->21741*/
/*21723*/         OPC_CheckChild1Integer, 7, 
/*21725*/         OPC_CheckType, MVT::f32,
/*21727*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21729*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21732*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v8f32:$src, sub7:i32)
/*21741*/       /*Scope*/ 21, /*->21763*/
/*21742*/         OPC_RecordChild1, // #1 = $idx
/*21743*/         OPC_CheckChild1Type, MVT::i32,
/*21745*/         OPC_CheckType, MVT::f32,
/*21747*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21749*/         OPC_EmitInteger, MVT::i32, 0, 
/*21752*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V8), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v8f32:v8f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC_V8:f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32)
/*21763*/       0, /*End of Scope*/
/*21764*/     /*Scope*/ 108|128,2/*364*/, /*->22130*/
/*21766*/       OPC_CheckChild0Type, MVT::v16f32,
/*21768*/       OPC_Scope, 33, /*->21803*/ // 18 children in Scope
/*21770*/         OPC_MoveChild, 1,
/*21772*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*21775*/         OPC_RecordChild0, // #1 = $idx
/*21776*/         OPC_RecordChild1, // #2 = $off
/*21777*/         OPC_MoveChild, 1,
/*21779*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21782*/         OPC_MoveParent,
/*21783*/         OPC_CheckType, MVT::i32,
/*21785*/         OPC_MoveParent,
/*21786*/         OPC_CheckType, MVT::f32,
/*21788*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21790*/         OPC_EmitConvertToTarget, 2,
/*21792*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 3, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                  // Dst: (SI_INDIRECT_SRC_V16:f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off)
/*21803*/       /*Scope*/ 18, /*->21822*/
/*21804*/         OPC_CheckChild1Integer, 0, 
/*21806*/         OPC_CheckType, MVT::f32,
/*21808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21810*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*21813*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 0:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub0:i32)
/*21822*/       /*Scope*/ 18, /*->21841*/
/*21823*/         OPC_CheckChild1Integer, 1, 
/*21825*/         OPC_CheckType, MVT::f32,
/*21827*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21829*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*21832*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 1:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub1:i32)
/*21841*/       /*Scope*/ 18, /*->21860*/
/*21842*/         OPC_CheckChild1Integer, 2, 
/*21844*/         OPC_CheckType, MVT::f32,
/*21846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21848*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*21851*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 2:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub2:i32)
/*21860*/       /*Scope*/ 18, /*->21879*/
/*21861*/         OPC_CheckChild1Integer, 3, 
/*21863*/         OPC_CheckType, MVT::f32,
/*21865*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21867*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*21870*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 3:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub3:i32)
/*21879*/       /*Scope*/ 18, /*->21898*/
/*21880*/         OPC_CheckChild1Integer, 4, 
/*21882*/         OPC_CheckType, MVT::f32,
/*21884*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21886*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*21889*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 4:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub4:i32)
/*21898*/       /*Scope*/ 18, /*->21917*/
/*21899*/         OPC_CheckChild1Integer, 5, 
/*21901*/         OPC_CheckType, MVT::f32,
/*21903*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21905*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*21908*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 5:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub5:i32)
/*21917*/       /*Scope*/ 18, /*->21936*/
/*21918*/         OPC_CheckChild1Integer, 6, 
/*21920*/         OPC_CheckType, MVT::f32,
/*21922*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21924*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*21927*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 6:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub6:i32)
/*21936*/       /*Scope*/ 18, /*->21955*/
/*21937*/         OPC_CheckChild1Integer, 7, 
/*21939*/         OPC_CheckType, MVT::f32,
/*21941*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21943*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*21946*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 7:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub7:i32)
/*21955*/       /*Scope*/ 18, /*->21974*/
/*21956*/         OPC_CheckChild1Integer, 8, 
/*21958*/         OPC_CheckType, MVT::f32,
/*21960*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21962*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*21965*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 8:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub8:i32)
/*21974*/       /*Scope*/ 18, /*->21993*/
/*21975*/         OPC_CheckChild1Integer, 9, 
/*21977*/         OPC_CheckType, MVT::f32,
/*21979*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*21981*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*21984*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 9:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub9:i32)
/*21993*/       /*Scope*/ 18, /*->22012*/
/*21994*/         OPC_CheckChild1Integer, 10, 
/*21996*/         OPC_CheckType, MVT::f32,
/*21998*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22000*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*22003*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 10:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub10:i32)
/*22012*/       /*Scope*/ 18, /*->22031*/
/*22013*/         OPC_CheckChild1Integer, 11, 
/*22015*/         OPC_CheckType, MVT::f32,
/*22017*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22019*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*22022*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 11:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub11:i32)
/*22031*/       /*Scope*/ 18, /*->22050*/
/*22032*/         OPC_CheckChild1Integer, 12, 
/*22034*/         OPC_CheckType, MVT::f32,
/*22036*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22038*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*22041*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 12:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub12:i32)
/*22050*/       /*Scope*/ 18, /*->22069*/
/*22051*/         OPC_CheckChild1Integer, 13, 
/*22053*/         OPC_CheckType, MVT::f32,
/*22055*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22057*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*22060*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 13:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub13:i32)
/*22069*/       /*Scope*/ 18, /*->22088*/
/*22070*/         OPC_CheckChild1Integer, 14, 
/*22072*/         OPC_CheckType, MVT::f32,
/*22074*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22076*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*22079*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 14:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub14:i32)
/*22088*/       /*Scope*/ 18, /*->22107*/
/*22089*/         OPC_CheckChild1Integer, 15, 
/*22091*/         OPC_CheckType, MVT::f32,
/*22093*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22095*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*22098*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$src, 15:iPTR) - Complexity = 8
                  // Dst: (EXTRACT_SUBREG:f32 ?:v16f32:$src, sub15:i32)
/*22107*/       /*Scope*/ 21, /*->22129*/
/*22108*/         OPC_RecordChild1, // #1 = $idx
/*22109*/         OPC_CheckChild1Type, MVT::i32,
/*22111*/         OPC_CheckType, MVT::f32,
/*22113*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22115*/         OPC_EmitInteger, MVT::i32, 0, 
/*22118*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_SRC_V16), 0,
                      2/*#VTs*/, MVT::f32, MVT::i1, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_extract:f32 v16f32:v16f32:$vec, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_SRC_V16:f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32)
/*22129*/       0, /*End of Scope*/
/*22130*/     0, /*End of Scope*/
/*22131*/   /*SwitchOpcode*/ 50, TARGET_VAL(AMDGPUISD::CONST_ADDRESS),// ->22184
/*22134*/     OPC_RecordChild0, // #0 = $src
/*22135*/     OPC_CheckChild0Type, MVT::i32,
/*22137*/     OPC_Scope, 15, /*->22154*/ // 2 children in Scope
/*22139*/       OPC_CheckType, MVT::i32,
/*22141*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22143*/       OPC_CheckComplexPat, /*CP*/12, /*#*/0, // SelectGlobalValueConstantOffset:$src #1
/*22146*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CONST_COPY), 0|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (CONST_ADDRESS:i32 ADDRGA_CONST_OFFSET:i32:$src) - Complexity = 9
                // Dst: (CONST_COPY:i32 ADDRGA_CONST_OFFSET:i32:$src)
/*22154*/     /*Scope*/ 28, /*->22183*/
/*22155*/       OPC_RecordChild1, // #1 = $BUFFER_ID
/*22156*/       OPC_MoveChild, 1,
/*22158*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22161*/       OPC_CheckType, MVT::i32,
/*22163*/       OPC_MoveParent,
/*22164*/       OPC_CheckType, MVT::v4i32,
/*22166*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22168*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*22171*/       OPC_EmitConvertToTarget, 1,
/*22173*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_CONSTBUF), 0|OPFL_Variadic2,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (CONST_ADDRESS:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 15
                // Dst: (TEX_VTX_CONSTBUF:v4i32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*22183*/     0, /*End of Scope*/
/*22184*/   /*SwitchOpcode*/ 25|128,27|128,1/*19865*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->42054
/*22189*/     OPC_Scope, 14, /*->22205*/ // 81 children in Scope
/*22191*/       OPC_CheckChild0Integer, 77|128,46/*5965*/, 
/*22194*/       OPC_RecordChild1, // #0 = $src0
/*22195*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22197*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:i32 5965:iPTR, i32:i32:$src0) - Complexity = 8
                // Dst: (S_FLBIT_I32:i32 i32:i32:$src0)
/*22205*/     /*Scope*/ 40, /*->22246*/
/*22206*/       OPC_CheckChild0Integer, 96|128,47/*6112*/, 
/*22209*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22211*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22218*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,15/*4294967295*/, 
/*22225*/       OPC_EmitInteger, MVT::i32, 0, 
/*22228*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MBCNT_LO_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*22237*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MBCNT_HI_U32_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3, 
                // Src: (intrinsic_wo_chain:i32 6112:iPTR) - Complexity = 8
                // Dst: (V_MBCNT_HI_U32_B32_e64:i32 4294967295:i32, (V_MBCNT_LO_U32_B32_e64:i32 4294967295:i32, 0:i32))
/*22246*/     /*Scope*/ 24, /*->22271*/
/*22247*/       OPC_CheckChild0Integer, 88|128,47/*6104*/, 
/*22250*/       OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*22251*/       OPC_RecordChild2, // #1 = $VOP3Mods:src1:src1_modifiers
/*22252*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22255*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22258*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_PKRTZ_F16_F32_e64), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 6104:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                // Dst: (V_CVT_PKRTZ_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22271*/     /*Scope*/ 1|128,1/*129*/, /*->22402*/
/*22273*/       OPC_CheckChild0Integer, 87|128,46/*5975*/, 
/*22276*/       OPC_RecordChild1, // #0 = $src0
/*22277*/       OPC_RecordChild2, // #1 = $src1
/*22278*/       OPC_Scope, 101, /*->22381*/ // 2 children in Scope
/*22280*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*22282*/         OPC_EmitInteger, MVT::i32, 0, 
/*22285*/         OPC_EmitInteger, MVT::i32, 0, 
/*22288*/         OPC_EmitInteger, MVT::i32, 1, 
/*22291*/         OPC_EmitInteger, MVT::i32, 0, 
/*22294*/         OPC_EmitInteger, MVT::i32, 0, 
/*22297*/         OPC_EmitInteger, MVT::i32, 0, 
/*22300*/         OPC_EmitInteger, MVT::i32, 0, 
/*22303*/         OPC_EmitInteger, MVT::i32, 0, 
/*22306*/         OPC_EmitInteger, MVT::i32, 0, 
/*22309*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22321*/         OPC_EmitInteger, MVT::i32, 0, 
/*22324*/         OPC_EmitInteger, MVT::i32, 0, 
/*22327*/         OPC_EmitInteger, MVT::i32, 0, 
/*22330*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22342*/         OPC_EmitInteger, MVT::i32, 1, 
/*22345*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22348*/         OPC_EmitInteger, MVT::i32, 0, 
/*22351*/         OPC_EmitInteger, MVT::i32, 0, 
/*22354*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (intrinsic_wo_chain:f32 5975:iPTR, R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 8
                  // Dst: (MUL:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*22381*/       /*Scope*/ 19, /*->22401*/
/*22382*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*22385*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*22388*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (intrinsic_wo_chain:f32 5975:iPTR, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -968
                  // Dst: (V_MUL_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*22401*/       0, /*End of Scope*/
/*22402*/     /*Scope*/ 19|128,4/*531*/, /*->22935*/
/*22404*/       OPC_CheckChild0Integer, 75|128,46/*5963*/, 
/*22407*/       OPC_RecordChild1, // #0 = $src0
/*22408*/       OPC_RecordChild2, // #1 = $src1
/*22409*/       OPC_Scope, 38|128,1/*166*/, /*->22578*/ // 4 children in Scope
/*22412*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22414*/         OPC_EmitInteger, MVT::i32, 0, 
/*22417*/         OPC_EmitInteger, MVT::i32, 0, 
/*22420*/         OPC_EmitInteger, MVT::i32, 1, 
/*22423*/         OPC_EmitInteger, MVT::i32, 0, 
/*22426*/         OPC_EmitInteger, MVT::i32, 0, 
/*22429*/         OPC_EmitInteger, MVT::i32, 0, 
/*22432*/         OPC_EmitInteger, MVT::i32, 0, 
/*22435*/         OPC_EmitInteger, MVT::i32, 0, 
/*22438*/         OPC_EmitInteger, MVT::i32, 0, 
/*22441*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22453*/         OPC_EmitInteger, MVT::i32, 1, 
/*22456*/         OPC_EmitInteger, MVT::i32, 0, 
/*22459*/         OPC_EmitInteger, MVT::i32, 0, 
/*22462*/         OPC_EmitInteger, MVT::i32, 0, 
/*22465*/         OPC_EmitInteger, MVT::i32, 0, 
/*22468*/         OPC_EmitInteger, MVT::i32, 0, 
/*22471*/         OPC_EmitInteger, MVT::i32, 0, 
/*22474*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22486*/         OPC_EmitInteger, MVT::i32, 1, 
/*22489*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22492*/         OPC_EmitInteger, MVT::i32, 0, 
/*22495*/         OPC_EmitInteger, MVT::i32, 0, 
/*22498*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22518*/         OPC_EmitInteger, MVT::i32, 0, 
/*22521*/         OPC_EmitInteger, MVT::i32, 0, 
/*22524*/         OPC_EmitInteger, MVT::i32, 0, 
/*22527*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22539*/         OPC_EmitInteger, MVT::i32, 1, 
/*22542*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22545*/         OPC_EmitInteger, MVT::i32, 0, 
/*22548*/         OPC_EmitInteger, MVT::i32, 0, 
/*22551*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 5963:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*22578*/       /*Scope*/ 38|128,1/*166*/, /*->22746*/
/*22580*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*22582*/         OPC_EmitInteger, MVT::i32, 0, 
/*22585*/         OPC_EmitInteger, MVT::i32, 0, 
/*22588*/         OPC_EmitInteger, MVT::i32, 1, 
/*22591*/         OPC_EmitInteger, MVT::i32, 0, 
/*22594*/         OPC_EmitInteger, MVT::i32, 0, 
/*22597*/         OPC_EmitInteger, MVT::i32, 0, 
/*22600*/         OPC_EmitInteger, MVT::i32, 0, 
/*22603*/         OPC_EmitInteger, MVT::i32, 0, 
/*22606*/         OPC_EmitInteger, MVT::i32, 0, 
/*22609*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22621*/         OPC_EmitInteger, MVT::i32, 1, 
/*22624*/         OPC_EmitInteger, MVT::i32, 0, 
/*22627*/         OPC_EmitInteger, MVT::i32, 0, 
/*22630*/         OPC_EmitInteger, MVT::i32, 0, 
/*22633*/         OPC_EmitInteger, MVT::i32, 0, 
/*22636*/         OPC_EmitInteger, MVT::i32, 0, 
/*22639*/         OPC_EmitInteger, MVT::i32, 0, 
/*22642*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22654*/         OPC_EmitInteger, MVT::i32, 1, 
/*22657*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22660*/         OPC_EmitInteger, MVT::i32, 0, 
/*22663*/         OPC_EmitInteger, MVT::i32, 0, 
/*22666*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22686*/         OPC_EmitInteger, MVT::i32, 0, 
/*22689*/         OPC_EmitInteger, MVT::i32, 0, 
/*22692*/         OPC_EmitInteger, MVT::i32, 0, 
/*22695*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22707*/         OPC_EmitInteger, MVT::i32, 1, 
/*22710*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22713*/         OPC_EmitInteger, MVT::i32, 0, 
/*22716*/         OPC_EmitInteger, MVT::i32, 0, 
/*22719*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 5963:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*22746*/       /*Scope*/ 38|128,1/*166*/, /*->22914*/
/*22748*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*22750*/         OPC_EmitInteger, MVT::i32, 0, 
/*22753*/         OPC_EmitInteger, MVT::i32, 0, 
/*22756*/         OPC_EmitInteger, MVT::i32, 1, 
/*22759*/         OPC_EmitInteger, MVT::i32, 0, 
/*22762*/         OPC_EmitInteger, MVT::i32, 0, 
/*22765*/         OPC_EmitInteger, MVT::i32, 0, 
/*22768*/         OPC_EmitInteger, MVT::i32, 0, 
/*22771*/         OPC_EmitInteger, MVT::i32, 0, 
/*22774*/         OPC_EmitInteger, MVT::i32, 0, 
/*22777*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22789*/         OPC_EmitInteger, MVT::i32, 1, 
/*22792*/         OPC_EmitInteger, MVT::i32, 0, 
/*22795*/         OPC_EmitInteger, MVT::i32, 0, 
/*22798*/         OPC_EmitInteger, MVT::i32, 0, 
/*22801*/         OPC_EmitInteger, MVT::i32, 0, 
/*22804*/         OPC_EmitInteger, MVT::i32, 0, 
/*22807*/         OPC_EmitInteger, MVT::i32, 0, 
/*22810*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22822*/         OPC_EmitInteger, MVT::i32, 1, 
/*22825*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22828*/         OPC_EmitInteger, MVT::i32, 0, 
/*22831*/         OPC_EmitInteger, MVT::i32, 0, 
/*22834*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*22854*/         OPC_EmitInteger, MVT::i32, 0, 
/*22857*/         OPC_EmitInteger, MVT::i32, 0, 
/*22860*/         OPC_EmitInteger, MVT::i32, 0, 
/*22863*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*22875*/         OPC_EmitInteger, MVT::i32, 1, 
/*22878*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*22881*/         OPC_EmitInteger, MVT::i32, 0, 
/*22884*/         OPC_EmitInteger, MVT::i32, 0, 
/*22887*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (intrinsic_wo_chain:f32 5963:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*22914*/       /*Scope*/ 19, /*->22934*/
/*22915*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22917*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*22925*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (intrinsic_wo_chain:f32 5963:iPTR, f32:f32:$src0, f32:f32:$src1) - Complexity = 8
                  // Dst: (V_MUL_LEGACY_F32_e32:f32 ?:f32:$src0, (V_RCP_LEGACY_F32_e32:i32 ?:f32:$src1))
/*22934*/       0, /*End of Scope*/
/*22935*/     /*Scope*/ 46, /*->22982*/
/*22936*/       OPC_CheckChild0Integer, 67|128,46/*5955*/, 
/*22939*/       OPC_RecordChild1, // #0 = $src0
/*22940*/       OPC_RecordChild2, // #1 = $src1
/*22941*/       OPC_RecordChild3, // #2 = $src2
/*22942*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*22944*/       OPC_EmitInteger, MVT::i32, 0, 
/*22947*/       OPC_EmitInteger, MVT::i32, 0, 
/*22950*/       OPC_EmitInteger, MVT::i32, 0, 
/*22953*/       OPC_EmitInteger, MVT::i1, 0, 
/*22956*/       OPC_EmitInteger, MVT::i32, 0, 
/*22959*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                    1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 4, 5, 0, 6, 7,  // Results = #8
/*22972*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 8, 
                // Src: (intrinsic_wo_chain:f32 5955:iPTR, f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 8
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src2, ?:f32:$src1, (V_CMP_GT_F32_e64:i1 0:i32, 0:i32, 0:i32, ?:f32:$src0, 0:i1, 0:i32))
/*22982*/     /*Scope*/ 34|128,5/*674*/, /*->23658*/
/*22984*/       OPC_CheckChild0Integer, 98|128,47/*6114*/, 
/*22987*/       OPC_RecordChild1, // #0 = $src_x
/*22988*/       OPC_RecordChild2, // #1 = $src_y
/*22989*/       OPC_RecordChild3, // #2 = $src_w
/*22990*/       OPC_Scope, 75|128,2/*331*/, /*->23324*/ // 2 children in Scope
/*22993*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*22995*/         OPC_EmitInteger, MVT::i32, 1, 
/*22998*/         OPC_EmitInteger, MVT::i32, 0, 
/*23001*/         OPC_EmitInteger, MVT::i32, 0, 
/*23004*/         OPC_EmitInteger, MVT::i32, 0, 
/*23007*/         OPC_EmitInteger, MVT::i32, 0, 
/*23010*/         OPC_EmitInteger, MVT::i32, 0, 
/*23013*/         OPC_EmitInteger, MVT::i32, 1, 
/*23016*/         OPC_EmitInteger, MVT::i32, 0, 
/*23019*/         OPC_EmitInteger, MVT::i32, 0, 
/*23022*/         OPC_EmitInteger, MVT::i32, 0, 
/*23025*/         OPC_EmitInteger, MVT::i32, 0, 
/*23028*/         OPC_EmitInteger, MVT::i32, 0, 
/*23031*/         OPC_EmitInteger, MVT::i32, 1, 
/*23034*/         OPC_EmitInteger, MVT::i32, 0, 
/*23037*/         OPC_EmitInteger, MVT::i32, 0, 
/*23040*/         OPC_EmitInteger, MVT::i32, 0, 
/*23043*/         OPC_EmitInteger, MVT::i32, 0, 
/*23046*/         OPC_EmitInteger, MVT::i32, 0, 
/*23049*/         OPC_EmitInteger, MVT::i32, 0, 
/*23052*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23064*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*23067*/         OPC_EmitInteger, MVT::i32, 0, 
/*23070*/         OPC_EmitInteger, MVT::i32, 0, 
/*23073*/         OPC_EmitInteger, MVT::i32, 0, 
/*23076*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23088*/         OPC_EmitInteger, MVT::i32, 1, 
/*23091*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23094*/         OPC_EmitInteger, MVT::i32, 0, 
/*23097*/         OPC_EmitInteger, MVT::i32, 0, 
/*23100*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23127*/         OPC_EmitInteger, MVT::i32, 0, 
/*23130*/         OPC_EmitInteger, MVT::i32, 0, 
/*23133*/         OPC_EmitInteger, MVT::i32, 0, 
/*23136*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23148*/         OPC_EmitInteger, MVT::i32, 1, 
/*23151*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23154*/         OPC_EmitInteger, MVT::i32, 0, 
/*23157*/         OPC_EmitInteger, MVT::i32, 0, 
/*23160*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23180*/         OPC_EmitInteger, MVT::i32, 0, 
/*23183*/         OPC_EmitInteger, MVT::i32, 0, 
/*23186*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23198*/         OPC_EmitInteger, MVT::i32, 0, 
/*23201*/         OPC_EmitInteger, MVT::i32, 0, 
/*23204*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23216*/         OPC_EmitInteger, MVT::i32, 0, 
/*23219*/         OPC_EmitInteger, MVT::i32, 0, 
/*23222*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23234*/         OPC_EmitInteger, MVT::i32, 1, 
/*23237*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23240*/         OPC_EmitInteger, MVT::i32, 0, 
/*23243*/         OPC_EmitInteger, MVT::i32, 0, 
/*23246*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_r600), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23271*/         OPC_EmitInteger, MVT::i32, 0, 
/*23274*/         OPC_EmitInteger, MVT::i32, 0, 
/*23277*/         OPC_EmitInteger, MVT::i32, 0, 
/*23280*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23292*/         OPC_EmitInteger, MVT::i32, 1, 
/*23295*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23298*/         OPC_EmitInteger, MVT::i32, 0, 
/*23301*/         OPC_EmitInteger, MVT::i32, 0, 
/*23304*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 6114:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_r600:f32 (MUL_LIT_r600:i32 (LOG_CLAMPED_r600:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23324*/       /*Scope*/ 75|128,2/*331*/, /*->23657*/
/*23326*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*23328*/         OPC_EmitInteger, MVT::i32, 1, 
/*23331*/         OPC_EmitInteger, MVT::i32, 0, 
/*23334*/         OPC_EmitInteger, MVT::i32, 0, 
/*23337*/         OPC_EmitInteger, MVT::i32, 0, 
/*23340*/         OPC_EmitInteger, MVT::i32, 0, 
/*23343*/         OPC_EmitInteger, MVT::i32, 0, 
/*23346*/         OPC_EmitInteger, MVT::i32, 1, 
/*23349*/         OPC_EmitInteger, MVT::i32, 0, 
/*23352*/         OPC_EmitInteger, MVT::i32, 0, 
/*23355*/         OPC_EmitInteger, MVT::i32, 0, 
/*23358*/         OPC_EmitInteger, MVT::i32, 0, 
/*23361*/         OPC_EmitInteger, MVT::i32, 0, 
/*23364*/         OPC_EmitInteger, MVT::i32, 1, 
/*23367*/         OPC_EmitInteger, MVT::i32, 0, 
/*23370*/         OPC_EmitInteger, MVT::i32, 0, 
/*23373*/         OPC_EmitInteger, MVT::i32, 0, 
/*23376*/         OPC_EmitInteger, MVT::i32, 0, 
/*23379*/         OPC_EmitInteger, MVT::i32, 0, 
/*23382*/         OPC_EmitInteger, MVT::i32, 0, 
/*23385*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23397*/         OPC_EmitRegister, MVT::f32, AMDGPU::ZERO,
/*23400*/         OPC_EmitInteger, MVT::i32, 0, 
/*23403*/         OPC_EmitInteger, MVT::i32, 0, 
/*23406*/         OPC_EmitInteger, MVT::i32, 0, 
/*23409*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23421*/         OPC_EmitInteger, MVT::i32, 1, 
/*23424*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23427*/         OPC_EmitInteger, MVT::i32, 0, 
/*23430*/         OPC_EmitInteger, MVT::i32, 0, 
/*23433*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MAX), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 13, 14, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,  // Results = #32
/*23460*/         OPC_EmitInteger, MVT::i32, 0, 
/*23463*/         OPC_EmitInteger, MVT::i32, 0, 
/*23466*/         OPC_EmitInteger, MVT::i32, 0, 
/*23469*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23481*/         OPC_EmitInteger, MVT::i32, 1, 
/*23484*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23487*/         OPC_EmitInteger, MVT::i32, 0, 
/*23490*/         OPC_EmitInteger, MVT::i32, 0, 
/*23493*/         OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 9, 10, 11, 12, 32, 33, 34, 35, 36, 37, 38, 39, 40,  // Results = #41
/*23513*/         OPC_EmitInteger, MVT::i32, 0, 
/*23516*/         OPC_EmitInteger, MVT::i32, 0, 
/*23519*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23531*/         OPC_EmitInteger, MVT::i32, 0, 
/*23534*/         OPC_EmitInteger, MVT::i32, 0, 
/*23537*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23549*/         OPC_EmitInteger, MVT::i32, 0, 
/*23552*/         OPC_EmitInteger, MVT::i32, 0, 
/*23555*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23567*/         OPC_EmitInteger, MVT::i32, 1, 
/*23570*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23573*/         OPC_EmitInteger, MVT::i32, 0, 
/*23576*/         OPC_EmitInteger, MVT::i32, 0, 
/*23579*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_LIT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 7, 8, 41, 42, 43, 44, 2, 45, 46, 47, 0, 48, 49, 50, 51, 52, 53, 54,  // Results = #55
/*23604*/         OPC_EmitInteger, MVT::i32, 0, 
/*23607*/         OPC_EmitInteger, MVT::i32, 0, 
/*23610*/         OPC_EmitInteger, MVT::i32, 0, 
/*23613*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*23625*/         OPC_EmitInteger, MVT::i32, 1, 
/*23628*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*23631*/         OPC_EmitInteger, MVT::i32, 0, 
/*23634*/         OPC_EmitInteger, MVT::i32, 0, 
/*23637*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 3, 4, 5, 6, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
                  // Src: (intrinsic_wo_chain:f32 6114:iPTR, f32:f32:$src_x, f32:f32:$src_y, f32:f32:$src_w) - Complexity = 8
                  // Dst: (EXP_IEEE_eg:f32 (MUL_LIT_eg:i32 (LOG_CLAMPED_eg:i32 (MAX:i32 ?:f32:$src_y, ZERO:f32)), ?:f32:$src_w, ?:f32:$src_x))
/*23657*/       0, /*End of Scope*/
/*23658*/     /*Scope*/ 18|128,3/*402*/, /*->24062*/
/*23660*/       OPC_CheckChild0Integer, 85|128,47/*6101*/, 
/*23663*/       OPC_RecordChild1, // #0 = $addr
/*23664*/       OPC_Scope, 68|128,1/*196*/, /*->23863*/ // 2 children in Scope
/*23667*/         OPC_CheckChild1Type, MVT::v2i32,
/*23669*/         OPC_RecordChild2, // #1 = $rsrc
/*23670*/         OPC_MoveChild, 3,
/*23672*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23675*/         OPC_Scope, 46, /*->23723*/ // 4 children in Scope
/*23677*/           OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*23679*/           OPC_MoveParent,
/*23680*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23682*/           OPC_EmitInteger, MVT::i32, 15, 
/*23685*/           OPC_EmitInteger, MVT::i1, 0, 
/*23688*/           OPC_EmitInteger, MVT::i1, 0, 
/*23691*/           OPC_EmitInteger, MVT::i1, 1, 
/*23694*/           OPC_EmitInteger, MVT::i1, 0, 
/*23697*/           OPC_EmitInteger, MVT::i1, 0, 
/*23700*/           OPC_EmitInteger, MVT::i1, 0, 
/*23703*/           OPC_EmitInteger, MVT::i1, 0, 
/*23706*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6101:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23723*/         /*Scope*/ 46, /*->23770*/
/*23724*/           OPC_CheckPredicate, 45, // Predicate_TEX_MSAA
/*23726*/           OPC_MoveParent,
/*23727*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23729*/           OPC_EmitInteger, MVT::i32, 15, 
/*23732*/           OPC_EmitInteger, MVT::i1, 0, 
/*23735*/           OPC_EmitInteger, MVT::i1, 0, 
/*23738*/           OPC_EmitInteger, MVT::i1, 0, 
/*23741*/           OPC_EmitInteger, MVT::i1, 0, 
/*23744*/           OPC_EmitInteger, MVT::i1, 0, 
/*23747*/           OPC_EmitInteger, MVT::i1, 0, 
/*23750*/           OPC_EmitInteger, MVT::i1, 0, 
/*23753*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6101:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23770*/         /*Scope*/ 46, /*->23817*/
/*23771*/           OPC_CheckPredicate, 46, // Predicate_TEX_ARRAY_MSAA
/*23773*/           OPC_MoveParent,
/*23774*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23776*/           OPC_EmitInteger, MVT::i32, 15, 
/*23779*/           OPC_EmitInteger, MVT::i1, 0, 
/*23782*/           OPC_EmitInteger, MVT::i1, 0, 
/*23785*/           OPC_EmitInteger, MVT::i1, 1, 
/*23788*/           OPC_EmitInteger, MVT::i1, 0, 
/*23791*/           OPC_EmitInteger, MVT::i1, 0, 
/*23794*/           OPC_EmitInteger, MVT::i1, 0, 
/*23797*/           OPC_EmitInteger, MVT::i1, 0, 
/*23800*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6101:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23817*/         /*Scope*/ 44, /*->23862*/
/*23818*/           OPC_MoveParent,
/*23819*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23821*/           OPC_EmitInteger, MVT::i32, 15, 
/*23824*/           OPC_EmitInteger, MVT::i1, 0, 
/*23827*/           OPC_EmitInteger, MVT::i1, 0, 
/*23830*/           OPC_EmitInteger, MVT::i1, 0, 
/*23833*/           OPC_EmitInteger, MVT::i1, 0, 
/*23836*/           OPC_EmitInteger, MVT::i1, 0, 
/*23839*/           OPC_EmitInteger, MVT::i1, 0, 
/*23842*/           OPC_EmitInteger, MVT::i1, 0, 
/*23845*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6101:iPTR, v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V2:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc)
/*23862*/         0, /*End of Scope*/
/*23863*/       /*Scope*/ 68|128,1/*196*/, /*->24061*/
/*23865*/         OPC_CheckChild1Type, MVT::v4i32,
/*23867*/         OPC_RecordChild2, // #1 = $rsrc
/*23868*/         OPC_MoveChild, 3,
/*23870*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23873*/         OPC_Scope, 46, /*->23921*/ // 4 children in Scope
/*23875*/           OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*23877*/           OPC_MoveParent,
/*23878*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23880*/           OPC_EmitInteger, MVT::i32, 15, 
/*23883*/           OPC_EmitInteger, MVT::i1, 0, 
/*23886*/           OPC_EmitInteger, MVT::i1, 0, 
/*23889*/           OPC_EmitInteger, MVT::i1, 1, 
/*23892*/           OPC_EmitInteger, MVT::i1, 0, 
/*23895*/           OPC_EmitInteger, MVT::i1, 0, 
/*23898*/           OPC_EmitInteger, MVT::i1, 0, 
/*23901*/           OPC_EmitInteger, MVT::i1, 0, 
/*23904*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6101:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23921*/         /*Scope*/ 46, /*->23968*/
/*23922*/           OPC_CheckPredicate, 45, // Predicate_TEX_MSAA
/*23924*/           OPC_MoveParent,
/*23925*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23927*/           OPC_EmitInteger, MVT::i32, 15, 
/*23930*/           OPC_EmitInteger, MVT::i1, 0, 
/*23933*/           OPC_EmitInteger, MVT::i1, 0, 
/*23936*/           OPC_EmitInteger, MVT::i1, 0, 
/*23939*/           OPC_EmitInteger, MVT::i1, 0, 
/*23942*/           OPC_EmitInteger, MVT::i1, 0, 
/*23945*/           OPC_EmitInteger, MVT::i1, 0, 
/*23948*/           OPC_EmitInteger, MVT::i1, 0, 
/*23951*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6101:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*23968*/         /*Scope*/ 46, /*->24015*/
/*23969*/           OPC_CheckPredicate, 46, // Predicate_TEX_ARRAY_MSAA
/*23971*/           OPC_MoveParent,
/*23972*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*23974*/           OPC_EmitInteger, MVT::i32, 15, 
/*23977*/           OPC_EmitInteger, MVT::i1, 0, 
/*23980*/           OPC_EmitInteger, MVT::i1, 0, 
/*23983*/           OPC_EmitInteger, MVT::i1, 1, 
/*23986*/           OPC_EmitInteger, MVT::i1, 0, 
/*23989*/           OPC_EmitInteger, MVT::i1, 0, 
/*23992*/           OPC_EmitInteger, MVT::i1, 0, 
/*23995*/           OPC_EmitInteger, MVT::i1, 0, 
/*23998*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6101:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                    // Dst: (IMAGE_LOAD_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24015*/         /*Scope*/ 44, /*->24060*/
/*24016*/           OPC_MoveParent,
/*24017*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24019*/           OPC_EmitInteger, MVT::i32, 15, 
/*24022*/           OPC_EmitInteger, MVT::i1, 0, 
/*24025*/           OPC_EmitInteger, MVT::i1, 0, 
/*24028*/           OPC_EmitInteger, MVT::i1, 0, 
/*24031*/           OPC_EmitInteger, MVT::i1, 0, 
/*24034*/           OPC_EmitInteger, MVT::i1, 0, 
/*24037*/           OPC_EmitInteger, MVT::i1, 0, 
/*24040*/           OPC_EmitInteger, MVT::i1, 0, 
/*24043*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                        1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 0, 1, 
                    // Src: (intrinsic_wo_chain:v4i32 6101:iPTR, v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                    // Dst: (IMAGE_LOAD_MIP_V4_V4:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc)
/*24060*/         0, /*End of Scope*/
/*24061*/       0, /*End of Scope*/
/*24062*/     /*Scope*/ 47|128,1/*175*/, /*->24239*/
/*24064*/       OPC_CheckChild0Integer, 89|128,47/*6105*/, 
/*24067*/       OPC_RecordChild1, // #0 = $mipid
/*24068*/       OPC_RecordChild2, // #1 = $rsrc
/*24069*/       OPC_MoveChild, 3,
/*24071*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24074*/       OPC_Scope, 54, /*->24130*/ // 3 children in Scope
/*24076*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*24078*/         OPC_MoveParent,
/*24079*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24081*/         OPC_EmitInteger, MVT::i32, 15, 
/*24084*/         OPC_EmitInteger, MVT::i1, 0, 
/*24087*/         OPC_EmitInteger, MVT::i1, 0, 
/*24090*/         OPC_EmitInteger, MVT::i1, 1, 
/*24093*/         OPC_EmitInteger, MVT::i1, 0, 
/*24096*/         OPC_EmitInteger, MVT::i1, 0, 
/*24099*/         OPC_EmitInteger, MVT::i1, 0, 
/*24102*/         OPC_EmitInteger, MVT::i1, 0, 
/*24105*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24113*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 6105:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24130*/       /*Scope*/ 54, /*->24185*/
/*24131*/         OPC_CheckPredicate, 46, // Predicate_TEX_ARRAY_MSAA
/*24133*/         OPC_MoveParent,
/*24134*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24136*/         OPC_EmitInteger, MVT::i32, 15, 
/*24139*/         OPC_EmitInteger, MVT::i1, 0, 
/*24142*/         OPC_EmitInteger, MVT::i1, 0, 
/*24145*/         OPC_EmitInteger, MVT::i1, 1, 
/*24148*/         OPC_EmitInteger, MVT::i1, 0, 
/*24151*/         OPC_EmitInteger, MVT::i1, 0, 
/*24154*/         OPC_EmitInteger, MVT::i1, 0, 
/*24157*/         OPC_EmitInteger, MVT::i1, 0, 
/*24160*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24168*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 6105:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)<<P:Predicate_TEX_ARRAY_MSAA>>) - Complexity = 12
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24185*/       /*Scope*/ 52, /*->24238*/
/*24186*/         OPC_MoveParent,
/*24187*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24189*/         OPC_EmitInteger, MVT::i32, 15, 
/*24192*/         OPC_EmitInteger, MVT::i1, 0, 
/*24195*/         OPC_EmitInteger, MVT::i1, 0, 
/*24198*/         OPC_EmitInteger, MVT::i1, 0, 
/*24201*/         OPC_EmitInteger, MVT::i1, 0, 
/*24204*/         OPC_EmitInteger, MVT::i1, 0, 
/*24207*/         OPC_EmitInteger, MVT::i1, 0, 
/*24210*/         OPC_EmitInteger, MVT::i1, 0, 
/*24213*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #10
/*24221*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                      1/*#VTs*/, MVT::v4i32, 10/*#Ops*/, 2, 3, 4, 5, 6, 7, 8, 9, 10, 1, 
                  // Src: (intrinsic_wo_chain:v4i32 6105:iPTR, i32:i32:$mipid, v32i8:v32i8:$rsrc, (imm:i32)) - Complexity = 11
                  // Dst: (IMAGE_GET_RESINFO_V4_V1:v4i32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, (V_MOV_B32_e32:i32 ?:i32:$mipid), ?:v32i8:$rsrc)
/*24238*/       0, /*End of Scope*/
/*24239*/     /*Scope*/ 28, /*->24268*/
/*24240*/       OPC_CheckChild0Integer, 121|128,46/*6009*/, 
/*24243*/       OPC_RecordChild1, // #0 = $ptr
/*24244*/       OPC_RecordChild2, // #1 = $BUFFER_ID
/*24245*/       OPC_MoveChild, 2,
/*24247*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24250*/       OPC_MoveParent,
/*24251*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24253*/       OPC_CheckComplexPat, /*CP*/13, /*#*/0, // SelectGlobalValueVariableOffset:$ptr #2 #3
/*24256*/       OPC_EmitConvertToTarget, 1,
/*24258*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_VTX_TEXBUF), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 6009:iPTR, ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID) - Complexity = 20
                // Dst: (TEX_VTX_TEXBUF:v4f32 ADDRGA_VAR_OFFSET:i32:$ptr, (imm:i32):$BUFFER_ID)
/*24268*/     /*Scope*/ 76, /*->24345*/
/*24269*/       OPC_CheckChild0Integer, 100|128,46/*5988*/, 
/*24272*/       OPC_RecordChild1, // #0 = $src0
/*24273*/       OPC_RecordChild2, // #1 = $src1
/*24274*/       OPC_RecordChild3, // #2 = $src2
/*24275*/       OPC_RecordChild4, // #3 = $resourceId
/*24276*/       OPC_MoveChild, 4,
/*24278*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24281*/       OPC_MoveParent,
/*24282*/       OPC_RecordChild5, // #4 = $samplerId
/*24283*/       OPC_MoveChild, 5,
/*24285*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24288*/       OPC_MoveParent,
/*24289*/       OPC_RecordChild6, // #5 = $textureTarget
/*24290*/       OPC_MoveChild, 6,
/*24292*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24295*/       OPC_Scope, 24, /*->24321*/ // 2 children in Scope
/*24297*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*24299*/         OPC_MoveParent,
/*24300*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24302*/         OPC_EmitConvertToTarget, 3,
/*24304*/         OPC_EmitConvertToTarget, 4,
/*24306*/         OPC_EmitConvertToTarget, 5,
/*24308*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD_SHADOW), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 5988:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32)<<P:Predicate_TEX_SHADOW>>:$textureTarget) - Complexity = 18
                  // Dst: (TXD_SHADOW:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24321*/       /*Scope*/ 22, /*->24344*/
/*24322*/         OPC_MoveParent,
/*24323*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24325*/         OPC_EmitConvertToTarget, 3,
/*24327*/         OPC_EmitConvertToTarget, 4,
/*24329*/         OPC_EmitConvertToTarget, 5,
/*24331*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TXD), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 6, 7, 8, 
                  // Src: (intrinsic_wo_chain:v4f32 5988:iPTR, v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget) - Complexity = 17
                  // Dst: (TXD:v4f32 v4f32:v4f32:$src0, v4f32:v4f32:$src1, v4f32:v4f32:$src2, (imm:i32):$resourceId, (imm:i32):$samplerId, (imm:i32):$textureTarget)
/*24344*/       0, /*End of Scope*/
/*24345*/     /*Scope*/ 20, /*->24366*/
/*24346*/       OPC_CheckChild0Integer, 115|128,46/*6003*/, 
/*24349*/       OPC_RecordChild1, // #0 = $src0
/*24350*/       OPC_MoveChild, 1,
/*24352*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24355*/       OPC_MoveParent,
/*24356*/       OPC_EmitConvertToTarget, 0,
/*24358*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INTERP_VEC_LOAD), 0,
                    1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 1, 
                // Src: (intrinsic_wo_chain:v4f32 6003:iPTR, (imm:i32):$src0) - Complexity = 11
                // Dst: (INTERP_VEC_LOAD:v4f32 (imm:i32):$src0)
/*24366*/     /*Scope*/ 71|128,2/*327*/, /*->24695*/
/*24368*/       OPC_CheckChild0Integer, 68|128,46/*5956*/, 
/*24371*/       OPC_RecordChild1, // #0 = $src0
/*24372*/       OPC_Scope, 10, /*->24384*/ // 3 children in Scope
/*24374*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*24376*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_r600_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 5956:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_r600_pseudo:v4f32 v4f32:v4f32:$src0)
/*24384*/       /*Scope*/ 10, /*->24395*/
/*24385*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*24387*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CUBE_eg_pseudo), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 5956:iPTR, v4f32:v4f32:$src0) - Complexity = 8
                  // Dst: (CUBE_eg_pseudo:v4f32 v4f32:v4f32:$src0)
/*24395*/       /*Scope*/ 41|128,2/*297*/, /*->24694*/
/*24397*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24399*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_128RegClassID,
/*24402*/         OPC_EmitInteger, MVT::i32, 0, 
/*24405*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24408*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*24417*/         OPC_EmitInteger, MVT::i32, 0, 
/*24420*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24423*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 6,  // Results = #7
/*24432*/         OPC_EmitInteger, MVT::i32, 0, 
/*24435*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24438*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 9,  // Results = #10
/*24447*/         OPC_EmitInteger, MVT::i1, 0, 
/*24450*/         OPC_EmitInteger, MVT::i32, 0, 
/*24453*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBETC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 2, 4, 5, 7, 8, 10, 11, 12,  // Results = #13
/*24468*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24471*/         OPC_EmitInteger, MVT::i32, 0, 
/*24474*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24477*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 16,  // Results = #17
/*24486*/         OPC_EmitInteger, MVT::i32, 0, 
/*24489*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24492*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 19,  // Results = #20
/*24501*/         OPC_EmitInteger, MVT::i32, 0, 
/*24504*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24507*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 22,  // Results = #23
/*24516*/         OPC_EmitInteger, MVT::i1, 0, 
/*24519*/         OPC_EmitInteger, MVT::i32, 0, 
/*24522*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBESC_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 15, 17, 18, 20, 21, 23, 24, 25,  // Results = #26
/*24537*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24540*/         OPC_EmitInteger, MVT::i32, 0, 
/*24543*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24546*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 29,  // Results = #30
/*24555*/         OPC_EmitInteger, MVT::i32, 0, 
/*24558*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24561*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 32,  // Results = #33
/*24570*/         OPC_EmitInteger, MVT::i32, 0, 
/*24573*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24576*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 35,  // Results = #36
/*24585*/         OPC_EmitInteger, MVT::i1, 0, 
/*24588*/         OPC_EmitInteger, MVT::i32, 0, 
/*24591*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEMA_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 28, 30, 31, 33, 34, 36, 37, 38,  // Results = #39
/*24606*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24609*/         OPC_EmitInteger, MVT::i32, 0, 
/*24612*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*24615*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 42,  // Results = #43
/*24624*/         OPC_EmitInteger, MVT::i32, 0, 
/*24627*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*24630*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 45,  // Results = #46
/*24639*/         OPC_EmitInteger, MVT::i32, 0, 
/*24642*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*24645*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 48,  // Results = #49
/*24654*/         OPC_EmitInteger, MVT::i1, 0, 
/*24657*/         OPC_EmitInteger, MVT::i32, 0, 
/*24660*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CUBEID_F32), 0,
                      1/*#VTs*/, MVT::i32, 8/*#Ops*/, 41, 43, 44, 46, 47, 49, 50, 51,  // Results = #52
/*24675*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*24678*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::v4f32, 9/*#Ops*/, 1, 13, 14, 26, 27, 39, 40, 52, 53, 
                  // Src: (intrinsic_wo_chain:v4f32 5956:iPTR, v4f32:v4f32:$src) - Complexity = 8
                  // Dst: (REG_SEQUENCE:v4f32 VReg_128:i32, (V_CUBETC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub0:i32, (V_CUBESC_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub1:i32, (V_CUBEMA_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub2:i32, (V_CUBEID_F32:i32 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub0:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub1:i32), 0:i32, (EXTRACT_SUBREG:i32 ?:v4f32:$src, sub2:i32), 0:i1, 0:i32), sub3:i32)
/*24694*/       0, /*End of Scope*/
/*24695*/     /*Scope*/ 95|128,2/*351*/, /*->25048*/
/*24697*/       OPC_CheckChild0Integer, 45|128,47/*6061*/, 
/*24700*/       OPC_RecordChild1, // #0 = $addr
/*24701*/       OPC_Scope, 68, /*->24771*/ // 5 children in Scope
/*24703*/         OPC_CheckChild1Type, MVT::i32,
/*24705*/         OPC_RecordChild2, // #1 = $rsrc
/*24706*/         OPC_RecordChild3, // #2 = $sampler
/*24707*/         OPC_RecordChild4, // #3 = $dmask
/*24708*/         OPC_RecordChild5, // #4 = $unorm
/*24709*/         OPC_RecordChild6, // #5 = $r128
/*24710*/         OPC_RecordChild7, // #6 = $da
/*24711*/         OPC_MoveChild, 8,
/*24713*/         OPC_RecordNode, // #7 = $glc
/*24714*/         OPC_MoveParent,
/*24715*/         OPC_MoveChild, 9,
/*24717*/         OPC_RecordNode, // #8 = $slc
/*24718*/         OPC_MoveParent,
/*24719*/         OPC_MoveChild, 10,
/*24721*/         OPC_RecordNode, // #9 = $tfe
/*24722*/         OPC_MoveParent,
/*24723*/         OPC_MoveChild, 11,
/*24725*/         OPC_RecordNode, // #10 = $lwe
/*24726*/         OPC_MoveParent,
/*24727*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24729*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24732*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24735*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24738*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24741*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24744*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24747*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24750*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24753*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24771*/       /*Scope*/ 68, /*->24840*/
/*24772*/         OPC_CheckChild1Type, MVT::v2i32,
/*24774*/         OPC_RecordChild2, // #1 = $rsrc
/*24775*/         OPC_RecordChild3, // #2 = $sampler
/*24776*/         OPC_RecordChild4, // #3 = $dmask
/*24777*/         OPC_RecordChild5, // #4 = $unorm
/*24778*/         OPC_RecordChild6, // #5 = $r128
/*24779*/         OPC_RecordChild7, // #6 = $da
/*24780*/         OPC_MoveChild, 8,
/*24782*/         OPC_RecordNode, // #7 = $glc
/*24783*/         OPC_MoveParent,
/*24784*/         OPC_MoveChild, 9,
/*24786*/         OPC_RecordNode, // #8 = $slc
/*24787*/         OPC_MoveParent,
/*24788*/         OPC_MoveChild, 10,
/*24790*/         OPC_RecordNode, // #9 = $tfe
/*24791*/         OPC_MoveParent,
/*24792*/         OPC_MoveChild, 11,
/*24794*/         OPC_RecordNode, // #10 = $lwe
/*24795*/         OPC_MoveParent,
/*24796*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24798*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24801*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24804*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24807*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24810*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24813*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24816*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24819*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24822*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24840*/       /*Scope*/ 68, /*->24909*/
/*24841*/         OPC_CheckChild1Type, MVT::v4i32,
/*24843*/         OPC_RecordChild2, // #1 = $rsrc
/*24844*/         OPC_RecordChild3, // #2 = $sampler
/*24845*/         OPC_RecordChild4, // #3 = $dmask
/*24846*/         OPC_RecordChild5, // #4 = $unorm
/*24847*/         OPC_RecordChild6, // #5 = $r128
/*24848*/         OPC_RecordChild7, // #6 = $da
/*24849*/         OPC_MoveChild, 8,
/*24851*/         OPC_RecordNode, // #7 = $glc
/*24852*/         OPC_MoveParent,
/*24853*/         OPC_MoveChild, 9,
/*24855*/         OPC_RecordNode, // #8 = $slc
/*24856*/         OPC_MoveParent,
/*24857*/         OPC_MoveChild, 10,
/*24859*/         OPC_RecordNode, // #9 = $tfe
/*24860*/         OPC_MoveParent,
/*24861*/         OPC_MoveChild, 11,
/*24863*/         OPC_RecordNode, // #10 = $lwe
/*24864*/         OPC_MoveParent,
/*24865*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24867*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24870*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24873*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24876*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24879*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24882*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24885*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24888*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24909*/       /*Scope*/ 68, /*->24978*/
/*24910*/         OPC_CheckChild1Type, MVT::v8i32,
/*24912*/         OPC_RecordChild2, // #1 = $rsrc
/*24913*/         OPC_RecordChild3, // #2 = $sampler
/*24914*/         OPC_RecordChild4, // #3 = $dmask
/*24915*/         OPC_RecordChild5, // #4 = $unorm
/*24916*/         OPC_RecordChild6, // #5 = $r128
/*24917*/         OPC_RecordChild7, // #6 = $da
/*24918*/         OPC_MoveChild, 8,
/*24920*/         OPC_RecordNode, // #7 = $glc
/*24921*/         OPC_MoveParent,
/*24922*/         OPC_MoveChild, 9,
/*24924*/         OPC_RecordNode, // #8 = $slc
/*24925*/         OPC_MoveParent,
/*24926*/         OPC_MoveChild, 10,
/*24928*/         OPC_RecordNode, // #9 = $tfe
/*24929*/         OPC_MoveParent,
/*24930*/         OPC_MoveChild, 11,
/*24932*/         OPC_RecordNode, // #10 = $lwe
/*24933*/         OPC_MoveParent,
/*24934*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*24936*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*24939*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*24942*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*24945*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*24948*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*24951*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*24954*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*24957*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*24960*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*24978*/       /*Scope*/ 68, /*->25047*/
/*24979*/         OPC_CheckChild1Type, MVT::v16i32,
/*24981*/         OPC_RecordChild2, // #1 = $rsrc
/*24982*/         OPC_RecordChild3, // #2 = $sampler
/*24983*/         OPC_RecordChild4, // #3 = $dmask
/*24984*/         OPC_RecordChild5, // #4 = $unorm
/*24985*/         OPC_RecordChild6, // #5 = $r128
/*24986*/         OPC_RecordChild7, // #6 = $da
/*24987*/         OPC_MoveChild, 8,
/*24989*/         OPC_RecordNode, // #7 = $glc
/*24990*/         OPC_MoveParent,
/*24991*/         OPC_MoveChild, 9,
/*24993*/         OPC_RecordNode, // #8 = $slc
/*24994*/         OPC_MoveParent,
/*24995*/         OPC_MoveChild, 10,
/*24997*/         OPC_RecordNode, // #9 = $tfe
/*24998*/         OPC_MoveParent,
/*24999*/         OPC_MoveChild, 11,
/*25001*/         OPC_RecordNode, // #10 = $lwe
/*25002*/         OPC_MoveParent,
/*25003*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25005*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25008*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25011*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25014*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25017*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25020*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25023*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25026*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25029*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6061:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25047*/       0, /*End of Scope*/
/*25048*/     /*Scope*/ 95|128,2/*351*/, /*->25401*/
/*25050*/       OPC_CheckChild0Integer, 74|128,47/*6090*/, 
/*25053*/       OPC_RecordChild1, // #0 = $addr
/*25054*/       OPC_Scope, 68, /*->25124*/ // 5 children in Scope
/*25056*/         OPC_CheckChild1Type, MVT::i32,
/*25058*/         OPC_RecordChild2, // #1 = $rsrc
/*25059*/         OPC_RecordChild3, // #2 = $sampler
/*25060*/         OPC_RecordChild4, // #3 = $dmask
/*25061*/         OPC_RecordChild5, // #4 = $unorm
/*25062*/         OPC_RecordChild6, // #5 = $r128
/*25063*/         OPC_RecordChild7, // #6 = $da
/*25064*/         OPC_MoveChild, 8,
/*25066*/         OPC_RecordNode, // #7 = $glc
/*25067*/         OPC_MoveParent,
/*25068*/         OPC_MoveChild, 9,
/*25070*/         OPC_RecordNode, // #8 = $slc
/*25071*/         OPC_MoveParent,
/*25072*/         OPC_MoveChild, 10,
/*25074*/         OPC_RecordNode, // #9 = $tfe
/*25075*/         OPC_MoveParent,
/*25076*/         OPC_MoveChild, 11,
/*25078*/         OPC_RecordNode, // #10 = $lwe
/*25079*/         OPC_MoveParent,
/*25080*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25082*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25085*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25088*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25091*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25094*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25097*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25100*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25103*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25106*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25124*/       /*Scope*/ 68, /*->25193*/
/*25125*/         OPC_CheckChild1Type, MVT::v2i32,
/*25127*/         OPC_RecordChild2, // #1 = $rsrc
/*25128*/         OPC_RecordChild3, // #2 = $sampler
/*25129*/         OPC_RecordChild4, // #3 = $dmask
/*25130*/         OPC_RecordChild5, // #4 = $unorm
/*25131*/         OPC_RecordChild6, // #5 = $r128
/*25132*/         OPC_RecordChild7, // #6 = $da
/*25133*/         OPC_MoveChild, 8,
/*25135*/         OPC_RecordNode, // #7 = $glc
/*25136*/         OPC_MoveParent,
/*25137*/         OPC_MoveChild, 9,
/*25139*/         OPC_RecordNode, // #8 = $slc
/*25140*/         OPC_MoveParent,
/*25141*/         OPC_MoveChild, 10,
/*25143*/         OPC_RecordNode, // #9 = $tfe
/*25144*/         OPC_MoveParent,
/*25145*/         OPC_MoveChild, 11,
/*25147*/         OPC_RecordNode, // #10 = $lwe
/*25148*/         OPC_MoveParent,
/*25149*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25151*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25154*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25157*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25160*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25163*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25166*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25169*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25172*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25175*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25193*/       /*Scope*/ 68, /*->25262*/
/*25194*/         OPC_CheckChild1Type, MVT::v4i32,
/*25196*/         OPC_RecordChild2, // #1 = $rsrc
/*25197*/         OPC_RecordChild3, // #2 = $sampler
/*25198*/         OPC_RecordChild4, // #3 = $dmask
/*25199*/         OPC_RecordChild5, // #4 = $unorm
/*25200*/         OPC_RecordChild6, // #5 = $r128
/*25201*/         OPC_RecordChild7, // #6 = $da
/*25202*/         OPC_MoveChild, 8,
/*25204*/         OPC_RecordNode, // #7 = $glc
/*25205*/         OPC_MoveParent,
/*25206*/         OPC_MoveChild, 9,
/*25208*/         OPC_RecordNode, // #8 = $slc
/*25209*/         OPC_MoveParent,
/*25210*/         OPC_MoveChild, 10,
/*25212*/         OPC_RecordNode, // #9 = $tfe
/*25213*/         OPC_MoveParent,
/*25214*/         OPC_MoveChild, 11,
/*25216*/         OPC_RecordNode, // #10 = $lwe
/*25217*/         OPC_MoveParent,
/*25218*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25220*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25223*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25226*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25229*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25232*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25235*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25238*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25241*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25244*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25262*/       /*Scope*/ 68, /*->25331*/
/*25263*/         OPC_CheckChild1Type, MVT::v8i32,
/*25265*/         OPC_RecordChild2, // #1 = $rsrc
/*25266*/         OPC_RecordChild3, // #2 = $sampler
/*25267*/         OPC_RecordChild4, // #3 = $dmask
/*25268*/         OPC_RecordChild5, // #4 = $unorm
/*25269*/         OPC_RecordChild6, // #5 = $r128
/*25270*/         OPC_RecordChild7, // #6 = $da
/*25271*/         OPC_MoveChild, 8,
/*25273*/         OPC_RecordNode, // #7 = $glc
/*25274*/         OPC_MoveParent,
/*25275*/         OPC_MoveChild, 9,
/*25277*/         OPC_RecordNode, // #8 = $slc
/*25278*/         OPC_MoveParent,
/*25279*/         OPC_MoveChild, 10,
/*25281*/         OPC_RecordNode, // #9 = $tfe
/*25282*/         OPC_MoveParent,
/*25283*/         OPC_MoveChild, 11,
/*25285*/         OPC_RecordNode, // #10 = $lwe
/*25286*/         OPC_MoveParent,
/*25287*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25289*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25292*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25295*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25298*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25301*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25304*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25307*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25310*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25313*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25331*/       /*Scope*/ 68, /*->25400*/
/*25332*/         OPC_CheckChild1Type, MVT::v16i32,
/*25334*/         OPC_RecordChild2, // #1 = $rsrc
/*25335*/         OPC_RecordChild3, // #2 = $sampler
/*25336*/         OPC_RecordChild4, // #3 = $dmask
/*25337*/         OPC_RecordChild5, // #4 = $unorm
/*25338*/         OPC_RecordChild6, // #5 = $r128
/*25339*/         OPC_RecordChild7, // #6 = $da
/*25340*/         OPC_MoveChild, 8,
/*25342*/         OPC_RecordNode, // #7 = $glc
/*25343*/         OPC_MoveParent,
/*25344*/         OPC_MoveChild, 9,
/*25346*/         OPC_RecordNode, // #8 = $slc
/*25347*/         OPC_MoveParent,
/*25348*/         OPC_MoveChild, 10,
/*25350*/         OPC_RecordNode, // #9 = $tfe
/*25351*/         OPC_MoveParent,
/*25352*/         OPC_MoveChild, 11,
/*25354*/         OPC_RecordNode, // #10 = $lwe
/*25355*/         OPC_MoveParent,
/*25356*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25358*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25361*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25364*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25367*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25370*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25373*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25376*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25379*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25382*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6090:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25400*/       0, /*End of Scope*/
/*25401*/     /*Scope*/ 95|128,2/*351*/, /*->25754*/
/*25403*/       OPC_CheckChild0Integer, 76|128,47/*6092*/, 
/*25406*/       OPC_RecordChild1, // #0 = $addr
/*25407*/       OPC_Scope, 68, /*->25477*/ // 5 children in Scope
/*25409*/         OPC_CheckChild1Type, MVT::i32,
/*25411*/         OPC_RecordChild2, // #1 = $rsrc
/*25412*/         OPC_RecordChild3, // #2 = $sampler
/*25413*/         OPC_RecordChild4, // #3 = $dmask
/*25414*/         OPC_RecordChild5, // #4 = $unorm
/*25415*/         OPC_RecordChild6, // #5 = $r128
/*25416*/         OPC_RecordChild7, // #6 = $da
/*25417*/         OPC_MoveChild, 8,
/*25419*/         OPC_RecordNode, // #7 = $glc
/*25420*/         OPC_MoveParent,
/*25421*/         OPC_MoveChild, 9,
/*25423*/         OPC_RecordNode, // #8 = $slc
/*25424*/         OPC_MoveParent,
/*25425*/         OPC_MoveChild, 10,
/*25427*/         OPC_RecordNode, // #9 = $tfe
/*25428*/         OPC_MoveParent,
/*25429*/         OPC_MoveChild, 11,
/*25431*/         OPC_RecordNode, // #10 = $lwe
/*25432*/         OPC_MoveParent,
/*25433*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25435*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25438*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25441*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25444*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25447*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25450*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25453*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25456*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25477*/       /*Scope*/ 68, /*->25546*/
/*25478*/         OPC_CheckChild1Type, MVT::v2i32,
/*25480*/         OPC_RecordChild2, // #1 = $rsrc
/*25481*/         OPC_RecordChild3, // #2 = $sampler
/*25482*/         OPC_RecordChild4, // #3 = $dmask
/*25483*/         OPC_RecordChild5, // #4 = $unorm
/*25484*/         OPC_RecordChild6, // #5 = $r128
/*25485*/         OPC_RecordChild7, // #6 = $da
/*25486*/         OPC_MoveChild, 8,
/*25488*/         OPC_RecordNode, // #7 = $glc
/*25489*/         OPC_MoveParent,
/*25490*/         OPC_MoveChild, 9,
/*25492*/         OPC_RecordNode, // #8 = $slc
/*25493*/         OPC_MoveParent,
/*25494*/         OPC_MoveChild, 10,
/*25496*/         OPC_RecordNode, // #9 = $tfe
/*25497*/         OPC_MoveParent,
/*25498*/         OPC_MoveChild, 11,
/*25500*/         OPC_RecordNode, // #10 = $lwe
/*25501*/         OPC_MoveParent,
/*25502*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25504*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25507*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25510*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25513*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25516*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25519*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25522*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25525*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25528*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25546*/       /*Scope*/ 68, /*->25615*/
/*25547*/         OPC_CheckChild1Type, MVT::v4i32,
/*25549*/         OPC_RecordChild2, // #1 = $rsrc
/*25550*/         OPC_RecordChild3, // #2 = $sampler
/*25551*/         OPC_RecordChild4, // #3 = $dmask
/*25552*/         OPC_RecordChild5, // #4 = $unorm
/*25553*/         OPC_RecordChild6, // #5 = $r128
/*25554*/         OPC_RecordChild7, // #6 = $da
/*25555*/         OPC_MoveChild, 8,
/*25557*/         OPC_RecordNode, // #7 = $glc
/*25558*/         OPC_MoveParent,
/*25559*/         OPC_MoveChild, 9,
/*25561*/         OPC_RecordNode, // #8 = $slc
/*25562*/         OPC_MoveParent,
/*25563*/         OPC_MoveChild, 10,
/*25565*/         OPC_RecordNode, // #9 = $tfe
/*25566*/         OPC_MoveParent,
/*25567*/         OPC_MoveChild, 11,
/*25569*/         OPC_RecordNode, // #10 = $lwe
/*25570*/         OPC_MoveParent,
/*25571*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25573*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25576*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25579*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25582*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25585*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25588*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25591*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25594*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25597*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25615*/       /*Scope*/ 68, /*->25684*/
/*25616*/         OPC_CheckChild1Type, MVT::v8i32,
/*25618*/         OPC_RecordChild2, // #1 = $rsrc
/*25619*/         OPC_RecordChild3, // #2 = $sampler
/*25620*/         OPC_RecordChild4, // #3 = $dmask
/*25621*/         OPC_RecordChild5, // #4 = $unorm
/*25622*/         OPC_RecordChild6, // #5 = $r128
/*25623*/         OPC_RecordChild7, // #6 = $da
/*25624*/         OPC_MoveChild, 8,
/*25626*/         OPC_RecordNode, // #7 = $glc
/*25627*/         OPC_MoveParent,
/*25628*/         OPC_MoveChild, 9,
/*25630*/         OPC_RecordNode, // #8 = $slc
/*25631*/         OPC_MoveParent,
/*25632*/         OPC_MoveChild, 10,
/*25634*/         OPC_RecordNode, // #9 = $tfe
/*25635*/         OPC_MoveParent,
/*25636*/         OPC_MoveChild, 11,
/*25638*/         OPC_RecordNode, // #10 = $lwe
/*25639*/         OPC_MoveParent,
/*25640*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25642*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25645*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25648*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25651*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25654*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25657*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25660*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25663*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25666*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25684*/       /*Scope*/ 68, /*->25753*/
/*25685*/         OPC_CheckChild1Type, MVT::v16i32,
/*25687*/         OPC_RecordChild2, // #1 = $rsrc
/*25688*/         OPC_RecordChild3, // #2 = $sampler
/*25689*/         OPC_RecordChild4, // #3 = $dmask
/*25690*/         OPC_RecordChild5, // #4 = $unorm
/*25691*/         OPC_RecordChild6, // #5 = $r128
/*25692*/         OPC_RecordChild7, // #6 = $da
/*25693*/         OPC_MoveChild, 8,
/*25695*/         OPC_RecordNode, // #7 = $glc
/*25696*/         OPC_MoveParent,
/*25697*/         OPC_MoveChild, 9,
/*25699*/         OPC_RecordNode, // #8 = $slc
/*25700*/         OPC_MoveParent,
/*25701*/         OPC_MoveChild, 10,
/*25703*/         OPC_RecordNode, // #9 = $tfe
/*25704*/         OPC_MoveParent,
/*25705*/         OPC_MoveChild, 11,
/*25707*/         OPC_RecordNode, // #10 = $lwe
/*25708*/         OPC_MoveParent,
/*25709*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25711*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25714*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25717*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25720*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25723*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25726*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25729*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25732*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25735*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6092:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25753*/       0, /*End of Scope*/
/*25754*/     /*Scope*/ 95|128,2/*351*/, /*->26107*/
/*25756*/       OPC_CheckChild0Integer, 77|128,47/*6093*/, 
/*25759*/       OPC_RecordChild1, // #0 = $addr
/*25760*/       OPC_Scope, 68, /*->25830*/ // 5 children in Scope
/*25762*/         OPC_CheckChild1Type, MVT::i32,
/*25764*/         OPC_RecordChild2, // #1 = $rsrc
/*25765*/         OPC_RecordChild3, // #2 = $sampler
/*25766*/         OPC_RecordChild4, // #3 = $dmask
/*25767*/         OPC_RecordChild5, // #4 = $unorm
/*25768*/         OPC_RecordChild6, // #5 = $r128
/*25769*/         OPC_RecordChild7, // #6 = $da
/*25770*/         OPC_MoveChild, 8,
/*25772*/         OPC_RecordNode, // #7 = $glc
/*25773*/         OPC_MoveParent,
/*25774*/         OPC_MoveChild, 9,
/*25776*/         OPC_RecordNode, // #8 = $slc
/*25777*/         OPC_MoveParent,
/*25778*/         OPC_MoveChild, 10,
/*25780*/         OPC_RecordNode, // #9 = $tfe
/*25781*/         OPC_MoveParent,
/*25782*/         OPC_MoveChild, 11,
/*25784*/         OPC_RecordNode, // #10 = $lwe
/*25785*/         OPC_MoveParent,
/*25786*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25788*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25791*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25794*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25797*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25800*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25803*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25806*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25809*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25812*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25830*/       /*Scope*/ 68, /*->25899*/
/*25831*/         OPC_CheckChild1Type, MVT::v2i32,
/*25833*/         OPC_RecordChild2, // #1 = $rsrc
/*25834*/         OPC_RecordChild3, // #2 = $sampler
/*25835*/         OPC_RecordChild4, // #3 = $dmask
/*25836*/         OPC_RecordChild5, // #4 = $unorm
/*25837*/         OPC_RecordChild6, // #5 = $r128
/*25838*/         OPC_RecordChild7, // #6 = $da
/*25839*/         OPC_MoveChild, 8,
/*25841*/         OPC_RecordNode, // #7 = $glc
/*25842*/         OPC_MoveParent,
/*25843*/         OPC_MoveChild, 9,
/*25845*/         OPC_RecordNode, // #8 = $slc
/*25846*/         OPC_MoveParent,
/*25847*/         OPC_MoveChild, 10,
/*25849*/         OPC_RecordNode, // #9 = $tfe
/*25850*/         OPC_MoveParent,
/*25851*/         OPC_MoveChild, 11,
/*25853*/         OPC_RecordNode, // #10 = $lwe
/*25854*/         OPC_MoveParent,
/*25855*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25857*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25860*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25863*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25866*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25869*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25872*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25875*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25878*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25881*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25899*/       /*Scope*/ 68, /*->25968*/
/*25900*/         OPC_CheckChild1Type, MVT::v4i32,
/*25902*/         OPC_RecordChild2, // #1 = $rsrc
/*25903*/         OPC_RecordChild3, // #2 = $sampler
/*25904*/         OPC_RecordChild4, // #3 = $dmask
/*25905*/         OPC_RecordChild5, // #4 = $unorm
/*25906*/         OPC_RecordChild6, // #5 = $r128
/*25907*/         OPC_RecordChild7, // #6 = $da
/*25908*/         OPC_MoveChild, 8,
/*25910*/         OPC_RecordNode, // #7 = $glc
/*25911*/         OPC_MoveParent,
/*25912*/         OPC_MoveChild, 9,
/*25914*/         OPC_RecordNode, // #8 = $slc
/*25915*/         OPC_MoveParent,
/*25916*/         OPC_MoveChild, 10,
/*25918*/         OPC_RecordNode, // #9 = $tfe
/*25919*/         OPC_MoveParent,
/*25920*/         OPC_MoveChild, 11,
/*25922*/         OPC_RecordNode, // #10 = $lwe
/*25923*/         OPC_MoveParent,
/*25924*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25926*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25929*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*25932*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*25935*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*25938*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*25941*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*25944*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*25947*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*25950*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*25968*/       /*Scope*/ 68, /*->26037*/
/*25969*/         OPC_CheckChild1Type, MVT::v8i32,
/*25971*/         OPC_RecordChild2, // #1 = $rsrc
/*25972*/         OPC_RecordChild3, // #2 = $sampler
/*25973*/         OPC_RecordChild4, // #3 = $dmask
/*25974*/         OPC_RecordChild5, // #4 = $unorm
/*25975*/         OPC_RecordChild6, // #5 = $r128
/*25976*/         OPC_RecordChild7, // #6 = $da
/*25977*/         OPC_MoveChild, 8,
/*25979*/         OPC_RecordNode, // #7 = $glc
/*25980*/         OPC_MoveParent,
/*25981*/         OPC_MoveChild, 9,
/*25983*/         OPC_RecordNode, // #8 = $slc
/*25984*/         OPC_MoveParent,
/*25985*/         OPC_MoveChild, 10,
/*25987*/         OPC_RecordNode, // #9 = $tfe
/*25988*/         OPC_MoveParent,
/*25989*/         OPC_MoveChild, 11,
/*25991*/         OPC_RecordNode, // #10 = $lwe
/*25992*/         OPC_MoveParent,
/*25993*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*25995*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*25998*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26001*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26004*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26007*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26010*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26013*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26016*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26019*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26037*/       /*Scope*/ 68, /*->26106*/
/*26038*/         OPC_CheckChild1Type, MVT::v16i32,
/*26040*/         OPC_RecordChild2, // #1 = $rsrc
/*26041*/         OPC_RecordChild3, // #2 = $sampler
/*26042*/         OPC_RecordChild4, // #3 = $dmask
/*26043*/         OPC_RecordChild5, // #4 = $unorm
/*26044*/         OPC_RecordChild6, // #5 = $r128
/*26045*/         OPC_RecordChild7, // #6 = $da
/*26046*/         OPC_MoveChild, 8,
/*26048*/         OPC_RecordNode, // #7 = $glc
/*26049*/         OPC_MoveParent,
/*26050*/         OPC_MoveChild, 9,
/*26052*/         OPC_RecordNode, // #8 = $slc
/*26053*/         OPC_MoveParent,
/*26054*/         OPC_MoveChild, 10,
/*26056*/         OPC_RecordNode, // #9 = $tfe
/*26057*/         OPC_MoveParent,
/*26058*/         OPC_MoveChild, 11,
/*26060*/         OPC_RecordNode, // #10 = $lwe
/*26061*/         OPC_MoveParent,
/*26062*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26064*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26067*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26070*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26073*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26076*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26079*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26082*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26085*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26088*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6093:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26106*/       0, /*End of Scope*/
/*26107*/     /*Scope*/ 95|128,2/*351*/, /*->26460*/
/*26109*/       OPC_CheckChild0Integer, 80|128,47/*6096*/, 
/*26112*/       OPC_RecordChild1, // #0 = $addr
/*26113*/       OPC_Scope, 68, /*->26183*/ // 5 children in Scope
/*26115*/         OPC_CheckChild1Type, MVT::i32,
/*26117*/         OPC_RecordChild2, // #1 = $rsrc
/*26118*/         OPC_RecordChild3, // #2 = $sampler
/*26119*/         OPC_RecordChild4, // #3 = $dmask
/*26120*/         OPC_RecordChild5, // #4 = $unorm
/*26121*/         OPC_RecordChild6, // #5 = $r128
/*26122*/         OPC_RecordChild7, // #6 = $da
/*26123*/         OPC_MoveChild, 8,
/*26125*/         OPC_RecordNode, // #7 = $glc
/*26126*/         OPC_MoveParent,
/*26127*/         OPC_MoveChild, 9,
/*26129*/         OPC_RecordNode, // #8 = $slc
/*26130*/         OPC_MoveParent,
/*26131*/         OPC_MoveChild, 10,
/*26133*/         OPC_RecordNode, // #9 = $tfe
/*26134*/         OPC_MoveParent,
/*26135*/         OPC_MoveChild, 11,
/*26137*/         OPC_RecordNode, // #10 = $lwe
/*26138*/         OPC_MoveParent,
/*26139*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26141*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26144*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26147*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26150*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26153*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26156*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26159*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26162*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26165*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26183*/       /*Scope*/ 68, /*->26252*/
/*26184*/         OPC_CheckChild1Type, MVT::v2i32,
/*26186*/         OPC_RecordChild2, // #1 = $rsrc
/*26187*/         OPC_RecordChild3, // #2 = $sampler
/*26188*/         OPC_RecordChild4, // #3 = $dmask
/*26189*/         OPC_RecordChild5, // #4 = $unorm
/*26190*/         OPC_RecordChild6, // #5 = $r128
/*26191*/         OPC_RecordChild7, // #6 = $da
/*26192*/         OPC_MoveChild, 8,
/*26194*/         OPC_RecordNode, // #7 = $glc
/*26195*/         OPC_MoveParent,
/*26196*/         OPC_MoveChild, 9,
/*26198*/         OPC_RecordNode, // #8 = $slc
/*26199*/         OPC_MoveParent,
/*26200*/         OPC_MoveChild, 10,
/*26202*/         OPC_RecordNode, // #9 = $tfe
/*26203*/         OPC_MoveParent,
/*26204*/         OPC_MoveChild, 11,
/*26206*/         OPC_RecordNode, // #10 = $lwe
/*26207*/         OPC_MoveParent,
/*26208*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26210*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26213*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26216*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26219*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26222*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26225*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26228*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26231*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26234*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26252*/       /*Scope*/ 68, /*->26321*/
/*26253*/         OPC_CheckChild1Type, MVT::v4i32,
/*26255*/         OPC_RecordChild2, // #1 = $rsrc
/*26256*/         OPC_RecordChild3, // #2 = $sampler
/*26257*/         OPC_RecordChild4, // #3 = $dmask
/*26258*/         OPC_RecordChild5, // #4 = $unorm
/*26259*/         OPC_RecordChild6, // #5 = $r128
/*26260*/         OPC_RecordChild7, // #6 = $da
/*26261*/         OPC_MoveChild, 8,
/*26263*/         OPC_RecordNode, // #7 = $glc
/*26264*/         OPC_MoveParent,
/*26265*/         OPC_MoveChild, 9,
/*26267*/         OPC_RecordNode, // #8 = $slc
/*26268*/         OPC_MoveParent,
/*26269*/         OPC_MoveChild, 10,
/*26271*/         OPC_RecordNode, // #9 = $tfe
/*26272*/         OPC_MoveParent,
/*26273*/         OPC_MoveChild, 11,
/*26275*/         OPC_RecordNode, // #10 = $lwe
/*26276*/         OPC_MoveParent,
/*26277*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26279*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26282*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26285*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26288*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26291*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26294*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26297*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26300*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26303*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26321*/       /*Scope*/ 68, /*->26390*/
/*26322*/         OPC_CheckChild1Type, MVT::v8i32,
/*26324*/         OPC_RecordChild2, // #1 = $rsrc
/*26325*/         OPC_RecordChild3, // #2 = $sampler
/*26326*/         OPC_RecordChild4, // #3 = $dmask
/*26327*/         OPC_RecordChild5, // #4 = $unorm
/*26328*/         OPC_RecordChild6, // #5 = $r128
/*26329*/         OPC_RecordChild7, // #6 = $da
/*26330*/         OPC_MoveChild, 8,
/*26332*/         OPC_RecordNode, // #7 = $glc
/*26333*/         OPC_MoveParent,
/*26334*/         OPC_MoveChild, 9,
/*26336*/         OPC_RecordNode, // #8 = $slc
/*26337*/         OPC_MoveParent,
/*26338*/         OPC_MoveChild, 10,
/*26340*/         OPC_RecordNode, // #9 = $tfe
/*26341*/         OPC_MoveParent,
/*26342*/         OPC_MoveChild, 11,
/*26344*/         OPC_RecordNode, // #10 = $lwe
/*26345*/         OPC_MoveParent,
/*26346*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26348*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26351*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26354*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26357*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26360*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26363*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26366*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26369*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26372*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26390*/       /*Scope*/ 68, /*->26459*/
/*26391*/         OPC_CheckChild1Type, MVT::v16i32,
/*26393*/         OPC_RecordChild2, // #1 = $rsrc
/*26394*/         OPC_RecordChild3, // #2 = $sampler
/*26395*/         OPC_RecordChild4, // #3 = $dmask
/*26396*/         OPC_RecordChild5, // #4 = $unorm
/*26397*/         OPC_RecordChild6, // #5 = $r128
/*26398*/         OPC_RecordChild7, // #6 = $da
/*26399*/         OPC_MoveChild, 8,
/*26401*/         OPC_RecordNode, // #7 = $glc
/*26402*/         OPC_MoveParent,
/*26403*/         OPC_MoveChild, 9,
/*26405*/         OPC_RecordNode, // #8 = $slc
/*26406*/         OPC_MoveParent,
/*26407*/         OPC_MoveChild, 10,
/*26409*/         OPC_RecordNode, // #9 = $tfe
/*26410*/         OPC_MoveParent,
/*26411*/         OPC_MoveChild, 11,
/*26413*/         OPC_RecordNode, // #10 = $lwe
/*26414*/         OPC_MoveParent,
/*26415*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26417*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26420*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26423*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26426*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26429*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26432*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26435*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26438*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26441*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6096:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26459*/       0, /*End of Scope*/
/*26460*/     /*Scope*/ 95|128,2/*351*/, /*->26813*/
/*26462*/       OPC_CheckChild0Integer, 46|128,47/*6062*/, 
/*26465*/       OPC_RecordChild1, // #0 = $addr
/*26466*/       OPC_Scope, 68, /*->26536*/ // 5 children in Scope
/*26468*/         OPC_CheckChild1Type, MVT::i32,
/*26470*/         OPC_RecordChild2, // #1 = $rsrc
/*26471*/         OPC_RecordChild3, // #2 = $sampler
/*26472*/         OPC_RecordChild4, // #3 = $dmask
/*26473*/         OPC_RecordChild5, // #4 = $unorm
/*26474*/         OPC_RecordChild6, // #5 = $r128
/*26475*/         OPC_RecordChild7, // #6 = $da
/*26476*/         OPC_MoveChild, 8,
/*26478*/         OPC_RecordNode, // #7 = $glc
/*26479*/         OPC_MoveParent,
/*26480*/         OPC_MoveChild, 9,
/*26482*/         OPC_RecordNode, // #8 = $slc
/*26483*/         OPC_MoveParent,
/*26484*/         OPC_MoveChild, 10,
/*26486*/         OPC_RecordNode, // #9 = $tfe
/*26487*/         OPC_MoveParent,
/*26488*/         OPC_MoveChild, 11,
/*26490*/         OPC_RecordNode, // #10 = $lwe
/*26491*/         OPC_MoveParent,
/*26492*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26494*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26497*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26500*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26503*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26506*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26509*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26512*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26515*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26518*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26536*/       /*Scope*/ 68, /*->26605*/
/*26537*/         OPC_CheckChild1Type, MVT::v2i32,
/*26539*/         OPC_RecordChild2, // #1 = $rsrc
/*26540*/         OPC_RecordChild3, // #2 = $sampler
/*26541*/         OPC_RecordChild4, // #3 = $dmask
/*26542*/         OPC_RecordChild5, // #4 = $unorm
/*26543*/         OPC_RecordChild6, // #5 = $r128
/*26544*/         OPC_RecordChild7, // #6 = $da
/*26545*/         OPC_MoveChild, 8,
/*26547*/         OPC_RecordNode, // #7 = $glc
/*26548*/         OPC_MoveParent,
/*26549*/         OPC_MoveChild, 9,
/*26551*/         OPC_RecordNode, // #8 = $slc
/*26552*/         OPC_MoveParent,
/*26553*/         OPC_MoveChild, 10,
/*26555*/         OPC_RecordNode, // #9 = $tfe
/*26556*/         OPC_MoveParent,
/*26557*/         OPC_MoveChild, 11,
/*26559*/         OPC_RecordNode, // #10 = $lwe
/*26560*/         OPC_MoveParent,
/*26561*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26563*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26566*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26569*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26572*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26575*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26578*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26581*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26584*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26587*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26605*/       /*Scope*/ 68, /*->26674*/
/*26606*/         OPC_CheckChild1Type, MVT::v4i32,
/*26608*/         OPC_RecordChild2, // #1 = $rsrc
/*26609*/         OPC_RecordChild3, // #2 = $sampler
/*26610*/         OPC_RecordChild4, // #3 = $dmask
/*26611*/         OPC_RecordChild5, // #4 = $unorm
/*26612*/         OPC_RecordChild6, // #5 = $r128
/*26613*/         OPC_RecordChild7, // #6 = $da
/*26614*/         OPC_MoveChild, 8,
/*26616*/         OPC_RecordNode, // #7 = $glc
/*26617*/         OPC_MoveParent,
/*26618*/         OPC_MoveChild, 9,
/*26620*/         OPC_RecordNode, // #8 = $slc
/*26621*/         OPC_MoveParent,
/*26622*/         OPC_MoveChild, 10,
/*26624*/         OPC_RecordNode, // #9 = $tfe
/*26625*/         OPC_MoveParent,
/*26626*/         OPC_MoveChild, 11,
/*26628*/         OPC_RecordNode, // #10 = $lwe
/*26629*/         OPC_MoveParent,
/*26630*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26632*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26635*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26638*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26641*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26644*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26647*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26650*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26653*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26656*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26674*/       /*Scope*/ 68, /*->26743*/
/*26675*/         OPC_CheckChild1Type, MVT::v8i32,
/*26677*/         OPC_RecordChild2, // #1 = $rsrc
/*26678*/         OPC_RecordChild3, // #2 = $sampler
/*26679*/         OPC_RecordChild4, // #3 = $dmask
/*26680*/         OPC_RecordChild5, // #4 = $unorm
/*26681*/         OPC_RecordChild6, // #5 = $r128
/*26682*/         OPC_RecordChild7, // #6 = $da
/*26683*/         OPC_MoveChild, 8,
/*26685*/         OPC_RecordNode, // #7 = $glc
/*26686*/         OPC_MoveParent,
/*26687*/         OPC_MoveChild, 9,
/*26689*/         OPC_RecordNode, // #8 = $slc
/*26690*/         OPC_MoveParent,
/*26691*/         OPC_MoveChild, 10,
/*26693*/         OPC_RecordNode, // #9 = $tfe
/*26694*/         OPC_MoveParent,
/*26695*/         OPC_MoveChild, 11,
/*26697*/         OPC_RecordNode, // #10 = $lwe
/*26698*/         OPC_MoveParent,
/*26699*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26701*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26704*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26707*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26710*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26713*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26716*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26719*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26722*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26725*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26743*/       /*Scope*/ 68, /*->26812*/
/*26744*/         OPC_CheckChild1Type, MVT::v16i32,
/*26746*/         OPC_RecordChild2, // #1 = $rsrc
/*26747*/         OPC_RecordChild3, // #2 = $sampler
/*26748*/         OPC_RecordChild4, // #3 = $dmask
/*26749*/         OPC_RecordChild5, // #4 = $unorm
/*26750*/         OPC_RecordChild6, // #5 = $r128
/*26751*/         OPC_RecordChild7, // #6 = $da
/*26752*/         OPC_MoveChild, 8,
/*26754*/         OPC_RecordNode, // #7 = $glc
/*26755*/         OPC_MoveParent,
/*26756*/         OPC_MoveChild, 9,
/*26758*/         OPC_RecordNode, // #8 = $slc
/*26759*/         OPC_MoveParent,
/*26760*/         OPC_MoveChild, 10,
/*26762*/         OPC_RecordNode, // #9 = $tfe
/*26763*/         OPC_MoveParent,
/*26764*/         OPC_MoveChild, 11,
/*26766*/         OPC_RecordNode, // #10 = $lwe
/*26767*/         OPC_MoveParent,
/*26768*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26770*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26773*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26776*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26779*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26782*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26785*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26788*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26791*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26794*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6062:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26812*/       0, /*End of Scope*/
/*26813*/     /*Scope*/ 95|128,2/*351*/, /*->27166*/
/*26815*/       OPC_CheckChild0Integer, 47|128,47/*6063*/, 
/*26818*/       OPC_RecordChild1, // #0 = $addr
/*26819*/       OPC_Scope, 68, /*->26889*/ // 5 children in Scope
/*26821*/         OPC_CheckChild1Type, MVT::i32,
/*26823*/         OPC_RecordChild2, // #1 = $rsrc
/*26824*/         OPC_RecordChild3, // #2 = $sampler
/*26825*/         OPC_RecordChild4, // #3 = $dmask
/*26826*/         OPC_RecordChild5, // #4 = $unorm
/*26827*/         OPC_RecordChild6, // #5 = $r128
/*26828*/         OPC_RecordChild7, // #6 = $da
/*26829*/         OPC_MoveChild, 8,
/*26831*/         OPC_RecordNode, // #7 = $glc
/*26832*/         OPC_MoveParent,
/*26833*/         OPC_MoveChild, 9,
/*26835*/         OPC_RecordNode, // #8 = $slc
/*26836*/         OPC_MoveParent,
/*26837*/         OPC_MoveChild, 10,
/*26839*/         OPC_RecordNode, // #9 = $tfe
/*26840*/         OPC_MoveParent,
/*26841*/         OPC_MoveChild, 11,
/*26843*/         OPC_RecordNode, // #10 = $lwe
/*26844*/         OPC_MoveParent,
/*26845*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26847*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26850*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26853*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26856*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26859*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26862*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26865*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26868*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26871*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26889*/       /*Scope*/ 68, /*->26958*/
/*26890*/         OPC_CheckChild1Type, MVT::v2i32,
/*26892*/         OPC_RecordChild2, // #1 = $rsrc
/*26893*/         OPC_RecordChild3, // #2 = $sampler
/*26894*/         OPC_RecordChild4, // #3 = $dmask
/*26895*/         OPC_RecordChild5, // #4 = $unorm
/*26896*/         OPC_RecordChild6, // #5 = $r128
/*26897*/         OPC_RecordChild7, // #6 = $da
/*26898*/         OPC_MoveChild, 8,
/*26900*/         OPC_RecordNode, // #7 = $glc
/*26901*/         OPC_MoveParent,
/*26902*/         OPC_MoveChild, 9,
/*26904*/         OPC_RecordNode, // #8 = $slc
/*26905*/         OPC_MoveParent,
/*26906*/         OPC_MoveChild, 10,
/*26908*/         OPC_RecordNode, // #9 = $tfe
/*26909*/         OPC_MoveParent,
/*26910*/         OPC_MoveChild, 11,
/*26912*/         OPC_RecordNode, // #10 = $lwe
/*26913*/         OPC_MoveParent,
/*26914*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26916*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26919*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26922*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26925*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26928*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*26931*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*26934*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*26937*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*26940*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*26958*/       /*Scope*/ 68, /*->27027*/
/*26959*/         OPC_CheckChild1Type, MVT::v4i32,
/*26961*/         OPC_RecordChild2, // #1 = $rsrc
/*26962*/         OPC_RecordChild3, // #2 = $sampler
/*26963*/         OPC_RecordChild4, // #3 = $dmask
/*26964*/         OPC_RecordChild5, // #4 = $unorm
/*26965*/         OPC_RecordChild6, // #5 = $r128
/*26966*/         OPC_RecordChild7, // #6 = $da
/*26967*/         OPC_MoveChild, 8,
/*26969*/         OPC_RecordNode, // #7 = $glc
/*26970*/         OPC_MoveParent,
/*26971*/         OPC_MoveChild, 9,
/*26973*/         OPC_RecordNode, // #8 = $slc
/*26974*/         OPC_MoveParent,
/*26975*/         OPC_MoveChild, 10,
/*26977*/         OPC_RecordNode, // #9 = $tfe
/*26978*/         OPC_MoveParent,
/*26979*/         OPC_MoveChild, 11,
/*26981*/         OPC_RecordNode, // #10 = $lwe
/*26982*/         OPC_MoveParent,
/*26983*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*26985*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*26988*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*26991*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*26994*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*26997*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27000*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27003*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27006*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27009*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27027*/       /*Scope*/ 68, /*->27096*/
/*27028*/         OPC_CheckChild1Type, MVT::v8i32,
/*27030*/         OPC_RecordChild2, // #1 = $rsrc
/*27031*/         OPC_RecordChild3, // #2 = $sampler
/*27032*/         OPC_RecordChild4, // #3 = $dmask
/*27033*/         OPC_RecordChild5, // #4 = $unorm
/*27034*/         OPC_RecordChild6, // #5 = $r128
/*27035*/         OPC_RecordChild7, // #6 = $da
/*27036*/         OPC_MoveChild, 8,
/*27038*/         OPC_RecordNode, // #7 = $glc
/*27039*/         OPC_MoveParent,
/*27040*/         OPC_MoveChild, 9,
/*27042*/         OPC_RecordNode, // #8 = $slc
/*27043*/         OPC_MoveParent,
/*27044*/         OPC_MoveChild, 10,
/*27046*/         OPC_RecordNode, // #9 = $tfe
/*27047*/         OPC_MoveParent,
/*27048*/         OPC_MoveChild, 11,
/*27050*/         OPC_RecordNode, // #10 = $lwe
/*27051*/         OPC_MoveParent,
/*27052*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27054*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27057*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27060*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27063*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27066*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27069*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27072*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27075*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27078*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27096*/       /*Scope*/ 68, /*->27165*/
/*27097*/         OPC_CheckChild1Type, MVT::v16i32,
/*27099*/         OPC_RecordChild2, // #1 = $rsrc
/*27100*/         OPC_RecordChild3, // #2 = $sampler
/*27101*/         OPC_RecordChild4, // #3 = $dmask
/*27102*/         OPC_RecordChild5, // #4 = $unorm
/*27103*/         OPC_RecordChild6, // #5 = $r128
/*27104*/         OPC_RecordChild7, // #6 = $da
/*27105*/         OPC_MoveChild, 8,
/*27107*/         OPC_RecordNode, // #7 = $glc
/*27108*/         OPC_MoveParent,
/*27109*/         OPC_MoveChild, 9,
/*27111*/         OPC_RecordNode, // #8 = $slc
/*27112*/         OPC_MoveParent,
/*27113*/         OPC_MoveChild, 10,
/*27115*/         OPC_RecordNode, // #9 = $tfe
/*27116*/         OPC_MoveParent,
/*27117*/         OPC_MoveChild, 11,
/*27119*/         OPC_RecordNode, // #10 = $lwe
/*27120*/         OPC_MoveParent,
/*27121*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27123*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27126*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27129*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27132*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27135*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27138*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27141*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27144*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27147*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6063:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27165*/       0, /*End of Scope*/
/*27166*/     /*Scope*/ 95|128,2/*351*/, /*->27519*/
/*27168*/       OPC_CheckChild0Integer, 82|128,47/*6098*/, 
/*27171*/       OPC_RecordChild1, // #0 = $addr
/*27172*/       OPC_Scope, 68, /*->27242*/ // 5 children in Scope
/*27174*/         OPC_CheckChild1Type, MVT::i32,
/*27176*/         OPC_RecordChild2, // #1 = $rsrc
/*27177*/         OPC_RecordChild3, // #2 = $sampler
/*27178*/         OPC_RecordChild4, // #3 = $dmask
/*27179*/         OPC_RecordChild5, // #4 = $unorm
/*27180*/         OPC_RecordChild6, // #5 = $r128
/*27181*/         OPC_RecordChild7, // #6 = $da
/*27182*/         OPC_MoveChild, 8,
/*27184*/         OPC_RecordNode, // #7 = $glc
/*27185*/         OPC_MoveParent,
/*27186*/         OPC_MoveChild, 9,
/*27188*/         OPC_RecordNode, // #8 = $slc
/*27189*/         OPC_MoveParent,
/*27190*/         OPC_MoveChild, 10,
/*27192*/         OPC_RecordNode, // #9 = $tfe
/*27193*/         OPC_MoveParent,
/*27194*/         OPC_MoveChild, 11,
/*27196*/         OPC_RecordNode, // #10 = $lwe
/*27197*/         OPC_MoveParent,
/*27198*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27200*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27203*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27206*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27209*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27212*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27215*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27218*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27221*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27224*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27242*/       /*Scope*/ 68, /*->27311*/
/*27243*/         OPC_CheckChild1Type, MVT::v2i32,
/*27245*/         OPC_RecordChild2, // #1 = $rsrc
/*27246*/         OPC_RecordChild3, // #2 = $sampler
/*27247*/         OPC_RecordChild4, // #3 = $dmask
/*27248*/         OPC_RecordChild5, // #4 = $unorm
/*27249*/         OPC_RecordChild6, // #5 = $r128
/*27250*/         OPC_RecordChild7, // #6 = $da
/*27251*/         OPC_MoveChild, 8,
/*27253*/         OPC_RecordNode, // #7 = $glc
/*27254*/         OPC_MoveParent,
/*27255*/         OPC_MoveChild, 9,
/*27257*/         OPC_RecordNode, // #8 = $slc
/*27258*/         OPC_MoveParent,
/*27259*/         OPC_MoveChild, 10,
/*27261*/         OPC_RecordNode, // #9 = $tfe
/*27262*/         OPC_MoveParent,
/*27263*/         OPC_MoveChild, 11,
/*27265*/         OPC_RecordNode, // #10 = $lwe
/*27266*/         OPC_MoveParent,
/*27267*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27269*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27272*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27275*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27278*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27281*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27284*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27287*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27290*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27293*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27311*/       /*Scope*/ 68, /*->27380*/
/*27312*/         OPC_CheckChild1Type, MVT::v4i32,
/*27314*/         OPC_RecordChild2, // #1 = $rsrc
/*27315*/         OPC_RecordChild3, // #2 = $sampler
/*27316*/         OPC_RecordChild4, // #3 = $dmask
/*27317*/         OPC_RecordChild5, // #4 = $unorm
/*27318*/         OPC_RecordChild6, // #5 = $r128
/*27319*/         OPC_RecordChild7, // #6 = $da
/*27320*/         OPC_MoveChild, 8,
/*27322*/         OPC_RecordNode, // #7 = $glc
/*27323*/         OPC_MoveParent,
/*27324*/         OPC_MoveChild, 9,
/*27326*/         OPC_RecordNode, // #8 = $slc
/*27327*/         OPC_MoveParent,
/*27328*/         OPC_MoveChild, 10,
/*27330*/         OPC_RecordNode, // #9 = $tfe
/*27331*/         OPC_MoveParent,
/*27332*/         OPC_MoveChild, 11,
/*27334*/         OPC_RecordNode, // #10 = $lwe
/*27335*/         OPC_MoveParent,
/*27336*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27338*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27341*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27344*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27347*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27350*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27353*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27356*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27359*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27362*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27380*/       /*Scope*/ 68, /*->27449*/
/*27381*/         OPC_CheckChild1Type, MVT::v8i32,
/*27383*/         OPC_RecordChild2, // #1 = $rsrc
/*27384*/         OPC_RecordChild3, // #2 = $sampler
/*27385*/         OPC_RecordChild4, // #3 = $dmask
/*27386*/         OPC_RecordChild5, // #4 = $unorm
/*27387*/         OPC_RecordChild6, // #5 = $r128
/*27388*/         OPC_RecordChild7, // #6 = $da
/*27389*/         OPC_MoveChild, 8,
/*27391*/         OPC_RecordNode, // #7 = $glc
/*27392*/         OPC_MoveParent,
/*27393*/         OPC_MoveChild, 9,
/*27395*/         OPC_RecordNode, // #8 = $slc
/*27396*/         OPC_MoveParent,
/*27397*/         OPC_MoveChild, 10,
/*27399*/         OPC_RecordNode, // #9 = $tfe
/*27400*/         OPC_MoveParent,
/*27401*/         OPC_MoveChild, 11,
/*27403*/         OPC_RecordNode, // #10 = $lwe
/*27404*/         OPC_MoveParent,
/*27405*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27407*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27410*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27413*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27416*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27419*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27422*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27425*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27428*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27431*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27449*/       /*Scope*/ 68, /*->27518*/
/*27450*/         OPC_CheckChild1Type, MVT::v16i32,
/*27452*/         OPC_RecordChild2, // #1 = $rsrc
/*27453*/         OPC_RecordChild3, // #2 = $sampler
/*27454*/         OPC_RecordChild4, // #3 = $dmask
/*27455*/         OPC_RecordChild5, // #4 = $unorm
/*27456*/         OPC_RecordChild6, // #5 = $r128
/*27457*/         OPC_RecordChild7, // #6 = $da
/*27458*/         OPC_MoveChild, 8,
/*27460*/         OPC_RecordNode, // #7 = $glc
/*27461*/         OPC_MoveParent,
/*27462*/         OPC_MoveChild, 9,
/*27464*/         OPC_RecordNode, // #8 = $slc
/*27465*/         OPC_MoveParent,
/*27466*/         OPC_MoveChild, 10,
/*27468*/         OPC_RecordNode, // #9 = $tfe
/*27469*/         OPC_MoveParent,
/*27470*/         OPC_MoveChild, 11,
/*27472*/         OPC_RecordNode, // #10 = $lwe
/*27473*/         OPC_MoveParent,
/*27474*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27476*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27479*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27482*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27485*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27488*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27491*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27494*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27497*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27500*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6098:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27518*/       0, /*End of Scope*/
/*27519*/     /*Scope*/ 95|128,2/*351*/, /*->27872*/
/*27521*/       OPC_CheckChild0Integer, 70|128,47/*6086*/, 
/*27524*/       OPC_RecordChild1, // #0 = $addr
/*27525*/       OPC_Scope, 68, /*->27595*/ // 5 children in Scope
/*27527*/         OPC_CheckChild1Type, MVT::i32,
/*27529*/         OPC_RecordChild2, // #1 = $rsrc
/*27530*/         OPC_RecordChild3, // #2 = $sampler
/*27531*/         OPC_RecordChild4, // #3 = $dmask
/*27532*/         OPC_RecordChild5, // #4 = $unorm
/*27533*/         OPC_RecordChild6, // #5 = $r128
/*27534*/         OPC_RecordChild7, // #6 = $da
/*27535*/         OPC_MoveChild, 8,
/*27537*/         OPC_RecordNode, // #7 = $glc
/*27538*/         OPC_MoveParent,
/*27539*/         OPC_MoveChild, 9,
/*27541*/         OPC_RecordNode, // #8 = $slc
/*27542*/         OPC_MoveParent,
/*27543*/         OPC_MoveChild, 10,
/*27545*/         OPC_RecordNode, // #9 = $tfe
/*27546*/         OPC_MoveParent,
/*27547*/         OPC_MoveChild, 11,
/*27549*/         OPC_RecordNode, // #10 = $lwe
/*27550*/         OPC_MoveParent,
/*27551*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27553*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27556*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27559*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27562*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27565*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27568*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27571*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27574*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27577*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27595*/       /*Scope*/ 68, /*->27664*/
/*27596*/         OPC_CheckChild1Type, MVT::v2i32,
/*27598*/         OPC_RecordChild2, // #1 = $rsrc
/*27599*/         OPC_RecordChild3, // #2 = $sampler
/*27600*/         OPC_RecordChild4, // #3 = $dmask
/*27601*/         OPC_RecordChild5, // #4 = $unorm
/*27602*/         OPC_RecordChild6, // #5 = $r128
/*27603*/         OPC_RecordChild7, // #6 = $da
/*27604*/         OPC_MoveChild, 8,
/*27606*/         OPC_RecordNode, // #7 = $glc
/*27607*/         OPC_MoveParent,
/*27608*/         OPC_MoveChild, 9,
/*27610*/         OPC_RecordNode, // #8 = $slc
/*27611*/         OPC_MoveParent,
/*27612*/         OPC_MoveChild, 10,
/*27614*/         OPC_RecordNode, // #9 = $tfe
/*27615*/         OPC_MoveParent,
/*27616*/         OPC_MoveChild, 11,
/*27618*/         OPC_RecordNode, // #10 = $lwe
/*27619*/         OPC_MoveParent,
/*27620*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27622*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27625*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27628*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27631*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27634*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27637*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27640*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27643*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27646*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27664*/       /*Scope*/ 68, /*->27733*/
/*27665*/         OPC_CheckChild1Type, MVT::v4i32,
/*27667*/         OPC_RecordChild2, // #1 = $rsrc
/*27668*/         OPC_RecordChild3, // #2 = $sampler
/*27669*/         OPC_RecordChild4, // #3 = $dmask
/*27670*/         OPC_RecordChild5, // #4 = $unorm
/*27671*/         OPC_RecordChild6, // #5 = $r128
/*27672*/         OPC_RecordChild7, // #6 = $da
/*27673*/         OPC_MoveChild, 8,
/*27675*/         OPC_RecordNode, // #7 = $glc
/*27676*/         OPC_MoveParent,
/*27677*/         OPC_MoveChild, 9,
/*27679*/         OPC_RecordNode, // #8 = $slc
/*27680*/         OPC_MoveParent,
/*27681*/         OPC_MoveChild, 10,
/*27683*/         OPC_RecordNode, // #9 = $tfe
/*27684*/         OPC_MoveParent,
/*27685*/         OPC_MoveChild, 11,
/*27687*/         OPC_RecordNode, // #10 = $lwe
/*27688*/         OPC_MoveParent,
/*27689*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27691*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27694*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27697*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27700*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27703*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27706*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27709*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27712*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27715*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27733*/       /*Scope*/ 68, /*->27802*/
/*27734*/         OPC_CheckChild1Type, MVT::v8i32,
/*27736*/         OPC_RecordChild2, // #1 = $rsrc
/*27737*/         OPC_RecordChild3, // #2 = $sampler
/*27738*/         OPC_RecordChild4, // #3 = $dmask
/*27739*/         OPC_RecordChild5, // #4 = $unorm
/*27740*/         OPC_RecordChild6, // #5 = $r128
/*27741*/         OPC_RecordChild7, // #6 = $da
/*27742*/         OPC_MoveChild, 8,
/*27744*/         OPC_RecordNode, // #7 = $glc
/*27745*/         OPC_MoveParent,
/*27746*/         OPC_MoveChild, 9,
/*27748*/         OPC_RecordNode, // #8 = $slc
/*27749*/         OPC_MoveParent,
/*27750*/         OPC_MoveChild, 10,
/*27752*/         OPC_RecordNode, // #9 = $tfe
/*27753*/         OPC_MoveParent,
/*27754*/         OPC_MoveChild, 11,
/*27756*/         OPC_RecordNode, // #10 = $lwe
/*27757*/         OPC_MoveParent,
/*27758*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27760*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27763*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27766*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27769*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27772*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27775*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27778*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27781*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27784*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27802*/       /*Scope*/ 68, /*->27871*/
/*27803*/         OPC_CheckChild1Type, MVT::v16i32,
/*27805*/         OPC_RecordChild2, // #1 = $rsrc
/*27806*/         OPC_RecordChild3, // #2 = $sampler
/*27807*/         OPC_RecordChild4, // #3 = $dmask
/*27808*/         OPC_RecordChild5, // #4 = $unorm
/*27809*/         OPC_RecordChild6, // #5 = $r128
/*27810*/         OPC_RecordChild7, // #6 = $da
/*27811*/         OPC_MoveChild, 8,
/*27813*/         OPC_RecordNode, // #7 = $glc
/*27814*/         OPC_MoveParent,
/*27815*/         OPC_MoveChild, 9,
/*27817*/         OPC_RecordNode, // #8 = $slc
/*27818*/         OPC_MoveParent,
/*27819*/         OPC_MoveChild, 10,
/*27821*/         OPC_RecordNode, // #9 = $tfe
/*27822*/         OPC_MoveParent,
/*27823*/         OPC_MoveChild, 11,
/*27825*/         OPC_RecordNode, // #10 = $lwe
/*27826*/         OPC_MoveParent,
/*27827*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27829*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27832*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27835*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27838*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27841*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27844*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27847*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27850*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27853*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6086:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27871*/       0, /*End of Scope*/
/*27872*/     /*Scope*/ 95|128,2/*351*/, /*->28225*/
/*27874*/       OPC_CheckChild0Integer, 71|128,47/*6087*/, 
/*27877*/       OPC_RecordChild1, // #0 = $addr
/*27878*/       OPC_Scope, 68, /*->27948*/ // 5 children in Scope
/*27880*/         OPC_CheckChild1Type, MVT::i32,
/*27882*/         OPC_RecordChild2, // #1 = $rsrc
/*27883*/         OPC_RecordChild3, // #2 = $sampler
/*27884*/         OPC_RecordChild4, // #3 = $dmask
/*27885*/         OPC_RecordChild5, // #4 = $unorm
/*27886*/         OPC_RecordChild6, // #5 = $r128
/*27887*/         OPC_RecordChild7, // #6 = $da
/*27888*/         OPC_MoveChild, 8,
/*27890*/         OPC_RecordNode, // #7 = $glc
/*27891*/         OPC_MoveParent,
/*27892*/         OPC_MoveChild, 9,
/*27894*/         OPC_RecordNode, // #8 = $slc
/*27895*/         OPC_MoveParent,
/*27896*/         OPC_MoveChild, 10,
/*27898*/         OPC_RecordNode, // #9 = $tfe
/*27899*/         OPC_MoveParent,
/*27900*/         OPC_MoveChild, 11,
/*27902*/         OPC_RecordNode, // #10 = $lwe
/*27903*/         OPC_MoveParent,
/*27904*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27906*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27909*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27912*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27915*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27918*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27921*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27924*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27927*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27930*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*27948*/       /*Scope*/ 68, /*->28017*/
/*27949*/         OPC_CheckChild1Type, MVT::v2i32,
/*27951*/         OPC_RecordChild2, // #1 = $rsrc
/*27952*/         OPC_RecordChild3, // #2 = $sampler
/*27953*/         OPC_RecordChild4, // #3 = $dmask
/*27954*/         OPC_RecordChild5, // #4 = $unorm
/*27955*/         OPC_RecordChild6, // #5 = $r128
/*27956*/         OPC_RecordChild7, // #6 = $da
/*27957*/         OPC_MoveChild, 8,
/*27959*/         OPC_RecordNode, // #7 = $glc
/*27960*/         OPC_MoveParent,
/*27961*/         OPC_MoveChild, 9,
/*27963*/         OPC_RecordNode, // #8 = $slc
/*27964*/         OPC_MoveParent,
/*27965*/         OPC_MoveChild, 10,
/*27967*/         OPC_RecordNode, // #9 = $tfe
/*27968*/         OPC_MoveParent,
/*27969*/         OPC_MoveChild, 11,
/*27971*/         OPC_RecordNode, // #10 = $lwe
/*27972*/         OPC_MoveParent,
/*27973*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*27975*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*27978*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*27981*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*27984*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*27987*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*27990*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*27993*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*27996*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*27999*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28017*/       /*Scope*/ 68, /*->28086*/
/*28018*/         OPC_CheckChild1Type, MVT::v4i32,
/*28020*/         OPC_RecordChild2, // #1 = $rsrc
/*28021*/         OPC_RecordChild3, // #2 = $sampler
/*28022*/         OPC_RecordChild4, // #3 = $dmask
/*28023*/         OPC_RecordChild5, // #4 = $unorm
/*28024*/         OPC_RecordChild6, // #5 = $r128
/*28025*/         OPC_RecordChild7, // #6 = $da
/*28026*/         OPC_MoveChild, 8,
/*28028*/         OPC_RecordNode, // #7 = $glc
/*28029*/         OPC_MoveParent,
/*28030*/         OPC_MoveChild, 9,
/*28032*/         OPC_RecordNode, // #8 = $slc
/*28033*/         OPC_MoveParent,
/*28034*/         OPC_MoveChild, 10,
/*28036*/         OPC_RecordNode, // #9 = $tfe
/*28037*/         OPC_MoveParent,
/*28038*/         OPC_MoveChild, 11,
/*28040*/         OPC_RecordNode, // #10 = $lwe
/*28041*/         OPC_MoveParent,
/*28042*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28044*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28047*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28050*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28053*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28056*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28059*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28062*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28065*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28068*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28086*/       /*Scope*/ 68, /*->28155*/
/*28087*/         OPC_CheckChild1Type, MVT::v8i32,
/*28089*/         OPC_RecordChild2, // #1 = $rsrc
/*28090*/         OPC_RecordChild3, // #2 = $sampler
/*28091*/         OPC_RecordChild4, // #3 = $dmask
/*28092*/         OPC_RecordChild5, // #4 = $unorm
/*28093*/         OPC_RecordChild6, // #5 = $r128
/*28094*/         OPC_RecordChild7, // #6 = $da
/*28095*/         OPC_MoveChild, 8,
/*28097*/         OPC_RecordNode, // #7 = $glc
/*28098*/         OPC_MoveParent,
/*28099*/         OPC_MoveChild, 9,
/*28101*/         OPC_RecordNode, // #8 = $slc
/*28102*/         OPC_MoveParent,
/*28103*/         OPC_MoveChild, 10,
/*28105*/         OPC_RecordNode, // #9 = $tfe
/*28106*/         OPC_MoveParent,
/*28107*/         OPC_MoveChild, 11,
/*28109*/         OPC_RecordNode, // #10 = $lwe
/*28110*/         OPC_MoveParent,
/*28111*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28113*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28116*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28119*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28122*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28125*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28128*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28131*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28134*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28137*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28155*/       /*Scope*/ 68, /*->28224*/
/*28156*/         OPC_CheckChild1Type, MVT::v16i32,
/*28158*/         OPC_RecordChild2, // #1 = $rsrc
/*28159*/         OPC_RecordChild3, // #2 = $sampler
/*28160*/         OPC_RecordChild4, // #3 = $dmask
/*28161*/         OPC_RecordChild5, // #4 = $unorm
/*28162*/         OPC_RecordChild6, // #5 = $r128
/*28163*/         OPC_RecordChild7, // #6 = $da
/*28164*/         OPC_MoveChild, 8,
/*28166*/         OPC_RecordNode, // #7 = $glc
/*28167*/         OPC_MoveParent,
/*28168*/         OPC_MoveChild, 9,
/*28170*/         OPC_RecordNode, // #8 = $slc
/*28171*/         OPC_MoveParent,
/*28172*/         OPC_MoveChild, 10,
/*28174*/         OPC_RecordNode, // #9 = $tfe
/*28175*/         OPC_MoveParent,
/*28176*/         OPC_MoveChild, 11,
/*28178*/         OPC_RecordNode, // #10 = $lwe
/*28179*/         OPC_MoveParent,
/*28180*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28182*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28185*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28188*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28191*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28194*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28197*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28200*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28203*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28206*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6087:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28224*/       0, /*End of Scope*/
/*28225*/     /*Scope*/ 95|128,2/*351*/, /*->28578*/
/*28227*/       OPC_CheckChild0Integer, 50|128,47/*6066*/, 
/*28230*/       OPC_RecordChild1, // #0 = $addr
/*28231*/       OPC_Scope, 68, /*->28301*/ // 5 children in Scope
/*28233*/         OPC_CheckChild1Type, MVT::i32,
/*28235*/         OPC_RecordChild2, // #1 = $rsrc
/*28236*/         OPC_RecordChild3, // #2 = $sampler
/*28237*/         OPC_RecordChild4, // #3 = $dmask
/*28238*/         OPC_RecordChild5, // #4 = $unorm
/*28239*/         OPC_RecordChild6, // #5 = $r128
/*28240*/         OPC_RecordChild7, // #6 = $da
/*28241*/         OPC_MoveChild, 8,
/*28243*/         OPC_RecordNode, // #7 = $glc
/*28244*/         OPC_MoveParent,
/*28245*/         OPC_MoveChild, 9,
/*28247*/         OPC_RecordNode, // #8 = $slc
/*28248*/         OPC_MoveParent,
/*28249*/         OPC_MoveChild, 10,
/*28251*/         OPC_RecordNode, // #9 = $tfe
/*28252*/         OPC_MoveParent,
/*28253*/         OPC_MoveChild, 11,
/*28255*/         OPC_RecordNode, // #10 = $lwe
/*28256*/         OPC_MoveParent,
/*28257*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28259*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28262*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28265*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28268*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28271*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28274*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28277*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28280*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28283*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28301*/       /*Scope*/ 68, /*->28370*/
/*28302*/         OPC_CheckChild1Type, MVT::v2i32,
/*28304*/         OPC_RecordChild2, // #1 = $rsrc
/*28305*/         OPC_RecordChild3, // #2 = $sampler
/*28306*/         OPC_RecordChild4, // #3 = $dmask
/*28307*/         OPC_RecordChild5, // #4 = $unorm
/*28308*/         OPC_RecordChild6, // #5 = $r128
/*28309*/         OPC_RecordChild7, // #6 = $da
/*28310*/         OPC_MoveChild, 8,
/*28312*/         OPC_RecordNode, // #7 = $glc
/*28313*/         OPC_MoveParent,
/*28314*/         OPC_MoveChild, 9,
/*28316*/         OPC_RecordNode, // #8 = $slc
/*28317*/         OPC_MoveParent,
/*28318*/         OPC_MoveChild, 10,
/*28320*/         OPC_RecordNode, // #9 = $tfe
/*28321*/         OPC_MoveParent,
/*28322*/         OPC_MoveChild, 11,
/*28324*/         OPC_RecordNode, // #10 = $lwe
/*28325*/         OPC_MoveParent,
/*28326*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28328*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28331*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28334*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28337*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28340*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28343*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28346*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28349*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28352*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28370*/       /*Scope*/ 68, /*->28439*/
/*28371*/         OPC_CheckChild1Type, MVT::v4i32,
/*28373*/         OPC_RecordChild2, // #1 = $rsrc
/*28374*/         OPC_RecordChild3, // #2 = $sampler
/*28375*/         OPC_RecordChild4, // #3 = $dmask
/*28376*/         OPC_RecordChild5, // #4 = $unorm
/*28377*/         OPC_RecordChild6, // #5 = $r128
/*28378*/         OPC_RecordChild7, // #6 = $da
/*28379*/         OPC_MoveChild, 8,
/*28381*/         OPC_RecordNode, // #7 = $glc
/*28382*/         OPC_MoveParent,
/*28383*/         OPC_MoveChild, 9,
/*28385*/         OPC_RecordNode, // #8 = $slc
/*28386*/         OPC_MoveParent,
/*28387*/         OPC_MoveChild, 10,
/*28389*/         OPC_RecordNode, // #9 = $tfe
/*28390*/         OPC_MoveParent,
/*28391*/         OPC_MoveChild, 11,
/*28393*/         OPC_RecordNode, // #10 = $lwe
/*28394*/         OPC_MoveParent,
/*28395*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28397*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28400*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28403*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28406*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28409*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28412*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28415*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28418*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28421*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28439*/       /*Scope*/ 68, /*->28508*/
/*28440*/         OPC_CheckChild1Type, MVT::v8i32,
/*28442*/         OPC_RecordChild2, // #1 = $rsrc
/*28443*/         OPC_RecordChild3, // #2 = $sampler
/*28444*/         OPC_RecordChild4, // #3 = $dmask
/*28445*/         OPC_RecordChild5, // #4 = $unorm
/*28446*/         OPC_RecordChild6, // #5 = $r128
/*28447*/         OPC_RecordChild7, // #6 = $da
/*28448*/         OPC_MoveChild, 8,
/*28450*/         OPC_RecordNode, // #7 = $glc
/*28451*/         OPC_MoveParent,
/*28452*/         OPC_MoveChild, 9,
/*28454*/         OPC_RecordNode, // #8 = $slc
/*28455*/         OPC_MoveParent,
/*28456*/         OPC_MoveChild, 10,
/*28458*/         OPC_RecordNode, // #9 = $tfe
/*28459*/         OPC_MoveParent,
/*28460*/         OPC_MoveChild, 11,
/*28462*/         OPC_RecordNode, // #10 = $lwe
/*28463*/         OPC_MoveParent,
/*28464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28466*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28469*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28472*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28475*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28478*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28481*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28484*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28487*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28508*/       /*Scope*/ 68, /*->28577*/
/*28509*/         OPC_CheckChild1Type, MVT::v16i32,
/*28511*/         OPC_RecordChild2, // #1 = $rsrc
/*28512*/         OPC_RecordChild3, // #2 = $sampler
/*28513*/         OPC_RecordChild4, // #3 = $dmask
/*28514*/         OPC_RecordChild5, // #4 = $unorm
/*28515*/         OPC_RecordChild6, // #5 = $r128
/*28516*/         OPC_RecordChild7, // #6 = $da
/*28517*/         OPC_MoveChild, 8,
/*28519*/         OPC_RecordNode, // #7 = $glc
/*28520*/         OPC_MoveParent,
/*28521*/         OPC_MoveChild, 9,
/*28523*/         OPC_RecordNode, // #8 = $slc
/*28524*/         OPC_MoveParent,
/*28525*/         OPC_MoveChild, 10,
/*28527*/         OPC_RecordNode, // #9 = $tfe
/*28528*/         OPC_MoveParent,
/*28529*/         OPC_MoveChild, 11,
/*28531*/         OPC_RecordNode, // #10 = $lwe
/*28532*/         OPC_MoveParent,
/*28533*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28535*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28538*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28541*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28544*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28547*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28550*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28553*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28556*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28559*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6066:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28577*/       0, /*End of Scope*/
/*28578*/     /*Scope*/ 95|128,2/*351*/, /*->28931*/
/*28580*/       OPC_CheckChild0Integer, 59|128,47/*6075*/, 
/*28583*/       OPC_RecordChild1, // #0 = $addr
/*28584*/       OPC_Scope, 68, /*->28654*/ // 5 children in Scope
/*28586*/         OPC_CheckChild1Type, MVT::i32,
/*28588*/         OPC_RecordChild2, // #1 = $rsrc
/*28589*/         OPC_RecordChild3, // #2 = $sampler
/*28590*/         OPC_RecordChild4, // #3 = $dmask
/*28591*/         OPC_RecordChild5, // #4 = $unorm
/*28592*/         OPC_RecordChild6, // #5 = $r128
/*28593*/         OPC_RecordChild7, // #6 = $da
/*28594*/         OPC_MoveChild, 8,
/*28596*/         OPC_RecordNode, // #7 = $glc
/*28597*/         OPC_MoveParent,
/*28598*/         OPC_MoveChild, 9,
/*28600*/         OPC_RecordNode, // #8 = $slc
/*28601*/         OPC_MoveParent,
/*28602*/         OPC_MoveChild, 10,
/*28604*/         OPC_RecordNode, // #9 = $tfe
/*28605*/         OPC_MoveParent,
/*28606*/         OPC_MoveChild, 11,
/*28608*/         OPC_RecordNode, // #10 = $lwe
/*28609*/         OPC_MoveParent,
/*28610*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28612*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28615*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28618*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28621*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28624*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28627*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28630*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28633*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28636*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28654*/       /*Scope*/ 68, /*->28723*/
/*28655*/         OPC_CheckChild1Type, MVT::v2i32,
/*28657*/         OPC_RecordChild2, // #1 = $rsrc
/*28658*/         OPC_RecordChild3, // #2 = $sampler
/*28659*/         OPC_RecordChild4, // #3 = $dmask
/*28660*/         OPC_RecordChild5, // #4 = $unorm
/*28661*/         OPC_RecordChild6, // #5 = $r128
/*28662*/         OPC_RecordChild7, // #6 = $da
/*28663*/         OPC_MoveChild, 8,
/*28665*/         OPC_RecordNode, // #7 = $glc
/*28666*/         OPC_MoveParent,
/*28667*/         OPC_MoveChild, 9,
/*28669*/         OPC_RecordNode, // #8 = $slc
/*28670*/         OPC_MoveParent,
/*28671*/         OPC_MoveChild, 10,
/*28673*/         OPC_RecordNode, // #9 = $tfe
/*28674*/         OPC_MoveParent,
/*28675*/         OPC_MoveChild, 11,
/*28677*/         OPC_RecordNode, // #10 = $lwe
/*28678*/         OPC_MoveParent,
/*28679*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28681*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28684*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28687*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28690*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28693*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28696*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28699*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28702*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28705*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28723*/       /*Scope*/ 68, /*->28792*/
/*28724*/         OPC_CheckChild1Type, MVT::v4i32,
/*28726*/         OPC_RecordChild2, // #1 = $rsrc
/*28727*/         OPC_RecordChild3, // #2 = $sampler
/*28728*/         OPC_RecordChild4, // #3 = $dmask
/*28729*/         OPC_RecordChild5, // #4 = $unorm
/*28730*/         OPC_RecordChild6, // #5 = $r128
/*28731*/         OPC_RecordChild7, // #6 = $da
/*28732*/         OPC_MoveChild, 8,
/*28734*/         OPC_RecordNode, // #7 = $glc
/*28735*/         OPC_MoveParent,
/*28736*/         OPC_MoveChild, 9,
/*28738*/         OPC_RecordNode, // #8 = $slc
/*28739*/         OPC_MoveParent,
/*28740*/         OPC_MoveChild, 10,
/*28742*/         OPC_RecordNode, // #9 = $tfe
/*28743*/         OPC_MoveParent,
/*28744*/         OPC_MoveChild, 11,
/*28746*/         OPC_RecordNode, // #10 = $lwe
/*28747*/         OPC_MoveParent,
/*28748*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28750*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28753*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28756*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28759*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28762*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28765*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28768*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28771*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28774*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28792*/       /*Scope*/ 68, /*->28861*/
/*28793*/         OPC_CheckChild1Type, MVT::v8i32,
/*28795*/         OPC_RecordChild2, // #1 = $rsrc
/*28796*/         OPC_RecordChild3, // #2 = $sampler
/*28797*/         OPC_RecordChild4, // #3 = $dmask
/*28798*/         OPC_RecordChild5, // #4 = $unorm
/*28799*/         OPC_RecordChild6, // #5 = $r128
/*28800*/         OPC_RecordChild7, // #6 = $da
/*28801*/         OPC_MoveChild, 8,
/*28803*/         OPC_RecordNode, // #7 = $glc
/*28804*/         OPC_MoveParent,
/*28805*/         OPC_MoveChild, 9,
/*28807*/         OPC_RecordNode, // #8 = $slc
/*28808*/         OPC_MoveParent,
/*28809*/         OPC_MoveChild, 10,
/*28811*/         OPC_RecordNode, // #9 = $tfe
/*28812*/         OPC_MoveParent,
/*28813*/         OPC_MoveChild, 11,
/*28815*/         OPC_RecordNode, // #10 = $lwe
/*28816*/         OPC_MoveParent,
/*28817*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28819*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28822*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28825*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28828*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28831*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28834*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28837*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28840*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28861*/       /*Scope*/ 68, /*->28930*/
/*28862*/         OPC_CheckChild1Type, MVT::v16i32,
/*28864*/         OPC_RecordChild2, // #1 = $rsrc
/*28865*/         OPC_RecordChild3, // #2 = $sampler
/*28866*/         OPC_RecordChild4, // #3 = $dmask
/*28867*/         OPC_RecordChild5, // #4 = $unorm
/*28868*/         OPC_RecordChild6, // #5 = $r128
/*28869*/         OPC_RecordChild7, // #6 = $da
/*28870*/         OPC_MoveChild, 8,
/*28872*/         OPC_RecordNode, // #7 = $glc
/*28873*/         OPC_MoveParent,
/*28874*/         OPC_MoveChild, 9,
/*28876*/         OPC_RecordNode, // #8 = $slc
/*28877*/         OPC_MoveParent,
/*28878*/         OPC_MoveChild, 10,
/*28880*/         OPC_RecordNode, // #9 = $tfe
/*28881*/         OPC_MoveParent,
/*28882*/         OPC_MoveChild, 11,
/*28884*/         OPC_RecordNode, // #10 = $lwe
/*28885*/         OPC_MoveParent,
/*28886*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28888*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28891*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28894*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28897*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28900*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28903*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28906*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28909*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28912*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6075:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*28930*/       0, /*End of Scope*/
/*28931*/     /*Scope*/ 95|128,2/*351*/, /*->29284*/
/*28933*/       OPC_CheckChild0Integer, 61|128,47/*6077*/, 
/*28936*/       OPC_RecordChild1, // #0 = $addr
/*28937*/       OPC_Scope, 68, /*->29007*/ // 5 children in Scope
/*28939*/         OPC_CheckChild1Type, MVT::i32,
/*28941*/         OPC_RecordChild2, // #1 = $rsrc
/*28942*/         OPC_RecordChild3, // #2 = $sampler
/*28943*/         OPC_RecordChild4, // #3 = $dmask
/*28944*/         OPC_RecordChild5, // #4 = $unorm
/*28945*/         OPC_RecordChild6, // #5 = $r128
/*28946*/         OPC_RecordChild7, // #6 = $da
/*28947*/         OPC_MoveChild, 8,
/*28949*/         OPC_RecordNode, // #7 = $glc
/*28950*/         OPC_MoveParent,
/*28951*/         OPC_MoveChild, 9,
/*28953*/         OPC_RecordNode, // #8 = $slc
/*28954*/         OPC_MoveParent,
/*28955*/         OPC_MoveChild, 10,
/*28957*/         OPC_RecordNode, // #9 = $tfe
/*28958*/         OPC_MoveParent,
/*28959*/         OPC_MoveChild, 11,
/*28961*/         OPC_RecordNode, // #10 = $lwe
/*28962*/         OPC_MoveParent,
/*28963*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*28965*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*28968*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*28971*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*28974*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*28977*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*28980*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*28983*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*28986*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*28989*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29007*/       /*Scope*/ 68, /*->29076*/
/*29008*/         OPC_CheckChild1Type, MVT::v2i32,
/*29010*/         OPC_RecordChild2, // #1 = $rsrc
/*29011*/         OPC_RecordChild3, // #2 = $sampler
/*29012*/         OPC_RecordChild4, // #3 = $dmask
/*29013*/         OPC_RecordChild5, // #4 = $unorm
/*29014*/         OPC_RecordChild6, // #5 = $r128
/*29015*/         OPC_RecordChild7, // #6 = $da
/*29016*/         OPC_MoveChild, 8,
/*29018*/         OPC_RecordNode, // #7 = $glc
/*29019*/         OPC_MoveParent,
/*29020*/         OPC_MoveChild, 9,
/*29022*/         OPC_RecordNode, // #8 = $slc
/*29023*/         OPC_MoveParent,
/*29024*/         OPC_MoveChild, 10,
/*29026*/         OPC_RecordNode, // #9 = $tfe
/*29027*/         OPC_MoveParent,
/*29028*/         OPC_MoveChild, 11,
/*29030*/         OPC_RecordNode, // #10 = $lwe
/*29031*/         OPC_MoveParent,
/*29032*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29034*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29037*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29040*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29043*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29046*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29049*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29052*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29055*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29058*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29076*/       /*Scope*/ 68, /*->29145*/
/*29077*/         OPC_CheckChild1Type, MVT::v4i32,
/*29079*/         OPC_RecordChild2, // #1 = $rsrc
/*29080*/         OPC_RecordChild3, // #2 = $sampler
/*29081*/         OPC_RecordChild4, // #3 = $dmask
/*29082*/         OPC_RecordChild5, // #4 = $unorm
/*29083*/         OPC_RecordChild6, // #5 = $r128
/*29084*/         OPC_RecordChild7, // #6 = $da
/*29085*/         OPC_MoveChild, 8,
/*29087*/         OPC_RecordNode, // #7 = $glc
/*29088*/         OPC_MoveParent,
/*29089*/         OPC_MoveChild, 9,
/*29091*/         OPC_RecordNode, // #8 = $slc
/*29092*/         OPC_MoveParent,
/*29093*/         OPC_MoveChild, 10,
/*29095*/         OPC_RecordNode, // #9 = $tfe
/*29096*/         OPC_MoveParent,
/*29097*/         OPC_MoveChild, 11,
/*29099*/         OPC_RecordNode, // #10 = $lwe
/*29100*/         OPC_MoveParent,
/*29101*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29103*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29106*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29109*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29112*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29115*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29118*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29121*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29124*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29127*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29145*/       /*Scope*/ 68, /*->29214*/
/*29146*/         OPC_CheckChild1Type, MVT::v8i32,
/*29148*/         OPC_RecordChild2, // #1 = $rsrc
/*29149*/         OPC_RecordChild3, // #2 = $sampler
/*29150*/         OPC_RecordChild4, // #3 = $dmask
/*29151*/         OPC_RecordChild5, // #4 = $unorm
/*29152*/         OPC_RecordChild6, // #5 = $r128
/*29153*/         OPC_RecordChild7, // #6 = $da
/*29154*/         OPC_MoveChild, 8,
/*29156*/         OPC_RecordNode, // #7 = $glc
/*29157*/         OPC_MoveParent,
/*29158*/         OPC_MoveChild, 9,
/*29160*/         OPC_RecordNode, // #8 = $slc
/*29161*/         OPC_MoveParent,
/*29162*/         OPC_MoveChild, 10,
/*29164*/         OPC_RecordNode, // #9 = $tfe
/*29165*/         OPC_MoveParent,
/*29166*/         OPC_MoveChild, 11,
/*29168*/         OPC_RecordNode, // #10 = $lwe
/*29169*/         OPC_MoveParent,
/*29170*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29172*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29175*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29178*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29181*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29184*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29187*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29190*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29193*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29196*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29214*/       /*Scope*/ 68, /*->29283*/
/*29215*/         OPC_CheckChild1Type, MVT::v16i32,
/*29217*/         OPC_RecordChild2, // #1 = $rsrc
/*29218*/         OPC_RecordChild3, // #2 = $sampler
/*29219*/         OPC_RecordChild4, // #3 = $dmask
/*29220*/         OPC_RecordChild5, // #4 = $unorm
/*29221*/         OPC_RecordChild6, // #5 = $r128
/*29222*/         OPC_RecordChild7, // #6 = $da
/*29223*/         OPC_MoveChild, 8,
/*29225*/         OPC_RecordNode, // #7 = $glc
/*29226*/         OPC_MoveParent,
/*29227*/         OPC_MoveChild, 9,
/*29229*/         OPC_RecordNode, // #8 = $slc
/*29230*/         OPC_MoveParent,
/*29231*/         OPC_MoveChild, 10,
/*29233*/         OPC_RecordNode, // #9 = $tfe
/*29234*/         OPC_MoveParent,
/*29235*/         OPC_MoveChild, 11,
/*29237*/         OPC_RecordNode, // #10 = $lwe
/*29238*/         OPC_MoveParent,
/*29239*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29241*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29244*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29247*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29250*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29253*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29256*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29259*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29262*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29265*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6077:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29283*/       0, /*End of Scope*/
/*29284*/     /*Scope*/ 95|128,2/*351*/, /*->29637*/
/*29286*/       OPC_CheckChild0Integer, 62|128,47/*6078*/, 
/*29289*/       OPC_RecordChild1, // #0 = $addr
/*29290*/       OPC_Scope, 68, /*->29360*/ // 5 children in Scope
/*29292*/         OPC_CheckChild1Type, MVT::i32,
/*29294*/         OPC_RecordChild2, // #1 = $rsrc
/*29295*/         OPC_RecordChild3, // #2 = $sampler
/*29296*/         OPC_RecordChild4, // #3 = $dmask
/*29297*/         OPC_RecordChild5, // #4 = $unorm
/*29298*/         OPC_RecordChild6, // #5 = $r128
/*29299*/         OPC_RecordChild7, // #6 = $da
/*29300*/         OPC_MoveChild, 8,
/*29302*/         OPC_RecordNode, // #7 = $glc
/*29303*/         OPC_MoveParent,
/*29304*/         OPC_MoveChild, 9,
/*29306*/         OPC_RecordNode, // #8 = $slc
/*29307*/         OPC_MoveParent,
/*29308*/         OPC_MoveChild, 10,
/*29310*/         OPC_RecordNode, // #9 = $tfe
/*29311*/         OPC_MoveParent,
/*29312*/         OPC_MoveChild, 11,
/*29314*/         OPC_RecordNode, // #10 = $lwe
/*29315*/         OPC_MoveParent,
/*29316*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29318*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29321*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29324*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29327*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29330*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29333*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29336*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29339*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29342*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29360*/       /*Scope*/ 68, /*->29429*/
/*29361*/         OPC_CheckChild1Type, MVT::v2i32,
/*29363*/         OPC_RecordChild2, // #1 = $rsrc
/*29364*/         OPC_RecordChild3, // #2 = $sampler
/*29365*/         OPC_RecordChild4, // #3 = $dmask
/*29366*/         OPC_RecordChild5, // #4 = $unorm
/*29367*/         OPC_RecordChild6, // #5 = $r128
/*29368*/         OPC_RecordChild7, // #6 = $da
/*29369*/         OPC_MoveChild, 8,
/*29371*/         OPC_RecordNode, // #7 = $glc
/*29372*/         OPC_MoveParent,
/*29373*/         OPC_MoveChild, 9,
/*29375*/         OPC_RecordNode, // #8 = $slc
/*29376*/         OPC_MoveParent,
/*29377*/         OPC_MoveChild, 10,
/*29379*/         OPC_RecordNode, // #9 = $tfe
/*29380*/         OPC_MoveParent,
/*29381*/         OPC_MoveChild, 11,
/*29383*/         OPC_RecordNode, // #10 = $lwe
/*29384*/         OPC_MoveParent,
/*29385*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29387*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29390*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29393*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29396*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29399*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29402*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29405*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29408*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29411*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29429*/       /*Scope*/ 68, /*->29498*/
/*29430*/         OPC_CheckChild1Type, MVT::v4i32,
/*29432*/         OPC_RecordChild2, // #1 = $rsrc
/*29433*/         OPC_RecordChild3, // #2 = $sampler
/*29434*/         OPC_RecordChild4, // #3 = $dmask
/*29435*/         OPC_RecordChild5, // #4 = $unorm
/*29436*/         OPC_RecordChild6, // #5 = $r128
/*29437*/         OPC_RecordChild7, // #6 = $da
/*29438*/         OPC_MoveChild, 8,
/*29440*/         OPC_RecordNode, // #7 = $glc
/*29441*/         OPC_MoveParent,
/*29442*/         OPC_MoveChild, 9,
/*29444*/         OPC_RecordNode, // #8 = $slc
/*29445*/         OPC_MoveParent,
/*29446*/         OPC_MoveChild, 10,
/*29448*/         OPC_RecordNode, // #9 = $tfe
/*29449*/         OPC_MoveParent,
/*29450*/         OPC_MoveChild, 11,
/*29452*/         OPC_RecordNode, // #10 = $lwe
/*29453*/         OPC_MoveParent,
/*29454*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29456*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29459*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29462*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29465*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29468*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29471*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29474*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29477*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29480*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29498*/       /*Scope*/ 68, /*->29567*/
/*29499*/         OPC_CheckChild1Type, MVT::v8i32,
/*29501*/         OPC_RecordChild2, // #1 = $rsrc
/*29502*/         OPC_RecordChild3, // #2 = $sampler
/*29503*/         OPC_RecordChild4, // #3 = $dmask
/*29504*/         OPC_RecordChild5, // #4 = $unorm
/*29505*/         OPC_RecordChild6, // #5 = $r128
/*29506*/         OPC_RecordChild7, // #6 = $da
/*29507*/         OPC_MoveChild, 8,
/*29509*/         OPC_RecordNode, // #7 = $glc
/*29510*/         OPC_MoveParent,
/*29511*/         OPC_MoveChild, 9,
/*29513*/         OPC_RecordNode, // #8 = $slc
/*29514*/         OPC_MoveParent,
/*29515*/         OPC_MoveChild, 10,
/*29517*/         OPC_RecordNode, // #9 = $tfe
/*29518*/         OPC_MoveParent,
/*29519*/         OPC_MoveChild, 11,
/*29521*/         OPC_RecordNode, // #10 = $lwe
/*29522*/         OPC_MoveParent,
/*29523*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29525*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29528*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29531*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29534*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29537*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29540*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29543*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29546*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29549*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29567*/       /*Scope*/ 68, /*->29636*/
/*29568*/         OPC_CheckChild1Type, MVT::v16i32,
/*29570*/         OPC_RecordChild2, // #1 = $rsrc
/*29571*/         OPC_RecordChild3, // #2 = $sampler
/*29572*/         OPC_RecordChild4, // #3 = $dmask
/*29573*/         OPC_RecordChild5, // #4 = $unorm
/*29574*/         OPC_RecordChild6, // #5 = $r128
/*29575*/         OPC_RecordChild7, // #6 = $da
/*29576*/         OPC_MoveChild, 8,
/*29578*/         OPC_RecordNode, // #7 = $glc
/*29579*/         OPC_MoveParent,
/*29580*/         OPC_MoveChild, 9,
/*29582*/         OPC_RecordNode, // #8 = $slc
/*29583*/         OPC_MoveParent,
/*29584*/         OPC_MoveChild, 10,
/*29586*/         OPC_RecordNode, // #9 = $tfe
/*29587*/         OPC_MoveParent,
/*29588*/         OPC_MoveChild, 11,
/*29590*/         OPC_RecordNode, // #10 = $lwe
/*29591*/         OPC_MoveParent,
/*29592*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29594*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29597*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29600*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29603*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29606*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29609*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29612*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29615*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29618*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6078:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29636*/       0, /*End of Scope*/
/*29637*/     /*Scope*/ 95|128,2/*351*/, /*->29990*/
/*29639*/       OPC_CheckChild0Integer, 65|128,47/*6081*/, 
/*29642*/       OPC_RecordChild1, // #0 = $addr
/*29643*/       OPC_Scope, 68, /*->29713*/ // 5 children in Scope
/*29645*/         OPC_CheckChild1Type, MVT::i32,
/*29647*/         OPC_RecordChild2, // #1 = $rsrc
/*29648*/         OPC_RecordChild3, // #2 = $sampler
/*29649*/         OPC_RecordChild4, // #3 = $dmask
/*29650*/         OPC_RecordChild5, // #4 = $unorm
/*29651*/         OPC_RecordChild6, // #5 = $r128
/*29652*/         OPC_RecordChild7, // #6 = $da
/*29653*/         OPC_MoveChild, 8,
/*29655*/         OPC_RecordNode, // #7 = $glc
/*29656*/         OPC_MoveParent,
/*29657*/         OPC_MoveChild, 9,
/*29659*/         OPC_RecordNode, // #8 = $slc
/*29660*/         OPC_MoveParent,
/*29661*/         OPC_MoveChild, 10,
/*29663*/         OPC_RecordNode, // #9 = $tfe
/*29664*/         OPC_MoveParent,
/*29665*/         OPC_MoveChild, 11,
/*29667*/         OPC_RecordNode, // #10 = $lwe
/*29668*/         OPC_MoveParent,
/*29669*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29671*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29674*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29677*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29680*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29683*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29686*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29689*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29692*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29695*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29713*/       /*Scope*/ 68, /*->29782*/
/*29714*/         OPC_CheckChild1Type, MVT::v2i32,
/*29716*/         OPC_RecordChild2, // #1 = $rsrc
/*29717*/         OPC_RecordChild3, // #2 = $sampler
/*29718*/         OPC_RecordChild4, // #3 = $dmask
/*29719*/         OPC_RecordChild5, // #4 = $unorm
/*29720*/         OPC_RecordChild6, // #5 = $r128
/*29721*/         OPC_RecordChild7, // #6 = $da
/*29722*/         OPC_MoveChild, 8,
/*29724*/         OPC_RecordNode, // #7 = $glc
/*29725*/         OPC_MoveParent,
/*29726*/         OPC_MoveChild, 9,
/*29728*/         OPC_RecordNode, // #8 = $slc
/*29729*/         OPC_MoveParent,
/*29730*/         OPC_MoveChild, 10,
/*29732*/         OPC_RecordNode, // #9 = $tfe
/*29733*/         OPC_MoveParent,
/*29734*/         OPC_MoveChild, 11,
/*29736*/         OPC_RecordNode, // #10 = $lwe
/*29737*/         OPC_MoveParent,
/*29738*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29740*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29743*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29746*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29749*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29752*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29755*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29758*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29761*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29764*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29782*/       /*Scope*/ 68, /*->29851*/
/*29783*/         OPC_CheckChild1Type, MVT::v4i32,
/*29785*/         OPC_RecordChild2, // #1 = $rsrc
/*29786*/         OPC_RecordChild3, // #2 = $sampler
/*29787*/         OPC_RecordChild4, // #3 = $dmask
/*29788*/         OPC_RecordChild5, // #4 = $unorm
/*29789*/         OPC_RecordChild6, // #5 = $r128
/*29790*/         OPC_RecordChild7, // #6 = $da
/*29791*/         OPC_MoveChild, 8,
/*29793*/         OPC_RecordNode, // #7 = $glc
/*29794*/         OPC_MoveParent,
/*29795*/         OPC_MoveChild, 9,
/*29797*/         OPC_RecordNode, // #8 = $slc
/*29798*/         OPC_MoveParent,
/*29799*/         OPC_MoveChild, 10,
/*29801*/         OPC_RecordNode, // #9 = $tfe
/*29802*/         OPC_MoveParent,
/*29803*/         OPC_MoveChild, 11,
/*29805*/         OPC_RecordNode, // #10 = $lwe
/*29806*/         OPC_MoveParent,
/*29807*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29809*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29812*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29815*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29818*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29821*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29824*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29827*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29830*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29833*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29851*/       /*Scope*/ 68, /*->29920*/
/*29852*/         OPC_CheckChild1Type, MVT::v8i32,
/*29854*/         OPC_RecordChild2, // #1 = $rsrc
/*29855*/         OPC_RecordChild3, // #2 = $sampler
/*29856*/         OPC_RecordChild4, // #3 = $dmask
/*29857*/         OPC_RecordChild5, // #4 = $unorm
/*29858*/         OPC_RecordChild6, // #5 = $r128
/*29859*/         OPC_RecordChild7, // #6 = $da
/*29860*/         OPC_MoveChild, 8,
/*29862*/         OPC_RecordNode, // #7 = $glc
/*29863*/         OPC_MoveParent,
/*29864*/         OPC_MoveChild, 9,
/*29866*/         OPC_RecordNode, // #8 = $slc
/*29867*/         OPC_MoveParent,
/*29868*/         OPC_MoveChild, 10,
/*29870*/         OPC_RecordNode, // #9 = $tfe
/*29871*/         OPC_MoveParent,
/*29872*/         OPC_MoveChild, 11,
/*29874*/         OPC_RecordNode, // #10 = $lwe
/*29875*/         OPC_MoveParent,
/*29876*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29878*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29881*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29884*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29887*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29890*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29893*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29896*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29899*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29902*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29920*/       /*Scope*/ 68, /*->29989*/
/*29921*/         OPC_CheckChild1Type, MVT::v16i32,
/*29923*/         OPC_RecordChild2, // #1 = $rsrc
/*29924*/         OPC_RecordChild3, // #2 = $sampler
/*29925*/         OPC_RecordChild4, // #3 = $dmask
/*29926*/         OPC_RecordChild5, // #4 = $unorm
/*29927*/         OPC_RecordChild6, // #5 = $r128
/*29928*/         OPC_RecordChild7, // #6 = $da
/*29929*/         OPC_MoveChild, 8,
/*29931*/         OPC_RecordNode, // #7 = $glc
/*29932*/         OPC_MoveParent,
/*29933*/         OPC_MoveChild, 9,
/*29935*/         OPC_RecordNode, // #8 = $slc
/*29936*/         OPC_MoveParent,
/*29937*/         OPC_MoveChild, 10,
/*29939*/         OPC_RecordNode, // #9 = $tfe
/*29940*/         OPC_MoveParent,
/*29941*/         OPC_MoveChild, 11,
/*29943*/         OPC_RecordNode, // #10 = $lwe
/*29944*/         OPC_MoveParent,
/*29945*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*29947*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*29950*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*29953*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*29956*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*29959*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*29962*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*29965*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*29968*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*29971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6081:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*29989*/       0, /*End of Scope*/
/*29990*/     /*Scope*/ 95|128,2/*351*/, /*->30343*/
/*29992*/       OPC_CheckChild0Integer, 51|128,47/*6067*/, 
/*29995*/       OPC_RecordChild1, // #0 = $addr
/*29996*/       OPC_Scope, 68, /*->30066*/ // 5 children in Scope
/*29998*/         OPC_CheckChild1Type, MVT::i32,
/*30000*/         OPC_RecordChild2, // #1 = $rsrc
/*30001*/         OPC_RecordChild3, // #2 = $sampler
/*30002*/         OPC_RecordChild4, // #3 = $dmask
/*30003*/         OPC_RecordChild5, // #4 = $unorm
/*30004*/         OPC_RecordChild6, // #5 = $r128
/*30005*/         OPC_RecordChild7, // #6 = $da
/*30006*/         OPC_MoveChild, 8,
/*30008*/         OPC_RecordNode, // #7 = $glc
/*30009*/         OPC_MoveParent,
/*30010*/         OPC_MoveChild, 9,
/*30012*/         OPC_RecordNode, // #8 = $slc
/*30013*/         OPC_MoveParent,
/*30014*/         OPC_MoveChild, 10,
/*30016*/         OPC_RecordNode, // #9 = $tfe
/*30017*/         OPC_MoveParent,
/*30018*/         OPC_MoveChild, 11,
/*30020*/         OPC_RecordNode, // #10 = $lwe
/*30021*/         OPC_MoveParent,
/*30022*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30024*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30027*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30030*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30033*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30036*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30039*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30042*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30045*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30048*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30066*/       /*Scope*/ 68, /*->30135*/
/*30067*/         OPC_CheckChild1Type, MVT::v2i32,
/*30069*/         OPC_RecordChild2, // #1 = $rsrc
/*30070*/         OPC_RecordChild3, // #2 = $sampler
/*30071*/         OPC_RecordChild4, // #3 = $dmask
/*30072*/         OPC_RecordChild5, // #4 = $unorm
/*30073*/         OPC_RecordChild6, // #5 = $r128
/*30074*/         OPC_RecordChild7, // #6 = $da
/*30075*/         OPC_MoveChild, 8,
/*30077*/         OPC_RecordNode, // #7 = $glc
/*30078*/         OPC_MoveParent,
/*30079*/         OPC_MoveChild, 9,
/*30081*/         OPC_RecordNode, // #8 = $slc
/*30082*/         OPC_MoveParent,
/*30083*/         OPC_MoveChild, 10,
/*30085*/         OPC_RecordNode, // #9 = $tfe
/*30086*/         OPC_MoveParent,
/*30087*/         OPC_MoveChild, 11,
/*30089*/         OPC_RecordNode, // #10 = $lwe
/*30090*/         OPC_MoveParent,
/*30091*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30093*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30096*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30099*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30102*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30105*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30108*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30111*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30114*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30117*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30135*/       /*Scope*/ 68, /*->30204*/
/*30136*/         OPC_CheckChild1Type, MVT::v4i32,
/*30138*/         OPC_RecordChild2, // #1 = $rsrc
/*30139*/         OPC_RecordChild3, // #2 = $sampler
/*30140*/         OPC_RecordChild4, // #3 = $dmask
/*30141*/         OPC_RecordChild5, // #4 = $unorm
/*30142*/         OPC_RecordChild6, // #5 = $r128
/*30143*/         OPC_RecordChild7, // #6 = $da
/*30144*/         OPC_MoveChild, 8,
/*30146*/         OPC_RecordNode, // #7 = $glc
/*30147*/         OPC_MoveParent,
/*30148*/         OPC_MoveChild, 9,
/*30150*/         OPC_RecordNode, // #8 = $slc
/*30151*/         OPC_MoveParent,
/*30152*/         OPC_MoveChild, 10,
/*30154*/         OPC_RecordNode, // #9 = $tfe
/*30155*/         OPC_MoveParent,
/*30156*/         OPC_MoveChild, 11,
/*30158*/         OPC_RecordNode, // #10 = $lwe
/*30159*/         OPC_MoveParent,
/*30160*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30162*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30165*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30168*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30171*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30174*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30177*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30180*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30183*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30186*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30204*/       /*Scope*/ 68, /*->30273*/
/*30205*/         OPC_CheckChild1Type, MVT::v8i32,
/*30207*/         OPC_RecordChild2, // #1 = $rsrc
/*30208*/         OPC_RecordChild3, // #2 = $sampler
/*30209*/         OPC_RecordChild4, // #3 = $dmask
/*30210*/         OPC_RecordChild5, // #4 = $unorm
/*30211*/         OPC_RecordChild6, // #5 = $r128
/*30212*/         OPC_RecordChild7, // #6 = $da
/*30213*/         OPC_MoveChild, 8,
/*30215*/         OPC_RecordNode, // #7 = $glc
/*30216*/         OPC_MoveParent,
/*30217*/         OPC_MoveChild, 9,
/*30219*/         OPC_RecordNode, // #8 = $slc
/*30220*/         OPC_MoveParent,
/*30221*/         OPC_MoveChild, 10,
/*30223*/         OPC_RecordNode, // #9 = $tfe
/*30224*/         OPC_MoveParent,
/*30225*/         OPC_MoveChild, 11,
/*30227*/         OPC_RecordNode, // #10 = $lwe
/*30228*/         OPC_MoveParent,
/*30229*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30231*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30234*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30237*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30240*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30243*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30246*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30249*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30252*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30255*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30273*/       /*Scope*/ 68, /*->30342*/
/*30274*/         OPC_CheckChild1Type, MVT::v16i32,
/*30276*/         OPC_RecordChild2, // #1 = $rsrc
/*30277*/         OPC_RecordChild3, // #2 = $sampler
/*30278*/         OPC_RecordChild4, // #3 = $dmask
/*30279*/         OPC_RecordChild5, // #4 = $unorm
/*30280*/         OPC_RecordChild6, // #5 = $r128
/*30281*/         OPC_RecordChild7, // #6 = $da
/*30282*/         OPC_MoveChild, 8,
/*30284*/         OPC_RecordNode, // #7 = $glc
/*30285*/         OPC_MoveParent,
/*30286*/         OPC_MoveChild, 9,
/*30288*/         OPC_RecordNode, // #8 = $slc
/*30289*/         OPC_MoveParent,
/*30290*/         OPC_MoveChild, 10,
/*30292*/         OPC_RecordNode, // #9 = $tfe
/*30293*/         OPC_MoveParent,
/*30294*/         OPC_MoveChild, 11,
/*30296*/         OPC_RecordNode, // #10 = $lwe
/*30297*/         OPC_MoveParent,
/*30298*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30300*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30303*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30306*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30309*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30312*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30315*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30318*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30321*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30324*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6067:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30342*/       0, /*End of Scope*/
/*30343*/     /*Scope*/ 95|128,2/*351*/, /*->30696*/
/*30345*/       OPC_CheckChild0Integer, 52|128,47/*6068*/, 
/*30348*/       OPC_RecordChild1, // #0 = $addr
/*30349*/       OPC_Scope, 68, /*->30419*/ // 5 children in Scope
/*30351*/         OPC_CheckChild1Type, MVT::i32,
/*30353*/         OPC_RecordChild2, // #1 = $rsrc
/*30354*/         OPC_RecordChild3, // #2 = $sampler
/*30355*/         OPC_RecordChild4, // #3 = $dmask
/*30356*/         OPC_RecordChild5, // #4 = $unorm
/*30357*/         OPC_RecordChild6, // #5 = $r128
/*30358*/         OPC_RecordChild7, // #6 = $da
/*30359*/         OPC_MoveChild, 8,
/*30361*/         OPC_RecordNode, // #7 = $glc
/*30362*/         OPC_MoveParent,
/*30363*/         OPC_MoveChild, 9,
/*30365*/         OPC_RecordNode, // #8 = $slc
/*30366*/         OPC_MoveParent,
/*30367*/         OPC_MoveChild, 10,
/*30369*/         OPC_RecordNode, // #9 = $tfe
/*30370*/         OPC_MoveParent,
/*30371*/         OPC_MoveChild, 11,
/*30373*/         OPC_RecordNode, // #10 = $lwe
/*30374*/         OPC_MoveParent,
/*30375*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30377*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30380*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30383*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30386*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30389*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30392*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30395*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30398*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30401*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30419*/       /*Scope*/ 68, /*->30488*/
/*30420*/         OPC_CheckChild1Type, MVT::v2i32,
/*30422*/         OPC_RecordChild2, // #1 = $rsrc
/*30423*/         OPC_RecordChild3, // #2 = $sampler
/*30424*/         OPC_RecordChild4, // #3 = $dmask
/*30425*/         OPC_RecordChild5, // #4 = $unorm
/*30426*/         OPC_RecordChild6, // #5 = $r128
/*30427*/         OPC_RecordChild7, // #6 = $da
/*30428*/         OPC_MoveChild, 8,
/*30430*/         OPC_RecordNode, // #7 = $glc
/*30431*/         OPC_MoveParent,
/*30432*/         OPC_MoveChild, 9,
/*30434*/         OPC_RecordNode, // #8 = $slc
/*30435*/         OPC_MoveParent,
/*30436*/         OPC_MoveChild, 10,
/*30438*/         OPC_RecordNode, // #9 = $tfe
/*30439*/         OPC_MoveParent,
/*30440*/         OPC_MoveChild, 11,
/*30442*/         OPC_RecordNode, // #10 = $lwe
/*30443*/         OPC_MoveParent,
/*30444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30446*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30449*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30452*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30455*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30458*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30461*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30464*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30467*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30470*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30488*/       /*Scope*/ 68, /*->30557*/
/*30489*/         OPC_CheckChild1Type, MVT::v4i32,
/*30491*/         OPC_RecordChild2, // #1 = $rsrc
/*30492*/         OPC_RecordChild3, // #2 = $sampler
/*30493*/         OPC_RecordChild4, // #3 = $dmask
/*30494*/         OPC_RecordChild5, // #4 = $unorm
/*30495*/         OPC_RecordChild6, // #5 = $r128
/*30496*/         OPC_RecordChild7, // #6 = $da
/*30497*/         OPC_MoveChild, 8,
/*30499*/         OPC_RecordNode, // #7 = $glc
/*30500*/         OPC_MoveParent,
/*30501*/         OPC_MoveChild, 9,
/*30503*/         OPC_RecordNode, // #8 = $slc
/*30504*/         OPC_MoveParent,
/*30505*/         OPC_MoveChild, 10,
/*30507*/         OPC_RecordNode, // #9 = $tfe
/*30508*/         OPC_MoveParent,
/*30509*/         OPC_MoveChild, 11,
/*30511*/         OPC_RecordNode, // #10 = $lwe
/*30512*/         OPC_MoveParent,
/*30513*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30515*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30518*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30521*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30524*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30527*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30530*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30533*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30536*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30539*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30557*/       /*Scope*/ 68, /*->30626*/
/*30558*/         OPC_CheckChild1Type, MVT::v8i32,
/*30560*/         OPC_RecordChild2, // #1 = $rsrc
/*30561*/         OPC_RecordChild3, // #2 = $sampler
/*30562*/         OPC_RecordChild4, // #3 = $dmask
/*30563*/         OPC_RecordChild5, // #4 = $unorm
/*30564*/         OPC_RecordChild6, // #5 = $r128
/*30565*/         OPC_RecordChild7, // #6 = $da
/*30566*/         OPC_MoveChild, 8,
/*30568*/         OPC_RecordNode, // #7 = $glc
/*30569*/         OPC_MoveParent,
/*30570*/         OPC_MoveChild, 9,
/*30572*/         OPC_RecordNode, // #8 = $slc
/*30573*/         OPC_MoveParent,
/*30574*/         OPC_MoveChild, 10,
/*30576*/         OPC_RecordNode, // #9 = $tfe
/*30577*/         OPC_MoveParent,
/*30578*/         OPC_MoveChild, 11,
/*30580*/         OPC_RecordNode, // #10 = $lwe
/*30581*/         OPC_MoveParent,
/*30582*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30584*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30587*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30590*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30593*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30596*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30599*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30602*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30605*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30608*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30626*/       /*Scope*/ 68, /*->30695*/
/*30627*/         OPC_CheckChild1Type, MVT::v16i32,
/*30629*/         OPC_RecordChild2, // #1 = $rsrc
/*30630*/         OPC_RecordChild3, // #2 = $sampler
/*30631*/         OPC_RecordChild4, // #3 = $dmask
/*30632*/         OPC_RecordChild5, // #4 = $unorm
/*30633*/         OPC_RecordChild6, // #5 = $r128
/*30634*/         OPC_RecordChild7, // #6 = $da
/*30635*/         OPC_MoveChild, 8,
/*30637*/         OPC_RecordNode, // #7 = $glc
/*30638*/         OPC_MoveParent,
/*30639*/         OPC_MoveChild, 9,
/*30641*/         OPC_RecordNode, // #8 = $slc
/*30642*/         OPC_MoveParent,
/*30643*/         OPC_MoveChild, 10,
/*30645*/         OPC_RecordNode, // #9 = $tfe
/*30646*/         OPC_MoveParent,
/*30647*/         OPC_MoveChild, 11,
/*30649*/         OPC_RecordNode, // #10 = $lwe
/*30650*/         OPC_MoveParent,
/*30651*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30653*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30656*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30659*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30662*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30665*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30668*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30671*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30674*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30677*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6068:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30695*/       0, /*End of Scope*/
/*30696*/     /*Scope*/ 95|128,2/*351*/, /*->31049*/
/*30698*/       OPC_CheckChild0Integer, 67|128,47/*6083*/, 
/*30701*/       OPC_RecordChild1, // #0 = $addr
/*30702*/       OPC_Scope, 68, /*->30772*/ // 5 children in Scope
/*30704*/         OPC_CheckChild1Type, MVT::i32,
/*30706*/         OPC_RecordChild2, // #1 = $rsrc
/*30707*/         OPC_RecordChild3, // #2 = $sampler
/*30708*/         OPC_RecordChild4, // #3 = $dmask
/*30709*/         OPC_RecordChild5, // #4 = $unorm
/*30710*/         OPC_RecordChild6, // #5 = $r128
/*30711*/         OPC_RecordChild7, // #6 = $da
/*30712*/         OPC_MoveChild, 8,
/*30714*/         OPC_RecordNode, // #7 = $glc
/*30715*/         OPC_MoveParent,
/*30716*/         OPC_MoveChild, 9,
/*30718*/         OPC_RecordNode, // #8 = $slc
/*30719*/         OPC_MoveParent,
/*30720*/         OPC_MoveChild, 10,
/*30722*/         OPC_RecordNode, // #9 = $tfe
/*30723*/         OPC_MoveParent,
/*30724*/         OPC_MoveChild, 11,
/*30726*/         OPC_RecordNode, // #10 = $lwe
/*30727*/         OPC_MoveParent,
/*30728*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30730*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30733*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30736*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30739*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30742*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30745*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30748*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30751*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30754*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30772*/       /*Scope*/ 68, /*->30841*/
/*30773*/         OPC_CheckChild1Type, MVT::v2i32,
/*30775*/         OPC_RecordChild2, // #1 = $rsrc
/*30776*/         OPC_RecordChild3, // #2 = $sampler
/*30777*/         OPC_RecordChild4, // #3 = $dmask
/*30778*/         OPC_RecordChild5, // #4 = $unorm
/*30779*/         OPC_RecordChild6, // #5 = $r128
/*30780*/         OPC_RecordChild7, // #6 = $da
/*30781*/         OPC_MoveChild, 8,
/*30783*/         OPC_RecordNode, // #7 = $glc
/*30784*/         OPC_MoveParent,
/*30785*/         OPC_MoveChild, 9,
/*30787*/         OPC_RecordNode, // #8 = $slc
/*30788*/         OPC_MoveParent,
/*30789*/         OPC_MoveChild, 10,
/*30791*/         OPC_RecordNode, // #9 = $tfe
/*30792*/         OPC_MoveParent,
/*30793*/         OPC_MoveChild, 11,
/*30795*/         OPC_RecordNode, // #10 = $lwe
/*30796*/         OPC_MoveParent,
/*30797*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30799*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30802*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30805*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30808*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30811*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30814*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30817*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30820*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30823*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30841*/       /*Scope*/ 68, /*->30910*/
/*30842*/         OPC_CheckChild1Type, MVT::v4i32,
/*30844*/         OPC_RecordChild2, // #1 = $rsrc
/*30845*/         OPC_RecordChild3, // #2 = $sampler
/*30846*/         OPC_RecordChild4, // #3 = $dmask
/*30847*/         OPC_RecordChild5, // #4 = $unorm
/*30848*/         OPC_RecordChild6, // #5 = $r128
/*30849*/         OPC_RecordChild7, // #6 = $da
/*30850*/         OPC_MoveChild, 8,
/*30852*/         OPC_RecordNode, // #7 = $glc
/*30853*/         OPC_MoveParent,
/*30854*/         OPC_MoveChild, 9,
/*30856*/         OPC_RecordNode, // #8 = $slc
/*30857*/         OPC_MoveParent,
/*30858*/         OPC_MoveChild, 10,
/*30860*/         OPC_RecordNode, // #9 = $tfe
/*30861*/         OPC_MoveParent,
/*30862*/         OPC_MoveChild, 11,
/*30864*/         OPC_RecordNode, // #10 = $lwe
/*30865*/         OPC_MoveParent,
/*30866*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30868*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30871*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30874*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30877*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30880*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30883*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30886*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30889*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30892*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30910*/       /*Scope*/ 68, /*->30979*/
/*30911*/         OPC_CheckChild1Type, MVT::v8i32,
/*30913*/         OPC_RecordChild2, // #1 = $rsrc
/*30914*/         OPC_RecordChild3, // #2 = $sampler
/*30915*/         OPC_RecordChild4, // #3 = $dmask
/*30916*/         OPC_RecordChild5, // #4 = $unorm
/*30917*/         OPC_RecordChild6, // #5 = $r128
/*30918*/         OPC_RecordChild7, // #6 = $da
/*30919*/         OPC_MoveChild, 8,
/*30921*/         OPC_RecordNode, // #7 = $glc
/*30922*/         OPC_MoveParent,
/*30923*/         OPC_MoveChild, 9,
/*30925*/         OPC_RecordNode, // #8 = $slc
/*30926*/         OPC_MoveParent,
/*30927*/         OPC_MoveChild, 10,
/*30929*/         OPC_RecordNode, // #9 = $tfe
/*30930*/         OPC_MoveParent,
/*30931*/         OPC_MoveChild, 11,
/*30933*/         OPC_RecordNode, // #10 = $lwe
/*30934*/         OPC_MoveParent,
/*30935*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*30937*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*30940*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*30943*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*30946*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*30949*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*30952*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*30955*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*30958*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*30961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*30979*/       /*Scope*/ 68, /*->31048*/
/*30980*/         OPC_CheckChild1Type, MVT::v16i32,
/*30982*/         OPC_RecordChild2, // #1 = $rsrc
/*30983*/         OPC_RecordChild3, // #2 = $sampler
/*30984*/         OPC_RecordChild4, // #3 = $dmask
/*30985*/         OPC_RecordChild5, // #4 = $unorm
/*30986*/         OPC_RecordChild6, // #5 = $r128
/*30987*/         OPC_RecordChild7, // #6 = $da
/*30988*/         OPC_MoveChild, 8,
/*30990*/         OPC_RecordNode, // #7 = $glc
/*30991*/         OPC_MoveParent,
/*30992*/         OPC_MoveChild, 9,
/*30994*/         OPC_RecordNode, // #8 = $slc
/*30995*/         OPC_MoveParent,
/*30996*/         OPC_MoveChild, 10,
/*30998*/         OPC_RecordNode, // #9 = $tfe
/*30999*/         OPC_MoveParent,
/*31000*/         OPC_MoveChild, 11,
/*31002*/         OPC_RecordNode, // #10 = $lwe
/*31003*/         OPC_MoveParent,
/*31004*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31006*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31009*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31012*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31015*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31018*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31021*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31024*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31027*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31030*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6083:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31048*/       0, /*End of Scope*/
/*31049*/     /*Scope*/ 95|128,2/*351*/, /*->31402*/
/*31051*/       OPC_CheckChild0Integer, 55|128,47/*6071*/, 
/*31054*/       OPC_RecordChild1, // #0 = $addr
/*31055*/       OPC_Scope, 68, /*->31125*/ // 5 children in Scope
/*31057*/         OPC_CheckChild1Type, MVT::i32,
/*31059*/         OPC_RecordChild2, // #1 = $rsrc
/*31060*/         OPC_RecordChild3, // #2 = $sampler
/*31061*/         OPC_RecordChild4, // #3 = $dmask
/*31062*/         OPC_RecordChild5, // #4 = $unorm
/*31063*/         OPC_RecordChild6, // #5 = $r128
/*31064*/         OPC_RecordChild7, // #6 = $da
/*31065*/         OPC_MoveChild, 8,
/*31067*/         OPC_RecordNode, // #7 = $glc
/*31068*/         OPC_MoveParent,
/*31069*/         OPC_MoveChild, 9,
/*31071*/         OPC_RecordNode, // #8 = $slc
/*31072*/         OPC_MoveParent,
/*31073*/         OPC_MoveChild, 10,
/*31075*/         OPC_RecordNode, // #9 = $tfe
/*31076*/         OPC_MoveParent,
/*31077*/         OPC_MoveChild, 11,
/*31079*/         OPC_RecordNode, // #10 = $lwe
/*31080*/         OPC_MoveParent,
/*31081*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31083*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31086*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31089*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31092*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31095*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31098*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31101*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31104*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31107*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31125*/       /*Scope*/ 68, /*->31194*/
/*31126*/         OPC_CheckChild1Type, MVT::v2i32,
/*31128*/         OPC_RecordChild2, // #1 = $rsrc
/*31129*/         OPC_RecordChild3, // #2 = $sampler
/*31130*/         OPC_RecordChild4, // #3 = $dmask
/*31131*/         OPC_RecordChild5, // #4 = $unorm
/*31132*/         OPC_RecordChild6, // #5 = $r128
/*31133*/         OPC_RecordChild7, // #6 = $da
/*31134*/         OPC_MoveChild, 8,
/*31136*/         OPC_RecordNode, // #7 = $glc
/*31137*/         OPC_MoveParent,
/*31138*/         OPC_MoveChild, 9,
/*31140*/         OPC_RecordNode, // #8 = $slc
/*31141*/         OPC_MoveParent,
/*31142*/         OPC_MoveChild, 10,
/*31144*/         OPC_RecordNode, // #9 = $tfe
/*31145*/         OPC_MoveParent,
/*31146*/         OPC_MoveChild, 11,
/*31148*/         OPC_RecordNode, // #10 = $lwe
/*31149*/         OPC_MoveParent,
/*31150*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31152*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31155*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31158*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31161*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31164*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31167*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31170*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31173*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31176*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31194*/       /*Scope*/ 68, /*->31263*/
/*31195*/         OPC_CheckChild1Type, MVT::v4i32,
/*31197*/         OPC_RecordChild2, // #1 = $rsrc
/*31198*/         OPC_RecordChild3, // #2 = $sampler
/*31199*/         OPC_RecordChild4, // #3 = $dmask
/*31200*/         OPC_RecordChild5, // #4 = $unorm
/*31201*/         OPC_RecordChild6, // #5 = $r128
/*31202*/         OPC_RecordChild7, // #6 = $da
/*31203*/         OPC_MoveChild, 8,
/*31205*/         OPC_RecordNode, // #7 = $glc
/*31206*/         OPC_MoveParent,
/*31207*/         OPC_MoveChild, 9,
/*31209*/         OPC_RecordNode, // #8 = $slc
/*31210*/         OPC_MoveParent,
/*31211*/         OPC_MoveChild, 10,
/*31213*/         OPC_RecordNode, // #9 = $tfe
/*31214*/         OPC_MoveParent,
/*31215*/         OPC_MoveChild, 11,
/*31217*/         OPC_RecordNode, // #10 = $lwe
/*31218*/         OPC_MoveParent,
/*31219*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31221*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31224*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31227*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31230*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31233*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31236*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31239*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31242*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31245*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31263*/       /*Scope*/ 68, /*->31332*/
/*31264*/         OPC_CheckChild1Type, MVT::v8i32,
/*31266*/         OPC_RecordChild2, // #1 = $rsrc
/*31267*/         OPC_RecordChild3, // #2 = $sampler
/*31268*/         OPC_RecordChild4, // #3 = $dmask
/*31269*/         OPC_RecordChild5, // #4 = $unorm
/*31270*/         OPC_RecordChild6, // #5 = $r128
/*31271*/         OPC_RecordChild7, // #6 = $da
/*31272*/         OPC_MoveChild, 8,
/*31274*/         OPC_RecordNode, // #7 = $glc
/*31275*/         OPC_MoveParent,
/*31276*/         OPC_MoveChild, 9,
/*31278*/         OPC_RecordNode, // #8 = $slc
/*31279*/         OPC_MoveParent,
/*31280*/         OPC_MoveChild, 10,
/*31282*/         OPC_RecordNode, // #9 = $tfe
/*31283*/         OPC_MoveParent,
/*31284*/         OPC_MoveChild, 11,
/*31286*/         OPC_RecordNode, // #10 = $lwe
/*31287*/         OPC_MoveParent,
/*31288*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31290*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31293*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31296*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31299*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31302*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31305*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31308*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31311*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31314*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31332*/       /*Scope*/ 68, /*->31401*/
/*31333*/         OPC_CheckChild1Type, MVT::v16i32,
/*31335*/         OPC_RecordChild2, // #1 = $rsrc
/*31336*/         OPC_RecordChild3, // #2 = $sampler
/*31337*/         OPC_RecordChild4, // #3 = $dmask
/*31338*/         OPC_RecordChild5, // #4 = $unorm
/*31339*/         OPC_RecordChild6, // #5 = $r128
/*31340*/         OPC_RecordChild7, // #6 = $da
/*31341*/         OPC_MoveChild, 8,
/*31343*/         OPC_RecordNode, // #7 = $glc
/*31344*/         OPC_MoveParent,
/*31345*/         OPC_MoveChild, 9,
/*31347*/         OPC_RecordNode, // #8 = $slc
/*31348*/         OPC_MoveParent,
/*31349*/         OPC_MoveChild, 10,
/*31351*/         OPC_RecordNode, // #9 = $tfe
/*31352*/         OPC_MoveParent,
/*31353*/         OPC_MoveChild, 11,
/*31355*/         OPC_RecordNode, // #10 = $lwe
/*31356*/         OPC_MoveParent,
/*31357*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31359*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31362*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31365*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31368*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31371*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31374*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31377*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31380*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31383*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6071:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31401*/       0, /*End of Scope*/
/*31402*/     /*Scope*/ 95|128,2/*351*/, /*->31755*/
/*31404*/       OPC_CheckChild0Integer, 56|128,47/*6072*/, 
/*31407*/       OPC_RecordChild1, // #0 = $addr
/*31408*/       OPC_Scope, 68, /*->31478*/ // 5 children in Scope
/*31410*/         OPC_CheckChild1Type, MVT::i32,
/*31412*/         OPC_RecordChild2, // #1 = $rsrc
/*31413*/         OPC_RecordChild3, // #2 = $sampler
/*31414*/         OPC_RecordChild4, // #3 = $dmask
/*31415*/         OPC_RecordChild5, // #4 = $unorm
/*31416*/         OPC_RecordChild6, // #5 = $r128
/*31417*/         OPC_RecordChild7, // #6 = $da
/*31418*/         OPC_MoveChild, 8,
/*31420*/         OPC_RecordNode, // #7 = $glc
/*31421*/         OPC_MoveParent,
/*31422*/         OPC_MoveChild, 9,
/*31424*/         OPC_RecordNode, // #8 = $slc
/*31425*/         OPC_MoveParent,
/*31426*/         OPC_MoveChild, 10,
/*31428*/         OPC_RecordNode, // #9 = $tfe
/*31429*/         OPC_MoveParent,
/*31430*/         OPC_MoveChild, 11,
/*31432*/         OPC_RecordNode, // #10 = $lwe
/*31433*/         OPC_MoveParent,
/*31434*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31436*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31439*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31442*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31445*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31448*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31451*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31454*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31457*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31460*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31478*/       /*Scope*/ 68, /*->31547*/
/*31479*/         OPC_CheckChild1Type, MVT::v2i32,
/*31481*/         OPC_RecordChild2, // #1 = $rsrc
/*31482*/         OPC_RecordChild3, // #2 = $sampler
/*31483*/         OPC_RecordChild4, // #3 = $dmask
/*31484*/         OPC_RecordChild5, // #4 = $unorm
/*31485*/         OPC_RecordChild6, // #5 = $r128
/*31486*/         OPC_RecordChild7, // #6 = $da
/*31487*/         OPC_MoveChild, 8,
/*31489*/         OPC_RecordNode, // #7 = $glc
/*31490*/         OPC_MoveParent,
/*31491*/         OPC_MoveChild, 9,
/*31493*/         OPC_RecordNode, // #8 = $slc
/*31494*/         OPC_MoveParent,
/*31495*/         OPC_MoveChild, 10,
/*31497*/         OPC_RecordNode, // #9 = $tfe
/*31498*/         OPC_MoveParent,
/*31499*/         OPC_MoveChild, 11,
/*31501*/         OPC_RecordNode, // #10 = $lwe
/*31502*/         OPC_MoveParent,
/*31503*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31505*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31508*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31511*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31514*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31517*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31520*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31523*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31526*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31547*/       /*Scope*/ 68, /*->31616*/
/*31548*/         OPC_CheckChild1Type, MVT::v4i32,
/*31550*/         OPC_RecordChild2, // #1 = $rsrc
/*31551*/         OPC_RecordChild3, // #2 = $sampler
/*31552*/         OPC_RecordChild4, // #3 = $dmask
/*31553*/         OPC_RecordChild5, // #4 = $unorm
/*31554*/         OPC_RecordChild6, // #5 = $r128
/*31555*/         OPC_RecordChild7, // #6 = $da
/*31556*/         OPC_MoveChild, 8,
/*31558*/         OPC_RecordNode, // #7 = $glc
/*31559*/         OPC_MoveParent,
/*31560*/         OPC_MoveChild, 9,
/*31562*/         OPC_RecordNode, // #8 = $slc
/*31563*/         OPC_MoveParent,
/*31564*/         OPC_MoveChild, 10,
/*31566*/         OPC_RecordNode, // #9 = $tfe
/*31567*/         OPC_MoveParent,
/*31568*/         OPC_MoveChild, 11,
/*31570*/         OPC_RecordNode, // #10 = $lwe
/*31571*/         OPC_MoveParent,
/*31572*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31574*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31577*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31580*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31583*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31586*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31589*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31592*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31595*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31598*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31616*/       /*Scope*/ 68, /*->31685*/
/*31617*/         OPC_CheckChild1Type, MVT::v8i32,
/*31619*/         OPC_RecordChild2, // #1 = $rsrc
/*31620*/         OPC_RecordChild3, // #2 = $sampler
/*31621*/         OPC_RecordChild4, // #3 = $dmask
/*31622*/         OPC_RecordChild5, // #4 = $unorm
/*31623*/         OPC_RecordChild6, // #5 = $r128
/*31624*/         OPC_RecordChild7, // #6 = $da
/*31625*/         OPC_MoveChild, 8,
/*31627*/         OPC_RecordNode, // #7 = $glc
/*31628*/         OPC_MoveParent,
/*31629*/         OPC_MoveChild, 9,
/*31631*/         OPC_RecordNode, // #8 = $slc
/*31632*/         OPC_MoveParent,
/*31633*/         OPC_MoveChild, 10,
/*31635*/         OPC_RecordNode, // #9 = $tfe
/*31636*/         OPC_MoveParent,
/*31637*/         OPC_MoveChild, 11,
/*31639*/         OPC_RecordNode, // #10 = $lwe
/*31640*/         OPC_MoveParent,
/*31641*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31643*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31646*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31649*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31652*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31655*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31658*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31661*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31664*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31667*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31685*/       /*Scope*/ 68, /*->31754*/
/*31686*/         OPC_CheckChild1Type, MVT::v16i32,
/*31688*/         OPC_RecordChild2, // #1 = $rsrc
/*31689*/         OPC_RecordChild3, // #2 = $sampler
/*31690*/         OPC_RecordChild4, // #3 = $dmask
/*31691*/         OPC_RecordChild5, // #4 = $unorm
/*31692*/         OPC_RecordChild6, // #5 = $r128
/*31693*/         OPC_RecordChild7, // #6 = $da
/*31694*/         OPC_MoveChild, 8,
/*31696*/         OPC_RecordNode, // #7 = $glc
/*31697*/         OPC_MoveParent,
/*31698*/         OPC_MoveChild, 9,
/*31700*/         OPC_RecordNode, // #8 = $slc
/*31701*/         OPC_MoveParent,
/*31702*/         OPC_MoveChild, 10,
/*31704*/         OPC_RecordNode, // #9 = $tfe
/*31705*/         OPC_MoveParent,
/*31706*/         OPC_MoveChild, 11,
/*31708*/         OPC_RecordNode, // #10 = $lwe
/*31709*/         OPC_MoveParent,
/*31710*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31712*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31715*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31718*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31721*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31724*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31727*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31730*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31733*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31736*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6072:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31754*/       0, /*End of Scope*/
/*31755*/     /*Scope*/ 95|128,2/*351*/, /*->32108*/
/*31757*/       OPC_CheckChild0Integer, 84|128,47/*6100*/, 
/*31760*/       OPC_RecordChild1, // #0 = $addr
/*31761*/       OPC_Scope, 68, /*->31831*/ // 5 children in Scope
/*31763*/         OPC_CheckChild1Type, MVT::i32,
/*31765*/         OPC_RecordChild2, // #1 = $rsrc
/*31766*/         OPC_RecordChild3, // #2 = $sampler
/*31767*/         OPC_RecordChild4, // #3 = $dmask
/*31768*/         OPC_RecordChild5, // #4 = $unorm
/*31769*/         OPC_RecordChild6, // #5 = $r128
/*31770*/         OPC_RecordChild7, // #6 = $da
/*31771*/         OPC_MoveChild, 8,
/*31773*/         OPC_RecordNode, // #7 = $glc
/*31774*/         OPC_MoveParent,
/*31775*/         OPC_MoveChild, 9,
/*31777*/         OPC_RecordNode, // #8 = $slc
/*31778*/         OPC_MoveParent,
/*31779*/         OPC_MoveChild, 10,
/*31781*/         OPC_RecordNode, // #9 = $tfe
/*31782*/         OPC_MoveParent,
/*31783*/         OPC_MoveChild, 11,
/*31785*/         OPC_RecordNode, // #10 = $lwe
/*31786*/         OPC_MoveParent,
/*31787*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31789*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31792*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31795*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31798*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31801*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31804*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31807*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31810*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31813*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31831*/       /*Scope*/ 68, /*->31900*/
/*31832*/         OPC_CheckChild1Type, MVT::v2i32,
/*31834*/         OPC_RecordChild2, // #1 = $rsrc
/*31835*/         OPC_RecordChild3, // #2 = $sampler
/*31836*/         OPC_RecordChild4, // #3 = $dmask
/*31837*/         OPC_RecordChild5, // #4 = $unorm
/*31838*/         OPC_RecordChild6, // #5 = $r128
/*31839*/         OPC_RecordChild7, // #6 = $da
/*31840*/         OPC_MoveChild, 8,
/*31842*/         OPC_RecordNode, // #7 = $glc
/*31843*/         OPC_MoveParent,
/*31844*/         OPC_MoveChild, 9,
/*31846*/         OPC_RecordNode, // #8 = $slc
/*31847*/         OPC_MoveParent,
/*31848*/         OPC_MoveChild, 10,
/*31850*/         OPC_RecordNode, // #9 = $tfe
/*31851*/         OPC_MoveParent,
/*31852*/         OPC_MoveChild, 11,
/*31854*/         OPC_RecordNode, // #10 = $lwe
/*31855*/         OPC_MoveParent,
/*31856*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31858*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31861*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31864*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31867*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31870*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31873*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31876*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31879*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31882*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31900*/       /*Scope*/ 68, /*->31969*/
/*31901*/         OPC_CheckChild1Type, MVT::v4i32,
/*31903*/         OPC_RecordChild2, // #1 = $rsrc
/*31904*/         OPC_RecordChild3, // #2 = $sampler
/*31905*/         OPC_RecordChild4, // #3 = $dmask
/*31906*/         OPC_RecordChild5, // #4 = $unorm
/*31907*/         OPC_RecordChild6, // #5 = $r128
/*31908*/         OPC_RecordChild7, // #6 = $da
/*31909*/         OPC_MoveChild, 8,
/*31911*/         OPC_RecordNode, // #7 = $glc
/*31912*/         OPC_MoveParent,
/*31913*/         OPC_MoveChild, 9,
/*31915*/         OPC_RecordNode, // #8 = $slc
/*31916*/         OPC_MoveParent,
/*31917*/         OPC_MoveChild, 10,
/*31919*/         OPC_RecordNode, // #9 = $tfe
/*31920*/         OPC_MoveParent,
/*31921*/         OPC_MoveChild, 11,
/*31923*/         OPC_RecordNode, // #10 = $lwe
/*31924*/         OPC_MoveParent,
/*31925*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31927*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31930*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*31933*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*31936*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*31939*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*31942*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*31945*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*31948*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*31951*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*31969*/       /*Scope*/ 68, /*->32038*/
/*31970*/         OPC_CheckChild1Type, MVT::v8i32,
/*31972*/         OPC_RecordChild2, // #1 = $rsrc
/*31973*/         OPC_RecordChild3, // #2 = $sampler
/*31974*/         OPC_RecordChild4, // #3 = $dmask
/*31975*/         OPC_RecordChild5, // #4 = $unorm
/*31976*/         OPC_RecordChild6, // #5 = $r128
/*31977*/         OPC_RecordChild7, // #6 = $da
/*31978*/         OPC_MoveChild, 8,
/*31980*/         OPC_RecordNode, // #7 = $glc
/*31981*/         OPC_MoveParent,
/*31982*/         OPC_MoveChild, 9,
/*31984*/         OPC_RecordNode, // #8 = $slc
/*31985*/         OPC_MoveParent,
/*31986*/         OPC_MoveChild, 10,
/*31988*/         OPC_RecordNode, // #9 = $tfe
/*31989*/         OPC_MoveParent,
/*31990*/         OPC_MoveChild, 11,
/*31992*/         OPC_RecordNode, // #10 = $lwe
/*31993*/         OPC_MoveParent,
/*31994*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*31996*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*31999*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32002*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32005*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32008*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32011*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32014*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32017*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32020*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32038*/       /*Scope*/ 68, /*->32107*/
/*32039*/         OPC_CheckChild1Type, MVT::v16i32,
/*32041*/         OPC_RecordChild2, // #1 = $rsrc
/*32042*/         OPC_RecordChild3, // #2 = $sampler
/*32043*/         OPC_RecordChild4, // #3 = $dmask
/*32044*/         OPC_RecordChild5, // #4 = $unorm
/*32045*/         OPC_RecordChild6, // #5 = $r128
/*32046*/         OPC_RecordChild7, // #6 = $da
/*32047*/         OPC_MoveChild, 8,
/*32049*/         OPC_RecordNode, // #7 = $glc
/*32050*/         OPC_MoveParent,
/*32051*/         OPC_MoveChild, 9,
/*32053*/         OPC_RecordNode, // #8 = $slc
/*32054*/         OPC_MoveParent,
/*32055*/         OPC_MoveChild, 10,
/*32057*/         OPC_RecordNode, // #9 = $tfe
/*32058*/         OPC_MoveParent,
/*32059*/         OPC_MoveChild, 11,
/*32061*/         OPC_RecordNode, // #10 = $lwe
/*32062*/         OPC_MoveParent,
/*32063*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32065*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32068*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32071*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32074*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32077*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32080*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32083*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32086*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32089*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6100:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32107*/       0, /*End of Scope*/
/*32108*/     /*Scope*/ 95|128,2/*351*/, /*->32461*/
/*32110*/       OPC_CheckChild0Integer, 75|128,47/*6091*/, 
/*32113*/       OPC_RecordChild1, // #0 = $addr
/*32114*/       OPC_Scope, 68, /*->32184*/ // 5 children in Scope
/*32116*/         OPC_CheckChild1Type, MVT::i32,
/*32118*/         OPC_RecordChild2, // #1 = $rsrc
/*32119*/         OPC_RecordChild3, // #2 = $sampler
/*32120*/         OPC_RecordChild4, // #3 = $dmask
/*32121*/         OPC_RecordChild5, // #4 = $unorm
/*32122*/         OPC_RecordChild6, // #5 = $r128
/*32123*/         OPC_RecordChild7, // #6 = $da
/*32124*/         OPC_MoveChild, 8,
/*32126*/         OPC_RecordNode, // #7 = $glc
/*32127*/         OPC_MoveParent,
/*32128*/         OPC_MoveChild, 9,
/*32130*/         OPC_RecordNode, // #8 = $slc
/*32131*/         OPC_MoveParent,
/*32132*/         OPC_MoveChild, 10,
/*32134*/         OPC_RecordNode, // #9 = $tfe
/*32135*/         OPC_MoveParent,
/*32136*/         OPC_MoveChild, 11,
/*32138*/         OPC_RecordNode, // #10 = $lwe
/*32139*/         OPC_MoveParent,
/*32140*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32142*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32145*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32148*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32151*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32154*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32157*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32160*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32163*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32166*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32184*/       /*Scope*/ 68, /*->32253*/
/*32185*/         OPC_CheckChild1Type, MVT::v2i32,
/*32187*/         OPC_RecordChild2, // #1 = $rsrc
/*32188*/         OPC_RecordChild3, // #2 = $sampler
/*32189*/         OPC_RecordChild4, // #3 = $dmask
/*32190*/         OPC_RecordChild5, // #4 = $unorm
/*32191*/         OPC_RecordChild6, // #5 = $r128
/*32192*/         OPC_RecordChild7, // #6 = $da
/*32193*/         OPC_MoveChild, 8,
/*32195*/         OPC_RecordNode, // #7 = $glc
/*32196*/         OPC_MoveParent,
/*32197*/         OPC_MoveChild, 9,
/*32199*/         OPC_RecordNode, // #8 = $slc
/*32200*/         OPC_MoveParent,
/*32201*/         OPC_MoveChild, 10,
/*32203*/         OPC_RecordNode, // #9 = $tfe
/*32204*/         OPC_MoveParent,
/*32205*/         OPC_MoveChild, 11,
/*32207*/         OPC_RecordNode, // #10 = $lwe
/*32208*/         OPC_MoveParent,
/*32209*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32211*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32214*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32217*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32220*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32223*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32226*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32229*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32232*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32235*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32253*/       /*Scope*/ 68, /*->32322*/
/*32254*/         OPC_CheckChild1Type, MVT::v4i32,
/*32256*/         OPC_RecordChild2, // #1 = $rsrc
/*32257*/         OPC_RecordChild3, // #2 = $sampler
/*32258*/         OPC_RecordChild4, // #3 = $dmask
/*32259*/         OPC_RecordChild5, // #4 = $unorm
/*32260*/         OPC_RecordChild6, // #5 = $r128
/*32261*/         OPC_RecordChild7, // #6 = $da
/*32262*/         OPC_MoveChild, 8,
/*32264*/         OPC_RecordNode, // #7 = $glc
/*32265*/         OPC_MoveParent,
/*32266*/         OPC_MoveChild, 9,
/*32268*/         OPC_RecordNode, // #8 = $slc
/*32269*/         OPC_MoveParent,
/*32270*/         OPC_MoveChild, 10,
/*32272*/         OPC_RecordNode, // #9 = $tfe
/*32273*/         OPC_MoveParent,
/*32274*/         OPC_MoveChild, 11,
/*32276*/         OPC_RecordNode, // #10 = $lwe
/*32277*/         OPC_MoveParent,
/*32278*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32280*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32283*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32286*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32289*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32292*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32295*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32298*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32301*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32304*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32322*/       /*Scope*/ 68, /*->32391*/
/*32323*/         OPC_CheckChild1Type, MVT::v8i32,
/*32325*/         OPC_RecordChild2, // #1 = $rsrc
/*32326*/         OPC_RecordChild3, // #2 = $sampler
/*32327*/         OPC_RecordChild4, // #3 = $dmask
/*32328*/         OPC_RecordChild5, // #4 = $unorm
/*32329*/         OPC_RecordChild6, // #5 = $r128
/*32330*/         OPC_RecordChild7, // #6 = $da
/*32331*/         OPC_MoveChild, 8,
/*32333*/         OPC_RecordNode, // #7 = $glc
/*32334*/         OPC_MoveParent,
/*32335*/         OPC_MoveChild, 9,
/*32337*/         OPC_RecordNode, // #8 = $slc
/*32338*/         OPC_MoveParent,
/*32339*/         OPC_MoveChild, 10,
/*32341*/         OPC_RecordNode, // #9 = $tfe
/*32342*/         OPC_MoveParent,
/*32343*/         OPC_MoveChild, 11,
/*32345*/         OPC_RecordNode, // #10 = $lwe
/*32346*/         OPC_MoveParent,
/*32347*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32349*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32352*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32355*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32358*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32361*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32364*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32367*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32370*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32373*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32391*/       /*Scope*/ 68, /*->32460*/
/*32392*/         OPC_CheckChild1Type, MVT::v16i32,
/*32394*/         OPC_RecordChild2, // #1 = $rsrc
/*32395*/         OPC_RecordChild3, // #2 = $sampler
/*32396*/         OPC_RecordChild4, // #3 = $dmask
/*32397*/         OPC_RecordChild5, // #4 = $unorm
/*32398*/         OPC_RecordChild6, // #5 = $r128
/*32399*/         OPC_RecordChild7, // #6 = $da
/*32400*/         OPC_MoveChild, 8,
/*32402*/         OPC_RecordNode, // #7 = $glc
/*32403*/         OPC_MoveParent,
/*32404*/         OPC_MoveChild, 9,
/*32406*/         OPC_RecordNode, // #8 = $slc
/*32407*/         OPC_MoveParent,
/*32408*/         OPC_MoveChild, 10,
/*32410*/         OPC_RecordNode, // #9 = $tfe
/*32411*/         OPC_MoveParent,
/*32412*/         OPC_MoveChild, 11,
/*32414*/         OPC_RecordNode, // #10 = $lwe
/*32415*/         OPC_MoveParent,
/*32416*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32418*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32421*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32424*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32427*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32430*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32433*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32436*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32439*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32442*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6091:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32460*/       0, /*End of Scope*/
/*32461*/     /*Scope*/ 95|128,2/*351*/, /*->32814*/
/*32463*/       OPC_CheckChild0Integer, 79|128,47/*6095*/, 
/*32466*/       OPC_RecordChild1, // #0 = $addr
/*32467*/       OPC_Scope, 68, /*->32537*/ // 5 children in Scope
/*32469*/         OPC_CheckChild1Type, MVT::i32,
/*32471*/         OPC_RecordChild2, // #1 = $rsrc
/*32472*/         OPC_RecordChild3, // #2 = $sampler
/*32473*/         OPC_RecordChild4, // #3 = $dmask
/*32474*/         OPC_RecordChild5, // #4 = $unorm
/*32475*/         OPC_RecordChild6, // #5 = $r128
/*32476*/         OPC_RecordChild7, // #6 = $da
/*32477*/         OPC_MoveChild, 8,
/*32479*/         OPC_RecordNode, // #7 = $glc
/*32480*/         OPC_MoveParent,
/*32481*/         OPC_MoveChild, 9,
/*32483*/         OPC_RecordNode, // #8 = $slc
/*32484*/         OPC_MoveParent,
/*32485*/         OPC_MoveChild, 10,
/*32487*/         OPC_RecordNode, // #9 = $tfe
/*32488*/         OPC_MoveParent,
/*32489*/         OPC_MoveChild, 11,
/*32491*/         OPC_RecordNode, // #10 = $lwe
/*32492*/         OPC_MoveParent,
/*32493*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32495*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32498*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32501*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32504*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32507*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32510*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32513*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32516*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32519*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32537*/       /*Scope*/ 68, /*->32606*/
/*32538*/         OPC_CheckChild1Type, MVT::v2i32,
/*32540*/         OPC_RecordChild2, // #1 = $rsrc
/*32541*/         OPC_RecordChild3, // #2 = $sampler
/*32542*/         OPC_RecordChild4, // #3 = $dmask
/*32543*/         OPC_RecordChild5, // #4 = $unorm
/*32544*/         OPC_RecordChild6, // #5 = $r128
/*32545*/         OPC_RecordChild7, // #6 = $da
/*32546*/         OPC_MoveChild, 8,
/*32548*/         OPC_RecordNode, // #7 = $glc
/*32549*/         OPC_MoveParent,
/*32550*/         OPC_MoveChild, 9,
/*32552*/         OPC_RecordNode, // #8 = $slc
/*32553*/         OPC_MoveParent,
/*32554*/         OPC_MoveChild, 10,
/*32556*/         OPC_RecordNode, // #9 = $tfe
/*32557*/         OPC_MoveParent,
/*32558*/         OPC_MoveChild, 11,
/*32560*/         OPC_RecordNode, // #10 = $lwe
/*32561*/         OPC_MoveParent,
/*32562*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32564*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32567*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32570*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32573*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32576*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32579*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32582*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32585*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32588*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32606*/       /*Scope*/ 68, /*->32675*/
/*32607*/         OPC_CheckChild1Type, MVT::v4i32,
/*32609*/         OPC_RecordChild2, // #1 = $rsrc
/*32610*/         OPC_RecordChild3, // #2 = $sampler
/*32611*/         OPC_RecordChild4, // #3 = $dmask
/*32612*/         OPC_RecordChild5, // #4 = $unorm
/*32613*/         OPC_RecordChild6, // #5 = $r128
/*32614*/         OPC_RecordChild7, // #6 = $da
/*32615*/         OPC_MoveChild, 8,
/*32617*/         OPC_RecordNode, // #7 = $glc
/*32618*/         OPC_MoveParent,
/*32619*/         OPC_MoveChild, 9,
/*32621*/         OPC_RecordNode, // #8 = $slc
/*32622*/         OPC_MoveParent,
/*32623*/         OPC_MoveChild, 10,
/*32625*/         OPC_RecordNode, // #9 = $tfe
/*32626*/         OPC_MoveParent,
/*32627*/         OPC_MoveChild, 11,
/*32629*/         OPC_RecordNode, // #10 = $lwe
/*32630*/         OPC_MoveParent,
/*32631*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32633*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32636*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32639*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32642*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32645*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32648*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32651*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32654*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32657*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32675*/       /*Scope*/ 68, /*->32744*/
/*32676*/         OPC_CheckChild1Type, MVT::v8i32,
/*32678*/         OPC_RecordChild2, // #1 = $rsrc
/*32679*/         OPC_RecordChild3, // #2 = $sampler
/*32680*/         OPC_RecordChild4, // #3 = $dmask
/*32681*/         OPC_RecordChild5, // #4 = $unorm
/*32682*/         OPC_RecordChild6, // #5 = $r128
/*32683*/         OPC_RecordChild7, // #6 = $da
/*32684*/         OPC_MoveChild, 8,
/*32686*/         OPC_RecordNode, // #7 = $glc
/*32687*/         OPC_MoveParent,
/*32688*/         OPC_MoveChild, 9,
/*32690*/         OPC_RecordNode, // #8 = $slc
/*32691*/         OPC_MoveParent,
/*32692*/         OPC_MoveChild, 10,
/*32694*/         OPC_RecordNode, // #9 = $tfe
/*32695*/         OPC_MoveParent,
/*32696*/         OPC_MoveChild, 11,
/*32698*/         OPC_RecordNode, // #10 = $lwe
/*32699*/         OPC_MoveParent,
/*32700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32702*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32705*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32708*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32711*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32714*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32717*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32720*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32723*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32726*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32744*/       /*Scope*/ 68, /*->32813*/
/*32745*/         OPC_CheckChild1Type, MVT::v16i32,
/*32747*/         OPC_RecordChild2, // #1 = $rsrc
/*32748*/         OPC_RecordChild3, // #2 = $sampler
/*32749*/         OPC_RecordChild4, // #3 = $dmask
/*32750*/         OPC_RecordChild5, // #4 = $unorm
/*32751*/         OPC_RecordChild6, // #5 = $r128
/*32752*/         OPC_RecordChild7, // #6 = $da
/*32753*/         OPC_MoveChild, 8,
/*32755*/         OPC_RecordNode, // #7 = $glc
/*32756*/         OPC_MoveParent,
/*32757*/         OPC_MoveChild, 9,
/*32759*/         OPC_RecordNode, // #8 = $slc
/*32760*/         OPC_MoveParent,
/*32761*/         OPC_MoveChild, 10,
/*32763*/         OPC_RecordNode, // #9 = $tfe
/*32764*/         OPC_MoveParent,
/*32765*/         OPC_MoveChild, 11,
/*32767*/         OPC_RecordNode, // #10 = $lwe
/*32768*/         OPC_MoveParent,
/*32769*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32771*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32774*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32777*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32780*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32783*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32786*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32789*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32792*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32795*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6095:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32813*/       0, /*End of Scope*/
/*32814*/     /*Scope*/ 95|128,2/*351*/, /*->33167*/
/*32816*/       OPC_CheckChild0Integer, 78|128,47/*6094*/, 
/*32819*/       OPC_RecordChild1, // #0 = $addr
/*32820*/       OPC_Scope, 68, /*->32890*/ // 5 children in Scope
/*32822*/         OPC_CheckChild1Type, MVT::i32,
/*32824*/         OPC_RecordChild2, // #1 = $rsrc
/*32825*/         OPC_RecordChild3, // #2 = $sampler
/*32826*/         OPC_RecordChild4, // #3 = $dmask
/*32827*/         OPC_RecordChild5, // #4 = $unorm
/*32828*/         OPC_RecordChild6, // #5 = $r128
/*32829*/         OPC_RecordChild7, // #6 = $da
/*32830*/         OPC_MoveChild, 8,
/*32832*/         OPC_RecordNode, // #7 = $glc
/*32833*/         OPC_MoveParent,
/*32834*/         OPC_MoveChild, 9,
/*32836*/         OPC_RecordNode, // #8 = $slc
/*32837*/         OPC_MoveParent,
/*32838*/         OPC_MoveChild, 10,
/*32840*/         OPC_RecordNode, // #9 = $tfe
/*32841*/         OPC_MoveParent,
/*32842*/         OPC_MoveChild, 11,
/*32844*/         OPC_RecordNode, // #10 = $lwe
/*32845*/         OPC_MoveParent,
/*32846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32848*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32851*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32854*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32857*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32860*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32863*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32866*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32869*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32890*/       /*Scope*/ 68, /*->32959*/
/*32891*/         OPC_CheckChild1Type, MVT::v2i32,
/*32893*/         OPC_RecordChild2, // #1 = $rsrc
/*32894*/         OPC_RecordChild3, // #2 = $sampler
/*32895*/         OPC_RecordChild4, // #3 = $dmask
/*32896*/         OPC_RecordChild5, // #4 = $unorm
/*32897*/         OPC_RecordChild6, // #5 = $r128
/*32898*/         OPC_RecordChild7, // #6 = $da
/*32899*/         OPC_MoveChild, 8,
/*32901*/         OPC_RecordNode, // #7 = $glc
/*32902*/         OPC_MoveParent,
/*32903*/         OPC_MoveChild, 9,
/*32905*/         OPC_RecordNode, // #8 = $slc
/*32906*/         OPC_MoveParent,
/*32907*/         OPC_MoveChild, 10,
/*32909*/         OPC_RecordNode, // #9 = $tfe
/*32910*/         OPC_MoveParent,
/*32911*/         OPC_MoveChild, 11,
/*32913*/         OPC_RecordNode, // #10 = $lwe
/*32914*/         OPC_MoveParent,
/*32915*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32917*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32920*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32923*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32926*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32929*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*32932*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*32935*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*32938*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*32941*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*32959*/       /*Scope*/ 68, /*->33028*/
/*32960*/         OPC_CheckChild1Type, MVT::v4i32,
/*32962*/         OPC_RecordChild2, // #1 = $rsrc
/*32963*/         OPC_RecordChild3, // #2 = $sampler
/*32964*/         OPC_RecordChild4, // #3 = $dmask
/*32965*/         OPC_RecordChild5, // #4 = $unorm
/*32966*/         OPC_RecordChild6, // #5 = $r128
/*32967*/         OPC_RecordChild7, // #6 = $da
/*32968*/         OPC_MoveChild, 8,
/*32970*/         OPC_RecordNode, // #7 = $glc
/*32971*/         OPC_MoveParent,
/*32972*/         OPC_MoveChild, 9,
/*32974*/         OPC_RecordNode, // #8 = $slc
/*32975*/         OPC_MoveParent,
/*32976*/         OPC_MoveChild, 10,
/*32978*/         OPC_RecordNode, // #9 = $tfe
/*32979*/         OPC_MoveParent,
/*32980*/         OPC_MoveChild, 11,
/*32982*/         OPC_RecordNode, // #10 = $lwe
/*32983*/         OPC_MoveParent,
/*32984*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*32986*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*32989*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*32992*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*32995*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*32998*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33001*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33004*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33007*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33010*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33028*/       /*Scope*/ 68, /*->33097*/
/*33029*/         OPC_CheckChild1Type, MVT::v8i32,
/*33031*/         OPC_RecordChild2, // #1 = $rsrc
/*33032*/         OPC_RecordChild3, // #2 = $sampler
/*33033*/         OPC_RecordChild4, // #3 = $dmask
/*33034*/         OPC_RecordChild5, // #4 = $unorm
/*33035*/         OPC_RecordChild6, // #5 = $r128
/*33036*/         OPC_RecordChild7, // #6 = $da
/*33037*/         OPC_MoveChild, 8,
/*33039*/         OPC_RecordNode, // #7 = $glc
/*33040*/         OPC_MoveParent,
/*33041*/         OPC_MoveChild, 9,
/*33043*/         OPC_RecordNode, // #8 = $slc
/*33044*/         OPC_MoveParent,
/*33045*/         OPC_MoveChild, 10,
/*33047*/         OPC_RecordNode, // #9 = $tfe
/*33048*/         OPC_MoveParent,
/*33049*/         OPC_MoveChild, 11,
/*33051*/         OPC_RecordNode, // #10 = $lwe
/*33052*/         OPC_MoveParent,
/*33053*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33055*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33058*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33061*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33064*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33067*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33070*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33073*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33076*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33079*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33097*/       /*Scope*/ 68, /*->33166*/
/*33098*/         OPC_CheckChild1Type, MVT::v16i32,
/*33100*/         OPC_RecordChild2, // #1 = $rsrc
/*33101*/         OPC_RecordChild3, // #2 = $sampler
/*33102*/         OPC_RecordChild4, // #3 = $dmask
/*33103*/         OPC_RecordChild5, // #4 = $unorm
/*33104*/         OPC_RecordChild6, // #5 = $r128
/*33105*/         OPC_RecordChild7, // #6 = $da
/*33106*/         OPC_MoveChild, 8,
/*33108*/         OPC_RecordNode, // #7 = $glc
/*33109*/         OPC_MoveParent,
/*33110*/         OPC_MoveChild, 9,
/*33112*/         OPC_RecordNode, // #8 = $slc
/*33113*/         OPC_MoveParent,
/*33114*/         OPC_MoveChild, 10,
/*33116*/         OPC_RecordNode, // #9 = $tfe
/*33117*/         OPC_MoveParent,
/*33118*/         OPC_MoveChild, 11,
/*33120*/         OPC_RecordNode, // #10 = $lwe
/*33121*/         OPC_MoveParent,
/*33122*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33124*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33127*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33130*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33133*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33136*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33139*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33142*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33145*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33148*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6094:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33166*/       0, /*End of Scope*/
/*33167*/     /*Scope*/ 95|128,2/*351*/, /*->33520*/
/*33169*/       OPC_CheckChild0Integer, 81|128,47/*6097*/, 
/*33172*/       OPC_RecordChild1, // #0 = $addr
/*33173*/       OPC_Scope, 68, /*->33243*/ // 5 children in Scope
/*33175*/         OPC_CheckChild1Type, MVT::i32,
/*33177*/         OPC_RecordChild2, // #1 = $rsrc
/*33178*/         OPC_RecordChild3, // #2 = $sampler
/*33179*/         OPC_RecordChild4, // #3 = $dmask
/*33180*/         OPC_RecordChild5, // #4 = $unorm
/*33181*/         OPC_RecordChild6, // #5 = $r128
/*33182*/         OPC_RecordChild7, // #6 = $da
/*33183*/         OPC_MoveChild, 8,
/*33185*/         OPC_RecordNode, // #7 = $glc
/*33186*/         OPC_MoveParent,
/*33187*/         OPC_MoveChild, 9,
/*33189*/         OPC_RecordNode, // #8 = $slc
/*33190*/         OPC_MoveParent,
/*33191*/         OPC_MoveChild, 10,
/*33193*/         OPC_RecordNode, // #9 = $tfe
/*33194*/         OPC_MoveParent,
/*33195*/         OPC_MoveChild, 11,
/*33197*/         OPC_RecordNode, // #10 = $lwe
/*33198*/         OPC_MoveParent,
/*33199*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33201*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33204*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33207*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33210*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33213*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33216*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33219*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33222*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33225*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33243*/       /*Scope*/ 68, /*->33312*/
/*33244*/         OPC_CheckChild1Type, MVT::v2i32,
/*33246*/         OPC_RecordChild2, // #1 = $rsrc
/*33247*/         OPC_RecordChild3, // #2 = $sampler
/*33248*/         OPC_RecordChild4, // #3 = $dmask
/*33249*/         OPC_RecordChild5, // #4 = $unorm
/*33250*/         OPC_RecordChild6, // #5 = $r128
/*33251*/         OPC_RecordChild7, // #6 = $da
/*33252*/         OPC_MoveChild, 8,
/*33254*/         OPC_RecordNode, // #7 = $glc
/*33255*/         OPC_MoveParent,
/*33256*/         OPC_MoveChild, 9,
/*33258*/         OPC_RecordNode, // #8 = $slc
/*33259*/         OPC_MoveParent,
/*33260*/         OPC_MoveChild, 10,
/*33262*/         OPC_RecordNode, // #9 = $tfe
/*33263*/         OPC_MoveParent,
/*33264*/         OPC_MoveChild, 11,
/*33266*/         OPC_RecordNode, // #10 = $lwe
/*33267*/         OPC_MoveParent,
/*33268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33270*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33273*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33276*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33279*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33282*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33285*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33288*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33291*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33294*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33312*/       /*Scope*/ 68, /*->33381*/
/*33313*/         OPC_CheckChild1Type, MVT::v4i32,
/*33315*/         OPC_RecordChild2, // #1 = $rsrc
/*33316*/         OPC_RecordChild3, // #2 = $sampler
/*33317*/         OPC_RecordChild4, // #3 = $dmask
/*33318*/         OPC_RecordChild5, // #4 = $unorm
/*33319*/         OPC_RecordChild6, // #5 = $r128
/*33320*/         OPC_RecordChild7, // #6 = $da
/*33321*/         OPC_MoveChild, 8,
/*33323*/         OPC_RecordNode, // #7 = $glc
/*33324*/         OPC_MoveParent,
/*33325*/         OPC_MoveChild, 9,
/*33327*/         OPC_RecordNode, // #8 = $slc
/*33328*/         OPC_MoveParent,
/*33329*/         OPC_MoveChild, 10,
/*33331*/         OPC_RecordNode, // #9 = $tfe
/*33332*/         OPC_MoveParent,
/*33333*/         OPC_MoveChild, 11,
/*33335*/         OPC_RecordNode, // #10 = $lwe
/*33336*/         OPC_MoveParent,
/*33337*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33339*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33342*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33345*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33348*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33351*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33354*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33357*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33360*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33363*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33381*/       /*Scope*/ 68, /*->33450*/
/*33382*/         OPC_CheckChild1Type, MVT::v8i32,
/*33384*/         OPC_RecordChild2, // #1 = $rsrc
/*33385*/         OPC_RecordChild3, // #2 = $sampler
/*33386*/         OPC_RecordChild4, // #3 = $dmask
/*33387*/         OPC_RecordChild5, // #4 = $unorm
/*33388*/         OPC_RecordChild6, // #5 = $r128
/*33389*/         OPC_RecordChild7, // #6 = $da
/*33390*/         OPC_MoveChild, 8,
/*33392*/         OPC_RecordNode, // #7 = $glc
/*33393*/         OPC_MoveParent,
/*33394*/         OPC_MoveChild, 9,
/*33396*/         OPC_RecordNode, // #8 = $slc
/*33397*/         OPC_MoveParent,
/*33398*/         OPC_MoveChild, 10,
/*33400*/         OPC_RecordNode, // #9 = $tfe
/*33401*/         OPC_MoveParent,
/*33402*/         OPC_MoveChild, 11,
/*33404*/         OPC_RecordNode, // #10 = $lwe
/*33405*/         OPC_MoveParent,
/*33406*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33408*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33411*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33414*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33417*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33420*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33423*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33426*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33429*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33432*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33450*/       /*Scope*/ 68, /*->33519*/
/*33451*/         OPC_CheckChild1Type, MVT::v16i32,
/*33453*/         OPC_RecordChild2, // #1 = $rsrc
/*33454*/         OPC_RecordChild3, // #2 = $sampler
/*33455*/         OPC_RecordChild4, // #3 = $dmask
/*33456*/         OPC_RecordChild5, // #4 = $unorm
/*33457*/         OPC_RecordChild6, // #5 = $r128
/*33458*/         OPC_RecordChild7, // #6 = $da
/*33459*/         OPC_MoveChild, 8,
/*33461*/         OPC_RecordNode, // #7 = $glc
/*33462*/         OPC_MoveParent,
/*33463*/         OPC_MoveChild, 9,
/*33465*/         OPC_RecordNode, // #8 = $slc
/*33466*/         OPC_MoveParent,
/*33467*/         OPC_MoveChild, 10,
/*33469*/         OPC_RecordNode, // #9 = $tfe
/*33470*/         OPC_MoveParent,
/*33471*/         OPC_MoveChild, 11,
/*33473*/         OPC_RecordNode, // #10 = $lwe
/*33474*/         OPC_MoveParent,
/*33475*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33477*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33480*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33483*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33486*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33489*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33492*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33495*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33498*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33501*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6097:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33519*/       0, /*End of Scope*/
/*33520*/     /*Scope*/ 95|128,2/*351*/, /*->33873*/
/*33522*/       OPC_CheckChild0Integer, 49|128,47/*6065*/, 
/*33525*/       OPC_RecordChild1, // #0 = $addr
/*33526*/       OPC_Scope, 68, /*->33596*/ // 5 children in Scope
/*33528*/         OPC_CheckChild1Type, MVT::i32,
/*33530*/         OPC_RecordChild2, // #1 = $rsrc
/*33531*/         OPC_RecordChild3, // #2 = $sampler
/*33532*/         OPC_RecordChild4, // #3 = $dmask
/*33533*/         OPC_RecordChild5, // #4 = $unorm
/*33534*/         OPC_RecordChild6, // #5 = $r128
/*33535*/         OPC_RecordChild7, // #6 = $da
/*33536*/         OPC_MoveChild, 8,
/*33538*/         OPC_RecordNode, // #7 = $glc
/*33539*/         OPC_MoveParent,
/*33540*/         OPC_MoveChild, 9,
/*33542*/         OPC_RecordNode, // #8 = $slc
/*33543*/         OPC_MoveParent,
/*33544*/         OPC_MoveChild, 10,
/*33546*/         OPC_RecordNode, // #9 = $tfe
/*33547*/         OPC_MoveParent,
/*33548*/         OPC_MoveChild, 11,
/*33550*/         OPC_RecordNode, // #10 = $lwe
/*33551*/         OPC_MoveParent,
/*33552*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33554*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33557*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33560*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33563*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33566*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33569*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33572*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33575*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33578*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33596*/       /*Scope*/ 68, /*->33665*/
/*33597*/         OPC_CheckChild1Type, MVT::v2i32,
/*33599*/         OPC_RecordChild2, // #1 = $rsrc
/*33600*/         OPC_RecordChild3, // #2 = $sampler
/*33601*/         OPC_RecordChild4, // #3 = $dmask
/*33602*/         OPC_RecordChild5, // #4 = $unorm
/*33603*/         OPC_RecordChild6, // #5 = $r128
/*33604*/         OPC_RecordChild7, // #6 = $da
/*33605*/         OPC_MoveChild, 8,
/*33607*/         OPC_RecordNode, // #7 = $glc
/*33608*/         OPC_MoveParent,
/*33609*/         OPC_MoveChild, 9,
/*33611*/         OPC_RecordNode, // #8 = $slc
/*33612*/         OPC_MoveParent,
/*33613*/         OPC_MoveChild, 10,
/*33615*/         OPC_RecordNode, // #9 = $tfe
/*33616*/         OPC_MoveParent,
/*33617*/         OPC_MoveChild, 11,
/*33619*/         OPC_RecordNode, // #10 = $lwe
/*33620*/         OPC_MoveParent,
/*33621*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33623*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33626*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33629*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33632*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33635*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33638*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33641*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33644*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33647*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33665*/       /*Scope*/ 68, /*->33734*/
/*33666*/         OPC_CheckChild1Type, MVT::v4i32,
/*33668*/         OPC_RecordChild2, // #1 = $rsrc
/*33669*/         OPC_RecordChild3, // #2 = $sampler
/*33670*/         OPC_RecordChild4, // #3 = $dmask
/*33671*/         OPC_RecordChild5, // #4 = $unorm
/*33672*/         OPC_RecordChild6, // #5 = $r128
/*33673*/         OPC_RecordChild7, // #6 = $da
/*33674*/         OPC_MoveChild, 8,
/*33676*/         OPC_RecordNode, // #7 = $glc
/*33677*/         OPC_MoveParent,
/*33678*/         OPC_MoveChild, 9,
/*33680*/         OPC_RecordNode, // #8 = $slc
/*33681*/         OPC_MoveParent,
/*33682*/         OPC_MoveChild, 10,
/*33684*/         OPC_RecordNode, // #9 = $tfe
/*33685*/         OPC_MoveParent,
/*33686*/         OPC_MoveChild, 11,
/*33688*/         OPC_RecordNode, // #10 = $lwe
/*33689*/         OPC_MoveParent,
/*33690*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33692*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33695*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33698*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33701*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33704*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33707*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33710*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33713*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33716*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33734*/       /*Scope*/ 68, /*->33803*/
/*33735*/         OPC_CheckChild1Type, MVT::v8i32,
/*33737*/         OPC_RecordChild2, // #1 = $rsrc
/*33738*/         OPC_RecordChild3, // #2 = $sampler
/*33739*/         OPC_RecordChild4, // #3 = $dmask
/*33740*/         OPC_RecordChild5, // #4 = $unorm
/*33741*/         OPC_RecordChild6, // #5 = $r128
/*33742*/         OPC_RecordChild7, // #6 = $da
/*33743*/         OPC_MoveChild, 8,
/*33745*/         OPC_RecordNode, // #7 = $glc
/*33746*/         OPC_MoveParent,
/*33747*/         OPC_MoveChild, 9,
/*33749*/         OPC_RecordNode, // #8 = $slc
/*33750*/         OPC_MoveParent,
/*33751*/         OPC_MoveChild, 10,
/*33753*/         OPC_RecordNode, // #9 = $tfe
/*33754*/         OPC_MoveParent,
/*33755*/         OPC_MoveChild, 11,
/*33757*/         OPC_RecordNode, // #10 = $lwe
/*33758*/         OPC_MoveParent,
/*33759*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33761*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33764*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33767*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33770*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33773*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33776*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33779*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33782*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33785*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33803*/       /*Scope*/ 68, /*->33872*/
/*33804*/         OPC_CheckChild1Type, MVT::v16i32,
/*33806*/         OPC_RecordChild2, // #1 = $rsrc
/*33807*/         OPC_RecordChild3, // #2 = $sampler
/*33808*/         OPC_RecordChild4, // #3 = $dmask
/*33809*/         OPC_RecordChild5, // #4 = $unorm
/*33810*/         OPC_RecordChild6, // #5 = $r128
/*33811*/         OPC_RecordChild7, // #6 = $da
/*33812*/         OPC_MoveChild, 8,
/*33814*/         OPC_RecordNode, // #7 = $glc
/*33815*/         OPC_MoveParent,
/*33816*/         OPC_MoveChild, 9,
/*33818*/         OPC_RecordNode, // #8 = $slc
/*33819*/         OPC_MoveParent,
/*33820*/         OPC_MoveChild, 10,
/*33822*/         OPC_RecordNode, // #9 = $tfe
/*33823*/         OPC_MoveParent,
/*33824*/         OPC_MoveChild, 11,
/*33826*/         OPC_RecordNode, // #10 = $lwe
/*33827*/         OPC_MoveParent,
/*33828*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33830*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33833*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33836*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33839*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33842*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33845*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33848*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33851*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33854*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6065:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33872*/       0, /*End of Scope*/
/*33873*/     /*Scope*/ 95|128,2/*351*/, /*->34226*/
/*33875*/       OPC_CheckChild0Integer, 48|128,47/*6064*/, 
/*33878*/       OPC_RecordChild1, // #0 = $addr
/*33879*/       OPC_Scope, 68, /*->33949*/ // 5 children in Scope
/*33881*/         OPC_CheckChild1Type, MVT::i32,
/*33883*/         OPC_RecordChild2, // #1 = $rsrc
/*33884*/         OPC_RecordChild3, // #2 = $sampler
/*33885*/         OPC_RecordChild4, // #3 = $dmask
/*33886*/         OPC_RecordChild5, // #4 = $unorm
/*33887*/         OPC_RecordChild6, // #5 = $r128
/*33888*/         OPC_RecordChild7, // #6 = $da
/*33889*/         OPC_MoveChild, 8,
/*33891*/         OPC_RecordNode, // #7 = $glc
/*33892*/         OPC_MoveParent,
/*33893*/         OPC_MoveChild, 9,
/*33895*/         OPC_RecordNode, // #8 = $slc
/*33896*/         OPC_MoveParent,
/*33897*/         OPC_MoveChild, 10,
/*33899*/         OPC_RecordNode, // #9 = $tfe
/*33900*/         OPC_MoveParent,
/*33901*/         OPC_MoveChild, 11,
/*33903*/         OPC_RecordNode, // #10 = $lwe
/*33904*/         OPC_MoveParent,
/*33905*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33907*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33910*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33913*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33916*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33919*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33922*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33925*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33928*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*33931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*33949*/       /*Scope*/ 68, /*->34018*/
/*33950*/         OPC_CheckChild1Type, MVT::v2i32,
/*33952*/         OPC_RecordChild2, // #1 = $rsrc
/*33953*/         OPC_RecordChild3, // #2 = $sampler
/*33954*/         OPC_RecordChild4, // #3 = $dmask
/*33955*/         OPC_RecordChild5, // #4 = $unorm
/*33956*/         OPC_RecordChild6, // #5 = $r128
/*33957*/         OPC_RecordChild7, // #6 = $da
/*33958*/         OPC_MoveChild, 8,
/*33960*/         OPC_RecordNode, // #7 = $glc
/*33961*/         OPC_MoveParent,
/*33962*/         OPC_MoveChild, 9,
/*33964*/         OPC_RecordNode, // #8 = $slc
/*33965*/         OPC_MoveParent,
/*33966*/         OPC_MoveChild, 10,
/*33968*/         OPC_RecordNode, // #9 = $tfe
/*33969*/         OPC_MoveParent,
/*33970*/         OPC_MoveChild, 11,
/*33972*/         OPC_RecordNode, // #10 = $lwe
/*33973*/         OPC_MoveParent,
/*33974*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*33976*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*33979*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*33982*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*33985*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*33988*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*33991*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*33994*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*33997*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34000*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34018*/       /*Scope*/ 68, /*->34087*/
/*34019*/         OPC_CheckChild1Type, MVT::v4i32,
/*34021*/         OPC_RecordChild2, // #1 = $rsrc
/*34022*/         OPC_RecordChild3, // #2 = $sampler
/*34023*/         OPC_RecordChild4, // #3 = $dmask
/*34024*/         OPC_RecordChild5, // #4 = $unorm
/*34025*/         OPC_RecordChild6, // #5 = $r128
/*34026*/         OPC_RecordChild7, // #6 = $da
/*34027*/         OPC_MoveChild, 8,
/*34029*/         OPC_RecordNode, // #7 = $glc
/*34030*/         OPC_MoveParent,
/*34031*/         OPC_MoveChild, 9,
/*34033*/         OPC_RecordNode, // #8 = $slc
/*34034*/         OPC_MoveParent,
/*34035*/         OPC_MoveChild, 10,
/*34037*/         OPC_RecordNode, // #9 = $tfe
/*34038*/         OPC_MoveParent,
/*34039*/         OPC_MoveChild, 11,
/*34041*/         OPC_RecordNode, // #10 = $lwe
/*34042*/         OPC_MoveParent,
/*34043*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34045*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34048*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34051*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34054*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34057*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34060*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34063*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34066*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34069*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34087*/       /*Scope*/ 68, /*->34156*/
/*34088*/         OPC_CheckChild1Type, MVT::v8i32,
/*34090*/         OPC_RecordChild2, // #1 = $rsrc
/*34091*/         OPC_RecordChild3, // #2 = $sampler
/*34092*/         OPC_RecordChild4, // #3 = $dmask
/*34093*/         OPC_RecordChild5, // #4 = $unorm
/*34094*/         OPC_RecordChild6, // #5 = $r128
/*34095*/         OPC_RecordChild7, // #6 = $da
/*34096*/         OPC_MoveChild, 8,
/*34098*/         OPC_RecordNode, // #7 = $glc
/*34099*/         OPC_MoveParent,
/*34100*/         OPC_MoveChild, 9,
/*34102*/         OPC_RecordNode, // #8 = $slc
/*34103*/         OPC_MoveParent,
/*34104*/         OPC_MoveChild, 10,
/*34106*/         OPC_RecordNode, // #9 = $tfe
/*34107*/         OPC_MoveParent,
/*34108*/         OPC_MoveChild, 11,
/*34110*/         OPC_RecordNode, // #10 = $lwe
/*34111*/         OPC_MoveParent,
/*34112*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34114*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34117*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34120*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34123*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34126*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34129*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34132*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34135*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34138*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34156*/       /*Scope*/ 68, /*->34225*/
/*34157*/         OPC_CheckChild1Type, MVT::v16i32,
/*34159*/         OPC_RecordChild2, // #1 = $rsrc
/*34160*/         OPC_RecordChild3, // #2 = $sampler
/*34161*/         OPC_RecordChild4, // #3 = $dmask
/*34162*/         OPC_RecordChild5, // #4 = $unorm
/*34163*/         OPC_RecordChild6, // #5 = $r128
/*34164*/         OPC_RecordChild7, // #6 = $da
/*34165*/         OPC_MoveChild, 8,
/*34167*/         OPC_RecordNode, // #7 = $glc
/*34168*/         OPC_MoveParent,
/*34169*/         OPC_MoveChild, 9,
/*34171*/         OPC_RecordNode, // #8 = $slc
/*34172*/         OPC_MoveParent,
/*34173*/         OPC_MoveChild, 10,
/*34175*/         OPC_RecordNode, // #9 = $tfe
/*34176*/         OPC_MoveParent,
/*34177*/         OPC_MoveChild, 11,
/*34179*/         OPC_RecordNode, // #10 = $lwe
/*34180*/         OPC_MoveParent,
/*34181*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34183*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34186*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34189*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34192*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34195*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34198*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34201*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34204*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34207*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6064:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34225*/       0, /*End of Scope*/
/*34226*/     /*Scope*/ 95|128,2/*351*/, /*->34579*/
/*34228*/       OPC_CheckChild0Integer, 83|128,47/*6099*/, 
/*34231*/       OPC_RecordChild1, // #0 = $addr
/*34232*/       OPC_Scope, 68, /*->34302*/ // 5 children in Scope
/*34234*/         OPC_CheckChild1Type, MVT::i32,
/*34236*/         OPC_RecordChild2, // #1 = $rsrc
/*34237*/         OPC_RecordChild3, // #2 = $sampler
/*34238*/         OPC_RecordChild4, // #3 = $dmask
/*34239*/         OPC_RecordChild5, // #4 = $unorm
/*34240*/         OPC_RecordChild6, // #5 = $r128
/*34241*/         OPC_RecordChild7, // #6 = $da
/*34242*/         OPC_MoveChild, 8,
/*34244*/         OPC_RecordNode, // #7 = $glc
/*34245*/         OPC_MoveParent,
/*34246*/         OPC_MoveChild, 9,
/*34248*/         OPC_RecordNode, // #8 = $slc
/*34249*/         OPC_MoveParent,
/*34250*/         OPC_MoveChild, 10,
/*34252*/         OPC_RecordNode, // #9 = $tfe
/*34253*/         OPC_MoveParent,
/*34254*/         OPC_MoveChild, 11,
/*34256*/         OPC_RecordNode, // #10 = $lwe
/*34257*/         OPC_MoveParent,
/*34258*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34260*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34263*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34266*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34269*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34272*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34275*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34278*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34281*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34284*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34302*/       /*Scope*/ 68, /*->34371*/
/*34303*/         OPC_CheckChild1Type, MVT::v2i32,
/*34305*/         OPC_RecordChild2, // #1 = $rsrc
/*34306*/         OPC_RecordChild3, // #2 = $sampler
/*34307*/         OPC_RecordChild4, // #3 = $dmask
/*34308*/         OPC_RecordChild5, // #4 = $unorm
/*34309*/         OPC_RecordChild6, // #5 = $r128
/*34310*/         OPC_RecordChild7, // #6 = $da
/*34311*/         OPC_MoveChild, 8,
/*34313*/         OPC_RecordNode, // #7 = $glc
/*34314*/         OPC_MoveParent,
/*34315*/         OPC_MoveChild, 9,
/*34317*/         OPC_RecordNode, // #8 = $slc
/*34318*/         OPC_MoveParent,
/*34319*/         OPC_MoveChild, 10,
/*34321*/         OPC_RecordNode, // #9 = $tfe
/*34322*/         OPC_MoveParent,
/*34323*/         OPC_MoveChild, 11,
/*34325*/         OPC_RecordNode, // #10 = $lwe
/*34326*/         OPC_MoveParent,
/*34327*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34329*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34332*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34335*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34338*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34341*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34344*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34347*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34350*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34353*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34371*/       /*Scope*/ 68, /*->34440*/
/*34372*/         OPC_CheckChild1Type, MVT::v4i32,
/*34374*/         OPC_RecordChild2, // #1 = $rsrc
/*34375*/         OPC_RecordChild3, // #2 = $sampler
/*34376*/         OPC_RecordChild4, // #3 = $dmask
/*34377*/         OPC_RecordChild5, // #4 = $unorm
/*34378*/         OPC_RecordChild6, // #5 = $r128
/*34379*/         OPC_RecordChild7, // #6 = $da
/*34380*/         OPC_MoveChild, 8,
/*34382*/         OPC_RecordNode, // #7 = $glc
/*34383*/         OPC_MoveParent,
/*34384*/         OPC_MoveChild, 9,
/*34386*/         OPC_RecordNode, // #8 = $slc
/*34387*/         OPC_MoveParent,
/*34388*/         OPC_MoveChild, 10,
/*34390*/         OPC_RecordNode, // #9 = $tfe
/*34391*/         OPC_MoveParent,
/*34392*/         OPC_MoveChild, 11,
/*34394*/         OPC_RecordNode, // #10 = $lwe
/*34395*/         OPC_MoveParent,
/*34396*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34398*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34401*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34404*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34407*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34410*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34413*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34416*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34419*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34422*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34440*/       /*Scope*/ 68, /*->34509*/
/*34441*/         OPC_CheckChild1Type, MVT::v8i32,
/*34443*/         OPC_RecordChild2, // #1 = $rsrc
/*34444*/         OPC_RecordChild3, // #2 = $sampler
/*34445*/         OPC_RecordChild4, // #3 = $dmask
/*34446*/         OPC_RecordChild5, // #4 = $unorm
/*34447*/         OPC_RecordChild6, // #5 = $r128
/*34448*/         OPC_RecordChild7, // #6 = $da
/*34449*/         OPC_MoveChild, 8,
/*34451*/         OPC_RecordNode, // #7 = $glc
/*34452*/         OPC_MoveParent,
/*34453*/         OPC_MoveChild, 9,
/*34455*/         OPC_RecordNode, // #8 = $slc
/*34456*/         OPC_MoveParent,
/*34457*/         OPC_MoveChild, 10,
/*34459*/         OPC_RecordNode, // #9 = $tfe
/*34460*/         OPC_MoveParent,
/*34461*/         OPC_MoveChild, 11,
/*34463*/         OPC_RecordNode, // #10 = $lwe
/*34464*/         OPC_MoveParent,
/*34465*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34467*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34470*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34473*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34476*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34479*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34482*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34485*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34488*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34491*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34509*/       /*Scope*/ 68, /*->34578*/
/*34510*/         OPC_CheckChild1Type, MVT::v16i32,
/*34512*/         OPC_RecordChild2, // #1 = $rsrc
/*34513*/         OPC_RecordChild3, // #2 = $sampler
/*34514*/         OPC_RecordChild4, // #3 = $dmask
/*34515*/         OPC_RecordChild5, // #4 = $unorm
/*34516*/         OPC_RecordChild6, // #5 = $r128
/*34517*/         OPC_RecordChild7, // #6 = $da
/*34518*/         OPC_MoveChild, 8,
/*34520*/         OPC_RecordNode, // #7 = $glc
/*34521*/         OPC_MoveParent,
/*34522*/         OPC_MoveChild, 9,
/*34524*/         OPC_RecordNode, // #8 = $slc
/*34525*/         OPC_MoveParent,
/*34526*/         OPC_MoveChild, 10,
/*34528*/         OPC_RecordNode, // #9 = $tfe
/*34529*/         OPC_MoveParent,
/*34530*/         OPC_MoveChild, 11,
/*34532*/         OPC_RecordNode, // #10 = $lwe
/*34533*/         OPC_MoveParent,
/*34534*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34536*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34539*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34542*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34545*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34548*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34551*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34554*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34557*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34560*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6099:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34578*/       0, /*End of Scope*/
/*34579*/     /*Scope*/ 95|128,2/*351*/, /*->34932*/
/*34581*/       OPC_CheckChild0Integer, 73|128,47/*6089*/, 
/*34584*/       OPC_RecordChild1, // #0 = $addr
/*34585*/       OPC_Scope, 68, /*->34655*/ // 5 children in Scope
/*34587*/         OPC_CheckChild1Type, MVT::i32,
/*34589*/         OPC_RecordChild2, // #1 = $rsrc
/*34590*/         OPC_RecordChild3, // #2 = $sampler
/*34591*/         OPC_RecordChild4, // #3 = $dmask
/*34592*/         OPC_RecordChild5, // #4 = $unorm
/*34593*/         OPC_RecordChild6, // #5 = $r128
/*34594*/         OPC_RecordChild7, // #6 = $da
/*34595*/         OPC_MoveChild, 8,
/*34597*/         OPC_RecordNode, // #7 = $glc
/*34598*/         OPC_MoveParent,
/*34599*/         OPC_MoveChild, 9,
/*34601*/         OPC_RecordNode, // #8 = $slc
/*34602*/         OPC_MoveParent,
/*34603*/         OPC_MoveChild, 10,
/*34605*/         OPC_RecordNode, // #9 = $tfe
/*34606*/         OPC_MoveParent,
/*34607*/         OPC_MoveChild, 11,
/*34609*/         OPC_RecordNode, // #10 = $lwe
/*34610*/         OPC_MoveParent,
/*34611*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34613*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34616*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34619*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34622*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34625*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34628*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34631*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34634*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34637*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34655*/       /*Scope*/ 68, /*->34724*/
/*34656*/         OPC_CheckChild1Type, MVT::v2i32,
/*34658*/         OPC_RecordChild2, // #1 = $rsrc
/*34659*/         OPC_RecordChild3, // #2 = $sampler
/*34660*/         OPC_RecordChild4, // #3 = $dmask
/*34661*/         OPC_RecordChild5, // #4 = $unorm
/*34662*/         OPC_RecordChild6, // #5 = $r128
/*34663*/         OPC_RecordChild7, // #6 = $da
/*34664*/         OPC_MoveChild, 8,
/*34666*/         OPC_RecordNode, // #7 = $glc
/*34667*/         OPC_MoveParent,
/*34668*/         OPC_MoveChild, 9,
/*34670*/         OPC_RecordNode, // #8 = $slc
/*34671*/         OPC_MoveParent,
/*34672*/         OPC_MoveChild, 10,
/*34674*/         OPC_RecordNode, // #9 = $tfe
/*34675*/         OPC_MoveParent,
/*34676*/         OPC_MoveChild, 11,
/*34678*/         OPC_RecordNode, // #10 = $lwe
/*34679*/         OPC_MoveParent,
/*34680*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34682*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34685*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34688*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34691*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34694*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34697*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34700*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34703*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34706*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34724*/       /*Scope*/ 68, /*->34793*/
/*34725*/         OPC_CheckChild1Type, MVT::v4i32,
/*34727*/         OPC_RecordChild2, // #1 = $rsrc
/*34728*/         OPC_RecordChild3, // #2 = $sampler
/*34729*/         OPC_RecordChild4, // #3 = $dmask
/*34730*/         OPC_RecordChild5, // #4 = $unorm
/*34731*/         OPC_RecordChild6, // #5 = $r128
/*34732*/         OPC_RecordChild7, // #6 = $da
/*34733*/         OPC_MoveChild, 8,
/*34735*/         OPC_RecordNode, // #7 = $glc
/*34736*/         OPC_MoveParent,
/*34737*/         OPC_MoveChild, 9,
/*34739*/         OPC_RecordNode, // #8 = $slc
/*34740*/         OPC_MoveParent,
/*34741*/         OPC_MoveChild, 10,
/*34743*/         OPC_RecordNode, // #9 = $tfe
/*34744*/         OPC_MoveParent,
/*34745*/         OPC_MoveChild, 11,
/*34747*/         OPC_RecordNode, // #10 = $lwe
/*34748*/         OPC_MoveParent,
/*34749*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34751*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34754*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34757*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34760*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34763*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34766*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34769*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34772*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34775*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34793*/       /*Scope*/ 68, /*->34862*/
/*34794*/         OPC_CheckChild1Type, MVT::v8i32,
/*34796*/         OPC_RecordChild2, // #1 = $rsrc
/*34797*/         OPC_RecordChild3, // #2 = $sampler
/*34798*/         OPC_RecordChild4, // #3 = $dmask
/*34799*/         OPC_RecordChild5, // #4 = $unorm
/*34800*/         OPC_RecordChild6, // #5 = $r128
/*34801*/         OPC_RecordChild7, // #6 = $da
/*34802*/         OPC_MoveChild, 8,
/*34804*/         OPC_RecordNode, // #7 = $glc
/*34805*/         OPC_MoveParent,
/*34806*/         OPC_MoveChild, 9,
/*34808*/         OPC_RecordNode, // #8 = $slc
/*34809*/         OPC_MoveParent,
/*34810*/         OPC_MoveChild, 10,
/*34812*/         OPC_RecordNode, // #9 = $tfe
/*34813*/         OPC_MoveParent,
/*34814*/         OPC_MoveChild, 11,
/*34816*/         OPC_RecordNode, // #10 = $lwe
/*34817*/         OPC_MoveParent,
/*34818*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34820*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34823*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34826*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34829*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34832*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34835*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34838*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34841*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34862*/       /*Scope*/ 68, /*->34931*/
/*34863*/         OPC_CheckChild1Type, MVT::v16i32,
/*34865*/         OPC_RecordChild2, // #1 = $rsrc
/*34866*/         OPC_RecordChild3, // #2 = $sampler
/*34867*/         OPC_RecordChild4, // #3 = $dmask
/*34868*/         OPC_RecordChild5, // #4 = $unorm
/*34869*/         OPC_RecordChild6, // #5 = $r128
/*34870*/         OPC_RecordChild7, // #6 = $da
/*34871*/         OPC_MoveChild, 8,
/*34873*/         OPC_RecordNode, // #7 = $glc
/*34874*/         OPC_MoveParent,
/*34875*/         OPC_MoveChild, 9,
/*34877*/         OPC_RecordNode, // #8 = $slc
/*34878*/         OPC_MoveParent,
/*34879*/         OPC_MoveChild, 10,
/*34881*/         OPC_RecordNode, // #9 = $tfe
/*34882*/         OPC_MoveParent,
/*34883*/         OPC_MoveChild, 11,
/*34885*/         OPC_RecordNode, // #10 = $lwe
/*34886*/         OPC_MoveParent,
/*34887*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34889*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34892*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34895*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34898*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34901*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34904*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34907*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34910*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34913*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6089:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*34931*/       0, /*End of Scope*/
/*34932*/     /*Scope*/ 95|128,2/*351*/, /*->35285*/
/*34934*/       OPC_CheckChild0Integer, 72|128,47/*6088*/, 
/*34937*/       OPC_RecordChild1, // #0 = $addr
/*34938*/       OPC_Scope, 68, /*->35008*/ // 5 children in Scope
/*34940*/         OPC_CheckChild1Type, MVT::i32,
/*34942*/         OPC_RecordChild2, // #1 = $rsrc
/*34943*/         OPC_RecordChild3, // #2 = $sampler
/*34944*/         OPC_RecordChild4, // #3 = $dmask
/*34945*/         OPC_RecordChild5, // #4 = $unorm
/*34946*/         OPC_RecordChild6, // #5 = $r128
/*34947*/         OPC_RecordChild7, // #6 = $da
/*34948*/         OPC_MoveChild, 8,
/*34950*/         OPC_RecordNode, // #7 = $glc
/*34951*/         OPC_MoveParent,
/*34952*/         OPC_MoveChild, 9,
/*34954*/         OPC_RecordNode, // #8 = $slc
/*34955*/         OPC_MoveParent,
/*34956*/         OPC_MoveChild, 10,
/*34958*/         OPC_RecordNode, // #9 = $tfe
/*34959*/         OPC_MoveParent,
/*34960*/         OPC_MoveChild, 11,
/*34962*/         OPC_RecordNode, // #10 = $lwe
/*34963*/         OPC_MoveParent,
/*34964*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*34966*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*34969*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*34972*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*34975*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*34978*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*34981*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*34984*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*34987*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*34990*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35008*/       /*Scope*/ 68, /*->35077*/
/*35009*/         OPC_CheckChild1Type, MVT::v2i32,
/*35011*/         OPC_RecordChild2, // #1 = $rsrc
/*35012*/         OPC_RecordChild3, // #2 = $sampler
/*35013*/         OPC_RecordChild4, // #3 = $dmask
/*35014*/         OPC_RecordChild5, // #4 = $unorm
/*35015*/         OPC_RecordChild6, // #5 = $r128
/*35016*/         OPC_RecordChild7, // #6 = $da
/*35017*/         OPC_MoveChild, 8,
/*35019*/         OPC_RecordNode, // #7 = $glc
/*35020*/         OPC_MoveParent,
/*35021*/         OPC_MoveChild, 9,
/*35023*/         OPC_RecordNode, // #8 = $slc
/*35024*/         OPC_MoveParent,
/*35025*/         OPC_MoveChild, 10,
/*35027*/         OPC_RecordNode, // #9 = $tfe
/*35028*/         OPC_MoveParent,
/*35029*/         OPC_MoveChild, 11,
/*35031*/         OPC_RecordNode, // #10 = $lwe
/*35032*/         OPC_MoveParent,
/*35033*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35035*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35038*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35041*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35044*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35047*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35050*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35053*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35056*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35059*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35077*/       /*Scope*/ 68, /*->35146*/
/*35078*/         OPC_CheckChild1Type, MVT::v4i32,
/*35080*/         OPC_RecordChild2, // #1 = $rsrc
/*35081*/         OPC_RecordChild3, // #2 = $sampler
/*35082*/         OPC_RecordChild4, // #3 = $dmask
/*35083*/         OPC_RecordChild5, // #4 = $unorm
/*35084*/         OPC_RecordChild6, // #5 = $r128
/*35085*/         OPC_RecordChild7, // #6 = $da
/*35086*/         OPC_MoveChild, 8,
/*35088*/         OPC_RecordNode, // #7 = $glc
/*35089*/         OPC_MoveParent,
/*35090*/         OPC_MoveChild, 9,
/*35092*/         OPC_RecordNode, // #8 = $slc
/*35093*/         OPC_MoveParent,
/*35094*/         OPC_MoveChild, 10,
/*35096*/         OPC_RecordNode, // #9 = $tfe
/*35097*/         OPC_MoveParent,
/*35098*/         OPC_MoveChild, 11,
/*35100*/         OPC_RecordNode, // #10 = $lwe
/*35101*/         OPC_MoveParent,
/*35102*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35104*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35107*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35110*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35113*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35116*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35119*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35122*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35125*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35128*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35146*/       /*Scope*/ 68, /*->35215*/
/*35147*/         OPC_CheckChild1Type, MVT::v8i32,
/*35149*/         OPC_RecordChild2, // #1 = $rsrc
/*35150*/         OPC_RecordChild3, // #2 = $sampler
/*35151*/         OPC_RecordChild4, // #3 = $dmask
/*35152*/         OPC_RecordChild5, // #4 = $unorm
/*35153*/         OPC_RecordChild6, // #5 = $r128
/*35154*/         OPC_RecordChild7, // #6 = $da
/*35155*/         OPC_MoveChild, 8,
/*35157*/         OPC_RecordNode, // #7 = $glc
/*35158*/         OPC_MoveParent,
/*35159*/         OPC_MoveChild, 9,
/*35161*/         OPC_RecordNode, // #8 = $slc
/*35162*/         OPC_MoveParent,
/*35163*/         OPC_MoveChild, 10,
/*35165*/         OPC_RecordNode, // #9 = $tfe
/*35166*/         OPC_MoveParent,
/*35167*/         OPC_MoveChild, 11,
/*35169*/         OPC_RecordNode, // #10 = $lwe
/*35170*/         OPC_MoveParent,
/*35171*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35173*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35176*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35179*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35182*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35185*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35188*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35191*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35194*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35197*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35215*/       /*Scope*/ 68, /*->35284*/
/*35216*/         OPC_CheckChild1Type, MVT::v16i32,
/*35218*/         OPC_RecordChild2, // #1 = $rsrc
/*35219*/         OPC_RecordChild3, // #2 = $sampler
/*35220*/         OPC_RecordChild4, // #3 = $dmask
/*35221*/         OPC_RecordChild5, // #4 = $unorm
/*35222*/         OPC_RecordChild6, // #5 = $r128
/*35223*/         OPC_RecordChild7, // #6 = $da
/*35224*/         OPC_MoveChild, 8,
/*35226*/         OPC_RecordNode, // #7 = $glc
/*35227*/         OPC_MoveParent,
/*35228*/         OPC_MoveChild, 9,
/*35230*/         OPC_RecordNode, // #8 = $slc
/*35231*/         OPC_MoveParent,
/*35232*/         OPC_MoveChild, 10,
/*35234*/         OPC_RecordNode, // #9 = $tfe
/*35235*/         OPC_MoveParent,
/*35236*/         OPC_MoveChild, 11,
/*35238*/         OPC_RecordNode, // #10 = $lwe
/*35239*/         OPC_MoveParent,
/*35240*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35242*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35245*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35248*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35251*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35254*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35257*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35260*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35263*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6088:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35284*/       0, /*End of Scope*/
/*35285*/     /*Scope*/ 95|128,2/*351*/, /*->35638*/
/*35287*/       OPC_CheckChild0Integer, 69|128,47/*6085*/, 
/*35290*/       OPC_RecordChild1, // #0 = $addr
/*35291*/       OPC_Scope, 68, /*->35361*/ // 5 children in Scope
/*35293*/         OPC_CheckChild1Type, MVT::i32,
/*35295*/         OPC_RecordChild2, // #1 = $rsrc
/*35296*/         OPC_RecordChild3, // #2 = $sampler
/*35297*/         OPC_RecordChild4, // #3 = $dmask
/*35298*/         OPC_RecordChild5, // #4 = $unorm
/*35299*/         OPC_RecordChild6, // #5 = $r128
/*35300*/         OPC_RecordChild7, // #6 = $da
/*35301*/         OPC_MoveChild, 8,
/*35303*/         OPC_RecordNode, // #7 = $glc
/*35304*/         OPC_MoveParent,
/*35305*/         OPC_MoveChild, 9,
/*35307*/         OPC_RecordNode, // #8 = $slc
/*35308*/         OPC_MoveParent,
/*35309*/         OPC_MoveChild, 10,
/*35311*/         OPC_RecordNode, // #9 = $tfe
/*35312*/         OPC_MoveParent,
/*35313*/         OPC_MoveChild, 11,
/*35315*/         OPC_RecordNode, // #10 = $lwe
/*35316*/         OPC_MoveParent,
/*35317*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35319*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35322*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35325*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35328*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35331*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35334*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35337*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35340*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35343*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35361*/       /*Scope*/ 68, /*->35430*/
/*35362*/         OPC_CheckChild1Type, MVT::v2i32,
/*35364*/         OPC_RecordChild2, // #1 = $rsrc
/*35365*/         OPC_RecordChild3, // #2 = $sampler
/*35366*/         OPC_RecordChild4, // #3 = $dmask
/*35367*/         OPC_RecordChild5, // #4 = $unorm
/*35368*/         OPC_RecordChild6, // #5 = $r128
/*35369*/         OPC_RecordChild7, // #6 = $da
/*35370*/         OPC_MoveChild, 8,
/*35372*/         OPC_RecordNode, // #7 = $glc
/*35373*/         OPC_MoveParent,
/*35374*/         OPC_MoveChild, 9,
/*35376*/         OPC_RecordNode, // #8 = $slc
/*35377*/         OPC_MoveParent,
/*35378*/         OPC_MoveChild, 10,
/*35380*/         OPC_RecordNode, // #9 = $tfe
/*35381*/         OPC_MoveParent,
/*35382*/         OPC_MoveChild, 11,
/*35384*/         OPC_RecordNode, // #10 = $lwe
/*35385*/         OPC_MoveParent,
/*35386*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35388*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35391*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35394*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35397*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35400*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35403*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35406*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35409*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35412*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35430*/       /*Scope*/ 68, /*->35499*/
/*35431*/         OPC_CheckChild1Type, MVT::v4i32,
/*35433*/         OPC_RecordChild2, // #1 = $rsrc
/*35434*/         OPC_RecordChild3, // #2 = $sampler
/*35435*/         OPC_RecordChild4, // #3 = $dmask
/*35436*/         OPC_RecordChild5, // #4 = $unorm
/*35437*/         OPC_RecordChild6, // #5 = $r128
/*35438*/         OPC_RecordChild7, // #6 = $da
/*35439*/         OPC_MoveChild, 8,
/*35441*/         OPC_RecordNode, // #7 = $glc
/*35442*/         OPC_MoveParent,
/*35443*/         OPC_MoveChild, 9,
/*35445*/         OPC_RecordNode, // #8 = $slc
/*35446*/         OPC_MoveParent,
/*35447*/         OPC_MoveChild, 10,
/*35449*/         OPC_RecordNode, // #9 = $tfe
/*35450*/         OPC_MoveParent,
/*35451*/         OPC_MoveChild, 11,
/*35453*/         OPC_RecordNode, // #10 = $lwe
/*35454*/         OPC_MoveParent,
/*35455*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35457*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35460*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35463*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35466*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35469*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35472*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35475*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35478*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35481*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35499*/       /*Scope*/ 68, /*->35568*/
/*35500*/         OPC_CheckChild1Type, MVT::v8i32,
/*35502*/         OPC_RecordChild2, // #1 = $rsrc
/*35503*/         OPC_RecordChild3, // #2 = $sampler
/*35504*/         OPC_RecordChild4, // #3 = $dmask
/*35505*/         OPC_RecordChild5, // #4 = $unorm
/*35506*/         OPC_RecordChild6, // #5 = $r128
/*35507*/         OPC_RecordChild7, // #6 = $da
/*35508*/         OPC_MoveChild, 8,
/*35510*/         OPC_RecordNode, // #7 = $glc
/*35511*/         OPC_MoveParent,
/*35512*/         OPC_MoveChild, 9,
/*35514*/         OPC_RecordNode, // #8 = $slc
/*35515*/         OPC_MoveParent,
/*35516*/         OPC_MoveChild, 10,
/*35518*/         OPC_RecordNode, // #9 = $tfe
/*35519*/         OPC_MoveParent,
/*35520*/         OPC_MoveChild, 11,
/*35522*/         OPC_RecordNode, // #10 = $lwe
/*35523*/         OPC_MoveParent,
/*35524*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35526*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35529*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35532*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35535*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35538*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35541*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35544*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35547*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35550*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35568*/       /*Scope*/ 68, /*->35637*/
/*35569*/         OPC_CheckChild1Type, MVT::v16i32,
/*35571*/         OPC_RecordChild2, // #1 = $rsrc
/*35572*/         OPC_RecordChild3, // #2 = $sampler
/*35573*/         OPC_RecordChild4, // #3 = $dmask
/*35574*/         OPC_RecordChild5, // #4 = $unorm
/*35575*/         OPC_RecordChild6, // #5 = $r128
/*35576*/         OPC_RecordChild7, // #6 = $da
/*35577*/         OPC_MoveChild, 8,
/*35579*/         OPC_RecordNode, // #7 = $glc
/*35580*/         OPC_MoveParent,
/*35581*/         OPC_MoveChild, 9,
/*35583*/         OPC_RecordNode, // #8 = $slc
/*35584*/         OPC_MoveParent,
/*35585*/         OPC_MoveChild, 10,
/*35587*/         OPC_RecordNode, // #9 = $tfe
/*35588*/         OPC_MoveParent,
/*35589*/         OPC_MoveChild, 11,
/*35591*/         OPC_RecordNode, // #10 = $lwe
/*35592*/         OPC_MoveParent,
/*35593*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35595*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35598*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35601*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35604*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35607*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35610*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35613*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35616*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35619*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6085:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35637*/       0, /*End of Scope*/
/*35638*/     /*Scope*/ 95|128,2/*351*/, /*->35991*/
/*35640*/       OPC_CheckChild0Integer, 60|128,47/*6076*/, 
/*35643*/       OPC_RecordChild1, // #0 = $addr
/*35644*/       OPC_Scope, 68, /*->35714*/ // 5 children in Scope
/*35646*/         OPC_CheckChild1Type, MVT::i32,
/*35648*/         OPC_RecordChild2, // #1 = $rsrc
/*35649*/         OPC_RecordChild3, // #2 = $sampler
/*35650*/         OPC_RecordChild4, // #3 = $dmask
/*35651*/         OPC_RecordChild5, // #4 = $unorm
/*35652*/         OPC_RecordChild6, // #5 = $r128
/*35653*/         OPC_RecordChild7, // #6 = $da
/*35654*/         OPC_MoveChild, 8,
/*35656*/         OPC_RecordNode, // #7 = $glc
/*35657*/         OPC_MoveParent,
/*35658*/         OPC_MoveChild, 9,
/*35660*/         OPC_RecordNode, // #8 = $slc
/*35661*/         OPC_MoveParent,
/*35662*/         OPC_MoveChild, 10,
/*35664*/         OPC_RecordNode, // #9 = $tfe
/*35665*/         OPC_MoveParent,
/*35666*/         OPC_MoveChild, 11,
/*35668*/         OPC_RecordNode, // #10 = $lwe
/*35669*/         OPC_MoveParent,
/*35670*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35672*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35675*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35678*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35681*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35684*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35687*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35690*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35693*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35696*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35714*/       /*Scope*/ 68, /*->35783*/
/*35715*/         OPC_CheckChild1Type, MVT::v2i32,
/*35717*/         OPC_RecordChild2, // #1 = $rsrc
/*35718*/         OPC_RecordChild3, // #2 = $sampler
/*35719*/         OPC_RecordChild4, // #3 = $dmask
/*35720*/         OPC_RecordChild5, // #4 = $unorm
/*35721*/         OPC_RecordChild6, // #5 = $r128
/*35722*/         OPC_RecordChild7, // #6 = $da
/*35723*/         OPC_MoveChild, 8,
/*35725*/         OPC_RecordNode, // #7 = $glc
/*35726*/         OPC_MoveParent,
/*35727*/         OPC_MoveChild, 9,
/*35729*/         OPC_RecordNode, // #8 = $slc
/*35730*/         OPC_MoveParent,
/*35731*/         OPC_MoveChild, 10,
/*35733*/         OPC_RecordNode, // #9 = $tfe
/*35734*/         OPC_MoveParent,
/*35735*/         OPC_MoveChild, 11,
/*35737*/         OPC_RecordNode, // #10 = $lwe
/*35738*/         OPC_MoveParent,
/*35739*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35741*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35744*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35747*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35750*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35753*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35756*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35759*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35762*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35765*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35783*/       /*Scope*/ 68, /*->35852*/
/*35784*/         OPC_CheckChild1Type, MVT::v4i32,
/*35786*/         OPC_RecordChild2, // #1 = $rsrc
/*35787*/         OPC_RecordChild3, // #2 = $sampler
/*35788*/         OPC_RecordChild4, // #3 = $dmask
/*35789*/         OPC_RecordChild5, // #4 = $unorm
/*35790*/         OPC_RecordChild6, // #5 = $r128
/*35791*/         OPC_RecordChild7, // #6 = $da
/*35792*/         OPC_MoveChild, 8,
/*35794*/         OPC_RecordNode, // #7 = $glc
/*35795*/         OPC_MoveParent,
/*35796*/         OPC_MoveChild, 9,
/*35798*/         OPC_RecordNode, // #8 = $slc
/*35799*/         OPC_MoveParent,
/*35800*/         OPC_MoveChild, 10,
/*35802*/         OPC_RecordNode, // #9 = $tfe
/*35803*/         OPC_MoveParent,
/*35804*/         OPC_MoveChild, 11,
/*35806*/         OPC_RecordNode, // #10 = $lwe
/*35807*/         OPC_MoveParent,
/*35808*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35810*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35813*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35816*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35819*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35822*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35825*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35828*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35831*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35834*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35852*/       /*Scope*/ 68, /*->35921*/
/*35853*/         OPC_CheckChild1Type, MVT::v8i32,
/*35855*/         OPC_RecordChild2, // #1 = $rsrc
/*35856*/         OPC_RecordChild3, // #2 = $sampler
/*35857*/         OPC_RecordChild4, // #3 = $dmask
/*35858*/         OPC_RecordChild5, // #4 = $unorm
/*35859*/         OPC_RecordChild6, // #5 = $r128
/*35860*/         OPC_RecordChild7, // #6 = $da
/*35861*/         OPC_MoveChild, 8,
/*35863*/         OPC_RecordNode, // #7 = $glc
/*35864*/         OPC_MoveParent,
/*35865*/         OPC_MoveChild, 9,
/*35867*/         OPC_RecordNode, // #8 = $slc
/*35868*/         OPC_MoveParent,
/*35869*/         OPC_MoveChild, 10,
/*35871*/         OPC_RecordNode, // #9 = $tfe
/*35872*/         OPC_MoveParent,
/*35873*/         OPC_MoveChild, 11,
/*35875*/         OPC_RecordNode, // #10 = $lwe
/*35876*/         OPC_MoveParent,
/*35877*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35879*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35882*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35885*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35888*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35891*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35894*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35897*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35900*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35903*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35921*/       /*Scope*/ 68, /*->35990*/
/*35922*/         OPC_CheckChild1Type, MVT::v16i32,
/*35924*/         OPC_RecordChild2, // #1 = $rsrc
/*35925*/         OPC_RecordChild3, // #2 = $sampler
/*35926*/         OPC_RecordChild4, // #3 = $dmask
/*35927*/         OPC_RecordChild5, // #4 = $unorm
/*35928*/         OPC_RecordChild6, // #5 = $r128
/*35929*/         OPC_RecordChild7, // #6 = $da
/*35930*/         OPC_MoveChild, 8,
/*35932*/         OPC_RecordNode, // #7 = $glc
/*35933*/         OPC_MoveParent,
/*35934*/         OPC_MoveChild, 9,
/*35936*/         OPC_RecordNode, // #8 = $slc
/*35937*/         OPC_MoveParent,
/*35938*/         OPC_MoveChild, 10,
/*35940*/         OPC_RecordNode, // #9 = $tfe
/*35941*/         OPC_MoveParent,
/*35942*/         OPC_MoveChild, 11,
/*35944*/         OPC_RecordNode, // #10 = $lwe
/*35945*/         OPC_MoveParent,
/*35946*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*35948*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*35951*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*35954*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*35957*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*35960*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*35963*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*35966*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*35969*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*35972*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6076:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*35990*/       0, /*End of Scope*/
/*35991*/     /*Scope*/ 95|128,2/*351*/, /*->36344*/
/*35993*/       OPC_CheckChild0Integer, 64|128,47/*6080*/, 
/*35996*/       OPC_RecordChild1, // #0 = $addr
/*35997*/       OPC_Scope, 68, /*->36067*/ // 5 children in Scope
/*35999*/         OPC_CheckChild1Type, MVT::i32,
/*36001*/         OPC_RecordChild2, // #1 = $rsrc
/*36002*/         OPC_RecordChild3, // #2 = $sampler
/*36003*/         OPC_RecordChild4, // #3 = $dmask
/*36004*/         OPC_RecordChild5, // #4 = $unorm
/*36005*/         OPC_RecordChild6, // #5 = $r128
/*36006*/         OPC_RecordChild7, // #6 = $da
/*36007*/         OPC_MoveChild, 8,
/*36009*/         OPC_RecordNode, // #7 = $glc
/*36010*/         OPC_MoveParent,
/*36011*/         OPC_MoveChild, 9,
/*36013*/         OPC_RecordNode, // #8 = $slc
/*36014*/         OPC_MoveParent,
/*36015*/         OPC_MoveChild, 10,
/*36017*/         OPC_RecordNode, // #9 = $tfe
/*36018*/         OPC_MoveParent,
/*36019*/         OPC_MoveChild, 11,
/*36021*/         OPC_RecordNode, // #10 = $lwe
/*36022*/         OPC_MoveParent,
/*36023*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36025*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36028*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36031*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36034*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36037*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36040*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36043*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36046*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36049*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36067*/       /*Scope*/ 68, /*->36136*/
/*36068*/         OPC_CheckChild1Type, MVT::v2i32,
/*36070*/         OPC_RecordChild2, // #1 = $rsrc
/*36071*/         OPC_RecordChild3, // #2 = $sampler
/*36072*/         OPC_RecordChild4, // #3 = $dmask
/*36073*/         OPC_RecordChild5, // #4 = $unorm
/*36074*/         OPC_RecordChild6, // #5 = $r128
/*36075*/         OPC_RecordChild7, // #6 = $da
/*36076*/         OPC_MoveChild, 8,
/*36078*/         OPC_RecordNode, // #7 = $glc
/*36079*/         OPC_MoveParent,
/*36080*/         OPC_MoveChild, 9,
/*36082*/         OPC_RecordNode, // #8 = $slc
/*36083*/         OPC_MoveParent,
/*36084*/         OPC_MoveChild, 10,
/*36086*/         OPC_RecordNode, // #9 = $tfe
/*36087*/         OPC_MoveParent,
/*36088*/         OPC_MoveChild, 11,
/*36090*/         OPC_RecordNode, // #10 = $lwe
/*36091*/         OPC_MoveParent,
/*36092*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36094*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36097*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36100*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36103*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36106*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36109*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36112*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36115*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36118*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36136*/       /*Scope*/ 68, /*->36205*/
/*36137*/         OPC_CheckChild1Type, MVT::v4i32,
/*36139*/         OPC_RecordChild2, // #1 = $rsrc
/*36140*/         OPC_RecordChild3, // #2 = $sampler
/*36141*/         OPC_RecordChild4, // #3 = $dmask
/*36142*/         OPC_RecordChild5, // #4 = $unorm
/*36143*/         OPC_RecordChild6, // #5 = $r128
/*36144*/         OPC_RecordChild7, // #6 = $da
/*36145*/         OPC_MoveChild, 8,
/*36147*/         OPC_RecordNode, // #7 = $glc
/*36148*/         OPC_MoveParent,
/*36149*/         OPC_MoveChild, 9,
/*36151*/         OPC_RecordNode, // #8 = $slc
/*36152*/         OPC_MoveParent,
/*36153*/         OPC_MoveChild, 10,
/*36155*/         OPC_RecordNode, // #9 = $tfe
/*36156*/         OPC_MoveParent,
/*36157*/         OPC_MoveChild, 11,
/*36159*/         OPC_RecordNode, // #10 = $lwe
/*36160*/         OPC_MoveParent,
/*36161*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36163*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36166*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36169*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36172*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36175*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36178*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36181*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36184*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36187*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36205*/       /*Scope*/ 68, /*->36274*/
/*36206*/         OPC_CheckChild1Type, MVT::v8i32,
/*36208*/         OPC_RecordChild2, // #1 = $rsrc
/*36209*/         OPC_RecordChild3, // #2 = $sampler
/*36210*/         OPC_RecordChild4, // #3 = $dmask
/*36211*/         OPC_RecordChild5, // #4 = $unorm
/*36212*/         OPC_RecordChild6, // #5 = $r128
/*36213*/         OPC_RecordChild7, // #6 = $da
/*36214*/         OPC_MoveChild, 8,
/*36216*/         OPC_RecordNode, // #7 = $glc
/*36217*/         OPC_MoveParent,
/*36218*/         OPC_MoveChild, 9,
/*36220*/         OPC_RecordNode, // #8 = $slc
/*36221*/         OPC_MoveParent,
/*36222*/         OPC_MoveChild, 10,
/*36224*/         OPC_RecordNode, // #9 = $tfe
/*36225*/         OPC_MoveParent,
/*36226*/         OPC_MoveChild, 11,
/*36228*/         OPC_RecordNode, // #10 = $lwe
/*36229*/         OPC_MoveParent,
/*36230*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36232*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36235*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36238*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36241*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36244*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36247*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36250*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36253*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36256*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36274*/       /*Scope*/ 68, /*->36343*/
/*36275*/         OPC_CheckChild1Type, MVT::v16i32,
/*36277*/         OPC_RecordChild2, // #1 = $rsrc
/*36278*/         OPC_RecordChild3, // #2 = $sampler
/*36279*/         OPC_RecordChild4, // #3 = $dmask
/*36280*/         OPC_RecordChild5, // #4 = $unorm
/*36281*/         OPC_RecordChild6, // #5 = $r128
/*36282*/         OPC_RecordChild7, // #6 = $da
/*36283*/         OPC_MoveChild, 8,
/*36285*/         OPC_RecordNode, // #7 = $glc
/*36286*/         OPC_MoveParent,
/*36287*/         OPC_MoveChild, 9,
/*36289*/         OPC_RecordNode, // #8 = $slc
/*36290*/         OPC_MoveParent,
/*36291*/         OPC_MoveChild, 10,
/*36293*/         OPC_RecordNode, // #9 = $tfe
/*36294*/         OPC_MoveParent,
/*36295*/         OPC_MoveChild, 11,
/*36297*/         OPC_RecordNode, // #10 = $lwe
/*36298*/         OPC_MoveParent,
/*36299*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36301*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36304*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36307*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36310*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36313*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36316*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36319*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36322*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36325*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6080:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36343*/       0, /*End of Scope*/
/*36344*/     /*Scope*/ 95|128,2/*351*/, /*->36697*/
/*36346*/       OPC_CheckChild0Integer, 63|128,47/*6079*/, 
/*36349*/       OPC_RecordChild1, // #0 = $addr
/*36350*/       OPC_Scope, 68, /*->36420*/ // 5 children in Scope
/*36352*/         OPC_CheckChild1Type, MVT::i32,
/*36354*/         OPC_RecordChild2, // #1 = $rsrc
/*36355*/         OPC_RecordChild3, // #2 = $sampler
/*36356*/         OPC_RecordChild4, // #3 = $dmask
/*36357*/         OPC_RecordChild5, // #4 = $unorm
/*36358*/         OPC_RecordChild6, // #5 = $r128
/*36359*/         OPC_RecordChild7, // #6 = $da
/*36360*/         OPC_MoveChild, 8,
/*36362*/         OPC_RecordNode, // #7 = $glc
/*36363*/         OPC_MoveParent,
/*36364*/         OPC_MoveChild, 9,
/*36366*/         OPC_RecordNode, // #8 = $slc
/*36367*/         OPC_MoveParent,
/*36368*/         OPC_MoveChild, 10,
/*36370*/         OPC_RecordNode, // #9 = $tfe
/*36371*/         OPC_MoveParent,
/*36372*/         OPC_MoveChild, 11,
/*36374*/         OPC_RecordNode, // #10 = $lwe
/*36375*/         OPC_MoveParent,
/*36376*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36378*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36381*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36384*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36387*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36390*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36393*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36396*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36399*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36402*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36420*/       /*Scope*/ 68, /*->36489*/
/*36421*/         OPC_CheckChild1Type, MVT::v2i32,
/*36423*/         OPC_RecordChild2, // #1 = $rsrc
/*36424*/         OPC_RecordChild3, // #2 = $sampler
/*36425*/         OPC_RecordChild4, // #3 = $dmask
/*36426*/         OPC_RecordChild5, // #4 = $unorm
/*36427*/         OPC_RecordChild6, // #5 = $r128
/*36428*/         OPC_RecordChild7, // #6 = $da
/*36429*/         OPC_MoveChild, 8,
/*36431*/         OPC_RecordNode, // #7 = $glc
/*36432*/         OPC_MoveParent,
/*36433*/         OPC_MoveChild, 9,
/*36435*/         OPC_RecordNode, // #8 = $slc
/*36436*/         OPC_MoveParent,
/*36437*/         OPC_MoveChild, 10,
/*36439*/         OPC_RecordNode, // #9 = $tfe
/*36440*/         OPC_MoveParent,
/*36441*/         OPC_MoveChild, 11,
/*36443*/         OPC_RecordNode, // #10 = $lwe
/*36444*/         OPC_MoveParent,
/*36445*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36447*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36450*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36453*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36456*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36459*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36462*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36465*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36468*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36471*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36489*/       /*Scope*/ 68, /*->36558*/
/*36490*/         OPC_CheckChild1Type, MVT::v4i32,
/*36492*/         OPC_RecordChild2, // #1 = $rsrc
/*36493*/         OPC_RecordChild3, // #2 = $sampler
/*36494*/         OPC_RecordChild4, // #3 = $dmask
/*36495*/         OPC_RecordChild5, // #4 = $unorm
/*36496*/         OPC_RecordChild6, // #5 = $r128
/*36497*/         OPC_RecordChild7, // #6 = $da
/*36498*/         OPC_MoveChild, 8,
/*36500*/         OPC_RecordNode, // #7 = $glc
/*36501*/         OPC_MoveParent,
/*36502*/         OPC_MoveChild, 9,
/*36504*/         OPC_RecordNode, // #8 = $slc
/*36505*/         OPC_MoveParent,
/*36506*/         OPC_MoveChild, 10,
/*36508*/         OPC_RecordNode, // #9 = $tfe
/*36509*/         OPC_MoveParent,
/*36510*/         OPC_MoveChild, 11,
/*36512*/         OPC_RecordNode, // #10 = $lwe
/*36513*/         OPC_MoveParent,
/*36514*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36516*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36519*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36522*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36525*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36528*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36531*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36534*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36537*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36540*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36558*/       /*Scope*/ 68, /*->36627*/
/*36559*/         OPC_CheckChild1Type, MVT::v8i32,
/*36561*/         OPC_RecordChild2, // #1 = $rsrc
/*36562*/         OPC_RecordChild3, // #2 = $sampler
/*36563*/         OPC_RecordChild4, // #3 = $dmask
/*36564*/         OPC_RecordChild5, // #4 = $unorm
/*36565*/         OPC_RecordChild6, // #5 = $r128
/*36566*/         OPC_RecordChild7, // #6 = $da
/*36567*/         OPC_MoveChild, 8,
/*36569*/         OPC_RecordNode, // #7 = $glc
/*36570*/         OPC_MoveParent,
/*36571*/         OPC_MoveChild, 9,
/*36573*/         OPC_RecordNode, // #8 = $slc
/*36574*/         OPC_MoveParent,
/*36575*/         OPC_MoveChild, 10,
/*36577*/         OPC_RecordNode, // #9 = $tfe
/*36578*/         OPC_MoveParent,
/*36579*/         OPC_MoveChild, 11,
/*36581*/         OPC_RecordNode, // #10 = $lwe
/*36582*/         OPC_MoveParent,
/*36583*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36585*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36588*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36591*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36594*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36597*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36600*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36603*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36606*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36609*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36627*/       /*Scope*/ 68, /*->36696*/
/*36628*/         OPC_CheckChild1Type, MVT::v16i32,
/*36630*/         OPC_RecordChild2, // #1 = $rsrc
/*36631*/         OPC_RecordChild3, // #2 = $sampler
/*36632*/         OPC_RecordChild4, // #3 = $dmask
/*36633*/         OPC_RecordChild5, // #4 = $unorm
/*36634*/         OPC_RecordChild6, // #5 = $r128
/*36635*/         OPC_RecordChild7, // #6 = $da
/*36636*/         OPC_MoveChild, 8,
/*36638*/         OPC_RecordNode, // #7 = $glc
/*36639*/         OPC_MoveParent,
/*36640*/         OPC_MoveChild, 9,
/*36642*/         OPC_RecordNode, // #8 = $slc
/*36643*/         OPC_MoveParent,
/*36644*/         OPC_MoveChild, 10,
/*36646*/         OPC_RecordNode, // #9 = $tfe
/*36647*/         OPC_MoveParent,
/*36648*/         OPC_MoveChild, 11,
/*36650*/         OPC_RecordNode, // #10 = $lwe
/*36651*/         OPC_MoveParent,
/*36652*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36654*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36657*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36660*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36663*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36666*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36669*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36672*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36675*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36678*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6079:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_D_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36696*/       0, /*End of Scope*/
/*36697*/     /*Scope*/ 95|128,2/*351*/, /*->37050*/
/*36699*/       OPC_CheckChild0Integer, 66|128,47/*6082*/, 
/*36702*/       OPC_RecordChild1, // #0 = $addr
/*36703*/       OPC_Scope, 68, /*->36773*/ // 5 children in Scope
/*36705*/         OPC_CheckChild1Type, MVT::i32,
/*36707*/         OPC_RecordChild2, // #1 = $rsrc
/*36708*/         OPC_RecordChild3, // #2 = $sampler
/*36709*/         OPC_RecordChild4, // #3 = $dmask
/*36710*/         OPC_RecordChild5, // #4 = $unorm
/*36711*/         OPC_RecordChild6, // #5 = $r128
/*36712*/         OPC_RecordChild7, // #6 = $da
/*36713*/         OPC_MoveChild, 8,
/*36715*/         OPC_RecordNode, // #7 = $glc
/*36716*/         OPC_MoveParent,
/*36717*/         OPC_MoveChild, 9,
/*36719*/         OPC_RecordNode, // #8 = $slc
/*36720*/         OPC_MoveParent,
/*36721*/         OPC_MoveChild, 10,
/*36723*/         OPC_RecordNode, // #9 = $tfe
/*36724*/         OPC_MoveParent,
/*36725*/         OPC_MoveChild, 11,
/*36727*/         OPC_RecordNode, // #10 = $lwe
/*36728*/         OPC_MoveParent,
/*36729*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36731*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36734*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36737*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36740*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36743*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36746*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36749*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36752*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36755*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36773*/       /*Scope*/ 68, /*->36842*/
/*36774*/         OPC_CheckChild1Type, MVT::v2i32,
/*36776*/         OPC_RecordChild2, // #1 = $rsrc
/*36777*/         OPC_RecordChild3, // #2 = $sampler
/*36778*/         OPC_RecordChild4, // #3 = $dmask
/*36779*/         OPC_RecordChild5, // #4 = $unorm
/*36780*/         OPC_RecordChild6, // #5 = $r128
/*36781*/         OPC_RecordChild7, // #6 = $da
/*36782*/         OPC_MoveChild, 8,
/*36784*/         OPC_RecordNode, // #7 = $glc
/*36785*/         OPC_MoveParent,
/*36786*/         OPC_MoveChild, 9,
/*36788*/         OPC_RecordNode, // #8 = $slc
/*36789*/         OPC_MoveParent,
/*36790*/         OPC_MoveChild, 10,
/*36792*/         OPC_RecordNode, // #9 = $tfe
/*36793*/         OPC_MoveParent,
/*36794*/         OPC_MoveChild, 11,
/*36796*/         OPC_RecordNode, // #10 = $lwe
/*36797*/         OPC_MoveParent,
/*36798*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36800*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36803*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36806*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36809*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36812*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36815*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36818*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36821*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36824*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36842*/       /*Scope*/ 68, /*->36911*/
/*36843*/         OPC_CheckChild1Type, MVT::v4i32,
/*36845*/         OPC_RecordChild2, // #1 = $rsrc
/*36846*/         OPC_RecordChild3, // #2 = $sampler
/*36847*/         OPC_RecordChild4, // #3 = $dmask
/*36848*/         OPC_RecordChild5, // #4 = $unorm
/*36849*/         OPC_RecordChild6, // #5 = $r128
/*36850*/         OPC_RecordChild7, // #6 = $da
/*36851*/         OPC_MoveChild, 8,
/*36853*/         OPC_RecordNode, // #7 = $glc
/*36854*/         OPC_MoveParent,
/*36855*/         OPC_MoveChild, 9,
/*36857*/         OPC_RecordNode, // #8 = $slc
/*36858*/         OPC_MoveParent,
/*36859*/         OPC_MoveChild, 10,
/*36861*/         OPC_RecordNode, // #9 = $tfe
/*36862*/         OPC_MoveParent,
/*36863*/         OPC_MoveChild, 11,
/*36865*/         OPC_RecordNode, // #10 = $lwe
/*36866*/         OPC_MoveParent,
/*36867*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36869*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36872*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36875*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36878*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36881*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36884*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36887*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36890*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36893*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36911*/       /*Scope*/ 68, /*->36980*/
/*36912*/         OPC_CheckChild1Type, MVT::v8i32,
/*36914*/         OPC_RecordChild2, // #1 = $rsrc
/*36915*/         OPC_RecordChild3, // #2 = $sampler
/*36916*/         OPC_RecordChild4, // #3 = $dmask
/*36917*/         OPC_RecordChild5, // #4 = $unorm
/*36918*/         OPC_RecordChild6, // #5 = $r128
/*36919*/         OPC_RecordChild7, // #6 = $da
/*36920*/         OPC_MoveChild, 8,
/*36922*/         OPC_RecordNode, // #7 = $glc
/*36923*/         OPC_MoveParent,
/*36924*/         OPC_MoveChild, 9,
/*36926*/         OPC_RecordNode, // #8 = $slc
/*36927*/         OPC_MoveParent,
/*36928*/         OPC_MoveChild, 10,
/*36930*/         OPC_RecordNode, // #9 = $tfe
/*36931*/         OPC_MoveParent,
/*36932*/         OPC_MoveChild, 11,
/*36934*/         OPC_RecordNode, // #10 = $lwe
/*36935*/         OPC_MoveParent,
/*36936*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*36938*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*36941*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*36944*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*36947*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*36950*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*36953*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*36956*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*36959*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*36962*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*36980*/       /*Scope*/ 68, /*->37049*/
/*36981*/         OPC_CheckChild1Type, MVT::v16i32,
/*36983*/         OPC_RecordChild2, // #1 = $rsrc
/*36984*/         OPC_RecordChild3, // #2 = $sampler
/*36985*/         OPC_RecordChild4, // #3 = $dmask
/*36986*/         OPC_RecordChild5, // #4 = $unorm
/*36987*/         OPC_RecordChild6, // #5 = $r128
/*36988*/         OPC_RecordChild7, // #6 = $da
/*36989*/         OPC_MoveChild, 8,
/*36991*/         OPC_RecordNode, // #7 = $glc
/*36992*/         OPC_MoveParent,
/*36993*/         OPC_MoveChild, 9,
/*36995*/         OPC_RecordNode, // #8 = $slc
/*36996*/         OPC_MoveParent,
/*36997*/         OPC_MoveChild, 10,
/*36999*/         OPC_RecordNode, // #9 = $tfe
/*37000*/         OPC_MoveParent,
/*37001*/         OPC_MoveChild, 11,
/*37003*/         OPC_RecordNode, // #10 = $lwe
/*37004*/         OPC_MoveParent,
/*37005*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37007*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37010*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37013*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37016*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37019*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37022*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37025*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37028*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6082:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_L_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37049*/       0, /*End of Scope*/
/*37050*/     /*Scope*/ 95|128,2/*351*/, /*->37403*/
/*37052*/       OPC_CheckChild0Integer, 54|128,47/*6070*/, 
/*37055*/       OPC_RecordChild1, // #0 = $addr
/*37056*/       OPC_Scope, 68, /*->37126*/ // 5 children in Scope
/*37058*/         OPC_CheckChild1Type, MVT::i32,
/*37060*/         OPC_RecordChild2, // #1 = $rsrc
/*37061*/         OPC_RecordChild3, // #2 = $sampler
/*37062*/         OPC_RecordChild4, // #3 = $dmask
/*37063*/         OPC_RecordChild5, // #4 = $unorm
/*37064*/         OPC_RecordChild6, // #5 = $r128
/*37065*/         OPC_RecordChild7, // #6 = $da
/*37066*/         OPC_MoveChild, 8,
/*37068*/         OPC_RecordNode, // #7 = $glc
/*37069*/         OPC_MoveParent,
/*37070*/         OPC_MoveChild, 9,
/*37072*/         OPC_RecordNode, // #8 = $slc
/*37073*/         OPC_MoveParent,
/*37074*/         OPC_MoveChild, 10,
/*37076*/         OPC_RecordNode, // #9 = $tfe
/*37077*/         OPC_MoveParent,
/*37078*/         OPC_MoveChild, 11,
/*37080*/         OPC_RecordNode, // #10 = $lwe
/*37081*/         OPC_MoveParent,
/*37082*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37084*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37087*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37090*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37093*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37096*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37099*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37102*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37105*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37108*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37126*/       /*Scope*/ 68, /*->37195*/
/*37127*/         OPC_CheckChild1Type, MVT::v2i32,
/*37129*/         OPC_RecordChild2, // #1 = $rsrc
/*37130*/         OPC_RecordChild3, // #2 = $sampler
/*37131*/         OPC_RecordChild4, // #3 = $dmask
/*37132*/         OPC_RecordChild5, // #4 = $unorm
/*37133*/         OPC_RecordChild6, // #5 = $r128
/*37134*/         OPC_RecordChild7, // #6 = $da
/*37135*/         OPC_MoveChild, 8,
/*37137*/         OPC_RecordNode, // #7 = $glc
/*37138*/         OPC_MoveParent,
/*37139*/         OPC_MoveChild, 9,
/*37141*/         OPC_RecordNode, // #8 = $slc
/*37142*/         OPC_MoveParent,
/*37143*/         OPC_MoveChild, 10,
/*37145*/         OPC_RecordNode, // #9 = $tfe
/*37146*/         OPC_MoveParent,
/*37147*/         OPC_MoveChild, 11,
/*37149*/         OPC_RecordNode, // #10 = $lwe
/*37150*/         OPC_MoveParent,
/*37151*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37153*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37156*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37159*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37162*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37165*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37168*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37171*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37174*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37177*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37195*/       /*Scope*/ 68, /*->37264*/
/*37196*/         OPC_CheckChild1Type, MVT::v4i32,
/*37198*/         OPC_RecordChild2, // #1 = $rsrc
/*37199*/         OPC_RecordChild3, // #2 = $sampler
/*37200*/         OPC_RecordChild4, // #3 = $dmask
/*37201*/         OPC_RecordChild5, // #4 = $unorm
/*37202*/         OPC_RecordChild6, // #5 = $r128
/*37203*/         OPC_RecordChild7, // #6 = $da
/*37204*/         OPC_MoveChild, 8,
/*37206*/         OPC_RecordNode, // #7 = $glc
/*37207*/         OPC_MoveParent,
/*37208*/         OPC_MoveChild, 9,
/*37210*/         OPC_RecordNode, // #8 = $slc
/*37211*/         OPC_MoveParent,
/*37212*/         OPC_MoveChild, 10,
/*37214*/         OPC_RecordNode, // #9 = $tfe
/*37215*/         OPC_MoveParent,
/*37216*/         OPC_MoveChild, 11,
/*37218*/         OPC_RecordNode, // #10 = $lwe
/*37219*/         OPC_MoveParent,
/*37220*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37222*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37225*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37228*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37231*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37234*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37237*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37240*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37243*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37246*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37264*/       /*Scope*/ 68, /*->37333*/
/*37265*/         OPC_CheckChild1Type, MVT::v8i32,
/*37267*/         OPC_RecordChild2, // #1 = $rsrc
/*37268*/         OPC_RecordChild3, // #2 = $sampler
/*37269*/         OPC_RecordChild4, // #3 = $dmask
/*37270*/         OPC_RecordChild5, // #4 = $unorm
/*37271*/         OPC_RecordChild6, // #5 = $r128
/*37272*/         OPC_RecordChild7, // #6 = $da
/*37273*/         OPC_MoveChild, 8,
/*37275*/         OPC_RecordNode, // #7 = $glc
/*37276*/         OPC_MoveParent,
/*37277*/         OPC_MoveChild, 9,
/*37279*/         OPC_RecordNode, // #8 = $slc
/*37280*/         OPC_MoveParent,
/*37281*/         OPC_MoveChild, 10,
/*37283*/         OPC_RecordNode, // #9 = $tfe
/*37284*/         OPC_MoveParent,
/*37285*/         OPC_MoveChild, 11,
/*37287*/         OPC_RecordNode, // #10 = $lwe
/*37288*/         OPC_MoveParent,
/*37289*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37291*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37294*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37297*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37300*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37303*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37306*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37309*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37312*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37315*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37333*/       /*Scope*/ 68, /*->37402*/
/*37334*/         OPC_CheckChild1Type, MVT::v16i32,
/*37336*/         OPC_RecordChild2, // #1 = $rsrc
/*37337*/         OPC_RecordChild3, // #2 = $sampler
/*37338*/         OPC_RecordChild4, // #3 = $dmask
/*37339*/         OPC_RecordChild5, // #4 = $unorm
/*37340*/         OPC_RecordChild6, // #5 = $r128
/*37341*/         OPC_RecordChild7, // #6 = $da
/*37342*/         OPC_MoveChild, 8,
/*37344*/         OPC_RecordNode, // #7 = $glc
/*37345*/         OPC_MoveParent,
/*37346*/         OPC_MoveChild, 9,
/*37348*/         OPC_RecordNode, // #8 = $slc
/*37349*/         OPC_MoveParent,
/*37350*/         OPC_MoveChild, 10,
/*37352*/         OPC_RecordNode, // #9 = $tfe
/*37353*/         OPC_MoveParent,
/*37354*/         OPC_MoveChild, 11,
/*37356*/         OPC_RecordNode, // #10 = $lwe
/*37357*/         OPC_MoveParent,
/*37358*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37360*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37363*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37366*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37369*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37372*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37375*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37378*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37381*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37384*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6070:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37402*/       0, /*End of Scope*/
/*37403*/     /*Scope*/ 95|128,2/*351*/, /*->37756*/
/*37405*/       OPC_CheckChild0Integer, 53|128,47/*6069*/, 
/*37408*/       OPC_RecordChild1, // #0 = $addr
/*37409*/       OPC_Scope, 68, /*->37479*/ // 5 children in Scope
/*37411*/         OPC_CheckChild1Type, MVT::i32,
/*37413*/         OPC_RecordChild2, // #1 = $rsrc
/*37414*/         OPC_RecordChild3, // #2 = $sampler
/*37415*/         OPC_RecordChild4, // #3 = $dmask
/*37416*/         OPC_RecordChild5, // #4 = $unorm
/*37417*/         OPC_RecordChild6, // #5 = $r128
/*37418*/         OPC_RecordChild7, // #6 = $da
/*37419*/         OPC_MoveChild, 8,
/*37421*/         OPC_RecordNode, // #7 = $glc
/*37422*/         OPC_MoveParent,
/*37423*/         OPC_MoveChild, 9,
/*37425*/         OPC_RecordNode, // #8 = $slc
/*37426*/         OPC_MoveParent,
/*37427*/         OPC_MoveChild, 10,
/*37429*/         OPC_RecordNode, // #9 = $tfe
/*37430*/         OPC_MoveParent,
/*37431*/         OPC_MoveChild, 11,
/*37433*/         OPC_RecordNode, // #10 = $lwe
/*37434*/         OPC_MoveParent,
/*37435*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37437*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37440*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37443*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37446*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37449*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37452*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37455*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37458*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37461*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37479*/       /*Scope*/ 68, /*->37548*/
/*37480*/         OPC_CheckChild1Type, MVT::v2i32,
/*37482*/         OPC_RecordChild2, // #1 = $rsrc
/*37483*/         OPC_RecordChild3, // #2 = $sampler
/*37484*/         OPC_RecordChild4, // #3 = $dmask
/*37485*/         OPC_RecordChild5, // #4 = $unorm
/*37486*/         OPC_RecordChild6, // #5 = $r128
/*37487*/         OPC_RecordChild7, // #6 = $da
/*37488*/         OPC_MoveChild, 8,
/*37490*/         OPC_RecordNode, // #7 = $glc
/*37491*/         OPC_MoveParent,
/*37492*/         OPC_MoveChild, 9,
/*37494*/         OPC_RecordNode, // #8 = $slc
/*37495*/         OPC_MoveParent,
/*37496*/         OPC_MoveChild, 10,
/*37498*/         OPC_RecordNode, // #9 = $tfe
/*37499*/         OPC_MoveParent,
/*37500*/         OPC_MoveChild, 11,
/*37502*/         OPC_RecordNode, // #10 = $lwe
/*37503*/         OPC_MoveParent,
/*37504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37506*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37509*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37512*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37515*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37518*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37521*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37524*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37527*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37530*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37548*/       /*Scope*/ 68, /*->37617*/
/*37549*/         OPC_CheckChild1Type, MVT::v4i32,
/*37551*/         OPC_RecordChild2, // #1 = $rsrc
/*37552*/         OPC_RecordChild3, // #2 = $sampler
/*37553*/         OPC_RecordChild4, // #3 = $dmask
/*37554*/         OPC_RecordChild5, // #4 = $unorm
/*37555*/         OPC_RecordChild6, // #5 = $r128
/*37556*/         OPC_RecordChild7, // #6 = $da
/*37557*/         OPC_MoveChild, 8,
/*37559*/         OPC_RecordNode, // #7 = $glc
/*37560*/         OPC_MoveParent,
/*37561*/         OPC_MoveChild, 9,
/*37563*/         OPC_RecordNode, // #8 = $slc
/*37564*/         OPC_MoveParent,
/*37565*/         OPC_MoveChild, 10,
/*37567*/         OPC_RecordNode, // #9 = $tfe
/*37568*/         OPC_MoveParent,
/*37569*/         OPC_MoveChild, 11,
/*37571*/         OPC_RecordNode, // #10 = $lwe
/*37572*/         OPC_MoveParent,
/*37573*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37575*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37578*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37581*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37584*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37587*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37590*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37593*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37596*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37617*/       /*Scope*/ 68, /*->37686*/
/*37618*/         OPC_CheckChild1Type, MVT::v8i32,
/*37620*/         OPC_RecordChild2, // #1 = $rsrc
/*37621*/         OPC_RecordChild3, // #2 = $sampler
/*37622*/         OPC_RecordChild4, // #3 = $dmask
/*37623*/         OPC_RecordChild5, // #4 = $unorm
/*37624*/         OPC_RecordChild6, // #5 = $r128
/*37625*/         OPC_RecordChild7, // #6 = $da
/*37626*/         OPC_MoveChild, 8,
/*37628*/         OPC_RecordNode, // #7 = $glc
/*37629*/         OPC_MoveParent,
/*37630*/         OPC_MoveChild, 9,
/*37632*/         OPC_RecordNode, // #8 = $slc
/*37633*/         OPC_MoveParent,
/*37634*/         OPC_MoveChild, 10,
/*37636*/         OPC_RecordNode, // #9 = $tfe
/*37637*/         OPC_MoveParent,
/*37638*/         OPC_MoveChild, 11,
/*37640*/         OPC_RecordNode, // #10 = $lwe
/*37641*/         OPC_MoveParent,
/*37642*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37644*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37647*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37650*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37653*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37656*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37659*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37662*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37665*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37668*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37686*/       /*Scope*/ 68, /*->37755*/
/*37687*/         OPC_CheckChild1Type, MVT::v16i32,
/*37689*/         OPC_RecordChild2, // #1 = $rsrc
/*37690*/         OPC_RecordChild3, // #2 = $sampler
/*37691*/         OPC_RecordChild4, // #3 = $dmask
/*37692*/         OPC_RecordChild5, // #4 = $unorm
/*37693*/         OPC_RecordChild6, // #5 = $r128
/*37694*/         OPC_RecordChild7, // #6 = $da
/*37695*/         OPC_MoveChild, 8,
/*37697*/         OPC_RecordNode, // #7 = $glc
/*37698*/         OPC_MoveParent,
/*37699*/         OPC_MoveChild, 9,
/*37701*/         OPC_RecordNode, // #8 = $slc
/*37702*/         OPC_MoveParent,
/*37703*/         OPC_MoveChild, 10,
/*37705*/         OPC_RecordNode, // #9 = $tfe
/*37706*/         OPC_MoveParent,
/*37707*/         OPC_MoveChild, 11,
/*37709*/         OPC_RecordNode, // #10 = $lwe
/*37710*/         OPC_MoveParent,
/*37711*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37713*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37716*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37719*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37722*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37725*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37728*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37731*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37734*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37737*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6069:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_B_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37755*/       0, /*End of Scope*/
/*37756*/     /*Scope*/ 95|128,2/*351*/, /*->38109*/
/*37758*/       OPC_CheckChild0Integer, 68|128,47/*6084*/, 
/*37761*/       OPC_RecordChild1, // #0 = $addr
/*37762*/       OPC_Scope, 68, /*->37832*/ // 5 children in Scope
/*37764*/         OPC_CheckChild1Type, MVT::i32,
/*37766*/         OPC_RecordChild2, // #1 = $rsrc
/*37767*/         OPC_RecordChild3, // #2 = $sampler
/*37768*/         OPC_RecordChild4, // #3 = $dmask
/*37769*/         OPC_RecordChild5, // #4 = $unorm
/*37770*/         OPC_RecordChild6, // #5 = $r128
/*37771*/         OPC_RecordChild7, // #6 = $da
/*37772*/         OPC_MoveChild, 8,
/*37774*/         OPC_RecordNode, // #7 = $glc
/*37775*/         OPC_MoveParent,
/*37776*/         OPC_MoveChild, 9,
/*37778*/         OPC_RecordNode, // #8 = $slc
/*37779*/         OPC_MoveParent,
/*37780*/         OPC_MoveChild, 10,
/*37782*/         OPC_RecordNode, // #9 = $tfe
/*37783*/         OPC_MoveParent,
/*37784*/         OPC_MoveChild, 11,
/*37786*/         OPC_RecordNode, // #10 = $lwe
/*37787*/         OPC_MoveParent,
/*37788*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37790*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37793*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37796*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37799*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37802*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37805*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37808*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37811*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37832*/       /*Scope*/ 68, /*->37901*/
/*37833*/         OPC_CheckChild1Type, MVT::v2i32,
/*37835*/         OPC_RecordChild2, // #1 = $rsrc
/*37836*/         OPC_RecordChild3, // #2 = $sampler
/*37837*/         OPC_RecordChild4, // #3 = $dmask
/*37838*/         OPC_RecordChild5, // #4 = $unorm
/*37839*/         OPC_RecordChild6, // #5 = $r128
/*37840*/         OPC_RecordChild7, // #6 = $da
/*37841*/         OPC_MoveChild, 8,
/*37843*/         OPC_RecordNode, // #7 = $glc
/*37844*/         OPC_MoveParent,
/*37845*/         OPC_MoveChild, 9,
/*37847*/         OPC_RecordNode, // #8 = $slc
/*37848*/         OPC_MoveParent,
/*37849*/         OPC_MoveChild, 10,
/*37851*/         OPC_RecordNode, // #9 = $tfe
/*37852*/         OPC_MoveParent,
/*37853*/         OPC_MoveChild, 11,
/*37855*/         OPC_RecordNode, // #10 = $lwe
/*37856*/         OPC_MoveParent,
/*37857*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37859*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37862*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37865*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37868*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37871*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37874*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37877*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37880*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37883*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37901*/       /*Scope*/ 68, /*->37970*/
/*37902*/         OPC_CheckChild1Type, MVT::v4i32,
/*37904*/         OPC_RecordChild2, // #1 = $rsrc
/*37905*/         OPC_RecordChild3, // #2 = $sampler
/*37906*/         OPC_RecordChild4, // #3 = $dmask
/*37907*/         OPC_RecordChild5, // #4 = $unorm
/*37908*/         OPC_RecordChild6, // #5 = $r128
/*37909*/         OPC_RecordChild7, // #6 = $da
/*37910*/         OPC_MoveChild, 8,
/*37912*/         OPC_RecordNode, // #7 = $glc
/*37913*/         OPC_MoveParent,
/*37914*/         OPC_MoveChild, 9,
/*37916*/         OPC_RecordNode, // #8 = $slc
/*37917*/         OPC_MoveParent,
/*37918*/         OPC_MoveChild, 10,
/*37920*/         OPC_RecordNode, // #9 = $tfe
/*37921*/         OPC_MoveParent,
/*37922*/         OPC_MoveChild, 11,
/*37924*/         OPC_RecordNode, // #10 = $lwe
/*37925*/         OPC_MoveParent,
/*37926*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37928*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*37931*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*37934*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*37937*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*37940*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*37943*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*37946*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*37949*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*37952*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*37970*/       /*Scope*/ 68, /*->38039*/
/*37971*/         OPC_CheckChild1Type, MVT::v8i32,
/*37973*/         OPC_RecordChild2, // #1 = $rsrc
/*37974*/         OPC_RecordChild3, // #2 = $sampler
/*37975*/         OPC_RecordChild4, // #3 = $dmask
/*37976*/         OPC_RecordChild5, // #4 = $unorm
/*37977*/         OPC_RecordChild6, // #5 = $r128
/*37978*/         OPC_RecordChild7, // #6 = $da
/*37979*/         OPC_MoveChild, 8,
/*37981*/         OPC_RecordNode, // #7 = $glc
/*37982*/         OPC_MoveParent,
/*37983*/         OPC_MoveChild, 9,
/*37985*/         OPC_RecordNode, // #8 = $slc
/*37986*/         OPC_MoveParent,
/*37987*/         OPC_MoveChild, 10,
/*37989*/         OPC_RecordNode, // #9 = $tfe
/*37990*/         OPC_MoveParent,
/*37991*/         OPC_MoveChild, 11,
/*37993*/         OPC_RecordNode, // #10 = $lwe
/*37994*/         OPC_MoveParent,
/*37995*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*37997*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38000*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38003*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38006*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38009*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38012*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38015*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38018*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38021*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38039*/       /*Scope*/ 68, /*->38108*/
/*38040*/         OPC_CheckChild1Type, MVT::v16i32,
/*38042*/         OPC_RecordChild2, // #1 = $rsrc
/*38043*/         OPC_RecordChild3, // #2 = $sampler
/*38044*/         OPC_RecordChild4, // #3 = $dmask
/*38045*/         OPC_RecordChild5, // #4 = $unorm
/*38046*/         OPC_RecordChild6, // #5 = $r128
/*38047*/         OPC_RecordChild7, // #6 = $da
/*38048*/         OPC_MoveChild, 8,
/*38050*/         OPC_RecordNode, // #7 = $glc
/*38051*/         OPC_MoveParent,
/*38052*/         OPC_MoveChild, 9,
/*38054*/         OPC_RecordNode, // #8 = $slc
/*38055*/         OPC_MoveParent,
/*38056*/         OPC_MoveChild, 10,
/*38058*/         OPC_RecordNode, // #9 = $tfe
/*38059*/         OPC_MoveParent,
/*38060*/         OPC_MoveChild, 11,
/*38062*/         OPC_RecordNode, // #10 = $lwe
/*38063*/         OPC_MoveParent,
/*38064*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38066*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38069*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38072*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38075*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38078*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38081*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38084*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38087*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38090*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6084:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_LZ_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38108*/       0, /*End of Scope*/
/*38109*/     /*Scope*/ 95|128,2/*351*/, /*->38462*/
/*38111*/       OPC_CheckChild0Integer, 58|128,47/*6074*/, 
/*38114*/       OPC_RecordChild1, // #0 = $addr
/*38115*/       OPC_Scope, 68, /*->38185*/ // 5 children in Scope
/*38117*/         OPC_CheckChild1Type, MVT::i32,
/*38119*/         OPC_RecordChild2, // #1 = $rsrc
/*38120*/         OPC_RecordChild3, // #2 = $sampler
/*38121*/         OPC_RecordChild4, // #3 = $dmask
/*38122*/         OPC_RecordChild5, // #4 = $unorm
/*38123*/         OPC_RecordChild6, // #5 = $r128
/*38124*/         OPC_RecordChild7, // #6 = $da
/*38125*/         OPC_MoveChild, 8,
/*38127*/         OPC_RecordNode, // #7 = $glc
/*38128*/         OPC_MoveParent,
/*38129*/         OPC_MoveChild, 9,
/*38131*/         OPC_RecordNode, // #8 = $slc
/*38132*/         OPC_MoveParent,
/*38133*/         OPC_MoveChild, 10,
/*38135*/         OPC_RecordNode, // #9 = $tfe
/*38136*/         OPC_MoveParent,
/*38137*/         OPC_MoveChild, 11,
/*38139*/         OPC_RecordNode, // #10 = $lwe
/*38140*/         OPC_MoveParent,
/*38141*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38143*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38146*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38149*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38152*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38155*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38158*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38161*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38164*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38167*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38185*/       /*Scope*/ 68, /*->38254*/
/*38186*/         OPC_CheckChild1Type, MVT::v2i32,
/*38188*/         OPC_RecordChild2, // #1 = $rsrc
/*38189*/         OPC_RecordChild3, // #2 = $sampler
/*38190*/         OPC_RecordChild4, // #3 = $dmask
/*38191*/         OPC_RecordChild5, // #4 = $unorm
/*38192*/         OPC_RecordChild6, // #5 = $r128
/*38193*/         OPC_RecordChild7, // #6 = $da
/*38194*/         OPC_MoveChild, 8,
/*38196*/         OPC_RecordNode, // #7 = $glc
/*38197*/         OPC_MoveParent,
/*38198*/         OPC_MoveChild, 9,
/*38200*/         OPC_RecordNode, // #8 = $slc
/*38201*/         OPC_MoveParent,
/*38202*/         OPC_MoveChild, 10,
/*38204*/         OPC_RecordNode, // #9 = $tfe
/*38205*/         OPC_MoveParent,
/*38206*/         OPC_MoveChild, 11,
/*38208*/         OPC_RecordNode, // #10 = $lwe
/*38209*/         OPC_MoveParent,
/*38210*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38212*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38215*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38218*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38221*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38224*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38227*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38230*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38233*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38236*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38254*/       /*Scope*/ 68, /*->38323*/
/*38255*/         OPC_CheckChild1Type, MVT::v4i32,
/*38257*/         OPC_RecordChild2, // #1 = $rsrc
/*38258*/         OPC_RecordChild3, // #2 = $sampler
/*38259*/         OPC_RecordChild4, // #3 = $dmask
/*38260*/         OPC_RecordChild5, // #4 = $unorm
/*38261*/         OPC_RecordChild6, // #5 = $r128
/*38262*/         OPC_RecordChild7, // #6 = $da
/*38263*/         OPC_MoveChild, 8,
/*38265*/         OPC_RecordNode, // #7 = $glc
/*38266*/         OPC_MoveParent,
/*38267*/         OPC_MoveChild, 9,
/*38269*/         OPC_RecordNode, // #8 = $slc
/*38270*/         OPC_MoveParent,
/*38271*/         OPC_MoveChild, 10,
/*38273*/         OPC_RecordNode, // #9 = $tfe
/*38274*/         OPC_MoveParent,
/*38275*/         OPC_MoveChild, 11,
/*38277*/         OPC_RecordNode, // #10 = $lwe
/*38278*/         OPC_MoveParent,
/*38279*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38281*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38284*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38287*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38290*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38293*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38296*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38299*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38302*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38305*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38323*/       /*Scope*/ 68, /*->38392*/
/*38324*/         OPC_CheckChild1Type, MVT::v8i32,
/*38326*/         OPC_RecordChild2, // #1 = $rsrc
/*38327*/         OPC_RecordChild3, // #2 = $sampler
/*38328*/         OPC_RecordChild4, // #3 = $dmask
/*38329*/         OPC_RecordChild5, // #4 = $unorm
/*38330*/         OPC_RecordChild6, // #5 = $r128
/*38331*/         OPC_RecordChild7, // #6 = $da
/*38332*/         OPC_MoveChild, 8,
/*38334*/         OPC_RecordNode, // #7 = $glc
/*38335*/         OPC_MoveParent,
/*38336*/         OPC_MoveChild, 9,
/*38338*/         OPC_RecordNode, // #8 = $slc
/*38339*/         OPC_MoveParent,
/*38340*/         OPC_MoveChild, 10,
/*38342*/         OPC_RecordNode, // #9 = $tfe
/*38343*/         OPC_MoveParent,
/*38344*/         OPC_MoveChild, 11,
/*38346*/         OPC_RecordNode, // #10 = $lwe
/*38347*/         OPC_MoveParent,
/*38348*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38350*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38353*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38356*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38359*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38362*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38365*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38368*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38371*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38374*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38392*/       /*Scope*/ 68, /*->38461*/
/*38393*/         OPC_CheckChild1Type, MVT::v16i32,
/*38395*/         OPC_RecordChild2, // #1 = $rsrc
/*38396*/         OPC_RecordChild3, // #2 = $sampler
/*38397*/         OPC_RecordChild4, // #3 = $dmask
/*38398*/         OPC_RecordChild5, // #4 = $unorm
/*38399*/         OPC_RecordChild6, // #5 = $r128
/*38400*/         OPC_RecordChild7, // #6 = $da
/*38401*/         OPC_MoveChild, 8,
/*38403*/         OPC_RecordNode, // #7 = $glc
/*38404*/         OPC_MoveParent,
/*38405*/         OPC_MoveChild, 9,
/*38407*/         OPC_RecordNode, // #8 = $slc
/*38408*/         OPC_MoveParent,
/*38409*/         OPC_MoveChild, 10,
/*38411*/         OPC_RecordNode, // #9 = $tfe
/*38412*/         OPC_MoveParent,
/*38413*/         OPC_MoveChild, 11,
/*38415*/         OPC_RecordNode, // #10 = $lwe
/*38416*/         OPC_MoveParent,
/*38417*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38419*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38422*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38425*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38428*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38431*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38434*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38437*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38440*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38443*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6074:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38461*/       0, /*End of Scope*/
/*38462*/     /*Scope*/ 95|128,2/*351*/, /*->38815*/
/*38464*/       OPC_CheckChild0Integer, 57|128,47/*6073*/, 
/*38467*/       OPC_RecordChild1, // #0 = $addr
/*38468*/       OPC_Scope, 68, /*->38538*/ // 5 children in Scope
/*38470*/         OPC_CheckChild1Type, MVT::i32,
/*38472*/         OPC_RecordChild2, // #1 = $rsrc
/*38473*/         OPC_RecordChild3, // #2 = $sampler
/*38474*/         OPC_RecordChild4, // #3 = $dmask
/*38475*/         OPC_RecordChild5, // #4 = $unorm
/*38476*/         OPC_RecordChild6, // #5 = $r128
/*38477*/         OPC_RecordChild7, // #6 = $da
/*38478*/         OPC_MoveChild, 8,
/*38480*/         OPC_RecordNode, // #7 = $glc
/*38481*/         OPC_MoveParent,
/*38482*/         OPC_MoveChild, 9,
/*38484*/         OPC_RecordNode, // #8 = $slc
/*38485*/         OPC_MoveParent,
/*38486*/         OPC_MoveChild, 10,
/*38488*/         OPC_RecordNode, // #9 = $tfe
/*38489*/         OPC_MoveParent,
/*38490*/         OPC_MoveChild, 11,
/*38492*/         OPC_RecordNode, // #10 = $lwe
/*38493*/         OPC_MoveParent,
/*38494*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38496*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38499*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38502*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38505*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38508*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38511*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38514*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38517*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38520*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38538*/       /*Scope*/ 68, /*->38607*/
/*38539*/         OPC_CheckChild1Type, MVT::v2i32,
/*38541*/         OPC_RecordChild2, // #1 = $rsrc
/*38542*/         OPC_RecordChild3, // #2 = $sampler
/*38543*/         OPC_RecordChild4, // #3 = $dmask
/*38544*/         OPC_RecordChild5, // #4 = $unorm
/*38545*/         OPC_RecordChild6, // #5 = $r128
/*38546*/         OPC_RecordChild7, // #6 = $da
/*38547*/         OPC_MoveChild, 8,
/*38549*/         OPC_RecordNode, // #7 = $glc
/*38550*/         OPC_MoveParent,
/*38551*/         OPC_MoveChild, 9,
/*38553*/         OPC_RecordNode, // #8 = $slc
/*38554*/         OPC_MoveParent,
/*38555*/         OPC_MoveChild, 10,
/*38557*/         OPC_RecordNode, // #9 = $tfe
/*38558*/         OPC_MoveParent,
/*38559*/         OPC_MoveChild, 11,
/*38561*/         OPC_RecordNode, // #10 = $lwe
/*38562*/         OPC_MoveParent,
/*38563*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38565*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38568*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38571*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38574*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38577*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38580*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38583*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38586*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38589*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38607*/       /*Scope*/ 68, /*->38676*/
/*38608*/         OPC_CheckChild1Type, MVT::v4i32,
/*38610*/         OPC_RecordChild2, // #1 = $rsrc
/*38611*/         OPC_RecordChild3, // #2 = $sampler
/*38612*/         OPC_RecordChild4, // #3 = $dmask
/*38613*/         OPC_RecordChild5, // #4 = $unorm
/*38614*/         OPC_RecordChild6, // #5 = $r128
/*38615*/         OPC_RecordChild7, // #6 = $da
/*38616*/         OPC_MoveChild, 8,
/*38618*/         OPC_RecordNode, // #7 = $glc
/*38619*/         OPC_MoveParent,
/*38620*/         OPC_MoveChild, 9,
/*38622*/         OPC_RecordNode, // #8 = $slc
/*38623*/         OPC_MoveParent,
/*38624*/         OPC_MoveChild, 10,
/*38626*/         OPC_RecordNode, // #9 = $tfe
/*38627*/         OPC_MoveParent,
/*38628*/         OPC_MoveChild, 11,
/*38630*/         OPC_RecordNode, // #10 = $lwe
/*38631*/         OPC_MoveParent,
/*38632*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38634*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38637*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38640*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38643*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38646*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38649*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38652*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38655*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38658*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38676*/       /*Scope*/ 68, /*->38745*/
/*38677*/         OPC_CheckChild1Type, MVT::v8i32,
/*38679*/         OPC_RecordChild2, // #1 = $rsrc
/*38680*/         OPC_RecordChild3, // #2 = $sampler
/*38681*/         OPC_RecordChild4, // #3 = $dmask
/*38682*/         OPC_RecordChild5, // #4 = $unorm
/*38683*/         OPC_RecordChild6, // #5 = $r128
/*38684*/         OPC_RecordChild7, // #6 = $da
/*38685*/         OPC_MoveChild, 8,
/*38687*/         OPC_RecordNode, // #7 = $glc
/*38688*/         OPC_MoveParent,
/*38689*/         OPC_MoveChild, 9,
/*38691*/         OPC_RecordNode, // #8 = $slc
/*38692*/         OPC_MoveParent,
/*38693*/         OPC_MoveChild, 10,
/*38695*/         OPC_RecordNode, // #9 = $tfe
/*38696*/         OPC_MoveParent,
/*38697*/         OPC_MoveChild, 11,
/*38699*/         OPC_RecordNode, // #10 = $lwe
/*38700*/         OPC_MoveParent,
/*38701*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38703*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38706*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38709*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38712*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38715*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38718*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38721*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38724*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38727*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38745*/       /*Scope*/ 68, /*->38814*/
/*38746*/         OPC_CheckChild1Type, MVT::v16i32,
/*38748*/         OPC_RecordChild2, // #1 = $rsrc
/*38749*/         OPC_RecordChild3, // #2 = $sampler
/*38750*/         OPC_RecordChild4, // #3 = $dmask
/*38751*/         OPC_RecordChild5, // #4 = $unorm
/*38752*/         OPC_RecordChild6, // #5 = $r128
/*38753*/         OPC_RecordChild7, // #6 = $da
/*38754*/         OPC_MoveChild, 8,
/*38756*/         OPC_RecordNode, // #7 = $glc
/*38757*/         OPC_MoveParent,
/*38758*/         OPC_MoveChild, 9,
/*38760*/         OPC_RecordNode, // #8 = $slc
/*38761*/         OPC_MoveParent,
/*38762*/         OPC_MoveChild, 10,
/*38764*/         OPC_RecordNode, // #9 = $tfe
/*38765*/         OPC_MoveParent,
/*38766*/         OPC_MoveChild, 11,
/*38768*/         OPC_RecordNode, // #10 = $lwe
/*38769*/         OPC_MoveParent,
/*38770*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38772*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38775*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38778*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38781*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38784*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38787*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38790*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38793*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38796*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6073:iPTR, v16i32:v16i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_SAMPLE_C_CD_CL_O_V4_V16:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v16i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38814*/       0, /*End of Scope*/
/*38815*/     /*Scope*/ 16|128,1/*144*/, /*->38961*/
/*38817*/       OPC_CheckChild0Integer, 15|128,47/*6031*/, 
/*38820*/       OPC_RecordChild1, // #0 = $addr
/*38821*/       OPC_Scope, 68, /*->38891*/ // 2 children in Scope
/*38823*/         OPC_CheckChild1Type, MVT::v2i32,
/*38825*/         OPC_RecordChild2, // #1 = $rsrc
/*38826*/         OPC_RecordChild3, // #2 = $sampler
/*38827*/         OPC_RecordChild4, // #3 = $dmask
/*38828*/         OPC_RecordChild5, // #4 = $unorm
/*38829*/         OPC_RecordChild6, // #5 = $r128
/*38830*/         OPC_RecordChild7, // #6 = $da
/*38831*/         OPC_MoveChild, 8,
/*38833*/         OPC_RecordNode, // #7 = $glc
/*38834*/         OPC_MoveParent,
/*38835*/         OPC_MoveChild, 9,
/*38837*/         OPC_RecordNode, // #8 = $slc
/*38838*/         OPC_MoveParent,
/*38839*/         OPC_MoveChild, 10,
/*38841*/         OPC_RecordNode, // #9 = $tfe
/*38842*/         OPC_MoveParent,
/*38843*/         OPC_MoveChild, 11,
/*38845*/         OPC_RecordNode, // #10 = $lwe
/*38846*/         OPC_MoveParent,
/*38847*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38849*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38852*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38855*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38858*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38861*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38864*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38867*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38870*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38873*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6031:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38891*/       /*Scope*/ 68, /*->38960*/
/*38892*/         OPC_CheckChild1Type, MVT::v4i32,
/*38894*/         OPC_RecordChild2, // #1 = $rsrc
/*38895*/         OPC_RecordChild3, // #2 = $sampler
/*38896*/         OPC_RecordChild4, // #3 = $dmask
/*38897*/         OPC_RecordChild5, // #4 = $unorm
/*38898*/         OPC_RecordChild6, // #5 = $r128
/*38899*/         OPC_RecordChild7, // #6 = $da
/*38900*/         OPC_MoveChild, 8,
/*38902*/         OPC_RecordNode, // #7 = $glc
/*38903*/         OPC_MoveParent,
/*38904*/         OPC_MoveChild, 9,
/*38906*/         OPC_RecordNode, // #8 = $slc
/*38907*/         OPC_MoveParent,
/*38908*/         OPC_MoveChild, 10,
/*38910*/         OPC_RecordNode, // #9 = $tfe
/*38911*/         OPC_MoveParent,
/*38912*/         OPC_MoveChild, 11,
/*38914*/         OPC_RecordNode, // #10 = $lwe
/*38915*/         OPC_MoveParent,
/*38916*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38918*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38921*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38924*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*38927*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*38930*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*38933*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*38936*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*38939*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*38942*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6031:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*38960*/       0, /*End of Scope*/
/*38961*/     /*Scope*/ 72, /*->39034*/
/*38962*/       OPC_CheckChild0Integer, 32|128,47/*6048*/, 
/*38965*/       OPC_RecordChild1, // #0 = $addr
/*38966*/       OPC_CheckChild1Type, MVT::v4i32,
/*38968*/       OPC_RecordChild2, // #1 = $rsrc
/*38969*/       OPC_RecordChild3, // #2 = $sampler
/*38970*/       OPC_RecordChild4, // #3 = $dmask
/*38971*/       OPC_RecordChild5, // #4 = $unorm
/*38972*/       OPC_RecordChild6, // #5 = $r128
/*38973*/       OPC_RecordChild7, // #6 = $da
/*38974*/       OPC_MoveChild, 8,
/*38976*/       OPC_RecordNode, // #7 = $glc
/*38977*/       OPC_MoveParent,
/*38978*/       OPC_MoveChild, 9,
/*38980*/       OPC_RecordNode, // #8 = $slc
/*38981*/       OPC_MoveParent,
/*38982*/       OPC_MoveChild, 10,
/*38984*/       OPC_RecordNode, // #9 = $tfe
/*38985*/       OPC_MoveParent,
/*38986*/       OPC_MoveChild, 11,
/*38988*/       OPC_RecordNode, // #10 = $lwe
/*38989*/       OPC_MoveParent,
/*38990*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*38992*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*38995*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*38998*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39001*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39004*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39007*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39010*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39013*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39016*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6048:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39034*/     /*Scope*/ 72, /*->39107*/
/*39035*/       OPC_CheckChild0Integer, 34|128,47/*6050*/, 
/*39038*/       OPC_RecordChild1, // #0 = $addr
/*39039*/       OPC_CheckChild1Type, MVT::v4i32,
/*39041*/       OPC_RecordChild2, // #1 = $rsrc
/*39042*/       OPC_RecordChild3, // #2 = $sampler
/*39043*/       OPC_RecordChild4, // #3 = $dmask
/*39044*/       OPC_RecordChild5, // #4 = $unorm
/*39045*/       OPC_RecordChild6, // #5 = $r128
/*39046*/       OPC_RecordChild7, // #6 = $da
/*39047*/       OPC_MoveChild, 8,
/*39049*/       OPC_RecordNode, // #7 = $glc
/*39050*/       OPC_MoveParent,
/*39051*/       OPC_MoveChild, 9,
/*39053*/       OPC_RecordNode, // #8 = $slc
/*39054*/       OPC_MoveParent,
/*39055*/       OPC_MoveChild, 10,
/*39057*/       OPC_RecordNode, // #9 = $tfe
/*39058*/       OPC_MoveParent,
/*39059*/       OPC_MoveChild, 11,
/*39061*/       OPC_RecordNode, // #10 = $lwe
/*39062*/       OPC_MoveParent,
/*39063*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39065*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39068*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39071*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39074*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39077*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39080*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39083*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39086*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39089*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6050:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39107*/     /*Scope*/ 72, /*->39180*/
/*39108*/       OPC_CheckChild0Integer, 16|128,47/*6032*/, 
/*39111*/       OPC_RecordChild1, // #0 = $addr
/*39112*/       OPC_CheckChild1Type, MVT::v4i32,
/*39114*/       OPC_RecordChild2, // #1 = $rsrc
/*39115*/       OPC_RecordChild3, // #2 = $sampler
/*39116*/       OPC_RecordChild4, // #3 = $dmask
/*39117*/       OPC_RecordChild5, // #4 = $unorm
/*39118*/       OPC_RecordChild6, // #5 = $r128
/*39119*/       OPC_RecordChild7, // #6 = $da
/*39120*/       OPC_MoveChild, 8,
/*39122*/       OPC_RecordNode, // #7 = $glc
/*39123*/       OPC_MoveParent,
/*39124*/       OPC_MoveChild, 9,
/*39126*/       OPC_RecordNode, // #8 = $slc
/*39127*/       OPC_MoveParent,
/*39128*/       OPC_MoveChild, 10,
/*39130*/       OPC_RecordNode, // #9 = $tfe
/*39131*/       OPC_MoveParent,
/*39132*/       OPC_MoveChild, 11,
/*39134*/       OPC_RecordNode, // #10 = $lwe
/*39135*/       OPC_MoveParent,
/*39136*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39138*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39141*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39144*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39147*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39150*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39153*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39156*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39159*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39162*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6032:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39180*/     /*Scope*/ 16|128,1/*144*/, /*->39326*/
/*39182*/       OPC_CheckChild0Integer, 17|128,47/*6033*/, 
/*39185*/       OPC_RecordChild1, // #0 = $addr
/*39186*/       OPC_Scope, 68, /*->39256*/ // 2 children in Scope
/*39188*/         OPC_CheckChild1Type, MVT::v4i32,
/*39190*/         OPC_RecordChild2, // #1 = $rsrc
/*39191*/         OPC_RecordChild3, // #2 = $sampler
/*39192*/         OPC_RecordChild4, // #3 = $dmask
/*39193*/         OPC_RecordChild5, // #4 = $unorm
/*39194*/         OPC_RecordChild6, // #5 = $r128
/*39195*/         OPC_RecordChild7, // #6 = $da
/*39196*/         OPC_MoveChild, 8,
/*39198*/         OPC_RecordNode, // #7 = $glc
/*39199*/         OPC_MoveParent,
/*39200*/         OPC_MoveChild, 9,
/*39202*/         OPC_RecordNode, // #8 = $slc
/*39203*/         OPC_MoveParent,
/*39204*/         OPC_MoveChild, 10,
/*39206*/         OPC_RecordNode, // #9 = $tfe
/*39207*/         OPC_MoveParent,
/*39208*/         OPC_MoveChild, 11,
/*39210*/         OPC_RecordNode, // #10 = $lwe
/*39211*/         OPC_MoveParent,
/*39212*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39214*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39217*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39220*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39223*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39226*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39229*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39232*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39235*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39238*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6033:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39256*/       /*Scope*/ 68, /*->39325*/
/*39257*/         OPC_CheckChild1Type, MVT::v8i32,
/*39259*/         OPC_RecordChild2, // #1 = $rsrc
/*39260*/         OPC_RecordChild3, // #2 = $sampler
/*39261*/         OPC_RecordChild4, // #3 = $dmask
/*39262*/         OPC_RecordChild5, // #4 = $unorm
/*39263*/         OPC_RecordChild6, // #5 = $r128
/*39264*/         OPC_RecordChild7, // #6 = $da
/*39265*/         OPC_MoveChild, 8,
/*39267*/         OPC_RecordNode, // #7 = $glc
/*39268*/         OPC_MoveParent,
/*39269*/         OPC_MoveChild, 9,
/*39271*/         OPC_RecordNode, // #8 = $slc
/*39272*/         OPC_MoveParent,
/*39273*/         OPC_MoveChild, 10,
/*39275*/         OPC_RecordNode, // #9 = $tfe
/*39276*/         OPC_MoveParent,
/*39277*/         OPC_MoveChild, 11,
/*39279*/         OPC_RecordNode, // #10 = $lwe
/*39280*/         OPC_MoveParent,
/*39281*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39283*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39286*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39289*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39292*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39295*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39298*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39301*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39304*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39307*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6033:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39325*/       0, /*End of Scope*/
/*39326*/     /*Scope*/ 16|128,1/*144*/, /*->39472*/
/*39328*/       OPC_CheckChild0Integer, 36|128,47/*6052*/, 
/*39331*/       OPC_RecordChild1, // #0 = $addr
/*39332*/       OPC_Scope, 68, /*->39402*/ // 2 children in Scope
/*39334*/         OPC_CheckChild1Type, MVT::v2i32,
/*39336*/         OPC_RecordChild2, // #1 = $rsrc
/*39337*/         OPC_RecordChild3, // #2 = $sampler
/*39338*/         OPC_RecordChild4, // #3 = $dmask
/*39339*/         OPC_RecordChild5, // #4 = $unorm
/*39340*/         OPC_RecordChild6, // #5 = $r128
/*39341*/         OPC_RecordChild7, // #6 = $da
/*39342*/         OPC_MoveChild, 8,
/*39344*/         OPC_RecordNode, // #7 = $glc
/*39345*/         OPC_MoveParent,
/*39346*/         OPC_MoveChild, 9,
/*39348*/         OPC_RecordNode, // #8 = $slc
/*39349*/         OPC_MoveParent,
/*39350*/         OPC_MoveChild, 10,
/*39352*/         OPC_RecordNode, // #9 = $tfe
/*39353*/         OPC_MoveParent,
/*39354*/         OPC_MoveChild, 11,
/*39356*/         OPC_RecordNode, // #10 = $lwe
/*39357*/         OPC_MoveParent,
/*39358*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39360*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39363*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39366*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39369*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39372*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39375*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39378*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39381*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39384*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6052:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39402*/       /*Scope*/ 68, /*->39471*/
/*39403*/         OPC_CheckChild1Type, MVT::v4i32,
/*39405*/         OPC_RecordChild2, // #1 = $rsrc
/*39406*/         OPC_RecordChild3, // #2 = $sampler
/*39407*/         OPC_RecordChild4, // #3 = $dmask
/*39408*/         OPC_RecordChild5, // #4 = $unorm
/*39409*/         OPC_RecordChild6, // #5 = $r128
/*39410*/         OPC_RecordChild7, // #6 = $da
/*39411*/         OPC_MoveChild, 8,
/*39413*/         OPC_RecordNode, // #7 = $glc
/*39414*/         OPC_MoveParent,
/*39415*/         OPC_MoveChild, 9,
/*39417*/         OPC_RecordNode, // #8 = $slc
/*39418*/         OPC_MoveParent,
/*39419*/         OPC_MoveChild, 10,
/*39421*/         OPC_RecordNode, // #9 = $tfe
/*39422*/         OPC_MoveParent,
/*39423*/         OPC_MoveChild, 11,
/*39425*/         OPC_RecordNode, // #10 = $lwe
/*39426*/         OPC_MoveParent,
/*39427*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39429*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39432*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39435*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39438*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39441*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39444*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39447*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39450*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39453*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6052:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39471*/       0, /*End of Scope*/
/*39472*/     /*Scope*/ 72, /*->39545*/
/*39473*/       OPC_CheckChild0Integer, 20|128,47/*6036*/, 
/*39476*/       OPC_RecordChild1, // #0 = $addr
/*39477*/       OPC_CheckChild1Type, MVT::v4i32,
/*39479*/       OPC_RecordChild2, // #1 = $rsrc
/*39480*/       OPC_RecordChild3, // #2 = $sampler
/*39481*/       OPC_RecordChild4, // #3 = $dmask
/*39482*/       OPC_RecordChild5, // #4 = $unorm
/*39483*/       OPC_RecordChild6, // #5 = $r128
/*39484*/       OPC_RecordChild7, // #6 = $da
/*39485*/       OPC_MoveChild, 8,
/*39487*/       OPC_RecordNode, // #7 = $glc
/*39488*/       OPC_MoveParent,
/*39489*/       OPC_MoveChild, 9,
/*39491*/       OPC_RecordNode, // #8 = $slc
/*39492*/       OPC_MoveParent,
/*39493*/       OPC_MoveChild, 10,
/*39495*/       OPC_RecordNode, // #9 = $tfe
/*39496*/       OPC_MoveParent,
/*39497*/       OPC_MoveChild, 11,
/*39499*/       OPC_RecordNode, // #10 = $lwe
/*39500*/       OPC_MoveParent,
/*39501*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39503*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39506*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39509*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39512*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39515*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39518*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39521*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39524*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39527*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6036:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39545*/     /*Scope*/ 16|128,1/*144*/, /*->39691*/
/*39547*/       OPC_CheckChild0Integer, 25|128,47/*6041*/, 
/*39550*/       OPC_RecordChild1, // #0 = $addr
/*39551*/       OPC_Scope, 68, /*->39621*/ // 2 children in Scope
/*39553*/         OPC_CheckChild1Type, MVT::v4i32,
/*39555*/         OPC_RecordChild2, // #1 = $rsrc
/*39556*/         OPC_RecordChild3, // #2 = $sampler
/*39557*/         OPC_RecordChild4, // #3 = $dmask
/*39558*/         OPC_RecordChild5, // #4 = $unorm
/*39559*/         OPC_RecordChild6, // #5 = $r128
/*39560*/         OPC_RecordChild7, // #6 = $da
/*39561*/         OPC_MoveChild, 8,
/*39563*/         OPC_RecordNode, // #7 = $glc
/*39564*/         OPC_MoveParent,
/*39565*/         OPC_MoveChild, 9,
/*39567*/         OPC_RecordNode, // #8 = $slc
/*39568*/         OPC_MoveParent,
/*39569*/         OPC_MoveChild, 10,
/*39571*/         OPC_RecordNode, // #9 = $tfe
/*39572*/         OPC_MoveParent,
/*39573*/         OPC_MoveChild, 11,
/*39575*/         OPC_RecordNode, // #10 = $lwe
/*39576*/         OPC_MoveParent,
/*39577*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39579*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39582*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39585*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39588*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39591*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39594*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39597*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39600*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39603*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39621*/       /*Scope*/ 68, /*->39690*/
/*39622*/         OPC_CheckChild1Type, MVT::v8i32,
/*39624*/         OPC_RecordChild2, // #1 = $rsrc
/*39625*/         OPC_RecordChild3, // #2 = $sampler
/*39626*/         OPC_RecordChild4, // #3 = $dmask
/*39627*/         OPC_RecordChild5, // #4 = $unorm
/*39628*/         OPC_RecordChild6, // #5 = $r128
/*39629*/         OPC_RecordChild7, // #6 = $da
/*39630*/         OPC_MoveChild, 8,
/*39632*/         OPC_RecordNode, // #7 = $glc
/*39633*/         OPC_MoveParent,
/*39634*/         OPC_MoveChild, 9,
/*39636*/         OPC_RecordNode, // #8 = $slc
/*39637*/         OPC_MoveParent,
/*39638*/         OPC_MoveChild, 10,
/*39640*/         OPC_RecordNode, // #9 = $tfe
/*39641*/         OPC_MoveParent,
/*39642*/         OPC_MoveChild, 11,
/*39644*/         OPC_RecordNode, // #10 = $lwe
/*39645*/         OPC_MoveParent,
/*39646*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39648*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39651*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39654*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39657*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39660*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39663*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39666*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39669*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39672*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6041:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39690*/       0, /*End of Scope*/
/*39691*/     /*Scope*/ 16|128,1/*144*/, /*->39837*/
/*39693*/       OPC_CheckChild0Integer, 27|128,47/*6043*/, 
/*39696*/       OPC_RecordChild1, // #0 = $addr
/*39697*/       OPC_Scope, 68, /*->39767*/ // 2 children in Scope
/*39699*/         OPC_CheckChild1Type, MVT::v4i32,
/*39701*/         OPC_RecordChild2, // #1 = $rsrc
/*39702*/         OPC_RecordChild3, // #2 = $sampler
/*39703*/         OPC_RecordChild4, // #3 = $dmask
/*39704*/         OPC_RecordChild5, // #4 = $unorm
/*39705*/         OPC_RecordChild6, // #5 = $r128
/*39706*/         OPC_RecordChild7, // #6 = $da
/*39707*/         OPC_MoveChild, 8,
/*39709*/         OPC_RecordNode, // #7 = $glc
/*39710*/         OPC_MoveParent,
/*39711*/         OPC_MoveChild, 9,
/*39713*/         OPC_RecordNode, // #8 = $slc
/*39714*/         OPC_MoveParent,
/*39715*/         OPC_MoveChild, 10,
/*39717*/         OPC_RecordNode, // #9 = $tfe
/*39718*/         OPC_MoveParent,
/*39719*/         OPC_MoveChild, 11,
/*39721*/         OPC_RecordNode, // #10 = $lwe
/*39722*/         OPC_MoveParent,
/*39723*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39725*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39728*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39731*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39734*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39737*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39740*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39743*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39746*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39749*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39767*/       /*Scope*/ 68, /*->39836*/
/*39768*/         OPC_CheckChild1Type, MVT::v8i32,
/*39770*/         OPC_RecordChild2, // #1 = $rsrc
/*39771*/         OPC_RecordChild3, // #2 = $sampler
/*39772*/         OPC_RecordChild4, // #3 = $dmask
/*39773*/         OPC_RecordChild5, // #4 = $unorm
/*39774*/         OPC_RecordChild6, // #5 = $r128
/*39775*/         OPC_RecordChild7, // #6 = $da
/*39776*/         OPC_MoveChild, 8,
/*39778*/         OPC_RecordNode, // #7 = $glc
/*39779*/         OPC_MoveParent,
/*39780*/         OPC_MoveChild, 9,
/*39782*/         OPC_RecordNode, // #8 = $slc
/*39783*/         OPC_MoveParent,
/*39784*/         OPC_MoveChild, 10,
/*39786*/         OPC_RecordNode, // #9 = $tfe
/*39787*/         OPC_MoveParent,
/*39788*/         OPC_MoveChild, 11,
/*39790*/         OPC_RecordNode, // #10 = $lwe
/*39791*/         OPC_MoveParent,
/*39792*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39794*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39797*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39800*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39803*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39806*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39809*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39812*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39815*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39818*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6043:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_L_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39836*/       0, /*End of Scope*/
/*39837*/     /*Scope*/ 16|128,1/*144*/, /*->39983*/
/*39839*/       OPC_CheckChild0Integer, 21|128,47/*6037*/, 
/*39842*/       OPC_RecordChild1, // #0 = $addr
/*39843*/       OPC_Scope, 68, /*->39913*/ // 2 children in Scope
/*39845*/         OPC_CheckChild1Type, MVT::v4i32,
/*39847*/         OPC_RecordChild2, // #1 = $rsrc
/*39848*/         OPC_RecordChild3, // #2 = $sampler
/*39849*/         OPC_RecordChild4, // #3 = $dmask
/*39850*/         OPC_RecordChild5, // #4 = $unorm
/*39851*/         OPC_RecordChild6, // #5 = $r128
/*39852*/         OPC_RecordChild7, // #6 = $da
/*39853*/         OPC_MoveChild, 8,
/*39855*/         OPC_RecordNode, // #7 = $glc
/*39856*/         OPC_MoveParent,
/*39857*/         OPC_MoveChild, 9,
/*39859*/         OPC_RecordNode, // #8 = $slc
/*39860*/         OPC_MoveParent,
/*39861*/         OPC_MoveChild, 10,
/*39863*/         OPC_RecordNode, // #9 = $tfe
/*39864*/         OPC_MoveParent,
/*39865*/         OPC_MoveChild, 11,
/*39867*/         OPC_RecordNode, // #10 = $lwe
/*39868*/         OPC_MoveParent,
/*39869*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39871*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39874*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39877*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39880*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39883*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39886*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39889*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39892*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39895*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6037:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39913*/       /*Scope*/ 68, /*->39982*/
/*39914*/         OPC_CheckChild1Type, MVT::v8i32,
/*39916*/         OPC_RecordChild2, // #1 = $rsrc
/*39917*/         OPC_RecordChild3, // #2 = $sampler
/*39918*/         OPC_RecordChild4, // #3 = $dmask
/*39919*/         OPC_RecordChild5, // #4 = $unorm
/*39920*/         OPC_RecordChild6, // #5 = $r128
/*39921*/         OPC_RecordChild7, // #6 = $da
/*39922*/         OPC_MoveChild, 8,
/*39924*/         OPC_RecordNode, // #7 = $glc
/*39925*/         OPC_MoveParent,
/*39926*/         OPC_MoveChild, 9,
/*39928*/         OPC_RecordNode, // #8 = $slc
/*39929*/         OPC_MoveParent,
/*39930*/         OPC_MoveChild, 10,
/*39932*/         OPC_RecordNode, // #9 = $tfe
/*39933*/         OPC_MoveParent,
/*39934*/         OPC_MoveChild, 11,
/*39936*/         OPC_RecordNode, // #10 = $lwe
/*39937*/         OPC_MoveParent,
/*39938*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*39940*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*39943*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*39946*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*39949*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*39952*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*39955*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*39958*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*39961*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*39964*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6037:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_B_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*39982*/       0, /*End of Scope*/
/*39983*/     /*Scope*/ 72, /*->40056*/
/*39984*/       OPC_CheckChild0Integer, 22|128,47/*6038*/, 
/*39987*/       OPC_RecordChild1, // #0 = $addr
/*39988*/       OPC_CheckChild1Type, MVT::v8i32,
/*39990*/       OPC_RecordChild2, // #1 = $rsrc
/*39991*/       OPC_RecordChild3, // #2 = $sampler
/*39992*/       OPC_RecordChild4, // #3 = $dmask
/*39993*/       OPC_RecordChild5, // #4 = $unorm
/*39994*/       OPC_RecordChild6, // #5 = $r128
/*39995*/       OPC_RecordChild7, // #6 = $da
/*39996*/       OPC_MoveChild, 8,
/*39998*/       OPC_RecordNode, // #7 = $glc
/*39999*/       OPC_MoveParent,
/*40000*/       OPC_MoveChild, 9,
/*40002*/       OPC_RecordNode, // #8 = $slc
/*40003*/       OPC_MoveParent,
/*40004*/       OPC_MoveChild, 10,
/*40006*/       OPC_RecordNode, // #9 = $tfe
/*40007*/       OPC_MoveParent,
/*40008*/       OPC_MoveChild, 11,
/*40010*/       OPC_RecordNode, // #10 = $lwe
/*40011*/       OPC_MoveParent,
/*40012*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40014*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40017*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40020*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40023*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40026*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40029*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40032*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40035*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40038*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6038:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40056*/     /*Scope*/ 72, /*->40129*/
/*40057*/       OPC_CheckChild0Integer, 29|128,47/*6045*/, 
/*40060*/       OPC_RecordChild1, // #0 = $addr
/*40061*/       OPC_CheckChild1Type, MVT::v4i32,
/*40063*/       OPC_RecordChild2, // #1 = $rsrc
/*40064*/       OPC_RecordChild3, // #2 = $sampler
/*40065*/       OPC_RecordChild4, // #3 = $dmask
/*40066*/       OPC_RecordChild5, // #4 = $unorm
/*40067*/       OPC_RecordChild6, // #5 = $r128
/*40068*/       OPC_RecordChild7, // #6 = $da
/*40069*/       OPC_MoveChild, 8,
/*40071*/       OPC_RecordNode, // #7 = $glc
/*40072*/       OPC_MoveParent,
/*40073*/       OPC_MoveChild, 9,
/*40075*/       OPC_RecordNode, // #8 = $slc
/*40076*/       OPC_MoveParent,
/*40077*/       OPC_MoveChild, 10,
/*40079*/       OPC_RecordNode, // #9 = $tfe
/*40080*/       OPC_MoveParent,
/*40081*/       OPC_MoveChild, 11,
/*40083*/       OPC_RecordNode, // #10 = $lwe
/*40084*/       OPC_MoveParent,
/*40085*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40087*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40090*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40093*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40096*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40099*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40102*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40105*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40108*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40111*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6045:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_LZ_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40129*/     /*Scope*/ 72, /*->40202*/
/*40130*/       OPC_CheckChild0Integer, 38|128,47/*6054*/, 
/*40133*/       OPC_RecordChild1, // #0 = $addr
/*40134*/       OPC_CheckChild1Type, MVT::v4i32,
/*40136*/       OPC_RecordChild2, // #1 = $rsrc
/*40137*/       OPC_RecordChild3, // #2 = $sampler
/*40138*/       OPC_RecordChild4, // #3 = $dmask
/*40139*/       OPC_RecordChild5, // #4 = $unorm
/*40140*/       OPC_RecordChild6, // #5 = $r128
/*40141*/       OPC_RecordChild7, // #6 = $da
/*40142*/       OPC_MoveChild, 8,
/*40144*/       OPC_RecordNode, // #7 = $glc
/*40145*/       OPC_MoveParent,
/*40146*/       OPC_MoveChild, 9,
/*40148*/       OPC_RecordNode, // #8 = $slc
/*40149*/       OPC_MoveParent,
/*40150*/       OPC_MoveChild, 10,
/*40152*/       OPC_RecordNode, // #9 = $tfe
/*40153*/       OPC_MoveParent,
/*40154*/       OPC_MoveChild, 11,
/*40156*/       OPC_RecordNode, // #10 = $lwe
/*40157*/       OPC_MoveParent,
/*40158*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40160*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40163*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40166*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40169*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40172*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40175*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40178*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40181*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40184*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6054:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40202*/     /*Scope*/ 16|128,1/*144*/, /*->40348*/
/*40204*/       OPC_CheckChild0Integer, 33|128,47/*6049*/, 
/*40207*/       OPC_RecordChild1, // #0 = $addr
/*40208*/       OPC_Scope, 68, /*->40278*/ // 2 children in Scope
/*40210*/         OPC_CheckChild1Type, MVT::v4i32,
/*40212*/         OPC_RecordChild2, // #1 = $rsrc
/*40213*/         OPC_RecordChild3, // #2 = $sampler
/*40214*/         OPC_RecordChild4, // #3 = $dmask
/*40215*/         OPC_RecordChild5, // #4 = $unorm
/*40216*/         OPC_RecordChild6, // #5 = $r128
/*40217*/         OPC_RecordChild7, // #6 = $da
/*40218*/         OPC_MoveChild, 8,
/*40220*/         OPC_RecordNode, // #7 = $glc
/*40221*/         OPC_MoveParent,
/*40222*/         OPC_MoveChild, 9,
/*40224*/         OPC_RecordNode, // #8 = $slc
/*40225*/         OPC_MoveParent,
/*40226*/         OPC_MoveChild, 10,
/*40228*/         OPC_RecordNode, // #9 = $tfe
/*40229*/         OPC_MoveParent,
/*40230*/         OPC_MoveChild, 11,
/*40232*/         OPC_RecordNode, // #10 = $lwe
/*40233*/         OPC_MoveParent,
/*40234*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40236*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40239*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40242*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40245*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40248*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40251*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40254*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40257*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40260*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6049:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40278*/       /*Scope*/ 68, /*->40347*/
/*40279*/         OPC_CheckChild1Type, MVT::v8i32,
/*40281*/         OPC_RecordChild2, // #1 = $rsrc
/*40282*/         OPC_RecordChild3, // #2 = $sampler
/*40283*/         OPC_RecordChild4, // #3 = $dmask
/*40284*/         OPC_RecordChild5, // #4 = $unorm
/*40285*/         OPC_RecordChild6, // #5 = $r128
/*40286*/         OPC_RecordChild7, // #6 = $da
/*40287*/         OPC_MoveChild, 8,
/*40289*/         OPC_RecordNode, // #7 = $glc
/*40290*/         OPC_MoveParent,
/*40291*/         OPC_MoveChild, 9,
/*40293*/         OPC_RecordNode, // #8 = $slc
/*40294*/         OPC_MoveParent,
/*40295*/         OPC_MoveChild, 10,
/*40297*/         OPC_RecordNode, // #9 = $tfe
/*40298*/         OPC_MoveParent,
/*40299*/         OPC_MoveChild, 11,
/*40301*/         OPC_RecordNode, // #10 = $lwe
/*40302*/         OPC_MoveParent,
/*40303*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40305*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40308*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40311*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40314*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40317*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40320*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40323*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40326*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40329*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_CL_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6049:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40347*/       0, /*End of Scope*/
/*40348*/     /*Scope*/ 16|128,1/*144*/, /*->40494*/
/*40350*/       OPC_CheckChild0Integer, 35|128,47/*6051*/, 
/*40353*/       OPC_RecordChild1, // #0 = $addr
/*40354*/       OPC_Scope, 68, /*->40424*/ // 2 children in Scope
/*40356*/         OPC_CheckChild1Type, MVT::v4i32,
/*40358*/         OPC_RecordChild2, // #1 = $rsrc
/*40359*/         OPC_RecordChild3, // #2 = $sampler
/*40360*/         OPC_RecordChild4, // #3 = $dmask
/*40361*/         OPC_RecordChild5, // #4 = $unorm
/*40362*/         OPC_RecordChild6, // #5 = $r128
/*40363*/         OPC_RecordChild7, // #6 = $da
/*40364*/         OPC_MoveChild, 8,
/*40366*/         OPC_RecordNode, // #7 = $glc
/*40367*/         OPC_MoveParent,
/*40368*/         OPC_MoveChild, 9,
/*40370*/         OPC_RecordNode, // #8 = $slc
/*40371*/         OPC_MoveParent,
/*40372*/         OPC_MoveChild, 10,
/*40374*/         OPC_RecordNode, // #9 = $tfe
/*40375*/         OPC_MoveParent,
/*40376*/         OPC_MoveChild, 11,
/*40378*/         OPC_RecordNode, // #10 = $lwe
/*40379*/         OPC_MoveParent,
/*40380*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40382*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40385*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40388*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40391*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40394*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40397*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40400*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40403*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40406*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40424*/       /*Scope*/ 68, /*->40493*/
/*40425*/         OPC_CheckChild1Type, MVT::v8i32,
/*40427*/         OPC_RecordChild2, // #1 = $rsrc
/*40428*/         OPC_RecordChild3, // #2 = $sampler
/*40429*/         OPC_RecordChild4, // #3 = $dmask
/*40430*/         OPC_RecordChild5, // #4 = $unorm
/*40431*/         OPC_RecordChild6, // #5 = $r128
/*40432*/         OPC_RecordChild7, // #6 = $da
/*40433*/         OPC_MoveChild, 8,
/*40435*/         OPC_RecordNode, // #7 = $glc
/*40436*/         OPC_MoveParent,
/*40437*/         OPC_MoveChild, 9,
/*40439*/         OPC_RecordNode, // #8 = $slc
/*40440*/         OPC_MoveParent,
/*40441*/         OPC_MoveChild, 10,
/*40443*/         OPC_RecordNode, // #9 = $tfe
/*40444*/         OPC_MoveParent,
/*40445*/         OPC_MoveChild, 11,
/*40447*/         OPC_RecordNode, // #10 = $lwe
/*40448*/         OPC_MoveParent,
/*40449*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40451*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40454*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40457*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40460*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40463*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40466*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40469*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40472*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40475*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_L_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6051:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40493*/       0, /*End of Scope*/
/*40494*/     /*Scope*/ 16|128,1/*144*/, /*->40640*/
/*40496*/       OPC_CheckChild0Integer, 19|128,47/*6035*/, 
/*40499*/       OPC_RecordChild1, // #0 = $addr
/*40500*/       OPC_Scope, 68, /*->40570*/ // 2 children in Scope
/*40502*/         OPC_CheckChild1Type, MVT::v4i32,
/*40504*/         OPC_RecordChild2, // #1 = $rsrc
/*40505*/         OPC_RecordChild3, // #2 = $sampler
/*40506*/         OPC_RecordChild4, // #3 = $dmask
/*40507*/         OPC_RecordChild5, // #4 = $unorm
/*40508*/         OPC_RecordChild6, // #5 = $r128
/*40509*/         OPC_RecordChild7, // #6 = $da
/*40510*/         OPC_MoveChild, 8,
/*40512*/         OPC_RecordNode, // #7 = $glc
/*40513*/         OPC_MoveParent,
/*40514*/         OPC_MoveChild, 9,
/*40516*/         OPC_RecordNode, // #8 = $slc
/*40517*/         OPC_MoveParent,
/*40518*/         OPC_MoveChild, 10,
/*40520*/         OPC_RecordNode, // #9 = $tfe
/*40521*/         OPC_MoveParent,
/*40522*/         OPC_MoveChild, 11,
/*40524*/         OPC_RecordNode, // #10 = $lwe
/*40525*/         OPC_MoveParent,
/*40526*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40528*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40531*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40534*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40537*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40540*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40543*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40546*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40549*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40552*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6035:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40570*/       /*Scope*/ 68, /*->40639*/
/*40571*/         OPC_CheckChild1Type, MVT::v8i32,
/*40573*/         OPC_RecordChild2, // #1 = $rsrc
/*40574*/         OPC_RecordChild3, // #2 = $sampler
/*40575*/         OPC_RecordChild4, // #3 = $dmask
/*40576*/         OPC_RecordChild5, // #4 = $unorm
/*40577*/         OPC_RecordChild6, // #5 = $r128
/*40578*/         OPC_RecordChild7, // #6 = $da
/*40579*/         OPC_MoveChild, 8,
/*40581*/         OPC_RecordNode, // #7 = $glc
/*40582*/         OPC_MoveParent,
/*40583*/         OPC_MoveChild, 9,
/*40585*/         OPC_RecordNode, // #8 = $slc
/*40586*/         OPC_MoveParent,
/*40587*/         OPC_MoveChild, 10,
/*40589*/         OPC_RecordNode, // #9 = $tfe
/*40590*/         OPC_MoveParent,
/*40591*/         OPC_MoveChild, 11,
/*40593*/         OPC_RecordNode, // #10 = $lwe
/*40594*/         OPC_MoveParent,
/*40595*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40597*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40600*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40603*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40606*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40609*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40612*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40615*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40618*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40621*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6035:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40639*/       0, /*End of Scope*/
/*40640*/     /*Scope*/ 72, /*->40713*/
/*40641*/       OPC_CheckChild0Integer, 18|128,47/*6034*/, 
/*40644*/       OPC_RecordChild1, // #0 = $addr
/*40645*/       OPC_CheckChild1Type, MVT::v8i32,
/*40647*/       OPC_RecordChild2, // #1 = $rsrc
/*40648*/       OPC_RecordChild3, // #2 = $sampler
/*40649*/       OPC_RecordChild4, // #3 = $dmask
/*40650*/       OPC_RecordChild5, // #4 = $unorm
/*40651*/       OPC_RecordChild6, // #5 = $r128
/*40652*/       OPC_RecordChild7, // #6 = $da
/*40653*/       OPC_MoveChild, 8,
/*40655*/       OPC_RecordNode, // #7 = $glc
/*40656*/       OPC_MoveParent,
/*40657*/       OPC_MoveChild, 9,
/*40659*/       OPC_RecordNode, // #8 = $slc
/*40660*/       OPC_MoveParent,
/*40661*/       OPC_MoveChild, 10,
/*40663*/       OPC_RecordNode, // #9 = $tfe
/*40664*/       OPC_MoveParent,
/*40665*/       OPC_MoveChild, 11,
/*40667*/       OPC_RecordNode, // #10 = $lwe
/*40668*/       OPC_MoveParent,
/*40669*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40671*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40674*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40677*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40680*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40683*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40686*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40689*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40692*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40695*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6034:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40713*/     /*Scope*/ 72, /*->40786*/
/*40714*/       OPC_CheckChild0Integer, 37|128,47/*6053*/, 
/*40717*/       OPC_RecordChild1, // #0 = $addr
/*40718*/       OPC_CheckChild1Type, MVT::v4i32,
/*40720*/       OPC_RecordChild2, // #1 = $rsrc
/*40721*/       OPC_RecordChild3, // #2 = $sampler
/*40722*/       OPC_RecordChild4, // #3 = $dmask
/*40723*/       OPC_RecordChild5, // #4 = $unorm
/*40724*/       OPC_RecordChild6, // #5 = $r128
/*40725*/       OPC_RecordChild7, // #6 = $da
/*40726*/       OPC_MoveChild, 8,
/*40728*/       OPC_RecordNode, // #7 = $glc
/*40729*/       OPC_MoveParent,
/*40730*/       OPC_MoveChild, 9,
/*40732*/       OPC_RecordNode, // #8 = $slc
/*40733*/       OPC_MoveParent,
/*40734*/       OPC_MoveChild, 10,
/*40736*/       OPC_RecordNode, // #9 = $tfe
/*40737*/       OPC_MoveParent,
/*40738*/       OPC_MoveChild, 11,
/*40740*/       OPC_RecordNode, // #10 = $lwe
/*40741*/       OPC_MoveParent,
/*40742*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40744*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40747*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40750*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40753*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40756*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40759*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40762*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40765*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40768*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6053:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40786*/     /*Scope*/ 16|128,1/*144*/, /*->40932*/
/*40788*/       OPC_CheckChild0Integer, 31|128,47/*6047*/, 
/*40791*/       OPC_RecordChild1, // #0 = $addr
/*40792*/       OPC_Scope, 68, /*->40862*/ // 2 children in Scope
/*40794*/         OPC_CheckChild1Type, MVT::v4i32,
/*40796*/         OPC_RecordChild2, // #1 = $rsrc
/*40797*/         OPC_RecordChild3, // #2 = $sampler
/*40798*/         OPC_RecordChild4, // #3 = $dmask
/*40799*/         OPC_RecordChild5, // #4 = $unorm
/*40800*/         OPC_RecordChild6, // #5 = $r128
/*40801*/         OPC_RecordChild7, // #6 = $da
/*40802*/         OPC_MoveChild, 8,
/*40804*/         OPC_RecordNode, // #7 = $glc
/*40805*/         OPC_MoveParent,
/*40806*/         OPC_MoveChild, 9,
/*40808*/         OPC_RecordNode, // #8 = $slc
/*40809*/         OPC_MoveParent,
/*40810*/         OPC_MoveChild, 10,
/*40812*/         OPC_RecordNode, // #9 = $tfe
/*40813*/         OPC_MoveParent,
/*40814*/         OPC_MoveChild, 11,
/*40816*/         OPC_RecordNode, // #10 = $lwe
/*40817*/         OPC_MoveParent,
/*40818*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40820*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40823*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40826*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40829*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40832*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40835*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40838*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40841*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40844*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40862*/       /*Scope*/ 68, /*->40931*/
/*40863*/         OPC_CheckChild1Type, MVT::v8i32,
/*40865*/         OPC_RecordChild2, // #1 = $rsrc
/*40866*/         OPC_RecordChild3, // #2 = $sampler
/*40867*/         OPC_RecordChild4, // #3 = $dmask
/*40868*/         OPC_RecordChild5, // #4 = $unorm
/*40869*/         OPC_RecordChild6, // #5 = $r128
/*40870*/         OPC_RecordChild7, // #6 = $da
/*40871*/         OPC_MoveChild, 8,
/*40873*/         OPC_RecordNode, // #7 = $glc
/*40874*/         OPC_MoveParent,
/*40875*/         OPC_MoveChild, 9,
/*40877*/         OPC_RecordNode, // #8 = $slc
/*40878*/         OPC_MoveParent,
/*40879*/         OPC_MoveChild, 10,
/*40881*/         OPC_RecordNode, // #9 = $tfe
/*40882*/         OPC_MoveParent,
/*40883*/         OPC_MoveChild, 11,
/*40885*/         OPC_RecordNode, // #10 = $lwe
/*40886*/         OPC_MoveParent,
/*40887*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40889*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40892*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40895*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40898*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40901*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40904*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40907*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40910*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40913*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6047:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*40931*/       0, /*End of Scope*/
/*40932*/     /*Scope*/ 72, /*->41005*/
/*40933*/       OPC_CheckChild0Integer, 26|128,47/*6042*/, 
/*40936*/       OPC_RecordChild1, // #0 = $addr
/*40937*/       OPC_CheckChild1Type, MVT::v8i32,
/*40939*/       OPC_RecordChild2, // #1 = $rsrc
/*40940*/       OPC_RecordChild3, // #2 = $sampler
/*40941*/       OPC_RecordChild4, // #3 = $dmask
/*40942*/       OPC_RecordChild5, // #4 = $unorm
/*40943*/       OPC_RecordChild6, // #5 = $r128
/*40944*/       OPC_RecordChild7, // #6 = $da
/*40945*/       OPC_MoveChild, 8,
/*40947*/       OPC_RecordNode, // #7 = $glc
/*40948*/       OPC_MoveParent,
/*40949*/       OPC_MoveChild, 9,
/*40951*/       OPC_RecordNode, // #8 = $slc
/*40952*/       OPC_MoveParent,
/*40953*/       OPC_MoveChild, 10,
/*40955*/       OPC_RecordNode, // #9 = $tfe
/*40956*/       OPC_MoveParent,
/*40957*/       OPC_MoveChild, 11,
/*40959*/       OPC_RecordNode, // #10 = $lwe
/*40960*/       OPC_MoveParent,
/*40961*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*40963*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*40966*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*40969*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*40972*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*40975*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*40978*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*40981*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*40984*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*40987*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6042:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41005*/     /*Scope*/ 72, /*->41078*/
/*41006*/       OPC_CheckChild0Integer, 28|128,47/*6044*/, 
/*41009*/       OPC_RecordChild1, // #0 = $addr
/*41010*/       OPC_CheckChild1Type, MVT::v8i32,
/*41012*/       OPC_RecordChild2, // #1 = $rsrc
/*41013*/       OPC_RecordChild3, // #2 = $sampler
/*41014*/       OPC_RecordChild4, // #3 = $dmask
/*41015*/       OPC_RecordChild5, // #4 = $unorm
/*41016*/       OPC_RecordChild6, // #5 = $r128
/*41017*/       OPC_RecordChild7, // #6 = $da
/*41018*/       OPC_MoveChild, 8,
/*41020*/       OPC_RecordNode, // #7 = $glc
/*41021*/       OPC_MoveParent,
/*41022*/       OPC_MoveChild, 9,
/*41024*/       OPC_RecordNode, // #8 = $slc
/*41025*/       OPC_MoveParent,
/*41026*/       OPC_MoveChild, 10,
/*41028*/       OPC_RecordNode, // #9 = $tfe
/*41029*/       OPC_MoveParent,
/*41030*/       OPC_MoveChild, 11,
/*41032*/       OPC_RecordNode, // #10 = $lwe
/*41033*/       OPC_MoveParent,
/*41034*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41036*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41039*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41042*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41045*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41048*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41051*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41054*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41057*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41060*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6044:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_L_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41078*/     /*Scope*/ 72, /*->41151*/
/*41079*/       OPC_CheckChild0Integer, 24|128,47/*6040*/, 
/*41082*/       OPC_RecordChild1, // #0 = $addr
/*41083*/       OPC_CheckChild1Type, MVT::v8i32,
/*41085*/       OPC_RecordChild2, // #1 = $rsrc
/*41086*/       OPC_RecordChild3, // #2 = $sampler
/*41087*/       OPC_RecordChild4, // #3 = $dmask
/*41088*/       OPC_RecordChild5, // #4 = $unorm
/*41089*/       OPC_RecordChild6, // #5 = $r128
/*41090*/       OPC_RecordChild7, // #6 = $da
/*41091*/       OPC_MoveChild, 8,
/*41093*/       OPC_RecordNode, // #7 = $glc
/*41094*/       OPC_MoveParent,
/*41095*/       OPC_MoveChild, 9,
/*41097*/       OPC_RecordNode, // #8 = $slc
/*41098*/       OPC_MoveParent,
/*41099*/       OPC_MoveChild, 10,
/*41101*/       OPC_RecordNode, // #9 = $tfe
/*41102*/       OPC_MoveParent,
/*41103*/       OPC_MoveChild, 11,
/*41105*/       OPC_RecordNode, // #10 = $lwe
/*41106*/       OPC_MoveParent,
/*41107*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41109*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41112*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41115*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41118*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41121*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41124*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41127*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41130*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41133*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6040:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41151*/     /*Scope*/ 72, /*->41224*/
/*41152*/       OPC_CheckChild0Integer, 23|128,47/*6039*/, 
/*41155*/       OPC_RecordChild1, // #0 = $addr
/*41156*/       OPC_CheckChild1Type, MVT::v8i32,
/*41158*/       OPC_RecordChild2, // #1 = $rsrc
/*41159*/       OPC_RecordChild3, // #2 = $sampler
/*41160*/       OPC_RecordChild4, // #3 = $dmask
/*41161*/       OPC_RecordChild5, // #4 = $unorm
/*41162*/       OPC_RecordChild6, // #5 = $r128
/*41163*/       OPC_RecordChild7, // #6 = $da
/*41164*/       OPC_MoveChild, 8,
/*41166*/       OPC_RecordNode, // #7 = $glc
/*41167*/       OPC_MoveParent,
/*41168*/       OPC_MoveChild, 9,
/*41170*/       OPC_RecordNode, // #8 = $slc
/*41171*/       OPC_MoveParent,
/*41172*/       OPC_MoveChild, 10,
/*41174*/       OPC_RecordNode, // #9 = $tfe
/*41175*/       OPC_MoveParent,
/*41176*/       OPC_MoveChild, 11,
/*41178*/       OPC_RecordNode, // #10 = $lwe
/*41179*/       OPC_MoveParent,
/*41180*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41182*/       OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41185*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41188*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41191*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41194*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41197*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41200*/       OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41203*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41206*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6039:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GATHER4_C_B_CL_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41224*/     /*Scope*/ 16|128,1/*144*/, /*->41370*/
/*41226*/       OPC_CheckChild0Integer, 30|128,47/*6046*/, 
/*41229*/       OPC_RecordChild1, // #0 = $addr
/*41230*/       OPC_Scope, 68, /*->41300*/ // 2 children in Scope
/*41232*/         OPC_CheckChild1Type, MVT::v4i32,
/*41234*/         OPC_RecordChild2, // #1 = $rsrc
/*41235*/         OPC_RecordChild3, // #2 = $sampler
/*41236*/         OPC_RecordChild4, // #3 = $dmask
/*41237*/         OPC_RecordChild5, // #4 = $unorm
/*41238*/         OPC_RecordChild6, // #5 = $r128
/*41239*/         OPC_RecordChild7, // #6 = $da
/*41240*/         OPC_MoveChild, 8,
/*41242*/         OPC_RecordNode, // #7 = $glc
/*41243*/         OPC_MoveParent,
/*41244*/         OPC_MoveChild, 9,
/*41246*/         OPC_RecordNode, // #8 = $slc
/*41247*/         OPC_MoveParent,
/*41248*/         OPC_MoveChild, 10,
/*41250*/         OPC_RecordNode, // #9 = $tfe
/*41251*/         OPC_MoveParent,
/*41252*/         OPC_MoveChild, 11,
/*41254*/         OPC_RecordNode, // #10 = $lwe
/*41255*/         OPC_MoveParent,
/*41256*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41258*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41261*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41264*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41267*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41270*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41273*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41276*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41279*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41282*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6046:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41300*/       /*Scope*/ 68, /*->41369*/
/*41301*/         OPC_CheckChild1Type, MVT::v8i32,
/*41303*/         OPC_RecordChild2, // #1 = $rsrc
/*41304*/         OPC_RecordChild3, // #2 = $sampler
/*41305*/         OPC_RecordChild4, // #3 = $dmask
/*41306*/         OPC_RecordChild5, // #4 = $unorm
/*41307*/         OPC_RecordChild6, // #5 = $r128
/*41308*/         OPC_RecordChild7, // #6 = $da
/*41309*/         OPC_MoveChild, 8,
/*41311*/         OPC_RecordNode, // #7 = $glc
/*41312*/         OPC_MoveParent,
/*41313*/         OPC_MoveChild, 9,
/*41315*/         OPC_RecordNode, // #8 = $slc
/*41316*/         OPC_MoveParent,
/*41317*/         OPC_MoveChild, 10,
/*41319*/         OPC_RecordNode, // #9 = $tfe
/*41320*/         OPC_MoveParent,
/*41321*/         OPC_MoveChild, 11,
/*41323*/         OPC_RecordNode, // #10 = $lwe
/*41324*/         OPC_MoveParent,
/*41325*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41327*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41330*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41333*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41336*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41339*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41342*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41345*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41348*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41351*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6046:iPTR, v8i32:v8i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GATHER4_C_LZ_O_V4_V8:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v8i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41369*/       0, /*End of Scope*/
/*41370*/     /*Scope*/ 85|128,1/*213*/, /*->41585*/
/*41372*/       OPC_CheckChild0Integer, 39|128,47/*6055*/, 
/*41375*/       OPC_RecordChild1, // #0 = $addr
/*41376*/       OPC_Scope, 68, /*->41446*/ // 3 children in Scope
/*41378*/         OPC_CheckChild1Type, MVT::i32,
/*41380*/         OPC_RecordChild2, // #1 = $rsrc
/*41381*/         OPC_RecordChild3, // #2 = $sampler
/*41382*/         OPC_RecordChild4, // #3 = $dmask
/*41383*/         OPC_RecordChild5, // #4 = $unorm
/*41384*/         OPC_RecordChild6, // #5 = $r128
/*41385*/         OPC_RecordChild7, // #6 = $da
/*41386*/         OPC_MoveChild, 8,
/*41388*/         OPC_RecordNode, // #7 = $glc
/*41389*/         OPC_MoveParent,
/*41390*/         OPC_MoveChild, 9,
/*41392*/         OPC_RecordNode, // #8 = $slc
/*41393*/         OPC_MoveParent,
/*41394*/         OPC_MoveChild, 10,
/*41396*/         OPC_RecordNode, // #9 = $tfe
/*41397*/         OPC_MoveParent,
/*41398*/         OPC_MoveChild, 11,
/*41400*/         OPC_RecordNode, // #10 = $lwe
/*41401*/         OPC_MoveParent,
/*41402*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41404*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41407*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41410*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41413*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41416*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41419*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41422*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41425*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41428*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41446*/       /*Scope*/ 68, /*->41515*/
/*41447*/         OPC_CheckChild1Type, MVT::v2i32,
/*41449*/         OPC_RecordChild2, // #1 = $rsrc
/*41450*/         OPC_RecordChild3, // #2 = $sampler
/*41451*/         OPC_RecordChild4, // #3 = $dmask
/*41452*/         OPC_RecordChild5, // #4 = $unorm
/*41453*/         OPC_RecordChild6, // #5 = $r128
/*41454*/         OPC_RecordChild7, // #6 = $da
/*41455*/         OPC_MoveChild, 8,
/*41457*/         OPC_RecordNode, // #7 = $glc
/*41458*/         OPC_MoveParent,
/*41459*/         OPC_MoveChild, 9,
/*41461*/         OPC_RecordNode, // #8 = $slc
/*41462*/         OPC_MoveParent,
/*41463*/         OPC_MoveChild, 10,
/*41465*/         OPC_RecordNode, // #9 = $tfe
/*41466*/         OPC_MoveParent,
/*41467*/         OPC_MoveChild, 11,
/*41469*/         OPC_RecordNode, // #10 = $lwe
/*41470*/         OPC_MoveParent,
/*41471*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41473*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41476*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41479*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41482*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41485*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41488*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41491*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41494*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41497*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41515*/       /*Scope*/ 68, /*->41584*/
/*41516*/         OPC_CheckChild1Type, MVT::v4i32,
/*41518*/         OPC_RecordChild2, // #1 = $rsrc
/*41519*/         OPC_RecordChild3, // #2 = $sampler
/*41520*/         OPC_RecordChild4, // #3 = $dmask
/*41521*/         OPC_RecordChild5, // #4 = $unorm
/*41522*/         OPC_RecordChild6, // #5 = $r128
/*41523*/         OPC_RecordChild7, // #6 = $da
/*41524*/         OPC_MoveChild, 8,
/*41526*/         OPC_RecordNode, // #7 = $glc
/*41527*/         OPC_MoveParent,
/*41528*/         OPC_MoveChild, 9,
/*41530*/         OPC_RecordNode, // #8 = $slc
/*41531*/         OPC_MoveParent,
/*41532*/         OPC_MoveChild, 10,
/*41534*/         OPC_RecordNode, // #9 = $tfe
/*41535*/         OPC_MoveParent,
/*41536*/         OPC_MoveChild, 11,
/*41538*/         OPC_RecordNode, // #10 = $lwe
/*41539*/         OPC_MoveParent,
/*41540*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41542*/         OPC_EmitNodeXForm, 4, 3, // as_i32imm
/*41545*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41548*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41551*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41554*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41557*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41560*/         OPC_EmitNodeXForm, 1, 10, // as_i1imm
/*41563*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41566*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_LOD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 11, 12, 13, 14, 15, 16, 17, 18, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 6055:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, v4i32:v4i32:$sampler, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_GET_LOD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc, ?:v4i32:$sampler)
/*41584*/       0, /*End of Scope*/
/*41585*/     /*Scope*/ 67, /*->41653*/
/*41586*/       OPC_CheckChild0Integer, 40|128,47/*6056*/, 
/*41589*/       OPC_RecordChild1, // #0 = $addr
/*41590*/       OPC_CheckChild1Type, MVT::i32,
/*41592*/       OPC_RecordChild2, // #1 = $rsrc
/*41593*/       OPC_RecordChild3, // #2 = $dmask
/*41594*/       OPC_RecordChild4, // #3 = $unorm
/*41595*/       OPC_RecordChild5, // #4 = $r128
/*41596*/       OPC_RecordChild6, // #5 = $da
/*41597*/       OPC_RecordChild7, // #6 = $glc
/*41598*/       OPC_MoveChild, 8,
/*41600*/       OPC_RecordNode, // #7 = $slc
/*41601*/       OPC_MoveParent,
/*41602*/       OPC_MoveChild, 9,
/*41604*/       OPC_RecordNode, // #8 = $tfe
/*41605*/       OPC_MoveParent,
/*41606*/       OPC_MoveChild, 10,
/*41608*/       OPC_RecordNode, // #9 = $lwe
/*41609*/       OPC_MoveParent,
/*41610*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41612*/       OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41615*/       OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41618*/       OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41621*/       OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41624*/       OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41627*/       OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41630*/       OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41633*/       OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41636*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_GET_RESINFO_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                // Src: (intrinsic_wo_chain:v4f32 6056:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                // Dst: (IMAGE_GET_RESINFO_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41653*/     /*Scope*/ 70|128,1/*198*/, /*->41853*/
/*41655*/       OPC_CheckChild0Integer, 43|128,47/*6059*/, 
/*41658*/       OPC_RecordChild1, // #0 = $addr
/*41659*/       OPC_Scope, 63, /*->41724*/ // 3 children in Scope
/*41661*/         OPC_CheckChild1Type, MVT::i32,
/*41663*/         OPC_RecordChild2, // #1 = $rsrc
/*41664*/         OPC_RecordChild3, // #2 = $dmask
/*41665*/         OPC_RecordChild4, // #3 = $unorm
/*41666*/         OPC_RecordChild5, // #4 = $r128
/*41667*/         OPC_RecordChild6, // #5 = $da
/*41668*/         OPC_RecordChild7, // #6 = $glc
/*41669*/         OPC_MoveChild, 8,
/*41671*/         OPC_RecordNode, // #7 = $slc
/*41672*/         OPC_MoveParent,
/*41673*/         OPC_MoveChild, 9,
/*41675*/         OPC_RecordNode, // #8 = $tfe
/*41676*/         OPC_MoveParent,
/*41677*/         OPC_MoveChild, 10,
/*41679*/         OPC_RecordNode, // #9 = $lwe
/*41680*/         OPC_MoveParent,
/*41681*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41683*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41686*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41689*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41692*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41695*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41698*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41701*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41704*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41707*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41724*/       /*Scope*/ 63, /*->41788*/
/*41725*/         OPC_CheckChild1Type, MVT::v2i32,
/*41727*/         OPC_RecordChild2, // #1 = $rsrc
/*41728*/         OPC_RecordChild3, // #2 = $dmask
/*41729*/         OPC_RecordChild4, // #3 = $unorm
/*41730*/         OPC_RecordChild5, // #4 = $r128
/*41731*/         OPC_RecordChild6, // #5 = $da
/*41732*/         OPC_RecordChild7, // #6 = $glc
/*41733*/         OPC_MoveChild, 8,
/*41735*/         OPC_RecordNode, // #7 = $slc
/*41736*/         OPC_MoveParent,
/*41737*/         OPC_MoveChild, 9,
/*41739*/         OPC_RecordNode, // #8 = $tfe
/*41740*/         OPC_MoveParent,
/*41741*/         OPC_MoveChild, 10,
/*41743*/         OPC_RecordNode, // #9 = $lwe
/*41744*/         OPC_MoveParent,
/*41745*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41747*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41750*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41753*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41756*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41759*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41762*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41765*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41768*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41771*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41788*/       /*Scope*/ 63, /*->41852*/
/*41789*/         OPC_CheckChild1Type, MVT::v4i32,
/*41791*/         OPC_RecordChild2, // #1 = $rsrc
/*41792*/         OPC_RecordChild3, // #2 = $dmask
/*41793*/         OPC_RecordChild4, // #3 = $unorm
/*41794*/         OPC_RecordChild5, // #4 = $r128
/*41795*/         OPC_RecordChild6, // #5 = $da
/*41796*/         OPC_RecordChild7, // #6 = $glc
/*41797*/         OPC_MoveChild, 8,
/*41799*/         OPC_RecordNode, // #7 = $slc
/*41800*/         OPC_MoveParent,
/*41801*/         OPC_MoveChild, 9,
/*41803*/         OPC_RecordNode, // #8 = $tfe
/*41804*/         OPC_MoveParent,
/*41805*/         OPC_MoveChild, 10,
/*41807*/         OPC_RecordNode, // #9 = $lwe
/*41808*/         OPC_MoveParent,
/*41809*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41811*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41814*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41817*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41820*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41823*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41826*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41829*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41832*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41835*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6059:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*41852*/       0, /*End of Scope*/
/*41853*/     /*Scope*/ 70|128,1/*198*/, /*->42053*/
/*41855*/       OPC_CheckChild0Integer, 44|128,47/*6060*/, 
/*41858*/       OPC_RecordChild1, // #0 = $addr
/*41859*/       OPC_Scope, 63, /*->41924*/ // 3 children in Scope
/*41861*/         OPC_CheckChild1Type, MVT::i32,
/*41863*/         OPC_RecordChild2, // #1 = $rsrc
/*41864*/         OPC_RecordChild3, // #2 = $dmask
/*41865*/         OPC_RecordChild4, // #3 = $unorm
/*41866*/         OPC_RecordChild5, // #4 = $r128
/*41867*/         OPC_RecordChild6, // #5 = $da
/*41868*/         OPC_RecordChild7, // #6 = $glc
/*41869*/         OPC_MoveChild, 8,
/*41871*/         OPC_RecordNode, // #7 = $slc
/*41872*/         OPC_MoveParent,
/*41873*/         OPC_MoveChild, 9,
/*41875*/         OPC_RecordNode, // #8 = $tfe
/*41876*/         OPC_MoveParent,
/*41877*/         OPC_MoveChild, 10,
/*41879*/         OPC_RecordNode, // #9 = $lwe
/*41880*/         OPC_MoveParent,
/*41881*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41883*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41886*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41889*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41892*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41895*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41898*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41901*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41904*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41907*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V1), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, i32:i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V1:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:i32:$addr, ?:v8i32:$rsrc)
/*41924*/       /*Scope*/ 63, /*->41988*/
/*41925*/         OPC_CheckChild1Type, MVT::v2i32,
/*41927*/         OPC_RecordChild2, // #1 = $rsrc
/*41928*/         OPC_RecordChild3, // #2 = $dmask
/*41929*/         OPC_RecordChild4, // #3 = $unorm
/*41930*/         OPC_RecordChild5, // #4 = $r128
/*41931*/         OPC_RecordChild6, // #5 = $da
/*41932*/         OPC_RecordChild7, // #6 = $glc
/*41933*/         OPC_MoveChild, 8,
/*41935*/         OPC_RecordNode, // #7 = $slc
/*41936*/         OPC_MoveParent,
/*41937*/         OPC_MoveChild, 9,
/*41939*/         OPC_RecordNode, // #8 = $tfe
/*41940*/         OPC_MoveParent,
/*41941*/         OPC_MoveChild, 10,
/*41943*/         OPC_RecordNode, // #9 = $lwe
/*41944*/         OPC_MoveParent,
/*41945*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*41947*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*41950*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*41953*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*41956*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*41959*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*41962*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*41965*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*41968*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*41971*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, v2i32:v2i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V2:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v2i32:$addr, ?:v8i32:$rsrc)
/*41988*/       /*Scope*/ 63, /*->42052*/
/*41989*/         OPC_CheckChild1Type, MVT::v4i32,
/*41991*/         OPC_RecordChild2, // #1 = $rsrc
/*41992*/         OPC_RecordChild3, // #2 = $dmask
/*41993*/         OPC_RecordChild4, // #3 = $unorm
/*41994*/         OPC_RecordChild5, // #4 = $r128
/*41995*/         OPC_RecordChild6, // #5 = $da
/*41996*/         OPC_RecordChild7, // #6 = $glc
/*41997*/         OPC_MoveChild, 8,
/*41999*/         OPC_RecordNode, // #7 = $slc
/*42000*/         OPC_MoveParent,
/*42001*/         OPC_MoveChild, 9,
/*42003*/         OPC_RecordNode, // #8 = $tfe
/*42004*/         OPC_MoveParent,
/*42005*/         OPC_MoveChild, 10,
/*42007*/         OPC_RecordNode, // #9 = $lwe
/*42008*/         OPC_MoveParent,
/*42009*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42011*/         OPC_EmitNodeXForm, 4, 2, // as_i32imm
/*42014*/         OPC_EmitNodeXForm, 1, 3, // as_i1imm
/*42017*/         OPC_EmitNodeXForm, 1, 6, // as_i1imm
/*42020*/         OPC_EmitNodeXForm, 1, 5, // as_i1imm
/*42023*/         OPC_EmitNodeXForm, 1, 4, // as_i1imm
/*42026*/         OPC_EmitNodeXForm, 1, 8, // as_i1imm
/*42029*/         OPC_EmitNodeXForm, 1, 9, // as_i1imm
/*42032*/         OPC_EmitNodeXForm, 1, 7, // as_i1imm
/*42035*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_LOAD_MIP_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 10/*#Ops*/, 10, 11, 12, 13, 14, 15, 16, 17, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 6060:iPTR, v4i32:v4i32:$addr, v8i32:v8i32:$rsrc, i32:i32:$dmask, i32:i32:$unorm, i32:i32:$r128, i32:i32:$da, i32:i32:$glc, i32:i32:$slc, i32:i32:$tfe, i32:i32:$lwe) - Complexity = 8
                  // Dst: (IMAGE_LOAD_MIP_V4_V4:v4f32 (as_i32imm:i32 ?:i32:$dmask), (as_i1imm:i1 ?:i32:$unorm), (as_i1imm:i1 ?:i32:$glc), (as_i1imm:i1 ?:i32:$da), (as_i1imm:i1 ?:i32:$r128), (as_i1imm:i1 ?:i32:$tfe), (as_i1imm:i1 ?:i32:$lwe), (as_i1imm:i1 ?:i32:$slc), ?:v4i32:$addr, ?:v8i32:$rsrc)
/*42052*/       0, /*End of Scope*/
/*42053*/     0, /*End of Scope*/
/*42054*/   /*SwitchOpcode*/ 23, TARGET_VAL(AMDGPUISD::SENDMSG),// ->42080
/*42057*/     OPC_RecordNode, // #0 = 'AMDGPUsendmsg' chained node
/*42058*/     OPC_CaptureGlueInput,
/*42059*/     OPC_RecordChild1, // #1 = $simm16
/*42060*/     OPC_MoveChild, 1,
/*42062*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42065*/     OPC_CheckType, MVT::i32,
/*42067*/     OPC_MoveParent,
/*42068*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42070*/     OPC_EmitMergeInputChains1_0,
/*42071*/     OPC_EmitConvertToTarget, 1,
/*42073*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SENDMSG), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (AMDGPUsendmsg (imm:i32):$simm16) - Complexity = 6
              // Dst: (S_SENDMSG (imm:i32):$simm16)
/*42080*/   /*SwitchOpcode*/ 21, TARGET_VAL(AMDGPUISD::STORE_MSKOR),// ->42104
/*42083*/     OPC_RecordMemRef,
/*42084*/     OPC_RecordNode, // #0 = 'AMDGPUstore_mskor' chained node
/*42085*/     OPC_RecordChild1, // #1 = $rw_gpr
/*42086*/     OPC_CheckChild1Type, MVT::v4i32,
/*42088*/     OPC_RecordChild2, // #2 = $index_gpr
/*42089*/     OPC_CheckChild2Type, MVT::i32,
/*42091*/     OPC_CheckPredicate, 48, // Predicate_mskor_global
/*42093*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42095*/     OPC_EmitMergeInputChains1_0,
/*42096*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RAT_MSKOR), 0|OPFL_Chain|OPFL_MemRefs,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (AMDGPUstore_mskor v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)<<P:Predicate_mskor_global>> - Complexity = 4
              // Dst: (RAT_MSKOR v4i32:v4i32:$rw_gpr, i32:i32:$index_gpr)
/*42104*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRL),// ->42348
/*42108*/     OPC_RecordChild0, // #0 = $src0
/*42109*/     OPC_RecordChild1, // #1 = $src1
/*42110*/     OPC_CheckChild1Type, MVT::i32,
/*42112*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42334
/*42116*/       OPC_Scope, 11, /*->42129*/ // 3 children in Scope
/*42118*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42120*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (srl:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_LSHR_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42129*/       /*Scope*/ 101, /*->42231*/
/*42130*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42132*/         OPC_EmitInteger, MVT::i32, 0, 
/*42135*/         OPC_EmitInteger, MVT::i32, 0, 
/*42138*/         OPC_EmitInteger, MVT::i32, 1, 
/*42141*/         OPC_EmitInteger, MVT::i32, 0, 
/*42144*/         OPC_EmitInteger, MVT::i32, 0, 
/*42147*/         OPC_EmitInteger, MVT::i32, 0, 
/*42150*/         OPC_EmitInteger, MVT::i32, 0, 
/*42153*/         OPC_EmitInteger, MVT::i32, 0, 
/*42156*/         OPC_EmitInteger, MVT::i32, 0, 
/*42159*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42171*/         OPC_EmitInteger, MVT::i32, 0, 
/*42174*/         OPC_EmitInteger, MVT::i32, 0, 
/*42177*/         OPC_EmitInteger, MVT::i32, 0, 
/*42180*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42192*/         OPC_EmitInteger, MVT::i32, 1, 
/*42195*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42198*/         OPC_EmitInteger, MVT::i32, 0, 
/*42201*/         OPC_EmitInteger, MVT::i32, 0, 
/*42204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42231*/       /*Scope*/ 101, /*->42333*/
/*42232*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42234*/         OPC_EmitInteger, MVT::i32, 0, 
/*42237*/         OPC_EmitInteger, MVT::i32, 0, 
/*42240*/         OPC_EmitInteger, MVT::i32, 1, 
/*42243*/         OPC_EmitInteger, MVT::i32, 0, 
/*42246*/         OPC_EmitInteger, MVT::i32, 0, 
/*42249*/         OPC_EmitInteger, MVT::i32, 0, 
/*42252*/         OPC_EmitInteger, MVT::i32, 0, 
/*42255*/         OPC_EmitInteger, MVT::i32, 0, 
/*42258*/         OPC_EmitInteger, MVT::i32, 0, 
/*42261*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42273*/         OPC_EmitInteger, MVT::i32, 0, 
/*42276*/         OPC_EmitInteger, MVT::i32, 0, 
/*42279*/         OPC_EmitInteger, MVT::i32, 0, 
/*42282*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42294*/         OPC_EmitInteger, MVT::i32, 1, 
/*42297*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42300*/         OPC_EmitInteger, MVT::i32, 0, 
/*42303*/         OPC_EmitInteger, MVT::i32, 0, 
/*42306*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LSHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (srl:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (LSHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42333*/       0, /*End of Scope*/
/*42334*/     /*SwitchType*/ 11, MVT::i64,// ->42347
/*42336*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42338*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_LSHR_B64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (srl:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_LSHR_B64:i64 i64:i64:$src0, i32:i32:$src1)
/*42347*/     0, // EndSwitchType
/*42348*/   /*SwitchOpcode*/ 112|128,1/*240*/, TARGET_VAL(ISD::SRA),// ->42592
/*42352*/     OPC_RecordChild0, // #0 = $src0
/*42353*/     OPC_RecordChild1, // #1 = $src1
/*42354*/     OPC_CheckChild1Type, MVT::i32,
/*42356*/     OPC_SwitchType /*2 cases */, 90|128,1/*218*/, MVT::i32,// ->42578
/*42360*/       OPC_Scope, 11, /*->42373*/ // 3 children in Scope
/*42362*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42364*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (sra:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                  // Dst: (S_ASHR_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42373*/       /*Scope*/ 101, /*->42475*/
/*42374*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42376*/         OPC_EmitInteger, MVT::i32, 0, 
/*42379*/         OPC_EmitInteger, MVT::i32, 0, 
/*42382*/         OPC_EmitInteger, MVT::i32, 1, 
/*42385*/         OPC_EmitInteger, MVT::i32, 0, 
/*42388*/         OPC_EmitInteger, MVT::i32, 0, 
/*42391*/         OPC_EmitInteger, MVT::i32, 0, 
/*42394*/         OPC_EmitInteger, MVT::i32, 0, 
/*42397*/         OPC_EmitInteger, MVT::i32, 0, 
/*42400*/         OPC_EmitInteger, MVT::i32, 0, 
/*42403*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42415*/         OPC_EmitInteger, MVT::i32, 0, 
/*42418*/         OPC_EmitInteger, MVT::i32, 0, 
/*42421*/         OPC_EmitInteger, MVT::i32, 0, 
/*42424*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42436*/         OPC_EmitInteger, MVT::i32, 1, 
/*42439*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42442*/         OPC_EmitInteger, MVT::i32, 0, 
/*42445*/         OPC_EmitInteger, MVT::i32, 0, 
/*42448*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_r600), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42475*/       /*Scope*/ 101, /*->42577*/
/*42476*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42478*/         OPC_EmitInteger, MVT::i32, 0, 
/*42481*/         OPC_EmitInteger, MVT::i32, 0, 
/*42484*/         OPC_EmitInteger, MVT::i32, 1, 
/*42487*/         OPC_EmitInteger, MVT::i32, 0, 
/*42490*/         OPC_EmitInteger, MVT::i32, 0, 
/*42493*/         OPC_EmitInteger, MVT::i32, 0, 
/*42496*/         OPC_EmitInteger, MVT::i32, 0, 
/*42499*/         OPC_EmitInteger, MVT::i32, 0, 
/*42502*/         OPC_EmitInteger, MVT::i32, 0, 
/*42505*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42517*/         OPC_EmitInteger, MVT::i32, 0, 
/*42520*/         OPC_EmitInteger, MVT::i32, 0, 
/*42523*/         OPC_EmitInteger, MVT::i32, 0, 
/*42526*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42538*/         OPC_EmitInteger, MVT::i32, 1, 
/*42541*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42544*/         OPC_EmitInteger, MVT::i32, 0, 
/*42547*/         OPC_EmitInteger, MVT::i32, 0, 
/*42550*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ASHR_eg), 0,
                      1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (sra:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                  // Dst: (ASHR_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42577*/       0, /*End of Scope*/
/*42578*/     /*SwitchType*/ 11, MVT::i64,// ->42591
/*42580*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42582*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ASHR_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sra:i64 i64:i64:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_ASHR_I64:i64 i64:i64:$src0, i32:i32:$src1)
/*42591*/     0, // EndSwitchType
/*42592*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFM),// ->42715
/*42595*/     OPC_RecordChild0, // #0 = $src0
/*42596*/     OPC_RecordChild1, // #1 = $src1
/*42597*/     OPC_CheckType, MVT::i32,
/*42599*/     OPC_Scope, 11, /*->42612*/ // 2 children in Scope
/*42601*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42603*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFM_B32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_BFM_B32:i32 i32:i32:$src0, i32:i32:$src1)
/*42612*/     /*Scope*/ 101, /*->42714*/
/*42613*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*42615*/       OPC_EmitInteger, MVT::i32, 0, 
/*42618*/       OPC_EmitInteger, MVT::i32, 0, 
/*42621*/       OPC_EmitInteger, MVT::i32, 1, 
/*42624*/       OPC_EmitInteger, MVT::i32, 0, 
/*42627*/       OPC_EmitInteger, MVT::i32, 0, 
/*42630*/       OPC_EmitInteger, MVT::i32, 0, 
/*42633*/       OPC_EmitInteger, MVT::i32, 0, 
/*42636*/       OPC_EmitInteger, MVT::i32, 0, 
/*42639*/       OPC_EmitInteger, MVT::i32, 0, 
/*42642*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42654*/       OPC_EmitInteger, MVT::i32, 0, 
/*42657*/       OPC_EmitInteger, MVT::i32, 0, 
/*42660*/       OPC_EmitInteger, MVT::i32, 0, 
/*42663*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42675*/       OPC_EmitInteger, MVT::i32, 1, 
/*42678*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42681*/       OPC_EmitInteger, MVT::i32, 0, 
/*42684*/       OPC_EmitInteger, MVT::i32, 0, 
/*42687*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFM_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUbfm:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BFM_INT_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*42714*/     0, /*End of Scope*/
/*42715*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MUL),// ->43043
/*42719*/     OPC_RecordChild0, // #0 = $src0
/*42720*/     OPC_RecordChild1, // #1 = $src1
/*42721*/     OPC_CheckType, MVT::i32,
/*42723*/     OPC_Scope, 11, /*->42736*/ // 4 children in Scope
/*42725*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*42727*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MUL_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mul:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 4
                // Dst: (S_MUL_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*42736*/     /*Scope*/ 101, /*->42838*/
/*42737*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*42739*/       OPC_EmitInteger, MVT::i32, 0, 
/*42742*/       OPC_EmitInteger, MVT::i32, 0, 
/*42745*/       OPC_EmitInteger, MVT::i32, 1, 
/*42748*/       OPC_EmitInteger, MVT::i32, 0, 
/*42751*/       OPC_EmitInteger, MVT::i32, 0, 
/*42754*/       OPC_EmitInteger, MVT::i32, 0, 
/*42757*/       OPC_EmitInteger, MVT::i32, 0, 
/*42760*/       OPC_EmitInteger, MVT::i32, 0, 
/*42763*/       OPC_EmitInteger, MVT::i32, 0, 
/*42766*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42778*/       OPC_EmitInteger, MVT::i32, 0, 
/*42781*/       OPC_EmitInteger, MVT::i32, 0, 
/*42784*/       OPC_EmitInteger, MVT::i32, 0, 
/*42787*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42799*/       OPC_EmitInteger, MVT::i32, 1, 
/*42802*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42805*/       OPC_EmitInteger, MVT::i32, 0, 
/*42808*/       OPC_EmitInteger, MVT::i32, 0, 
/*42811*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42838*/     /*Scope*/ 101, /*->42940*/
/*42839*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*42841*/       OPC_EmitInteger, MVT::i32, 0, 
/*42844*/       OPC_EmitInteger, MVT::i32, 0, 
/*42847*/       OPC_EmitInteger, MVT::i32, 1, 
/*42850*/       OPC_EmitInteger, MVT::i32, 0, 
/*42853*/       OPC_EmitInteger, MVT::i32, 0, 
/*42856*/       OPC_EmitInteger, MVT::i32, 0, 
/*42859*/       OPC_EmitInteger, MVT::i32, 0, 
/*42862*/       OPC_EmitInteger, MVT::i32, 0, 
/*42865*/       OPC_EmitInteger, MVT::i32, 0, 
/*42868*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42880*/       OPC_EmitInteger, MVT::i32, 0, 
/*42883*/       OPC_EmitInteger, MVT::i32, 0, 
/*42886*/       OPC_EmitInteger, MVT::i32, 0, 
/*42889*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42901*/       OPC_EmitInteger, MVT::i32, 1, 
/*42904*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*42907*/       OPC_EmitInteger, MVT::i32, 0, 
/*42910*/       OPC_EmitInteger, MVT::i32, 0, 
/*42913*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*42940*/     /*Scope*/ 101, /*->43042*/
/*42941*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*42943*/       OPC_EmitInteger, MVT::i32, 0, 
/*42946*/       OPC_EmitInteger, MVT::i32, 0, 
/*42949*/       OPC_EmitInteger, MVT::i32, 1, 
/*42952*/       OPC_EmitInteger, MVT::i32, 0, 
/*42955*/       OPC_EmitInteger, MVT::i32, 0, 
/*42958*/       OPC_EmitInteger, MVT::i32, 0, 
/*42961*/       OPC_EmitInteger, MVT::i32, 0, 
/*42964*/       OPC_EmitInteger, MVT::i32, 0, 
/*42967*/       OPC_EmitInteger, MVT::i32, 0, 
/*42970*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*42982*/       OPC_EmitInteger, MVT::i32, 0, 
/*42985*/       OPC_EmitInteger, MVT::i32, 0, 
/*42988*/       OPC_EmitInteger, MVT::i32, 0, 
/*42991*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43003*/       OPC_EmitInteger, MVT::i32, 1, 
/*43006*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43009*/       OPC_EmitInteger, MVT::i32, 0, 
/*43012*/       OPC_EmitInteger, MVT::i32, 0, 
/*43015*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mul:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43042*/     0, /*End of Scope*/
/*43043*/   /*SwitchOpcode*/ 82, TARGET_VAL(ISD::Constant),// ->43128
/*43046*/     OPC_RecordNode, // #0 = $imm
/*43047*/     OPC_SwitchType /*3 cases */, 46, MVT::i32,// ->43096
/*43050*/       OPC_Scope, 14, /*->43066*/ // 2 children in Scope
/*43052*/         OPC_CheckPredicate, 49, // Predicate_anonymous_1487
/*43054*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43056*/         OPC_EmitConvertToTarget, 0,
/*43058*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (imm:i32)<<P:Predicate_anonymous_1487>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:i32 (imm:i32):$imm)
/*43066*/       /*Scope*/ 28, /*->43095*/
/*43067*/         OPC_Scope, 12, /*->43081*/ // 2 children in Scope
/*43069*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43071*/           OPC_EmitConvertToTarget, 0,
/*43073*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:i32 (imm:i32):$imm)
/*43081*/         /*Scope*/ 12, /*->43094*/
/*43082*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43084*/           OPC_EmitConvertToTarget, 0,
/*43086*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (imm:i32):$val - Complexity = 3
                    // Dst: (MOV_IMM_I32:i32 (imm:i32):$val)
/*43094*/         0, /*End of Scope*/
/*43095*/       0, /*End of Scope*/
/*43096*/     /*SwitchType*/ 14, MVT::i64,// ->43112
/*43098*/       OPC_CheckPredicate, 50, // Predicate_anonymous_1493
/*43100*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43102*/       OPC_EmitConvertToTarget, 0,
/*43104*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 1, 
                // Src: (imm:i64)<<P:Predicate_anonymous_1493>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:i64 (imm:i64)<<P:Predicate_anonymous_1494>>:$imm)
/*43112*/     /*SwitchType*/ 13, MVT::i1,// ->43127
/*43114*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43116*/       OPC_EmitNodeXForm, 5, 0, // as_i64imm
/*43119*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::i1, 1/*#Ops*/, 1, 
                // Src: (imm:i1):$imm - Complexity = 3
                // Dst: (S_MOV_B64:i1 (as_i64imm:i64 ?:i1:$imm))
/*43127*/     0, // EndSwitchType
/*43128*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::BITCAST),// ->43456
/*43132*/     OPC_RecordChild0, // #0 = $src0
/*43133*/     OPC_Scope, 25, /*->43160*/ // 15 children in Scope
/*43135*/       OPC_CheckChild0Type, MVT::f32,
/*43137*/       OPC_CheckType, MVT::i32,
/*43139*/       OPC_Scope, 5, /*->43146*/ // 2 children in Scope
/*43141*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43143*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:i32:$src0
/*43146*/       /*Scope*/ 12, /*->43159*/
/*43147*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43149*/         OPC_Scope, 3, /*->43154*/ // 2 children in Scope
/*43151*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 SReg_32:f32:$src0) - Complexity = 3
                    // Dst: SReg_32:i32:$src0
/*43154*/         /*Scope*/ 3, /*->43158*/
/*43155*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:i32 VGPR_32:f32:$src0) - Complexity = 3
                    // Dst: VGPR_32:i32:$src0
/*43158*/         0, /*End of Scope*/
/*43159*/       0, /*End of Scope*/
/*43160*/     /*Scope*/ 18, /*->43179*/
/*43161*/       OPC_CheckChild0Type, MVT::f64,
/*43163*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43171
/*43166*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43168*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43171*/       /*SwitchType*/ 5, MVT::v2i32,// ->43178
/*43173*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43175*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:f64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43178*/       0, // EndSwitchType
/*43179*/     /*Scope*/ 34, /*->43214*/
/*43180*/       OPC_CheckChild0Type, MVT::v2i32,
/*43182*/       OPC_SwitchType /*3 cases */, 5, MVT::i64,// ->43190
/*43185*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43187*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43190*/       /*SwitchType*/ 5, MVT::f64,// ->43197
/*43192*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43194*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:v2i32:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43197*/       /*SwitchType*/ 14, MVT::v2f32,// ->43213
/*43199*/         OPC_Scope, 5, /*->43206*/ // 2 children in Scope
/*43201*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43203*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 R600_Reg64:v2i32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2f32:$src0
/*43206*/         /*Scope*/ 5, /*->43212*/
/*43207*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43209*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 VReg_64:v2i32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2f32:$src0
/*43212*/         0, /*End of Scope*/
/*43213*/       0, // EndSwitchType
/*43214*/     /*Scope*/ 27, /*->43242*/
/*43215*/       OPC_CheckChild0Type, MVT::v2f32,
/*43217*/       OPC_SwitchType /*2 cases */, 5, MVT::i64,// ->43225
/*43220*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43222*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:i64 VReg_64:v2f32:$src0) - Complexity = 3
                  // Dst: VReg_64:i64:$src0
/*43225*/       /*SwitchType*/ 14, MVT::v2i32,// ->43241
/*43227*/         OPC_Scope, 5, /*->43234*/ // 2 children in Scope
/*43229*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43231*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 R600_Reg64:v2f32:$src0) - Complexity = 3
                    // Dst: R600_Reg64:v2i32:$src0
/*43234*/         /*Scope*/ 5, /*->43240*/
/*43235*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43237*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 VReg_64:v2f32:$src0) - Complexity = 3
                    // Dst: VReg_64:v2i32:$src0
/*43240*/         0, /*End of Scope*/
/*43241*/       0, // EndSwitchType
/*43242*/     /*Scope*/ 25, /*->43268*/
/*43243*/       OPC_CheckChild0Type, MVT::i32,
/*43245*/       OPC_CheckType, MVT::f32,
/*43247*/       OPC_Scope, 5, /*->43254*/ // 2 children in Scope
/*43249*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43251*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: R600_Reg32:f32:$src0
/*43254*/       /*Scope*/ 12, /*->43267*/
/*43255*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43257*/         OPC_Scope, 3, /*->43262*/ // 2 children in Scope
/*43259*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 SReg_32:i32:$src0) - Complexity = 3
                    // Dst: SReg_32:f32:$src0
/*43262*/         /*Scope*/ 3, /*->43266*/
/*43263*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f32 VGPR_32:i32:$src0) - Complexity = 3
                    // Dst: VGPR_32:f32:$src0
/*43266*/         0, /*End of Scope*/
/*43267*/       0, /*End of Scope*/
/*43268*/     /*Scope*/ 25, /*->43294*/
/*43269*/       OPC_CheckChild0Type, MVT::i64,
/*43271*/       OPC_SwitchType /*3 cases */, 5, MVT::f64,// ->43279
/*43274*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43276*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:f64 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:f64:$src0
/*43279*/       /*SwitchType*/ 5, MVT::v2i32,// ->43286
/*43281*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43283*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2i32:$src0
/*43286*/       /*SwitchType*/ 5, MVT::v2f32,// ->43293
/*43288*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43290*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f32 VReg_64:i64:$src0) - Complexity = 3
                  // Dst: VReg_64:v2f32:$src0
/*43293*/       0, // EndSwitchType
/*43294*/     /*Scope*/ 18, /*->43313*/
/*43295*/       OPC_CheckChild0Type, MVT::v4f32,
/*43297*/       OPC_CheckType, MVT::v4i32,
/*43299*/       OPC_Scope, 5, /*->43306*/ // 2 children in Scope
/*43301*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43303*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 R600_Reg128:v4f32:$src0) - Complexity = 3
                  // Dst: R600_Reg128:v4i32:$src0
/*43306*/       /*Scope*/ 5, /*->43312*/
/*43307*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43309*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v4i32 VReg_128:v4f32:$src0) - Complexity = 3
                  // Dst: VReg_128:v4i32:$src0
/*43312*/       0, /*End of Scope*/
/*43313*/     /*Scope*/ 34, /*->43348*/
/*43314*/       OPC_CheckChild0Type, MVT::v4i32,
/*43316*/       OPC_SwitchType /*3 cases */, 5, MVT::v2i64,// ->43324
/*43319*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43321*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2i64 SReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: SReg_128:v2i64:$src0
/*43324*/       /*SwitchType*/ 14, MVT::v4f32,// ->43340
/*43326*/         OPC_Scope, 5, /*->43333*/ // 2 children in Scope
/*43328*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43330*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 R600_Reg128:v4i32:$src0) - Complexity = 3
                    // Dst: R600_Reg128:v4f32:$src0
/*43333*/         /*Scope*/ 5, /*->43339*/
/*43334*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43336*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 VReg_128:v4i32:$src0) - Complexity = 3
                    // Dst: VReg_128:v4f32:$src0
/*43339*/         0, /*End of Scope*/
/*43340*/       /*SwitchType*/ 5, MVT::v2f64,// ->43347
/*43342*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43344*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v2f64 VReg_128:v4i32:$src0) - Complexity = 3
                  // Dst: VReg_128:v2f64:$src0
/*43347*/       0, // EndSwitchType
/*43348*/     /*Scope*/ 9, /*->43358*/
/*43349*/       OPC_CheckChild0Type, MVT::v2i64,
/*43351*/       OPC_CheckType, MVT::v4i32,
/*43353*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43355*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 SReg_128:v2i64:$src0) - Complexity = 3
                // Dst: SReg_128:v4i32:$src0
/*43358*/     /*Scope*/ 9, /*->43368*/
/*43359*/       OPC_CheckChild0Type, MVT::v2f64,
/*43361*/       OPC_CheckType, MVT::v4i32,
/*43363*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43365*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 VReg_128:v2f64:$src0) - Complexity = 3
                // Dst: VReg_128:v4i32:$src0
/*43368*/     /*Scope*/ 16, /*->43385*/
/*43369*/       OPC_CheckChild0Type, MVT::v8f32,
/*43371*/       OPC_CheckType, MVT::v8i32,
/*43373*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43375*/       OPC_Scope, 3, /*->43380*/ // 2 children in Scope
/*43377*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43380*/       /*Scope*/ 3, /*->43384*/
/*43381*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v8f32:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43384*/       0, /*End of Scope*/
/*43385*/     /*Scope*/ 16, /*->43402*/
/*43386*/       OPC_CheckChild0Type, MVT::v32i8,
/*43388*/       OPC_CheckType, MVT::v8i32,
/*43390*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43392*/       OPC_Scope, 3, /*->43397*/ // 2 children in Scope
/*43394*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 SReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: SReg_256:v8i32:$src0
/*43397*/       /*Scope*/ 3, /*->43401*/
/*43398*/         OPC_CompleteMatch, 1, 0, 
                  // Src: (bitconvert:v8i32 VReg_256:v32i8:$src0) - Complexity = 3
                  // Dst: VReg_256:v8i32:$src0
/*43401*/       0, /*End of Scope*/
/*43402*/     /*Scope*/ 32, /*->43435*/
/*43403*/       OPC_CheckChild0Type, MVT::v8i32,
/*43405*/       OPC_SwitchType /*2 cases */, 12, MVT::v32i8,// ->43420
/*43408*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43410*/         OPC_Scope, 3, /*->43415*/ // 2 children in Scope
/*43412*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v32i8:$src0
/*43415*/         /*Scope*/ 3, /*->43419*/
/*43416*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v32i8 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v32i8:$src0
/*43419*/         0, /*End of Scope*/
/*43420*/       /*SwitchType*/ 12, MVT::v8f32,// ->43434
/*43422*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43424*/         OPC_Scope, 3, /*->43429*/ // 2 children in Scope
/*43426*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 SReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: SReg_256:v8f32:$src0
/*43429*/         /*Scope*/ 3, /*->43433*/
/*43430*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v8f32 VReg_256:v8i32:$src0) - Complexity = 3
                    // Dst: VReg_256:v8f32:$src0
/*43433*/         0, /*End of Scope*/
/*43434*/       0, // EndSwitchType
/*43435*/     /*Scope*/ 9, /*->43445*/
/*43436*/       OPC_CheckChild0Type, MVT::v16f32,
/*43438*/       OPC_CheckType, MVT::v16i32,
/*43440*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43442*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i32 VReg_512:v16f32:$src0) - Complexity = 3
                // Dst: VReg_512:v16i32:$src0
/*43445*/     /*Scope*/ 9, /*->43455*/
/*43446*/       OPC_CheckChild0Type, MVT::v16i32,
/*43448*/       OPC_CheckType, MVT::v16f32,
/*43450*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43452*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16f32 VReg_512:v16i32:$src0) - Complexity = 3
                // Dst: VReg_512:v16f32:$src0
/*43455*/     0, /*End of Scope*/
/*43456*/   /*SwitchOpcode*/ 8, TARGET_VAL(AMDGPUISD::DWORDADDR),// ->43467
/*43459*/     OPC_RecordChild0, // #0 = $addr
/*43460*/     OPC_CheckType, MVT::i32,
/*43462*/     OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43464*/     OPC_CompleteMatch, 1, 0, 
              // Src: (AMDGPUdwordaddr:i32 R600_Reg32:i32:$addr) - Complexity = 3
              // Dst: R600_Reg32:i32:$addr
/*43467*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SUB),// ->43590
/*43470*/     OPC_RecordChild0, // #0 = $src0
/*43471*/     OPC_RecordChild1, // #1 = $src1
/*43472*/     OPC_CheckType, MVT::i32,
/*43474*/     OPC_Scope, 101, /*->43577*/ // 2 children in Scope
/*43476*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43478*/       OPC_EmitInteger, MVT::i32, 0, 
/*43481*/       OPC_EmitInteger, MVT::i32, 0, 
/*43484*/       OPC_EmitInteger, MVT::i32, 1, 
/*43487*/       OPC_EmitInteger, MVT::i32, 0, 
/*43490*/       OPC_EmitInteger, MVT::i32, 0, 
/*43493*/       OPC_EmitInteger, MVT::i32, 0, 
/*43496*/       OPC_EmitInteger, MVT::i32, 0, 
/*43499*/       OPC_EmitInteger, MVT::i32, 0, 
/*43502*/       OPC_EmitInteger, MVT::i32, 0, 
/*43505*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43517*/       OPC_EmitInteger, MVT::i32, 0, 
/*43520*/       OPC_EmitInteger, MVT::i32, 0, 
/*43523*/       OPC_EmitInteger, MVT::i32, 0, 
/*43526*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43538*/       OPC_EmitInteger, MVT::i32, 1, 
/*43541*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43544*/       OPC_EmitInteger, MVT::i32, 0, 
/*43547*/       OPC_EmitInteger, MVT::i32, 0, 
/*43550*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUB_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (sub:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (SUB_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43577*/     /*Scope*/ 11, /*->43589*/
/*43578*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43580*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUB_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sub:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
                // Dst: (S_SUB_I32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*43589*/     0, /*End of Scope*/
/*43590*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::SMIN),// ->43713
/*43593*/     OPC_RecordChild0, // #0 = $src0
/*43594*/     OPC_RecordChild1, // #1 = $src1
/*43595*/     OPC_CheckType, MVT::i32,
/*43597*/     OPC_Scope, 101, /*->43700*/ // 2 children in Scope
/*43599*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43601*/       OPC_EmitInteger, MVT::i32, 0, 
/*43604*/       OPC_EmitInteger, MVT::i32, 0, 
/*43607*/       OPC_EmitInteger, MVT::i32, 1, 
/*43610*/       OPC_EmitInteger, MVT::i32, 0, 
/*43613*/       OPC_EmitInteger, MVT::i32, 0, 
/*43616*/       OPC_EmitInteger, MVT::i32, 0, 
/*43619*/       OPC_EmitInteger, MVT::i32, 0, 
/*43622*/       OPC_EmitInteger, MVT::i32, 0, 
/*43625*/       OPC_EmitInteger, MVT::i32, 0, 
/*43628*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43640*/       OPC_EmitInteger, MVT::i32, 0, 
/*43643*/       OPC_EmitInteger, MVT::i32, 0, 
/*43646*/       OPC_EmitInteger, MVT::i32, 0, 
/*43649*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43661*/       OPC_EmitInteger, MVT::i32, 1, 
/*43664*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43667*/       OPC_EmitInteger, MVT::i32, 0, 
/*43670*/       OPC_EmitInteger, MVT::i32, 0, 
/*43673*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (smin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_INT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43700*/     /*Scope*/ 11, /*->43712*/
/*43701*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43703*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (smin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_I32:i32 i32:i32:$src0, i32:i32:$src1)
/*43712*/     0, /*End of Scope*/
/*43713*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMAX),// ->43836
/*43716*/     OPC_RecordChild0, // #0 = $src0
/*43717*/     OPC_RecordChild1, // #1 = $src1
/*43718*/     OPC_CheckType, MVT::i32,
/*43720*/     OPC_Scope, 101, /*->43823*/ // 2 children in Scope
/*43722*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43724*/       OPC_EmitInteger, MVT::i32, 0, 
/*43727*/       OPC_EmitInteger, MVT::i32, 0, 
/*43730*/       OPC_EmitInteger, MVT::i32, 1, 
/*43733*/       OPC_EmitInteger, MVT::i32, 0, 
/*43736*/       OPC_EmitInteger, MVT::i32, 0, 
/*43739*/       OPC_EmitInteger, MVT::i32, 0, 
/*43742*/       OPC_EmitInteger, MVT::i32, 0, 
/*43745*/       OPC_EmitInteger, MVT::i32, 0, 
/*43748*/       OPC_EmitInteger, MVT::i32, 0, 
/*43751*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43763*/       OPC_EmitInteger, MVT::i32, 0, 
/*43766*/       OPC_EmitInteger, MVT::i32, 0, 
/*43769*/       OPC_EmitInteger, MVT::i32, 0, 
/*43772*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43784*/       OPC_EmitInteger, MVT::i32, 1, 
/*43787*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43790*/       OPC_EmitInteger, MVT::i32, 0, 
/*43793*/       OPC_EmitInteger, MVT::i32, 0, 
/*43796*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umax:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MAX_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43823*/     /*Scope*/ 11, /*->43835*/
/*43824*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43826*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MAX_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umax:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MAX_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43835*/     0, /*End of Scope*/
/*43836*/   /*SwitchOpcode*/ 120, TARGET_VAL(ISD::UMIN),// ->43959
/*43839*/     OPC_RecordChild0, // #0 = $src0
/*43840*/     OPC_RecordChild1, // #1 = $src1
/*43841*/     OPC_CheckType, MVT::i32,
/*43843*/     OPC_Scope, 101, /*->43946*/ // 2 children in Scope
/*43845*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*43847*/       OPC_EmitInteger, MVT::i32, 0, 
/*43850*/       OPC_EmitInteger, MVT::i32, 0, 
/*43853*/       OPC_EmitInteger, MVT::i32, 1, 
/*43856*/       OPC_EmitInteger, MVT::i32, 0, 
/*43859*/       OPC_EmitInteger, MVT::i32, 0, 
/*43862*/       OPC_EmitInteger, MVT::i32, 0, 
/*43865*/       OPC_EmitInteger, MVT::i32, 0, 
/*43868*/       OPC_EmitInteger, MVT::i32, 0, 
/*43871*/       OPC_EmitInteger, MVT::i32, 0, 
/*43874*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43886*/       OPC_EmitInteger, MVT::i32, 0, 
/*43889*/       OPC_EmitInteger, MVT::i32, 0, 
/*43892*/       OPC_EmitInteger, MVT::i32, 0, 
/*43895*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*43907*/       OPC_EmitInteger, MVT::i32, 1, 
/*43910*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*43913*/       OPC_EmitInteger, MVT::i32, 0, 
/*43916*/       OPC_EmitInteger, MVT::i32, 0, 
/*43919*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_UINT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (umin:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MIN_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*43946*/     /*Scope*/ 11, /*->43958*/
/*43947*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*43949*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MIN_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (umin:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (S_MIN_U32:i32 i32:i32:$src0, i32:i32:$src1)
/*43958*/     0, /*End of Scope*/
/*43959*/   /*SwitchOpcode*/ 100|128,2/*356*/, TARGET_VAL(ISD::FP_TO_SINT),// ->44319
/*43963*/     OPC_Scope, 81|128,1/*209*/, /*->44175*/ // 3 children in Scope
/*43966*/       OPC_RecordChild0, // #0 = $src0
/*43967*/       OPC_CheckChild0Type, MVT::f32,
/*43969*/       OPC_CheckType, MVT::i32,
/*43971*/       OPC_Scope, 67, /*->44040*/ // 2 children in Scope
/*43973*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*43975*/         OPC_EmitInteger, MVT::i32, 1, 
/*43978*/         OPC_EmitInteger, MVT::i32, 0, 
/*43981*/         OPC_EmitInteger, MVT::i32, 0, 
/*43984*/         OPC_EmitInteger, MVT::i32, 0, 
/*43987*/         OPC_EmitInteger, MVT::i32, 0, 
/*43990*/         OPC_EmitInteger, MVT::i32, 0, 
/*43993*/         OPC_EmitInteger, MVT::i32, 0, 
/*43996*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44008*/         OPC_EmitInteger, MVT::i32, 1, 
/*44011*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44014*/         OPC_EmitInteger, MVT::i32, 0, 
/*44017*/         OPC_EmitInteger, MVT::i32, 0, 
/*44020*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_sint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_r600:i32 R600_Reg32:f32:$src0)
/*44040*/       /*Scope*/ 4|128,1/*132*/, /*->44174*/
/*44042*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44044*/         OPC_EmitInteger, MVT::i32, 1, 
/*44047*/         OPC_EmitInteger, MVT::i32, 0, 
/*44050*/         OPC_EmitInteger, MVT::i32, 0, 
/*44053*/         OPC_EmitInteger, MVT::i32, 0, 
/*44056*/         OPC_EmitInteger, MVT::i32, 1, 
/*44059*/         OPC_EmitInteger, MVT::i32, 0, 
/*44062*/         OPC_EmitInteger, MVT::i32, 0, 
/*44065*/         OPC_EmitInteger, MVT::i32, 0, 
/*44068*/         OPC_EmitInteger, MVT::i32, 0, 
/*44071*/         OPC_EmitInteger, MVT::i32, 0, 
/*44074*/         OPC_EmitInteger, MVT::i32, 0, 
/*44077*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44089*/         OPC_EmitInteger, MVT::i32, 1, 
/*44092*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44095*/         OPC_EmitInteger, MVT::i32, 0, 
/*44098*/         OPC_EmitInteger, MVT::i32, 0, 
/*44101*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44121*/         OPC_EmitInteger, MVT::i32, 0, 
/*44124*/         OPC_EmitInteger, MVT::i32, 0, 
/*44127*/         OPC_EmitInteger, MVT::i32, 0, 
/*44130*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44142*/         OPC_EmitInteger, MVT::i32, 1, 
/*44145*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44148*/         OPC_EmitInteger, MVT::i32, 0, 
/*44151*/         OPC_EmitInteger, MVT::i32, 0, 
/*44154*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_sint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_INT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44174*/       0, /*End of Scope*/
/*44175*/     /*Scope*/ 102, /*->44278*/
/*44176*/       OPC_MoveChild, 0,
/*44178*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*44181*/       OPC_Scope, 71, /*->44254*/ // 2 children in Scope
/*44183*/         OPC_MoveChild, 0,
/*44185*/         OPC_CheckOpcode, TARGET_VAL(ISD::FADD),
/*44188*/         OPC_Scope, 31, /*->44221*/ // 2 children in Scope
/*44190*/           OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44191*/           OPC_MoveChild, 1,
/*44193*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44196*/           OPC_CheckPredicate, 51, // Predicate_FP_HALF
/*44198*/           OPC_MoveParent,
/*44199*/           OPC_MoveParent,
/*44200*/           OPC_CheckType, MVT::f32,
/*44202*/           OPC_MoveParent,
/*44203*/           OPC_CheckPredicate, 52, // Predicate_cvt_rpi_i32_f32
/*44205*/           OPC_CheckType, MVT::i32,
/*44207*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44210*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_HALF>>)))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44221*/         /*Scope*/ 31, /*->44253*/
/*44222*/           OPC_MoveChild, 0,
/*44224*/           OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*44227*/           OPC_CheckPredicate, 51, // Predicate_FP_HALF
/*44229*/           OPC_MoveParent,
/*44230*/           OPC_RecordChild1, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44231*/           OPC_MoveParent,
/*44232*/           OPC_CheckType, MVT::f32,
/*44234*/           OPC_MoveParent,
/*44235*/           OPC_CheckPredicate, 52, // Predicate_cvt_rpi_i32_f32
/*44237*/           OPC_CheckType, MVT::i32,
/*44239*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44242*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_RPI_I32_F32_e64), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 (fadd:f32 (fpimm:f32)<<P:Predicate_FP_HALF>>, (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod))))<<P:Predicate_cvt_rpi_i32_f32>> - Complexity = -971
                    // Dst: (V_CVT_RPI_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44253*/         0, /*End of Scope*/
/*44254*/       /*Scope*/ 22, /*->44277*/
/*44255*/         OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44256*/         OPC_CheckType, MVT::f32,
/*44258*/         OPC_MoveParent,
/*44259*/         OPC_CheckPredicate, 53, // Predicate_cvt_flr_i32_f32
/*44261*/         OPC_CheckType, MVT::i32,
/*44263*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44266*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_FLR_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)))<<P:Predicate_cvt_flr_i32_f32>> - Complexity = -978
                  // Dst: (V_CVT_FLR_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44277*/       0, /*End of Scope*/
/*44278*/     /*Scope*/ 39, /*->44318*/
/*44279*/       OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*44280*/       OPC_CheckType, MVT::i32,
/*44282*/       OPC_Scope, 16, /*->44300*/ // 2 children in Scope
/*44284*/         OPC_CheckChild0Type, MVT::f64,
/*44286*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44289*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F64_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44300*/       /*Scope*/ 16, /*->44317*/
/*44301*/         OPC_CheckChild0Type, MVT::f32,
/*44303*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44306*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_I32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_sint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_I32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44317*/       0, /*End of Scope*/
/*44318*/     0, /*End of Scope*/
/*44319*/   /*SwitchOpcode*/ 117|128,1/*245*/, TARGET_VAL(ISD::FP_TO_UINT),// ->44568
/*44323*/     OPC_RecordChild0, // #0 = $src0
/*44324*/     OPC_CheckType, MVT::i32,
/*44326*/     OPC_Scope, 93|128,1/*221*/, /*->44550*/ // 2 children in Scope
/*44329*/       OPC_CheckChild0Type, MVT::f32,
/*44331*/       OPC_Scope, 67, /*->44400*/ // 3 children in Scope
/*44333*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44335*/         OPC_EmitInteger, MVT::i32, 1, 
/*44338*/         OPC_EmitInteger, MVT::i32, 0, 
/*44341*/         OPC_EmitInteger, MVT::i32, 0, 
/*44344*/         OPC_EmitInteger, MVT::i32, 0, 
/*44347*/         OPC_EmitInteger, MVT::i32, 0, 
/*44350*/         OPC_EmitInteger, MVT::i32, 0, 
/*44353*/         OPC_EmitInteger, MVT::i32, 0, 
/*44356*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44368*/         OPC_EmitInteger, MVT::i32, 1, 
/*44371*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44374*/         OPC_EmitInteger, MVT::i32, 0, 
/*44377*/         OPC_EmitInteger, MVT::i32, 0, 
/*44380*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fp_to_uint:i32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_r600:i32 R600_Reg32:f32:$src0)
/*44400*/       /*Scope*/ 4|128,1/*132*/, /*->44534*/
/*44402*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*44404*/         OPC_EmitInteger, MVT::i32, 1, 
/*44407*/         OPC_EmitInteger, MVT::i32, 0, 
/*44410*/         OPC_EmitInteger, MVT::i32, 0, 
/*44413*/         OPC_EmitInteger, MVT::i32, 0, 
/*44416*/         OPC_EmitInteger, MVT::i32, 1, 
/*44419*/         OPC_EmitInteger, MVT::i32, 0, 
/*44422*/         OPC_EmitInteger, MVT::i32, 0, 
/*44425*/         OPC_EmitInteger, MVT::i32, 0, 
/*44428*/         OPC_EmitInteger, MVT::i32, 0, 
/*44431*/         OPC_EmitInteger, MVT::i32, 0, 
/*44434*/         OPC_EmitInteger, MVT::i32, 0, 
/*44437*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44449*/         OPC_EmitInteger, MVT::i32, 1, 
/*44452*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44455*/         OPC_EmitInteger, MVT::i32, 0, 
/*44458*/         OPC_EmitInteger, MVT::i32, 0, 
/*44461*/         OPC_EmitNode, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 5, 6, 7, 8, 0, 9, 10, 11, 12, 13, 14, 15, 16,  // Results = #17
/*44481*/         OPC_EmitInteger, MVT::i32, 0, 
/*44484*/         OPC_EmitInteger, MVT::i32, 0, 
/*44487*/         OPC_EmitInteger, MVT::i32, 0, 
/*44490*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44502*/         OPC_EmitInteger, MVT::i32, 1, 
/*44505*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44508*/         OPC_EmitInteger, MVT::i32, 0, 
/*44511*/         OPC_EmitInteger, MVT::i32, 0, 
/*44514*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 17, 18, 19, 20, 21, 22, 23, 24, 25, 
                  // Src: (fp_to_uint:i32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FLT_TO_UINT_eg:i32 (TRUNC:i32 ?:f32:$src0))
/*44534*/       /*Scope*/ 14, /*->44549*/
/*44535*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44538*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e64), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fp_to_uint:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CVT_U32_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44549*/       0, /*End of Scope*/
/*44550*/     /*Scope*/ 16, /*->44567*/
/*44551*/       OPC_CheckChild0Type, MVT::f64,
/*44553*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*44556*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F64_e64), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fp_to_uint:i32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CVT_U32_F64_e64:i32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*44567*/     0, /*End of Scope*/
/*44568*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHS),// ->44896
/*44572*/     OPC_RecordChild0, // #0 = $src0
/*44573*/     OPC_RecordChild1, // #1 = $src1
/*44574*/     OPC_CheckType, MVT::i32,
/*44576*/     OPC_Scope, 101, /*->44679*/ // 4 children in Scope
/*44578*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44580*/       OPC_EmitInteger, MVT::i32, 0, 
/*44583*/       OPC_EmitInteger, MVT::i32, 0, 
/*44586*/       OPC_EmitInteger, MVT::i32, 1, 
/*44589*/       OPC_EmitInteger, MVT::i32, 0, 
/*44592*/       OPC_EmitInteger, MVT::i32, 0, 
/*44595*/       OPC_EmitInteger, MVT::i32, 0, 
/*44598*/       OPC_EmitInteger, MVT::i32, 0, 
/*44601*/       OPC_EmitInteger, MVT::i32, 0, 
/*44604*/       OPC_EmitInteger, MVT::i32, 0, 
/*44607*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44619*/       OPC_EmitInteger, MVT::i32, 0, 
/*44622*/       OPC_EmitInteger, MVT::i32, 0, 
/*44625*/       OPC_EmitInteger, MVT::i32, 0, 
/*44628*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44640*/       OPC_EmitInteger, MVT::i32, 1, 
/*44643*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44646*/       OPC_EmitInteger, MVT::i32, 0, 
/*44649*/       OPC_EmitInteger, MVT::i32, 0, 
/*44652*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44679*/     /*Scope*/ 101, /*->44781*/
/*44680*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*44682*/       OPC_EmitInteger, MVT::i32, 0, 
/*44685*/       OPC_EmitInteger, MVT::i32, 0, 
/*44688*/       OPC_EmitInteger, MVT::i32, 1, 
/*44691*/       OPC_EmitInteger, MVT::i32, 0, 
/*44694*/       OPC_EmitInteger, MVT::i32, 0, 
/*44697*/       OPC_EmitInteger, MVT::i32, 0, 
/*44700*/       OPC_EmitInteger, MVT::i32, 0, 
/*44703*/       OPC_EmitInteger, MVT::i32, 0, 
/*44706*/       OPC_EmitInteger, MVT::i32, 0, 
/*44709*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44721*/       OPC_EmitInteger, MVT::i32, 0, 
/*44724*/       OPC_EmitInteger, MVT::i32, 0, 
/*44727*/       OPC_EmitInteger, MVT::i32, 0, 
/*44730*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44742*/       OPC_EmitInteger, MVT::i32, 1, 
/*44745*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44748*/       OPC_EmitInteger, MVT::i32, 0, 
/*44751*/       OPC_EmitInteger, MVT::i32, 0, 
/*44754*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44781*/     /*Scope*/ 101, /*->44883*/
/*44782*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*44784*/       OPC_EmitInteger, MVT::i32, 0, 
/*44787*/       OPC_EmitInteger, MVT::i32, 0, 
/*44790*/       OPC_EmitInteger, MVT::i32, 1, 
/*44793*/       OPC_EmitInteger, MVT::i32, 0, 
/*44796*/       OPC_EmitInteger, MVT::i32, 0, 
/*44799*/       OPC_EmitInteger, MVT::i32, 0, 
/*44802*/       OPC_EmitInteger, MVT::i32, 0, 
/*44805*/       OPC_EmitInteger, MVT::i32, 0, 
/*44808*/       OPC_EmitInteger, MVT::i32, 0, 
/*44811*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44823*/       OPC_EmitInteger, MVT::i32, 0, 
/*44826*/       OPC_EmitInteger, MVT::i32, 0, 
/*44829*/       OPC_EmitInteger, MVT::i32, 0, 
/*44832*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44844*/       OPC_EmitInteger, MVT::i32, 1, 
/*44847*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44850*/       OPC_EmitInteger, MVT::i32, 0, 
/*44853*/       OPC_EmitInteger, MVT::i32, 0, 
/*44856*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_INT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhs:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_INT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*44883*/     /*Scope*/ 11, /*->44895*/
/*44884*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*44886*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_I32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhs:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_I32:i32 ?:i32:$src0, ?:i32:$src1)
/*44895*/     0, /*End of Scope*/
/*44896*/   /*SwitchOpcode*/ 68|128,2/*324*/, TARGET_VAL(ISD::MULHU),// ->45224
/*44900*/     OPC_RecordChild0, // #0 = $src0
/*44901*/     OPC_RecordChild1, // #1 = $src1
/*44902*/     OPC_CheckType, MVT::i32,
/*44904*/     OPC_Scope, 101, /*->45007*/ // 4 children in Scope
/*44906*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*44908*/       OPC_EmitInteger, MVT::i32, 0, 
/*44911*/       OPC_EmitInteger, MVT::i32, 0, 
/*44914*/       OPC_EmitInteger, MVT::i32, 1, 
/*44917*/       OPC_EmitInteger, MVT::i32, 0, 
/*44920*/       OPC_EmitInteger, MVT::i32, 0, 
/*44923*/       OPC_EmitInteger, MVT::i32, 0, 
/*44926*/       OPC_EmitInteger, MVT::i32, 0, 
/*44929*/       OPC_EmitInteger, MVT::i32, 0, 
/*44932*/       OPC_EmitInteger, MVT::i32, 0, 
/*44935*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44947*/       OPC_EmitInteger, MVT::i32, 0, 
/*44950*/       OPC_EmitInteger, MVT::i32, 0, 
/*44953*/       OPC_EmitInteger, MVT::i32, 0, 
/*44956*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*44968*/       OPC_EmitInteger, MVT::i32, 1, 
/*44971*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*44974*/       OPC_EmitInteger, MVT::i32, 0, 
/*44977*/       OPC_EmitInteger, MVT::i32, 0, 
/*44980*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_r600:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45007*/     /*Scope*/ 101, /*->45109*/
/*45008*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45010*/       OPC_EmitInteger, MVT::i32, 0, 
/*45013*/       OPC_EmitInteger, MVT::i32, 0, 
/*45016*/       OPC_EmitInteger, MVT::i32, 1, 
/*45019*/       OPC_EmitInteger, MVT::i32, 0, 
/*45022*/       OPC_EmitInteger, MVT::i32, 0, 
/*45025*/       OPC_EmitInteger, MVT::i32, 0, 
/*45028*/       OPC_EmitInteger, MVT::i32, 0, 
/*45031*/       OPC_EmitInteger, MVT::i32, 0, 
/*45034*/       OPC_EmitInteger, MVT::i32, 0, 
/*45037*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45049*/       OPC_EmitInteger, MVT::i32, 0, 
/*45052*/       OPC_EmitInteger, MVT::i32, 0, 
/*45055*/       OPC_EmitInteger, MVT::i32, 0, 
/*45058*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45070*/       OPC_EmitInteger, MVT::i32, 1, 
/*45073*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45076*/       OPC_EmitInteger, MVT::i32, 0, 
/*45079*/       OPC_EmitInteger, MVT::i32, 0, 
/*45082*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_eg:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45109*/     /*Scope*/ 101, /*->45211*/
/*45110*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45112*/       OPC_EmitInteger, MVT::i32, 0, 
/*45115*/       OPC_EmitInteger, MVT::i32, 0, 
/*45118*/       OPC_EmitInteger, MVT::i32, 1, 
/*45121*/       OPC_EmitInteger, MVT::i32, 0, 
/*45124*/       OPC_EmitInteger, MVT::i32, 0, 
/*45127*/       OPC_EmitInteger, MVT::i32, 0, 
/*45130*/       OPC_EmitInteger, MVT::i32, 0, 
/*45133*/       OPC_EmitInteger, MVT::i32, 0, 
/*45136*/       OPC_EmitInteger, MVT::i32, 0, 
/*45139*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45151*/       OPC_EmitInteger, MVT::i32, 0, 
/*45154*/       OPC_EmitInteger, MVT::i32, 0, 
/*45157*/       OPC_EmitInteger, MVT::i32, 0, 
/*45160*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45172*/       OPC_EmitInteger, MVT::i32, 1, 
/*45175*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45178*/       OPC_EmitInteger, MVT::i32, 0, 
/*45181*/       OPC_EmitInteger, MVT::i32, 0, 
/*45184*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULHI_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (mulhu:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
                // Dst: (MULHI_UINT_cm:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*45211*/     /*Scope*/ 11, /*->45223*/
/*45212*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45214*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_HI_U32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (mulhu:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_MUL_HI_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*45223*/     0, /*End of Scope*/
/*45224*/   /*SwitchOpcode*/ 113|128,3/*497*/, TARGET_VAL(AMDGPUISD::URECIP),// ->45725
/*45228*/     OPC_RecordChild0, // #0 = $src0
/*45229*/     OPC_CheckType, MVT::i32,
/*45231*/     OPC_Scope, 67, /*->45300*/ // 4 children in Scope
/*45233*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45235*/       OPC_EmitInteger, MVT::i32, 1, 
/*45238*/       OPC_EmitInteger, MVT::i32, 0, 
/*45241*/       OPC_EmitInteger, MVT::i32, 0, 
/*45244*/       OPC_EmitInteger, MVT::i32, 0, 
/*45247*/       OPC_EmitInteger, MVT::i32, 0, 
/*45250*/       OPC_EmitInteger, MVT::i32, 0, 
/*45253*/       OPC_EmitInteger, MVT::i32, 0, 
/*45256*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45268*/       OPC_EmitInteger, MVT::i32, 1, 
/*45271*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45274*/       OPC_EmitInteger, MVT::i32, 0, 
/*45277*/       OPC_EmitInteger, MVT::i32, 0, 
/*45280*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_r600:i32 R600_Reg32:i32:$src0)
/*45300*/     /*Scope*/ 67, /*->45368*/
/*45301*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45303*/       OPC_EmitInteger, MVT::i32, 1, 
/*45306*/       OPC_EmitInteger, MVT::i32, 0, 
/*45309*/       OPC_EmitInteger, MVT::i32, 0, 
/*45312*/       OPC_EmitInteger, MVT::i32, 0, 
/*45315*/       OPC_EmitInteger, MVT::i32, 0, 
/*45318*/       OPC_EmitInteger, MVT::i32, 0, 
/*45321*/       OPC_EmitInteger, MVT::i32, 0, 
/*45324*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45336*/       OPC_EmitInteger, MVT::i32, 1, 
/*45339*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45342*/       OPC_EmitInteger, MVT::i32, 0, 
/*45345*/       OPC_EmitInteger, MVT::i32, 0, 
/*45348*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUurecip:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (RECIP_UINT_eg:i32 R600_Reg32:i32:$src0)
/*45368*/     /*Scope*/ 42, /*->45411*/
/*45369*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*45371*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45378*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*45386*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_RCP_IFLAG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*45394*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*45403*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_U32_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (V_CVT_U32_F32_e32:i32 (V_MUL_F32_e32:i32 1333788672:i32, (V_RCP_IFLAG_F32_e32:i32 (V_CVT_F32_U32_e32:i32 ?:i32:$src0))))
/*45411*/     /*Scope*/ 55|128,2/*311*/, /*->45724*/
/*45413*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45415*/       OPC_EmitInteger, MVT::i32, 1, 
/*45418*/       OPC_EmitInteger, MVT::i32, 0, 
/*45421*/       OPC_EmitInteger, MVT::i32, 0, 
/*45424*/       OPC_EmitInteger, MVT::i32, 0, 
/*45427*/       OPC_EmitInteger, MVT::i32, 0, 
/*45430*/       OPC_EmitInteger, MVT::i32, 0, 
/*45433*/       OPC_EmitInteger, MVT::i32, 1, 
/*45436*/       OPC_EmitInteger, MVT::i32, 0, 
/*45439*/       OPC_EmitInteger, MVT::i32, 0, 
/*45442*/       OPC_EmitInteger, MVT::i32, 0, 
/*45445*/       OPC_EmitInteger, MVT::i32, 1, 
/*45448*/       OPC_EmitInteger, MVT::i32, 0, 
/*45451*/       OPC_EmitInteger, MVT::i32, 0, 
/*45454*/       OPC_EmitInteger, MVT::i32, 0, 
/*45457*/       OPC_EmitInteger, MVT::i32, 1, 
/*45460*/       OPC_EmitInteger, MVT::i32, 0, 
/*45463*/       OPC_EmitInteger, MVT::i32, 0, 
/*45466*/       OPC_EmitInteger, MVT::i32, 0, 
/*45469*/       OPC_EmitInteger, MVT::i32, 0, 
/*45472*/       OPC_EmitInteger, MVT::i32, 0, 
/*45475*/       OPC_EmitInteger, MVT::i32, 0, 
/*45478*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45490*/       OPC_EmitInteger, MVT::i32, 1, 
/*45493*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45496*/       OPC_EmitInteger, MVT::i32, 0, 
/*45499*/       OPC_EmitInteger, MVT::i32, 0, 
/*45502*/       OPC_EmitNode, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 15, 16, 17, 18, 0, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*45522*/       OPC_EmitInteger, MVT::i32, 0, 
/*45525*/       OPC_EmitInteger, MVT::i32, 0, 
/*45528*/       OPC_EmitInteger, MVT::i32, 0, 
/*45531*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45543*/       OPC_EmitInteger, MVT::i32, 1, 
/*45546*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45549*/       OPC_EmitInteger, MVT::i32, 0, 
/*45552*/       OPC_EmitInteger, MVT::i32, 0, 
/*45555*/       OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 27, 28, 29, 30, 31, 32, 33, 34, 35,  // Results = #36
/*45575*/       OPC_EmitInteger, MVT::i32, 0, 
/*45578*/       OPC_EmitInteger, MVT::i32, 0, 
/*45581*/       OPC_EmitInteger, MVT::i32, 0, 
/*45584*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45596*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,4/*1333788672*/, 
/*45603*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 41,  // Results = #42
/*45611*/       OPC_EmitInteger, MVT::i32, 0, 
/*45614*/       OPC_EmitInteger, MVT::i32, 0, 
/*45617*/       OPC_EmitInteger, MVT::i32, 0, 
/*45620*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45632*/       OPC_EmitInteger, MVT::i32, 1, 
/*45635*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45638*/       OPC_EmitInteger, MVT::i32, 0, 
/*45641*/       OPC_EmitInteger, MVT::i32, 0, 
/*45644*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 5, 6, 7, 8, 9, 10, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 47, 48, 49, 50,  // Results = #51
/*45671*/       OPC_EmitInteger, MVT::i32, 0, 
/*45674*/       OPC_EmitInteger, MVT::i32, 0, 
/*45677*/       OPC_EmitInteger, MVT::i32, 0, 
/*45680*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45692*/       OPC_EmitInteger, MVT::i32, 1, 
/*45695*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45698*/       OPC_EmitInteger, MVT::i32, 0, 
/*45701*/       OPC_EmitInteger, MVT::i32, 0, 
/*45704*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLT_TO_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 51, 52, 53, 54, 55, 56, 57, 58, 59, 
                // Src: (AMDGPUurecip:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (FLT_TO_UINT_eg:i32 (MUL_IEEE:i32 (RECIP_IEEE_cm:i32 (UINT_TO_FLT_eg:i32 ?:i32:$src0)), (MOV_IMM_I32:i32 1333788672:i32)))
/*45724*/     0, /*End of Scope*/
/*45725*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_I24),// ->46051
/*45729*/     OPC_RecordChild0, // #0 = $src0
/*45730*/     OPC_RecordChild1, // #1 = $src1
/*45731*/     OPC_CheckType, MVT::i32,
/*45733*/     OPC_Scope, 101, /*->45836*/ // 4 children in Scope
/*45735*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*45737*/       OPC_EmitInteger, MVT::i32, 0, 
/*45740*/       OPC_EmitInteger, MVT::i32, 0, 
/*45743*/       OPC_EmitInteger, MVT::i32, 1, 
/*45746*/       OPC_EmitInteger, MVT::i32, 0, 
/*45749*/       OPC_EmitInteger, MVT::i32, 0, 
/*45752*/       OPC_EmitInteger, MVT::i32, 0, 
/*45755*/       OPC_EmitInteger, MVT::i32, 0, 
/*45758*/       OPC_EmitInteger, MVT::i32, 0, 
/*45761*/       OPC_EmitInteger, MVT::i32, 0, 
/*45764*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45776*/       OPC_EmitInteger, MVT::i32, 0, 
/*45779*/       OPC_EmitInteger, MVT::i32, 0, 
/*45782*/       OPC_EmitInteger, MVT::i32, 0, 
/*45785*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45797*/       OPC_EmitInteger, MVT::i32, 1, 
/*45800*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45803*/       OPC_EmitInteger, MVT::i32, 0, 
/*45806*/       OPC_EmitInteger, MVT::i32, 0, 
/*45809*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*45836*/     /*Scope*/ 101, /*->45938*/
/*45837*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*45839*/       OPC_EmitInteger, MVT::i32, 0, 
/*45842*/       OPC_EmitInteger, MVT::i32, 0, 
/*45845*/       OPC_EmitInteger, MVT::i32, 1, 
/*45848*/       OPC_EmitInteger, MVT::i32, 0, 
/*45851*/       OPC_EmitInteger, MVT::i32, 0, 
/*45854*/       OPC_EmitInteger, MVT::i32, 0, 
/*45857*/       OPC_EmitInteger, MVT::i32, 0, 
/*45860*/       OPC_EmitInteger, MVT::i32, 0, 
/*45863*/       OPC_EmitInteger, MVT::i32, 0, 
/*45866*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45878*/       OPC_EmitInteger, MVT::i32, 0, 
/*45881*/       OPC_EmitInteger, MVT::i32, 0, 
/*45884*/       OPC_EmitInteger, MVT::i32, 0, 
/*45887*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45899*/       OPC_EmitInteger, MVT::i32, 1, 
/*45902*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*45905*/       OPC_EmitInteger, MVT::i32, 0, 
/*45908*/       OPC_EmitInteger, MVT::i32, 0, 
/*45911*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1)
/*45938*/     /*Scope*/ 101, /*->46040*/
/*45939*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*45941*/       OPC_EmitInteger, MVT::i32, 0, 
/*45944*/       OPC_EmitInteger, MVT::i32, 0, 
/*45947*/       OPC_EmitInteger, MVT::i32, 1, 
/*45950*/       OPC_EmitInteger, MVT::i32, 0, 
/*45953*/       OPC_EmitInteger, MVT::i32, 0, 
/*45956*/       OPC_EmitInteger, MVT::i32, 0, 
/*45959*/       OPC_EmitInteger, MVT::i32, 0, 
/*45962*/       OPC_EmitInteger, MVT::i32, 0, 
/*45965*/       OPC_EmitInteger, MVT::i32, 0, 
/*45968*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*45980*/       OPC_EmitInteger, MVT::i32, 0, 
/*45983*/       OPC_EmitInteger, MVT::i32, 0, 
/*45986*/       OPC_EmitInteger, MVT::i32, 0, 
/*45989*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46001*/       OPC_EmitInteger, MVT::i32, 1, 
/*46004*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46007*/       OPC_EmitInteger, MVT::i32, 0, 
/*46010*/       OPC_EmitInteger, MVT::i32, 0, 
/*46013*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1)
/*46040*/     /*Scope*/ 9, /*->46050*/
/*46041*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_I32_I24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_i24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_I32_I24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46050*/     0, /*End of Scope*/
/*46051*/   /*SwitchOpcode*/ 66|128,2/*322*/, TARGET_VAL(AMDGPUISD::MUL_U24),// ->46377
/*46055*/     OPC_RecordChild0, // #0 = $src0
/*46056*/     OPC_RecordChild1, // #1 = $src1
/*46057*/     OPC_CheckType, MVT::i32,
/*46059*/     OPC_Scope, 101, /*->46162*/ // 4 children in Scope
/*46061*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*46063*/       OPC_EmitInteger, MVT::i32, 0, 
/*46066*/       OPC_EmitInteger, MVT::i32, 0, 
/*46069*/       OPC_EmitInteger, MVT::i32, 1, 
/*46072*/       OPC_EmitInteger, MVT::i32, 0, 
/*46075*/       OPC_EmitInteger, MVT::i32, 0, 
/*46078*/       OPC_EmitInteger, MVT::i32, 0, 
/*46081*/       OPC_EmitInteger, MVT::i32, 0, 
/*46084*/       OPC_EmitInteger, MVT::i32, 0, 
/*46087*/       OPC_EmitInteger, MVT::i32, 0, 
/*46090*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46102*/       OPC_EmitInteger, MVT::i32, 0, 
/*46105*/       OPC_EmitInteger, MVT::i32, 0, 
/*46108*/       OPC_EmitInteger, MVT::i32, 0, 
/*46111*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46123*/       OPC_EmitInteger, MVT::i32, 1, 
/*46126*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46129*/       OPC_EmitInteger, MVT::i32, 0, 
/*46132*/       OPC_EmitInteger, MVT::i32, 0, 
/*46135*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1)
/*46162*/     /*Scope*/ 101, /*->46264*/
/*46163*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46165*/       OPC_EmitInteger, MVT::i32, 0, 
/*46168*/       OPC_EmitInteger, MVT::i32, 0, 
/*46171*/       OPC_EmitInteger, MVT::i32, 1, 
/*46174*/       OPC_EmitInteger, MVT::i32, 0, 
/*46177*/       OPC_EmitInteger, MVT::i32, 0, 
/*46180*/       OPC_EmitInteger, MVT::i32, 0, 
/*46183*/       OPC_EmitInteger, MVT::i32, 0, 
/*46186*/       OPC_EmitInteger, MVT::i32, 0, 
/*46189*/       OPC_EmitInteger, MVT::i32, 0, 
/*46192*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46204*/       OPC_EmitInteger, MVT::i32, 0, 
/*46207*/       OPC_EmitInteger, MVT::i32, 0, 
/*46210*/       OPC_EmitInteger, MVT::i32, 0, 
/*46213*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46225*/       OPC_EmitInteger, MVT::i32, 1, 
/*46228*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46231*/       OPC_EmitInteger, MVT::i32, 0, 
/*46234*/       OPC_EmitInteger, MVT::i32, 0, 
/*46237*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MUL_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1)
/*46264*/     /*Scope*/ 101, /*->46366*/
/*46265*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*46267*/       OPC_EmitInteger, MVT::i32, 0, 
/*46270*/       OPC_EmitInteger, MVT::i32, 0, 
/*46273*/       OPC_EmitInteger, MVT::i32, 1, 
/*46276*/       OPC_EmitInteger, MVT::i32, 0, 
/*46279*/       OPC_EmitInteger, MVT::i32, 0, 
/*46282*/       OPC_EmitInteger, MVT::i32, 0, 
/*46285*/       OPC_EmitInteger, MVT::i32, 0, 
/*46288*/       OPC_EmitInteger, MVT::i32, 0, 
/*46291*/       OPC_EmitInteger, MVT::i32, 0, 
/*46294*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46306*/       OPC_EmitInteger, MVT::i32, 0, 
/*46309*/       OPC_EmitInteger, MVT::i32, 0, 
/*46312*/       OPC_EmitInteger, MVT::i32, 0, 
/*46315*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46327*/       OPC_EmitInteger, MVT::i32, 1, 
/*46330*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46333*/       OPC_EmitInteger, MVT::i32, 0, 
/*46336*/       OPC_EmitInteger, MVT::i32, 0, 
/*46339*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1)
/*46366*/     /*Scope*/ 9, /*->46376*/
/*46367*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_U32_U24_e64), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (AMDGPUmul_u24:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = -997
                // Dst: (V_MUL_U32_U24_e64:i32 i32:i32:$src0, i32:i32:$src1)
/*46376*/     0, /*End of Scope*/
/*46377*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_U32),// ->46500
/*46380*/     OPC_RecordChild0, // #0 = $src0
/*46381*/     OPC_RecordChild1, // #1 = $src1
/*46382*/     OPC_RecordChild2, // #2 = $src2
/*46383*/     OPC_CheckChild2Type, MVT::i32,
/*46385*/     OPC_CheckType, MVT::i32,
/*46387*/     OPC_Scope, 99, /*->46488*/ // 2 children in Scope
/*46389*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46391*/       OPC_EmitInteger, MVT::i32, 0, 
/*46394*/       OPC_EmitInteger, MVT::i32, 0, 
/*46397*/       OPC_EmitInteger, MVT::i32, 0, 
/*46400*/       OPC_EmitInteger, MVT::i32, 0, 
/*46403*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46415*/       OPC_EmitInteger, MVT::i32, 0, 
/*46418*/       OPC_EmitInteger, MVT::i32, 0, 
/*46421*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46433*/       OPC_EmitInteger, MVT::i32, 0, 
/*46436*/       OPC_EmitInteger, MVT::i32, 0, 
/*46439*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46451*/       OPC_EmitInteger, MVT::i32, 1, 
/*46454*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46457*/       OPC_EmitInteger, MVT::i32, 0, 
/*46460*/       OPC_EmitInteger, MVT::i32, 0, 
/*46463*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_UINT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_UINT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46488*/     /*Scope*/ 10, /*->46499*/
/*46489*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_U32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_u32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46499*/     0, /*End of Scope*/
/*46500*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFE_I32),// ->46623
/*46503*/     OPC_RecordChild0, // #0 = $src0
/*46504*/     OPC_RecordChild1, // #1 = $src1
/*46505*/     OPC_RecordChild2, // #2 = $src2
/*46506*/     OPC_CheckChild2Type, MVT::i32,
/*46508*/     OPC_CheckType, MVT::i32,
/*46510*/     OPC_Scope, 99, /*->46611*/ // 2 children in Scope
/*46512*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46514*/       OPC_EmitInteger, MVT::i32, 0, 
/*46517*/       OPC_EmitInteger, MVT::i32, 0, 
/*46520*/       OPC_EmitInteger, MVT::i32, 0, 
/*46523*/       OPC_EmitInteger, MVT::i32, 0, 
/*46526*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46538*/       OPC_EmitInteger, MVT::i32, 0, 
/*46541*/       OPC_EmitInteger, MVT::i32, 0, 
/*46544*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46556*/       OPC_EmitInteger, MVT::i32, 0, 
/*46559*/       OPC_EmitInteger, MVT::i32, 0, 
/*46562*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46574*/       OPC_EmitInteger, MVT::i32, 1, 
/*46577*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46580*/       OPC_EmitInteger, MVT::i32, 0, 
/*46583*/       OPC_EmitInteger, MVT::i32, 0, 
/*46586*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFE_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46611*/     /*Scope*/ 10, /*->46622*/
/*46612*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFE_I32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfe_i32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFE_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46622*/     0, /*End of Scope*/
/*46623*/   /*SwitchOpcode*/ 120, TARGET_VAL(AMDGPUISD::BFI),// ->46746
/*46626*/     OPC_RecordChild0, // #0 = $src0
/*46627*/     OPC_RecordChild1, // #1 = $src1
/*46628*/     OPC_RecordChild2, // #2 = $src2
/*46629*/     OPC_CheckChild2Type, MVT::i32,
/*46631*/     OPC_CheckType, MVT::i32,
/*46633*/     OPC_Scope, 99, /*->46734*/ // 2 children in Scope
/*46635*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46637*/       OPC_EmitInteger, MVT::i32, 0, 
/*46640*/       OPC_EmitInteger, MVT::i32, 0, 
/*46643*/       OPC_EmitInteger, MVT::i32, 0, 
/*46646*/       OPC_EmitInteger, MVT::i32, 0, 
/*46649*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46661*/       OPC_EmitInteger, MVT::i32, 0, 
/*46664*/       OPC_EmitInteger, MVT::i32, 0, 
/*46667*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46679*/       OPC_EmitInteger, MVT::i32, 0, 
/*46682*/       OPC_EmitInteger, MVT::i32, 0, 
/*46685*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46697*/       OPC_EmitInteger, MVT::i32, 1, 
/*46700*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46703*/       OPC_EmitInteger, MVT::i32, 0, 
/*46706*/       OPC_EmitInteger, MVT::i32, 0, 
/*46709*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (BFI_INT_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46734*/     /*Scope*/ 10, /*->46745*/
/*46735*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUbfi:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_BFI_B32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*46745*/     0, /*End of Scope*/
/*46746*/   /*SwitchOpcode*/ 102|128,3/*486*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->47236
/*46750*/     OPC_RecordChild0, // #0 = $src
/*46751*/     OPC_MoveChild, 1,
/*46753*/     OPC_Scope, 22|128,1/*150*/, /*->46906*/ // 4 children in Scope
/*46756*/       OPC_CheckValueType, MVT::i1,
/*46758*/       OPC_MoveParent,
/*46759*/       OPC_SwitchType /*2 cases */, 125, MVT::i32,// ->46887
/*46762*/         OPC_Scope, 105, /*->46869*/ // 2 children in Scope
/*46764*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46766*/           OPC_EmitInteger, MVT::i32, 0, 
/*46769*/           OPC_EmitInteger, MVT::i32, 0, 
/*46772*/           OPC_EmitInteger, MVT::i32, 0, 
/*46775*/           OPC_EmitInteger, MVT::i32, 0, 
/*46778*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46790*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46793*/           OPC_EmitInteger, MVT::i32, 0, 
/*46796*/           OPC_EmitInteger, MVT::i32, 0, 
/*46799*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46811*/           OPC_EmitRegister, MVT::i32, AMDGPU::ONE_INT,
/*46814*/           OPC_EmitInteger, MVT::i32, 0, 
/*46817*/           OPC_EmitInteger, MVT::i32, 0, 
/*46820*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46832*/           OPC_EmitInteger, MVT::i32, 1, 
/*46835*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*46838*/           OPC_EmitInteger, MVT::i32, 0, 
/*46841*/           OPC_EmitInteger, MVT::i32, 0, 
/*46844*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, ONE_INT:i32)
/*46869*/         /*Scope*/ 16, /*->46886*/
/*46870*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46872*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46877*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I32), 0,
                        1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i1:Other) - Complexity = 3
                    // Dst: (S_BFE_I32:i32 i32:i32:$src, 65536:i32)
/*46886*/         0, /*End of Scope*/
/*46887*/       /*SwitchType*/ 16, MVT::i64,// ->46905
/*46889*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46891*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,4/*65536*/, 
/*46896*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i1:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 65536:i32)
/*46905*/       0, // EndSwitchType
/*46906*/     /*Scope*/ 24|128,1/*152*/, /*->47060*/
/*46908*/       OPC_CheckValueType, MVT::i8,
/*46910*/       OPC_MoveParent,
/*46911*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47041
/*46914*/         OPC_Scope, 10, /*->46926*/ // 2 children in Scope
/*46916*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*46918*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I8), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i8:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I8:i32 i32:i32:$src0)
/*46926*/         /*Scope*/ 113, /*->47040*/
/*46927*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*46929*/           OPC_EmitInteger, MVT::i32, 0, 
/*46932*/           OPC_EmitInteger, MVT::i32, 0, 
/*46935*/           OPC_EmitInteger, MVT::i32, 0, 
/*46938*/           OPC_EmitInteger, MVT::i32, 0, 
/*46941*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46953*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*46956*/           OPC_EmitInteger, MVT::i32, 0, 
/*46959*/           OPC_EmitInteger, MVT::i32, 0, 
/*46962*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*46974*/           OPC_EmitInteger, MVT::i32, 8, 
/*46977*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*46985*/           OPC_EmitInteger, MVT::i32, 0, 
/*46988*/           OPC_EmitInteger, MVT::i32, 0, 
/*46991*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47003*/           OPC_EmitInteger, MVT::i32, 1, 
/*47006*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47009*/           OPC_EmitInteger, MVT::i32, 0, 
/*47012*/           OPC_EmitInteger, MVT::i32, 0, 
/*47015*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i8:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 8:i32))
/*47040*/         0, /*End of Scope*/
/*47041*/       /*SwitchType*/ 16, MVT::i64,// ->47059
/*47043*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47045*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,32/*524288*/, 
/*47050*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i8:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 524288:i32)
/*47059*/       0, // EndSwitchType
/*47060*/     /*Scope*/ 24|128,1/*152*/, /*->47214*/
/*47062*/       OPC_CheckValueType, MVT::i16,
/*47064*/       OPC_MoveParent,
/*47065*/       OPC_SwitchType /*2 cases */, 127, MVT::i32,// ->47195
/*47068*/         OPC_Scope, 10, /*->47080*/ // 2 children in Scope
/*47070*/           OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47072*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SEXT_I32_I16), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                    // Src: (sext_inreg:i32 i32:i32:$src0, i16:Other) - Complexity = 3
                    // Dst: (S_SEXT_I32_I16:i32 i32:i32:$src0)
/*47080*/         /*Scope*/ 113, /*->47194*/
/*47081*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47083*/           OPC_EmitInteger, MVT::i32, 0, 
/*47086*/           OPC_EmitInteger, MVT::i32, 0, 
/*47089*/           OPC_EmitInteger, MVT::i32, 0, 
/*47092*/           OPC_EmitInteger, MVT::i32, 0, 
/*47095*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47107*/           OPC_EmitRegister, MVT::i32, AMDGPU::ZERO,
/*47110*/           OPC_EmitInteger, MVT::i32, 0, 
/*47113*/           OPC_EmitInteger, MVT::i32, 0, 
/*47116*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47128*/           OPC_EmitInteger, MVT::i32, 16, 
/*47131*/           OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 10,  // Results = #11
/*47139*/           OPC_EmitInteger, MVT::i32, 0, 
/*47142*/           OPC_EmitInteger, MVT::i32, 0, 
/*47145*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47157*/           OPC_EmitInteger, MVT::i32, 1, 
/*47160*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47163*/           OPC_EmitInteger, MVT::i32, 0, 
/*47166*/           OPC_EmitInteger, MVT::i32, 0, 
/*47169*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFE_INT_eg), 0,
                        1/*#VTs*/, MVT::i32, 18/*#Ops*/, 1, 2, 0, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 18, 
                    // Src: (sext_inreg:i32 i32:i32:$src, i16:Other) - Complexity = 3
                    // Dst: (BFE_INT_eg:i32 i32:i32:$src, ZERO:i32, (MOV_IMM_I32:i32 16:i32))
/*47194*/         0, /*End of Scope*/
/*47195*/       /*SwitchType*/ 16, MVT::i64,// ->47213
/*47197*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47199*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,64/*1048576*/, 
/*47204*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                      1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                  // Src: (sext_inreg:i64 i64:i64:$src, i16:Other) - Complexity = 3
                  // Dst: (S_BFE_I64:i64 i64:i64:$src, 1048576:i32)
/*47213*/       0, // EndSwitchType
/*47214*/     /*Scope*/ 20, /*->47235*/
/*47215*/       OPC_CheckValueType, MVT::i32,
/*47217*/       OPC_MoveParent,
/*47218*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47220*/       OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,1/*2097152*/, 
/*47226*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BFE_I64), 0,
                    1/*#VTs*/, MVT::i64, 2/*#Ops*/, 0, 1, 
                // Src: (sext_inreg:i64 i64:i64:$src, i32:Other) - Complexity = 3
                // Dst: (S_BFE_I64:i64 i64:i64:$src, 2097152:i32)
/*47235*/     0, /*End of Scope*/
/*47236*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_U24),// ->47764
/*47240*/     OPC_RecordChild0, // #0 = $src0
/*47241*/     OPC_RecordChild1, // #1 = $src1
/*47242*/     OPC_RecordChild2, // #2 = $src2
/*47243*/     OPC_CheckChild2Type, MVT::i32,
/*47245*/     OPC_CheckType, MVT::i32,
/*47247*/     OPC_Scope, 99, /*->47348*/ // 4 children in Scope
/*47249*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47251*/       OPC_EmitInteger, MVT::i32, 0, 
/*47254*/       OPC_EmitInteger, MVT::i32, 0, 
/*47257*/       OPC_EmitInteger, MVT::i32, 0, 
/*47260*/       OPC_EmitInteger, MVT::i32, 0, 
/*47263*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47275*/       OPC_EmitInteger, MVT::i32, 0, 
/*47278*/       OPC_EmitInteger, MVT::i32, 0, 
/*47281*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47293*/       OPC_EmitInteger, MVT::i32, 0, 
/*47296*/       OPC_EmitInteger, MVT::i32, 0, 
/*47299*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47311*/       OPC_EmitInteger, MVT::i32, 1, 
/*47314*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47317*/       OPC_EmitInteger, MVT::i32, 0, 
/*47320*/       OPC_EmitInteger, MVT::i32, 0, 
/*47323*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_UINT24_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_UINT24_eg:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47348*/     /*Scope*/ 72|128,1/*200*/, /*->47550*/
/*47350*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*47352*/       OPC_EmitInteger, MVT::i32, 0, 
/*47355*/       OPC_EmitInteger, MVT::i32, 0, 
/*47358*/       OPC_EmitInteger, MVT::i32, 1, 
/*47361*/       OPC_EmitInteger, MVT::i32, 0, 
/*47364*/       OPC_EmitInteger, MVT::i32, 0, 
/*47367*/       OPC_EmitInteger, MVT::i32, 0, 
/*47370*/       OPC_EmitInteger, MVT::i32, 0, 
/*47373*/       OPC_EmitInteger, MVT::i32, 0, 
/*47376*/       OPC_EmitInteger, MVT::i32, 1, 
/*47379*/       OPC_EmitInteger, MVT::i32, 0, 
/*47382*/       OPC_EmitInteger, MVT::i32, 0, 
/*47385*/       OPC_EmitInteger, MVT::i32, 0, 
/*47388*/       OPC_EmitInteger, MVT::i32, 0, 
/*47391*/       OPC_EmitInteger, MVT::i32, 0, 
/*47394*/       OPC_EmitInteger, MVT::i32, 0, 
/*47397*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47409*/       OPC_EmitInteger, MVT::i32, 0, 
/*47412*/       OPC_EmitInteger, MVT::i32, 0, 
/*47415*/       OPC_EmitInteger, MVT::i32, 0, 
/*47418*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47430*/       OPC_EmitInteger, MVT::i32, 1, 
/*47433*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47436*/       OPC_EmitInteger, MVT::i32, 0, 
/*47439*/       OPC_EmitInteger, MVT::i32, 0, 
/*47442*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47469*/       OPC_EmitInteger, MVT::i32, 0, 
/*47472*/       OPC_EmitInteger, MVT::i32, 0, 
/*47475*/       OPC_EmitInteger, MVT::i32, 0, 
/*47478*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47490*/       OPC_EmitInteger, MVT::i32, 0, 
/*47493*/       OPC_EmitInteger, MVT::i32, 0, 
/*47496*/       OPC_EmitInteger, MVT::i32, 0, 
/*47499*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47511*/       OPC_EmitInteger, MVT::i32, 1, 
/*47514*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47517*/       OPC_EmitInteger, MVT::i32, 0, 
/*47520*/       OPC_EmitInteger, MVT::i32, 0, 
/*47523*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47550*/     /*Scope*/ 72|128,1/*200*/, /*->47752*/
/*47552*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*47554*/       OPC_EmitInteger, MVT::i32, 0, 
/*47557*/       OPC_EmitInteger, MVT::i32, 0, 
/*47560*/       OPC_EmitInteger, MVT::i32, 1, 
/*47563*/       OPC_EmitInteger, MVT::i32, 0, 
/*47566*/       OPC_EmitInteger, MVT::i32, 0, 
/*47569*/       OPC_EmitInteger, MVT::i32, 0, 
/*47572*/       OPC_EmitInteger, MVT::i32, 0, 
/*47575*/       OPC_EmitInteger, MVT::i32, 0, 
/*47578*/       OPC_EmitInteger, MVT::i32, 1, 
/*47581*/       OPC_EmitInteger, MVT::i32, 0, 
/*47584*/       OPC_EmitInteger, MVT::i32, 0, 
/*47587*/       OPC_EmitInteger, MVT::i32, 0, 
/*47590*/       OPC_EmitInteger, MVT::i32, 0, 
/*47593*/       OPC_EmitInteger, MVT::i32, 0, 
/*47596*/       OPC_EmitInteger, MVT::i32, 0, 
/*47599*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47611*/       OPC_EmitInteger, MVT::i32, 0, 
/*47614*/       OPC_EmitInteger, MVT::i32, 0, 
/*47617*/       OPC_EmitInteger, MVT::i32, 0, 
/*47620*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47632*/       OPC_EmitInteger, MVT::i32, 1, 
/*47635*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47638*/       OPC_EmitInteger, MVT::i32, 0, 
/*47641*/       OPC_EmitInteger, MVT::i32, 0, 
/*47644*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_UINT_cm), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*47671*/       OPC_EmitInteger, MVT::i32, 0, 
/*47674*/       OPC_EmitInteger, MVT::i32, 0, 
/*47677*/       OPC_EmitInteger, MVT::i32, 0, 
/*47680*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47692*/       OPC_EmitInteger, MVT::i32, 0, 
/*47695*/       OPC_EmitInteger, MVT::i32, 0, 
/*47698*/       OPC_EmitInteger, MVT::i32, 0, 
/*47701*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47713*/       OPC_EmitInteger, MVT::i32, 1, 
/*47716*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47719*/       OPC_EmitInteger, MVT::i32, 0, 
/*47722*/       OPC_EmitInteger, MVT::i32, 0, 
/*47725*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_UINT_cm:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*47752*/     /*Scope*/ 10, /*->47763*/
/*47753*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_U32_U24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_u24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_U32_U24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*47763*/     0, /*End of Scope*/
/*47764*/   /*SwitchOpcode*/ 121, TARGET_VAL(ISD::ROTR),// ->47888
/*47767*/     OPC_RecordChild0, // #0 = $src0
/*47768*/     OPC_RecordChild1, // #1 = $src1
/*47769*/     OPC_CheckChild1Type, MVT::i32,
/*47771*/     OPC_CheckType, MVT::i32,
/*47773*/     OPC_Scope, 99, /*->47874*/ // 2 children in Scope
/*47775*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47777*/       OPC_EmitInteger, MVT::i32, 0, 
/*47780*/       OPC_EmitInteger, MVT::i32, 0, 
/*47783*/       OPC_EmitInteger, MVT::i32, 0, 
/*47786*/       OPC_EmitInteger, MVT::i32, 0, 
/*47789*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47801*/       OPC_EmitInteger, MVT::i32, 0, 
/*47804*/       OPC_EmitInteger, MVT::i32, 0, 
/*47807*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47819*/       OPC_EmitInteger, MVT::i32, 0, 
/*47822*/       OPC_EmitInteger, MVT::i32, 0, 
/*47825*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47837*/       OPC_EmitInteger, MVT::i32, 1, 
/*47840*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47843*/       OPC_EmitInteger, MVT::i32, 0, 
/*47846*/       OPC_EmitInteger, MVT::i32, 0, 
/*47849*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BIT_ALIGN_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 2, 3, 0, 4, 5, 6, 0, 7, 8, 9, 1, 10, 11, 12, 13, 14, 15, 16, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (BIT_ALIGN_INT_eg:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47874*/     /*Scope*/ 12, /*->47887*/
/*47875*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47877*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 1, 
                // Src: (rotr:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
                // Dst: (V_ALIGNBIT_B32:i32 ?:i32:$src0, ?:i32:$src0, ?:i32:$src1)
/*47887*/     0, /*End of Scope*/
/*47888*/   /*SwitchOpcode*/ 2|128,1/*130*/, TARGET_VAL(ISD::CTPOP),// ->48022
/*47892*/     OPC_RecordChild0, // #0 = $src0
/*47893*/     OPC_SwitchType /*2 cases */, 81, MVT::i32,// ->47977
/*47896*/       OPC_Scope, 67, /*->47965*/ // 2 children in Scope
/*47898*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*47900*/         OPC_EmitInteger, MVT::i32, 1, 
/*47903*/         OPC_EmitInteger, MVT::i32, 0, 
/*47906*/         OPC_EmitInteger, MVT::i32, 0, 
/*47909*/         OPC_EmitInteger, MVT::i32, 0, 
/*47912*/         OPC_EmitInteger, MVT::i32, 0, 
/*47915*/         OPC_EmitInteger, MVT::i32, 0, 
/*47918*/         OPC_EmitInteger, MVT::i32, 0, 
/*47921*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*47933*/         OPC_EmitInteger, MVT::i32, 1, 
/*47936*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*47939*/         OPC_EmitInteger, MVT::i32, 0, 
/*47942*/         OPC_EmitInteger, MVT::i32, 0, 
/*47945*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BCNT_INT), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ctpop:i32 R600_Reg32:i32:$src0) - Complexity = 3
                  // Dst: (BCNT_INT:i32 R600_Reg32:i32:$src0)
/*47965*/       /*Scope*/ 10, /*->47976*/
/*47966*/         OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BCNT1_I32_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ctpop:i32 i32:i32:$src0) - Complexity = 3
                  // Dst: (S_BCNT1_I32_B32:i32 i32:i32:$src0)
/*47976*/       0, /*End of Scope*/
/*47977*/     /*SwitchType*/ 42, MVT::i64,// ->48021
/*47979*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*47981*/       OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*47984*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_BCNT1_I32_B64), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*47992*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*47995*/       OPC_EmitInteger, MVT::i32, 0, 
/*47998*/       OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*48006*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*48009*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 2, 3, 5, 6, 
                // Src: (ctpop:i64 i64:i64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:i64 SReg_64:i32, (S_BCNT1_I32_B64:i32 ?:i64:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*48021*/     0, // EndSwitchType
/*48022*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::CARRY),// ->48130
/*48025*/     OPC_RecordChild0, // #0 = $src0
/*48026*/     OPC_RecordChild1, // #1 = $src1
/*48027*/     OPC_CheckType, MVT::i32,
/*48029*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48031*/     OPC_EmitInteger, MVT::i32, 0, 
/*48034*/     OPC_EmitInteger, MVT::i32, 0, 
/*48037*/     OPC_EmitInteger, MVT::i32, 1, 
/*48040*/     OPC_EmitInteger, MVT::i32, 0, 
/*48043*/     OPC_EmitInteger, MVT::i32, 0, 
/*48046*/     OPC_EmitInteger, MVT::i32, 0, 
/*48049*/     OPC_EmitInteger, MVT::i32, 0, 
/*48052*/     OPC_EmitInteger, MVT::i32, 0, 
/*48055*/     OPC_EmitInteger, MVT::i32, 0, 
/*48058*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48070*/     OPC_EmitInteger, MVT::i32, 0, 
/*48073*/     OPC_EmitInteger, MVT::i32, 0, 
/*48076*/     OPC_EmitInteger, MVT::i32, 0, 
/*48079*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48091*/     OPC_EmitInteger, MVT::i32, 1, 
/*48094*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48097*/     OPC_EmitInteger, MVT::i32, 0, 
/*48100*/     OPC_EmitInteger, MVT::i32, 0, 
/*48103*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADDC_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUcarry:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (ADDC_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*48130*/   /*SwitchOpcode*/ 105, TARGET_VAL(AMDGPUISD::BORROW),// ->48238
/*48133*/     OPC_RecordChild0, // #0 = $src0
/*48134*/     OPC_RecordChild1, // #1 = $src1
/*48135*/     OPC_CheckType, MVT::i32,
/*48137*/     OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48139*/     OPC_EmitInteger, MVT::i32, 0, 
/*48142*/     OPC_EmitInteger, MVT::i32, 0, 
/*48145*/     OPC_EmitInteger, MVT::i32, 1, 
/*48148*/     OPC_EmitInteger, MVT::i32, 0, 
/*48151*/     OPC_EmitInteger, MVT::i32, 0, 
/*48154*/     OPC_EmitInteger, MVT::i32, 0, 
/*48157*/     OPC_EmitInteger, MVT::i32, 0, 
/*48160*/     OPC_EmitInteger, MVT::i32, 0, 
/*48163*/     OPC_EmitInteger, MVT::i32, 0, 
/*48166*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48178*/     OPC_EmitInteger, MVT::i32, 0, 
/*48181*/     OPC_EmitInteger, MVT::i32, 0, 
/*48184*/     OPC_EmitInteger, MVT::i32, 0, 
/*48187*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48199*/     OPC_EmitInteger, MVT::i32, 1, 
/*48202*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48205*/     OPC_EmitInteger, MVT::i32, 0, 
/*48208*/     OPC_EmitInteger, MVT::i32, 0, 
/*48211*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SUBB_UINT), 0,
                  1/*#VTs*/, MVT::i32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
              // Src: (AMDGPUborrow:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1) - Complexity = 3
              // Dst: (SUBB_UINT:i32 R600_Reg32:i32:$src0, R600_Reg32:i32:$src1)
/*48238*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTLZ_ZERO_UNDEF),// ->48325
/*48241*/     OPC_RecordChild0, // #0 = $src0
/*48242*/     OPC_CheckType, MVT::i32,
/*48244*/     OPC_Scope, 67, /*->48313*/ // 2 children in Scope
/*48246*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48248*/       OPC_EmitInteger, MVT::i32, 1, 
/*48251*/       OPC_EmitInteger, MVT::i32, 0, 
/*48254*/       OPC_EmitInteger, MVT::i32, 0, 
/*48257*/       OPC_EmitInteger, MVT::i32, 0, 
/*48260*/       OPC_EmitInteger, MVT::i32, 0, 
/*48263*/       OPC_EmitInteger, MVT::i32, 0, 
/*48266*/       OPC_EmitInteger, MVT::i32, 0, 
/*48269*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48281*/       OPC_EmitInteger, MVT::i32, 1, 
/*48284*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48287*/       OPC_EmitInteger, MVT::i32, 0, 
/*48290*/       OPC_EmitInteger, MVT::i32, 0, 
/*48293*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBH_UINT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (ctlz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBH_UINT:i32 R600_Reg32:i32:$src0)
/*48313*/     /*Scope*/ 10, /*->48324*/
/*48314*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48316*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FLBIT_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ctlz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FLBIT_I32_B32:i32 i32:i32:$src0)
/*48324*/     0, /*End of Scope*/
/*48325*/   /*SwitchOpcode*/ 84, TARGET_VAL(ISD::CTTZ_ZERO_UNDEF),// ->48412
/*48328*/     OPC_RecordChild0, // #0 = $src0
/*48329*/     OPC_CheckType, MVT::i32,
/*48331*/     OPC_Scope, 67, /*->48400*/ // 2 children in Scope
/*48333*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*48335*/       OPC_EmitInteger, MVT::i32, 1, 
/*48338*/       OPC_EmitInteger, MVT::i32, 0, 
/*48341*/       OPC_EmitInteger, MVT::i32, 0, 
/*48344*/       OPC_EmitInteger, MVT::i32, 0, 
/*48347*/       OPC_EmitInteger, MVT::i32, 0, 
/*48350*/       OPC_EmitInteger, MVT::i32, 0, 
/*48353*/       OPC_EmitInteger, MVT::i32, 0, 
/*48356*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48368*/       OPC_EmitInteger, MVT::i32, 1, 
/*48371*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48374*/       OPC_EmitInteger, MVT::i32, 0, 
/*48377*/       OPC_EmitInteger, MVT::i32, 0, 
/*48380*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FFBL_INT), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (cttz_zero_undef:i32 R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (FFBL_INT:i32 R600_Reg32:i32:$src0)
/*48400*/     /*Scope*/ 10, /*->48411*/
/*48401*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48403*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_FF1_I32_B32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (cttz_zero_undef:i32 i32:i32:$src0) - Complexity = 3
                // Dst: (S_FF1_I32_B32:i32 i32:i32:$src0)
/*48411*/     0, /*End of Scope*/
/*48412*/   /*SwitchOpcode*/ 12|128,4/*524*/, TARGET_VAL(AMDGPUISD::MAD_I24),// ->48940
/*48416*/     OPC_RecordChild0, // #0 = $src0
/*48417*/     OPC_RecordChild1, // #1 = $src1
/*48418*/     OPC_RecordChild2, // #2 = $src2
/*48419*/     OPC_CheckChild2Type, MVT::i32,
/*48421*/     OPC_CheckType, MVT::i32,
/*48423*/     OPC_Scope, 99, /*->48524*/ // 4 children in Scope
/*48425*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*48427*/       OPC_EmitInteger, MVT::i32, 0, 
/*48430*/       OPC_EmitInteger, MVT::i32, 0, 
/*48433*/       OPC_EmitInteger, MVT::i32, 0, 
/*48436*/       OPC_EmitInteger, MVT::i32, 0, 
/*48439*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48451*/       OPC_EmitInteger, MVT::i32, 0, 
/*48454*/       OPC_EmitInteger, MVT::i32, 0, 
/*48457*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48469*/       OPC_EmitInteger, MVT::i32, 0, 
/*48472*/       OPC_EmitInteger, MVT::i32, 0, 
/*48475*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48487*/       OPC_EmitInteger, MVT::i32, 1, 
/*48490*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48493*/       OPC_EmitInteger, MVT::i32, 0, 
/*48496*/       OPC_EmitInteger, MVT::i32, 0, 
/*48499*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_INT24_cm), 0,
                    1/*#VTs*/, MVT::i32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (MULADD_INT24_cm:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48524*/     /*Scope*/ 72|128,1/*200*/, /*->48726*/
/*48526*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*48528*/       OPC_EmitInteger, MVT::i32, 0, 
/*48531*/       OPC_EmitInteger, MVT::i32, 0, 
/*48534*/       OPC_EmitInteger, MVT::i32, 1, 
/*48537*/       OPC_EmitInteger, MVT::i32, 0, 
/*48540*/       OPC_EmitInteger, MVT::i32, 0, 
/*48543*/       OPC_EmitInteger, MVT::i32, 0, 
/*48546*/       OPC_EmitInteger, MVT::i32, 0, 
/*48549*/       OPC_EmitInteger, MVT::i32, 0, 
/*48552*/       OPC_EmitInteger, MVT::i32, 1, 
/*48555*/       OPC_EmitInteger, MVT::i32, 0, 
/*48558*/       OPC_EmitInteger, MVT::i32, 0, 
/*48561*/       OPC_EmitInteger, MVT::i32, 0, 
/*48564*/       OPC_EmitInteger, MVT::i32, 0, 
/*48567*/       OPC_EmitInteger, MVT::i32, 0, 
/*48570*/       OPC_EmitInteger, MVT::i32, 0, 
/*48573*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48585*/       OPC_EmitInteger, MVT::i32, 0, 
/*48588*/       OPC_EmitInteger, MVT::i32, 0, 
/*48591*/       OPC_EmitInteger, MVT::i32, 0, 
/*48594*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48606*/       OPC_EmitInteger, MVT::i32, 1, 
/*48609*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48612*/       OPC_EmitInteger, MVT::i32, 0, 
/*48615*/       OPC_EmitInteger, MVT::i32, 0, 
/*48618*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_r600), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48645*/       OPC_EmitInteger, MVT::i32, 0, 
/*48648*/       OPC_EmitInteger, MVT::i32, 0, 
/*48651*/       OPC_EmitInteger, MVT::i32, 0, 
/*48654*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48666*/       OPC_EmitInteger, MVT::i32, 0, 
/*48669*/       OPC_EmitInteger, MVT::i32, 0, 
/*48672*/       OPC_EmitInteger, MVT::i32, 0, 
/*48675*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48687*/       OPC_EmitInteger, MVT::i32, 1, 
/*48690*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48693*/       OPC_EmitInteger, MVT::i32, 0, 
/*48696*/       OPC_EmitInteger, MVT::i32, 0, 
/*48699*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_r600:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48726*/     /*Scope*/ 72|128,1/*200*/, /*->48928*/
/*48728*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*48730*/       OPC_EmitInteger, MVT::i32, 0, 
/*48733*/       OPC_EmitInteger, MVT::i32, 0, 
/*48736*/       OPC_EmitInteger, MVT::i32, 1, 
/*48739*/       OPC_EmitInteger, MVT::i32, 0, 
/*48742*/       OPC_EmitInteger, MVT::i32, 0, 
/*48745*/       OPC_EmitInteger, MVT::i32, 0, 
/*48748*/       OPC_EmitInteger, MVT::i32, 0, 
/*48751*/       OPC_EmitInteger, MVT::i32, 0, 
/*48754*/       OPC_EmitInteger, MVT::i32, 1, 
/*48757*/       OPC_EmitInteger, MVT::i32, 0, 
/*48760*/       OPC_EmitInteger, MVT::i32, 0, 
/*48763*/       OPC_EmitInteger, MVT::i32, 0, 
/*48766*/       OPC_EmitInteger, MVT::i32, 0, 
/*48769*/       OPC_EmitInteger, MVT::i32, 0, 
/*48772*/       OPC_EmitInteger, MVT::i32, 0, 
/*48775*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48787*/       OPC_EmitInteger, MVT::i32, 0, 
/*48790*/       OPC_EmitInteger, MVT::i32, 0, 
/*48793*/       OPC_EmitInteger, MVT::i32, 0, 
/*48796*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48808*/       OPC_EmitInteger, MVT::i32, 1, 
/*48811*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48814*/       OPC_EmitInteger, MVT::i32, 0, 
/*48817*/       OPC_EmitInteger, MVT::i32, 0, 
/*48820*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MULLO_INT_eg), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 9, 10, 11, 12, 13, 14, 0, 15, 16, 17, 18, 1, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*48847*/       OPC_EmitInteger, MVT::i32, 0, 
/*48850*/       OPC_EmitInteger, MVT::i32, 0, 
/*48853*/       OPC_EmitInteger, MVT::i32, 0, 
/*48856*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48868*/       OPC_EmitInteger, MVT::i32, 0, 
/*48871*/       OPC_EmitInteger, MVT::i32, 0, 
/*48874*/       OPC_EmitInteger, MVT::i32, 0, 
/*48877*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*48889*/       OPC_EmitInteger, MVT::i32, 1, 
/*48892*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*48895*/       OPC_EmitInteger, MVT::i32, 0, 
/*48898*/       OPC_EmitInteger, MVT::i32, 0, 
/*48901*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD_INT), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 3, 4, 5, 6, 7, 8, 27, 28, 29, 30, 31, 2, 32, 33, 34, 35, 36, 37, 38, 39, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (ADD_INT:i32 (MULLO_INT_eg:i32 ?:i32:$src0, ?:i32:$src1), ?:i32:$src2)
/*48928*/     /*Scope*/ 10, /*->48939*/
/*48929*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_I32_I24), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (AMDGPUmad_i24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
                // Dst: (V_MAD_I32_I24:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*48939*/     0, /*End of Scope*/
/*48940*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::BREV),// ->48956
/*48943*/     OPC_RecordChild0, // #0 = $src0
/*48944*/     OPC_CheckType, MVT::i32,
/*48946*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48948*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BREV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUbrev:i32 i32:i32:$src0) - Complexity = 3
              // Dst: (S_BREV_B32:i32 i32:i32:$src0)
/*48956*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::ADDE),// ->48975
/*48959*/     OPC_CaptureGlueInput,
/*48960*/     OPC_RecordChild0, // #0 = $src0
/*48961*/     OPC_RecordChild1, // #1 = $src1
/*48962*/     OPC_CheckType, MVT::i32,
/*48964*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48966*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADDC_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_ADDC_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48975*/   /*SwitchOpcode*/ 16, TARGET_VAL(ISD::SUBE),// ->48994
/*48978*/     OPC_CaptureGlueInput,
/*48979*/     OPC_RecordChild0, // #0 = $src0
/*48980*/     OPC_RecordChild1, // #1 = $src1
/*48981*/     OPC_CheckType, MVT::i32,
/*48983*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*48985*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_SUBB_U32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (sube:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1) - Complexity = 3
              // Dst: (S_SUBB_U32:i32 SSrc_32:i32:$src0, SSrc_32:i32:$src1)
/*48994*/   /*SwitchOpcode*/ 24, TARGET_VAL(AMDGPUISD::RET_FLAG),// ->49021
/*48997*/     OPC_RecordNode, // #0 = 'IL_retflag' chained node
/*48998*/     OPC_CaptureGlueInput,
/*48999*/     OPC_Scope, 9, /*->49010*/ // 2 children in Scope
/*49001*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49003*/       OPC_EmitMergeInputChains1_0,
/*49004*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ENDPGM), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (S_ENDPGM)
/*49010*/     /*Scope*/ 9, /*->49020*/
/*49011*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49013*/       OPC_EmitMergeInputChains1_0,
/*49014*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RETURN), 0|OPFL_Chain|OPFL_GlueInput,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (IL_retflag) - Complexity = 3
                // Dst: (RETURN)
/*49020*/     0, /*End of Scope*/
/*49021*/   /*SwitchOpcode*/ 32, TARGET_VAL(ISD::BR),// ->49056
/*49024*/     OPC_RecordNode, // #0 = 'br' chained node
/*49025*/     OPC_RecordChild1, // #1 = $simm16
/*49026*/     OPC_MoveChild, 1,
/*49028*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49031*/     OPC_MoveParent,
/*49032*/     OPC_Scope, 10, /*->49044*/ // 2 children in Scope
/*49034*/       OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49036*/       OPC_EmitMergeInputChains1_0,
/*49037*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$simm16) - Complexity = 3
                // Dst: (S_BRANCH (bb:Other):$simm16)
/*49044*/     /*Scope*/ 10, /*->49055*/
/*49045*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49047*/       OPC_EmitMergeInputChains1_0,
/*49048*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (BRANCH (bb:Other):$target)
/*49055*/     0, /*End of Scope*/
/*49056*/   /*SwitchOpcode*/ 9, TARGET_VAL(AMDGPUISD::CONST_DATA_PTR),// ->49068
/*49059*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49061*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_CONSTDATA_PTR), 0,
                  1/*#VTs*/, MVT::i64, 0/*#Ops*/, 
              // Src: (SIconstdata_ptr:i64) - Complexity = 3
              // Dst: (SI_CONSTDATA_PTR:i64)
/*49068*/   /*SwitchOpcode*/ 15, TARGET_VAL(ISD::ADDC),// ->49086
/*49071*/     OPC_RecordChild0, // #0 = $src0
/*49072*/     OPC_RecordChild1, // #1 = $src1
/*49073*/     OPC_CheckType, MVT::i32,
/*49075*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49077*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_ADD_U32), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (addc:i32 i32:i32:$src0, i32:i32:$src1) - Complexity = 3
              // Dst: (S_ADD_U32:i32 ?:i32:$src0, ?:i32:$src1)
/*49086*/   /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SELECT),// ->49124
/*49089*/     OPC_RecordChild0, // #0 = $src0
/*49090*/     OPC_CheckChild0Type, MVT::i1,
/*49092*/     OPC_RecordChild1, // #1 = $src1
/*49093*/     OPC_RecordChild2, // #2 = $src2
/*49094*/     OPC_SwitchType /*2 cases */, 12, MVT::i32,// ->49109
/*49097*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49099*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:i32 i1:i1:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 ?:i32:$src2, ?:i32:$src1, ?:i1:$src0)
/*49109*/     /*SwitchType*/ 12, MVT::f32,// ->49123
/*49111*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49113*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 1, 0, 
                // Src: (select:f32 i1:i1:$src2, f32:f32:$src1, f32:f32:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:f32 ?:f32:$src0, ?:f32:$src1, ?:i1:$src2)
/*49123*/     0, // EndSwitchType
/*49124*/   /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->49278
/*49128*/     OPC_RecordChild0, // #0 = $src0
/*49129*/     OPC_SwitchType /*2 cases */, 27, MVT::i32,// ->49159
/*49132*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49134*/       OPC_EmitInteger, MVT::i32, 0, 
/*49137*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49149*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (sext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src0)
/*49159*/     /*SwitchType*/ 116, MVT::i64,// ->49277
/*49161*/       OPC_Scope, 37, /*->49200*/ // 2 children in Scope
/*49163*/         OPC_CheckChild0Type, MVT::i32,
/*49165*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49167*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49170*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49173*/         OPC_EmitInteger, MVT::i32, 31, 
/*49176*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_ASHR_I32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*49185*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49188*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (sext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_ASHR_I32:i32 ?:i32:$src, 31:i32), sub1:i32)
/*49200*/       /*Scope*/ 75, /*->49276*/
/*49201*/         OPC_CheckChild0Type, MVT::i1,
/*49203*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49205*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49208*/         OPC_EmitInteger, MVT::i32, 0, 
/*49211*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49223*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49233*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49236*/         OPC_EmitInteger, MVT::i32, 0, 
/*49239*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*49251*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 0,  // Results = #8
/*49261*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49264*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 8, 9, 
                  // Src: (sext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub0:i32, (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src), sub1:i32)
/*49276*/       0, /*End of Scope*/
/*49277*/     0, // EndSwitchType
/*49278*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ZERO_EXTEND),// ->49398
/*49281*/     OPC_RecordChild0, // #0 = $src0
/*49282*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49303
/*49285*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49287*/       OPC_EmitInteger, MVT::i32, 0, 
/*49290*/       OPC_EmitInteger, MVT::i32, 1, 
/*49293*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (zext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49303*/     /*SwitchType*/ 92, MVT::i64,// ->49397
/*49305*/       OPC_Scope, 36, /*->49343*/ // 2 children in Scope
/*49307*/         OPC_CheckChild0Type, MVT::i32,
/*49309*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49311*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49314*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49317*/         OPC_EmitInteger, MVT::i32, 0, 
/*49320*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49328*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49331*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (zext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49343*/       /*Scope*/ 52, /*->49396*/
/*49344*/         OPC_CheckChild0Type, MVT::i1,
/*49346*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49348*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49351*/         OPC_EmitInteger, MVT::i32, 0, 
/*49354*/         OPC_EmitInteger, MVT::i32, 1, 
/*49357*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49367*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49370*/         OPC_EmitInteger, MVT::i32, 0, 
/*49373*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49381*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49384*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (zext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49396*/       0, /*End of Scope*/
/*49397*/     0, // EndSwitchType
/*49398*/   /*SwitchOpcode*/ 117, TARGET_VAL(ISD::ANY_EXTEND),// ->49518
/*49401*/     OPC_RecordChild0, // #0 = $src0
/*49402*/     OPC_SwitchType /*2 cases */, 18, MVT::i32,// ->49423
/*49405*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49407*/       OPC_EmitInteger, MVT::i32, 0, 
/*49410*/       OPC_EmitInteger, MVT::i32, 1, 
/*49413*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0, 
                // Src: (anyext:i32 i1:i1:$src0) - Complexity = 3
                // Dst: (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src0)
/*49423*/     /*SwitchType*/ 92, MVT::i64,// ->49517
/*49425*/       OPC_Scope, 36, /*->49463*/ // 2 children in Scope
/*49427*/         OPC_CheckChild0Type, MVT::i32,
/*49429*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49431*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*49434*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49437*/         OPC_EmitInteger, MVT::i32, 0, 
/*49440*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 3,  // Results = #4
/*49448*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49451*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 0, 2, 4, 5, 
                  // Src: (anyext:i64 i32:i32:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 SReg_64:i32, ?:i32:$src, sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49463*/       /*Scope*/ 52, /*->49516*/
/*49464*/         OPC_CheckChild0Type, MVT::i1,
/*49466*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49468*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*49471*/         OPC_EmitInteger, MVT::i32, 0, 
/*49474*/         OPC_EmitInteger, MVT::i32, 1, 
/*49477*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 0,  // Results = #4
/*49487*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49490*/         OPC_EmitInteger, MVT::i32, 0, 
/*49493*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*49501*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*49504*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::i64, 5/*#Ops*/, 1, 4, 5, 7, 8, 
                  // Src: (anyext:i64 i1:i1:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:i64 VReg_64:i32, (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src), sub0:i32, (S_MOV_B32:i32 0:i32), sub1:i32)
/*49516*/       0, /*End of Scope*/
/*49517*/     0, // EndSwitchType
/*49518*/   /*SwitchOpcode*/ 93, TARGET_VAL(ISD::TRUNCATE),// ->49614
/*49521*/     OPC_RecordChild0, // #0 = $a
/*49522*/     OPC_SwitchType /*2 cases */, 14, MVT::i32,// ->49539
/*49525*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49527*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49530*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (trunc:i32 i64:i64:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)
/*49539*/     /*SwitchType*/ 72, MVT::i1,// ->49613
/*49541*/       OPC_Scope, 28, /*->49571*/ // 2 children in Scope
/*49543*/         OPC_CheckChild0Type, MVT::i32,
/*49545*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49547*/         OPC_EmitInteger, MVT::i32, 1, 
/*49550*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 0,  // Results = #2
/*49559*/         OPC_EmitInteger, MVT::i32, 1, 
/*49562*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 2, 3, 
                  // Src: (trunc:i1 i32:i32:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (S_AND_B32:i32 1:i32, ?:i32:$a), 1:i32)
/*49571*/       /*Scope*/ 40, /*->49612*/
/*49572*/         OPC_CheckChild0Type, MVT::i64,
/*49574*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49576*/         OPC_EmitInteger, MVT::i32, 1, 
/*49579*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*49582*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*49591*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_AND_B32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3,  // Results = #4
/*49600*/         OPC_EmitInteger, MVT::i32, 1, 
/*49603*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 4, 5, 
                  // Src: (trunc:i1 i64:i64:$a) - Complexity = 3
                  // Dst: (V_CMP_EQ_I32_e64:i1 (S_AND_B32:i32 1:i32, (EXTRACT_SUBREG:i32 ?:i64:$a, sub0:i32)), 1:i32)
/*49612*/       0, /*End of Scope*/
/*49613*/     0, // EndSwitchType
/*49614*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BSWAP),// ->49672
/*49617*/     OPC_RecordChild0, // #0 = $a
/*49618*/     OPC_CheckType, MVT::i32,
/*49620*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*49622*/     OPC_EmitInteger, MVT::i32, 127|128,1|128,124|128,7/*16711935*/, 
/*49628*/     OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*49636*/     OPC_EmitInteger, MVT::i32, 24, 
/*49639*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 3,  // Results = #4
/*49649*/     OPC_EmitInteger, MVT::i32, 8, 
/*49652*/     OPC_EmitNode, TARGET_VAL(AMDGPU::V_ALIGNBIT_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 0, 5,  // Results = #6
/*49662*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 4, 6, 
              // Src: (bswap:i32 i32:i32:$a) - Complexity = 3
              // Dst: (V_BFI_B32:i32 (S_MOV_B32:i32 16711935:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 24:i32), (V_ALIGNBIT_B32:i32 ?:i32:$a, ?:i32:$a, 8:i32))
/*49672*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::BRANCH_COND),// ->49714
/*49675*/     OPC_RecordNode, // #0 = 'IL_brcond' chained node
/*49676*/     OPC_RecordChild1, // #1 = $target
/*49677*/     OPC_MoveChild, 1,
/*49679*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*49682*/     OPC_MoveParent,
/*49683*/     OPC_RecordChild2, // #2 = $src0
/*49684*/     OPC_Scope, 13, /*->49699*/ // 2 children in Scope
/*49686*/       OPC_CheckChild2Type, MVT::i32,
/*49688*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49690*/       OPC_EmitMergeInputChains1_0,
/*49691*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_i32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:i32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_i32 (bb:Other):$target, R600_Reg32:i32:$src0)
/*49699*/     /*Scope*/ 13, /*->49713*/
/*49700*/       OPC_CheckChild2Type, MVT::f32,
/*49702*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*49704*/       OPC_EmitMergeInputChains1_0,
/*49705*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BRANCH_COND_f32), 0|OPFL_Chain,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (IL_brcond (bb:Other):$target, R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (BRANCH_COND_f32 (bb:Other):$target, R600_Reg32:f32:$src0)
/*49713*/     0, /*End of Scope*/
/*49714*/   /*SwitchOpcode*/ 61|128,23/*3005*/, TARGET_VAL(ISD::SETCC),// ->52723
/*49718*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*49719*/     OPC_Scope, 62|128,8/*1086*/, /*->50808*/ // 4 children in Scope
/*49722*/       OPC_CheckChild0Type, MVT::f32,
/*49724*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*49725*/       OPC_MoveChild, 2,
/*49727*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*49730*/       OPC_Scope, 24, /*->49756*/ // 16 children in Scope
/*49732*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*49734*/         OPC_MoveParent,
/*49735*/         OPC_CheckType, MVT::i1,
/*49737*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49740*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49756*/       /*Scope*/ 24, /*->49781*/
/*49757*/         OPC_CheckPredicate, 55, // Predicate_COND_OLT
/*49759*/         OPC_MoveParent,
/*49760*/         OPC_CheckType, MVT::i1,
/*49762*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49765*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49768*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49781*/       /*Scope*/ 24, /*->49806*/
/*49782*/         OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*49784*/         OPC_MoveParent,
/*49785*/         OPC_CheckType, MVT::i1,
/*49787*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49790*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49793*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49806*/       /*Scope*/ 24, /*->49831*/
/*49807*/         OPC_CheckPredicate, 56, // Predicate_COND_OLE
/*49809*/         OPC_MoveParent,
/*49810*/         OPC_CheckType, MVT::i1,
/*49812*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49815*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49818*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49831*/       /*Scope*/ 24, /*->49856*/
/*49832*/         OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*49834*/         OPC_MoveParent,
/*49835*/         OPC_CheckType, MVT::i1,
/*49837*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49840*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49856*/       /*Scope*/ 24, /*->49881*/
/*49857*/         OPC_CheckPredicate, 57, // Predicate_COND_ONE
/*49859*/         OPC_MoveParent,
/*49860*/         OPC_CheckType, MVT::i1,
/*49862*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49865*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49868*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49881*/       /*Scope*/ 24, /*->49906*/
/*49882*/         OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*49884*/         OPC_MoveParent,
/*49885*/         OPC_CheckType, MVT::i1,
/*49887*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49890*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49893*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49906*/       /*Scope*/ 24, /*->49931*/
/*49907*/         OPC_CheckPredicate, 58, // Predicate_COND_O
/*49909*/         OPC_MoveParent,
/*49910*/         OPC_CheckType, MVT::i1,
/*49912*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49915*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49918*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49931*/       /*Scope*/ 24, /*->49956*/
/*49932*/         OPC_CheckPredicate, 59, // Predicate_COND_UO
/*49934*/         OPC_MoveParent,
/*49935*/         OPC_CheckType, MVT::i1,
/*49937*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49940*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49943*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49956*/       /*Scope*/ 24, /*->49981*/
/*49957*/         OPC_CheckPredicate, 60, // Predicate_COND_ULT
/*49959*/         OPC_MoveParent,
/*49960*/         OPC_CheckType, MVT::i1,
/*49962*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49965*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*49981*/       /*Scope*/ 24, /*->50006*/
/*49982*/         OPC_CheckPredicate, 61, // Predicate_COND_UEQ
/*49984*/         OPC_MoveParent,
/*49985*/         OPC_CheckType, MVT::i1,
/*49987*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*49990*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*49993*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50006*/       /*Scope*/ 24, /*->50031*/
/*50007*/         OPC_CheckPredicate, 62, // Predicate_COND_ULE
/*50009*/         OPC_MoveParent,
/*50010*/         OPC_CheckType, MVT::i1,
/*50012*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50015*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50018*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50031*/       /*Scope*/ 24, /*->50056*/
/*50032*/         OPC_CheckPredicate, 63, // Predicate_COND_UGT
/*50034*/         OPC_MoveParent,
/*50035*/         OPC_CheckType, MVT::i1,
/*50037*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50040*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50043*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50056*/       /*Scope*/ 24, /*->50081*/
/*50057*/         OPC_CheckPredicate, 64, // Predicate_COND_UNE
/*50059*/         OPC_MoveParent,
/*50060*/         OPC_CheckType, MVT::i1,
/*50062*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50065*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50068*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50081*/       /*Scope*/ 24, /*->50106*/
/*50082*/         OPC_CheckPredicate, 65, // Predicate_COND_UGE
/*50084*/         OPC_MoveParent,
/*50085*/         OPC_CheckType, MVT::i1,
/*50087*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50090*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50093*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50106*/       /*Scope*/ 59|128,5/*699*/, /*->50807*/
/*50108*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*50110*/         OPC_MoveParent,
/*50111*/         OPC_CheckType, MVT::i1,
/*50113*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50116*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50119*/         OPC_Scope, 13, /*->50134*/ // 49 children in Scope
/*50121*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50134*/         /*Scope*/ 13, /*->50148*/
/*50135*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50148*/         /*Scope*/ 13, /*->50162*/
/*50149*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50162*/         /*Scope*/ 13, /*->50176*/
/*50163*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50176*/         /*Scope*/ 13, /*->50190*/
/*50177*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50190*/         /*Scope*/ 13, /*->50204*/
/*50191*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50204*/         /*Scope*/ 13, /*->50218*/
/*50205*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50218*/         /*Scope*/ 13, /*->50232*/
/*50219*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50232*/         /*Scope*/ 13, /*->50246*/
/*50233*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50246*/         /*Scope*/ 13, /*->50260*/
/*50247*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50260*/         /*Scope*/ 13, /*->50274*/
/*50261*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50274*/         /*Scope*/ 13, /*->50288*/
/*50275*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50288*/         /*Scope*/ 13, /*->50302*/
/*50289*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50302*/         /*Scope*/ 13, /*->50316*/
/*50303*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50316*/         /*Scope*/ 13, /*->50330*/
/*50317*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50330*/         /*Scope*/ 13, /*->50344*/
/*50331*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50344*/         /*Scope*/ 13, /*->50358*/
/*50345*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50358*/         /*Scope*/ 13, /*->50372*/
/*50359*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50372*/         /*Scope*/ 13, /*->50386*/
/*50373*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50386*/         /*Scope*/ 13, /*->50400*/
/*50387*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50400*/         /*Scope*/ 13, /*->50414*/
/*50401*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50414*/         /*Scope*/ 13, /*->50428*/
/*50415*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50428*/         /*Scope*/ 13, /*->50442*/
/*50429*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50442*/         /*Scope*/ 13, /*->50456*/
/*50443*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50456*/         /*Scope*/ 13, /*->50470*/
/*50457*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50470*/         /*Scope*/ 13, /*->50484*/
/*50471*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50484*/         /*Scope*/ 13, /*->50498*/
/*50485*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50498*/         /*Scope*/ 13, /*->50512*/
/*50499*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50512*/         /*Scope*/ 13, /*->50526*/
/*50513*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50526*/         /*Scope*/ 13, /*->50540*/
/*50527*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50540*/         /*Scope*/ 13, /*->50554*/
/*50541*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50554*/         /*Scope*/ 13, /*->50568*/
/*50555*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50568*/         /*Scope*/ 13, /*->50582*/
/*50569*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50582*/         /*Scope*/ 13, /*->50596*/
/*50583*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50596*/         /*Scope*/ 13, /*->50610*/
/*50597*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50610*/         /*Scope*/ 13, /*->50624*/
/*50611*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50624*/         /*Scope*/ 13, /*->50638*/
/*50625*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50638*/         /*Scope*/ 13, /*->50652*/
/*50639*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50652*/         /*Scope*/ 13, /*->50666*/
/*50653*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50666*/         /*Scope*/ 13, /*->50680*/
/*50667*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50680*/         /*Scope*/ 13, /*->50694*/
/*50681*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50694*/         /*Scope*/ 13, /*->50708*/
/*50695*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50708*/         /*Scope*/ 13, /*->50722*/
/*50709*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50722*/         /*Scope*/ 13, /*->50736*/
/*50723*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50736*/         /*Scope*/ 13, /*->50750*/
/*50737*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50750*/         /*Scope*/ 13, /*->50764*/
/*50751*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50764*/         /*Scope*/ 13, /*->50778*/
/*50765*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50778*/         /*Scope*/ 13, /*->50792*/
/*50779*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50792*/         /*Scope*/ 13, /*->50806*/
/*50793*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F32_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50806*/         0, /*End of Scope*/
/*50807*/       0, /*End of Scope*/
/*50808*/     /*Scope*/ 62|128,8/*1086*/, /*->51896*/
/*50810*/       OPC_CheckChild0Type, MVT::f64,
/*50812*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*50813*/       OPC_MoveChild, 2,
/*50815*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*50818*/       OPC_Scope, 24, /*->50844*/ // 16 children in Scope
/*50820*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*50822*/         OPC_MoveParent,
/*50823*/         OPC_CheckType, MVT::i1,
/*50825*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50828*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50831*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                  // Dst: (V_CMP_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50844*/       /*Scope*/ 24, /*->50869*/
/*50845*/         OPC_CheckPredicate, 55, // Predicate_COND_OLT
/*50847*/         OPC_MoveParent,
/*50848*/         OPC_CheckType, MVT::i1,
/*50850*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50853*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50856*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLT>>) - Complexity = -973
                  // Dst: (V_CMP_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50869*/       /*Scope*/ 24, /*->50894*/
/*50870*/         OPC_CheckPredicate, 32, // Predicate_COND_OEQ
/*50872*/         OPC_MoveParent,
/*50873*/         OPC_CheckType, MVT::i1,
/*50875*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50878*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50881*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OEQ>>) - Complexity = -973
                  // Dst: (V_CMP_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50894*/       /*Scope*/ 24, /*->50919*/
/*50895*/         OPC_CheckPredicate, 56, // Predicate_COND_OLE
/*50897*/         OPC_MoveParent,
/*50898*/         OPC_CheckType, MVT::i1,
/*50900*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50903*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50906*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OLE>>) - Complexity = -973
                  // Dst: (V_CMP_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50919*/       /*Scope*/ 24, /*->50944*/
/*50920*/         OPC_CheckPredicate, 33, // Predicate_COND_OGT
/*50922*/         OPC_MoveParent,
/*50923*/         OPC_CheckType, MVT::i1,
/*50925*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50928*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50931*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGT>>) - Complexity = -973
                  // Dst: (V_CMP_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50944*/       /*Scope*/ 24, /*->50969*/
/*50945*/         OPC_CheckPredicate, 57, // Predicate_COND_ONE
/*50947*/         OPC_MoveParent,
/*50948*/         OPC_CheckType, MVT::i1,
/*50950*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50953*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50956*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ONE>>) - Complexity = -973
                  // Dst: (V_CMP_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50969*/       /*Scope*/ 24, /*->50994*/
/*50970*/         OPC_CheckPredicate, 34, // Predicate_COND_OGE
/*50972*/         OPC_MoveParent,
/*50973*/         OPC_CheckType, MVT::i1,
/*50975*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*50978*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*50981*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_OGE>>) - Complexity = -973
                  // Dst: (V_CMP_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*50994*/       /*Scope*/ 24, /*->51019*/
/*50995*/         OPC_CheckPredicate, 58, // Predicate_COND_O
/*50997*/         OPC_MoveParent,
/*50998*/         OPC_CheckType, MVT::i1,
/*51000*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51003*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51006*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_O_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_O>>) - Complexity = -973
                  // Dst: (V_CMP_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51019*/       /*Scope*/ 24, /*->51044*/
/*51020*/         OPC_CheckPredicate, 59, // Predicate_COND_UO
/*51022*/         OPC_MoveParent,
/*51023*/         OPC_CheckType, MVT::i1,
/*51025*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51028*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51031*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_U_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UO>>) - Complexity = -973
                  // Dst: (V_CMP_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51044*/       /*Scope*/ 24, /*->51069*/
/*51045*/         OPC_CheckPredicate, 60, // Predicate_COND_ULT
/*51047*/         OPC_MoveParent,
/*51048*/         OPC_CheckType, MVT::i1,
/*51050*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51053*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51056*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -973
                  // Dst: (V_CMP_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51069*/       /*Scope*/ 24, /*->51094*/
/*51070*/         OPC_CheckPredicate, 61, // Predicate_COND_UEQ
/*51072*/         OPC_MoveParent,
/*51073*/         OPC_CheckType, MVT::i1,
/*51075*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51078*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51081*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLG_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UEQ>>) - Complexity = -973
                  // Dst: (V_CMP_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51094*/       /*Scope*/ 24, /*->51119*/
/*51095*/         OPC_CheckPredicate, 62, // Predicate_COND_ULE
/*51097*/         OPC_MoveParent,
/*51098*/         OPC_CheckType, MVT::i1,
/*51100*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51103*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51106*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NGT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -973
                  // Dst: (V_CMP_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51119*/       /*Scope*/ 24, /*->51144*/
/*51120*/         OPC_CheckPredicate, 63, // Predicate_COND_UGT
/*51122*/         OPC_MoveParent,
/*51123*/         OPC_CheckType, MVT::i1,
/*51125*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51128*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51131*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLE_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -973
                  // Dst: (V_CMP_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51144*/       /*Scope*/ 24, /*->51169*/
/*51145*/         OPC_CheckPredicate, 64, // Predicate_COND_UNE
/*51147*/         OPC_MoveParent,
/*51148*/         OPC_CheckType, MVT::i1,
/*51150*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51153*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51156*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NEQ_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UNE>>) - Complexity = -973
                  // Dst: (V_CMP_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51169*/       /*Scope*/ 24, /*->51194*/
/*51170*/         OPC_CheckPredicate, 65, // Predicate_COND_UGE
/*51172*/         OPC_MoveParent,
/*51173*/         OPC_CheckType, MVT::i1,
/*51175*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51178*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51181*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NLT_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -973
                  // Dst: (V_CMP_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51194*/       /*Scope*/ 59|128,5/*699*/, /*->51895*/
/*51196*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*51198*/         OPC_MoveParent,
/*51199*/         OPC_CheckType, MVT::i1,
/*51201*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*51204*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*51207*/         OPC_Scope, 13, /*->51222*/ // 49 children in Scope
/*51209*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMP_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51222*/         /*Scope*/ 13, /*->51236*/
/*51223*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51236*/         /*Scope*/ 13, /*->51250*/
/*51237*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51250*/         /*Scope*/ 13, /*->51264*/
/*51251*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51264*/         /*Scope*/ 13, /*->51278*/
/*51265*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51278*/         /*Scope*/ 13, /*->51292*/
/*51279*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51292*/         /*Scope*/ 13, /*->51306*/
/*51293*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51306*/         /*Scope*/ 13, /*->51320*/
/*51307*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51320*/         /*Scope*/ 13, /*->51334*/
/*51321*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51334*/         /*Scope*/ 13, /*->51348*/
/*51335*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51348*/         /*Scope*/ 13, /*->51362*/
/*51349*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51362*/         /*Scope*/ 13, /*->51376*/
/*51363*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51376*/         /*Scope*/ 13, /*->51390*/
/*51377*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51390*/         /*Scope*/ 13, /*->51404*/
/*51391*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51404*/         /*Scope*/ 13, /*->51418*/
/*51405*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51418*/         /*Scope*/ 13, /*->51432*/
/*51419*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51432*/         /*Scope*/ 13, /*->51446*/
/*51433*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51446*/         /*Scope*/ 13, /*->51460*/
/*51447*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51460*/         /*Scope*/ 13, /*->51474*/
/*51461*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51474*/         /*Scope*/ 13, /*->51488*/
/*51475*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51488*/         /*Scope*/ 13, /*->51502*/
/*51489*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51502*/         /*Scope*/ 13, /*->51516*/
/*51503*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51516*/         /*Scope*/ 13, /*->51530*/
/*51517*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51530*/         /*Scope*/ 13, /*->51544*/
/*51531*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51544*/         /*Scope*/ 13, /*->51558*/
/*51545*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51558*/         /*Scope*/ 13, /*->51572*/
/*51559*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51572*/         /*Scope*/ 13, /*->51586*/
/*51573*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51586*/         /*Scope*/ 13, /*->51600*/
/*51587*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51600*/         /*Scope*/ 13, /*->51614*/
/*51601*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51614*/         /*Scope*/ 13, /*->51628*/
/*51615*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51628*/         /*Scope*/ 13, /*->51642*/
/*51629*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51642*/         /*Scope*/ 13, /*->51656*/
/*51643*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51656*/         /*Scope*/ 13, /*->51670*/
/*51657*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPS_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPS_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51670*/         /*Scope*/ 13, /*->51684*/
/*51671*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_F_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_F_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51684*/         /*Scope*/ 13, /*->51698*/
/*51685*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51698*/         /*Scope*/ 13, /*->51712*/
/*51699*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_EQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_EQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51712*/         /*Scope*/ 13, /*->51726*/
/*51713*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51726*/         /*Scope*/ 13, /*->51740*/
/*51727*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51740*/         /*Scope*/ 13, /*->51754*/
/*51741*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_LG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_LG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51754*/         /*Scope*/ 13, /*->51768*/
/*51755*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_GE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_GE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51768*/         /*Scope*/ 13, /*->51782*/
/*51769*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_O_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_O_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51782*/         /*Scope*/ 13, /*->51796*/
/*51783*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_U_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_U_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51796*/         /*Scope*/ 13, /*->51810*/
/*51797*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51810*/         /*Scope*/ 13, /*->51824*/
/*51811*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLG_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLG_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51824*/         /*Scope*/ 13, /*->51838*/
/*51825*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NGT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NGT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51838*/         /*Scope*/ 13, /*->51852*/
/*51839*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLE_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLE_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51852*/         /*Scope*/ 13, /*->51866*/
/*51853*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NEQ_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NEQ_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51866*/         /*Scope*/ 13, /*->51880*/
/*51867*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_NLT_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_NLT_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51880*/         /*Scope*/ 13, /*->51894*/
/*51881*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPSX_TRU_F64_e64), 0,
                        1/*#VTs*/, MVT::i1, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (setcc:i1 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -973
                    // Dst: (V_CMPSX_TRU_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*51894*/         0, /*End of Scope*/
/*51895*/       0, /*End of Scope*/
/*51896*/     /*Scope*/ 27|128,3/*411*/, /*->52309*/
/*51898*/       OPC_CheckChild0Type, MVT::i32,
/*51900*/       OPC_RecordChild1, // #1 = $src1
/*51901*/       OPC_MoveChild, 2,
/*51903*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*51906*/       OPC_Scope, 14, /*->51922*/ // 15 children in Scope
/*51908*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*51910*/         OPC_MoveParent,
/*51911*/         OPC_CheckType, MVT::i1,
/*51913*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51922*/       /*Scope*/ 14, /*->51937*/
/*51923*/         OPC_CheckPredicate, 66, // Predicate_COND_SLT
/*51925*/         OPC_MoveParent,
/*51926*/         OPC_CheckType, MVT::i1,
/*51928*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51937*/       /*Scope*/ 14, /*->51952*/
/*51938*/         OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*51940*/         OPC_MoveParent,
/*51941*/         OPC_CheckType, MVT::i1,
/*51943*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51952*/       /*Scope*/ 14, /*->51967*/
/*51953*/         OPC_CheckPredicate, 67, // Predicate_COND_SLE
/*51955*/         OPC_MoveParent,
/*51956*/         OPC_CheckType, MVT::i1,
/*51958*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51967*/       /*Scope*/ 14, /*->51982*/
/*51968*/         OPC_CheckPredicate, 40, // Predicate_COND_SGT
/*51970*/         OPC_MoveParent,
/*51971*/         OPC_CheckType, MVT::i1,
/*51973*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51982*/       /*Scope*/ 14, /*->51997*/
/*51983*/         OPC_CheckPredicate, 68, // Predicate_COND_NE
/*51985*/         OPC_MoveParent,
/*51986*/         OPC_CheckType, MVT::i1,
/*51988*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*51997*/       /*Scope*/ 14, /*->52012*/
/*51998*/         OPC_CheckPredicate, 39, // Predicate_COND_SGE
/*52000*/         OPC_MoveParent,
/*52001*/         OPC_CheckType, MVT::i1,
/*52003*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52012*/       /*Scope*/ 107, /*->52120*/
/*52013*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*52015*/         OPC_MoveParent,
/*52016*/         OPC_CheckType, MVT::i1,
/*52018*/         OPC_Scope, 9, /*->52029*/ // 10 children in Scope
/*52020*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52029*/         /*Scope*/ 9, /*->52039*/
/*52030*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52039*/         /*Scope*/ 9, /*->52049*/
/*52040*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52049*/         /*Scope*/ 9, /*->52059*/
/*52050*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52059*/         /*Scope*/ 9, /*->52069*/
/*52060*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52069*/         /*Scope*/ 9, /*->52079*/
/*52070*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52079*/         /*Scope*/ 9, /*->52089*/
/*52080*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52089*/         /*Scope*/ 9, /*->52099*/
/*52090*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52099*/         /*Scope*/ 9, /*->52109*/
/*52100*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52109*/         /*Scope*/ 9, /*->52119*/
/*52110*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52119*/         0, /*End of Scope*/
/*52120*/       /*Scope*/ 14, /*->52135*/
/*52121*/         OPC_CheckPredicate, 60, // Predicate_COND_ULT
/*52123*/         OPC_MoveParent,
/*52124*/         OPC_CheckType, MVT::i1,
/*52126*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52135*/       /*Scope*/ 14, /*->52150*/
/*52136*/         OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*52138*/         OPC_MoveParent,
/*52139*/         OPC_CheckType, MVT::i1,
/*52141*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52150*/       /*Scope*/ 14, /*->52165*/
/*52151*/         OPC_CheckPredicate, 62, // Predicate_COND_ULE
/*52153*/         OPC_MoveParent,
/*52154*/         OPC_CheckType, MVT::i1,
/*52156*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52165*/       /*Scope*/ 14, /*->52180*/
/*52166*/         OPC_CheckPredicate, 63, // Predicate_COND_UGT
/*52168*/         OPC_MoveParent,
/*52169*/         OPC_CheckType, MVT::i1,
/*52171*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52180*/       /*Scope*/ 14, /*->52195*/
/*52181*/         OPC_CheckPredicate, 68, // Predicate_COND_NE
/*52183*/         OPC_MoveParent,
/*52184*/         OPC_CheckType, MVT::i1,
/*52186*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52195*/       /*Scope*/ 14, /*->52210*/
/*52196*/         OPC_CheckPredicate, 65, // Predicate_COND_UGE
/*52198*/         OPC_MoveParent,
/*52199*/         OPC_CheckType, MVT::i1,
/*52201*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U32_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52210*/       /*Scope*/ 97, /*->52308*/
/*52211*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*52213*/         OPC_MoveParent,
/*52214*/         OPC_CheckType, MVT::i1,
/*52216*/         OPC_Scope, 9, /*->52227*/ // 9 children in Scope
/*52218*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52227*/         /*Scope*/ 9, /*->52237*/
/*52228*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52237*/         /*Scope*/ 9, /*->52247*/
/*52238*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52247*/         /*Scope*/ 9, /*->52257*/
/*52248*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52257*/         /*Scope*/ 9, /*->52267*/
/*52258*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52267*/         /*Scope*/ 9, /*->52277*/
/*52268*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52277*/         /*Scope*/ 9, /*->52287*/
/*52278*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52287*/         /*Scope*/ 9, /*->52297*/
/*52288*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52297*/         /*Scope*/ 9, /*->52307*/
/*52298*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U32_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i32:i32:$src0, i32:i32:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U32_e64:i1 i32:i32:$src0, i32:i32:$src1)
/*52307*/         0, /*End of Scope*/
/*52308*/       0, /*End of Scope*/
/*52309*/     /*Scope*/ 27|128,3/*411*/, /*->52722*/
/*52311*/       OPC_CheckChild0Type, MVT::i64,
/*52313*/       OPC_RecordChild1, // #1 = $src1
/*52314*/       OPC_MoveChild, 2,
/*52316*/       OPC_CheckOpcode, TARGET_VAL(ISD::CONDCODE),
/*52319*/       OPC_Scope, 14, /*->52335*/ // 15 children in Scope
/*52321*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*52323*/         OPC_MoveParent,
/*52324*/         OPC_CheckType, MVT::i1,
/*52326*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                  // Dst: (V_CMP_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52335*/       /*Scope*/ 14, /*->52350*/
/*52336*/         OPC_CheckPredicate, 66, // Predicate_COND_SLT
/*52338*/         OPC_MoveParent,
/*52339*/         OPC_CheckType, MVT::i1,
/*52341*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52350*/       /*Scope*/ 14, /*->52365*/
/*52351*/         OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*52353*/         OPC_MoveParent,
/*52354*/         OPC_CheckType, MVT::i1,
/*52356*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52365*/       /*Scope*/ 14, /*->52380*/
/*52366*/         OPC_CheckPredicate, 67, // Predicate_COND_SLE
/*52368*/         OPC_MoveParent,
/*52369*/         OPC_CheckType, MVT::i1,
/*52371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SLE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52380*/       /*Scope*/ 14, /*->52395*/
/*52381*/         OPC_CheckPredicate, 40, // Predicate_COND_SGT
/*52383*/         OPC_MoveParent,
/*52384*/         OPC_CheckType, MVT::i1,
/*52386*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52395*/       /*Scope*/ 14, /*->52410*/
/*52396*/         OPC_CheckPredicate, 68, // Predicate_COND_NE
/*52398*/         OPC_MoveParent,
/*52399*/         OPC_CheckType, MVT::i1,
/*52401*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52410*/       /*Scope*/ 14, /*->52425*/
/*52411*/         OPC_CheckPredicate, 39, // Predicate_COND_SGE
/*52413*/         OPC_MoveParent,
/*52414*/         OPC_CheckType, MVT::i1,
/*52416*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_I64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_SGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52425*/       /*Scope*/ 107, /*->52533*/
/*52426*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*52428*/         OPC_MoveParent,
/*52429*/         OPC_CheckType, MVT::i1,
/*52431*/         OPC_Scope, 9, /*->52442*/ // 10 children in Scope
/*52433*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52442*/         /*Scope*/ 9, /*->52452*/
/*52443*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52452*/         /*Scope*/ 9, /*->52462*/
/*52453*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52462*/         /*Scope*/ 9, /*->52472*/
/*52463*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52472*/         /*Scope*/ 9, /*->52482*/
/*52473*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52482*/         /*Scope*/ 9, /*->52492*/
/*52483*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52492*/         /*Scope*/ 9, /*->52502*/
/*52493*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52502*/         /*Scope*/ 9, /*->52512*/
/*52503*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52512*/         /*Scope*/ 9, /*->52522*/
/*52513*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_I64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_I64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52522*/         /*Scope*/ 9, /*->52532*/
/*52523*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52532*/         0, /*End of Scope*/
/*52533*/       /*Scope*/ 14, /*->52548*/
/*52534*/         OPC_CheckPredicate, 60, // Predicate_COND_ULT
/*52536*/         OPC_MoveParent,
/*52537*/         OPC_CheckType, MVT::i1,
/*52539*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULT>>) - Complexity = -997
                  // Dst: (V_CMP_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52548*/       /*Scope*/ 14, /*->52563*/
/*52549*/         OPC_CheckPredicate, 38, // Predicate_COND_EQ
/*52551*/         OPC_MoveParent,
/*52552*/         OPC_CheckType, MVT::i1,
/*52554*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_EQ_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_EQ>>) - Complexity = -997
                  // Dst: (V_CMP_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52563*/       /*Scope*/ 14, /*->52578*/
/*52564*/         OPC_CheckPredicate, 62, // Predicate_COND_ULE
/*52566*/         OPC_MoveParent,
/*52567*/         OPC_CheckType, MVT::i1,
/*52569*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_LE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_ULE>>) - Complexity = -997
                  // Dst: (V_CMP_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52578*/       /*Scope*/ 14, /*->52593*/
/*52579*/         OPC_CheckPredicate, 63, // Predicate_COND_UGT
/*52581*/         OPC_MoveParent,
/*52582*/         OPC_CheckType, MVT::i1,
/*52584*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GT_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGT>>) - Complexity = -997
                  // Dst: (V_CMP_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52593*/       /*Scope*/ 14, /*->52608*/
/*52594*/         OPC_CheckPredicate, 68, // Predicate_COND_NE
/*52596*/         OPC_MoveParent,
/*52597*/         OPC_CheckType, MVT::i1,
/*52599*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_NE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NE>>) - Complexity = -997
                  // Dst: (V_CMP_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52608*/       /*Scope*/ 14, /*->52623*/
/*52609*/         OPC_CheckPredicate, 65, // Predicate_COND_UGE
/*52611*/         OPC_MoveParent,
/*52612*/         OPC_CheckType, MVT::i1,
/*52614*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_GE_U64_e64), 0,
                      1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                  // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_UGE>>) - Complexity = -997
                  // Dst: (V_CMP_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52623*/       /*Scope*/ 97, /*->52721*/
/*52624*/         OPC_CheckPredicate, 54, // Predicate_COND_NULL
/*52626*/         OPC_MoveParent,
/*52627*/         OPC_CheckType, MVT::i1,
/*52629*/         OPC_Scope, 9, /*->52640*/ // 9 children in Scope
/*52631*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMP_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52640*/         /*Scope*/ 9, /*->52650*/
/*52641*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_F_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_F_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52650*/         /*Scope*/ 9, /*->52660*/
/*52651*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52660*/         /*Scope*/ 9, /*->52670*/
/*52661*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_EQ_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_EQ_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52670*/         /*Scope*/ 9, /*->52680*/
/*52671*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_LE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_LE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52680*/         /*Scope*/ 9, /*->52690*/
/*52681*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GT_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GT_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52690*/         /*Scope*/ 9, /*->52700*/
/*52691*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_NE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_NE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52700*/         /*Scope*/ 9, /*->52710*/
/*52701*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_GE_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_GE_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52710*/         /*Scope*/ 9, /*->52720*/
/*52711*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_T_U64_e64), 0,
                        1/*#VTs*/, MVT::i1, 2/*#Ops*/, 0, 1, 
                    // Src: (setcc:i1 i64:i64:$src0, i64:i64:$src1, (cond:Other)<<P:Predicate_COND_NULL>>) - Complexity = -997
                    // Dst: (V_CMPX_T_U64_e64:i1 i64:i64:$src0, i64:i64:$src1)
/*52720*/         0, /*End of Scope*/
/*52721*/       0, /*End of Scope*/
/*52722*/     0, /*End of Scope*/
/*52723*/   /*SwitchOpcode*/ 71, TARGET_VAL(AMDGPUISD::FP_CLASS),// ->52797
/*52726*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp0OMod:src0:src0_modifiers
/*52727*/     OPC_CheckType, MVT::i1,
/*52729*/     OPC_Scope, 32, /*->52763*/ // 2 children in Scope
/*52731*/       OPC_CheckChild0Type, MVT::f32,
/*52733*/       OPC_RecordChild1, // #1 = $src1
/*52734*/       OPC_CheckChild1Type, MVT::i32,
/*52736*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*52739*/       OPC_Scope, 10, /*->52751*/ // 2 children in Scope
/*52741*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*52751*/       /*Scope*/ 10, /*->52762*/
/*52752*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F32_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f32 f32:f32:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F32_e64:i1 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1)
/*52762*/       0, /*End of Scope*/
/*52763*/     /*Scope*/ 32, /*->52796*/
/*52764*/       OPC_CheckChild0Type, MVT::f64,
/*52766*/       OPC_RecordChild1, // #1 = $src1
/*52767*/       OPC_CheckChild1Type, MVT::i32,
/*52769*/       OPC_CheckComplexPat, /*CP*/16, /*#*/0, // SelectVOP3Mods0Clamp0OMod:$ #2 #3 #4 #5
/*52772*/       OPC_Scope, 10, /*->52784*/ // 2 children in Scope
/*52774*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMP_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*52784*/       /*Scope*/ 10, /*->52795*/
/*52785*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CMPX_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 3, 2, 1, 
                  // Src: (AMDGPUfp_class:i1 (VOP3Mods0Clamp0OMod:f64 f64:f64:$src0, i32:i32:$src0_modifiers), i32:i32:$src1) - Complexity = -982
                  // Dst: (V_CMPX_CLASS_F64_e64:i1 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1)
/*52795*/       0, /*End of Scope*/
/*52796*/     0, /*End of Scope*/
/*52797*/   /*SwitchOpcode*/ 19, TARGET_VAL(ISD::FP_TO_FP16),// ->52819
/*52800*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*52801*/     OPC_CheckChild0Type, MVT::f32,
/*52803*/     OPC_CheckType, MVT::i32,
/*52805*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*52808*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F16_F32_e64), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fp_to_f16:i32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F16_F32_e64:i32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*52819*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMIN3),// ->52839
/*52822*/     OPC_RecordChild0, // #0 = $src0
/*52823*/     OPC_RecordChild1, // #1 = $src1
/*52824*/     OPC_RecordChild2, // #2 = $src2
/*52825*/     OPC_CheckChild2Type, MVT::i32,
/*52827*/     OPC_CheckType, MVT::i32,
/*52829*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52839*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMIN3),// ->52859
/*52842*/     OPC_RecordChild0, // #0 = $src0
/*52843*/     OPC_RecordChild1, // #1 = $src1
/*52844*/     OPC_RecordChild2, // #2 = $src2
/*52845*/     OPC_CheckChild2Type, MVT::i32,
/*52847*/     OPC_CheckType, MVT::i32,
/*52849*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumin3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MIN3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52859*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::SMAX3),// ->52879
/*52862*/     OPC_RecordChild0, // #0 = $src0
/*52863*/     OPC_RecordChild1, // #1 = $src1
/*52864*/     OPC_RecordChild2, // #2 = $src2
/*52865*/     OPC_CheckChild2Type, MVT::i32,
/*52867*/     OPC_CheckType, MVT::i32,
/*52869*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_I32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUsmax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_I32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52879*/   /*SwitchOpcode*/ 17, TARGET_VAL(AMDGPUISD::UMAX3),// ->52899
/*52882*/     OPC_RecordChild0, // #0 = $src0
/*52883*/     OPC_RecordChild1, // #1 = $src1
/*52884*/     OPC_RecordChild2, // #2 = $src2
/*52885*/     OPC_CheckChild2Type, MVT::i32,
/*52887*/     OPC_CheckType, MVT::i32,
/*52889*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_U32), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (AMDGPUumax3:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2) - Complexity = -997
              // Dst: (V_MAX3_U32:i32 i32:i32:$src0, i32:i32:$src1, i32:i32:$src2)
/*52899*/   /*SwitchOpcode*/ 3|128,2/*259*/, TARGET_VAL(ISD::FMAD),// ->53162
/*52903*/     OPC_RecordChild0, // #0 = $VOP3NoMods0:src0:src0_modifiers:clamp:omod
/*52904*/     OPC_RecordChild1, // #1 = $VOP3NoMods:src1:src1_modifiers
/*52905*/     OPC_RecordChild2, // #2 = $VOP3NoMods:src2:src2_modifiers
/*52906*/     OPC_CheckType, MVT::f32,
/*52908*/     OPC_Scope, 26, /*->52936*/ // 4 children in Scope
/*52910*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*52912*/       OPC_CheckComplexPat, /*CP*/17, /*#*/0, // SelectVOP3NoMods0:$ #3 #4 #5 #6
/*52915*/       OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectVOP3NoMods:$ #7 #8
/*52918*/       OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectVOP3NoMods:$ #9 #10
/*52921*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAC_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3NoMods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3NoMods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3NoMods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = 36
                // Dst: (V_MAC_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, ?:i32:$src1_modifiers, ?:f32:$src1, ?:i32:$src2_modifiers, ?:f32:$src2, ?:i1:$clamp, ?:i32:$omod)
/*52936*/     /*Scope*/ 99, /*->53036*/
/*52937*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*52939*/       OPC_EmitInteger, MVT::i32, 0, 
/*52942*/       OPC_EmitInteger, MVT::i32, 0, 
/*52945*/       OPC_EmitInteger, MVT::i32, 0, 
/*52948*/       OPC_EmitInteger, MVT::i32, 0, 
/*52951*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52963*/       OPC_EmitInteger, MVT::i32, 0, 
/*52966*/       OPC_EmitInteger, MVT::i32, 0, 
/*52969*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52981*/       OPC_EmitInteger, MVT::i32, 0, 
/*52984*/       OPC_EmitInteger, MVT::i32, 0, 
/*52987*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*52999*/       OPC_EmitInteger, MVT::i32, 1, 
/*53002*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53005*/       OPC_EmitInteger, MVT::i32, 0, 
/*53008*/       OPC_EmitInteger, MVT::i32, 0, 
/*53011*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_r600:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*53036*/     /*Scope*/ 99, /*->53136*/
/*53037*/       OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53039*/       OPC_EmitInteger, MVT::i32, 0, 
/*53042*/       OPC_EmitInteger, MVT::i32, 0, 
/*53045*/       OPC_EmitInteger, MVT::i32, 0, 
/*53048*/       OPC_EmitInteger, MVT::i32, 0, 
/*53051*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53063*/       OPC_EmitInteger, MVT::i32, 0, 
/*53066*/       OPC_EmitInteger, MVT::i32, 0, 
/*53069*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53081*/       OPC_EmitInteger, MVT::i32, 0, 
/*53084*/       OPC_EmitInteger, MVT::i32, 0, 
/*53087*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53099*/       OPC_EmitInteger, MVT::i32, 1, 
/*53102*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53105*/       OPC_EmitInteger, MVT::i32, 0, 
/*53108*/       OPC_EmitInteger, MVT::i32, 0, 
/*53111*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MULADD_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                // Src: (fmad:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                // Dst: (MULADD_IEEE_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*53136*/     /*Scope*/ 24, /*->53161*/
/*53137*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*53140*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*53143*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*53146*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAD_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fmad:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_MAD_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*53161*/     0, /*End of Scope*/
/*53162*/   /*SwitchOpcode*/ 115|128,3/*499*/, TARGET_VAL(ISD::FADD),// ->53665
/*53166*/     OPC_Scope, 39, /*->53207*/ // 5 children in Scope
/*53168*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53169*/       OPC_MoveChild, 1,
/*53171*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53174*/       OPC_MoveChild, 0,
/*53176*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53179*/       OPC_CheckChild0Same, 0,
/*53181*/       OPC_MoveParent,
/*53182*/       OPC_MoveParent,
/*53183*/       OPC_CheckType, MVT::f64,
/*53185*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53187*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53190*/       OPC_EmitInteger, MVT::i1, 0, 
/*53193*/       OPC_EmitInteger, MVT::i32, 0, 
/*53196*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*53207*/     /*Scope*/ 39, /*->53247*/
/*53208*/       OPC_MoveChild, 0,
/*53210*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53213*/       OPC_MoveChild, 0,
/*53215*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53218*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53219*/       OPC_MoveParent,
/*53220*/       OPC_MoveParent,
/*53221*/       OPC_CheckChild1Same, 0,
/*53223*/       OPC_CheckType, MVT::f64,
/*53225*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53227*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53230*/       OPC_EmitInteger, MVT::i1, 0, 
/*53233*/       OPC_EmitInteger, MVT::i32, 0, 
/*53236*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_FRACT_F64_e64:f64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32)
/*53247*/     /*Scope*/ 109, /*->53357*/
/*53248*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53249*/       OPC_MoveChild, 1,
/*53251*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53254*/       OPC_MoveChild, 0,
/*53256*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53259*/       OPC_CheckChild0Same, 0,
/*53261*/       OPC_MoveParent,
/*53262*/       OPC_MoveParent,
/*53263*/       OPC_CheckType, MVT::f64,
/*53265*/       OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53267*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53270*/       OPC_EmitInteger, MVT::i32, 0, 
/*53273*/       OPC_EmitInteger, MVT::i1, 0, 
/*53276*/       OPC_EmitInteger, MVT::i32, 0, 
/*53279*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53290*/       OPC_EmitInteger, MVT::i32, 0, 
/*53293*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53304*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53312*/       OPC_EmitInteger, MVT::i1, 0, 
/*53315*/       OPC_EmitInteger, MVT::i32, 0, 
/*53318*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53331*/       OPC_EmitInteger, MVT::i32, 0, 
/*53334*/       OPC_EmitInteger, MVT::i32, 3, 
/*53337*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53347*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 12, 1, 15, 
                // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods), (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)))) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53357*/     /*Scope*/ 109, /*->53467*/
/*53358*/       OPC_MoveChild, 0,
/*53360*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*53363*/       OPC_MoveChild, 0,
/*53365*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53368*/       OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53369*/       OPC_MoveParent,
/*53370*/       OPC_MoveParent,
/*53371*/       OPC_CheckChild1Same, 0,
/*53373*/       OPC_CheckType, MVT::f64,
/*53375*/       OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53377*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53380*/       OPC_EmitInteger, MVT::i32, 0, 
/*53383*/       OPC_EmitInteger, MVT::i1, 0, 
/*53386*/       OPC_EmitInteger, MVT::i32, 0, 
/*53389*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                    1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 4, 5,  // Results = #6
/*53400*/       OPC_EmitInteger, MVT::i32, 0, 
/*53403*/       OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53414*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::i64, 1/*#Ops*/, 8,  // Results = #9
/*53422*/       OPC_EmitInteger, MVT::i1, 0, 
/*53425*/       OPC_EmitInteger, MVT::i32, 0, 
/*53428*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::i64, 6/*#Ops*/, 3, 6, 7, 9, 10, 11,  // Results = #12
/*53441*/       OPC_EmitInteger, MVT::i32, 0, 
/*53444*/       OPC_EmitInteger, MVT::i32, 3, 
/*53447*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                    1/*#VTs*/, MVT::i1, 3/*#Ops*/, 13, 1, 14,  // Results = #15
/*53457*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 12, 1, 15, 
                // Src: (fadd:f64 (fneg:f64 (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods))), (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 27
                // Dst: (V_CNDMASK_B64_PSEUDO:f64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32))
/*53467*/     /*Scope*/ 67|128,1/*195*/, /*->53664*/
/*53469*/       OPC_RecordChild0, // #0 = $src0
/*53470*/       OPC_RecordChild1, // #1 = $src1
/*53471*/       OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->53619
/*53475*/         OPC_Scope, 101, /*->53578*/ // 3 children in Scope
/*53477*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53479*/           OPC_EmitInteger, MVT::i32, 0, 
/*53482*/           OPC_EmitInteger, MVT::i32, 0, 
/*53485*/           OPC_EmitInteger, MVT::i32, 1, 
/*53488*/           OPC_EmitInteger, MVT::i32, 0, 
/*53491*/           OPC_EmitInteger, MVT::i32, 0, 
/*53494*/           OPC_EmitInteger, MVT::i32, 0, 
/*53497*/           OPC_EmitInteger, MVT::i32, 0, 
/*53500*/           OPC_EmitInteger, MVT::i32, 0, 
/*53503*/           OPC_EmitInteger, MVT::i32, 0, 
/*53506*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53518*/           OPC_EmitInteger, MVT::i32, 0, 
/*53521*/           OPC_EmitInteger, MVT::i32, 0, 
/*53524*/           OPC_EmitInteger, MVT::i32, 0, 
/*53527*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*53539*/           OPC_EmitInteger, MVT::i32, 1, 
/*53542*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*53545*/           OPC_EmitInteger, MVT::i32, 0, 
/*53548*/           OPC_EmitInteger, MVT::i32, 0, 
/*53551*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::ADD), 0,
                        1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                    // Src: (fadd:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                    // Dst: (ADD:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*53578*/         /*Scope*/ 19, /*->53598*/
/*53579*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53582*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53585*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53598*/         /*Scope*/ 19, /*->53618*/
/*53599*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53602*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53605*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53618*/         0, /*End of Scope*/
/*53619*/       /*SwitchType*/ 42, MVT::f64,// ->53663
/*53621*/         OPC_Scope, 19, /*->53642*/ // 2 children in Scope
/*53623*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53626*/           OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53629*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                    // Src: (fadd:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53642*/         /*Scope*/ 19, /*->53662*/
/*53643*/           OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*53646*/           OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*53649*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                        1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                    // Src: (fadd:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                    // Dst: (V_ADD_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53662*/         0, /*End of Scope*/
/*53663*/       0, // EndSwitchType
/*53664*/     0, /*End of Scope*/
/*53665*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FSUB),// ->53727
/*53668*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53669*/     OPC_Scope, 32, /*->53703*/ // 2 children in Scope
/*53671*/       OPC_MoveChild, 1,
/*53673*/       OPC_CheckOpcode, TARGET_VAL(ISD::FFLOOR),
/*53676*/       OPC_CheckChild0Same, 0,
/*53678*/       OPC_MoveParent,
/*53679*/       OPC_CheckType, MVT::f32,
/*53681*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*53683*/       OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53686*/       OPC_EmitInteger, MVT::i1, 0, 
/*53689*/       OPC_EmitInteger, MVT::i32, 0, 
/*53692*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsub:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods), (ffloor:f32 (VOP3Mods:f32 f32:f32:$x, i32:i32:$mods))) - Complexity = 24
                // Dst: (V_FRACT_F32_e64:f32 ?:i32:$mods, ?:f32:$x, 0:i1, 0:i32)
/*53703*/     /*Scope*/ 22, /*->53726*/
/*53704*/       OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*53705*/       OPC_CheckType, MVT::f32,
/*53707*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*53710*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*53713*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SUB_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fsub:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_SUB_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*53726*/     0, /*End of Scope*/
/*53727*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::CLAMP),// ->53790
/*53730*/     OPC_RecordChild0, // #0 = $VOP3Mods0Clamp:src0:src0_modifiers:omod
/*53731*/     OPC_MoveChild, 1,
/*53733*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53736*/     OPC_CheckPredicate, 37, // Predicate_FP_ZERO
/*53738*/     OPC_MoveParent,
/*53739*/     OPC_MoveChild, 2,
/*53741*/     OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*53744*/     OPC_CheckPredicate, 36, // Predicate_FP_ONE
/*53746*/     OPC_MoveParent,
/*53747*/     OPC_CheckType, MVT::f32,
/*53749*/     OPC_Scope, 27, /*->53778*/ // 2 children in Scope
/*53751*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53753*/       OPC_CheckComplexPat, /*CP*/19, /*#*/0, // SelectVOP3Mods0Clamp:$ #1 #2 #3
/*53756*/       OPC_EmitInteger, MVT::i32, 0, 
/*53759*/       OPC_EmitInteger, MVT::i32, 0, 
/*53762*/       OPC_EmitInteger, MVT::i1, 1, 
/*53765*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 2, 1, 4, 5, 6, 3, 
                // Src: (AMDGPUclamp:f32 (VOP3Mods0Clamp:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i32:i32:$omod), (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 23
                // Dst: (V_ADD_F32_e64:f32 ?:i32:$src0_modifiers, ?:f32:$src0, 0:i32, 0:i32, 1:i1, ?:i32:$omod)
/*53778*/     /*Scope*/ 10, /*->53789*/
/*53779*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53781*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CLAMP_R600), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                // Src: (AMDGPUclamp:f32 f32:f32:$src0, (fpimm:f32)<<P:Predicate_FP_ZERO>>, (fpimm:f32)<<P:Predicate_FP_ONE>>) - Complexity = 11
                // Dst: (CLAMP_R600:f32 f32:f32:$src0)
/*53789*/     0, /*End of Scope*/
/*53790*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::INTERP_MOV),// ->53841
/*53793*/     OPC_CaptureGlueInput,
/*53794*/     OPC_RecordChild0, // #0 = $src0
/*53795*/     OPC_MoveChild, 0,
/*53797*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53800*/     OPC_CheckType, MVT::i32,
/*53802*/     OPC_MoveParent,
/*53803*/     OPC_RecordChild1, // #1 = $attr_chan
/*53804*/     OPC_MoveChild, 1,
/*53806*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53809*/     OPC_CheckType, MVT::i32,
/*53811*/     OPC_MoveParent,
/*53812*/     OPC_RecordChild2, // #2 = $attr
/*53813*/     OPC_MoveChild, 2,
/*53815*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53818*/     OPC_CheckType, MVT::i32,
/*53820*/     OPC_MoveParent,
/*53821*/     OPC_CheckType, MVT::f32,
/*53823*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53825*/     OPC_EmitConvertToTarget, 0,
/*53827*/     OPC_EmitConvertToTarget, 1,
/*53829*/     OPC_EmitConvertToTarget, 2,
/*53831*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_MOV_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 4, 5, 
              // Src: (AMDGPUinterp_mov:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 12
              // Dst: (V_INTERP_MOV_F32:f32 (imm:i32):$src0, (imm:i32):$attr_chan, (imm:i32):$attr)
/*53841*/   /*SwitchOpcode*/ 97|128,1/*225*/, TARGET_VAL(ISD::FFLOOR),// ->54070
/*53845*/     OPC_RecordChild0, // #0 = $VOP3Mods:x:mods
/*53846*/     OPC_SwitchType /*2 cases */, 4|128,1/*132*/, MVT::f64,// ->53982
/*53850*/       OPC_Scope, 114, /*->53966*/ // 2 children in Scope
/*53852*/         OPC_CheckPatternPredicate, 14, // (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*53854*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #1 #2
/*53857*/         OPC_EmitInteger, MVT::i32, 1, 
/*53860*/         OPC_EmitInteger, MVT::i32, 0, 
/*53863*/         OPC_EmitInteger, MVT::i1, 0, 
/*53866*/         OPC_EmitInteger, MVT::i32, 0, 
/*53869*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_FRACT_F64_e64), 0,
                      1/*#VTs*/, MVT::i64, 4/*#Ops*/, 2, 1, 5, 6,  // Results = #7
/*53880*/         OPC_EmitInteger, MVT::i32, 0, 
/*53883*/         OPC_EmitInteger, MVT::i64, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,119|128,63/*4607182418800017407*/, 
/*53894*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 1/*#Ops*/, 9,  // Results = #10
/*53902*/         OPC_EmitInteger, MVT::i1, 0, 
/*53905*/         OPC_EmitInteger, MVT::i32, 0, 
/*53908*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                      1/*#VTs*/, MVT::i64, 6/*#Ops*/, 4, 7, 8, 10, 11, 12,  // Results = #13
/*53921*/         OPC_EmitInteger, MVT::i32, 0, 
/*53924*/         OPC_EmitInteger, MVT::i32, 3, 
/*53927*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CMP_CLASS_F64_e64), 0,
                      1/*#VTs*/, MVT::i1, 3/*#Ops*/, 14, 1, 15,  // Results = #16
/*53937*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B64_PSEUDO), 0,
                      1/*#VTs*/, MVT::i64, 3/*#Ops*/, 13, 1, 16,  // Results = #17
/*53947*/         OPC_EmitInteger, MVT::i1, 0, 
/*53950*/         OPC_EmitInteger, MVT::i32, 0, 
/*53953*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_ADD_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 1, 3, 17, 18, 19, 
                  // Src: (ffloor:f64 (VOP3Mods:f64 f64:f64:$x, i32:i32:$mods)) - Complexity = 12
                  // Dst: (V_ADD_F64:f64 ?:i32:$mods, ?:f64:$x, 1:i32, (V_CNDMASK_B64_PSEUDO:i64 (V_MIN_F64:i64 0:i32, (V_FRACT_F64_e64:i64 ?:i32:$mods, ?:f64:$x, 0:i1, 0:i32), 0:i32, (V_MOV_B64_PSEUDO:i64 4607182418800017407:i64), 0:i1, 0:i32), ?:f64:$x, (V_CMP_CLASS_F64_e64:i1 0:i32, ?:f64:$x, 3:i32)), 0:i1, 0:i32)
/*53966*/       /*Scope*/ 14, /*->53981*/
/*53967*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*53970*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*53981*/       0, /*End of Scope*/
/*53982*/     /*SwitchType*/ 85, MVT::f32,// ->54069
/*53984*/       OPC_Scope, 67, /*->54053*/ // 2 children in Scope
/*53986*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*53988*/         OPC_EmitInteger, MVT::i32, 1, 
/*53991*/         OPC_EmitInteger, MVT::i32, 0, 
/*53994*/         OPC_EmitInteger, MVT::i32, 0, 
/*53997*/         OPC_EmitInteger, MVT::i32, 0, 
/*54000*/         OPC_EmitInteger, MVT::i32, 0, 
/*54003*/         OPC_EmitInteger, MVT::i32, 0, 
/*54006*/         OPC_EmitInteger, MVT::i32, 0, 
/*54009*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54021*/         OPC_EmitInteger, MVT::i32, 1, 
/*54024*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54027*/         OPC_EmitInteger, MVT::i32, 0, 
/*54030*/         OPC_EmitInteger, MVT::i32, 0, 
/*54033*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FLOOR), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ffloor:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (FLOOR:f32 R600_Reg32:f32:$src0)
/*54053*/       /*Scope*/ 14, /*->54068*/
/*54054*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*54057*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FLOOR_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ffloor:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_FLOOR_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*54068*/       0, /*End of Scope*/
/*54069*/     0, // EndSwitchType
/*54070*/   /*SwitchOpcode*/ 60, TARGET_VAL(AMDGPUISD::INTERP_P1),// ->54133
/*54073*/     OPC_CaptureGlueInput,
/*54074*/     OPC_RecordChild0, // #0 = $i
/*54075*/     OPC_CheckChild0Type, MVT::i32,
/*54077*/     OPC_RecordChild1, // #1 = $attr_chan
/*54078*/     OPC_MoveChild, 1,
/*54080*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54083*/     OPC_CheckType, MVT::i32,
/*54085*/     OPC_MoveParent,
/*54086*/     OPC_RecordChild2, // #2 = $attr
/*54087*/     OPC_MoveChild, 2,
/*54089*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54092*/     OPC_CheckType, MVT::i32,
/*54094*/     OPC_MoveParent,
/*54095*/     OPC_CheckType, MVT::f32,
/*54097*/     OPC_Scope, 16, /*->54115*/ // 2 children in Scope
/*54099*/       OPC_CheckPatternPredicate, 15, // (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54101*/       OPC_EmitConvertToTarget, 1,
/*54103*/       OPC_EmitConvertToTarget, 2,
/*54105*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*54115*/     /*Scope*/ 16, /*->54132*/
/*54116*/       OPC_CheckPatternPredicate, 16, // (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54118*/       OPC_EmitConvertToTarget, 1,
/*54120*/       OPC_EmitConvertToTarget, 2,
/*54122*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P1_F32_16bank), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 3, 4, 
                // Src: (AMDGPUinterp_p1:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
                // Dst: (V_INTERP_P1_F32_16bank:f32 i32:i32:$i, (imm:i32):$attr_chan, (imm:i32):$attr)
/*54132*/     0, /*End of Scope*/
/*54133*/   /*SwitchOpcode*/ 44, TARGET_VAL(AMDGPUISD::INTERP_P2),// ->54180
/*54136*/     OPC_CaptureGlueInput,
/*54137*/     OPC_RecordChild0, // #0 = $src0
/*54138*/     OPC_CheckChild0Type, MVT::f32,
/*54140*/     OPC_RecordChild1, // #1 = $j
/*54141*/     OPC_CheckChild1Type, MVT::i32,
/*54143*/     OPC_RecordChild2, // #2 = $attr_chan
/*54144*/     OPC_MoveChild, 2,
/*54146*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54149*/     OPC_CheckType, MVT::i32,
/*54151*/     OPC_MoveParent,
/*54152*/     OPC_RecordChild3, // #3 = $attr
/*54153*/     OPC_MoveChild, 3,
/*54155*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54158*/     OPC_CheckType, MVT::i32,
/*54160*/     OPC_MoveParent,
/*54161*/     OPC_CheckType, MVT::f32,
/*54163*/     OPC_CheckPatternPredicate, 1, // (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54165*/     OPC_EmitConvertToTarget, 2,
/*54167*/     OPC_EmitConvertToTarget, 3,
/*54169*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_INTERP_P2_F32), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 4, 5, 
              // Src: (AMDGPUinterp_p2:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr) - Complexity = 9
              // Dst: (V_INTERP_P2_F32:f32 f32:f32:$src0, i32:i32:$j, (imm:i32):$attr_chan, (imm:i32):$attr)
/*54180*/   /*SwitchOpcode*/ 106, TARGET_VAL(AMDGPUISD::LOAD_CONSTANT),// ->54289
/*54183*/     OPC_RecordMemRef,
/*54184*/     OPC_RecordChild0, // #0 = $sbase
/*54185*/     OPC_RecordChild1, // #1 = $SMRDBufferImm:offset
/*54186*/     OPC_Scope, 30, /*->54218*/ // 4 children in Scope
/*54188*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54190*/       OPC_Scope, 12, /*->54204*/ // 2 children in Scope
/*54192*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectSMRDBufferImm:$ #2
/*54195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm:i32 i32:i32:$offset)) - Complexity = 9
                  // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*54204*/       /*Scope*/ 12, /*->54217*/
/*54205*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectSMRDBufferSgpr:$ #2
/*54208*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_SGPR), 0|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferSgpr:i32 i32:i32:$offset)) - Complexity = 9
                  // Dst: (S_BUFFER_LOAD_DWORD_SGPR:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*54217*/       0, /*End of Scope*/
/*54218*/     /*Scope*/ 14, /*->54233*/
/*54219*/       OPC_CheckPatternPredicate, 13, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS)
/*54221*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectSMRDBufferImm32:$ #2
/*54224*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (SMRDBufferImm32:i32 i32:i32:$offset)) - Complexity = 9
                // Dst: (S_BUFFER_LOAD_DWORD_IMM_ci:f32 ?:v4i32:$sbase, ?:i32:$offset)
/*54233*/     /*Scope*/ 22, /*->54256*/
/*54234*/       OPC_MoveChild, 1,
/*54236*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54239*/       OPC_CheckPredicate, 69, // Predicate_IMM20bit
/*54241*/       OPC_MoveParent,
/*54242*/       OPC_CheckPatternPredicate, 6, // (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS)
/*54244*/       OPC_EmitNodeXForm, 4, 1, // as_i32imm
/*54247*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_BUFFER_LOAD_DWORD_IMM), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, (imm:i32)<<P:Predicate_IMM20bit>>:$offset) - Complexity = 7
                // Dst: (S_BUFFER_LOAD_DWORD_IMM:f32 ?:v4i32:$sbase, (as_i32imm:i32 ?:i32:$offset))
/*54256*/     /*Scope*/ 31, /*->54288*/
/*54257*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*54259*/       OPC_EmitInteger, MVT::i32, 0, 
/*54262*/       OPC_EmitInteger, MVT::i16, 0, 
/*54265*/       OPC_EmitInteger, MVT::i1, 0, 
/*54268*/       OPC_EmitInteger, MVT::i1, 0, 
/*54271*/       OPC_EmitInteger, MVT::i1, 0, 
/*54274*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_DWORD_OFFEN), 0|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 7/*#Ops*/, 1, 0, 2, 3, 4, 5, 6, 
                // Src: (SIload_constant:f32 v4i32:v4i32:$sbase, i32:i32:$voff) - Complexity = 3
                // Dst: (BUFFER_LOAD_DWORD_OFFEN:f32 ?:i32:$voff, ?:v4i32:$sbase, 0:i32, 0:i16, 0:i1, 0:i1, 0:i1)
/*54288*/     0, /*End of Scope*/
/*54289*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FDIV),// ->55026
/*54293*/     OPC_Scope, 89|128,1/*217*/, /*->54513*/ // 2 children in Scope
/*54296*/       OPC_MoveChild, 0,
/*54298*/       OPC_CheckOpcode, TARGET_VAL(ISD::ConstantFP),
/*54301*/       OPC_CheckPredicate, 36, // Predicate_FP_ONE
/*54303*/       OPC_MoveParent,
/*54304*/       OPC_RecordChild1, // #0 = $src
/*54305*/       OPC_CheckType, MVT::f32,
/*54307*/       OPC_Scope, 67, /*->54376*/ // 3 children in Scope
/*54309*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54311*/         OPC_EmitInteger, MVT::i32, 1, 
/*54314*/         OPC_EmitInteger, MVT::i32, 0, 
/*54317*/         OPC_EmitInteger, MVT::i32, 0, 
/*54320*/         OPC_EmitInteger, MVT::i32, 0, 
/*54323*/         OPC_EmitInteger, MVT::i32, 0, 
/*54326*/         OPC_EmitInteger, MVT::i32, 0, 
/*54329*/         OPC_EmitInteger, MVT::i32, 0, 
/*54332*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54344*/         OPC_EmitInteger, MVT::i32, 1, 
/*54347*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54350*/         OPC_EmitInteger, MVT::i32, 0, 
/*54353*/         OPC_EmitInteger, MVT::i32, 0, 
/*54356*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_r600:f32 ?:f32:$src)
/*54376*/       /*Scope*/ 67, /*->54444*/
/*54377*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54379*/         OPC_EmitInteger, MVT::i32, 1, 
/*54382*/         OPC_EmitInteger, MVT::i32, 0, 
/*54385*/         OPC_EmitInteger, MVT::i32, 0, 
/*54388*/         OPC_EmitInteger, MVT::i32, 0, 
/*54391*/         OPC_EmitInteger, MVT::i32, 0, 
/*54394*/         OPC_EmitInteger, MVT::i32, 0, 
/*54397*/         OPC_EmitInteger, MVT::i32, 0, 
/*54400*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54412*/         OPC_EmitInteger, MVT::i32, 1, 
/*54415*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54418*/         OPC_EmitInteger, MVT::i32, 0, 
/*54421*/         OPC_EmitInteger, MVT::i32, 0, 
/*54424*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_eg:f32 ?:f32:$src)
/*54444*/       /*Scope*/ 67, /*->54512*/
/*54445*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54447*/         OPC_EmitInteger, MVT::i32, 1, 
/*54450*/         OPC_EmitInteger, MVT::i32, 0, 
/*54453*/         OPC_EmitInteger, MVT::i32, 0, 
/*54456*/         OPC_EmitInteger, MVT::i32, 0, 
/*54459*/         OPC_EmitInteger, MVT::i32, 0, 
/*54462*/         OPC_EmitInteger, MVT::i32, 0, 
/*54465*/         OPC_EmitInteger, MVT::i32, 0, 
/*54468*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54480*/         OPC_EmitInteger, MVT::i32, 1, 
/*54483*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54486*/         OPC_EmitInteger, MVT::i32, 0, 
/*54489*/         OPC_EmitInteger, MVT::i32, 0, 
/*54492*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fdiv:f32 (fpimm:f32)<<P:Predicate_FP_ONE>>, f32:f32:$src) - Complexity = 7
                  // Dst: (RECIP_IEEE_cm:f32 ?:f32:$src)
/*54512*/       0, /*End of Scope*/
/*54513*/     /*Scope*/ 126|128,3/*510*/, /*->55025*/
/*54515*/       OPC_RecordChild0, // #0 = $src0
/*54516*/       OPC_RecordChild1, // #1 = $src1
/*54517*/       OPC_CheckType, MVT::f32,
/*54519*/       OPC_Scope, 38|128,1/*166*/, /*->54688*/ // 3 children in Scope
/*54522*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*54524*/         OPC_EmitInteger, MVT::i32, 0, 
/*54527*/         OPC_EmitInteger, MVT::i32, 0, 
/*54530*/         OPC_EmitInteger, MVT::i32, 1, 
/*54533*/         OPC_EmitInteger, MVT::i32, 0, 
/*54536*/         OPC_EmitInteger, MVT::i32, 0, 
/*54539*/         OPC_EmitInteger, MVT::i32, 0, 
/*54542*/         OPC_EmitInteger, MVT::i32, 0, 
/*54545*/         OPC_EmitInteger, MVT::i32, 0, 
/*54548*/         OPC_EmitInteger, MVT::i32, 0, 
/*54551*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54563*/         OPC_EmitInteger, MVT::i32, 1, 
/*54566*/         OPC_EmitInteger, MVT::i32, 0, 
/*54569*/         OPC_EmitInteger, MVT::i32, 0, 
/*54572*/         OPC_EmitInteger, MVT::i32, 0, 
/*54575*/         OPC_EmitInteger, MVT::i32, 0, 
/*54578*/         OPC_EmitInteger, MVT::i32, 0, 
/*54581*/         OPC_EmitInteger, MVT::i32, 0, 
/*54584*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54596*/         OPC_EmitInteger, MVT::i32, 1, 
/*54599*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54602*/         OPC_EmitInteger, MVT::i32, 0, 
/*54605*/         OPC_EmitInteger, MVT::i32, 0, 
/*54608*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54628*/         OPC_EmitInteger, MVT::i32, 0, 
/*54631*/         OPC_EmitInteger, MVT::i32, 0, 
/*54634*/         OPC_EmitInteger, MVT::i32, 0, 
/*54637*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54649*/         OPC_EmitInteger, MVT::i32, 1, 
/*54652*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54655*/         OPC_EmitInteger, MVT::i32, 0, 
/*54658*/         OPC_EmitInteger, MVT::i32, 0, 
/*54661*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_r600:i32 ?:f32:$src1))
/*54688*/       /*Scope*/ 38|128,1/*166*/, /*->54856*/
/*54690*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*54692*/         OPC_EmitInteger, MVT::i32, 0, 
/*54695*/         OPC_EmitInteger, MVT::i32, 0, 
/*54698*/         OPC_EmitInteger, MVT::i32, 1, 
/*54701*/         OPC_EmitInteger, MVT::i32, 0, 
/*54704*/         OPC_EmitInteger, MVT::i32, 0, 
/*54707*/         OPC_EmitInteger, MVT::i32, 0, 
/*54710*/         OPC_EmitInteger, MVT::i32, 0, 
/*54713*/         OPC_EmitInteger, MVT::i32, 0, 
/*54716*/         OPC_EmitInteger, MVT::i32, 0, 
/*54719*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54731*/         OPC_EmitInteger, MVT::i32, 1, 
/*54734*/         OPC_EmitInteger, MVT::i32, 0, 
/*54737*/         OPC_EmitInteger, MVT::i32, 0, 
/*54740*/         OPC_EmitInteger, MVT::i32, 0, 
/*54743*/         OPC_EmitInteger, MVT::i32, 0, 
/*54746*/         OPC_EmitInteger, MVT::i32, 0, 
/*54749*/         OPC_EmitInteger, MVT::i32, 0, 
/*54752*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54764*/         OPC_EmitInteger, MVT::i32, 1, 
/*54767*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54770*/         OPC_EmitInteger, MVT::i32, 0, 
/*54773*/         OPC_EmitInteger, MVT::i32, 0, 
/*54776*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54796*/         OPC_EmitInteger, MVT::i32, 0, 
/*54799*/         OPC_EmitInteger, MVT::i32, 0, 
/*54802*/         OPC_EmitInteger, MVT::i32, 0, 
/*54805*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54817*/         OPC_EmitInteger, MVT::i32, 1, 
/*54820*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54823*/         OPC_EmitInteger, MVT::i32, 0, 
/*54826*/         OPC_EmitInteger, MVT::i32, 0, 
/*54829*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_eg:i32 ?:f32:$src1))
/*54856*/       /*Scope*/ 38|128,1/*166*/, /*->55024*/
/*54858*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*54860*/         OPC_EmitInteger, MVT::i32, 0, 
/*54863*/         OPC_EmitInteger, MVT::i32, 0, 
/*54866*/         OPC_EmitInteger, MVT::i32, 1, 
/*54869*/         OPC_EmitInteger, MVT::i32, 0, 
/*54872*/         OPC_EmitInteger, MVT::i32, 0, 
/*54875*/         OPC_EmitInteger, MVT::i32, 0, 
/*54878*/         OPC_EmitInteger, MVT::i32, 0, 
/*54881*/         OPC_EmitInteger, MVT::i32, 0, 
/*54884*/         OPC_EmitInteger, MVT::i32, 0, 
/*54887*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54899*/         OPC_EmitInteger, MVT::i32, 1, 
/*54902*/         OPC_EmitInteger, MVT::i32, 0, 
/*54905*/         OPC_EmitInteger, MVT::i32, 0, 
/*54908*/         OPC_EmitInteger, MVT::i32, 0, 
/*54911*/         OPC_EmitInteger, MVT::i32, 0, 
/*54914*/         OPC_EmitInteger, MVT::i32, 0, 
/*54917*/         OPC_EmitInteger, MVT::i32, 0, 
/*54920*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54932*/         OPC_EmitInteger, MVT::i32, 1, 
/*54935*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54938*/         OPC_EmitInteger, MVT::i32, 0, 
/*54941*/         OPC_EmitInteger, MVT::i32, 0, 
/*54944*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 12, 13, 14, 15, 1, 16, 17, 18, 19, 20, 21, 22, 23,  // Results = #24
/*54964*/         OPC_EmitInteger, MVT::i32, 0, 
/*54967*/         OPC_EmitInteger, MVT::i32, 0, 
/*54970*/         OPC_EmitInteger, MVT::i32, 0, 
/*54973*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*54985*/         OPC_EmitInteger, MVT::i32, 1, 
/*54988*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*54991*/         OPC_EmitInteger, MVT::i32, 0, 
/*54994*/         OPC_EmitInteger, MVT::i32, 0, 
/*54997*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 24, 25, 26, 27, 28, 29, 30, 31, 32, 
                  // Src: (fdiv:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 ?:f32:$src0, (RECIP_IEEE_cm:i32 ?:f32:$src1))
/*55024*/       0, /*End of Scope*/
/*55025*/     0, /*End of Scope*/
/*55026*/   /*SwitchOpcode*/ 106|128,3/*490*/, TARGET_VAL(AMDGPUISD::RCP),// ->55520
/*55030*/     OPC_Scope, 113|128,1/*241*/, /*->55274*/ // 2 children in Scope
/*55033*/       OPC_MoveChild, 0,
/*55035*/       OPC_CheckOpcode, TARGET_VAL(ISD::FSQRT),
/*55038*/       OPC_RecordChild0, // #0 = $src
/*55039*/       OPC_MoveParent,
/*55040*/       OPC_SwitchType /*2 cases */, 89|128,1/*217*/, MVT::f32,// ->55261
/*55044*/         OPC_Scope, 67, /*->55113*/ // 4 children in Scope
/*55046*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55048*/           OPC_EmitInteger, MVT::i32, 1, 
/*55051*/           OPC_EmitInteger, MVT::i32, 0, 
/*55054*/           OPC_EmitInteger, MVT::i32, 0, 
/*55057*/           OPC_EmitInteger, MVT::i32, 0, 
/*55060*/           OPC_EmitInteger, MVT::i32, 0, 
/*55063*/           OPC_EmitInteger, MVT::i32, 0, 
/*55066*/           OPC_EmitInteger, MVT::i32, 0, 
/*55069*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55081*/           OPC_EmitInteger, MVT::i32, 1, 
/*55084*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55087*/           OPC_EmitInteger, MVT::i32, 0, 
/*55090*/           OPC_EmitInteger, MVT::i32, 0, 
/*55093*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_r600:f32 ?:f32:$src)
/*55113*/         /*Scope*/ 67, /*->55181*/
/*55114*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55116*/           OPC_EmitInteger, MVT::i32, 1, 
/*55119*/           OPC_EmitInteger, MVT::i32, 0, 
/*55122*/           OPC_EmitInteger, MVT::i32, 0, 
/*55125*/           OPC_EmitInteger, MVT::i32, 0, 
/*55128*/           OPC_EmitInteger, MVT::i32, 0, 
/*55131*/           OPC_EmitInteger, MVT::i32, 0, 
/*55134*/           OPC_EmitInteger, MVT::i32, 0, 
/*55137*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55149*/           OPC_EmitInteger, MVT::i32, 1, 
/*55152*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55155*/           OPC_EmitInteger, MVT::i32, 0, 
/*55158*/           OPC_EmitInteger, MVT::i32, 0, 
/*55161*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_eg:f32 ?:f32:$src)
/*55181*/         /*Scope*/ 67, /*->55249*/
/*55182*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*55184*/           OPC_EmitInteger, MVT::i32, 1, 
/*55187*/           OPC_EmitInteger, MVT::i32, 0, 
/*55190*/           OPC_EmitInteger, MVT::i32, 0, 
/*55193*/           OPC_EmitInteger, MVT::i32, 0, 
/*55196*/           OPC_EmitInteger, MVT::i32, 0, 
/*55199*/           OPC_EmitInteger, MVT::i32, 0, 
/*55202*/           OPC_EmitInteger, MVT::i32, 0, 
/*55205*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55217*/           OPC_EmitInteger, MVT::i32, 1, 
/*55220*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55223*/           OPC_EmitInteger, MVT::i32, 0, 
/*55226*/           OPC_EmitInteger, MVT::i32, 0, 
/*55229*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (RECIPSQRT_IEEE_cm:f32 ?:f32:$src)
/*55249*/         /*Scope*/ 10, /*->55260*/
/*55250*/           OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*55252*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (AMDGPUrcp:f32 (fsqrt:f32 f32:f32:$src)) - Complexity = 6
                    // Dst: (V_RSQ_F32_e32:f32 ?:f32:$src)
/*55260*/         0, /*End of Scope*/
/*55261*/       /*SwitchType*/ 10, MVT::f64,// ->55273
/*55263*/         OPC_CheckPatternPredicate, 17, // (TM.Options.UnsafeFPMath)
/*55265*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (AMDGPUrcp:f64 (fsqrt:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (V_RSQ_F64_e32:f64 ?:f64:$src)
/*55273*/       0, // EndSwitchType
/*55274*/     /*Scope*/ 115|128,1/*243*/, /*->55519*/
/*55276*/       OPC_RecordChild0, // #0 = $src0
/*55277*/       OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->55502
/*55281*/         OPC_Scope, 67, /*->55350*/ // 4 children in Scope
/*55283*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*55285*/           OPC_EmitInteger, MVT::i32, 1, 
/*55288*/           OPC_EmitInteger, MVT::i32, 0, 
/*55291*/           OPC_EmitInteger, MVT::i32, 0, 
/*55294*/           OPC_EmitInteger, MVT::i32, 0, 
/*55297*/           OPC_EmitInteger, MVT::i32, 0, 
/*55300*/           OPC_EmitInteger, MVT::i32, 0, 
/*55303*/           OPC_EmitInteger, MVT::i32, 0, 
/*55306*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55318*/           OPC_EmitInteger, MVT::i32, 1, 
/*55321*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55324*/           OPC_EmitInteger, MVT::i32, 0, 
/*55327*/           OPC_EmitInteger, MVT::i32, 0, 
/*55330*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_r600:f32 f32:f32:$src0)
/*55350*/         /*Scope*/ 67, /*->55418*/
/*55351*/           OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*55353*/           OPC_EmitInteger, MVT::i32, 1, 
/*55356*/           OPC_EmitInteger, MVT::i32, 0, 
/*55359*/           OPC_EmitInteger, MVT::i32, 0, 
/*55362*/           OPC_EmitInteger, MVT::i32, 0, 
/*55365*/           OPC_EmitInteger, MVT::i32, 0, 
/*55368*/           OPC_EmitInteger, MVT::i32, 0, 
/*55371*/           OPC_EmitInteger, MVT::i32, 0, 
/*55374*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55386*/           OPC_EmitInteger, MVT::i32, 1, 
/*55389*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55392*/           OPC_EmitInteger, MVT::i32, 0, 
/*55395*/           OPC_EmitInteger, MVT::i32, 0, 
/*55398*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_eg:f32 f32:f32:$src0)
/*55418*/         /*Scope*/ 67, /*->55486*/
/*55419*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*55421*/           OPC_EmitInteger, MVT::i32, 1, 
/*55424*/           OPC_EmitInteger, MVT::i32, 0, 
/*55427*/           OPC_EmitInteger, MVT::i32, 0, 
/*55430*/           OPC_EmitInteger, MVT::i32, 0, 
/*55433*/           OPC_EmitInteger, MVT::i32, 0, 
/*55436*/           OPC_EmitInteger, MVT::i32, 0, 
/*55439*/           OPC_EmitInteger, MVT::i32, 0, 
/*55442*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55454*/           OPC_EmitInteger, MVT::i32, 1, 
/*55457*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55460*/           OPC_EmitInteger, MVT::i32, 0, 
/*55463*/           OPC_EmitInteger, MVT::i32, 0, 
/*55466*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIP_IEEE_cm), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (AMDGPUrcp:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (RECIP_IEEE_cm:f32 f32:f32:$src0)
/*55486*/         /*Scope*/ 14, /*->55501*/
/*55487*/           OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55490*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F32_e64), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                    // Src: (AMDGPUrcp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                    // Dst: (V_RCP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55501*/         0, /*End of Scope*/
/*55502*/       /*SwitchType*/ 14, MVT::f64,// ->55518
/*55504*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*55507*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RCP_F64_e64), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrcp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RCP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*55518*/       0, // EndSwitchType
/*55519*/     0, /*End of Scope*/
/*55520*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FNEG),// ->55748
/*55524*/     OPC_Scope, 102, /*->55628*/ // 2 children in Scope
/*55526*/       OPC_MoveChild, 0,
/*55528*/       OPC_CheckOpcode, TARGET_VAL(ISD::FABS),
/*55531*/       OPC_RecordChild0, // #0 = $src
/*55532*/       OPC_MoveParent,
/*55533*/       OPC_SwitchType /*2 cases */, 18, MVT::f32,// ->55554
/*55536*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55538*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55545*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_OR_B32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                  // Src: (fneg:f32 (fabs:f32 f32:f32:$src)) - Complexity = 6
                  // Dst: (S_OR_B32:f32 ?:f32:$src, 2147483648:i32)
/*55554*/       /*SwitchType*/ 71, MVT::f64,// ->55627
/*55556*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55558*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55561*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55564*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55573*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55576*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55579*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55588*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55595*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55603*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_OR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55612*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55615*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 (fabs:f64 f64:f64:$src)) - Complexity = 6
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_OR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55627*/       0, // EndSwitchType
/*55628*/     /*Scope*/ 118, /*->55747*/
/*55629*/       OPC_RecordChild0, // #0 = $src
/*55630*/       OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->55673
/*55633*/         OPC_Scope, 26, /*->55661*/ // 2 children in Scope
/*55635*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55637*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55644*/           OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*55652*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                    // Src: (fneg:f32 f32:f32:$src) - Complexity = 3
                    // Dst: (V_XOR_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483648:i32))
/*55661*/         /*Scope*/ 10, /*->55672*/
/*55662*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55664*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FNEG_R600), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (fneg:f32 f32:f32:$src0) - Complexity = 3
                    // Dst: (FNEG_R600:f32 f32:f32:$src0)
/*55672*/         0, /*End of Scope*/
/*55673*/       /*SwitchType*/ 71, MVT::f64,// ->55746
/*55675*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55677*/         OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*55680*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55683*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*55692*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*55695*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55698*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*55707*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*55714*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*55722*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_XOR_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*55731*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*55734*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                  // Src: (fneg:f64 f64:f64:$src) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_XOR_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483648:i32)), sub1:i32)
/*55746*/       0, // EndSwitchType
/*55747*/     0, /*End of Scope*/
/*55748*/   /*SwitchOpcode*/ 72, TARGET_VAL(ISD::ConstantFP),// ->55823
/*55751*/     OPC_RecordNode, // #0 = $imm
/*55752*/     OPC_SwitchType /*2 cases */, 48, MVT::f32,// ->55803
/*55755*/       OPC_Scope, 15, /*->55772*/ // 2 children in Scope
/*55757*/         OPC_CheckPredicate, 70, // Predicate_anonymous_1489
/*55759*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55761*/         OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*55764*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                  // Src: (fpimm:f32)<<P:Predicate_anonymous_1489>>:$imm - Complexity = 4
                  // Dst: (S_MOV_B32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55772*/       /*Scope*/ 29, /*->55802*/
/*55773*/         OPC_Scope, 13, /*->55788*/ // 2 children in Scope
/*55775*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55777*/           OPC_EmitNodeXForm, 6, 0, // bitcast_fpimm_to_i32
/*55780*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$imm - Complexity = 3
                    // Dst: (V_MOV_B32_e32:f32 (bitcast_fpimm_to_i32:f32 ?:f32:$imm))
/*55788*/         /*Scope*/ 12, /*->55801*/
/*55789*/           OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55791*/           OPC_EmitConvertToTarget, 0,
/*55793*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MOV_IMM_F32), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 1, 
                    // Src: (fpimm:f32):$val - Complexity = 3
                    // Dst: (MOV_IMM_F32:f32 (fpimm:f32):$val)
/*55801*/         0, /*End of Scope*/
/*55802*/       0, /*End of Scope*/
/*55803*/     /*SwitchType*/ 17, MVT::f64,// ->55822
/*55805*/       OPC_CheckPredicate, 71, // Predicate_anonymous_1497
/*55807*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*55809*/       OPC_EmitConvertToTarget, 0,
/*55811*/       OPC_EmitNodeXForm, 7, 1, // bitcast_fpimm_to_i64
/*55814*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::S_MOV_B64), 0,
                    1/*#VTs*/, MVT::f64, 1/*#Ops*/, 2, 
                // Src: (fpimm:f64)<<P:Predicate_anonymous_1497>>:$imm - Complexity = 4
                // Dst: (S_MOV_B64:f64 (bitcast_fpimm_to_i64:f64 (fpimm:f64)<<P:Predicate_anonymous_1498>>:$imm))
/*55822*/     0, // EndSwitchType
/*55823*/   /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::FMUL),// ->56022
/*55827*/     OPC_RecordChild0, // #0 = $src0
/*55828*/     OPC_RecordChild1, // #1 = $src1
/*55829*/     OPC_SwitchType /*2 cases */, 16|128,1/*144*/, MVT::f32,// ->55977
/*55833*/       OPC_Scope, 101, /*->55936*/ // 3 children in Scope
/*55835*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*55837*/         OPC_EmitInteger, MVT::i32, 0, 
/*55840*/         OPC_EmitInteger, MVT::i32, 0, 
/*55843*/         OPC_EmitInteger, MVT::i32, 1, 
/*55846*/         OPC_EmitInteger, MVT::i32, 0, 
/*55849*/         OPC_EmitInteger, MVT::i32, 0, 
/*55852*/         OPC_EmitInteger, MVT::i32, 0, 
/*55855*/         OPC_EmitInteger, MVT::i32, 0, 
/*55858*/         OPC_EmitInteger, MVT::i32, 0, 
/*55861*/         OPC_EmitInteger, MVT::i32, 0, 
/*55864*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55876*/         OPC_EmitInteger, MVT::i32, 0, 
/*55879*/         OPC_EmitInteger, MVT::i32, 0, 
/*55882*/         OPC_EmitInteger, MVT::i32, 0, 
/*55885*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*55897*/         OPC_EmitInteger, MVT::i32, 1, 
/*55900*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*55903*/         OPC_EmitInteger, MVT::i32, 0, 
/*55906*/         OPC_EmitInteger, MVT::i32, 0, 
/*55909*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL_IEEE), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmul:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MUL_IEEE:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*55936*/       /*Scope*/ 19, /*->55956*/
/*55937*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55940*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55943*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55956*/       /*Scope*/ 19, /*->55976*/
/*55957*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*55960*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*55963*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f32 (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*55976*/       0, /*End of Scope*/
/*55977*/     /*SwitchType*/ 42, MVT::f64,// ->56021
/*55979*/       OPC_Scope, 19, /*->56000*/ // 2 children in Scope
/*55981*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*55984*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*55987*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmul:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56000*/       /*Scope*/ 19, /*->56020*/
/*56001*/         OPC_CheckComplexPat, /*CP*/15, /*#*/0, // SelectVOP3Mods:$ #2 #3
/*56004*/         OPC_CheckComplexPat, /*CP*/14, /*#*/1, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*56007*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MUL_F64), 0,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 5, 4, 3, 2, 6, 7, 
                  // Src: (fmul:f64 (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -973
                  // Dst: (V_MUL_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56020*/       0, /*End of Scope*/
/*56021*/     0, // EndSwitchType
/*56022*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMAX_LEGACY),// ->56154
/*56026*/     OPC_RecordChild0, // #0 = $src0
/*56027*/     OPC_RecordChild1, // #1 = $src1
/*56028*/     OPC_CheckType, MVT::f32,
/*56030*/     OPC_Scope, 101, /*->56133*/ // 2 children in Scope
/*56032*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56034*/       OPC_EmitInteger, MVT::i32, 0, 
/*56037*/       OPC_EmitInteger, MVT::i32, 0, 
/*56040*/       OPC_EmitInteger, MVT::i32, 1, 
/*56043*/       OPC_EmitInteger, MVT::i32, 0, 
/*56046*/       OPC_EmitInteger, MVT::i32, 0, 
/*56049*/       OPC_EmitInteger, MVT::i32, 0, 
/*56052*/       OPC_EmitInteger, MVT::i32, 0, 
/*56055*/       OPC_EmitInteger, MVT::i32, 0, 
/*56058*/       OPC_EmitInteger, MVT::i32, 0, 
/*56061*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56073*/       OPC_EmitInteger, MVT::i32, 0, 
/*56076*/       OPC_EmitInteger, MVT::i32, 0, 
/*56079*/       OPC_EmitInteger, MVT::i32, 0, 
/*56082*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56094*/       OPC_EmitInteger, MVT::i32, 1, 
/*56097*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56100*/       OPC_EmitInteger, MVT::i32, 0, 
/*56103*/       OPC_EmitInteger, MVT::i32, 0, 
/*56106*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmax_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MAX:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56133*/     /*Scope*/ 19, /*->56153*/
/*56134*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56137*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56140*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmax_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56153*/     0, /*End of Scope*/
/*56154*/   /*SwitchOpcode*/ 0|128,1/*128*/, TARGET_VAL(AMDGPUISD::FMIN_LEGACY),// ->56286
/*56158*/     OPC_RecordChild0, // #0 = $src0
/*56159*/     OPC_RecordChild1, // #1 = $src1
/*56160*/     OPC_CheckType, MVT::f32,
/*56162*/     OPC_Scope, 101, /*->56265*/ // 2 children in Scope
/*56164*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56166*/       OPC_EmitInteger, MVT::i32, 0, 
/*56169*/       OPC_EmitInteger, MVT::i32, 0, 
/*56172*/       OPC_EmitInteger, MVT::i32, 1, 
/*56175*/       OPC_EmitInteger, MVT::i32, 0, 
/*56178*/       OPC_EmitInteger, MVT::i32, 0, 
/*56181*/       OPC_EmitInteger, MVT::i32, 0, 
/*56184*/       OPC_EmitInteger, MVT::i32, 0, 
/*56187*/       OPC_EmitInteger, MVT::i32, 0, 
/*56190*/       OPC_EmitInteger, MVT::i32, 0, 
/*56193*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56205*/       OPC_EmitInteger, MVT::i32, 0, 
/*56208*/       OPC_EmitInteger, MVT::i32, 0, 
/*56211*/       OPC_EmitInteger, MVT::i32, 0, 
/*56214*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56226*/       OPC_EmitInteger, MVT::i32, 1, 
/*56229*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56232*/       OPC_EmitInteger, MVT::i32, 0, 
/*56235*/       OPC_EmitInteger, MVT::i32, 0, 
/*56238*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN), 0,
                    1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                // Src: (AMDGPUfmin_legacy:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                // Dst: (MIN:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56265*/     /*Scope*/ 19, /*->56285*/
/*56266*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56269*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56272*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUfmin_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56285*/     0, /*End of Scope*/
/*56286*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMAXNUM),// ->56441
/*56290*/     OPC_RecordChild0, // #0 = $src0
/*56291*/     OPC_RecordChild1, // #1 = $src1
/*56292*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56419
/*56295*/       OPC_Scope, 101, /*->56398*/ // 2 children in Scope
/*56297*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56299*/         OPC_EmitInteger, MVT::i32, 0, 
/*56302*/         OPC_EmitInteger, MVT::i32, 0, 
/*56305*/         OPC_EmitInteger, MVT::i32, 1, 
/*56308*/         OPC_EmitInteger, MVT::i32, 0, 
/*56311*/         OPC_EmitInteger, MVT::i32, 0, 
/*56314*/         OPC_EmitInteger, MVT::i32, 0, 
/*56317*/         OPC_EmitInteger, MVT::i32, 0, 
/*56320*/         OPC_EmitInteger, MVT::i32, 0, 
/*56323*/         OPC_EmitInteger, MVT::i32, 0, 
/*56326*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56338*/         OPC_EmitInteger, MVT::i32, 0, 
/*56341*/         OPC_EmitInteger, MVT::i32, 0, 
/*56344*/         OPC_EmitInteger, MVT::i32, 0, 
/*56347*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56359*/         OPC_EmitInteger, MVT::i32, 1, 
/*56362*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56365*/         OPC_EmitInteger, MVT::i32, 0, 
/*56368*/         OPC_EmitInteger, MVT::i32, 0, 
/*56371*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MAX_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fmaxnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MAX_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56398*/       /*Scope*/ 19, /*->56418*/
/*56399*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56402*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56405*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fmaxnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MAX_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56418*/       0, /*End of Scope*/
/*56419*/     /*SwitchType*/ 19, MVT::f64,// ->56440
/*56421*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56424*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56427*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fmaxnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MAX_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56440*/     0, // EndSwitchType
/*56441*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ISD::FMINNUM),// ->56596
/*56445*/     OPC_RecordChild0, // #0 = $src0
/*56446*/     OPC_RecordChild1, // #1 = $src1
/*56447*/     OPC_SwitchType /*2 cases */, 124, MVT::f32,// ->56574
/*56450*/       OPC_Scope, 101, /*->56553*/ // 2 children in Scope
/*56452*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56454*/         OPC_EmitInteger, MVT::i32, 0, 
/*56457*/         OPC_EmitInteger, MVT::i32, 0, 
/*56460*/         OPC_EmitInteger, MVT::i32, 1, 
/*56463*/         OPC_EmitInteger, MVT::i32, 0, 
/*56466*/         OPC_EmitInteger, MVT::i32, 0, 
/*56469*/         OPC_EmitInteger, MVT::i32, 0, 
/*56472*/         OPC_EmitInteger, MVT::i32, 0, 
/*56475*/         OPC_EmitInteger, MVT::i32, 0, 
/*56478*/         OPC_EmitInteger, MVT::i32, 0, 
/*56481*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56493*/         OPC_EmitInteger, MVT::i32, 0, 
/*56496*/         OPC_EmitInteger, MVT::i32, 0, 
/*56499*/         OPC_EmitInteger, MVT::i32, 0, 
/*56502*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56514*/         OPC_EmitInteger, MVT::i32, 1, 
/*56517*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56520*/         OPC_EmitInteger, MVT::i32, 0, 
/*56523*/         OPC_EmitInteger, MVT::i32, 0, 
/*56526*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MIN_DX10), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 2, 3, 4, 5, 6, 7, 0, 8, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 19, 
                  // Src: (fminnum:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1) - Complexity = 3
                  // Dst: (MIN_DX10:f32 R600_Reg32:f32:$src0, R600_Reg32:f32:$src1)
/*56553*/       /*Scope*/ 19, /*->56573*/
/*56554*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56557*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56560*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                  // Src: (fminnum:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                  // Dst: (V_MIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56573*/       0, /*End of Scope*/
/*56574*/     /*SwitchType*/ 19, MVT::f64,// ->56595
/*56576*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*56579*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*56582*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (fminnum:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_MIN_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i1:i1:$clamp, i32:i32:$omod)
/*56595*/     0, // EndSwitchType
/*56596*/   /*SwitchOpcode*/ 88, TARGET_VAL(AMDGPUISD::FRACT),// ->56687
/*56599*/     OPC_RecordChild0, // #0 = $src0
/*56600*/     OPC_CheckType, MVT::f32,
/*56602*/     OPC_Scope, 67, /*->56671*/ // 2 children in Scope
/*56604*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56606*/       OPC_EmitInteger, MVT::i32, 1, 
/*56609*/       OPC_EmitInteger, MVT::i32, 0, 
/*56612*/       OPC_EmitInteger, MVT::i32, 0, 
/*56615*/       OPC_EmitInteger, MVT::i32, 0, 
/*56618*/       OPC_EmitInteger, MVT::i32, 0, 
/*56621*/       OPC_EmitInteger, MVT::i32, 0, 
/*56624*/       OPC_EmitInteger, MVT::i32, 0, 
/*56627*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56639*/       OPC_EmitInteger, MVT::i32, 1, 
/*56642*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56645*/       OPC_EmitInteger, MVT::i32, 0, 
/*56648*/       OPC_EmitInteger, MVT::i32, 0, 
/*56651*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FRACT), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUfract:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (FRACT:f32 R600_Reg32:f32:$src0)
/*56671*/     /*Scope*/ 14, /*->56686*/
/*56672*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56675*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FRACT_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUfract:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_FRACT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56686*/     0, /*End of Scope*/
/*56687*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FTRUNC),// ->56796
/*56690*/     OPC_RecordChild0, // #0 = $src0
/*56691*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56779
/*56694*/       OPC_Scope, 67, /*->56763*/ // 2 children in Scope
/*56696*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56698*/         OPC_EmitInteger, MVT::i32, 1, 
/*56701*/         OPC_EmitInteger, MVT::i32, 0, 
/*56704*/         OPC_EmitInteger, MVT::i32, 0, 
/*56707*/         OPC_EmitInteger, MVT::i32, 0, 
/*56710*/         OPC_EmitInteger, MVT::i32, 0, 
/*56713*/         OPC_EmitInteger, MVT::i32, 0, 
/*56716*/         OPC_EmitInteger, MVT::i32, 0, 
/*56719*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56731*/         OPC_EmitInteger, MVT::i32, 1, 
/*56734*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56737*/         OPC_EmitInteger, MVT::i32, 0, 
/*56740*/         OPC_EmitInteger, MVT::i32, 0, 
/*56743*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TRUNC), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (ftrunc:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (TRUNC:f32 R600_Reg32:f32:$src0)
/*56763*/       /*Scope*/ 14, /*->56778*/
/*56764*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56767*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (ftrunc:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_TRUNC_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56778*/       0, /*End of Scope*/
/*56779*/     /*SwitchType*/ 14, MVT::f64,// ->56795
/*56781*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56784*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRUNC_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (ftrunc:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_TRUNC_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56795*/     0, // EndSwitchType
/*56796*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FCEIL),// ->56905
/*56799*/     OPC_RecordChild0, // #0 = $src0
/*56800*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56888
/*56803*/       OPC_Scope, 67, /*->56872*/ // 2 children in Scope
/*56805*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56807*/         OPC_EmitInteger, MVT::i32, 1, 
/*56810*/         OPC_EmitInteger, MVT::i32, 0, 
/*56813*/         OPC_EmitInteger, MVT::i32, 0, 
/*56816*/         OPC_EmitInteger, MVT::i32, 0, 
/*56819*/         OPC_EmitInteger, MVT::i32, 0, 
/*56822*/         OPC_EmitInteger, MVT::i32, 0, 
/*56825*/         OPC_EmitInteger, MVT::i32, 0, 
/*56828*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56840*/         OPC_EmitInteger, MVT::i32, 1, 
/*56843*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56846*/         OPC_EmitInteger, MVT::i32, 0, 
/*56849*/         OPC_EmitInteger, MVT::i32, 0, 
/*56852*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::CEIL), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (fceil:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (CEIL:f32 R600_Reg32:f32:$src0)
/*56872*/       /*Scope*/ 14, /*->56887*/
/*56873*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56876*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fceil:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_CEIL_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56887*/       0, /*End of Scope*/
/*56888*/     /*SwitchType*/ 14, MVT::f64,// ->56904
/*56890*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56893*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CEIL_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fceil:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_CEIL_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56904*/     0, // EndSwitchType
/*56905*/   /*SwitchOpcode*/ 106, TARGET_VAL(ISD::FRINT),// ->57014
/*56908*/     OPC_RecordChild0, // #0 = $src0
/*56909*/     OPC_SwitchType /*2 cases */, 85, MVT::f32,// ->56997
/*56912*/       OPC_Scope, 67, /*->56981*/ // 2 children in Scope
/*56914*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*56916*/         OPC_EmitInteger, MVT::i32, 1, 
/*56919*/         OPC_EmitInteger, MVT::i32, 0, 
/*56922*/         OPC_EmitInteger, MVT::i32, 0, 
/*56925*/         OPC_EmitInteger, MVT::i32, 0, 
/*56928*/         OPC_EmitInteger, MVT::i32, 0, 
/*56931*/         OPC_EmitInteger, MVT::i32, 0, 
/*56934*/         OPC_EmitInteger, MVT::i32, 0, 
/*56937*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*56949*/         OPC_EmitInteger, MVT::i32, 1, 
/*56952*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*56955*/         OPC_EmitInteger, MVT::i32, 0, 
/*56958*/         OPC_EmitInteger, MVT::i32, 0, 
/*56961*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RNDNE), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (frint:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RNDNE:f32 R600_Reg32:f32:$src0)
/*56981*/       /*Scope*/ 14, /*->56996*/
/*56982*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*56985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (frint:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RNDNE_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*56996*/       0, /*End of Scope*/
/*56997*/     /*SwitchType*/ 14, MVT::f64,// ->57013
/*56999*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57002*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RNDNE_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (frint:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RNDNE_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57013*/     0, // EndSwitchType
/*57014*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(AMDGPUISD::DOT4),// ->57365
/*57018*/     OPC_RecordChild0, // #0 = $src0_X
/*57019*/     OPC_RecordChild1, // #1 = $src1_X
/*57020*/     OPC_RecordChild2, // #2 = $src0_Y
/*57021*/     OPC_RecordChild3, // #3 = $src1_Y
/*57022*/     OPC_RecordChild4, // #4 = $src0_Z
/*57023*/     OPC_RecordChild5, // #5 = $src1_Z
/*57024*/     OPC_RecordChild6, // #6 = $src0_W
/*57025*/     OPC_RecordChild7, // #7 = $src1_W
/*57026*/     OPC_CheckType, MVT::f32,
/*57028*/     OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*57030*/     OPC_EmitInteger, MVT::i32, 0, 
/*57033*/     OPC_EmitInteger, MVT::i32, 0, 
/*57036*/     OPC_EmitInteger, MVT::i32, 1, 
/*57039*/     OPC_EmitInteger, MVT::i32, 0, 
/*57042*/     OPC_EmitInteger, MVT::i32, 0, 
/*57045*/     OPC_EmitInteger, MVT::i32, 0, 
/*57048*/     OPC_EmitInteger, MVT::i32, 0, 
/*57051*/     OPC_EmitInteger, MVT::i32, 0, 
/*57054*/     OPC_EmitInteger, MVT::i32, 0, 
/*57057*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57069*/     OPC_EmitInteger, MVT::i32, 0, 
/*57072*/     OPC_EmitInteger, MVT::i32, 0, 
/*57075*/     OPC_EmitInteger, MVT::i32, 0, 
/*57078*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57090*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57093*/     OPC_EmitInteger, MVT::i32, 0, 
/*57096*/     OPC_EmitInteger, MVT::i32, 0, 
/*57099*/     OPC_EmitInteger, MVT::i32, 1, 
/*57102*/     OPC_EmitInteger, MVT::i32, 0, 
/*57105*/     OPC_EmitInteger, MVT::i32, 0, 
/*57108*/     OPC_EmitInteger, MVT::i32, 0, 
/*57111*/     OPC_EmitInteger, MVT::i32, 0, 
/*57114*/     OPC_EmitInteger, MVT::i32, 0, 
/*57117*/     OPC_EmitInteger, MVT::i32, 0, 
/*57120*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57132*/     OPC_EmitInteger, MVT::i32, 0, 
/*57135*/     OPC_EmitInteger, MVT::i32, 0, 
/*57138*/     OPC_EmitInteger, MVT::i32, 0, 
/*57141*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57153*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57156*/     OPC_EmitInteger, MVT::i32, 0, 
/*57159*/     OPC_EmitInteger, MVT::i32, 0, 
/*57162*/     OPC_EmitInteger, MVT::i32, 1, 
/*57165*/     OPC_EmitInteger, MVT::i32, 0, 
/*57168*/     OPC_EmitInteger, MVT::i32, 0, 
/*57171*/     OPC_EmitInteger, MVT::i32, 0, 
/*57174*/     OPC_EmitInteger, MVT::i32, 0, 
/*57177*/     OPC_EmitInteger, MVT::i32, 0, 
/*57180*/     OPC_EmitInteger, MVT::i32, 0, 
/*57183*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57195*/     OPC_EmitInteger, MVT::i32, 0, 
/*57198*/     OPC_EmitInteger, MVT::i32, 0, 
/*57201*/     OPC_EmitInteger, MVT::i32, 0, 
/*57204*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57216*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57219*/     OPC_EmitInteger, MVT::i32, 0, 
/*57222*/     OPC_EmitInteger, MVT::i32, 0, 
/*57225*/     OPC_EmitInteger, MVT::i32, 1, 
/*57228*/     OPC_EmitInteger, MVT::i32, 0, 
/*57231*/     OPC_EmitInteger, MVT::i32, 0, 
/*57234*/     OPC_EmitInteger, MVT::i32, 0, 
/*57237*/     OPC_EmitInteger, MVT::i32, 0, 
/*57240*/     OPC_EmitInteger, MVT::i32, 0, 
/*57243*/     OPC_EmitInteger, MVT::i32, 0, 
/*57246*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57258*/     OPC_EmitInteger, MVT::i32, 0, 
/*57261*/     OPC_EmitInteger, MVT::i32, 0, 
/*57264*/     OPC_EmitInteger, MVT::i32, 0, 
/*57267*/     OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57279*/     OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57282*/     OPC_EmitInteger, MVT::i32, 0, 
/*57285*/     OPC_EmitInteger, MVT::i32, 0, 
/*57288*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::DOT_4), 0,
                  1/*#VTs*/, MVT::f32, 70/*#Ops*/, 8, 9, 10, 11, 12, 13, 0, 14, 15, 16, 17, 1, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 2, 29, 30, 31, 32, 3, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 4, 44, 45, 46, 47, 5, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 6, 59, 60, 61, 62, 7, 63, 64, 65, 66, 67, 68, 69, 
              // Src: (DOT4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W) - Complexity = 3
              // Dst: (DOT_4:f32 R600_TReg32_X:f32:$src0_X, R600_TReg32_X:f32:$src1_X, R600_TReg32_Y:f32:$src0_Y, R600_TReg32_Y:f32:$src1_Y, R600_TReg32_Z:f32:$src0_Z, R600_TReg32_Z:f32:$src1_Z, R600_TReg32_W:f32:$src0_W, R600_TReg32_W:f32:$src1_W)
/*57365*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FEXP2),// ->57593
/*57369*/     OPC_RecordChild0, // #0 = $src0
/*57370*/     OPC_CheckType, MVT::f32,
/*57372*/     OPC_Scope, 67, /*->57441*/ // 4 children in Scope
/*57374*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57376*/       OPC_EmitInteger, MVT::i32, 1, 
/*57379*/       OPC_EmitInteger, MVT::i32, 0, 
/*57382*/       OPC_EmitInteger, MVT::i32, 0, 
/*57385*/       OPC_EmitInteger, MVT::i32, 0, 
/*57388*/       OPC_EmitInteger, MVT::i32, 0, 
/*57391*/       OPC_EmitInteger, MVT::i32, 0, 
/*57394*/       OPC_EmitInteger, MVT::i32, 0, 
/*57397*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57409*/       OPC_EmitInteger, MVT::i32, 1, 
/*57412*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57415*/       OPC_EmitInteger, MVT::i32, 0, 
/*57418*/       OPC_EmitInteger, MVT::i32, 0, 
/*57421*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57441*/     /*Scope*/ 67, /*->57509*/
/*57442*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57444*/       OPC_EmitInteger, MVT::i32, 1, 
/*57447*/       OPC_EmitInteger, MVT::i32, 0, 
/*57450*/       OPC_EmitInteger, MVT::i32, 0, 
/*57453*/       OPC_EmitInteger, MVT::i32, 0, 
/*57456*/       OPC_EmitInteger, MVT::i32, 0, 
/*57459*/       OPC_EmitInteger, MVT::i32, 0, 
/*57462*/       OPC_EmitInteger, MVT::i32, 0, 
/*57465*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57477*/       OPC_EmitInteger, MVT::i32, 1, 
/*57480*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57483*/       OPC_EmitInteger, MVT::i32, 0, 
/*57486*/       OPC_EmitInteger, MVT::i32, 0, 
/*57489*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57509*/     /*Scope*/ 67, /*->57577*/
/*57510*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57512*/       OPC_EmitInteger, MVT::i32, 1, 
/*57515*/       OPC_EmitInteger, MVT::i32, 0, 
/*57518*/       OPC_EmitInteger, MVT::i32, 0, 
/*57521*/       OPC_EmitInteger, MVT::i32, 0, 
/*57524*/       OPC_EmitInteger, MVT::i32, 0, 
/*57527*/       OPC_EmitInteger, MVT::i32, 0, 
/*57530*/       OPC_EmitInteger, MVT::i32, 0, 
/*57533*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57545*/       OPC_EmitInteger, MVT::i32, 1, 
/*57548*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57551*/       OPC_EmitInteger, MVT::i32, 0, 
/*57554*/       OPC_EmitInteger, MVT::i32, 0, 
/*57557*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (fexp2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57577*/     /*Scope*/ 14, /*->57592*/
/*57578*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57581*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fexp2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_EXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57592*/     0, /*End of Scope*/
/*57593*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(ISD::FLOG2),// ->57821
/*57597*/     OPC_RecordChild0, // #0 = $src0
/*57598*/     OPC_CheckType, MVT::f32,
/*57600*/     OPC_Scope, 67, /*->57669*/ // 4 children in Scope
/*57602*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57604*/       OPC_EmitInteger, MVT::i32, 1, 
/*57607*/       OPC_EmitInteger, MVT::i32, 0, 
/*57610*/       OPC_EmitInteger, MVT::i32, 0, 
/*57613*/       OPC_EmitInteger, MVT::i32, 0, 
/*57616*/       OPC_EmitInteger, MVT::i32, 0, 
/*57619*/       OPC_EmitInteger, MVT::i32, 0, 
/*57622*/       OPC_EmitInteger, MVT::i32, 0, 
/*57625*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57637*/       OPC_EmitInteger, MVT::i32, 1, 
/*57640*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57643*/       OPC_EmitInteger, MVT::i32, 0, 
/*57646*/       OPC_EmitInteger, MVT::i32, 0, 
/*57649*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*57669*/     /*Scope*/ 67, /*->57737*/
/*57670*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57672*/       OPC_EmitInteger, MVT::i32, 1, 
/*57675*/       OPC_EmitInteger, MVT::i32, 0, 
/*57678*/       OPC_EmitInteger, MVT::i32, 0, 
/*57681*/       OPC_EmitInteger, MVT::i32, 0, 
/*57684*/       OPC_EmitInteger, MVT::i32, 0, 
/*57687*/       OPC_EmitInteger, MVT::i32, 0, 
/*57690*/       OPC_EmitInteger, MVT::i32, 0, 
/*57693*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57705*/       OPC_EmitInteger, MVT::i32, 1, 
/*57708*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57711*/       OPC_EmitInteger, MVT::i32, 0, 
/*57714*/       OPC_EmitInteger, MVT::i32, 0, 
/*57717*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*57737*/     /*Scope*/ 67, /*->57805*/
/*57738*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57740*/       OPC_EmitInteger, MVT::i32, 1, 
/*57743*/       OPC_EmitInteger, MVT::i32, 0, 
/*57746*/       OPC_EmitInteger, MVT::i32, 0, 
/*57749*/       OPC_EmitInteger, MVT::i32, 0, 
/*57752*/       OPC_EmitInteger, MVT::i32, 0, 
/*57755*/       OPC_EmitInteger, MVT::i32, 0, 
/*57758*/       OPC_EmitInteger, MVT::i32, 0, 
/*57761*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57773*/       OPC_EmitInteger, MVT::i32, 1, 
/*57776*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57779*/       OPC_EmitInteger, MVT::i32, 0, 
/*57782*/       OPC_EmitInteger, MVT::i32, 0, 
/*57785*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (flog2:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (LOG_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*57805*/     /*Scope*/ 14, /*->57820*/
/*57806*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*57809*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LOG_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (flog2:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_LOG_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*57820*/     0, /*End of Scope*/
/*57821*/   /*SwitchOpcode*/ 115|128,1/*243*/, TARGET_VAL(AMDGPUISD::RSQ_CLAMPED),// ->58068
/*57825*/     OPC_RecordChild0, // #0 = $src0
/*57826*/     OPC_SwitchType /*2 cases */, 93|128,1/*221*/, MVT::f32,// ->58051
/*57830*/       OPC_Scope, 67, /*->57899*/ // 4 children in Scope
/*57832*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*57834*/         OPC_EmitInteger, MVT::i32, 1, 
/*57837*/         OPC_EmitInteger, MVT::i32, 0, 
/*57840*/         OPC_EmitInteger, MVT::i32, 0, 
/*57843*/         OPC_EmitInteger, MVT::i32, 0, 
/*57846*/         OPC_EmitInteger, MVT::i32, 0, 
/*57849*/         OPC_EmitInteger, MVT::i32, 0, 
/*57852*/         OPC_EmitInteger, MVT::i32, 0, 
/*57855*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57867*/         OPC_EmitInteger, MVT::i32, 1, 
/*57870*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57873*/         OPC_EmitInteger, MVT::i32, 0, 
/*57876*/         OPC_EmitInteger, MVT::i32, 0, 
/*57879*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_r600:f32 R600_Reg32:f32:$src0)
/*57899*/       /*Scope*/ 67, /*->57967*/
/*57900*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*57902*/         OPC_EmitInteger, MVT::i32, 1, 
/*57905*/         OPC_EmitInteger, MVT::i32, 0, 
/*57908*/         OPC_EmitInteger, MVT::i32, 0, 
/*57911*/         OPC_EmitInteger, MVT::i32, 0, 
/*57914*/         OPC_EmitInteger, MVT::i32, 0, 
/*57917*/         OPC_EmitInteger, MVT::i32, 0, 
/*57920*/         OPC_EmitInteger, MVT::i32, 0, 
/*57923*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*57935*/         OPC_EmitInteger, MVT::i32, 1, 
/*57938*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*57941*/         OPC_EmitInteger, MVT::i32, 0, 
/*57944*/         OPC_EmitInteger, MVT::i32, 0, 
/*57947*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_eg:f32 R600_Reg32:f32:$src0)
/*57967*/       /*Scope*/ 67, /*->58035*/
/*57968*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*57970*/         OPC_EmitInteger, MVT::i32, 1, 
/*57973*/         OPC_EmitInteger, MVT::i32, 0, 
/*57976*/         OPC_EmitInteger, MVT::i32, 0, 
/*57979*/         OPC_EmitInteger, MVT::i32, 0, 
/*57982*/         OPC_EmitInteger, MVT::i32, 0, 
/*57985*/         OPC_EmitInteger, MVT::i32, 0, 
/*57988*/         OPC_EmitInteger, MVT::i32, 0, 
/*57991*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58003*/         OPC_EmitInteger, MVT::i32, 1, 
/*58006*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58009*/         OPC_EmitInteger, MVT::i32, 0, 
/*58012*/         OPC_EmitInteger, MVT::i32, 0, 
/*58015*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (AMDGPUrsq_clamped:f32 R600_Reg32:f32:$src0) - Complexity = 3
                  // Dst: (RECIPSQRT_CLAMPED_cm:f32 R600_Reg32:f32:$src0)
/*58035*/       /*Scope*/ 14, /*->58050*/
/*58036*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58039*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (AMDGPUrsq_clamped:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_RSQ_CLAMP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58050*/       0, /*End of Scope*/
/*58051*/     /*SwitchType*/ 14, MVT::f64,// ->58067
/*58053*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58056*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_CLAMP_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_clamped:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_CLAMP_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58067*/     0, // EndSwitchType
/*58068*/   /*SwitchOpcode*/ 96|128,1/*224*/, TARGET_VAL(AMDGPUISD::RSQ_LEGACY),// ->58296
/*58072*/     OPC_RecordChild0, // #0 = $src0
/*58073*/     OPC_CheckType, MVT::f32,
/*58075*/     OPC_Scope, 67, /*->58144*/ // 4 children in Scope
/*58077*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58079*/       OPC_EmitInteger, MVT::i32, 1, 
/*58082*/       OPC_EmitInteger, MVT::i32, 0, 
/*58085*/       OPC_EmitInteger, MVT::i32, 0, 
/*58088*/       OPC_EmitInteger, MVT::i32, 0, 
/*58091*/       OPC_EmitInteger, MVT::i32, 0, 
/*58094*/       OPC_EmitInteger, MVT::i32, 0, 
/*58097*/       OPC_EmitInteger, MVT::i32, 0, 
/*58100*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58112*/       OPC_EmitInteger, MVT::i32, 1, 
/*58115*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58118*/       OPC_EmitInteger, MVT::i32, 0, 
/*58121*/       OPC_EmitInteger, MVT::i32, 0, 
/*58124*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_r600:f32 R600_Reg32:f32:$src0)
/*58144*/     /*Scope*/ 67, /*->58212*/
/*58145*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58147*/       OPC_EmitInteger, MVT::i32, 1, 
/*58150*/       OPC_EmitInteger, MVT::i32, 0, 
/*58153*/       OPC_EmitInteger, MVT::i32, 0, 
/*58156*/       OPC_EmitInteger, MVT::i32, 0, 
/*58159*/       OPC_EmitInteger, MVT::i32, 0, 
/*58162*/       OPC_EmitInteger, MVT::i32, 0, 
/*58165*/       OPC_EmitInteger, MVT::i32, 0, 
/*58168*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58180*/       OPC_EmitInteger, MVT::i32, 1, 
/*58183*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58186*/       OPC_EmitInteger, MVT::i32, 0, 
/*58189*/       OPC_EmitInteger, MVT::i32, 0, 
/*58192*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_eg:f32 R600_Reg32:f32:$src0)
/*58212*/     /*Scope*/ 67, /*->58280*/
/*58213*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58215*/       OPC_EmitInteger, MVT::i32, 1, 
/*58218*/       OPC_EmitInteger, MVT::i32, 0, 
/*58221*/       OPC_EmitInteger, MVT::i32, 0, 
/*58224*/       OPC_EmitInteger, MVT::i32, 0, 
/*58227*/       OPC_EmitInteger, MVT::i32, 0, 
/*58230*/       OPC_EmitInteger, MVT::i32, 0, 
/*58233*/       OPC_EmitInteger, MVT::i32, 0, 
/*58236*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58248*/       OPC_EmitInteger, MVT::i32, 1, 
/*58251*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58254*/       OPC_EmitInteger, MVT::i32, 0, 
/*58257*/       OPC_EmitInteger, MVT::i32, 0, 
/*58260*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::RECIPSQRT_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                // Src: (AMDGPUrsq_legacy:f32 R600_Reg32:f32:$src0) - Complexity = 3
                // Dst: (RECIPSQRT_IEEE_cm:f32 R600_Reg32:f32:$src0)
/*58280*/     /*Scope*/ 14, /*->58295*/
/*58281*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*58284*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_LEGACY_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq_legacy:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_LEGACY_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*58295*/     0, /*End of Scope*/
/*58296*/   /*SwitchOpcode*/ 107|128,1/*235*/, TARGET_VAL(ISD::SINT_TO_FP),// ->58535
/*58300*/     OPC_RecordChild0, // #0 = $src0
/*58301*/     OPC_Scope, 36|128,1/*164*/, /*->58468*/ // 2 children in Scope
/*58304*/       OPC_CheckChild0Type, MVT::i32,
/*58306*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58457
/*58310*/         OPC_Scope, 67, /*->58379*/ // 3 children in Scope
/*58312*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58314*/           OPC_EmitInteger, MVT::i32, 1, 
/*58317*/           OPC_EmitInteger, MVT::i32, 0, 
/*58320*/           OPC_EmitInteger, MVT::i32, 0, 
/*58323*/           OPC_EmitInteger, MVT::i32, 0, 
/*58326*/           OPC_EmitInteger, MVT::i32, 0, 
/*58329*/           OPC_EmitInteger, MVT::i32, 0, 
/*58332*/           OPC_EmitInteger, MVT::i32, 0, 
/*58335*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58347*/           OPC_EmitInteger, MVT::i32, 1, 
/*58350*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58353*/           OPC_EmitInteger, MVT::i32, 0, 
/*58356*/           OPC_EmitInteger, MVT::i32, 0, 
/*58359*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58379*/         /*Scope*/ 67, /*->58447*/
/*58380*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58382*/           OPC_EmitInteger, MVT::i32, 1, 
/*58385*/           OPC_EmitInteger, MVT::i32, 0, 
/*58388*/           OPC_EmitInteger, MVT::i32, 0, 
/*58391*/           OPC_EmitInteger, MVT::i32, 0, 
/*58394*/           OPC_EmitInteger, MVT::i32, 0, 
/*58397*/           OPC_EmitInteger, MVT::i32, 0, 
/*58400*/           OPC_EmitInteger, MVT::i32, 0, 
/*58403*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58415*/           OPC_EmitInteger, MVT::i32, 1, 
/*58418*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58421*/           OPC_EmitInteger, MVT::i32, 0, 
/*58424*/           OPC_EmitInteger, MVT::i32, 0, 
/*58427*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::INT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (sint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (INT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58447*/         /*Scope*/ 8, /*->58456*/
/*58448*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_I32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (sint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_I32_e64:f32 i32:i32:$src0)
/*58456*/         0, /*End of Scope*/
/*58457*/       /*SwitchType*/ 8, MVT::f64,// ->58467
/*58459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (sint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_I32_e64:f64 i32:i32:$src0)
/*58467*/       0, // EndSwitchType
/*58468*/     /*Scope*/ 65, /*->58534*/
/*58469*/       OPC_CheckChild0Type, MVT::i1,
/*58471*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58496
/*58474*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58476*/         OPC_EmitInteger, MVT::i32, 0, 
/*58479*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,11/*3212836864*/, 
/*58486*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (sint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 3212836864:i32, ?:i1:$src)
/*58496*/       /*SwitchType*/ 35, MVT::f64,// ->58533
/*58498*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58500*/         OPC_EmitInteger, MVT::i32, 0, 
/*58503*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58515*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58525*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_I32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (sint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_I32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, -1:i32, ?:i1:$src))
/*58533*/       0, // EndSwitchType
/*58534*/     0, /*End of Scope*/
/*58535*/   /*SwitchOpcode*/ 98|128,1/*226*/, TARGET_VAL(ISD::UINT_TO_FP),// ->58765
/*58539*/     OPC_RecordChild0, // #0 = $src0
/*58540*/     OPC_Scope, 36|128,1/*164*/, /*->58707*/ // 2 children in Scope
/*58543*/       OPC_CheckChild0Type, MVT::i32,
/*58545*/       OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->58696
/*58549*/         OPC_Scope, 67, /*->58618*/ // 3 children in Scope
/*58551*/           OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58553*/           OPC_EmitInteger, MVT::i32, 1, 
/*58556*/           OPC_EmitInteger, MVT::i32, 0, 
/*58559*/           OPC_EmitInteger, MVT::i32, 0, 
/*58562*/           OPC_EmitInteger, MVT::i32, 0, 
/*58565*/           OPC_EmitInteger, MVT::i32, 0, 
/*58568*/           OPC_EmitInteger, MVT::i32, 0, 
/*58571*/           OPC_EmitInteger, MVT::i32, 0, 
/*58574*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58586*/           OPC_EmitInteger, MVT::i32, 1, 
/*58589*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58592*/           OPC_EmitInteger, MVT::i32, 0, 
/*58595*/           OPC_EmitInteger, MVT::i32, 0, 
/*58598*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_r600), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_r600:f32 R600_Reg32:i32:$src0)
/*58618*/         /*Scope*/ 67, /*->58686*/
/*58619*/           OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*58621*/           OPC_EmitInteger, MVT::i32, 1, 
/*58624*/           OPC_EmitInteger, MVT::i32, 0, 
/*58627*/           OPC_EmitInteger, MVT::i32, 0, 
/*58630*/           OPC_EmitInteger, MVT::i32, 0, 
/*58633*/           OPC_EmitInteger, MVT::i32, 0, 
/*58636*/           OPC_EmitInteger, MVT::i32, 0, 
/*58639*/           OPC_EmitInteger, MVT::i32, 0, 
/*58642*/           OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58654*/           OPC_EmitInteger, MVT::i32, 1, 
/*58657*/           OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58660*/           OPC_EmitInteger, MVT::i32, 0, 
/*58663*/           OPC_EmitInteger, MVT::i32, 0, 
/*58666*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::UINT_TO_FLT_eg), 0,
                        1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                    // Src: (uint_to_fp:f32 R600_Reg32:i32:$src0) - Complexity = 3
                    // Dst: (UINT_TO_FLT_eg:f32 R600_Reg32:i32:$src0)
/*58686*/         /*Scope*/ 8, /*->58695*/
/*58687*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_U32_e64), 0,
                        1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                    // Src: (uint_to_fp:f32 i32:i32:$src0) - Complexity = -997
                    // Dst: (V_CVT_F32_U32_e64:f32 i32:i32:$src0)
/*58695*/         0, /*End of Scope*/
/*58696*/       /*SwitchType*/ 8, MVT::f64,// ->58706
/*58698*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e64), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 0, 
                  // Src: (uint_to_fp:f64 i32:i32:$src0) - Complexity = -997
                  // Dst: (V_CVT_F64_U32_e64:f64 i32:i32:$src0)
/*58706*/       0, // EndSwitchType
/*58707*/     /*Scope*/ 56, /*->58764*/
/*58708*/       OPC_CheckChild0Type, MVT::i1,
/*58710*/       OPC_SwitchType /*2 cases */, 22, MVT::f32,// ->58735
/*58713*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58715*/         OPC_EmitInteger, MVT::i32, 0, 
/*58718*/         OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,124|128,3/*1065353216*/, 
/*58725*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 0, 
                  // Src: (uint_to_fp:f32 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CNDMASK_B32_e64:f32 0:i32, 1065353216:i32, ?:i1:$src)
/*58735*/       /*SwitchType*/ 26, MVT::f64,// ->58763
/*58737*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*58739*/         OPC_EmitInteger, MVT::i32, 0, 
/*58742*/         OPC_EmitInteger, MVT::i32, 1, 
/*58745*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_CNDMASK_B32_e64), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 0,  // Results = #3
/*58755*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_U32_e32), 0,
                      1/*#VTs*/, MVT::f64, 1/*#Ops*/, 3, 
                  // Src: (uint_to_fp:f64 i1:i1:$src) - Complexity = 3
                  // Dst: (V_CVT_F64_U32_e32:f64 (V_CNDMASK_B32_e64:i32 0:i32, 1:i32, ?:i1:$src))
/*58763*/       0, // EndSwitchType
/*58764*/     0, /*End of Scope*/
/*58765*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::SIN_HW),// ->59067
/*58769*/     OPC_RecordChild0, // #0 = $src0
/*58770*/     OPC_CheckType, MVT::f32,
/*58772*/     OPC_Scope, 20|128,2/*276*/, /*->59051*/ // 2 children in Scope
/*58775*/       OPC_CheckChild0Type, MVT::f32,
/*58777*/       OPC_Scope, 67, /*->58846*/ // 4 children in Scope
/*58779*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*58781*/         OPC_EmitInteger, MVT::i32, 1, 
/*58784*/         OPC_EmitInteger, MVT::i32, 0, 
/*58787*/         OPC_EmitInteger, MVT::i32, 0, 
/*58790*/         OPC_EmitInteger, MVT::i32, 0, 
/*58793*/         OPC_EmitInteger, MVT::i32, 0, 
/*58796*/         OPC_EmitInteger, MVT::i32, 0, 
/*58799*/         OPC_EmitInteger, MVT::i32, 0, 
/*58802*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58814*/         OPC_EmitInteger, MVT::i32, 1, 
/*58817*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58820*/         OPC_EmitInteger, MVT::i32, 0, 
/*58823*/         OPC_EmitInteger, MVT::i32, 0, 
/*58826*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r600:f32 f32:f32:$src0)
/*58846*/       /*Scope*/ 67, /*->58914*/
/*58847*/         OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*58849*/         OPC_EmitInteger, MVT::i32, 1, 
/*58852*/         OPC_EmitInteger, MVT::i32, 0, 
/*58855*/         OPC_EmitInteger, MVT::i32, 0, 
/*58858*/         OPC_EmitInteger, MVT::i32, 0, 
/*58861*/         OPC_EmitInteger, MVT::i32, 0, 
/*58864*/         OPC_EmitInteger, MVT::i32, 0, 
/*58867*/         OPC_EmitInteger, MVT::i32, 0, 
/*58870*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58882*/         OPC_EmitInteger, MVT::i32, 1, 
/*58885*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58888*/         OPC_EmitInteger, MVT::i32, 0, 
/*58891*/         OPC_EmitInteger, MVT::i32, 0, 
/*58894*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_r700:f32 f32:f32:$src0)
/*58914*/       /*Scope*/ 67, /*->58982*/
/*58915*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*58917*/         OPC_EmitInteger, MVT::i32, 1, 
/*58920*/         OPC_EmitInteger, MVT::i32, 0, 
/*58923*/         OPC_EmitInteger, MVT::i32, 0, 
/*58926*/         OPC_EmitInteger, MVT::i32, 0, 
/*58929*/         OPC_EmitInteger, MVT::i32, 0, 
/*58932*/         OPC_EmitInteger, MVT::i32, 0, 
/*58935*/         OPC_EmitInteger, MVT::i32, 0, 
/*58938*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*58950*/         OPC_EmitInteger, MVT::i32, 1, 
/*58953*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*58956*/         OPC_EmitInteger, MVT::i32, 0, 
/*58959*/         OPC_EmitInteger, MVT::i32, 0, 
/*58962*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_eg:f32 f32:f32:$src0)
/*58982*/       /*Scope*/ 67, /*->59050*/
/*58983*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*58985*/         OPC_EmitInteger, MVT::i32, 1, 
/*58988*/         OPC_EmitInteger, MVT::i32, 0, 
/*58991*/         OPC_EmitInteger, MVT::i32, 0, 
/*58994*/         OPC_EmitInteger, MVT::i32, 0, 
/*58997*/         OPC_EmitInteger, MVT::i32, 0, 
/*59000*/         OPC_EmitInteger, MVT::i32, 0, 
/*59003*/         OPC_EmitInteger, MVT::i32, 0, 
/*59006*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59018*/         OPC_EmitInteger, MVT::i32, 1, 
/*59021*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59024*/         OPC_EmitInteger, MVT::i32, 0, 
/*59027*/         OPC_EmitInteger, MVT::i32, 0, 
/*59030*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SIN_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (SIN_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (SIN_cm:f32 f32:f32:$src0)
/*59050*/       0, /*End of Scope*/
/*59051*/     /*Scope*/ 14, /*->59066*/
/*59052*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59055*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SIN_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUsin:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SIN_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59066*/     0, /*End of Scope*/
/*59067*/   /*SwitchOpcode*/ 42|128,2/*298*/, TARGET_VAL(AMDGPUISD::COS_HW),// ->59369
/*59071*/     OPC_RecordChild0, // #0 = $src0
/*59072*/     OPC_CheckType, MVT::f32,
/*59074*/     OPC_Scope, 20|128,2/*276*/, /*->59353*/ // 2 children in Scope
/*59077*/       OPC_CheckChild0Type, MVT::f32,
/*59079*/       OPC_Scope, 67, /*->59148*/ // 4 children in Scope
/*59081*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59083*/         OPC_EmitInteger, MVT::i32, 1, 
/*59086*/         OPC_EmitInteger, MVT::i32, 0, 
/*59089*/         OPC_EmitInteger, MVT::i32, 0, 
/*59092*/         OPC_EmitInteger, MVT::i32, 0, 
/*59095*/         OPC_EmitInteger, MVT::i32, 0, 
/*59098*/         OPC_EmitInteger, MVT::i32, 0, 
/*59101*/         OPC_EmitInteger, MVT::i32, 0, 
/*59104*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59116*/         OPC_EmitInteger, MVT::i32, 1, 
/*59119*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59122*/         OPC_EmitInteger, MVT::i32, 0, 
/*59125*/         OPC_EmitInteger, MVT::i32, 0, 
/*59128*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r600), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r600:f32 f32:f32:$src0)
/*59148*/       /*Scope*/ 67, /*->59216*/
/*59149*/         OPC_CheckPatternPredicate, 18, // (Subtarget->getGeneration() == AMDGPUSubtarget::R700)
/*59151*/         OPC_EmitInteger, MVT::i32, 1, 
/*59154*/         OPC_EmitInteger, MVT::i32, 0, 
/*59157*/         OPC_EmitInteger, MVT::i32, 0, 
/*59160*/         OPC_EmitInteger, MVT::i32, 0, 
/*59163*/         OPC_EmitInteger, MVT::i32, 0, 
/*59166*/         OPC_EmitInteger, MVT::i32, 0, 
/*59169*/         OPC_EmitInteger, MVT::i32, 0, 
/*59172*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59184*/         OPC_EmitInteger, MVT::i32, 1, 
/*59187*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59190*/         OPC_EmitInteger, MVT::i32, 0, 
/*59193*/         OPC_EmitInteger, MVT::i32, 0, 
/*59196*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_r700), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_r700:f32 f32:f32:$src0)
/*59216*/       /*Scope*/ 67, /*->59284*/
/*59217*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59219*/         OPC_EmitInteger, MVT::i32, 1, 
/*59222*/         OPC_EmitInteger, MVT::i32, 0, 
/*59225*/         OPC_EmitInteger, MVT::i32, 0, 
/*59228*/         OPC_EmitInteger, MVT::i32, 0, 
/*59231*/         OPC_EmitInteger, MVT::i32, 0, 
/*59234*/         OPC_EmitInteger, MVT::i32, 0, 
/*59237*/         OPC_EmitInteger, MVT::i32, 0, 
/*59240*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59252*/         OPC_EmitInteger, MVT::i32, 1, 
/*59255*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59258*/         OPC_EmitInteger, MVT::i32, 0, 
/*59261*/         OPC_EmitInteger, MVT::i32, 0, 
/*59264*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_eg), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_eg:f32 f32:f32:$src0)
/*59284*/       /*Scope*/ 67, /*->59352*/
/*59285*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*59287*/         OPC_EmitInteger, MVT::i32, 1, 
/*59290*/         OPC_EmitInteger, MVT::i32, 0, 
/*59293*/         OPC_EmitInteger, MVT::i32, 0, 
/*59296*/         OPC_EmitInteger, MVT::i32, 0, 
/*59299*/         OPC_EmitInteger, MVT::i32, 0, 
/*59302*/         OPC_EmitInteger, MVT::i32, 0, 
/*59305*/         OPC_EmitInteger, MVT::i32, 0, 
/*59308*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59320*/         OPC_EmitInteger, MVT::i32, 1, 
/*59323*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59326*/         OPC_EmitInteger, MVT::i32, 0, 
/*59329*/         OPC_EmitInteger, MVT::i32, 0, 
/*59332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::COS_cm), 0,
                      1/*#VTs*/, MVT::f32, 13/*#Ops*/, 1, 2, 3, 4, 0, 5, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (COS_HW:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (COS_cm:f32 f32:f32:$src0)
/*59352*/       0, /*End of Scope*/
/*59353*/     /*Scope*/ 14, /*->59368*/
/*59354*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*59357*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_COS_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUcos:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_COS_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*59368*/     0, /*End of Scope*/
/*59369*/   /*SwitchOpcode*/ 32|128,1/*160*/, TARGET_VAL(ISD::FMA),// ->59533
/*59373*/     OPC_RecordChild0, // #0 = $src0
/*59374*/     OPC_RecordChild1, // #1 = $src1
/*59375*/     OPC_RecordChild2, // #2 = $src2
/*59376*/     OPC_SwitchType /*2 cases */, 127, MVT::f32,// ->59506
/*59379*/       OPC_Scope, 99, /*->59480*/ // 2 children in Scope
/*59381*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*59383*/         OPC_EmitInteger, MVT::i32, 0, 
/*59386*/         OPC_EmitInteger, MVT::i32, 0, 
/*59389*/         OPC_EmitInteger, MVT::i32, 0, 
/*59392*/         OPC_EmitInteger, MVT::i32, 0, 
/*59395*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59407*/         OPC_EmitInteger, MVT::i32, 0, 
/*59410*/         OPC_EmitInteger, MVT::i32, 0, 
/*59413*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59425*/         OPC_EmitInteger, MVT::i32, 0, 
/*59428*/         OPC_EmitInteger, MVT::i32, 0, 
/*59431*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59443*/         OPC_EmitInteger, MVT::i32, 1, 
/*59446*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59449*/         OPC_EmitInteger, MVT::i32, 0, 
/*59452*/         OPC_EmitInteger, MVT::i32, 0, 
/*59455*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FMA_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 3, 4, 0, 5, 6, 7, 1, 8, 9, 10, 2, 11, 12, 13, 14, 15, 16, 17, 
                  // Src: (fma:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2) - Complexity = 3
                  // Dst: (FMA_eg:f32 f32:f32:$src0, f32:f32:$src1, f32:f32:$src2)
/*59480*/       /*Scope*/ 24, /*->59505*/
/*59481*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59484*/         OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59487*/         OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59490*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F32), 0,
                      1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                  // Src: (fma:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                  // Dst: (V_FMA_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59505*/       0, /*End of Scope*/
/*59506*/     /*SwitchType*/ 24, MVT::f64,// ->59532
/*59508*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*59511*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*59514*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*59517*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_FMA_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (fma:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_FMA_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*59532*/     0, // EndSwitchType
/*59533*/   /*SwitchOpcode*/ 31|128,4/*543*/, TARGET_VAL(ISD::FSQRT),// ->60080
/*59537*/     OPC_RecordChild0, // #0 = $src
/*59538*/     OPC_SwitchType /*2 cases */, 9|128,4/*521*/, MVT::f32,// ->60063
/*59542*/       OPC_Scope, 38|128,1/*166*/, /*->59711*/ // 4 children in Scope
/*59545*/         OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*59547*/         OPC_EmitInteger, MVT::i32, 0, 
/*59550*/         OPC_EmitInteger, MVT::i32, 0, 
/*59553*/         OPC_EmitInteger, MVT::i32, 1, 
/*59556*/         OPC_EmitInteger, MVT::i32, 0, 
/*59559*/         OPC_EmitInteger, MVT::i32, 0, 
/*59562*/         OPC_EmitInteger, MVT::i32, 0, 
/*59565*/         OPC_EmitInteger, MVT::i32, 0, 
/*59568*/         OPC_EmitInteger, MVT::i32, 0, 
/*59571*/         OPC_EmitInteger, MVT::i32, 0, 
/*59574*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59586*/         OPC_EmitInteger, MVT::i32, 1, 
/*59589*/         OPC_EmitInteger, MVT::i32, 0, 
/*59592*/         OPC_EmitInteger, MVT::i32, 0, 
/*59595*/         OPC_EmitInteger, MVT::i32, 0, 
/*59598*/         OPC_EmitInteger, MVT::i32, 0, 
/*59601*/         OPC_EmitInteger, MVT::i32, 0, 
/*59604*/         OPC_EmitInteger, MVT::i32, 0, 
/*59607*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59619*/         OPC_EmitInteger, MVT::i32, 1, 
/*59622*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59625*/         OPC_EmitInteger, MVT::i32, 0, 
/*59628*/         OPC_EmitInteger, MVT::i32, 0, 
/*59631*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_r600), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59651*/         OPC_EmitInteger, MVT::i32, 0, 
/*59654*/         OPC_EmitInteger, MVT::i32, 0, 
/*59657*/         OPC_EmitInteger, MVT::i32, 0, 
/*59660*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59672*/         OPC_EmitInteger, MVT::i32, 1, 
/*59675*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59678*/         OPC_EmitInteger, MVT::i32, 0, 
/*59681*/         OPC_EmitInteger, MVT::i32, 0, 
/*59684*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_r600:i32 ?:f32:$src))
/*59711*/       /*Scope*/ 38|128,1/*166*/, /*->59879*/
/*59713*/         OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*59715*/         OPC_EmitInteger, MVT::i32, 0, 
/*59718*/         OPC_EmitInteger, MVT::i32, 0, 
/*59721*/         OPC_EmitInteger, MVT::i32, 1, 
/*59724*/         OPC_EmitInteger, MVT::i32, 0, 
/*59727*/         OPC_EmitInteger, MVT::i32, 0, 
/*59730*/         OPC_EmitInteger, MVT::i32, 0, 
/*59733*/         OPC_EmitInteger, MVT::i32, 0, 
/*59736*/         OPC_EmitInteger, MVT::i32, 0, 
/*59739*/         OPC_EmitInteger, MVT::i32, 0, 
/*59742*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59754*/         OPC_EmitInteger, MVT::i32, 1, 
/*59757*/         OPC_EmitInteger, MVT::i32, 0, 
/*59760*/         OPC_EmitInteger, MVT::i32, 0, 
/*59763*/         OPC_EmitInteger, MVT::i32, 0, 
/*59766*/         OPC_EmitInteger, MVT::i32, 0, 
/*59769*/         OPC_EmitInteger, MVT::i32, 0, 
/*59772*/         OPC_EmitInteger, MVT::i32, 0, 
/*59775*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59787*/         OPC_EmitInteger, MVT::i32, 1, 
/*59790*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59793*/         OPC_EmitInteger, MVT::i32, 0, 
/*59796*/         OPC_EmitInteger, MVT::i32, 0, 
/*59799*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_eg), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59819*/         OPC_EmitInteger, MVT::i32, 0, 
/*59822*/         OPC_EmitInteger, MVT::i32, 0, 
/*59825*/         OPC_EmitInteger, MVT::i32, 0, 
/*59828*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59840*/         OPC_EmitInteger, MVT::i32, 1, 
/*59843*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59846*/         OPC_EmitInteger, MVT::i32, 0, 
/*59849*/         OPC_EmitInteger, MVT::i32, 0, 
/*59852*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 ?:f32:$src, (RECIPSQRT_CLAMPED_eg:i32 ?:f32:$src))
/*59879*/       /*Scope*/ 38|128,1/*166*/, /*->60047*/
/*59881*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*59883*/         OPC_EmitInteger, MVT::i32, 0, 
/*59886*/         OPC_EmitInteger, MVT::i32, 0, 
/*59889*/         OPC_EmitInteger, MVT::i32, 1, 
/*59892*/         OPC_EmitInteger, MVT::i32, 0, 
/*59895*/         OPC_EmitInteger, MVT::i32, 0, 
/*59898*/         OPC_EmitInteger, MVT::i32, 0, 
/*59901*/         OPC_EmitInteger, MVT::i32, 0, 
/*59904*/         OPC_EmitInteger, MVT::i32, 0, 
/*59907*/         OPC_EmitInteger, MVT::i32, 0, 
/*59910*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59922*/         OPC_EmitInteger, MVT::i32, 1, 
/*59925*/         OPC_EmitInteger, MVT::i32, 0, 
/*59928*/         OPC_EmitInteger, MVT::i32, 0, 
/*59931*/         OPC_EmitInteger, MVT::i32, 0, 
/*59934*/         OPC_EmitInteger, MVT::i32, 0, 
/*59937*/         OPC_EmitInteger, MVT::i32, 0, 
/*59940*/         OPC_EmitInteger, MVT::i32, 0, 
/*59943*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*59955*/         OPC_EmitInteger, MVT::i32, 1, 
/*59958*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*59961*/         OPC_EmitInteger, MVT::i32, 0, 
/*59964*/         OPC_EmitInteger, MVT::i32, 0, 
/*59967*/         OPC_EmitNode, TARGET_VAL(AMDGPU::RECIPSQRT_CLAMPED_cm), 0,
                      1/*#VTs*/, MVT::i32, 13/*#Ops*/, 11, 12, 13, 14, 0, 15, 16, 17, 18, 19, 20, 21, 22,  // Results = #23
/*59987*/         OPC_EmitInteger, MVT::i32, 0, 
/*59990*/         OPC_EmitInteger, MVT::i32, 0, 
/*59993*/         OPC_EmitInteger, MVT::i32, 0, 
/*59996*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60008*/         OPC_EmitInteger, MVT::i32, 1, 
/*60011*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60014*/         OPC_EmitInteger, MVT::i32, 0, 
/*60017*/         OPC_EmitInteger, MVT::i32, 0, 
/*60020*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::MUL), 0,
                      1/*#VTs*/, MVT::f32, 20/*#Ops*/, 1, 2, 3, 4, 5, 6, 0, 7, 8, 9, 10, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
                  // Src: (fsqrt:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (MUL:f32 R600_Reg32:f32:$src, (RECIPSQRT_CLAMPED_cm:i32 ?:f32:$src))
/*60047*/       /*Scope*/ 14, /*->60062*/
/*60048*/         OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60051*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F32_e64), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                  // Src: (fsqrt:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                  // Dst: (V_SQRT_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60062*/       0, /*End of Scope*/
/*60063*/     /*SwitchType*/ 14, MVT::f64,// ->60079
/*60065*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*60068*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_SQRT_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (fsqrt:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_SQRT_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*60079*/     0, // EndSwitchType
/*60080*/   /*SwitchOpcode*/ 118, TARGET_VAL(ISD::FABS),// ->60201
/*60083*/     OPC_RecordChild0, // #0 = $src
/*60084*/     OPC_SwitchType /*2 cases */, 40, MVT::f32,// ->60127
/*60087*/       OPC_Scope, 26, /*->60115*/ // 2 children in Scope
/*60089*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60091*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60098*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1,  // Results = #2
/*60106*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2, 
                  // Src: (fabs:f32 f32:f32:$src) - Complexity = 3
                  // Dst: (V_AND_B32_e32:f32 ?:f32:$src, (V_MOV_B32_e32:i32 2147483647:i32))
/*60115*/       /*Scope*/ 10, /*->60126*/
/*60116*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60118*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::FABS_R600), 0,
                      1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
                  // Src: (fabs:f32 f32:f32:$src0) - Complexity = 3
                  // Dst: (FABS_R600:f32 f32:f32:$src0)
/*60126*/       0, /*End of Scope*/
/*60127*/     /*SwitchType*/ 71, MVT::f64,// ->60200
/*60129*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60131*/       OPC_EmitInteger, MVT::i32, AMDGPU::VReg_64RegClassID,
/*60134*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60137*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*60146*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60149*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60152*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*60161*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60168*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MOV_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 7,  // Results = #8
/*60176*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_AND_B32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 6, 8,  // Results = #9
/*60185*/       OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60188*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 1, 3, 4, 9, 10, 
                // Src: (fabs:f64 f64:f64:$src) - Complexity = 3
                // Dst: (REG_SEQUENCE:f64 VReg_64:i32, (EXTRACT_SUBREG:i32 f64:f64:$src, sub0:i32), sub0:i32, (V_AND_B32_e32:i32 (EXTRACT_SUBREG:i32 f64:f64:$src, sub1:i32), (V_MOV_B32_e32:i32 2147483647:i32)), sub1:i32)
/*60200*/     0, // EndSwitchType
/*60201*/   /*SwitchOpcode*/ 35|128,3/*419*/, TARGET_VAL(ISD::FCOPYSIGN),// ->60624
/*60205*/     OPC_RecordChild0, // #0 = $src0
/*60206*/     OPC_RecordChild1, // #1 = $src1
/*60207*/     OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::f32,// ->60358
/*60211*/       OPC_CheckChild1Type, MVT::f32,
/*60213*/       OPC_Scope, 27, /*->60242*/ // 2 children in Scope
/*60215*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60217*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60224*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2,  // Results = #3
/*60232*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 3, 0, 1, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (V_BFI_B32:f32 (S_MOV_B32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60242*/       /*Scope*/ 114, /*->60357*/
/*60243*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60245*/         OPC_EmitInteger, MVT::i32, 0, 
/*60248*/         OPC_EmitInteger, MVT::i32, 0, 
/*60251*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60258*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 4,  // Results = #5
/*60266*/         OPC_EmitInteger, MVT::i32, 0, 
/*60269*/         OPC_EmitInteger, MVT::i32, 0, 
/*60272*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60284*/         OPC_EmitInteger, MVT::i32, 0, 
/*60287*/         OPC_EmitInteger, MVT::i32, 0, 
/*60290*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60302*/         OPC_EmitInteger, MVT::i32, 0, 
/*60305*/         OPC_EmitInteger, MVT::i32, 0, 
/*60308*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60320*/         OPC_EmitInteger, MVT::i32, 1, 
/*60323*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60326*/         OPC_EmitInteger, MVT::i32, 0, 
/*60329*/         OPC_EmitInteger, MVT::i32, 0, 
/*60332*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::f32, 18/*#Ops*/, 2, 3, 5, 6, 7, 8, 0, 9, 10, 11, 1, 12, 13, 14, 15, 16, 17, 18, 
                  // Src: (fcopysign:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                  // Dst: (BFI_INT_eg:f32 (MOV_IMM_I32:i32 2147483647:i32), ?:f32:$src0, ?:f32:$src1)
/*60357*/       0, /*End of Scope*/
/*60358*/     /*SwitchType*/ 6|128,2/*262*/, MVT::f64,// ->60623
/*60361*/       OPC_CheckChild1Type, MVT::f64,
/*60363*/       OPC_Scope, 84, /*->60449*/ // 2 children in Scope
/*60365*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*60367*/         OPC_EmitInteger, MVT::i32, AMDGPU::SReg_64RegClassID,
/*60370*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60373*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60382*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60385*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60392*/         OPC_EmitNode, TARGET_VAL(AMDGPU::S_MOV_B32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 6,  // Results = #7
/*60400*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60403*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 8,  // Results = #9
/*60412*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60415*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 10,  // Results = #11
/*60424*/         OPC_EmitNode, TARGET_VAL(AMDGPU::V_BFI_B32), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 9, 11,  // Results = #12
/*60434*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60437*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 12, 13, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 SReg_64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (V_BFI_B32:i32 (S_MOV_B32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60449*/       /*Scope*/ 43|128,1/*171*/, /*->60622*/
/*60451*/         OPC_CheckPatternPredicate, 2, // (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS)
/*60453*/         OPC_EmitInteger, MVT::i32, AMDGPU::R600_Reg64RegClassID,
/*60456*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60459*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*60468*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*60471*/         OPC_EmitInteger, MVT::i32, 0, 
/*60474*/         OPC_EmitInteger, MVT::i32, 0, 
/*60477*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*60484*/         OPC_EmitNode, TARGET_VAL(AMDGPU::MOV_IMM_I32), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 8,  // Results = #9
/*60492*/         OPC_EmitInteger, MVT::i32, 0, 
/*60495*/         OPC_EmitInteger, MVT::i32, 0, 
/*60498*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60510*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60513*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 13,  // Results = #14
/*60522*/         OPC_EmitInteger, MVT::i32, 0, 
/*60525*/         OPC_EmitInteger, MVT::i32, 0, 
/*60528*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60540*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60543*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 18,  // Results = #19
/*60552*/         OPC_EmitInteger, MVT::i32, 0, 
/*60555*/         OPC_EmitInteger, MVT::i32, 0, 
/*60558*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60570*/         OPC_EmitInteger, MVT::i32, 1, 
/*60573*/         OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60576*/         OPC_EmitInteger, MVT::i32, 0, 
/*60579*/         OPC_EmitInteger, MVT::i32, 0, 
/*60582*/         OPC_EmitNode, TARGET_VAL(AMDGPU::BFI_INT_eg), 0,
                      1/*#VTs*/, MVT::i32, 18/*#Ops*/, 6, 7, 9, 10, 11, 12, 14, 15, 16, 17, 19, 20, 21, 22, 23, 24, 25, 26,  // Results = #27
/*60607*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*60610*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 4, 5, 27, 28, 
                  // Src: (fcopysign:f64 f64:f64:$src0, f64:f64:$src1) - Complexity = 3
                  // Dst: (REG_SEQUENCE:f64 R600_Reg64:i32, (EXTRACT_SUBREG:i32 ?:f64:$src0, sub0:i32), sub0:i32, (BFI_INT_eg:i32 (MOV_IMM_I32:i32 2147483647:i32), (EXTRACT_SUBREG:i32 ?:f64:$src0, sub1:i32), (EXTRACT_SUBREG:i32 ?:f64:$src1, sub1:i32)), sub1:i32)
/*60622*/       0, /*End of Scope*/
/*60623*/     0, // EndSwitchType
/*60624*/   /*SwitchOpcode*/ 93|128,5/*733*/, TARGET_VAL(ISD::FPOW),// ->61361
/*60628*/     OPC_RecordChild0, // #0 = $src0
/*60629*/     OPC_RecordChild1, // #1 = $src1
/*60630*/     OPC_CheckType, MVT::f32,
/*60632*/     OPC_Scope, 103|128,1/*231*/, /*->60866*/ // 4 children in Scope
/*60635*/       OPC_CheckPatternPredicate, 8, // (Subtarget->getGeneration() <= AMDGPUSubtarget::R700)
/*60637*/       OPC_EmitInteger, MVT::i32, 1, 
/*60640*/       OPC_EmitInteger, MVT::i32, 0, 
/*60643*/       OPC_EmitInteger, MVT::i32, 0, 
/*60646*/       OPC_EmitInteger, MVT::i32, 0, 
/*60649*/       OPC_EmitInteger, MVT::i32, 0, 
/*60652*/       OPC_EmitInteger, MVT::i32, 0, 
/*60655*/       OPC_EmitInteger, MVT::i32, 1, 
/*60658*/       OPC_EmitInteger, MVT::i32, 0, 
/*60661*/       OPC_EmitInteger, MVT::i32, 0, 
/*60664*/       OPC_EmitInteger, MVT::i32, 0, 
/*60667*/       OPC_EmitInteger, MVT::i32, 0, 
/*60670*/       OPC_EmitInteger, MVT::i32, 0, 
/*60673*/       OPC_EmitInteger, MVT::i32, 0, 
/*60676*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60688*/       OPC_EmitInteger, MVT::i32, 1, 
/*60691*/       OPC_EmitInteger, MVT::i32, 0, 
/*60694*/       OPC_EmitInteger, MVT::i32, 0, 
/*60697*/       OPC_EmitInteger, MVT::i32, 0, 
/*60700*/       OPC_EmitInteger, MVT::i32, 0, 
/*60703*/       OPC_EmitInteger, MVT::i32, 0, 
/*60706*/       OPC_EmitInteger, MVT::i32, 0, 
/*60709*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60721*/       OPC_EmitInteger, MVT::i32, 1, 
/*60724*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60727*/       OPC_EmitInteger, MVT::i32, 0, 
/*60730*/       OPC_EmitInteger, MVT::i32, 0, 
/*60733*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_r600), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60753*/       OPC_EmitInteger, MVT::i32, 0, 
/*60756*/       OPC_EmitInteger, MVT::i32, 0, 
/*60759*/       OPC_EmitInteger, MVT::i32, 0, 
/*60762*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60774*/       OPC_EmitInteger, MVT::i32, 1, 
/*60777*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60780*/       OPC_EmitInteger, MVT::i32, 0, 
/*60783*/       OPC_EmitInteger, MVT::i32, 0, 
/*60786*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*60813*/       OPC_EmitInteger, MVT::i32, 0, 
/*60816*/       OPC_EmitInteger, MVT::i32, 0, 
/*60819*/       OPC_EmitInteger, MVT::i32, 0, 
/*60822*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60834*/       OPC_EmitInteger, MVT::i32, 1, 
/*60837*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60840*/       OPC_EmitInteger, MVT::i32, 0, 
/*60843*/       OPC_EmitInteger, MVT::i32, 0, 
/*60846*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_r600), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_r600:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_r600:i32 f32:f32:$src0)))
/*60866*/     /*Scope*/ 103|128,1/*231*/, /*->61099*/
/*60868*/       OPC_CheckPatternPredicate, 4, // (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA())
/*60870*/       OPC_EmitInteger, MVT::i32, 1, 
/*60873*/       OPC_EmitInteger, MVT::i32, 0, 
/*60876*/       OPC_EmitInteger, MVT::i32, 0, 
/*60879*/       OPC_EmitInteger, MVT::i32, 0, 
/*60882*/       OPC_EmitInteger, MVT::i32, 0, 
/*60885*/       OPC_EmitInteger, MVT::i32, 0, 
/*60888*/       OPC_EmitInteger, MVT::i32, 1, 
/*60891*/       OPC_EmitInteger, MVT::i32, 0, 
/*60894*/       OPC_EmitInteger, MVT::i32, 0, 
/*60897*/       OPC_EmitInteger, MVT::i32, 0, 
/*60900*/       OPC_EmitInteger, MVT::i32, 0, 
/*60903*/       OPC_EmitInteger, MVT::i32, 0, 
/*60906*/       OPC_EmitInteger, MVT::i32, 0, 
/*60909*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60921*/       OPC_EmitInteger, MVT::i32, 1, 
/*60924*/       OPC_EmitInteger, MVT::i32, 0, 
/*60927*/       OPC_EmitInteger, MVT::i32, 0, 
/*60930*/       OPC_EmitInteger, MVT::i32, 0, 
/*60933*/       OPC_EmitInteger, MVT::i32, 0, 
/*60936*/       OPC_EmitInteger, MVT::i32, 0, 
/*60939*/       OPC_EmitInteger, MVT::i32, 0, 
/*60942*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*60954*/       OPC_EmitInteger, MVT::i32, 1, 
/*60957*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*60960*/       OPC_EmitInteger, MVT::i32, 0, 
/*60963*/       OPC_EmitInteger, MVT::i32, 0, 
/*60966*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_eg), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*60986*/       OPC_EmitInteger, MVT::i32, 0, 
/*60989*/       OPC_EmitInteger, MVT::i32, 0, 
/*60992*/       OPC_EmitInteger, MVT::i32, 0, 
/*60995*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61007*/       OPC_EmitInteger, MVT::i32, 1, 
/*61010*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61013*/       OPC_EmitInteger, MVT::i32, 0, 
/*61016*/       OPC_EmitInteger, MVT::i32, 0, 
/*61019*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61046*/       OPC_EmitInteger, MVT::i32, 0, 
/*61049*/       OPC_EmitInteger, MVT::i32, 0, 
/*61052*/       OPC_EmitInteger, MVT::i32, 0, 
/*61055*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61067*/       OPC_EmitInteger, MVT::i32, 1, 
/*61070*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61073*/       OPC_EmitInteger, MVT::i32, 0, 
/*61076*/       OPC_EmitInteger, MVT::i32, 0, 
/*61079*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_eg), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_eg:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_eg:i32 f32:f32:$src0)))
/*61099*/     /*Scope*/ 103|128,1/*231*/, /*->61332*/
/*61101*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasCaymanISA())
/*61103*/       OPC_EmitInteger, MVT::i32, 1, 
/*61106*/       OPC_EmitInteger, MVT::i32, 0, 
/*61109*/       OPC_EmitInteger, MVT::i32, 0, 
/*61112*/       OPC_EmitInteger, MVT::i32, 0, 
/*61115*/       OPC_EmitInteger, MVT::i32, 0, 
/*61118*/       OPC_EmitInteger, MVT::i32, 0, 
/*61121*/       OPC_EmitInteger, MVT::i32, 1, 
/*61124*/       OPC_EmitInteger, MVT::i32, 0, 
/*61127*/       OPC_EmitInteger, MVT::i32, 0, 
/*61130*/       OPC_EmitInteger, MVT::i32, 0, 
/*61133*/       OPC_EmitInteger, MVT::i32, 0, 
/*61136*/       OPC_EmitInteger, MVT::i32, 0, 
/*61139*/       OPC_EmitInteger, MVT::i32, 0, 
/*61142*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61154*/       OPC_EmitInteger, MVT::i32, 1, 
/*61157*/       OPC_EmitInteger, MVT::i32, 0, 
/*61160*/       OPC_EmitInteger, MVT::i32, 0, 
/*61163*/       OPC_EmitInteger, MVT::i32, 0, 
/*61166*/       OPC_EmitInteger, MVT::i32, 0, 
/*61169*/       OPC_EmitInteger, MVT::i32, 0, 
/*61172*/       OPC_EmitInteger, MVT::i32, 0, 
/*61175*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61187*/       OPC_EmitInteger, MVT::i32, 1, 
/*61190*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61193*/       OPC_EmitInteger, MVT::i32, 0, 
/*61196*/       OPC_EmitInteger, MVT::i32, 0, 
/*61199*/       OPC_EmitNode, TARGET_VAL(AMDGPU::LOG_IEEE_cm), 0,
                    1/*#VTs*/, MVT::i32, 13/*#Ops*/, 16, 17, 18, 19, 0, 20, 21, 22, 23, 24, 25, 26, 27,  // Results = #28
/*61219*/       OPC_EmitInteger, MVT::i32, 0, 
/*61222*/       OPC_EmitInteger, MVT::i32, 0, 
/*61225*/       OPC_EmitInteger, MVT::i32, 0, 
/*61228*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61240*/       OPC_EmitInteger, MVT::i32, 1, 
/*61243*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61246*/       OPC_EmitInteger, MVT::i32, 0, 
/*61249*/       OPC_EmitInteger, MVT::i32, 0, 
/*61252*/       OPC_EmitNode, TARGET_VAL(AMDGPU::MUL), 0,
                    1/*#VTs*/, MVT::i32, 20/*#Ops*/, 6, 7, 8, 9, 10, 11, 1, 12, 13, 14, 15, 28, 29, 30, 31, 32, 33, 34, 35, 36,  // Results = #37
/*61279*/       OPC_EmitInteger, MVT::i32, 0, 
/*61282*/       OPC_EmitInteger, MVT::i32, 0, 
/*61285*/       OPC_EmitInteger, MVT::i32, 0, 
/*61288*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*61300*/       OPC_EmitInteger, MVT::i32, 1, 
/*61303*/       OPC_EmitRegister, MVT::i32, AMDGPU::PRED_SEL_OFF,
/*61306*/       OPC_EmitInteger, MVT::i32, 0, 
/*61309*/       OPC_EmitInteger, MVT::i32, 0, 
/*61312*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::EXP_IEEE_cm), 0,
                    1/*#VTs*/, MVT::f32, 13/*#Ops*/, 2, 3, 4, 5, 37, 38, 39, 40, 41, 42, 43, 44, 45, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (EXP_IEEE_cm:f32 (MUL:i32 f32:f32:$src1, (LOG_IEEE_cm:i32 f32:f32:$src0)))
/*61332*/     /*Scope*/ 27, /*->61360*/
/*61333*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61335*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_LOG_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0,  // Results = #2
/*61343*/       OPC_EmitNode, TARGET_VAL(AMDGPU::V_MUL_LEGACY_F32_e32), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2,  // Results = #3
/*61352*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_EXP_F32_e32), 0,
                    1/*#VTs*/, MVT::f32, 1/*#Ops*/, 3, 
                // Src: (fpow:f32 f32:f32:$src0, f32:f32:$src1) - Complexity = 3
                // Dst: (V_EXP_F32_e32:f32 (V_MUL_LEGACY_F32_e32:i32 f32:f32:$src1, (V_LOG_F32_e32:i32 f32:f32:$src0)))
/*61360*/     0, /*End of Scope*/
/*61361*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMIN3),// ->61393
/*61364*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61365*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61366*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61367*/     OPC_CheckType, MVT::f32,
/*61369*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61372*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61375*/     OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61378*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MIN3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmin3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MIN3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61393*/   /*SwitchOpcode*/ 29, TARGET_VAL(AMDGPUISD::FMAX3),// ->61425
/*61396*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61397*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61398*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61399*/     OPC_CheckType, MVT::f32,
/*61401*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61404*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61407*/     OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61410*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_MAX3_F32), 0,
                  1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
              // Src: (AMDGPUfmax3:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
              // Dst: (V_MAX3_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61425*/   /*SwitchOpcode*/ 57, TARGET_VAL(AMDGPUISD::DIV_FIXUP),// ->61485
/*61428*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61429*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61430*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61431*/     OPC_SwitchType /*2 cases */, 24, MVT::f32,// ->61458
/*61434*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61437*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61440*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61443*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F32), 0,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61458*/     /*SwitchType*/ 24, MVT::f64,// ->61484
/*61460*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #3 #4 #5 #6
/*61463*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #7 #8
/*61466*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #9 #10
/*61469*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FIXUP_F64), 0,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 4, 3, 8, 7, 10, 9, 5, 6, 
                // Src: (AMDGPUdiv_fixup:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers)) - Complexity = -964
                // Dst: (V_DIV_FIXUP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61484*/     0, // EndSwitchType
/*61485*/   /*SwitchOpcode*/ 66, TARGET_VAL(AMDGPUISD::DIV_FMAS),// ->61554
/*61488*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61489*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61490*/     OPC_RecordChild2, // #2 = $VOP3Mods:src2:src2_modifiers
/*61491*/     OPC_RecordChild3, // #3 = physreg input VCC
/*61492*/     OPC_CheckChild3Type, MVT::i1,
/*61494*/     OPC_SwitchType /*2 cases */, 27, MVT::f32,// ->61524
/*61497*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61500*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61503*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61506*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61509*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F32), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f32, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f32 f32:f32:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f32 f32:f32:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F32:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, f32:f32:$src1, i32:i32:$src2_modifiers, f32:f32:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61524*/     /*SwitchType*/ 27, MVT::f64,// ->61553
/*61526*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #4 #5 #6 #7
/*61529*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #8 #9
/*61532*/       OPC_CheckComplexPat, /*CP*/15, /*#*/2, // SelectVOP3Mods:$ #10 #11
/*61535*/       OPC_EmitCopyToReg, 3, AMDGPU::VCC,
/*61538*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_DIV_FMAS_F64), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::f64, 8/*#Ops*/, 5, 4, 9, 8, 11, 10, 6, 7, 
                // Src: (AMDGPUdiv_fmas:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:f64 f64:f64:$src1, i32:i32:$src1_modifiers), (VOP3Mods:f64 f64:f64:$src2, i32:i32:$src2_modifiers), VCC:i1) - Complexity = -964
                // Dst: (V_DIV_FMAS_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, f64:f64:$src1, i32:i32:$src2_modifiers, f64:f64:$src2, i1:i1:$clamp, i32:i32:$omod)
/*61553*/     0, // EndSwitchType
/*61554*/   /*SwitchOpcode*/ 48, TARGET_VAL(AMDGPUISD::LDEXP),// ->61605
/*61557*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61558*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61559*/     OPC_CheckChild1Type, MVT::i32,
/*61561*/     OPC_SwitchType /*2 cases */, 19, MVT::f32,// ->61583
/*61564*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61567*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61570*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61583*/     /*SwitchType*/ 19, MVT::f64,// ->61604
/*61585*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61588*/       OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61591*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_LDEXP_F64), 0,
                    1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
                // Src: (AMDGPUldexp:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
                // Dst: (V_LDEXP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61604*/     0, // EndSwitchType
/*61605*/   /*SwitchOpcode*/ 25, TARGET_VAL(AMDGPUISD::TRIG_PREOP),// ->61633
/*61608*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61609*/     OPC_RecordChild1, // #1 = $VOP3Mods:src1:src1_modifiers
/*61610*/     OPC_CheckChild1Type, MVT::i32,
/*61612*/     OPC_CheckType, MVT::f64,
/*61614*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #2 #3 #4 #5
/*61617*/     OPC_CheckComplexPat, /*CP*/15, /*#*/1, // SelectVOP3Mods:$ #6 #7
/*61620*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_TRIG_PREOP_F64), 0,
                  1/*#VTs*/, MVT::f64, 6/*#Ops*/, 3, 2, 7, 6, 4, 5, 
              // Src: (AMDGPUtrig_preop:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod), (VOP3Mods:i32 i32:i32:$src1, i32:i32:$src1_modifiers)) - Complexity = -973
              // Dst: (V_TRIG_PREOP_F64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i32:i32:$src1_modifiers, i32:i32:$src1, i1:i1:$clamp, i32:i32:$omod)
/*61633*/   /*SwitchOpcode*/ 17, TARGET_VAL(ISD::FP_ROUND),// ->61653
/*61636*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61637*/     OPC_CheckType, MVT::f32,
/*61639*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61642*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F64_e64), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fround:f32 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F32_F64_e64:f32 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61653*/   /*SwitchOpcode*/ 17, TARGET_VAL(ISD::FP_EXTEND),// ->61673
/*61656*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61657*/     OPC_CheckType, MVT::f64,
/*61659*/     OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61662*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F64_F32_e64), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
              // Src: (fextend:f64 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
              // Dst: (V_CVT_F64_F32_e64:f64 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61673*/   /*SwitchOpcode*/ 35, TARGET_VAL(AMDGPUISD::RSQ),// ->61711
/*61676*/     OPC_RecordChild0, // #0 = $VOP3Mods0:src0:src0_modifiers:clamp:omod
/*61677*/     OPC_SwitchType /*2 cases */, 14, MVT::f32,// ->61694
/*61680*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61683*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F32_e64), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f32 (VOP3Mods0:f32 f32:f32:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F32_e64:f32 i32:i32:$src0_modifiers, f32:f32:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61694*/     /*SwitchType*/ 14, MVT::f64,// ->61710
/*61696*/       OPC_CheckComplexPat, /*CP*/14, /*#*/0, // SelectVOP3Mods0:$ #1 #2 #3 #4
/*61699*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_RSQ_F64_e64), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 1, 3, 4, 
                // Src: (AMDGPUrsq:f64 (VOP3Mods0:f64 f64:f64:$src0, i32:i32:$src0_modifiers, i1:i1:$clamp, i32:i32:$omod)) - Complexity = -982
                // Dst: (V_RSQ_F64_e64:f64 i32:i32:$src0_modifiers, f64:f64:$src0, i1:i1:$clamp, i32:i32:$omod)
/*61710*/     0, // EndSwitchType
/*61711*/   /*SwitchOpcode*/ 13, TARGET_VAL(ISD::FP16_TO_FP),// ->61727
/*61714*/     OPC_RecordChild0, // #0 = $src0
/*61715*/     OPC_CheckChild0Type, MVT::i32,
/*61717*/     OPC_CheckType, MVT::f32,
/*61719*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_F16_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (f16_to_fp:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_F16_e64:f32 i32:i32:$src0)
/*61727*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE0),// ->61743
/*61730*/     OPC_RecordChild0, // #0 = $src0
/*61731*/     OPC_CheckChild0Type, MVT::i32,
/*61733*/     OPC_CheckType, MVT::f32,
/*61735*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE0_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte0:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE0_e64:f32 i32:i32:$src0)
/*61743*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE1),// ->61759
/*61746*/     OPC_RecordChild0, // #0 = $src0
/*61747*/     OPC_CheckChild0Type, MVT::i32,
/*61749*/     OPC_CheckType, MVT::f32,
/*61751*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE1_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte1:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE1_e64:f32 i32:i32:$src0)
/*61759*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE2),// ->61775
/*61762*/     OPC_RecordChild0, // #0 = $src0
/*61763*/     OPC_CheckChild0Type, MVT::i32,
/*61765*/     OPC_CheckType, MVT::f32,
/*61767*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE2_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte2:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE2_e64:f32 i32:i32:$src0)
/*61775*/   /*SwitchOpcode*/ 13, TARGET_VAL(AMDGPUISD::CVT_F32_UBYTE3),// ->61791
/*61778*/     OPC_RecordChild0, // #0 = $src0
/*61779*/     OPC_CheckChild0Type, MVT::i32,
/*61781*/     OPC_CheckType, MVT::f32,
/*61783*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::V_CVT_F32_UBYTE3_e64), 0,
                  1/*#VTs*/, MVT::f32, 1/*#Ops*/, 0, 
              // Src: (AMDGPUcvt_f32_ubyte3:f32 i32:i32:$src0) - Complexity = -997
              // Dst: (V_CVT_F32_UBYTE3_e64:f32 i32:i32:$src0)
/*61791*/   /*SwitchOpcode*/ 52|128,14/*1844*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->63639
/*61795*/     OPC_RecordChild0, // #0 = $vec
/*61796*/     OPC_RecordChild1, // #1 = $val
/*61797*/     OPC_Scope, 32|128,6/*800*/, /*->62600*/ // 6 children in Scope
/*61800*/       OPC_CheckChild1Type, MVT::i32,
/*61802*/       OPC_Scope, 90, /*->61894*/ // 17 children in Scope
/*61804*/         OPC_MoveChild, 2,
/*61806*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*61809*/         OPC_RecordChild0, // #2 = $idx
/*61810*/         OPC_RecordChild1, // #3 = $off
/*61811*/         OPC_MoveChild, 1,
/*61813*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61816*/         OPC_MoveParent,
/*61817*/         OPC_CheckType, MVT::i32,
/*61819*/         OPC_MoveParent,
/*61820*/         OPC_SwitchType /*4 cases */, 16, MVT::v2i32,// ->61839
/*61823*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61825*/           OPC_EmitConvertToTarget, 3,
/*61827*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61839*/         /*SwitchType*/ 16, MVT::v4i32,// ->61857
/*61841*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61843*/           OPC_EmitConvertToTarget, 3,
/*61845*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61857*/         /*SwitchType*/ 16, MVT::v8i32,// ->61875
/*61859*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61861*/           OPC_EmitConvertToTarget, 3,
/*61863*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61875*/         /*SwitchType*/ 16, MVT::v16i32,// ->61893
/*61877*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61879*/           OPC_EmitConvertToTarget, 3,
/*61881*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, (imm:i32):$off, ?:i32:$val)
/*61893*/         0, // EndSwitchType
/*61894*/       /*Scope*/ 110, /*->62005*/
/*61895*/         OPC_CheckChild2Integer, 0, 
/*61897*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->61934
/*61900*/           OPC_Scope, 15, /*->61917*/ // 2 children in Scope
/*61902*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61904*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61907*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*61917*/           /*Scope*/ 15, /*->61933*/
/*61918*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61920*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61923*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub0:i32)
/*61933*/           0, /*End of Scope*/
/*61934*/         /*SwitchType*/ 34, MVT::v2i32,// ->61970
/*61936*/           OPC_Scope, 15, /*->61953*/ // 2 children in Scope
/*61938*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*61940*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61943*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*61953*/           /*Scope*/ 15, /*->61969*/
/*61954*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61956*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61959*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub0:i32)
/*61969*/           0, /*End of Scope*/
/*61970*/         /*SwitchType*/ 15, MVT::v8i32,// ->61987
/*61972*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61974*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61977*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub0:i32)
/*61987*/         /*SwitchType*/ 15, MVT::v16i32,// ->62004
/*61989*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*61991*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*61994*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub0:i32)
/*62004*/         0, // EndSwitchType
/*62005*/       /*Scope*/ 110, /*->62116*/
/*62006*/         OPC_CheckChild2Integer, 1, 
/*62008*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62045
/*62011*/           OPC_Scope, 15, /*->62028*/ // 2 children in Scope
/*62013*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62015*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62018*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*62028*/           /*Scope*/ 15, /*->62044*/
/*62029*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62031*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62034*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub1:i32)
/*62044*/           0, /*End of Scope*/
/*62045*/         /*SwitchType*/ 34, MVT::v2i32,// ->62081
/*62047*/           OPC_Scope, 15, /*->62064*/ // 2 children in Scope
/*62049*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62051*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62054*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62064*/           /*Scope*/ 15, /*->62080*/
/*62065*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62067*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62070*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub1:i32)
/*62080*/           0, /*End of Scope*/
/*62081*/         /*SwitchType*/ 15, MVT::v8i32,// ->62098
/*62083*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62085*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62088*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub1:i32)
/*62098*/         /*SwitchType*/ 15, MVT::v16i32,// ->62115
/*62100*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62102*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62105*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub1:i32)
/*62115*/         0, // EndSwitchType
/*62116*/       /*Scope*/ 91, /*->62208*/
/*62117*/         OPC_CheckChild2Integer, 2, 
/*62119*/         OPC_SwitchType /*4 cases */, 34, MVT::v4i32,// ->62156
/*62122*/           OPC_Scope, 15, /*->62139*/ // 2 children in Scope
/*62124*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62126*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62129*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62139*/           /*Scope*/ 15, /*->62155*/
/*62140*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62142*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62145*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub2:i32)
/*62155*/           0, /*End of Scope*/
/*62156*/         /*SwitchType*/ 15, MVT::v2i32,// ->62173
/*62158*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62160*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62163*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2i32 ?:v2i32:$vec, ?:i32:$elem, sub2:i32)
/*62173*/         /*SwitchType*/ 15, MVT::v8i32,// ->62190
/*62175*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62177*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62180*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub2:i32)
/*62190*/         /*SwitchType*/ 15, MVT::v16i32,// ->62207
/*62192*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62194*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*62197*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub2:i32)
/*62207*/         0, // EndSwitchType
/*62208*/       /*Scope*/ 74, /*->62283*/
/*62209*/         OPC_CheckChild2Integer, 3, 
/*62211*/         OPC_SwitchType /*3 cases */, 34, MVT::v4i32,// ->62248
/*62214*/           OPC_Scope, 15, /*->62231*/ // 2 children in Scope
/*62216*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62218*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62221*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62231*/           /*Scope*/ 15, /*->62247*/
/*62232*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62234*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62237*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4i32 ?:v4i32:$vec, ?:i32:$elem, sub3:i32)
/*62247*/           0, /*End of Scope*/
/*62248*/         /*SwitchType*/ 15, MVT::v8i32,// ->62265
/*62250*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62252*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62255*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub3:i32)
/*62265*/         /*SwitchType*/ 15, MVT::v16i32,// ->62282
/*62267*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62269*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*62272*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub3:i32)
/*62282*/         0, // EndSwitchType
/*62283*/       /*Scope*/ 38, /*->62322*/
/*62284*/         OPC_CheckChild2Integer, 4, 
/*62286*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62304
/*62289*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62291*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62294*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub4:i32)
/*62304*/         /*SwitchType*/ 15, MVT::v16i32,// ->62321
/*62306*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62308*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*62311*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub4:i32)
/*62321*/         0, // EndSwitchType
/*62322*/       /*Scope*/ 38, /*->62361*/
/*62323*/         OPC_CheckChild2Integer, 5, 
/*62325*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62343
/*62328*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62330*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62333*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub5:i32)
/*62343*/         /*SwitchType*/ 15, MVT::v16i32,// ->62360
/*62345*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62347*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*62350*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub5:i32)
/*62360*/         0, // EndSwitchType
/*62361*/       /*Scope*/ 38, /*->62400*/
/*62362*/         OPC_CheckChild2Integer, 6, 
/*62364*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62382
/*62367*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62369*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62372*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub6:i32)
/*62382*/         /*SwitchType*/ 15, MVT::v16i32,// ->62399
/*62384*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62386*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*62389*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub6:i32)
/*62399*/         0, // EndSwitchType
/*62400*/       /*Scope*/ 38, /*->62439*/
/*62401*/         OPC_CheckChild2Integer, 7, 
/*62403*/         OPC_SwitchType /*2 cases */, 15, MVT::v8i32,// ->62421
/*62406*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62408*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62411*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8i32 ?:v8i32:$vec, ?:i32:$elem, sub7:i32)
/*62421*/         /*SwitchType*/ 15, MVT::v16i32,// ->62438
/*62423*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62425*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*62428*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub7:i32)
/*62438*/         0, // EndSwitchType
/*62439*/       /*Scope*/ 19, /*->62459*/
/*62440*/         OPC_CheckChild2Integer, 8, 
/*62442*/         OPC_CheckType, MVT::v16i32,
/*62444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62446*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*62449*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub8:i32)
/*62459*/       /*Scope*/ 19, /*->62479*/
/*62460*/         OPC_CheckChild2Integer, 9, 
/*62462*/         OPC_CheckType, MVT::v16i32,
/*62464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62466*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*62469*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub9:i32)
/*62479*/       /*Scope*/ 19, /*->62499*/
/*62480*/         OPC_CheckChild2Integer, 10, 
/*62482*/         OPC_CheckType, MVT::v16i32,
/*62484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62486*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*62489*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub10:i32)
/*62499*/       /*Scope*/ 19, /*->62519*/
/*62500*/         OPC_CheckChild2Integer, 11, 
/*62502*/         OPC_CheckType, MVT::v16i32,
/*62504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62506*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*62509*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub11:i32)
/*62519*/       /*Scope*/ 19, /*->62539*/
/*62520*/         OPC_CheckChild2Integer, 12, 
/*62522*/         OPC_CheckType, MVT::v16i32,
/*62524*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62526*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*62529*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub12:i32)
/*62539*/       /*Scope*/ 19, /*->62559*/
/*62540*/         OPC_CheckChild2Integer, 13, 
/*62542*/         OPC_CheckType, MVT::v16i32,
/*62544*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62546*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*62549*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub13:i32)
/*62559*/       /*Scope*/ 19, /*->62579*/
/*62560*/         OPC_CheckChild2Integer, 14, 
/*62562*/         OPC_CheckType, MVT::v16i32,
/*62564*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62566*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*62569*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub14:i32)
/*62579*/       /*Scope*/ 19, /*->62599*/
/*62580*/         OPC_CheckChild2Integer, 15, 
/*62582*/         OPC_CheckType, MVT::v16i32,
/*62584*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62586*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*62589*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16i32 ?:v16i32:$vec, ?:i32:$elem, sub15:i32)
/*62599*/       0, /*End of Scope*/
/*62600*/     /*Scope*/ 33, /*->62634*/
/*62601*/       OPC_RecordChild2, // #2 = $index
/*62602*/       OPC_CheckChild2Type, MVT::i32,
/*62604*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->62619
/*62607*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62609*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2i32 v2i32:v2i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2i32 ?:v2i32:$vec, ?:i32:$value, ?:i32:$index)
/*62619*/       /*SwitchType*/ 12, MVT::v4i32,// ->62633
/*62621*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62623*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4i32 v4i32:v4i32:$vec, i32:i32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4i32 ?:v4i32:$vec, ?:i32:$value, ?:i32:$index)
/*62633*/       0, // EndSwitchType
/*62634*/     /*Scope*/ 83, /*->62718*/
/*62635*/       OPC_CheckChild1Type, MVT::i32,
/*62637*/       OPC_RecordChild2, // #2 = $idx
/*62638*/       OPC_CheckChild2Type, MVT::i32,
/*62640*/       OPC_SwitchType /*4 cases */, 17, MVT::v2i32,// ->62660
/*62643*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62645*/         OPC_EmitInteger, MVT::i32, 0, 
/*62648*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2i32 v2i32:v2i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2i32:i1 ?:v2i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62660*/       /*SwitchType*/ 17, MVT::v4i32,// ->62679
/*62662*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62664*/         OPC_EmitInteger, MVT::i32, 0, 
/*62667*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4i32 v4i32:v4i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4i32:i1 ?:v4i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62679*/       /*SwitchType*/ 17, MVT::v8i32,// ->62698
/*62681*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62683*/         OPC_EmitInteger, MVT::i32, 0, 
/*62686*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8i32 v8i32:v8i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8i32:i1 ?:v8i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62698*/       /*SwitchType*/ 17, MVT::v16i32,// ->62717
/*62700*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62702*/         OPC_EmitInteger, MVT::i32, 0, 
/*62705*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16i32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16i32 v16i32:v16i32:$vec, i32:i32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16i32:i1 ?:v16i32:$vec, ?:i32:$idx, 0:i32, ?:i32:$val)
/*62717*/       0, // EndSwitchType
/*62718*/     /*Scope*/ 32|128,6/*800*/, /*->63520*/
/*62720*/       OPC_CheckChild1Type, MVT::f32,
/*62722*/       OPC_Scope, 90, /*->62814*/ // 17 children in Scope
/*62724*/         OPC_MoveChild, 2,
/*62726*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*62729*/         OPC_RecordChild0, // #2 = $idx
/*62730*/         OPC_RecordChild1, // #3 = $off
/*62731*/         OPC_MoveChild, 1,
/*62733*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62736*/         OPC_MoveParent,
/*62737*/         OPC_CheckType, MVT::i32,
/*62739*/         OPC_MoveParent,
/*62740*/         OPC_SwitchType /*4 cases */, 16, MVT::v2f32,// ->62759
/*62743*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62745*/           OPC_EmitConvertToTarget, 3,
/*62747*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                        2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62759*/         /*SwitchType*/ 16, MVT::v4f32,// ->62777
/*62761*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62763*/           OPC_EmitConvertToTarget, 3,
/*62765*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                        2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62777*/         /*SwitchType*/ 16, MVT::v8f32,// ->62795
/*62779*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62781*/           OPC_EmitConvertToTarget, 3,
/*62783*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                        2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62795*/         /*SwitchType*/ 16, MVT::v16f32,// ->62813
/*62797*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62799*/           OPC_EmitConvertToTarget, 3,
/*62801*/           OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                        2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 4, 1, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, (add:i32 i32:i32:$idx, (imm:i32):$off)) - Complexity = 9
                    // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, (imm:i32):$off, ?:f32:$val)
/*62813*/         0, // EndSwitchType
/*62814*/       /*Scope*/ 110, /*->62925*/
/*62815*/         OPC_CheckChild2Integer, 0, 
/*62817*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62854
/*62820*/           OPC_Scope, 15, /*->62837*/ // 2 children in Scope
/*62822*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62824*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62827*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*62837*/           /*Scope*/ 15, /*->62853*/
/*62838*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62840*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62843*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub0:i32)
/*62853*/           0, /*End of Scope*/
/*62854*/         /*SwitchType*/ 34, MVT::v2f32,// ->62890
/*62856*/           OPC_Scope, 15, /*->62873*/ // 2 children in Scope
/*62858*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62860*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62863*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*62873*/           /*Scope*/ 15, /*->62889*/
/*62874*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62876*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62879*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub0:i32)
/*62889*/           0, /*End of Scope*/
/*62890*/         /*SwitchType*/ 15, MVT::v8f32,// ->62907
/*62892*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62894*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62897*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub0:i32)
/*62907*/         /*SwitchType*/ 15, MVT::v16f32,// ->62924
/*62909*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62911*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub0,
/*62914*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 0:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub0:i32)
/*62924*/         0, // EndSwitchType
/*62925*/       /*Scope*/ 110, /*->63036*/
/*62926*/         OPC_CheckChild2Integer, 1, 
/*62928*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->62965
/*62931*/           OPC_Scope, 15, /*->62948*/ // 2 children in Scope
/*62933*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62935*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62938*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*62948*/           /*Scope*/ 15, /*->62964*/
/*62949*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62951*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62954*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub1:i32)
/*62964*/           0, /*End of Scope*/
/*62965*/         /*SwitchType*/ 34, MVT::v2f32,// ->63001
/*62967*/           OPC_Scope, 15, /*->62984*/ // 2 children in Scope
/*62969*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*62971*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62974*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*62984*/           /*Scope*/ 15, /*->63000*/
/*62985*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*62987*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*62990*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub1:i32)
/*63000*/           0, /*End of Scope*/
/*63001*/         /*SwitchType*/ 15, MVT::v8f32,// ->63018
/*63003*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63005*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63008*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub1:i32)
/*63018*/         /*SwitchType*/ 15, MVT::v16f32,// ->63035
/*63020*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63022*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub1,
/*63025*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 1:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub1:i32)
/*63035*/         0, // EndSwitchType
/*63036*/       /*Scope*/ 91, /*->63128*/
/*63037*/         OPC_CheckChild2Integer, 2, 
/*63039*/         OPC_SwitchType /*4 cases */, 34, MVT::v4f32,// ->63076
/*63042*/           OPC_Scope, 15, /*->63059*/ // 2 children in Scope
/*63044*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63046*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63049*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63059*/           /*Scope*/ 15, /*->63075*/
/*63060*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63062*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63065*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub2:i32)
/*63075*/           0, /*End of Scope*/
/*63076*/         /*SwitchType*/ 15, MVT::v2f32,// ->63093
/*63078*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63080*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63083*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v2f32 ?:v2f32:$vec, ?:f32:$elem, sub2:i32)
/*63093*/         /*SwitchType*/ 15, MVT::v8f32,// ->63110
/*63095*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63097*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63100*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub2:i32)
/*63110*/         /*SwitchType*/ 15, MVT::v16f32,// ->63127
/*63112*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63114*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub2,
/*63117*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 2:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub2:i32)
/*63127*/         0, // EndSwitchType
/*63128*/       /*Scope*/ 74, /*->63203*/
/*63129*/         OPC_CheckChild2Integer, 3, 
/*63131*/         OPC_SwitchType /*3 cases */, 34, MVT::v4f32,// ->63168
/*63134*/           OPC_Scope, 15, /*->63151*/ // 2 children in Scope
/*63136*/             OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63138*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63141*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63151*/           /*Scope*/ 15, /*->63167*/
/*63152*/             OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63154*/             OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63157*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                      // Dst: (INSERT_SUBREG:v4f32 ?:v4f32:$vec, ?:f32:$elem, sub3:i32)
/*63167*/           0, /*End of Scope*/
/*63168*/         /*SwitchType*/ 15, MVT::v8f32,// ->63185
/*63170*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63172*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63175*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub3:i32)
/*63185*/         /*SwitchType*/ 15, MVT::v16f32,// ->63202
/*63187*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63189*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub3,
/*63192*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 3:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub3:i32)
/*63202*/         0, // EndSwitchType
/*63203*/       /*Scope*/ 38, /*->63242*/
/*63204*/         OPC_CheckChild2Integer, 4, 
/*63206*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63224
/*63209*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63211*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63214*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub4:i32)
/*63224*/         /*SwitchType*/ 15, MVT::v16f32,// ->63241
/*63226*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63228*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub4,
/*63231*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 4:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub4:i32)
/*63241*/         0, // EndSwitchType
/*63242*/       /*Scope*/ 38, /*->63281*/
/*63243*/         OPC_CheckChild2Integer, 5, 
/*63245*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63263
/*63248*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63250*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63253*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub5:i32)
/*63263*/         /*SwitchType*/ 15, MVT::v16f32,// ->63280
/*63265*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63267*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub5,
/*63270*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 5:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub5:i32)
/*63280*/         0, // EndSwitchType
/*63281*/       /*Scope*/ 38, /*->63320*/
/*63282*/         OPC_CheckChild2Integer, 6, 
/*63284*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63302
/*63287*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63289*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63292*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub6:i32)
/*63302*/         /*SwitchType*/ 15, MVT::v16f32,// ->63319
/*63304*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63306*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub6,
/*63309*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 6:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub6:i32)
/*63319*/         0, // EndSwitchType
/*63320*/       /*Scope*/ 38, /*->63359*/
/*63321*/         OPC_CheckChild2Integer, 7, 
/*63323*/         OPC_SwitchType /*2 cases */, 15, MVT::v8f32,// ->63341
/*63326*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63328*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63331*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v8f32 ?:v8f32:$vec, ?:f32:$elem, sub7:i32)
/*63341*/         /*SwitchType*/ 15, MVT::v16f32,// ->63358
/*63343*/           OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63345*/           OPC_EmitInteger, MVT::i32, AMDGPU::sub7,
/*63348*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 7:iPTR) - Complexity = 8
                    // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub7:i32)
/*63358*/         0, // EndSwitchType
/*63359*/       /*Scope*/ 19, /*->63379*/
/*63360*/         OPC_CheckChild2Integer, 8, 
/*63362*/         OPC_CheckType, MVT::v16f32,
/*63364*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63366*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub8,
/*63369*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 8:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub8:i32)
/*63379*/       /*Scope*/ 19, /*->63399*/
/*63380*/         OPC_CheckChild2Integer, 9, 
/*63382*/         OPC_CheckType, MVT::v16f32,
/*63384*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63386*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub9,
/*63389*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 9:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub9:i32)
/*63399*/       /*Scope*/ 19, /*->63419*/
/*63400*/         OPC_CheckChild2Integer, 10, 
/*63402*/         OPC_CheckType, MVT::v16f32,
/*63404*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63406*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub10,
/*63409*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 10:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub10:i32)
/*63419*/       /*Scope*/ 19, /*->63439*/
/*63420*/         OPC_CheckChild2Integer, 11, 
/*63422*/         OPC_CheckType, MVT::v16f32,
/*63424*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63426*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub11,
/*63429*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 11:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub11:i32)
/*63439*/       /*Scope*/ 19, /*->63459*/
/*63440*/         OPC_CheckChild2Integer, 12, 
/*63442*/         OPC_CheckType, MVT::v16f32,
/*63444*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63446*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub12,
/*63449*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 12:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub12:i32)
/*63459*/       /*Scope*/ 19, /*->63479*/
/*63460*/         OPC_CheckChild2Integer, 13, 
/*63462*/         OPC_CheckType, MVT::v16f32,
/*63464*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63466*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub13,
/*63469*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 13:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub13:i32)
/*63479*/       /*Scope*/ 19, /*->63499*/
/*63480*/         OPC_CheckChild2Integer, 14, 
/*63482*/         OPC_CheckType, MVT::v16f32,
/*63484*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63486*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub14,
/*63489*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 14:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub14:i32)
/*63499*/       /*Scope*/ 19, /*->63519*/
/*63500*/         OPC_CheckChild2Integer, 15, 
/*63502*/         OPC_CheckType, MVT::v16f32,
/*63504*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63506*/         OPC_EmitInteger, MVT::i32, AMDGPU::sub15,
/*63509*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$elem, 15:iPTR) - Complexity = 8
                  // Dst: (INSERT_SUBREG:v16f32 ?:v16f32:$vec, ?:f32:$elem, sub15:i32)
/*63519*/       0, /*End of Scope*/
/*63520*/     /*Scope*/ 33, /*->63554*/
/*63521*/       OPC_RecordChild2, // #2 = $index
/*63522*/       OPC_CheckChild2Type, MVT::i32,
/*63524*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->63539
/*63527*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V2), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v2f32 v2f32:v2f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V2:v2f32 ?:v2f32:$vec, ?:f32:$value, ?:i32:$index)
/*63539*/       /*SwitchType*/ 12, MVT::v4f32,// ->63553
/*63541*/         OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63543*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::R600_INSERT_ELT_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (insertelt:v4f32 v4f32:v4f32:$vec, f32:f32:$value, i32:i32:$index) - Complexity = 3
                  // Dst: (R600_INSERT_ELT_V4:v4f32 ?:v4f32:$vec, ?:f32:$value, ?:i32:$index)
/*63553*/       0, // EndSwitchType
/*63554*/     /*Scope*/ 83, /*->63638*/
/*63555*/       OPC_CheckChild1Type, MVT::f32,
/*63557*/       OPC_RecordChild2, // #2 = $idx
/*63558*/       OPC_CheckChild2Type, MVT::i32,
/*63560*/       OPC_SwitchType /*4 cases */, 17, MVT::v2f32,// ->63580
/*63563*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63565*/         OPC_EmitInteger, MVT::i32, 0, 
/*63568*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V2), 0,
                      2/*#VTs*/, MVT::v2f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v2f32 v2f32:v2f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V2:v2f32:i1 ?:v2f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63580*/       /*SwitchType*/ 17, MVT::v4f32,// ->63599
/*63582*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63584*/         OPC_EmitInteger, MVT::i32, 0, 
/*63587*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V4), 0,
                      2/*#VTs*/, MVT::v4f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v4f32 v4f32:v4f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V4:v4f32:i1 ?:v4f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63599*/       /*SwitchType*/ 17, MVT::v8f32,// ->63618
/*63601*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63603*/         OPC_EmitInteger, MVT::i32, 0, 
/*63606*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V8), 0,
                      2/*#VTs*/, MVT::v8f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v8f32 v8f32:v8f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V8:v8f32:i1 ?:v8f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63618*/       /*SwitchType*/ 17, MVT::v16f32,// ->63637
/*63620*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*63622*/         OPC_EmitInteger, MVT::i32, 0, 
/*63625*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::SI_INDIRECT_DST_V16), 0,
                      2/*#VTs*/, MVT::v16f32, MVT::i1, 4/*#Ops*/, 0, 2, 3, 1, 
                  // Src: (vector_insert:v16f32 v16f32:v16f32:$vec, f32:f32:$val, i32:i32:$idx) - Complexity = 3
                  // Dst: (SI_INDIRECT_DST_V16:v16f32:i1 ?:v16f32:$vec, ?:i32:$idx, 0:i32, ?:f32:$val)
/*63637*/       0, // EndSwitchType
/*63638*/     0, /*End of Scope*/
/*63639*/   /*SwitchOpcode*/ 45|128,19/*2477*/, TARGET_VAL(AMDGPUISD::TEXTURE_FETCH),// ->66120
/*63643*/     OPC_Scope, 95|128,1/*223*/, /*->63869*/ // 11 children in Scope
/*63646*/       OPC_CheckChild0Integer, 0, 
/*63648*/       OPC_CheckChild0Type, MVT::i32,
/*63650*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63651*/       OPC_CheckChild1Type, MVT::v4f32,
/*63653*/       OPC_RecordChild2, // #1 = $srcx
/*63654*/       OPC_MoveChild, 2,
/*63656*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63659*/       OPC_CheckType, MVT::i32,
/*63661*/       OPC_MoveParent,
/*63662*/       OPC_RecordChild3, // #2 = $srcy
/*63663*/       OPC_MoveChild, 3,
/*63665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63668*/       OPC_CheckType, MVT::i32,
/*63670*/       OPC_MoveParent,
/*63671*/       OPC_RecordChild4, // #3 = $srcz
/*63672*/       OPC_MoveChild, 4,
/*63674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63677*/       OPC_CheckType, MVT::i32,
/*63679*/       OPC_MoveParent,
/*63680*/       OPC_RecordChild5, // #4 = $srcw
/*63681*/       OPC_MoveChild, 5,
/*63683*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63686*/       OPC_CheckType, MVT::i32,
/*63688*/       OPC_MoveParent,
/*63689*/       OPC_RecordChild6, // #5 = $offsetx
/*63690*/       OPC_MoveChild, 6,
/*63692*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63695*/       OPC_CheckType, MVT::i32,
/*63697*/       OPC_MoveParent,
/*63698*/       OPC_RecordChild7, // #6 = $offsety
/*63699*/       OPC_MoveChild, 7,
/*63701*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63704*/       OPC_CheckType, MVT::i32,
/*63706*/       OPC_MoveParent,
/*63707*/       OPC_MoveChild, 8,
/*63709*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63712*/       OPC_RecordNode, // #7 = $offsetz
/*63713*/       OPC_CheckType, MVT::i32,
/*63715*/       OPC_MoveParent,
/*63716*/       OPC_MoveChild, 9,
/*63718*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63721*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63722*/       OPC_CheckType, MVT::i32,
/*63724*/       OPC_MoveParent,
/*63725*/       OPC_MoveChild, 10,
/*63727*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63730*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63731*/       OPC_CheckType, MVT::i32,
/*63733*/       OPC_MoveParent,
/*63734*/       OPC_MoveChild, 11,
/*63736*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63739*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63740*/       OPC_CheckType, MVT::i32,
/*63742*/       OPC_MoveParent,
/*63743*/       OPC_MoveChild, 12,
/*63745*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63748*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63749*/       OPC_CheckType, MVT::i32,
/*63751*/       OPC_MoveParent,
/*63752*/       OPC_MoveChild, 13,
/*63754*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63757*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63758*/       OPC_CheckType, MVT::i32,
/*63760*/       OPC_MoveParent,
/*63761*/       OPC_MoveChild, 14,
/*63763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63766*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63767*/       OPC_CheckType, MVT::i32,
/*63769*/       OPC_MoveParent,
/*63770*/       OPC_MoveChild, 15,
/*63772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63775*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*63776*/       OPC_CheckType, MVT::i32,
/*63778*/       OPC_MoveParent,
/*63779*/       OPC_MoveChild, 16,
/*63781*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63784*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*63785*/       OPC_CheckType, MVT::i32,
/*63787*/       OPC_MoveParent,
/*63788*/       OPC_MoveChild, 17,
/*63790*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63793*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*63794*/       OPC_CheckType, MVT::i32,
/*63796*/       OPC_MoveParent,
/*63797*/       OPC_MoveChild, 18,
/*63799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63802*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*63803*/       OPC_CheckType, MVT::i32,
/*63805*/       OPC_MoveParent,
/*63806*/       OPC_CheckType, MVT::v4f32,
/*63808*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*63810*/       OPC_EmitConvertToTarget, 1,
/*63812*/       OPC_EmitConvertToTarget, 2,
/*63814*/       OPC_EmitConvertToTarget, 3,
/*63816*/       OPC_EmitConvertToTarget, 4,
/*63818*/       OPC_EmitConvertToTarget, 5,
/*63820*/       OPC_EmitConvertToTarget, 6,
/*63822*/       OPC_EmitConvertToTarget, 7,
/*63824*/       OPC_EmitConvertToTarget, 8,
/*63826*/       OPC_EmitConvertToTarget, 9,
/*63828*/       OPC_EmitConvertToTarget, 10,
/*63830*/       OPC_EmitConvertToTarget, 11,
/*63832*/       OPC_EmitConvertToTarget, 12,
/*63834*/       OPC_EmitConvertToTarget, 13,
/*63836*/       OPC_EmitConvertToTarget, 14,
/*63838*/       OPC_EmitConvertToTarget, 15,
/*63840*/       OPC_EmitConvertToTarget, 16,
/*63842*/       OPC_EmitConvertToTarget, 17,
/*63844*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 0:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*63869*/     /*Scope*/ 95|128,1/*223*/, /*->64094*/
/*63871*/       OPC_CheckChild0Integer, 1, 
/*63873*/       OPC_CheckChild0Type, MVT::i32,
/*63875*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*63876*/       OPC_CheckChild1Type, MVT::v4f32,
/*63878*/       OPC_RecordChild2, // #1 = $srcx
/*63879*/       OPC_MoveChild, 2,
/*63881*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63884*/       OPC_CheckType, MVT::i32,
/*63886*/       OPC_MoveParent,
/*63887*/       OPC_RecordChild3, // #2 = $srcy
/*63888*/       OPC_MoveChild, 3,
/*63890*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63893*/       OPC_CheckType, MVT::i32,
/*63895*/       OPC_MoveParent,
/*63896*/       OPC_RecordChild4, // #3 = $srcz
/*63897*/       OPC_MoveChild, 4,
/*63899*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63902*/       OPC_CheckType, MVT::i32,
/*63904*/       OPC_MoveParent,
/*63905*/       OPC_RecordChild5, // #4 = $srcw
/*63906*/       OPC_MoveChild, 5,
/*63908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63911*/       OPC_CheckType, MVT::i32,
/*63913*/       OPC_MoveParent,
/*63914*/       OPC_RecordChild6, // #5 = $offsetx
/*63915*/       OPC_MoveChild, 6,
/*63917*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63920*/       OPC_CheckType, MVT::i32,
/*63922*/       OPC_MoveParent,
/*63923*/       OPC_RecordChild7, // #6 = $offsety
/*63924*/       OPC_MoveChild, 7,
/*63926*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63929*/       OPC_CheckType, MVT::i32,
/*63931*/       OPC_MoveParent,
/*63932*/       OPC_MoveChild, 8,
/*63934*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63937*/       OPC_RecordNode, // #7 = $offsetz
/*63938*/       OPC_CheckType, MVT::i32,
/*63940*/       OPC_MoveParent,
/*63941*/       OPC_MoveChild, 9,
/*63943*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63946*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*63947*/       OPC_CheckType, MVT::i32,
/*63949*/       OPC_MoveParent,
/*63950*/       OPC_MoveChild, 10,
/*63952*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63955*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*63956*/       OPC_CheckType, MVT::i32,
/*63958*/       OPC_MoveParent,
/*63959*/       OPC_MoveChild, 11,
/*63961*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63964*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*63965*/       OPC_CheckType, MVT::i32,
/*63967*/       OPC_MoveParent,
/*63968*/       OPC_MoveChild, 12,
/*63970*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63973*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*63974*/       OPC_CheckType, MVT::i32,
/*63976*/       OPC_MoveParent,
/*63977*/       OPC_MoveChild, 13,
/*63979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63982*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*63983*/       OPC_CheckType, MVT::i32,
/*63985*/       OPC_MoveParent,
/*63986*/       OPC_MoveChild, 14,
/*63988*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63991*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*63992*/       OPC_CheckType, MVT::i32,
/*63994*/       OPC_MoveParent,
/*63995*/       OPC_MoveChild, 15,
/*63997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64000*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64001*/       OPC_CheckType, MVT::i32,
/*64003*/       OPC_MoveParent,
/*64004*/       OPC_MoveChild, 16,
/*64006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64009*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64010*/       OPC_CheckType, MVT::i32,
/*64012*/       OPC_MoveParent,
/*64013*/       OPC_MoveChild, 17,
/*64015*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64018*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64019*/       OPC_CheckType, MVT::i32,
/*64021*/       OPC_MoveParent,
/*64022*/       OPC_MoveChild, 18,
/*64024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64027*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64028*/       OPC_CheckType, MVT::i32,
/*64030*/       OPC_MoveParent,
/*64031*/       OPC_CheckType, MVT::v4f32,
/*64033*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64035*/       OPC_EmitConvertToTarget, 1,
/*64037*/       OPC_EmitConvertToTarget, 2,
/*64039*/       OPC_EmitConvertToTarget, 3,
/*64041*/       OPC_EmitConvertToTarget, 4,
/*64043*/       OPC_EmitConvertToTarget, 5,
/*64045*/       OPC_EmitConvertToTarget, 6,
/*64047*/       OPC_EmitConvertToTarget, 7,
/*64049*/       OPC_EmitConvertToTarget, 8,
/*64051*/       OPC_EmitConvertToTarget, 9,
/*64053*/       OPC_EmitConvertToTarget, 10,
/*64055*/       OPC_EmitConvertToTarget, 11,
/*64057*/       OPC_EmitConvertToTarget, 12,
/*64059*/       OPC_EmitConvertToTarget, 13,
/*64061*/       OPC_EmitConvertToTarget, 14,
/*64063*/       OPC_EmitConvertToTarget, 15,
/*64065*/       OPC_EmitConvertToTarget, 16,
/*64067*/       OPC_EmitConvertToTarget, 17,
/*64069*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 1:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64094*/     /*Scope*/ 95|128,1/*223*/, /*->64319*/
/*64096*/       OPC_CheckChild0Integer, 2, 
/*64098*/       OPC_CheckChild0Type, MVT::i32,
/*64100*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64101*/       OPC_CheckChild1Type, MVT::v4f32,
/*64103*/       OPC_RecordChild2, // #1 = $srcx
/*64104*/       OPC_MoveChild, 2,
/*64106*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64109*/       OPC_CheckType, MVT::i32,
/*64111*/       OPC_MoveParent,
/*64112*/       OPC_RecordChild3, // #2 = $srcy
/*64113*/       OPC_MoveChild, 3,
/*64115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64118*/       OPC_CheckType, MVT::i32,
/*64120*/       OPC_MoveParent,
/*64121*/       OPC_RecordChild4, // #3 = $srcz
/*64122*/       OPC_MoveChild, 4,
/*64124*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64127*/       OPC_CheckType, MVT::i32,
/*64129*/       OPC_MoveParent,
/*64130*/       OPC_RecordChild5, // #4 = $srcw
/*64131*/       OPC_MoveChild, 5,
/*64133*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64136*/       OPC_CheckType, MVT::i32,
/*64138*/       OPC_MoveParent,
/*64139*/       OPC_RecordChild6, // #5 = $offsetx
/*64140*/       OPC_MoveChild, 6,
/*64142*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64145*/       OPC_CheckType, MVT::i32,
/*64147*/       OPC_MoveParent,
/*64148*/       OPC_RecordChild7, // #6 = $offsety
/*64149*/       OPC_MoveChild, 7,
/*64151*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64154*/       OPC_CheckType, MVT::i32,
/*64156*/       OPC_MoveParent,
/*64157*/       OPC_MoveChild, 8,
/*64159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64162*/       OPC_RecordNode, // #7 = $offsetz
/*64163*/       OPC_CheckType, MVT::i32,
/*64165*/       OPC_MoveParent,
/*64166*/       OPC_MoveChild, 9,
/*64168*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64171*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64172*/       OPC_CheckType, MVT::i32,
/*64174*/       OPC_MoveParent,
/*64175*/       OPC_MoveChild, 10,
/*64177*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64180*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64181*/       OPC_CheckType, MVT::i32,
/*64183*/       OPC_MoveParent,
/*64184*/       OPC_MoveChild, 11,
/*64186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64189*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64190*/       OPC_CheckType, MVT::i32,
/*64192*/       OPC_MoveParent,
/*64193*/       OPC_MoveChild, 12,
/*64195*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64198*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64199*/       OPC_CheckType, MVT::i32,
/*64201*/       OPC_MoveParent,
/*64202*/       OPC_MoveChild, 13,
/*64204*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64207*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64208*/       OPC_CheckType, MVT::i32,
/*64210*/       OPC_MoveParent,
/*64211*/       OPC_MoveChild, 14,
/*64213*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64216*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64217*/       OPC_CheckType, MVT::i32,
/*64219*/       OPC_MoveParent,
/*64220*/       OPC_MoveChild, 15,
/*64222*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64225*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64226*/       OPC_CheckType, MVT::i32,
/*64228*/       OPC_MoveParent,
/*64229*/       OPC_MoveChild, 16,
/*64231*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64234*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64235*/       OPC_CheckType, MVT::i32,
/*64237*/       OPC_MoveParent,
/*64238*/       OPC_MoveChild, 17,
/*64240*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64243*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64244*/       OPC_CheckType, MVT::i32,
/*64246*/       OPC_MoveParent,
/*64247*/       OPC_MoveChild, 18,
/*64249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64252*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64253*/       OPC_CheckType, MVT::i32,
/*64255*/       OPC_MoveParent,
/*64256*/       OPC_CheckType, MVT::v4f32,
/*64258*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64260*/       OPC_EmitConvertToTarget, 1,
/*64262*/       OPC_EmitConvertToTarget, 2,
/*64264*/       OPC_EmitConvertToTarget, 3,
/*64266*/       OPC_EmitConvertToTarget, 4,
/*64268*/       OPC_EmitConvertToTarget, 5,
/*64270*/       OPC_EmitConvertToTarget, 6,
/*64272*/       OPC_EmitConvertToTarget, 7,
/*64274*/       OPC_EmitConvertToTarget, 8,
/*64276*/       OPC_EmitConvertToTarget, 9,
/*64278*/       OPC_EmitConvertToTarget, 10,
/*64280*/       OPC_EmitConvertToTarget, 11,
/*64282*/       OPC_EmitConvertToTarget, 12,
/*64284*/       OPC_EmitConvertToTarget, 13,
/*64286*/       OPC_EmitConvertToTarget, 14,
/*64288*/       OPC_EmitConvertToTarget, 15,
/*64290*/       OPC_EmitConvertToTarget, 16,
/*64292*/       OPC_EmitConvertToTarget, 17,
/*64294*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 2:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64319*/     /*Scope*/ 95|128,1/*223*/, /*->64544*/
/*64321*/       OPC_CheckChild0Integer, 3, 
/*64323*/       OPC_CheckChild0Type, MVT::i32,
/*64325*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64326*/       OPC_CheckChild1Type, MVT::v4f32,
/*64328*/       OPC_RecordChild2, // #1 = $srcx
/*64329*/       OPC_MoveChild, 2,
/*64331*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64334*/       OPC_CheckType, MVT::i32,
/*64336*/       OPC_MoveParent,
/*64337*/       OPC_RecordChild3, // #2 = $srcy
/*64338*/       OPC_MoveChild, 3,
/*64340*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64343*/       OPC_CheckType, MVT::i32,
/*64345*/       OPC_MoveParent,
/*64346*/       OPC_RecordChild4, // #3 = $srcz
/*64347*/       OPC_MoveChild, 4,
/*64349*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64352*/       OPC_CheckType, MVT::i32,
/*64354*/       OPC_MoveParent,
/*64355*/       OPC_RecordChild5, // #4 = $srcw
/*64356*/       OPC_MoveChild, 5,
/*64358*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64361*/       OPC_CheckType, MVT::i32,
/*64363*/       OPC_MoveParent,
/*64364*/       OPC_RecordChild6, // #5 = $offsetx
/*64365*/       OPC_MoveChild, 6,
/*64367*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64370*/       OPC_CheckType, MVT::i32,
/*64372*/       OPC_MoveParent,
/*64373*/       OPC_RecordChild7, // #6 = $offsety
/*64374*/       OPC_MoveChild, 7,
/*64376*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64379*/       OPC_CheckType, MVT::i32,
/*64381*/       OPC_MoveParent,
/*64382*/       OPC_MoveChild, 8,
/*64384*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64387*/       OPC_RecordNode, // #7 = $offsetz
/*64388*/       OPC_CheckType, MVT::i32,
/*64390*/       OPC_MoveParent,
/*64391*/       OPC_MoveChild, 9,
/*64393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64396*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64397*/       OPC_CheckType, MVT::i32,
/*64399*/       OPC_MoveParent,
/*64400*/       OPC_MoveChild, 10,
/*64402*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64405*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64406*/       OPC_CheckType, MVT::i32,
/*64408*/       OPC_MoveParent,
/*64409*/       OPC_MoveChild, 11,
/*64411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64414*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64415*/       OPC_CheckType, MVT::i32,
/*64417*/       OPC_MoveParent,
/*64418*/       OPC_MoveChild, 12,
/*64420*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64423*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64424*/       OPC_CheckType, MVT::i32,
/*64426*/       OPC_MoveParent,
/*64427*/       OPC_MoveChild, 13,
/*64429*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64432*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64433*/       OPC_CheckType, MVT::i32,
/*64435*/       OPC_MoveParent,
/*64436*/       OPC_MoveChild, 14,
/*64438*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64441*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64442*/       OPC_CheckType, MVT::i32,
/*64444*/       OPC_MoveParent,
/*64445*/       OPC_MoveChild, 15,
/*64447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64450*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64451*/       OPC_CheckType, MVT::i32,
/*64453*/       OPC_MoveParent,
/*64454*/       OPC_MoveChild, 16,
/*64456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64459*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64460*/       OPC_CheckType, MVT::i32,
/*64462*/       OPC_MoveParent,
/*64463*/       OPC_MoveChild, 17,
/*64465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64468*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64469*/       OPC_CheckType, MVT::i32,
/*64471*/       OPC_MoveParent,
/*64472*/       OPC_MoveChild, 18,
/*64474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64477*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64478*/       OPC_CheckType, MVT::i32,
/*64480*/       OPC_MoveParent,
/*64481*/       OPC_CheckType, MVT::v4f32,
/*64483*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64485*/       OPC_EmitConvertToTarget, 1,
/*64487*/       OPC_EmitConvertToTarget, 2,
/*64489*/       OPC_EmitConvertToTarget, 3,
/*64491*/       OPC_EmitConvertToTarget, 4,
/*64493*/       OPC_EmitConvertToTarget, 5,
/*64495*/       OPC_EmitConvertToTarget, 6,
/*64497*/       OPC_EmitConvertToTarget, 7,
/*64499*/       OPC_EmitConvertToTarget, 8,
/*64501*/       OPC_EmitConvertToTarget, 9,
/*64503*/       OPC_EmitConvertToTarget, 10,
/*64505*/       OPC_EmitConvertToTarget, 11,
/*64507*/       OPC_EmitConvertToTarget, 12,
/*64509*/       OPC_EmitConvertToTarget, 13,
/*64511*/       OPC_EmitConvertToTarget, 14,
/*64513*/       OPC_EmitConvertToTarget, 15,
/*64515*/       OPC_EmitConvertToTarget, 16,
/*64517*/       OPC_EmitConvertToTarget, 17,
/*64519*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_L), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 3:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_L:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64544*/     /*Scope*/ 95|128,1/*223*/, /*->64769*/
/*64546*/       OPC_CheckChild0Integer, 4, 
/*64548*/       OPC_CheckChild0Type, MVT::i32,
/*64550*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64551*/       OPC_CheckChild1Type, MVT::v4f32,
/*64553*/       OPC_RecordChild2, // #1 = $srcx
/*64554*/       OPC_MoveChild, 2,
/*64556*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64559*/       OPC_CheckType, MVT::i32,
/*64561*/       OPC_MoveParent,
/*64562*/       OPC_RecordChild3, // #2 = $srcy
/*64563*/       OPC_MoveChild, 3,
/*64565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64568*/       OPC_CheckType, MVT::i32,
/*64570*/       OPC_MoveParent,
/*64571*/       OPC_RecordChild4, // #3 = $srcz
/*64572*/       OPC_MoveChild, 4,
/*64574*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64577*/       OPC_CheckType, MVT::i32,
/*64579*/       OPC_MoveParent,
/*64580*/       OPC_RecordChild5, // #4 = $srcw
/*64581*/       OPC_MoveChild, 5,
/*64583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64586*/       OPC_CheckType, MVT::i32,
/*64588*/       OPC_MoveParent,
/*64589*/       OPC_RecordChild6, // #5 = $offsetx
/*64590*/       OPC_MoveChild, 6,
/*64592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64595*/       OPC_CheckType, MVT::i32,
/*64597*/       OPC_MoveParent,
/*64598*/       OPC_RecordChild7, // #6 = $offsety
/*64599*/       OPC_MoveChild, 7,
/*64601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64604*/       OPC_CheckType, MVT::i32,
/*64606*/       OPC_MoveParent,
/*64607*/       OPC_MoveChild, 8,
/*64609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64612*/       OPC_RecordNode, // #7 = $offsetz
/*64613*/       OPC_CheckType, MVT::i32,
/*64615*/       OPC_MoveParent,
/*64616*/       OPC_MoveChild, 9,
/*64618*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64621*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64622*/       OPC_CheckType, MVT::i32,
/*64624*/       OPC_MoveParent,
/*64625*/       OPC_MoveChild, 10,
/*64627*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64630*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64631*/       OPC_CheckType, MVT::i32,
/*64633*/       OPC_MoveParent,
/*64634*/       OPC_MoveChild, 11,
/*64636*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64639*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64640*/       OPC_CheckType, MVT::i32,
/*64642*/       OPC_MoveParent,
/*64643*/       OPC_MoveChild, 12,
/*64645*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64648*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64649*/       OPC_CheckType, MVT::i32,
/*64651*/       OPC_MoveParent,
/*64652*/       OPC_MoveChild, 13,
/*64654*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64657*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64658*/       OPC_CheckType, MVT::i32,
/*64660*/       OPC_MoveParent,
/*64661*/       OPC_MoveChild, 14,
/*64663*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64666*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64667*/       OPC_CheckType, MVT::i32,
/*64669*/       OPC_MoveParent,
/*64670*/       OPC_MoveChild, 15,
/*64672*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64675*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64676*/       OPC_CheckType, MVT::i32,
/*64678*/       OPC_MoveParent,
/*64679*/       OPC_MoveChild, 16,
/*64681*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64684*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64685*/       OPC_CheckType, MVT::i32,
/*64687*/       OPC_MoveParent,
/*64688*/       OPC_MoveChild, 17,
/*64690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64693*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64694*/       OPC_CheckType, MVT::i32,
/*64696*/       OPC_MoveParent,
/*64697*/       OPC_MoveChild, 18,
/*64699*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64702*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64703*/       OPC_CheckType, MVT::i32,
/*64705*/       OPC_MoveParent,
/*64706*/       OPC_CheckType, MVT::v4f32,
/*64708*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64710*/       OPC_EmitConvertToTarget, 1,
/*64712*/       OPC_EmitConvertToTarget, 2,
/*64714*/       OPC_EmitConvertToTarget, 3,
/*64716*/       OPC_EmitConvertToTarget, 4,
/*64718*/       OPC_EmitConvertToTarget, 5,
/*64720*/       OPC_EmitConvertToTarget, 6,
/*64722*/       OPC_EmitConvertToTarget, 7,
/*64724*/       OPC_EmitConvertToTarget, 8,
/*64726*/       OPC_EmitConvertToTarget, 9,
/*64728*/       OPC_EmitConvertToTarget, 10,
/*64730*/       OPC_EmitConvertToTarget, 11,
/*64732*/       OPC_EmitConvertToTarget, 12,
/*64734*/       OPC_EmitConvertToTarget, 13,
/*64736*/       OPC_EmitConvertToTarget, 14,
/*64738*/       OPC_EmitConvertToTarget, 15,
/*64740*/       OPC_EmitConvertToTarget, 16,
/*64742*/       OPC_EmitConvertToTarget, 17,
/*64744*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 4:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64769*/     /*Scope*/ 95|128,1/*223*/, /*->64994*/
/*64771*/       OPC_CheckChild0Integer, 5, 
/*64773*/       OPC_CheckChild0Type, MVT::i32,
/*64775*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*64776*/       OPC_CheckChild1Type, MVT::v4f32,
/*64778*/       OPC_RecordChild2, // #1 = $srcx
/*64779*/       OPC_MoveChild, 2,
/*64781*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64784*/       OPC_CheckType, MVT::i32,
/*64786*/       OPC_MoveParent,
/*64787*/       OPC_RecordChild3, // #2 = $srcy
/*64788*/       OPC_MoveChild, 3,
/*64790*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64793*/       OPC_CheckType, MVT::i32,
/*64795*/       OPC_MoveParent,
/*64796*/       OPC_RecordChild4, // #3 = $srcz
/*64797*/       OPC_MoveChild, 4,
/*64799*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64802*/       OPC_CheckType, MVT::i32,
/*64804*/       OPC_MoveParent,
/*64805*/       OPC_RecordChild5, // #4 = $srcw
/*64806*/       OPC_MoveChild, 5,
/*64808*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64811*/       OPC_CheckType, MVT::i32,
/*64813*/       OPC_MoveParent,
/*64814*/       OPC_RecordChild6, // #5 = $offsetx
/*64815*/       OPC_MoveChild, 6,
/*64817*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64820*/       OPC_CheckType, MVT::i32,
/*64822*/       OPC_MoveParent,
/*64823*/       OPC_RecordChild7, // #6 = $offsety
/*64824*/       OPC_MoveChild, 7,
/*64826*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64829*/       OPC_CheckType, MVT::i32,
/*64831*/       OPC_MoveParent,
/*64832*/       OPC_MoveChild, 8,
/*64834*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64837*/       OPC_RecordNode, // #7 = $offsetz
/*64838*/       OPC_CheckType, MVT::i32,
/*64840*/       OPC_MoveParent,
/*64841*/       OPC_MoveChild, 9,
/*64843*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64846*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*64847*/       OPC_CheckType, MVT::i32,
/*64849*/       OPC_MoveParent,
/*64850*/       OPC_MoveChild, 10,
/*64852*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64855*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*64856*/       OPC_CheckType, MVT::i32,
/*64858*/       OPC_MoveParent,
/*64859*/       OPC_MoveChild, 11,
/*64861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64864*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*64865*/       OPC_CheckType, MVT::i32,
/*64867*/       OPC_MoveParent,
/*64868*/       OPC_MoveChild, 12,
/*64870*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64873*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*64874*/       OPC_CheckType, MVT::i32,
/*64876*/       OPC_MoveParent,
/*64877*/       OPC_MoveChild, 13,
/*64879*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64882*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*64883*/       OPC_CheckType, MVT::i32,
/*64885*/       OPC_MoveParent,
/*64886*/       OPC_MoveChild, 14,
/*64888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64891*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*64892*/       OPC_CheckType, MVT::i32,
/*64894*/       OPC_MoveParent,
/*64895*/       OPC_MoveChild, 15,
/*64897*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64900*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*64901*/       OPC_CheckType, MVT::i32,
/*64903*/       OPC_MoveParent,
/*64904*/       OPC_MoveChild, 16,
/*64906*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64909*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*64910*/       OPC_CheckType, MVT::i32,
/*64912*/       OPC_MoveParent,
/*64913*/       OPC_MoveChild, 17,
/*64915*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64918*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*64919*/       OPC_CheckType, MVT::i32,
/*64921*/       OPC_MoveParent,
/*64922*/       OPC_MoveChild, 18,
/*64924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64927*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*64928*/       OPC_CheckType, MVT::i32,
/*64930*/       OPC_MoveParent,
/*64931*/       OPC_CheckType, MVT::v4f32,
/*64933*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*64935*/       OPC_EmitConvertToTarget, 1,
/*64937*/       OPC_EmitConvertToTarget, 2,
/*64939*/       OPC_EmitConvertToTarget, 3,
/*64941*/       OPC_EmitConvertToTarget, 4,
/*64943*/       OPC_EmitConvertToTarget, 5,
/*64945*/       OPC_EmitConvertToTarget, 6,
/*64947*/       OPC_EmitConvertToTarget, 7,
/*64949*/       OPC_EmitConvertToTarget, 8,
/*64951*/       OPC_EmitConvertToTarget, 9,
/*64953*/       OPC_EmitConvertToTarget, 10,
/*64955*/       OPC_EmitConvertToTarget, 11,
/*64957*/       OPC_EmitConvertToTarget, 12,
/*64959*/       OPC_EmitConvertToTarget, 13,
/*64961*/       OPC_EmitConvertToTarget, 14,
/*64963*/       OPC_EmitConvertToTarget, 15,
/*64965*/       OPC_EmitConvertToTarget, 16,
/*64967*/       OPC_EmitConvertToTarget, 17,
/*64969*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_SAMPLE_C_LB), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 5:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_SAMPLE_C_LB:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*64994*/     /*Scope*/ 95|128,1/*223*/, /*->65219*/
/*64996*/       OPC_CheckChild0Integer, 6, 
/*64998*/       OPC_CheckChild0Type, MVT::i32,
/*65000*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65001*/       OPC_CheckChild1Type, MVT::v4i32,
/*65003*/       OPC_RecordChild2, // #1 = $srcx
/*65004*/       OPC_MoveChild, 2,
/*65006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65009*/       OPC_CheckType, MVT::i32,
/*65011*/       OPC_MoveParent,
/*65012*/       OPC_RecordChild3, // #2 = $srcy
/*65013*/       OPC_MoveChild, 3,
/*65015*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65018*/       OPC_CheckType, MVT::i32,
/*65020*/       OPC_MoveParent,
/*65021*/       OPC_RecordChild4, // #3 = $srcz
/*65022*/       OPC_MoveChild, 4,
/*65024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65027*/       OPC_CheckType, MVT::i32,
/*65029*/       OPC_MoveParent,
/*65030*/       OPC_RecordChild5, // #4 = $srcw
/*65031*/       OPC_MoveChild, 5,
/*65033*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65036*/       OPC_CheckType, MVT::i32,
/*65038*/       OPC_MoveParent,
/*65039*/       OPC_RecordChild6, // #5 = $offsetx
/*65040*/       OPC_MoveChild, 6,
/*65042*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65045*/       OPC_CheckType, MVT::i32,
/*65047*/       OPC_MoveParent,
/*65048*/       OPC_RecordChild7, // #6 = $offsety
/*65049*/       OPC_MoveChild, 7,
/*65051*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65054*/       OPC_CheckType, MVT::i32,
/*65056*/       OPC_MoveParent,
/*65057*/       OPC_MoveChild, 8,
/*65059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65062*/       OPC_RecordNode, // #7 = $offsetz
/*65063*/       OPC_CheckType, MVT::i32,
/*65065*/       OPC_MoveParent,
/*65066*/       OPC_MoveChild, 9,
/*65068*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65071*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65072*/       OPC_CheckType, MVT::i32,
/*65074*/       OPC_MoveParent,
/*65075*/       OPC_MoveChild, 10,
/*65077*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65080*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65081*/       OPC_CheckType, MVT::i32,
/*65083*/       OPC_MoveParent,
/*65084*/       OPC_MoveChild, 11,
/*65086*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65089*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65090*/       OPC_CheckType, MVT::i32,
/*65092*/       OPC_MoveParent,
/*65093*/       OPC_MoveChild, 12,
/*65095*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65098*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65099*/       OPC_CheckType, MVT::i32,
/*65101*/       OPC_MoveParent,
/*65102*/       OPC_MoveChild, 13,
/*65104*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65107*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65108*/       OPC_CheckType, MVT::i32,
/*65110*/       OPC_MoveParent,
/*65111*/       OPC_MoveChild, 14,
/*65113*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65116*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65117*/       OPC_CheckType, MVT::i32,
/*65119*/       OPC_MoveParent,
/*65120*/       OPC_MoveChild, 15,
/*65122*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65125*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65126*/       OPC_CheckType, MVT::i32,
/*65128*/       OPC_MoveParent,
/*65129*/       OPC_MoveChild, 16,
/*65131*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65134*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65135*/       OPC_CheckType, MVT::i32,
/*65137*/       OPC_MoveParent,
/*65138*/       OPC_MoveChild, 17,
/*65140*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65143*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65144*/       OPC_CheckType, MVT::i32,
/*65146*/       OPC_MoveParent,
/*65147*/       OPC_MoveChild, 18,
/*65149*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65152*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65153*/       OPC_CheckType, MVT::i32,
/*65155*/       OPC_MoveParent,
/*65156*/       OPC_CheckType, MVT::v4f32,
/*65158*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65160*/       OPC_EmitConvertToTarget, 1,
/*65162*/       OPC_EmitConvertToTarget, 2,
/*65164*/       OPC_EmitConvertToTarget, 3,
/*65166*/       OPC_EmitConvertToTarget, 4,
/*65168*/       OPC_EmitConvertToTarget, 5,
/*65170*/       OPC_EmitConvertToTarget, 6,
/*65172*/       OPC_EmitConvertToTarget, 7,
/*65174*/       OPC_EmitConvertToTarget, 8,
/*65176*/       OPC_EmitConvertToTarget, 9,
/*65178*/       OPC_EmitConvertToTarget, 10,
/*65180*/       OPC_EmitConvertToTarget, 11,
/*65182*/       OPC_EmitConvertToTarget, 12,
/*65184*/       OPC_EmitConvertToTarget, 13,
/*65186*/       OPC_EmitConvertToTarget, 14,
/*65188*/       OPC_EmitConvertToTarget, 15,
/*65190*/       OPC_EmitConvertToTarget, 16,
/*65192*/       OPC_EmitConvertToTarget, 17,
/*65194*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LD), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 6:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LD:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65219*/     /*Scope*/ 95|128,1/*223*/, /*->65444*/
/*65221*/       OPC_CheckChild0Integer, 7, 
/*65223*/       OPC_CheckChild0Type, MVT::i32,
/*65225*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65226*/       OPC_CheckChild1Type, MVT::v4i32,
/*65228*/       OPC_RecordChild2, // #1 = $srcx
/*65229*/       OPC_MoveChild, 2,
/*65231*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65234*/       OPC_CheckType, MVT::i32,
/*65236*/       OPC_MoveParent,
/*65237*/       OPC_RecordChild3, // #2 = $srcy
/*65238*/       OPC_MoveChild, 3,
/*65240*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65243*/       OPC_CheckType, MVT::i32,
/*65245*/       OPC_MoveParent,
/*65246*/       OPC_RecordChild4, // #3 = $srcz
/*65247*/       OPC_MoveChild, 4,
/*65249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65252*/       OPC_CheckType, MVT::i32,
/*65254*/       OPC_MoveParent,
/*65255*/       OPC_RecordChild5, // #4 = $srcw
/*65256*/       OPC_MoveChild, 5,
/*65258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65261*/       OPC_CheckType, MVT::i32,
/*65263*/       OPC_MoveParent,
/*65264*/       OPC_RecordChild6, // #5 = $offsetx
/*65265*/       OPC_MoveChild, 6,
/*65267*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65270*/       OPC_CheckType, MVT::i32,
/*65272*/       OPC_MoveParent,
/*65273*/       OPC_RecordChild7, // #6 = $offsety
/*65274*/       OPC_MoveChild, 7,
/*65276*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65279*/       OPC_CheckType, MVT::i32,
/*65281*/       OPC_MoveParent,
/*65282*/       OPC_MoveChild, 8,
/*65284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65287*/       OPC_RecordNode, // #7 = $offsetz
/*65288*/       OPC_CheckType, MVT::i32,
/*65290*/       OPC_MoveParent,
/*65291*/       OPC_MoveChild, 9,
/*65293*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65296*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65297*/       OPC_CheckType, MVT::i32,
/*65299*/       OPC_MoveParent,
/*65300*/       OPC_MoveChild, 10,
/*65302*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65305*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65306*/       OPC_CheckType, MVT::i32,
/*65308*/       OPC_MoveParent,
/*65309*/       OPC_MoveChild, 11,
/*65311*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65314*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65315*/       OPC_CheckType, MVT::i32,
/*65317*/       OPC_MoveParent,
/*65318*/       OPC_MoveChild, 12,
/*65320*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65323*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65324*/       OPC_CheckType, MVT::i32,
/*65326*/       OPC_MoveParent,
/*65327*/       OPC_MoveChild, 13,
/*65329*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65332*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65333*/       OPC_CheckType, MVT::i32,
/*65335*/       OPC_MoveParent,
/*65336*/       OPC_MoveChild, 14,
/*65338*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65341*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65342*/       OPC_CheckType, MVT::i32,
/*65344*/       OPC_MoveParent,
/*65345*/       OPC_MoveChild, 15,
/*65347*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65350*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65351*/       OPC_CheckType, MVT::i32,
/*65353*/       OPC_MoveParent,
/*65354*/       OPC_MoveChild, 16,
/*65356*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65359*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65360*/       OPC_CheckType, MVT::i32,
/*65362*/       OPC_MoveParent,
/*65363*/       OPC_MoveChild, 17,
/*65365*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65368*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65369*/       OPC_CheckType, MVT::i32,
/*65371*/       OPC_MoveParent,
/*65372*/       OPC_MoveChild, 18,
/*65374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65377*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65378*/       OPC_CheckType, MVT::i32,
/*65380*/       OPC_MoveParent,
/*65381*/       OPC_CheckType, MVT::v4f32,
/*65383*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65385*/       OPC_EmitConvertToTarget, 1,
/*65387*/       OPC_EmitConvertToTarget, 2,
/*65389*/       OPC_EmitConvertToTarget, 3,
/*65391*/       OPC_EmitConvertToTarget, 4,
/*65393*/       OPC_EmitConvertToTarget, 5,
/*65395*/       OPC_EmitConvertToTarget, 6,
/*65397*/       OPC_EmitConvertToTarget, 7,
/*65399*/       OPC_EmitConvertToTarget, 8,
/*65401*/       OPC_EmitConvertToTarget, 9,
/*65403*/       OPC_EmitConvertToTarget, 10,
/*65405*/       OPC_EmitConvertToTarget, 11,
/*65407*/       OPC_EmitConvertToTarget, 12,
/*65409*/       OPC_EmitConvertToTarget, 13,
/*65411*/       OPC_EmitConvertToTarget, 14,
/*65413*/       OPC_EmitConvertToTarget, 15,
/*65415*/       OPC_EmitConvertToTarget, 16,
/*65417*/       OPC_EmitConvertToTarget, 17,
/*65419*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_TEXTURE_RESINFO), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 7:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_TEXTURE_RESINFO:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65444*/     /*Scope*/ 95|128,1/*223*/, /*->65669*/
/*65446*/       OPC_CheckChild0Integer, 8, 
/*65448*/       OPC_CheckChild0Type, MVT::i32,
/*65450*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65451*/       OPC_CheckChild1Type, MVT::v4f32,
/*65453*/       OPC_RecordChild2, // #1 = $srcx
/*65454*/       OPC_MoveChild, 2,
/*65456*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65459*/       OPC_CheckType, MVT::i32,
/*65461*/       OPC_MoveParent,
/*65462*/       OPC_RecordChild3, // #2 = $srcy
/*65463*/       OPC_MoveChild, 3,
/*65465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65468*/       OPC_CheckType, MVT::i32,
/*65470*/       OPC_MoveParent,
/*65471*/       OPC_RecordChild4, // #3 = $srcz
/*65472*/       OPC_MoveChild, 4,
/*65474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65477*/       OPC_CheckType, MVT::i32,
/*65479*/       OPC_MoveParent,
/*65480*/       OPC_RecordChild5, // #4 = $srcw
/*65481*/       OPC_MoveChild, 5,
/*65483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65486*/       OPC_CheckType, MVT::i32,
/*65488*/       OPC_MoveParent,
/*65489*/       OPC_RecordChild6, // #5 = $offsetx
/*65490*/       OPC_MoveChild, 6,
/*65492*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65495*/       OPC_CheckType, MVT::i32,
/*65497*/       OPC_MoveParent,
/*65498*/       OPC_RecordChild7, // #6 = $offsety
/*65499*/       OPC_MoveChild, 7,
/*65501*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65504*/       OPC_CheckType, MVT::i32,
/*65506*/       OPC_MoveParent,
/*65507*/       OPC_MoveChild, 8,
/*65509*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65512*/       OPC_RecordNode, // #7 = $offsetz
/*65513*/       OPC_CheckType, MVT::i32,
/*65515*/       OPC_MoveParent,
/*65516*/       OPC_MoveChild, 9,
/*65518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65521*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65522*/       OPC_CheckType, MVT::i32,
/*65524*/       OPC_MoveParent,
/*65525*/       OPC_MoveChild, 10,
/*65527*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65530*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65531*/       OPC_CheckType, MVT::i32,
/*65533*/       OPC_MoveParent,
/*65534*/       OPC_MoveChild, 11,
/*65536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65539*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65540*/       OPC_CheckType, MVT::i32,
/*65542*/       OPC_MoveParent,
/*65543*/       OPC_MoveChild, 12,
/*65545*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65548*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65549*/       OPC_CheckType, MVT::i32,
/*65551*/       OPC_MoveParent,
/*65552*/       OPC_MoveChild, 13,
/*65554*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65557*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65558*/       OPC_CheckType, MVT::i32,
/*65560*/       OPC_MoveParent,
/*65561*/       OPC_MoveChild, 14,
/*65563*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65566*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65567*/       OPC_CheckType, MVT::i32,
/*65569*/       OPC_MoveParent,
/*65570*/       OPC_MoveChild, 15,
/*65572*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65575*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65576*/       OPC_CheckType, MVT::i32,
/*65578*/       OPC_MoveParent,
/*65579*/       OPC_MoveChild, 16,
/*65581*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65584*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65585*/       OPC_CheckType, MVT::i32,
/*65587*/       OPC_MoveParent,
/*65588*/       OPC_MoveChild, 17,
/*65590*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65593*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65594*/       OPC_CheckType, MVT::i32,
/*65596*/       OPC_MoveParent,
/*65597*/       OPC_MoveChild, 18,
/*65599*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65602*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65603*/       OPC_CheckType, MVT::i32,
/*65605*/       OPC_MoveParent,
/*65606*/       OPC_CheckType, MVT::v4f32,
/*65608*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65610*/       OPC_EmitConvertToTarget, 1,
/*65612*/       OPC_EmitConvertToTarget, 2,
/*65614*/       OPC_EmitConvertToTarget, 3,
/*65616*/       OPC_EmitConvertToTarget, 4,
/*65618*/       OPC_EmitConvertToTarget, 5,
/*65620*/       OPC_EmitConvertToTarget, 6,
/*65622*/       OPC_EmitConvertToTarget, 7,
/*65624*/       OPC_EmitConvertToTarget, 8,
/*65626*/       OPC_EmitConvertToTarget, 9,
/*65628*/       OPC_EmitConvertToTarget, 10,
/*65630*/       OPC_EmitConvertToTarget, 11,
/*65632*/       OPC_EmitConvertToTarget, 12,
/*65634*/       OPC_EmitConvertToTarget, 13,
/*65636*/       OPC_EmitConvertToTarget, 14,
/*65638*/       OPC_EmitConvertToTarget, 15,
/*65640*/       OPC_EmitConvertToTarget, 16,
/*65642*/       OPC_EmitConvertToTarget, 17,
/*65644*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_H), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 8:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_H:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65669*/     /*Scope*/ 95|128,1/*223*/, /*->65894*/
/*65671*/       OPC_CheckChild0Integer, 9, 
/*65673*/       OPC_CheckChild0Type, MVT::i32,
/*65675*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65676*/       OPC_CheckChild1Type, MVT::v4f32,
/*65678*/       OPC_RecordChild2, // #1 = $srcx
/*65679*/       OPC_MoveChild, 2,
/*65681*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65684*/       OPC_CheckType, MVT::i32,
/*65686*/       OPC_MoveParent,
/*65687*/       OPC_RecordChild3, // #2 = $srcy
/*65688*/       OPC_MoveChild, 3,
/*65690*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65693*/       OPC_CheckType, MVT::i32,
/*65695*/       OPC_MoveParent,
/*65696*/       OPC_RecordChild4, // #3 = $srcz
/*65697*/       OPC_MoveChild, 4,
/*65699*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65702*/       OPC_CheckType, MVT::i32,
/*65704*/       OPC_MoveParent,
/*65705*/       OPC_RecordChild5, // #4 = $srcw
/*65706*/       OPC_MoveChild, 5,
/*65708*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65711*/       OPC_CheckType, MVT::i32,
/*65713*/       OPC_MoveParent,
/*65714*/       OPC_RecordChild6, // #5 = $offsetx
/*65715*/       OPC_MoveChild, 6,
/*65717*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65720*/       OPC_CheckType, MVT::i32,
/*65722*/       OPC_MoveParent,
/*65723*/       OPC_RecordChild7, // #6 = $offsety
/*65724*/       OPC_MoveChild, 7,
/*65726*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65729*/       OPC_CheckType, MVT::i32,
/*65731*/       OPC_MoveParent,
/*65732*/       OPC_MoveChild, 8,
/*65734*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65737*/       OPC_RecordNode, // #7 = $offsetz
/*65738*/       OPC_CheckType, MVT::i32,
/*65740*/       OPC_MoveParent,
/*65741*/       OPC_MoveChild, 9,
/*65743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65746*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65747*/       OPC_CheckType, MVT::i32,
/*65749*/       OPC_MoveParent,
/*65750*/       OPC_MoveChild, 10,
/*65752*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65755*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65756*/       OPC_CheckType, MVT::i32,
/*65758*/       OPC_MoveParent,
/*65759*/       OPC_MoveChild, 11,
/*65761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65764*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65765*/       OPC_CheckType, MVT::i32,
/*65767*/       OPC_MoveParent,
/*65768*/       OPC_MoveChild, 12,
/*65770*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65773*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65774*/       OPC_CheckType, MVT::i32,
/*65776*/       OPC_MoveParent,
/*65777*/       OPC_MoveChild, 13,
/*65779*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65782*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*65783*/       OPC_CheckType, MVT::i32,
/*65785*/       OPC_MoveParent,
/*65786*/       OPC_MoveChild, 14,
/*65788*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65791*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*65792*/       OPC_CheckType, MVT::i32,
/*65794*/       OPC_MoveParent,
/*65795*/       OPC_MoveChild, 15,
/*65797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65800*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*65801*/       OPC_CheckType, MVT::i32,
/*65803*/       OPC_MoveParent,
/*65804*/       OPC_MoveChild, 16,
/*65806*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65809*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*65810*/       OPC_CheckType, MVT::i32,
/*65812*/       OPC_MoveParent,
/*65813*/       OPC_MoveChild, 17,
/*65815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65818*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*65819*/       OPC_CheckType, MVT::i32,
/*65821*/       OPC_MoveParent,
/*65822*/       OPC_MoveChild, 18,
/*65824*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65827*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*65828*/       OPC_CheckType, MVT::i32,
/*65830*/       OPC_MoveParent,
/*65831*/       OPC_CheckType, MVT::v4f32,
/*65833*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*65835*/       OPC_EmitConvertToTarget, 1,
/*65837*/       OPC_EmitConvertToTarget, 2,
/*65839*/       OPC_EmitConvertToTarget, 3,
/*65841*/       OPC_EmitConvertToTarget, 4,
/*65843*/       OPC_EmitConvertToTarget, 5,
/*65845*/       OPC_EmitConvertToTarget, 6,
/*65847*/       OPC_EmitConvertToTarget, 7,
/*65849*/       OPC_EmitConvertToTarget, 8,
/*65851*/       OPC_EmitConvertToTarget, 9,
/*65853*/       OPC_EmitConvertToTarget, 10,
/*65855*/       OPC_EmitConvertToTarget, 11,
/*65857*/       OPC_EmitConvertToTarget, 12,
/*65859*/       OPC_EmitConvertToTarget, 13,
/*65861*/       OPC_EmitConvertToTarget, 14,
/*65863*/       OPC_EmitConvertToTarget, 15,
/*65865*/       OPC_EmitConvertToTarget, 16,
/*65867*/       OPC_EmitConvertToTarget, 17,
/*65869*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_GET_GRADIENTS_V), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 9:i32, v4f32:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_GET_GRADIENTS_V:v4f32 R600_Reg128:v4f32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*65894*/     /*Scope*/ 95|128,1/*223*/, /*->66119*/
/*65896*/       OPC_CheckChild0Integer, 10, 
/*65898*/       OPC_CheckChild0Type, MVT::i32,
/*65900*/       OPC_RecordChild1, // #0 = $SRC_GPR
/*65901*/       OPC_CheckChild1Type, MVT::v4i32,
/*65903*/       OPC_RecordChild2, // #1 = $srcx
/*65904*/       OPC_MoveChild, 2,
/*65906*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65909*/       OPC_CheckType, MVT::i32,
/*65911*/       OPC_MoveParent,
/*65912*/       OPC_RecordChild3, // #2 = $srcy
/*65913*/       OPC_MoveChild, 3,
/*65915*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65918*/       OPC_CheckType, MVT::i32,
/*65920*/       OPC_MoveParent,
/*65921*/       OPC_RecordChild4, // #3 = $srcz
/*65922*/       OPC_MoveChild, 4,
/*65924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65927*/       OPC_CheckType, MVT::i32,
/*65929*/       OPC_MoveParent,
/*65930*/       OPC_RecordChild5, // #4 = $srcw
/*65931*/       OPC_MoveChild, 5,
/*65933*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65936*/       OPC_CheckType, MVT::i32,
/*65938*/       OPC_MoveParent,
/*65939*/       OPC_RecordChild6, // #5 = $offsetx
/*65940*/       OPC_MoveChild, 6,
/*65942*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65945*/       OPC_CheckType, MVT::i32,
/*65947*/       OPC_MoveParent,
/*65948*/       OPC_RecordChild7, // #6 = $offsety
/*65949*/       OPC_MoveChild, 7,
/*65951*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65954*/       OPC_CheckType, MVT::i32,
/*65956*/       OPC_MoveParent,
/*65957*/       OPC_MoveChild, 8,
/*65959*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65962*/       OPC_RecordNode, // #7 = $offsetz
/*65963*/       OPC_CheckType, MVT::i32,
/*65965*/       OPC_MoveParent,
/*65966*/       OPC_MoveChild, 9,
/*65968*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65971*/       OPC_RecordNode, // #8 = $DST_SEL_X
/*65972*/       OPC_CheckType, MVT::i32,
/*65974*/       OPC_MoveParent,
/*65975*/       OPC_MoveChild, 10,
/*65977*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65980*/       OPC_RecordNode, // #9 = $DST_SEL_Y
/*65981*/       OPC_CheckType, MVT::i32,
/*65983*/       OPC_MoveParent,
/*65984*/       OPC_MoveChild, 11,
/*65986*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65989*/       OPC_RecordNode, // #10 = $DST_SEL_Z
/*65990*/       OPC_CheckType, MVT::i32,
/*65992*/       OPC_MoveParent,
/*65993*/       OPC_MoveChild, 12,
/*65995*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65998*/       OPC_RecordNode, // #11 = $DST_SEL_W
/*65999*/       OPC_CheckType, MVT::i32,
/*66001*/       OPC_MoveParent,
/*66002*/       OPC_MoveChild, 13,
/*66004*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66007*/       OPC_RecordNode, // #12 = $RESOURCE_ID
/*66008*/       OPC_CheckType, MVT::i32,
/*66010*/       OPC_MoveParent,
/*66011*/       OPC_MoveChild, 14,
/*66013*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66016*/       OPC_RecordNode, // #13 = $SAMPLER_ID
/*66017*/       OPC_CheckType, MVT::i32,
/*66019*/       OPC_MoveParent,
/*66020*/       OPC_MoveChild, 15,
/*66022*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66025*/       OPC_RecordNode, // #14 = $COORD_TYPE_X
/*66026*/       OPC_CheckType, MVT::i32,
/*66028*/       OPC_MoveParent,
/*66029*/       OPC_MoveChild, 16,
/*66031*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66034*/       OPC_RecordNode, // #15 = $COORD_TYPE_Y
/*66035*/       OPC_CheckType, MVT::i32,
/*66037*/       OPC_MoveParent,
/*66038*/       OPC_MoveChild, 17,
/*66040*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66043*/       OPC_RecordNode, // #16 = $COORD_TYPE_Z
/*66044*/       OPC_CheckType, MVT::i32,
/*66046*/       OPC_MoveParent,
/*66047*/       OPC_MoveChild, 18,
/*66049*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66052*/       OPC_RecordNode, // #17 = $COORD_TYPE_W
/*66053*/       OPC_CheckType, MVT::i32,
/*66055*/       OPC_MoveParent,
/*66056*/       OPC_CheckType, MVT::v4f32,
/*66058*/       OPC_CheckPatternPredicate, 10, // (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS)
/*66060*/       OPC_EmitConvertToTarget, 1,
/*66062*/       OPC_EmitConvertToTarget, 2,
/*66064*/       OPC_EmitConvertToTarget, 3,
/*66066*/       OPC_EmitConvertToTarget, 4,
/*66068*/       OPC_EmitConvertToTarget, 5,
/*66070*/       OPC_EmitConvertToTarget, 6,
/*66072*/       OPC_EmitConvertToTarget, 7,
/*66074*/       OPC_EmitConvertToTarget, 8,
/*66076*/       OPC_EmitConvertToTarget, 9,
/*66078*/       OPC_EmitConvertToTarget, 10,
/*66080*/       OPC_EmitConvertToTarget, 11,
/*66082*/       OPC_EmitConvertToTarget, 12,
/*66084*/       OPC_EmitConvertToTarget, 13,
/*66086*/       OPC_EmitConvertToTarget, 14,
/*66088*/       OPC_EmitConvertToTarget, 15,
/*66090*/       OPC_EmitConvertToTarget, 16,
/*66092*/       OPC_EmitConvertToTarget, 17,
/*66094*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::TEX_LDPTR), 0,
                    1/*#VTs*/, MVT::v4f32, 18/*#Ops*/, 0, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 
                // Src: (TEXTURE_FETCH:v4f32 10:i32, v4i32:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W) - Complexity = 59
                // Dst: (TEX_LDPTR:v4f32 R600_Reg128:v4i32:$SRC_GPR, (imm:i32):$srcx, (imm:i32):$srcy, (imm:i32):$srcz, (imm:i32):$srcw, (imm:i32):$offsetx, (imm:i32):$offsety, (imm:i32):$offsetz, (imm:i32):$DST_SEL_X, (imm:i32):$DST_SEL_Y, (imm:i32):$DST_SEL_Z, (imm:i32):$DST_SEL_W, (imm:i32):$RESOURCE_ID, (imm:i32):$SAMPLER_ID, (imm:i32):$COORD_TYPE_X, (imm:i32):$COORD_TYPE_Y, (imm:i32):$COORD_TYPE_Z, (imm:i32):$COORD_TYPE_W)
/*66119*/     0, /*End of Scope*/
/*66120*/   /*SwitchOpcode*/ 38|128,8/*1062*/, TARGET_VAL(AMDGPUISD::SAMPLE),// ->67186
/*66124*/     OPC_RecordChild0, // #0 = $addr
/*66125*/     OPC_Scope, 121|128,1/*249*/, /*->66377*/ // 5 children in Scope
/*66128*/       OPC_CheckChild0Type, MVT::v2i32,
/*66130*/       OPC_RecordChild1, // #1 = $rsrc
/*66131*/       OPC_RecordChild2, // #2 = $sampler
/*66132*/       OPC_MoveChild, 3,
/*66134*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66137*/       OPC_Scope, 47, /*->66186*/ // 5 children in Scope
/*66139*/         OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*66141*/         OPC_MoveParent,
/*66142*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66144*/         OPC_EmitInteger, MVT::i32, 15, 
/*66147*/         OPC_EmitInteger, MVT::i1, 1, 
/*66150*/         OPC_EmitInteger, MVT::i1, 0, 
/*66153*/         OPC_EmitInteger, MVT::i1, 0, 
/*66156*/         OPC_EmitInteger, MVT::i1, 0, 
/*66159*/         OPC_EmitInteger, MVT::i1, 0, 
/*66162*/         OPC_EmitInteger, MVT::i1, 0, 
/*66165*/         OPC_EmitInteger, MVT::i1, 0, 
/*66168*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66186*/       /*Scope*/ 47, /*->66234*/
/*66187*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66189*/         OPC_MoveParent,
/*66190*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66192*/         OPC_EmitInteger, MVT::i32, 15, 
/*66195*/         OPC_EmitInteger, MVT::i1, 0, 
/*66198*/         OPC_EmitInteger, MVT::i1, 0, 
/*66201*/         OPC_EmitInteger, MVT::i1, 1, 
/*66204*/         OPC_EmitInteger, MVT::i1, 0, 
/*66207*/         OPC_EmitInteger, MVT::i1, 0, 
/*66210*/         OPC_EmitInteger, MVT::i1, 0, 
/*66213*/         OPC_EmitInteger, MVT::i1, 0, 
/*66216*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66234*/       /*Scope*/ 47, /*->66282*/
/*66235*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*66237*/         OPC_MoveParent,
/*66238*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66240*/         OPC_EmitInteger, MVT::i32, 15, 
/*66243*/         OPC_EmitInteger, MVT::i1, 0, 
/*66246*/         OPC_EmitInteger, MVT::i1, 0, 
/*66249*/         OPC_EmitInteger, MVT::i1, 0, 
/*66252*/         OPC_EmitInteger, MVT::i1, 0, 
/*66255*/         OPC_EmitInteger, MVT::i1, 0, 
/*66258*/         OPC_EmitInteger, MVT::i1, 0, 
/*66261*/         OPC_EmitInteger, MVT::i1, 0, 
/*66264*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66282*/       /*Scope*/ 47, /*->66330*/
/*66283*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*66285*/         OPC_MoveParent,
/*66286*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66288*/         OPC_EmitInteger, MVT::i32, 15, 
/*66291*/         OPC_EmitInteger, MVT::i1, 0, 
/*66294*/         OPC_EmitInteger, MVT::i1, 0, 
/*66297*/         OPC_EmitInteger, MVT::i1, 1, 
/*66300*/         OPC_EmitInteger, MVT::i1, 0, 
/*66303*/         OPC_EmitInteger, MVT::i1, 0, 
/*66306*/         OPC_EmitInteger, MVT::i1, 0, 
/*66309*/         OPC_EmitInteger, MVT::i1, 0, 
/*66312*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66330*/       /*Scope*/ 45, /*->66376*/
/*66331*/         OPC_MoveParent,
/*66332*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66334*/         OPC_EmitInteger, MVT::i32, 15, 
/*66337*/         OPC_EmitInteger, MVT::i1, 0, 
/*66340*/         OPC_EmitInteger, MVT::i1, 0, 
/*66343*/         OPC_EmitInteger, MVT::i1, 0, 
/*66346*/         OPC_EmitInteger, MVT::i1, 0, 
/*66349*/         OPC_EmitInteger, MVT::i1, 0, 
/*66352*/         OPC_EmitInteger, MVT::i1, 0, 
/*66355*/         OPC_EmitInteger, MVT::i1, 0, 
/*66358*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66376*/       0, /*End of Scope*/
/*66377*/     /*Scope*/ 121|128,1/*249*/, /*->66628*/
/*66379*/       OPC_CheckChild0Type, MVT::v4i32,
/*66381*/       OPC_RecordChild1, // #1 = $rsrc
/*66382*/       OPC_RecordChild2, // #2 = $sampler
/*66383*/       OPC_MoveChild, 3,
/*66385*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66388*/       OPC_Scope, 47, /*->66437*/ // 5 children in Scope
/*66390*/         OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*66392*/         OPC_MoveParent,
/*66393*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66395*/         OPC_EmitInteger, MVT::i32, 15, 
/*66398*/         OPC_EmitInteger, MVT::i1, 1, 
/*66401*/         OPC_EmitInteger, MVT::i1, 0, 
/*66404*/         OPC_EmitInteger, MVT::i1, 0, 
/*66407*/         OPC_EmitInteger, MVT::i1, 0, 
/*66410*/         OPC_EmitInteger, MVT::i1, 0, 
/*66413*/         OPC_EmitInteger, MVT::i1, 0, 
/*66416*/         OPC_EmitInteger, MVT::i1, 0, 
/*66419*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66437*/       /*Scope*/ 47, /*->66485*/
/*66438*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66440*/         OPC_MoveParent,
/*66441*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66443*/         OPC_EmitInteger, MVT::i32, 15, 
/*66446*/         OPC_EmitInteger, MVT::i1, 0, 
/*66449*/         OPC_EmitInteger, MVT::i1, 0, 
/*66452*/         OPC_EmitInteger, MVT::i1, 1, 
/*66455*/         OPC_EmitInteger, MVT::i1, 0, 
/*66458*/         OPC_EmitInteger, MVT::i1, 0, 
/*66461*/         OPC_EmitInteger, MVT::i1, 0, 
/*66464*/         OPC_EmitInteger, MVT::i1, 0, 
/*66467*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66485*/       /*Scope*/ 47, /*->66533*/
/*66486*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*66488*/         OPC_MoveParent,
/*66489*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66491*/         OPC_EmitInteger, MVT::i32, 15, 
/*66494*/         OPC_EmitInteger, MVT::i1, 0, 
/*66497*/         OPC_EmitInteger, MVT::i1, 0, 
/*66500*/         OPC_EmitInteger, MVT::i1, 0, 
/*66503*/         OPC_EmitInteger, MVT::i1, 0, 
/*66506*/         OPC_EmitInteger, MVT::i1, 0, 
/*66509*/         OPC_EmitInteger, MVT::i1, 0, 
/*66512*/         OPC_EmitInteger, MVT::i1, 0, 
/*66515*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66533*/       /*Scope*/ 47, /*->66581*/
/*66534*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*66536*/         OPC_MoveParent,
/*66537*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66539*/         OPC_EmitInteger, MVT::i32, 15, 
/*66542*/         OPC_EmitInteger, MVT::i1, 0, 
/*66545*/         OPC_EmitInteger, MVT::i1, 0, 
/*66548*/         OPC_EmitInteger, MVT::i1, 1, 
/*66551*/         OPC_EmitInteger, MVT::i1, 0, 
/*66554*/         OPC_EmitInteger, MVT::i1, 0, 
/*66557*/         OPC_EmitInteger, MVT::i1, 0, 
/*66560*/         OPC_EmitInteger, MVT::i1, 0, 
/*66563*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66581*/       /*Scope*/ 45, /*->66627*/
/*66582*/         OPC_MoveParent,
/*66583*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66585*/         OPC_EmitInteger, MVT::i32, 15, 
/*66588*/         OPC_EmitInteger, MVT::i1, 0, 
/*66591*/         OPC_EmitInteger, MVT::i1, 0, 
/*66594*/         OPC_EmitInteger, MVT::i1, 0, 
/*66597*/         OPC_EmitInteger, MVT::i1, 0, 
/*66600*/         OPC_EmitInteger, MVT::i1, 0, 
/*66603*/         OPC_EmitInteger, MVT::i1, 0, 
/*66606*/         OPC_EmitInteger, MVT::i1, 0, 
/*66609*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66627*/       0, /*End of Scope*/
/*66628*/     /*Scope*/ 121|128,1/*249*/, /*->66879*/
/*66630*/       OPC_CheckChild0Type, MVT::v8i32,
/*66632*/       OPC_RecordChild1, // #1 = $rsrc
/*66633*/       OPC_RecordChild2, // #2 = $sampler
/*66634*/       OPC_MoveChild, 3,
/*66636*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66639*/       OPC_Scope, 47, /*->66688*/ // 5 children in Scope
/*66641*/         OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*66643*/         OPC_MoveParent,
/*66644*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66646*/         OPC_EmitInteger, MVT::i32, 15, 
/*66649*/         OPC_EmitInteger, MVT::i1, 1, 
/*66652*/         OPC_EmitInteger, MVT::i1, 0, 
/*66655*/         OPC_EmitInteger, MVT::i1, 0, 
/*66658*/         OPC_EmitInteger, MVT::i1, 0, 
/*66661*/         OPC_EmitInteger, MVT::i1, 0, 
/*66664*/         OPC_EmitInteger, MVT::i1, 0, 
/*66667*/         OPC_EmitInteger, MVT::i1, 0, 
/*66670*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66688*/       /*Scope*/ 47, /*->66736*/
/*66689*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66691*/         OPC_MoveParent,
/*66692*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66694*/         OPC_EmitInteger, MVT::i32, 15, 
/*66697*/         OPC_EmitInteger, MVT::i1, 0, 
/*66700*/         OPC_EmitInteger, MVT::i1, 0, 
/*66703*/         OPC_EmitInteger, MVT::i1, 1, 
/*66706*/         OPC_EmitInteger, MVT::i1, 0, 
/*66709*/         OPC_EmitInteger, MVT::i1, 0, 
/*66712*/         OPC_EmitInteger, MVT::i1, 0, 
/*66715*/         OPC_EmitInteger, MVT::i1, 0, 
/*66718*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66736*/       /*Scope*/ 47, /*->66784*/
/*66737*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*66739*/         OPC_MoveParent,
/*66740*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66742*/         OPC_EmitInteger, MVT::i32, 15, 
/*66745*/         OPC_EmitInteger, MVT::i1, 0, 
/*66748*/         OPC_EmitInteger, MVT::i1, 0, 
/*66751*/         OPC_EmitInteger, MVT::i1, 0, 
/*66754*/         OPC_EmitInteger, MVT::i1, 0, 
/*66757*/         OPC_EmitInteger, MVT::i1, 0, 
/*66760*/         OPC_EmitInteger, MVT::i1, 0, 
/*66763*/         OPC_EmitInteger, MVT::i1, 0, 
/*66766*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66784*/       /*Scope*/ 47, /*->66832*/
/*66785*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*66787*/         OPC_MoveParent,
/*66788*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66790*/         OPC_EmitInteger, MVT::i32, 15, 
/*66793*/         OPC_EmitInteger, MVT::i1, 0, 
/*66796*/         OPC_EmitInteger, MVT::i1, 0, 
/*66799*/         OPC_EmitInteger, MVT::i1, 1, 
/*66802*/         OPC_EmitInteger, MVT::i1, 0, 
/*66805*/         OPC_EmitInteger, MVT::i1, 0, 
/*66808*/         OPC_EmitInteger, MVT::i1, 0, 
/*66811*/         OPC_EmitInteger, MVT::i1, 0, 
/*66814*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66832*/       /*Scope*/ 45, /*->66878*/
/*66833*/         OPC_MoveParent,
/*66834*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66836*/         OPC_EmitInteger, MVT::i32, 15, 
/*66839*/         OPC_EmitInteger, MVT::i1, 0, 
/*66842*/         OPC_EmitInteger, MVT::i1, 0, 
/*66845*/         OPC_EmitInteger, MVT::i1, 0, 
/*66848*/         OPC_EmitInteger, MVT::i1, 0, 
/*66851*/         OPC_EmitInteger, MVT::i1, 0, 
/*66854*/         OPC_EmitInteger, MVT::i1, 0, 
/*66857*/         OPC_EmitInteger, MVT::i1, 0, 
/*66860*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66878*/       0, /*End of Scope*/
/*66879*/     /*Scope*/ 121|128,1/*249*/, /*->67130*/
/*66881*/       OPC_CheckChild0Type, MVT::v16i32,
/*66883*/       OPC_RecordChild1, // #1 = $rsrc
/*66884*/       OPC_RecordChild2, // #2 = $sampler
/*66885*/       OPC_MoveChild, 3,
/*66887*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66890*/       OPC_Scope, 47, /*->66939*/ // 5 children in Scope
/*66892*/         OPC_CheckPredicate, 72, // Predicate_TEX_RECT
/*66894*/         OPC_MoveParent,
/*66895*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66897*/         OPC_EmitInteger, MVT::i32, 15, 
/*66900*/         OPC_EmitInteger, MVT::i1, 1, 
/*66903*/         OPC_EmitInteger, MVT::i1, 0, 
/*66906*/         OPC_EmitInteger, MVT::i1, 0, 
/*66909*/         OPC_EmitInteger, MVT::i1, 0, 
/*66912*/         OPC_EmitInteger, MVT::i1, 0, 
/*66915*/         OPC_EmitInteger, MVT::i1, 0, 
/*66918*/         OPC_EmitInteger, MVT::i1, 0, 
/*66921*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_RECT>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66939*/       /*Scope*/ 47, /*->66987*/
/*66940*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*66942*/         OPC_MoveParent,
/*66943*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66945*/         OPC_EmitInteger, MVT::i32, 15, 
/*66948*/         OPC_EmitInteger, MVT::i1, 0, 
/*66951*/         OPC_EmitInteger, MVT::i1, 0, 
/*66954*/         OPC_EmitInteger, MVT::i1, 1, 
/*66957*/         OPC_EmitInteger, MVT::i1, 0, 
/*66960*/         OPC_EmitInteger, MVT::i1, 0, 
/*66963*/         OPC_EmitInteger, MVT::i1, 0, 
/*66966*/         OPC_EmitInteger, MVT::i1, 0, 
/*66969*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*66987*/       /*Scope*/ 47, /*->67035*/
/*66988*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*66990*/         OPC_MoveParent,
/*66991*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*66993*/         OPC_EmitInteger, MVT::i32, 15, 
/*66996*/         OPC_EmitInteger, MVT::i1, 0, 
/*66999*/         OPC_EmitInteger, MVT::i1, 0, 
/*67002*/         OPC_EmitInteger, MVT::i1, 0, 
/*67005*/         OPC_EmitInteger, MVT::i1, 0, 
/*67008*/         OPC_EmitInteger, MVT::i1, 0, 
/*67011*/         OPC_EmitInteger, MVT::i1, 0, 
/*67014*/         OPC_EmitInteger, MVT::i1, 0, 
/*67017*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67035*/       /*Scope*/ 47, /*->67083*/
/*67036*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67038*/         OPC_MoveParent,
/*67039*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67041*/         OPC_EmitInteger, MVT::i32, 15, 
/*67044*/         OPC_EmitInteger, MVT::i1, 0, 
/*67047*/         OPC_EmitInteger, MVT::i1, 0, 
/*67050*/         OPC_EmitInteger, MVT::i1, 1, 
/*67053*/         OPC_EmitInteger, MVT::i1, 0, 
/*67056*/         OPC_EmitInteger, MVT::i1, 0, 
/*67059*/         OPC_EmitInteger, MVT::i1, 0, 
/*67062*/         OPC_EmitInteger, MVT::i1, 0, 
/*67065*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67083*/       /*Scope*/ 45, /*->67129*/
/*67084*/         OPC_MoveParent,
/*67085*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67087*/         OPC_EmitInteger, MVT::i32, 15, 
/*67090*/         OPC_EmitInteger, MVT::i1, 0, 
/*67093*/         OPC_EmitInteger, MVT::i1, 0, 
/*67096*/         OPC_EmitInteger, MVT::i1, 0, 
/*67099*/         OPC_EmitInteger, MVT::i1, 0, 
/*67102*/         OPC_EmitInteger, MVT::i1, 0, 
/*67105*/         OPC_EmitInteger, MVT::i1, 0, 
/*67108*/         OPC_EmitInteger, MVT::i1, 0, 
/*67111*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsample:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67129*/       0, /*End of Scope*/
/*67130*/     /*Scope*/ 54, /*->67185*/
/*67131*/       OPC_CheckChild0Type, MVT::i32,
/*67133*/       OPC_RecordChild1, // #1 = $rsrc
/*67134*/       OPC_RecordChild2, // #2 = $sampler
/*67135*/       OPC_MoveChild, 3,
/*67137*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67140*/       OPC_MoveParent,
/*67141*/       OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67143*/       OPC_EmitInteger, MVT::i32, 15, 
/*67146*/       OPC_EmitInteger, MVT::i1, 0, 
/*67149*/       OPC_EmitInteger, MVT::i1, 0, 
/*67152*/       OPC_EmitInteger, MVT::i1, 0, 
/*67155*/       OPC_EmitInteger, MVT::i1, 0, 
/*67158*/       OPC_EmitInteger, MVT::i1, 0, 
/*67161*/       OPC_EmitInteger, MVT::i1, 0, 
/*67164*/       OPC_EmitInteger, MVT::i1, 0, 
/*67167*/       OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_V4_V1), 0,
                    1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                // Src: (SIsample:v4f32 i32:i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                // Dst: (IMAGE_SAMPLE_V4_V1:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67185*/     0, /*End of Scope*/
/*67186*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEL),// ->68005
/*67190*/     OPC_RecordChild0, // #0 = $addr
/*67191*/     OPC_Scope, 73|128,1/*201*/, /*->67395*/ // 4 children in Scope
/*67194*/       OPC_CheckChild0Type, MVT::v2i32,
/*67196*/       OPC_RecordChild1, // #1 = $rsrc
/*67197*/       OPC_RecordChild2, // #2 = $sampler
/*67198*/       OPC_MoveChild, 3,
/*67200*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67203*/       OPC_Scope, 47, /*->67252*/ // 4 children in Scope
/*67205*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*67207*/         OPC_MoveParent,
/*67208*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67210*/         OPC_EmitInteger, MVT::i32, 15, 
/*67213*/         OPC_EmitInteger, MVT::i1, 0, 
/*67216*/         OPC_EmitInteger, MVT::i1, 0, 
/*67219*/         OPC_EmitInteger, MVT::i1, 1, 
/*67222*/         OPC_EmitInteger, MVT::i1, 0, 
/*67225*/         OPC_EmitInteger, MVT::i1, 0, 
/*67228*/         OPC_EmitInteger, MVT::i1, 0, 
/*67231*/         OPC_EmitInteger, MVT::i1, 0, 
/*67234*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67252*/       /*Scope*/ 47, /*->67300*/
/*67253*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67255*/         OPC_MoveParent,
/*67256*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67258*/         OPC_EmitInteger, MVT::i32, 15, 
/*67261*/         OPC_EmitInteger, MVT::i1, 0, 
/*67264*/         OPC_EmitInteger, MVT::i1, 0, 
/*67267*/         OPC_EmitInteger, MVT::i1, 0, 
/*67270*/         OPC_EmitInteger, MVT::i1, 0, 
/*67273*/         OPC_EmitInteger, MVT::i1, 0, 
/*67276*/         OPC_EmitInteger, MVT::i1, 0, 
/*67279*/         OPC_EmitInteger, MVT::i1, 0, 
/*67282*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67300*/       /*Scope*/ 47, /*->67348*/
/*67301*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67303*/         OPC_MoveParent,
/*67304*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67306*/         OPC_EmitInteger, MVT::i32, 15, 
/*67309*/         OPC_EmitInteger, MVT::i1, 0, 
/*67312*/         OPC_EmitInteger, MVT::i1, 0, 
/*67315*/         OPC_EmitInteger, MVT::i1, 1, 
/*67318*/         OPC_EmitInteger, MVT::i1, 0, 
/*67321*/         OPC_EmitInteger, MVT::i1, 0, 
/*67324*/         OPC_EmitInteger, MVT::i1, 0, 
/*67327*/         OPC_EmitInteger, MVT::i1, 0, 
/*67330*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67348*/       /*Scope*/ 45, /*->67394*/
/*67349*/         OPC_MoveParent,
/*67350*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67352*/         OPC_EmitInteger, MVT::i32, 15, 
/*67355*/         OPC_EmitInteger, MVT::i1, 0, 
/*67358*/         OPC_EmitInteger, MVT::i1, 0, 
/*67361*/         OPC_EmitInteger, MVT::i1, 0, 
/*67364*/         OPC_EmitInteger, MVT::i1, 0, 
/*67367*/         OPC_EmitInteger, MVT::i1, 0, 
/*67370*/         OPC_EmitInteger, MVT::i1, 0, 
/*67373*/         OPC_EmitInteger, MVT::i1, 0, 
/*67376*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67394*/       0, /*End of Scope*/
/*67395*/     /*Scope*/ 73|128,1/*201*/, /*->67598*/
/*67397*/       OPC_CheckChild0Type, MVT::v4i32,
/*67399*/       OPC_RecordChild1, // #1 = $rsrc
/*67400*/       OPC_RecordChild2, // #2 = $sampler
/*67401*/       OPC_MoveChild, 3,
/*67403*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67406*/       OPC_Scope, 47, /*->67455*/ // 4 children in Scope
/*67408*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*67410*/         OPC_MoveParent,
/*67411*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67413*/         OPC_EmitInteger, MVT::i32, 15, 
/*67416*/         OPC_EmitInteger, MVT::i1, 0, 
/*67419*/         OPC_EmitInteger, MVT::i1, 0, 
/*67422*/         OPC_EmitInteger, MVT::i1, 1, 
/*67425*/         OPC_EmitInteger, MVT::i1, 0, 
/*67428*/         OPC_EmitInteger, MVT::i1, 0, 
/*67431*/         OPC_EmitInteger, MVT::i1, 0, 
/*67434*/         OPC_EmitInteger, MVT::i1, 0, 
/*67437*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67455*/       /*Scope*/ 47, /*->67503*/
/*67456*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67458*/         OPC_MoveParent,
/*67459*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67461*/         OPC_EmitInteger, MVT::i32, 15, 
/*67464*/         OPC_EmitInteger, MVT::i1, 0, 
/*67467*/         OPC_EmitInteger, MVT::i1, 0, 
/*67470*/         OPC_EmitInteger, MVT::i1, 0, 
/*67473*/         OPC_EmitInteger, MVT::i1, 0, 
/*67476*/         OPC_EmitInteger, MVT::i1, 0, 
/*67479*/         OPC_EmitInteger, MVT::i1, 0, 
/*67482*/         OPC_EmitInteger, MVT::i1, 0, 
/*67485*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67503*/       /*Scope*/ 47, /*->67551*/
/*67504*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67506*/         OPC_MoveParent,
/*67507*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67509*/         OPC_EmitInteger, MVT::i32, 15, 
/*67512*/         OPC_EmitInteger, MVT::i1, 0, 
/*67515*/         OPC_EmitInteger, MVT::i1, 0, 
/*67518*/         OPC_EmitInteger, MVT::i1, 1, 
/*67521*/         OPC_EmitInteger, MVT::i1, 0, 
/*67524*/         OPC_EmitInteger, MVT::i1, 0, 
/*67527*/         OPC_EmitInteger, MVT::i1, 0, 
/*67530*/         OPC_EmitInteger, MVT::i1, 0, 
/*67533*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67551*/       /*Scope*/ 45, /*->67597*/
/*67552*/         OPC_MoveParent,
/*67553*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67555*/         OPC_EmitInteger, MVT::i32, 15, 
/*67558*/         OPC_EmitInteger, MVT::i1, 0, 
/*67561*/         OPC_EmitInteger, MVT::i1, 0, 
/*67564*/         OPC_EmitInteger, MVT::i1, 0, 
/*67567*/         OPC_EmitInteger, MVT::i1, 0, 
/*67570*/         OPC_EmitInteger, MVT::i1, 0, 
/*67573*/         OPC_EmitInteger, MVT::i1, 0, 
/*67576*/         OPC_EmitInteger, MVT::i1, 0, 
/*67579*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67597*/       0, /*End of Scope*/
/*67598*/     /*Scope*/ 73|128,1/*201*/, /*->67801*/
/*67600*/       OPC_CheckChild0Type, MVT::v8i32,
/*67602*/       OPC_RecordChild1, // #1 = $rsrc
/*67603*/       OPC_RecordChild2, // #2 = $sampler
/*67604*/       OPC_MoveChild, 3,
/*67606*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67609*/       OPC_Scope, 47, /*->67658*/ // 4 children in Scope
/*67611*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*67613*/         OPC_MoveParent,
/*67614*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67616*/         OPC_EmitInteger, MVT::i32, 15, 
/*67619*/         OPC_EmitInteger, MVT::i1, 0, 
/*67622*/         OPC_EmitInteger, MVT::i1, 0, 
/*67625*/         OPC_EmitInteger, MVT::i1, 1, 
/*67628*/         OPC_EmitInteger, MVT::i1, 0, 
/*67631*/         OPC_EmitInteger, MVT::i1, 0, 
/*67634*/         OPC_EmitInteger, MVT::i1, 0, 
/*67637*/         OPC_EmitInteger, MVT::i1, 0, 
/*67640*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67658*/       /*Scope*/ 47, /*->67706*/
/*67659*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67661*/         OPC_MoveParent,
/*67662*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67664*/         OPC_EmitInteger, MVT::i32, 15, 
/*67667*/         OPC_EmitInteger, MVT::i1, 0, 
/*67670*/         OPC_EmitInteger, MVT::i1, 0, 
/*67673*/         OPC_EmitInteger, MVT::i1, 0, 
/*67676*/         OPC_EmitInteger, MVT::i1, 0, 
/*67679*/         OPC_EmitInteger, MVT::i1, 0, 
/*67682*/         OPC_EmitInteger, MVT::i1, 0, 
/*67685*/         OPC_EmitInteger, MVT::i1, 0, 
/*67688*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67706*/       /*Scope*/ 47, /*->67754*/
/*67707*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67709*/         OPC_MoveParent,
/*67710*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67712*/         OPC_EmitInteger, MVT::i32, 15, 
/*67715*/         OPC_EmitInteger, MVT::i1, 0, 
/*67718*/         OPC_EmitInteger, MVT::i1, 0, 
/*67721*/         OPC_EmitInteger, MVT::i1, 1, 
/*67724*/         OPC_EmitInteger, MVT::i1, 0, 
/*67727*/         OPC_EmitInteger, MVT::i1, 0, 
/*67730*/         OPC_EmitInteger, MVT::i1, 0, 
/*67733*/         OPC_EmitInteger, MVT::i1, 0, 
/*67736*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67754*/       /*Scope*/ 45, /*->67800*/
/*67755*/         OPC_MoveParent,
/*67756*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67758*/         OPC_EmitInteger, MVT::i32, 15, 
/*67761*/         OPC_EmitInteger, MVT::i1, 0, 
/*67764*/         OPC_EmitInteger, MVT::i1, 0, 
/*67767*/         OPC_EmitInteger, MVT::i1, 0, 
/*67770*/         OPC_EmitInteger, MVT::i1, 0, 
/*67773*/         OPC_EmitInteger, MVT::i1, 0, 
/*67776*/         OPC_EmitInteger, MVT::i1, 0, 
/*67779*/         OPC_EmitInteger, MVT::i1, 0, 
/*67782*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67800*/       0, /*End of Scope*/
/*67801*/     /*Scope*/ 73|128,1/*201*/, /*->68004*/
/*67803*/       OPC_CheckChild0Type, MVT::v16i32,
/*67805*/       OPC_RecordChild1, // #1 = $rsrc
/*67806*/       OPC_RecordChild2, // #2 = $sampler
/*67807*/       OPC_MoveChild, 3,
/*67809*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67812*/       OPC_Scope, 47, /*->67861*/ // 4 children in Scope
/*67814*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*67816*/         OPC_MoveParent,
/*67817*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67819*/         OPC_EmitInteger, MVT::i32, 15, 
/*67822*/         OPC_EmitInteger, MVT::i1, 0, 
/*67825*/         OPC_EmitInteger, MVT::i1, 0, 
/*67828*/         OPC_EmitInteger, MVT::i1, 1, 
/*67831*/         OPC_EmitInteger, MVT::i1, 0, 
/*67834*/         OPC_EmitInteger, MVT::i1, 0, 
/*67837*/         OPC_EmitInteger, MVT::i1, 0, 
/*67840*/         OPC_EmitInteger, MVT::i1, 0, 
/*67843*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67861*/       /*Scope*/ 47, /*->67909*/
/*67862*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*67864*/         OPC_MoveParent,
/*67865*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67867*/         OPC_EmitInteger, MVT::i32, 15, 
/*67870*/         OPC_EmitInteger, MVT::i1, 0, 
/*67873*/         OPC_EmitInteger, MVT::i1, 0, 
/*67876*/         OPC_EmitInteger, MVT::i1, 0, 
/*67879*/         OPC_EmitInteger, MVT::i1, 0, 
/*67882*/         OPC_EmitInteger, MVT::i1, 0, 
/*67885*/         OPC_EmitInteger, MVT::i1, 0, 
/*67888*/         OPC_EmitInteger, MVT::i1, 0, 
/*67891*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67909*/       /*Scope*/ 47, /*->67957*/
/*67910*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*67912*/         OPC_MoveParent,
/*67913*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67915*/         OPC_EmitInteger, MVT::i32, 15, 
/*67918*/         OPC_EmitInteger, MVT::i1, 0, 
/*67921*/         OPC_EmitInteger, MVT::i1, 0, 
/*67924*/         OPC_EmitInteger, MVT::i1, 1, 
/*67927*/         OPC_EmitInteger, MVT::i1, 0, 
/*67930*/         OPC_EmitInteger, MVT::i1, 0, 
/*67933*/         OPC_EmitInteger, MVT::i1, 0, 
/*67936*/         OPC_EmitInteger, MVT::i1, 0, 
/*67939*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*67957*/       /*Scope*/ 45, /*->68003*/
/*67958*/         OPC_MoveParent,
/*67959*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*67961*/         OPC_EmitInteger, MVT::i32, 15, 
/*67964*/         OPC_EmitInteger, MVT::i1, 0, 
/*67967*/         OPC_EmitInteger, MVT::i1, 0, 
/*67970*/         OPC_EmitInteger, MVT::i1, 0, 
/*67973*/         OPC_EmitInteger, MVT::i1, 0, 
/*67976*/         OPC_EmitInteger, MVT::i1, 0, 
/*67979*/         OPC_EmitInteger, MVT::i1, 0, 
/*67982*/         OPC_EmitInteger, MVT::i1, 0, 
/*67985*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_L_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsamplel:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_L_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68003*/       0, /*End of Scope*/
/*68004*/     0, /*End of Scope*/
/*68005*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLEB),// ->68824
/*68009*/     OPC_RecordChild0, // #0 = $addr
/*68010*/     OPC_Scope, 73|128,1/*201*/, /*->68214*/ // 4 children in Scope
/*68013*/       OPC_CheckChild0Type, MVT::v2i32,
/*68015*/       OPC_RecordChild1, // #1 = $rsrc
/*68016*/       OPC_RecordChild2, // #2 = $sampler
/*68017*/       OPC_MoveChild, 3,
/*68019*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68022*/       OPC_Scope, 47, /*->68071*/ // 4 children in Scope
/*68024*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68026*/         OPC_MoveParent,
/*68027*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68029*/         OPC_EmitInteger, MVT::i32, 15, 
/*68032*/         OPC_EmitInteger, MVT::i1, 0, 
/*68035*/         OPC_EmitInteger, MVT::i1, 0, 
/*68038*/         OPC_EmitInteger, MVT::i1, 1, 
/*68041*/         OPC_EmitInteger, MVT::i1, 0, 
/*68044*/         OPC_EmitInteger, MVT::i1, 0, 
/*68047*/         OPC_EmitInteger, MVT::i1, 0, 
/*68050*/         OPC_EmitInteger, MVT::i1, 0, 
/*68053*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68071*/       /*Scope*/ 47, /*->68119*/
/*68072*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68074*/         OPC_MoveParent,
/*68075*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68077*/         OPC_EmitInteger, MVT::i32, 15, 
/*68080*/         OPC_EmitInteger, MVT::i1, 0, 
/*68083*/         OPC_EmitInteger, MVT::i1, 0, 
/*68086*/         OPC_EmitInteger, MVT::i1, 0, 
/*68089*/         OPC_EmitInteger, MVT::i1, 0, 
/*68092*/         OPC_EmitInteger, MVT::i1, 0, 
/*68095*/         OPC_EmitInteger, MVT::i1, 0, 
/*68098*/         OPC_EmitInteger, MVT::i1, 0, 
/*68101*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68119*/       /*Scope*/ 47, /*->68167*/
/*68120*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68122*/         OPC_MoveParent,
/*68123*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68125*/         OPC_EmitInteger, MVT::i32, 15, 
/*68128*/         OPC_EmitInteger, MVT::i1, 0, 
/*68131*/         OPC_EmitInteger, MVT::i1, 0, 
/*68134*/         OPC_EmitInteger, MVT::i1, 1, 
/*68137*/         OPC_EmitInteger, MVT::i1, 0, 
/*68140*/         OPC_EmitInteger, MVT::i1, 0, 
/*68143*/         OPC_EmitInteger, MVT::i1, 0, 
/*68146*/         OPC_EmitInteger, MVT::i1, 0, 
/*68149*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68167*/       /*Scope*/ 45, /*->68213*/
/*68168*/         OPC_MoveParent,
/*68169*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68171*/         OPC_EmitInteger, MVT::i32, 15, 
/*68174*/         OPC_EmitInteger, MVT::i1, 0, 
/*68177*/         OPC_EmitInteger, MVT::i1, 0, 
/*68180*/         OPC_EmitInteger, MVT::i1, 0, 
/*68183*/         OPC_EmitInteger, MVT::i1, 0, 
/*68186*/         OPC_EmitInteger, MVT::i1, 0, 
/*68189*/         OPC_EmitInteger, MVT::i1, 0, 
/*68192*/         OPC_EmitInteger, MVT::i1, 0, 
/*68195*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68213*/       0, /*End of Scope*/
/*68214*/     /*Scope*/ 73|128,1/*201*/, /*->68417*/
/*68216*/       OPC_CheckChild0Type, MVT::v4i32,
/*68218*/       OPC_RecordChild1, // #1 = $rsrc
/*68219*/       OPC_RecordChild2, // #2 = $sampler
/*68220*/       OPC_MoveChild, 3,
/*68222*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68225*/       OPC_Scope, 47, /*->68274*/ // 4 children in Scope
/*68227*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68229*/         OPC_MoveParent,
/*68230*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68232*/         OPC_EmitInteger, MVT::i32, 15, 
/*68235*/         OPC_EmitInteger, MVT::i1, 0, 
/*68238*/         OPC_EmitInteger, MVT::i1, 0, 
/*68241*/         OPC_EmitInteger, MVT::i1, 1, 
/*68244*/         OPC_EmitInteger, MVT::i1, 0, 
/*68247*/         OPC_EmitInteger, MVT::i1, 0, 
/*68250*/         OPC_EmitInteger, MVT::i1, 0, 
/*68253*/         OPC_EmitInteger, MVT::i1, 0, 
/*68256*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68274*/       /*Scope*/ 47, /*->68322*/
/*68275*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68277*/         OPC_MoveParent,
/*68278*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68280*/         OPC_EmitInteger, MVT::i32, 15, 
/*68283*/         OPC_EmitInteger, MVT::i1, 0, 
/*68286*/         OPC_EmitInteger, MVT::i1, 0, 
/*68289*/         OPC_EmitInteger, MVT::i1, 0, 
/*68292*/         OPC_EmitInteger, MVT::i1, 0, 
/*68295*/         OPC_EmitInteger, MVT::i1, 0, 
/*68298*/         OPC_EmitInteger, MVT::i1, 0, 
/*68301*/         OPC_EmitInteger, MVT::i1, 0, 
/*68304*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68322*/       /*Scope*/ 47, /*->68370*/
/*68323*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68325*/         OPC_MoveParent,
/*68326*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68328*/         OPC_EmitInteger, MVT::i32, 15, 
/*68331*/         OPC_EmitInteger, MVT::i1, 0, 
/*68334*/         OPC_EmitInteger, MVT::i1, 0, 
/*68337*/         OPC_EmitInteger, MVT::i1, 1, 
/*68340*/         OPC_EmitInteger, MVT::i1, 0, 
/*68343*/         OPC_EmitInteger, MVT::i1, 0, 
/*68346*/         OPC_EmitInteger, MVT::i1, 0, 
/*68349*/         OPC_EmitInteger, MVT::i1, 0, 
/*68352*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68370*/       /*Scope*/ 45, /*->68416*/
/*68371*/         OPC_MoveParent,
/*68372*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68374*/         OPC_EmitInteger, MVT::i32, 15, 
/*68377*/         OPC_EmitInteger, MVT::i1, 0, 
/*68380*/         OPC_EmitInteger, MVT::i1, 0, 
/*68383*/         OPC_EmitInteger, MVT::i1, 0, 
/*68386*/         OPC_EmitInteger, MVT::i1, 0, 
/*68389*/         OPC_EmitInteger, MVT::i1, 0, 
/*68392*/         OPC_EmitInteger, MVT::i1, 0, 
/*68395*/         OPC_EmitInteger, MVT::i1, 0, 
/*68398*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68416*/       0, /*End of Scope*/
/*68417*/     /*Scope*/ 73|128,1/*201*/, /*->68620*/
/*68419*/       OPC_CheckChild0Type, MVT::v8i32,
/*68421*/       OPC_RecordChild1, // #1 = $rsrc
/*68422*/       OPC_RecordChild2, // #2 = $sampler
/*68423*/       OPC_MoveChild, 3,
/*68425*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68428*/       OPC_Scope, 47, /*->68477*/ // 4 children in Scope
/*68430*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68432*/         OPC_MoveParent,
/*68433*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68435*/         OPC_EmitInteger, MVT::i32, 15, 
/*68438*/         OPC_EmitInteger, MVT::i1, 0, 
/*68441*/         OPC_EmitInteger, MVT::i1, 0, 
/*68444*/         OPC_EmitInteger, MVT::i1, 1, 
/*68447*/         OPC_EmitInteger, MVT::i1, 0, 
/*68450*/         OPC_EmitInteger, MVT::i1, 0, 
/*68453*/         OPC_EmitInteger, MVT::i1, 0, 
/*68456*/         OPC_EmitInteger, MVT::i1, 0, 
/*68459*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68477*/       /*Scope*/ 47, /*->68525*/
/*68478*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68480*/         OPC_MoveParent,
/*68481*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68483*/         OPC_EmitInteger, MVT::i32, 15, 
/*68486*/         OPC_EmitInteger, MVT::i1, 0, 
/*68489*/         OPC_EmitInteger, MVT::i1, 0, 
/*68492*/         OPC_EmitInteger, MVT::i1, 0, 
/*68495*/         OPC_EmitInteger, MVT::i1, 0, 
/*68498*/         OPC_EmitInteger, MVT::i1, 0, 
/*68501*/         OPC_EmitInteger, MVT::i1, 0, 
/*68504*/         OPC_EmitInteger, MVT::i1, 0, 
/*68507*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68525*/       /*Scope*/ 47, /*->68573*/
/*68526*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68528*/         OPC_MoveParent,
/*68529*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68531*/         OPC_EmitInteger, MVT::i32, 15, 
/*68534*/         OPC_EmitInteger, MVT::i1, 0, 
/*68537*/         OPC_EmitInteger, MVT::i1, 0, 
/*68540*/         OPC_EmitInteger, MVT::i1, 1, 
/*68543*/         OPC_EmitInteger, MVT::i1, 0, 
/*68546*/         OPC_EmitInteger, MVT::i1, 0, 
/*68549*/         OPC_EmitInteger, MVT::i1, 0, 
/*68552*/         OPC_EmitInteger, MVT::i1, 0, 
/*68555*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68573*/       /*Scope*/ 45, /*->68619*/
/*68574*/         OPC_MoveParent,
/*68575*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68577*/         OPC_EmitInteger, MVT::i32, 15, 
/*68580*/         OPC_EmitInteger, MVT::i1, 0, 
/*68583*/         OPC_EmitInteger, MVT::i1, 0, 
/*68586*/         OPC_EmitInteger, MVT::i1, 0, 
/*68589*/         OPC_EmitInteger, MVT::i1, 0, 
/*68592*/         OPC_EmitInteger, MVT::i1, 0, 
/*68595*/         OPC_EmitInteger, MVT::i1, 0, 
/*68598*/         OPC_EmitInteger, MVT::i1, 0, 
/*68601*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68619*/       0, /*End of Scope*/
/*68620*/     /*Scope*/ 73|128,1/*201*/, /*->68823*/
/*68622*/       OPC_CheckChild0Type, MVT::v16i32,
/*68624*/       OPC_RecordChild1, // #1 = $rsrc
/*68625*/       OPC_RecordChild2, // #2 = $sampler
/*68626*/       OPC_MoveChild, 3,
/*68628*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68631*/       OPC_Scope, 47, /*->68680*/ // 4 children in Scope
/*68633*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68635*/         OPC_MoveParent,
/*68636*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68638*/         OPC_EmitInteger, MVT::i32, 15, 
/*68641*/         OPC_EmitInteger, MVT::i1, 0, 
/*68644*/         OPC_EmitInteger, MVT::i1, 0, 
/*68647*/         OPC_EmitInteger, MVT::i1, 1, 
/*68650*/         OPC_EmitInteger, MVT::i1, 0, 
/*68653*/         OPC_EmitInteger, MVT::i1, 0, 
/*68656*/         OPC_EmitInteger, MVT::i1, 0, 
/*68659*/         OPC_EmitInteger, MVT::i1, 0, 
/*68662*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68680*/       /*Scope*/ 47, /*->68728*/
/*68681*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68683*/         OPC_MoveParent,
/*68684*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68686*/         OPC_EmitInteger, MVT::i32, 15, 
/*68689*/         OPC_EmitInteger, MVT::i1, 0, 
/*68692*/         OPC_EmitInteger, MVT::i1, 0, 
/*68695*/         OPC_EmitInteger, MVT::i1, 0, 
/*68698*/         OPC_EmitInteger, MVT::i1, 0, 
/*68701*/         OPC_EmitInteger, MVT::i1, 0, 
/*68704*/         OPC_EmitInteger, MVT::i1, 0, 
/*68707*/         OPC_EmitInteger, MVT::i1, 0, 
/*68710*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68728*/       /*Scope*/ 47, /*->68776*/
/*68729*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68731*/         OPC_MoveParent,
/*68732*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68734*/         OPC_EmitInteger, MVT::i32, 15, 
/*68737*/         OPC_EmitInteger, MVT::i1, 0, 
/*68740*/         OPC_EmitInteger, MVT::i1, 0, 
/*68743*/         OPC_EmitInteger, MVT::i1, 1, 
/*68746*/         OPC_EmitInteger, MVT::i1, 0, 
/*68749*/         OPC_EmitInteger, MVT::i1, 0, 
/*68752*/         OPC_EmitInteger, MVT::i1, 0, 
/*68755*/         OPC_EmitInteger, MVT::i1, 0, 
/*68758*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68776*/       /*Scope*/ 45, /*->68822*/
/*68777*/         OPC_MoveParent,
/*68778*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68780*/         OPC_EmitInteger, MVT::i32, 15, 
/*68783*/         OPC_EmitInteger, MVT::i1, 0, 
/*68786*/         OPC_EmitInteger, MVT::i1, 0, 
/*68789*/         OPC_EmitInteger, MVT::i1, 0, 
/*68792*/         OPC_EmitInteger, MVT::i1, 0, 
/*68795*/         OPC_EmitInteger, MVT::i1, 0, 
/*68798*/         OPC_EmitInteger, MVT::i1, 0, 
/*68801*/         OPC_EmitInteger, MVT::i1, 0, 
/*68804*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_B_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampleb:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_B_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68822*/       0, /*End of Scope*/
/*68823*/     0, /*End of Scope*/
/*68824*/   /*SwitchOpcode*/ 47|128,6/*815*/, TARGET_VAL(AMDGPUISD::SAMPLED),// ->69643
/*68828*/     OPC_RecordChild0, // #0 = $addr
/*68829*/     OPC_Scope, 73|128,1/*201*/, /*->69033*/ // 4 children in Scope
/*68832*/       OPC_CheckChild0Type, MVT::v2i32,
/*68834*/       OPC_RecordChild1, // #1 = $rsrc
/*68835*/       OPC_RecordChild2, // #2 = $sampler
/*68836*/       OPC_MoveChild, 3,
/*68838*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68841*/       OPC_Scope, 47, /*->68890*/ // 4 children in Scope
/*68843*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*68845*/         OPC_MoveParent,
/*68846*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68848*/         OPC_EmitInteger, MVT::i32, 15, 
/*68851*/         OPC_EmitInteger, MVT::i1, 0, 
/*68854*/         OPC_EmitInteger, MVT::i1, 0, 
/*68857*/         OPC_EmitInteger, MVT::i1, 1, 
/*68860*/         OPC_EmitInteger, MVT::i1, 0, 
/*68863*/         OPC_EmitInteger, MVT::i1, 0, 
/*68866*/         OPC_EmitInteger, MVT::i1, 0, 
/*68869*/         OPC_EmitInteger, MVT::i1, 0, 
/*68872*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68890*/       /*Scope*/ 47, /*->68938*/
/*68891*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*68893*/         OPC_MoveParent,
/*68894*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68896*/         OPC_EmitInteger, MVT::i32, 15, 
/*68899*/         OPC_EmitInteger, MVT::i1, 0, 
/*68902*/         OPC_EmitInteger, MVT::i1, 0, 
/*68905*/         OPC_EmitInteger, MVT::i1, 0, 
/*68908*/         OPC_EmitInteger, MVT::i1, 0, 
/*68911*/         OPC_EmitInteger, MVT::i1, 0, 
/*68914*/         OPC_EmitInteger, MVT::i1, 0, 
/*68917*/         OPC_EmitInteger, MVT::i1, 0, 
/*68920*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68938*/       /*Scope*/ 47, /*->68986*/
/*68939*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*68941*/         OPC_MoveParent,
/*68942*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68944*/         OPC_EmitInteger, MVT::i32, 15, 
/*68947*/         OPC_EmitInteger, MVT::i1, 0, 
/*68950*/         OPC_EmitInteger, MVT::i1, 0, 
/*68953*/         OPC_EmitInteger, MVT::i1, 1, 
/*68956*/         OPC_EmitInteger, MVT::i1, 0, 
/*68959*/         OPC_EmitInteger, MVT::i1, 0, 
/*68962*/         OPC_EmitInteger, MVT::i1, 0, 
/*68965*/         OPC_EmitInteger, MVT::i1, 0, 
/*68968*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*68986*/       /*Scope*/ 45, /*->69032*/
/*68987*/         OPC_MoveParent,
/*68988*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*68990*/         OPC_EmitInteger, MVT::i32, 15, 
/*68993*/         OPC_EmitInteger, MVT::i1, 0, 
/*68996*/         OPC_EmitInteger, MVT::i1, 0, 
/*68999*/         OPC_EmitInteger, MVT::i1, 0, 
/*69002*/         OPC_EmitInteger, MVT::i1, 0, 
/*69005*/         OPC_EmitInteger, MVT::i1, 0, 
/*69008*/         OPC_EmitInteger, MVT::i1, 0, 
/*69011*/         OPC_EmitInteger, MVT::i1, 0, 
/*69014*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V2), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v2i32:v2i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V2:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v2i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69032*/       0, /*End of Scope*/
/*69033*/     /*Scope*/ 73|128,1/*201*/, /*->69236*/
/*69035*/       OPC_CheckChild0Type, MVT::v4i32,
/*69037*/       OPC_RecordChild1, // #1 = $rsrc
/*69038*/       OPC_RecordChild2, // #2 = $sampler
/*69039*/       OPC_MoveChild, 3,
/*69041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69044*/       OPC_Scope, 47, /*->69093*/ // 4 children in Scope
/*69046*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*69048*/         OPC_MoveParent,
/*69049*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69051*/         OPC_EmitInteger, MVT::i32, 15, 
/*69054*/         OPC_EmitInteger, MVT::i1, 0, 
/*69057*/         OPC_EmitInteger, MVT::i1, 0, 
/*69060*/         OPC_EmitInteger, MVT::i1, 1, 
/*69063*/         OPC_EmitInteger, MVT::i1, 0, 
/*69066*/         OPC_EmitInteger, MVT::i1, 0, 
/*69069*/         OPC_EmitInteger, MVT::i1, 0, 
/*69072*/         OPC_EmitInteger, MVT::i1, 0, 
/*69075*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69093*/       /*Scope*/ 47, /*->69141*/
/*69094*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*69096*/         OPC_MoveParent,
/*69097*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69099*/         OPC_EmitInteger, MVT::i32, 15, 
/*69102*/         OPC_EmitInteger, MVT::i1, 0, 
/*69105*/         OPC_EmitInteger, MVT::i1, 0, 
/*69108*/         OPC_EmitInteger, MVT::i1, 0, 
/*69111*/         OPC_EmitInteger, MVT::i1, 0, 
/*69114*/         OPC_EmitInteger, MVT::i1, 0, 
/*69117*/         OPC_EmitInteger, MVT::i1, 0, 
/*69120*/         OPC_EmitInteger, MVT::i1, 0, 
/*69123*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69141*/       /*Scope*/ 47, /*->69189*/
/*69142*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*69144*/         OPC_MoveParent,
/*69145*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69147*/         OPC_EmitInteger, MVT::i32, 15, 
/*69150*/         OPC_EmitInteger, MVT::i1, 0, 
/*69153*/         OPC_EmitInteger, MVT::i1, 0, 
/*69156*/         OPC_EmitInteger, MVT::i1, 1, 
/*69159*/         OPC_EmitInteger, MVT::i1, 0, 
/*69162*/         OPC_EmitInteger, MVT::i1, 0, 
/*69165*/         OPC_EmitInteger, MVT::i1, 0, 
/*69168*/         OPC_EmitInteger, MVT::i1, 0, 
/*69171*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69189*/       /*Scope*/ 45, /*->69235*/
/*69190*/         OPC_MoveParent,
/*69191*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69193*/         OPC_EmitInteger, MVT::i32, 15, 
/*69196*/         OPC_EmitInteger, MVT::i1, 0, 
/*69199*/         OPC_EmitInteger, MVT::i1, 0, 
/*69202*/         OPC_EmitInteger, MVT::i1, 0, 
/*69205*/         OPC_EmitInteger, MVT::i1, 0, 
/*69208*/         OPC_EmitInteger, MVT::i1, 0, 
/*69211*/         OPC_EmitInteger, MVT::i1, 0, 
/*69214*/         OPC_EmitInteger, MVT::i1, 0, 
/*69217*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V4), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v4i32:v4i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V4:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v4i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69235*/       0, /*End of Scope*/
/*69236*/     /*Scope*/ 73|128,1/*201*/, /*->69439*/
/*69238*/       OPC_CheckChild0Type, MVT::v8i32,
/*69240*/       OPC_RecordChild1, // #1 = $rsrc
/*69241*/       OPC_RecordChild2, // #2 = $sampler
/*69242*/       OPC_MoveChild, 3,
/*69244*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69247*/       OPC_Scope, 47, /*->69296*/ // 4 children in Scope
/*69249*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*69251*/         OPC_MoveParent,
/*69252*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69254*/         OPC_EmitInteger, MVT::i32, 15, 
/*69257*/         OPC_EmitInteger, MVT::i1, 0, 
/*69260*/         OPC_EmitInteger, MVT::i1, 0, 
/*69263*/         OPC_EmitInteger, MVT::i1, 1, 
/*69266*/         OPC_EmitInteger, MVT::i1, 0, 
/*69269*/         OPC_EmitInteger, MVT::i1, 0, 
/*69272*/         OPC_EmitInteger, MVT::i1, 0, 
/*69275*/         OPC_EmitInteger, MVT::i1, 0, 
/*69278*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69296*/       /*Scope*/ 47, /*->69344*/
/*69297*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*69299*/         OPC_MoveParent,
/*69300*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69302*/         OPC_EmitInteger, MVT::i32, 15, 
/*69305*/         OPC_EmitInteger, MVT::i1, 0, 
/*69308*/         OPC_EmitInteger, MVT::i1, 0, 
/*69311*/         OPC_EmitInteger, MVT::i1, 0, 
/*69314*/         OPC_EmitInteger, MVT::i1, 0, 
/*69317*/         OPC_EmitInteger, MVT::i1, 0, 
/*69320*/         OPC_EmitInteger, MVT::i1, 0, 
/*69323*/         OPC_EmitInteger, MVT::i1, 0, 
/*69326*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69344*/       /*Scope*/ 47, /*->69392*/
/*69345*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*69347*/         OPC_MoveParent,
/*69348*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69350*/         OPC_EmitInteger, MVT::i32, 15, 
/*69353*/         OPC_EmitInteger, MVT::i1, 0, 
/*69356*/         OPC_EmitInteger, MVT::i1, 0, 
/*69359*/         OPC_EmitInteger, MVT::i1, 1, 
/*69362*/         OPC_EmitInteger, MVT::i1, 0, 
/*69365*/         OPC_EmitInteger, MVT::i1, 0, 
/*69368*/         OPC_EmitInteger, MVT::i1, 0, 
/*69371*/         OPC_EmitInteger, MVT::i1, 0, 
/*69374*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69392*/       /*Scope*/ 45, /*->69438*/
/*69393*/         OPC_MoveParent,
/*69394*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69396*/         OPC_EmitInteger, MVT::i32, 15, 
/*69399*/         OPC_EmitInteger, MVT::i1, 0, 
/*69402*/         OPC_EmitInteger, MVT::i1, 0, 
/*69405*/         OPC_EmitInteger, MVT::i1, 0, 
/*69408*/         OPC_EmitInteger, MVT::i1, 0, 
/*69411*/         OPC_EmitInteger, MVT::i1, 0, 
/*69414*/         OPC_EmitInteger, MVT::i1, 0, 
/*69417*/         OPC_EmitInteger, MVT::i1, 0, 
/*69420*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V8), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v8i32:v8i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V8:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v8i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69438*/       0, /*End of Scope*/
/*69439*/     /*Scope*/ 73|128,1/*201*/, /*->69642*/
/*69441*/       OPC_CheckChild0Type, MVT::v16i32,
/*69443*/       OPC_RecordChild1, // #1 = $rsrc
/*69444*/       OPC_RecordChild2, // #2 = $sampler
/*69445*/       OPC_MoveChild, 3,
/*69447*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69450*/       OPC_Scope, 47, /*->69499*/ // 4 children in Scope
/*69452*/         OPC_CheckPredicate, 44, // Predicate_TEX_ARRAY
/*69454*/         OPC_MoveParent,
/*69455*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69457*/         OPC_EmitInteger, MVT::i32, 15, 
/*69460*/         OPC_EmitInteger, MVT::i1, 0, 
/*69463*/         OPC_EmitInteger, MVT::i1, 0, 
/*69466*/         OPC_EmitInteger, MVT::i1, 1, 
/*69469*/         OPC_EmitInteger, MVT::i1, 0, 
/*69472*/         OPC_EmitInteger, MVT::i1, 0, 
/*69475*/         OPC_EmitInteger, MVT::i1, 0, 
/*69478*/         OPC_EmitInteger, MVT::i1, 0, 
/*69481*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69499*/       /*Scope*/ 47, /*->69547*/
/*69500*/         OPC_CheckPredicate, 47, // Predicate_TEX_SHADOW
/*69502*/         OPC_MoveParent,
/*69503*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69505*/         OPC_EmitInteger, MVT::i32, 15, 
/*69508*/         OPC_EmitInteger, MVT::i1, 0, 
/*69511*/         OPC_EmitInteger, MVT::i1, 0, 
/*69514*/         OPC_EmitInteger, MVT::i1, 0, 
/*69517*/         OPC_EmitInteger, MVT::i1, 0, 
/*69520*/         OPC_EmitInteger, MVT::i1, 0, 
/*69523*/         OPC_EmitInteger, MVT::i1, 0, 
/*69526*/         OPC_EmitInteger, MVT::i1, 0, 
/*69529*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69547*/       /*Scope*/ 47, /*->69595*/
/*69548*/         OPC_CheckPredicate, 73, // Predicate_TEX_SHADOW_ARRAY
/*69550*/         OPC_MoveParent,
/*69551*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69553*/         OPC_EmitInteger, MVT::i32, 15, 
/*69556*/         OPC_EmitInteger, MVT::i1, 0, 
/*69559*/         OPC_EmitInteger, MVT::i1, 0, 
/*69562*/         OPC_EmitInteger, MVT::i1, 1, 
/*69565*/         OPC_EmitInteger, MVT::i1, 0, 
/*69568*/         OPC_EmitInteger, MVT::i1, 0, 
/*69571*/         OPC_EmitInteger, MVT::i1, 0, 
/*69574*/         OPC_EmitInteger, MVT::i1, 0, 
/*69577*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_C_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)<<P:Predicate_TEX_SHADOW_ARRAY>>) - Complexity = 7
                  // Dst: (IMAGE_SAMPLE_C_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 1:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69595*/       /*Scope*/ 45, /*->69641*/
/*69596*/         OPC_MoveParent,
/*69597*/         OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69599*/         OPC_EmitInteger, MVT::i32, 15, 
/*69602*/         OPC_EmitInteger, MVT::i1, 0, 
/*69605*/         OPC_EmitInteger, MVT::i1, 0, 
/*69608*/         OPC_EmitInteger, MVT::i1, 0, 
/*69611*/         OPC_EmitInteger, MVT::i1, 0, 
/*69614*/         OPC_EmitInteger, MVT::i1, 0, 
/*69617*/         OPC_EmitInteger, MVT::i1, 0, 
/*69620*/         OPC_EmitInteger, MVT::i1, 0, 
/*69623*/         OPC_MorphNodeTo, TARGET_VAL(AMDGPU::IMAGE_SAMPLE_D_V4_V16), 0,
                      1/*#VTs*/, MVT::v4f32, 11/*#Ops*/, 3, 4, 5, 6, 7, 8, 9, 10, 0, 1, 2, 
                  // Src: (SIsampled:v4f32 v16i32:v16i32:$addr, v32i8:v32i8:$rsrc, v4i32:v4i32:$sampler, (imm:i32)) - Complexity = 6
                  // Dst: (IMAGE_SAMPLE_D_V4_V16:v4f32 15:i32, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, 0:i1, ?:v16i32:$addr, ?:v32i8:$rsrc, ?:v4i32:$sampler)
/*69641*/       0, /*End of Scope*/
/*69642*/     0, /*End of Scope*/
/*69643*/   /*SwitchOpcode*/ 39, TARGET_VAL(AMDGPUISD::LOAD_INPUT),// ->69685
/*69646*/     OPC_RecordChild0, // #0 = $tlst
/*69647*/     OPC_RecordChild1, // #1 = $attr_offset
/*69648*/     OPC_MoveChild, 1,
/*69650*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69653*/     OPC_MoveParent,
/*69654*/     OPC_RecordChild2, // #2 = $buf_idx_vgpr
/*69655*/     OPC_CheckPatternPredicate, 0, // (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS)
/*69657*/     OPC_EmitInteger, MVT::i32, 0, 
/*69660*/     OPC_EmitConvertToTarget, 1,
/*69662*/     OPC_EmitInteger, MVT::i1, 0, 
/*69665*/     OPC_EmitInteger, MVT::i1, 0, 
/*69668*/     OPC_EmitInteger, MVT::i1, 0, 
/*69671*/     OPC_MorphNodeTo, TARGET_VAL(AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN), 0,
                  1/*#VTs*/, MVT::v4f32, 7/*#Ops*/, 2, 0, 3, 4, 5, 6, 7, 
              // Src: (SIload_input:v4f32 v4i32:v4i32:$tlst, (imm:i16):$attr_offset, i32:i32:$buf_idx_vgpr) - Complexity = 6
              // Dst: (BUFFER_LOAD_FORMAT_XYZW_IDXEN:v4f32 ?:i32:$buf_idx_vgpr, ?:v4i32:$tlst, 0:i32, (imm:i16):$attr_offset, 0:i1, 0:i1, 0:i1)
/*69685*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 69687 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 426
  // #OPC_RecordNode                     = 1171
  // #OPC_RecordChild                    = 2208
  // #OPC_RecordMemRef                   = 16
  // #OPC_CaptureGlueInput               = 23
  // #OPC_MoveChild                      = 1409
  // #OPC_MoveParent                     = 1620
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 90
  // #OPC_CheckPatternPredicate          = 1136
  // #OPC_CheckPredicate                 = 446
  // #OPC_CheckOpcode                    = 415
  // #OPC_SwitchOpcode                   = 3
  // #OPC_CheckType                      = 600
  // #OPC_SwitchType                     = 99
  // #OPC_CheckChildType                 = 444
  // #OPC_CheckInteger                   = 16
  // #OPC_CheckChildInteger              = 245
  // #OPC_CheckCondCode                  = 9
  // #OPC_CheckValueType                 = 4
  // #OPC_CheckComplexPat                = 319
  // #OPC_CheckAndImm                    = 0
  // #OPC_CheckOrImm                     = 0
  // #OPC_CheckFoldableChainNode         = 0
  // #OPC_EmitInteger                    = 4531
  // #OPC_EmitStringInteger              = 221
  // #OPC_EmitRegister                   = 263
  // #OPC_EmitConvertToTarget            = 266
  // #OPC_EmitMergeInputChains           = 267
  // #OPC_EmitCopyToReg                  = 2
  // #OPC_EmitNode                       = 173
  // #OPC_EmitNodeXForm                  = 2083
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 37
  // #OPC_MorphNodeTo                    = 1414

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 1: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 2: return (Subtarget->getGeneration() == AMDGPUSubtarget::EVERGREEN ||Subtarget->getGeneration() ==AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 3: return (Subtarget->hasCaymanISA());
  case 4: return (Subtarget->getGeneration() >= AMDGPUSubtarget::EVERGREEN && Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS && !Subtarget->hasCaymanISA());
  case 5: return (Subtarget->hasFlatAddressSpace());
  case 6: return (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 7: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS ||Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS);
  case 8: return (Subtarget->getGeneration() <= AMDGPUSubtarget::R700);
  case 9: return (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 10: return (Subtarget->getGeneration() <= AMDGPUSubtarget::NORTHERN_ISLANDS);
  case 11: return (true) && (Subtarget->getGeneration() == AMDGPUSubtarget::SEA_ISLANDS || Subtarget->getGeneration() == AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 12: return (true) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS) && (Subtarget->getGeneration() >= AMDGPUSubtarget::VOLCANIC_ISLANDS);
  case 13: return (Subtarget->getGeneration() >= AMDGPUSubtarget::SEA_ISLANDS);
  case 14: return (Subtarget->getGeneration() == AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 15: return (true) && (Subtarget->getLDSBankCount() == 32) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 16: return (true) && (Subtarget->getLDSBankCount() == 16) && (Subtarget->getGeneration() >= AMDGPUSubtarget::SOUTHERN_ISLANDS);
  case 17: return (TM.Options.UnsafeFPMath);
  case 18: return (Subtarget->getGeneration() == AMDGPUSubtarget::R700);
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_si_st_local
    SDNode *N = Node;

  return isLocalStore(cast<StoreSDNode>(N));

  }
  case 1: { 
    // Predicate_si_store_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 2: { 
    // Predicate_si_store_local_align8
    // Predicate_si_load_local_align8
    SDNode *N = Node;

    return cast<MemSDNode>(N)->getAlignment() % 8 == 0;

  }
  case 3: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 4: { 
    // Predicate_truncstore
    // Predicate_si_truncstore_local
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 5: { 
    // Predicate_truncstorei8
    // Predicate_si_truncstore_local_i8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 6: { 
    // Predicate_truncstorei8_global
    // Predicate_truncstorei16_global
    SDNode *N = Node;

  return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 7: { 
    // Predicate_truncstorei16
    // Predicate_si_truncstore_local_i16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 8: { 
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 9: { 
    // Predicate_global_store
    SDNode *N = Node;

        return isGlobalStore(dyn_cast<StoreSDNode>(N));

  }
  case 10: { 
    // Predicate_truncstorei8_private
    // Predicate_truncstorei16_private
    // Predicate_store_private
    // Predicate_sextloadi8_private
    // Predicate_extloadi8_private
    // Predicate_sextloadi16_private
    // Predicate_extloadi16_private
    // Predicate_load_private
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::PRIVATE_ADDRESS;

  }
  case 11: { 
    // Predicate_local_store
    // Predicate_truncstorei8_local
    // Predicate_truncstorei16_local
    SDNode *N = Node;

  return isLocalStore(dyn_cast<StoreSDNode>(N));

  }
  case 12: { 
    // Predicate_truncstorei8_flat
    // Predicate_truncstorei16_flat
    // Predicate_flat_store
    SDNode *N = Node;

  return isFlatStore(dyn_cast<StoreSDNode>(N));

  }
  case 13: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 14: { 
    // Predicate_az_extload
    // Predicate_si_az_extload_local
    SDNode *N = Node;

  LoadSDNode *L = cast<LoadSDNode>(N);
  return L->getExtensionType() == ISD::ZEXTLOAD ||
         L->getExtensionType() == ISD::EXTLOAD;

  }
  case 15: { 
    // Predicate_az_extloadi8
    // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 16: { 
    // Predicate_az_extloadi8_global
    // Predicate_sextloadi8_global
    // Predicate_az_extloadi16_global
    // Predicate_sextloadi16_global
    // Predicate_global_load
    SDNode *N = Node;

    return isGlobalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 17: { 
    // Predicate_sextload
    // Predicate_si_sextload_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 18: { 
    // Predicate_az_extloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 19: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 20: { 
    // Predicate_sextloadi8_constant
    // Predicate_az_extloadi8_constant
    // Predicate_sextloadi16_constant
    // Predicate_az_extloadi16_constant
    // Predicate_constant_load
    SDNode *N = Node;

    return isConstantLoad(dyn_cast<LoadSDNode>(N), -1);

  }
  case 21: { 
    // Predicate_load_param_exti8
    // Predicate_load_param_exti16
    // Predicate_load_param
    SDNode *N = Node;
 return isConstantLoad(dyn_cast<LoadSDNode>(N), 0); 
  }
  case 22: { 
    // Predicate_si_ld_local
    SDNode *N = Node;

  return isLocalLoad(cast<LoadSDNode>(N));

  }
  case 23: { 
    // Predicate_si_sextload_local_i8
    // Predicate_si_az_extload_local_i8
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;
  }
  case 24: { 
    // Predicate_si_sextload_local_i16
    // Predicate_si_az_extload_local_i16
    SDNode *N = Node;
return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;
  }
  case 25: { 
    // Predicate_si_load_local
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED &&
         cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 26: { 
    // Predicate_sextloadi8_flat
    // Predicate_az_extloadi8_flat
    // Predicate_sextloadi16_flat
    // Predicate_az_extloadi16_flat
    // Predicate_flat_load
    SDNode *N = Node;

    return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 27: { 
    // Predicate_az_extloadi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 28: { 
    // Predicate_az_extloadi32_flat
    SDNode *N = Node;

  return isFlatLoad(dyn_cast<LoadSDNode>(N));

  }
  case 29: { 
    // Predicate_local_load
    // Predicate_sextloadi8_local
    // Predicate_az_extloadi8_local
    // Predicate_sextloadi16_local
    // Predicate_az_extloadi16_local
    SDNode *N = Node;

    return isLocalLoad(dyn_cast<LoadSDNode>(N));

  }
  case 30: { 
    // Predicate_atomic_swap_global
    // Predicate_atomic_add_global
    // Predicate_atomic_sub_global
    // Predicate_atomic_min_global
    // Predicate_atomic_umin_global
    // Predicate_atomic_max_global
    // Predicate_atomic_umax_global
    // Predicate_atomic_and_global
    // Predicate_atomic_or_global
    // Predicate_atomic_xor_global
    SDNode *N = Node;
return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;
  }
  case 31: { 
    // Predicate_si_atomic_swap_local
    // Predicate_atomic_swap_local
    // Predicate_si_atomic_load_add_local
    // Predicate_atomic_load_add_local
    // Predicate_si_atomic_load_sub_local
    // Predicate_atomic_load_sub_local
    // Predicate_si_atomic_load_min_local
    // Predicate_atomic_load_min_local
    // Predicate_si_atomic_load_umin_local
    // Predicate_atomic_load_umin_local
    // Predicate_si_atomic_load_max_local
    // Predicate_atomic_load_max_local
    // Predicate_si_atomic_load_umax_local
    // Predicate_atomic_load_umax_local
    // Predicate_si_atomic_load_and_local
    // Predicate_atomic_load_and_local
    // Predicate_si_atomic_load_or_local
    // Predicate_atomic_load_or_local
    // Predicate_si_atomic_load_xor_local
    // Predicate_atomic_load_xor_local
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;

  }
  case 32: { 
    // Predicate_COND_OEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOEQ || N->get() == ISD::SETEQ;
  }
  case 33: { 
    // Predicate_COND_OGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGT || N->get() == ISD::SETGT;
  }
  case 34: { 
    // Predicate_COND_OGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOGE || N->get() == ISD::SETGE;
  }
  case 35: { 
    // Predicate_COND_UNE_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE || N->get() == ISD::SETNE;
  }
  case 36: { 
    // Predicate_FP_ONE
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(1.0);
  }
  case 37: { 
    // Predicate_FP_ZERO
    auto *N = cast<ConstantFPSDNode>(Node);
return N->getValueAPF().isZero();
  }
  case 38: { 
    // Predicate_COND_EQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETEQ || N->get() == ISD::SETUEQ;
  }
  case 39: { 
    // Predicate_COND_SGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGE;
  }
  case 40: { 
    // Predicate_COND_SGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETGT;
  }
  case 41: { 
    // Predicate_si_atomic_cmp_swap_32_local
    // Predicate_atomic_cmp_swap_32_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i32 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 42: { 
    // Predicate_si_atomic_cmp_swap_64_local
    SDNode *N = Node;

      AtomicSDNode *AN = cast<AtomicSDNode>(N);
      return AN->getMemoryVT() == MVT::i64 &&
             AN->getAddressSpace() == AMDGPUAS::LOCAL_ADDRESS;
  
  }
  case 43: { 
    // Predicate_IMMZeroBasedBitfieldMask
    auto *N = cast<ConstantSDNode>(Node);

  return isMask_32(N->getZExtValue());

  }
  case 44: { 
    // Predicate_TEX_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 9 || TType == 10 || TType == 16;
  
  }
  case 45: { 
    // Predicate_TEX_MSAA
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 14;
  
  }
  case 46: { 
    // Predicate_TEX_ARRAY_MSAA
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 15;
  
  }
  case 47: { 
    // Predicate_TEX_SHADOW
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return (TType >= 6 && TType <= 8) || TType == 13;
  
  }
  case 48: { 
    // Predicate_mskor_global
    SDNode *N = Node;

  return cast<MemSDNode>(N)->getAddressSpace() == AMDGPUAS::GLOBAL_ADDRESS;

  }
  case 49: { 
    // Predicate_anonymous_1487
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());
    if (RC && SIRI->isSGPRClass(RC))
      return true;
  }
  return false;

  }
  case 50: { 
    // Predicate_anonymous_1493
    auto *N = cast<ConstantSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 51: { 
    // Predicate_FP_HALF
    auto *N = cast<ConstantFPSDNode>(Node);
return N->isExactlyValue(0.5);
  }
  case 52: { 
    // Predicate_cvt_rpi_i32_f32
    SDNode *N = Node;
 (void) N; return TM.Options.NoNaNsFPMath; 
  }
  case 53: { 
    // Predicate_cvt_flr_i32_f32
    SDNode *N = Node;
 (void)N; return TM.Options.NoNaNsFPMath; 
  }
  case 54: { 
    // Predicate_COND_NULL
    auto *N = cast<CondCodeSDNode>(Node);
(void)N; return false;
  }
  case 55: { 
    // Predicate_COND_OLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLT || N->get() == ISD::SETLT;
  }
  case 56: { 
    // Predicate_COND_OLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETOLE || N->get() == ISD::SETLE;
  }
  case 57: { 
    // Predicate_COND_ONE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETONE || N->get() == ISD::SETNE;
  }
  case 58: { 
    // Predicate_COND_O
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETO;
  }
  case 59: { 
    // Predicate_COND_UO
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUO;
  }
  case 60: { 
    // Predicate_COND_ULT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULT;
  }
  case 61: { 
    // Predicate_COND_UEQ
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUEQ;
  }
  case 62: { 
    // Predicate_COND_ULE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETULE;
  }
  case 63: { 
    // Predicate_COND_UGT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGT;
  }
  case 64: { 
    // Predicate_COND_UNE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUNE;
  }
  case 65: { 
    // Predicate_COND_UGE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETUGE;
  }
  case 66: { 
    // Predicate_COND_SLT
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLT;
  }
  case 67: { 
    // Predicate_COND_SLE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETLE;
  }
  case 68: { 
    // Predicate_COND_NE
    auto *N = cast<CondCodeSDNode>(Node);
return N->get() == ISD::SETNE || N->get() == ISD::SETUNE;
  }
  case 69: { 
    // Predicate_IMM20bit
    auto *N = cast<ConstantSDNode>(Node);
return isUInt<20>(N->getZExtValue());
  }
  case 70: { 
    // Predicate_anonymous_1489
    auto *N = cast<ConstantFPSDNode>(Node);

  if (Subtarget->getGeneration() < AMDGPUSubtarget::SOUTHERN_ISLANDS) {
    return false;
  }
  const SIRegisterInfo *SIRI =
      static_cast<const SIRegisterInfo *>(Subtarget->getRegisterInfo());
  for (SDNode::use_iterator U = N->use_begin(), E = SDNode::use_end();
                                                U != E; ++U) {
    const TargetRegisterClass *RC = getOperandRegClass(*U, U.getOperandNo());
    if (RC && SIRI->isSGPRClass(RC))
      return true;
  }
  return false;

  }
  case 71: { 
    // Predicate_anonymous_1497
    auto *N = cast<ConstantFPSDNode>(Node);

  return isInlineImmediate(N);

  }
  case 72: { 
    // Predicate_TEX_RECT
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 5;
  
  }
  case 73: { 
    // Predicate_TEX_SHADOW_ARRAY
    auto *N = cast<ConstantSDNode>(Node);
uint32_t TType = (uint32_t)N->getZExtValue();
    return TType == 11 || TType == 12 || TType == 17;
  
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectDS1Addr1Offset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+7);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first, Result[NextRes+6].first);
  case 2:
    Result.resize(NextRes+6);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first, Result[NextRes+5].first);
  case 3:
    Result.resize(NextRes+4);
    return SelectMUBUFScratch(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectDS64Bit4ByteAligned(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectADDRVTX_READ(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectSMRDImm(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectSMRDSgpr(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectSMRDImm32(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+5);
    return SelectMUBUFAddr64(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first, Result[NextRes+4].first);
  case 10:
    Result.resize(NextRes+4);
    return SelectMUBUFOffset(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectADDRIndirect(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+1);
    return SelectGlobalValueConstantOffset(N, Result[NextRes+0].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectGlobalValueVariableOffset(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectVOP3Mods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+4);
    return SelectVOP3Mods0Clamp0OMod(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 17:
    Result.resize(NextRes+4);
    return SelectVOP3NoMods0(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first, Result[NextRes+3].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectVOP3NoMods(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+3);
    return SelectVOP3Mods0Clamp(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 20:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm(N, Result[NextRes+0].first);
  case 21:
    Result.resize(NextRes+1);
    return SelectSMRDBufferSgpr(N, Result[NextRes+0].first);
  case 22:
    Result.resize(NextRes+1);
    return SelectSMRDBufferImm32(N, Result[NextRes+0].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // as_i16imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i16);

  }
  case 1: {  // as_i1imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i1);

  }
  case 2: {  // as_i8imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue(), SDLoc(N), MVT::i8);

  }
  case 3: {  // IMMPopCount
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(countPopulation(N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // as_i32imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i32);

  }
  case 5: {  // as_i64imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getSExtValue(), SDLoc(N), MVT::i64);

  }
  case 6: {  // bitcast_fpimm_to_i32
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 7: {  // bitcast_fpimm_to_i64
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

return CurDAG->getTargetConstant(
  N->getValueAPF().bitcastToAPInt().getZExtValue(), SDLoc(N), MVT::i64);

  }
  }
}

