

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_exp'
================================================================
* Date:           Wed Oct  8 15:53:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_exp  |     3086|     3086|        18|          3|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 3, D = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 21 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%max_val_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %max_val_3_reload"   --->   Operation 23 'read' 'max_val_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16.i"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_15 = load i11 %i" [activation_accelerator.cpp:377]   --->   Operation 27 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.94ns)   --->   "%icmp_ln375 = icmp_eq  i11 %i_15, i11 1024" [activation_accelerator.cpp:375]   --->   Operation 28 'icmp' 'icmp_ln375' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln375 = add i11 %i_15, i11 1" [activation_accelerator.cpp:375]   --->   Operation 30 'add' 'add_ln375' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln375 = br i1 %icmp_ln375, void %for.inc16.i.split, void %for.inc28.i.preheader.exitStub" [activation_accelerator.cpp:375]   --->   Operation 31 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_15, i32 2, i32 9" [activation_accelerator.cpp:377]   --->   Operation 32 'partselect' 'lshr_ln' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i8 %lshr_ln" [activation_accelerator.cpp:377]   --->   Operation 33 'zext' 'zext_ln377' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln377" [activation_accelerator.cpp:377]   --->   Operation 34 'getelementptr' 'x_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln377" [activation_accelerator.cpp:377]   --->   Operation 35 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln377" [activation_accelerator.cpp:377]   --->   Operation 36 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln377" [activation_accelerator.cpp:377]   --->   Operation 37 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:377]   --->   Operation 38 'load' 'x_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:377]   --->   Operation 39 'load' 'x_2_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:377]   --->   Operation 40 'load' 'x_4_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:377]   --->   Operation 41 'load' 'x_6_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln377_1 = trunc i11 %i_15" [activation_accelerator.cpp:377]   --->   Operation 42 'trunc' 'trunc_ln377_1' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %trunc_ln377_1, void %arrayidx13.i.case.0, void %arrayidx13.i.case.1" [activation_accelerator.cpp:377]   --->   Operation 43 'br' 'br_ln377' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln375 = store i11 %add_ln375, i11 %i" [activation_accelerator.cpp:375]   --->   Operation 44 'store' 'store_ln375' <Predicate = (!icmp_ln375)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i11 %i_15" [activation_accelerator.cpp:377]   --->   Operation 45 'trunc' 'trunc_ln377' <Predicate = (!icmp_ln375)> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%x_load = load i8 %x_addr" [activation_accelerator.cpp:377]   --->   Operation 46 'load' 'x_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%x_2_load = load i8 %x_2_addr" [activation_accelerator.cpp:377]   --->   Operation 47 'load' 'x_2_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%x_4_load = load i8 %x_4_addr" [activation_accelerator.cpp:377]   --->   Operation 48 'load' 'x_4_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%x_6_load = load i8 %x_6_addr" [activation_accelerator.cpp:377]   --->   Operation 49 'load' 'x_6_load' <Predicate = (!icmp_ln375)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 50 [1/1] (0.52ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln377" [activation_accelerator.cpp:377]   --->   Operation 50 'mux' 'tmp_s' <Predicate = (!icmp_ln375)> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln377_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %i_15, i32 1, i32 9" [activation_accelerator.cpp:377]   --->   Operation 51 'partselect' 'lshr_ln377_1' <Predicate = (!icmp_ln375)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 52 [4/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %tmp_s, i32 %max_val_3_reload_read" [activation_accelerator.cpp:377]   --->   Operation 52 'fsub' 'x_assign_3' <Predicate = (!icmp_ln375)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 53 [3/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %tmp_s, i32 %max_val_3_reload_read" [activation_accelerator.cpp:377]   --->   Operation 53 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 54 [2/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %tmp_s, i32 %max_val_3_reload_read" [activation_accelerator.cpp:377]   --->   Operation 54 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 55 [1/4] (6.43ns)   --->   "%x_assign_3 = fsub i32 %tmp_s, i32 %max_val_3_reload_read" [activation_accelerator.cpp:377]   --->   Operation 55 'fsub' 'x_assign_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 56 [8/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 56 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 57 [7/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 57 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 58 [6/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 58 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.91>
ST_10 : Operation 59 [5/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 59 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.91>
ST_11 : Operation 60 [4/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 60 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 61 [3/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 61 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.91>
ST_13 : Operation 62 [2/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 62 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.15>
ST_14 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln376 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:376]   --->   Operation 63 'specpipeline' 'specpipeline_ln376' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln370 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [activation_accelerator.cpp:370]   --->   Operation 64 'specloopname' 'specloopname_ln370' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 65 [1/8] (4.91ns)   --->   "%tmp_3 = fexp i32 @llvm.exp.f32, i32 %x_assign_3" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 65 'fexp' 'tmp_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln377_1 = zext i9 %lshr_ln377_1" [activation_accelerator.cpp:377]   --->   Operation 66 'zext' 'zext_ln377_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 67 [1/1] (0.00ns)   --->   "%exp_vals_addr = getelementptr i32 %exp_vals, i64 0, i64 %zext_ln377_1" [activation_accelerator.cpp:377]   --->   Operation 67 'getelementptr' 'exp_vals_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 68 [1/1] (0.00ns)   --->   "%exp_vals_1_addr = getelementptr i32 %exp_vals_1, i64 0, i64 %zext_ln377_1" [activation_accelerator.cpp:377]   --->   Operation 68 'getelementptr' 'exp_vals_1_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 69 [1/1] (1.23ns)   --->   "%store_ln377 = store i32 %tmp_3, i9 %exp_vals_addr" [activation_accelerator.cpp:377]   --->   Operation 69 'store' 'store_ln377' <Predicate = (!trunc_ln377_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln377 = br void %arrayidx13.i.exit" [activation_accelerator.cpp:377]   --->   Operation 70 'br' 'br_ln377' <Predicate = (!trunc_ln377_1)> <Delay = 0.00>
ST_14 : Operation 71 [1/1] (1.23ns)   --->   "%store_ln377 = store i32 %tmp_3, i9 %exp_vals_1_addr" [activation_accelerator.cpp:377]   --->   Operation 71 'store' 'store_ln377' <Predicate = (trunc_ln377_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_14 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln377 = br void %arrayidx13.i.exit" [activation_accelerator.cpp:377]   --->   Operation 72 'br' 'br_ln377' <Predicate = (trunc_ln377_1)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.89>
ST_15 : Operation 73 [1/1] (0.00ns)   --->   "%sum_load_3 = load i32 %sum" [activation_accelerator.cpp:378]   --->   Operation 73 'load' 'sum_load_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 74 [4/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %tmp_3" [activation_accelerator.cpp:378]   --->   Operation 74 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum"   --->   Operation 80 'load' 'sum_load' <Predicate = (icmp_ln375)> <Delay = 0.00>
ST_15 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_11_out, i32 %sum_load"   --->   Operation 81 'write' 'write_ln0' <Predicate = (icmp_ln375)> <Delay = 0.00>
ST_15 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln375)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.89>
ST_16 : Operation 75 [3/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %tmp_3" [activation_accelerator.cpp:378]   --->   Operation 75 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.89>
ST_17 : Operation 76 [2/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %tmp_3" [activation_accelerator.cpp:378]   --->   Operation 76 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.32>
ST_18 : Operation 77 [1/4] (4.89ns)   --->   "%sum_3 = fadd i32 %sum_load_3, i32 %tmp_3" [activation_accelerator.cpp:378]   --->   Operation 77 'fadd' 'sum_3' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln375 = store i32 %sum_3, i32 %sum" [activation_accelerator.cpp:375]   --->   Operation 78 'store' 'store_ln375' <Predicate = true> <Delay = 0.42>
ST_18 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln375 = br void %for.inc16.i" [activation_accelerator.cpp:375]   --->   Operation 79 'br' 'br_ln375' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp_vals_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ exp_vals]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_val_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                   (alloca           ) [ 0111111111111111111]
i                     (alloca           ) [ 0100000000000000000]
max_val_3_reload_read (read             ) [ 0111111000000000000]
store_ln0             (store            ) [ 0000000000000000000]
store_ln0             (store            ) [ 0000000000000000000]
br_ln0                (br               ) [ 0000000000000000000]
i_15                  (load             ) [ 0010000000000000000]
icmp_ln375            (icmp             ) [ 0111111111111111000]
empty                 (speclooptripcount) [ 0000000000000000000]
add_ln375             (add              ) [ 0000000000000000000]
br_ln375              (br               ) [ 0000000000000000000]
lshr_ln               (partselect       ) [ 0000000000000000000]
zext_ln377            (zext             ) [ 0000000000000000000]
x_addr                (getelementptr    ) [ 0010000000000000000]
x_2_addr              (getelementptr    ) [ 0010000000000000000]
x_4_addr              (getelementptr    ) [ 0010000000000000000]
x_6_addr              (getelementptr    ) [ 0010000000000000000]
trunc_ln377_1         (trunc            ) [ 0111111111111110000]
br_ln377              (br               ) [ 0000000000000000000]
store_ln375           (store            ) [ 0000000000000000000]
trunc_ln377           (trunc            ) [ 0000000000000000000]
x_load                (load             ) [ 0000000000000000000]
x_2_load              (load             ) [ 0000000000000000000]
x_4_load              (load             ) [ 0000000000000000000]
x_6_load              (load             ) [ 0000000000000000000]
tmp_s                 (mux              ) [ 0111111000000000000]
lshr_ln377_1          (partselect       ) [ 0111111111111110000]
x_assign_3            (fsub             ) [ 0111000111111110000]
specpipeline_ln376    (specpipeline     ) [ 0000000000000000000]
specloopname_ln370    (specloopname     ) [ 0000000000000000000]
tmp_3                 (fexp             ) [ 0111000000000001111]
zext_ln377_1          (zext             ) [ 0000000000000000000]
exp_vals_addr         (getelementptr    ) [ 0000000000000000000]
exp_vals_1_addr       (getelementptr    ) [ 0000000000000000000]
store_ln377           (store            ) [ 0000000000000000000]
br_ln377              (br               ) [ 0000000000000000000]
store_ln377           (store            ) [ 0000000000000000000]
br_ln377              (br               ) [ 0000000000000000000]
sum_load_3            (load             ) [ 0111000000000000111]
sum_3                 (fadd             ) [ 0000000000000000000]
store_ln375           (store            ) [ 0000000000000000000]
br_ln375              (br               ) [ 0000000000000000000]
sum_load              (load             ) [ 0000000000000000000]
write_ln0             (write            ) [ 0000000000000000000]
ret_ln0               (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp_vals_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_vals_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exp_vals">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_vals"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="max_val_3_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_3_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_11_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_11_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4f32.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="sum_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="max_val_3_reload_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_val_3_reload_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="79" class="1004" name="x_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="8" slack="0"/>
<pin id="83" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="x_2_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_2_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="x_4_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_4_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_6_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_6_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_2_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_4_load/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_6_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exp_vals_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="9" slack="0"/>
<pin id="135" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_vals_addr/14 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exp_vals_1_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="9" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_vals_1_addr/14 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln377_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/14 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln377_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/14 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="32" slack="2"/>
<pin id="160" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="x_assign_3/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/15 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="1"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="11" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_15_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_15/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln375_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="11" slack="0"/>
<pin id="187" dir="0" index="1" bw="11" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln375/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln375_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln375/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="lshr_ln_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="0" index="3" bw="5" slack="0"/>
<pin id="202" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="zext_ln377_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln377_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="1" index="1" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln377_1/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln375_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="11" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln375/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln377_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="1"/>
<pin id="226" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln377/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_s_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="0" index="2" bw="32" slack="0"/>
<pin id="231" dir="0" index="3" bw="32" slack="0"/>
<pin id="232" dir="0" index="4" bw="32" slack="0"/>
<pin id="233" dir="0" index="5" bw="2" slack="0"/>
<pin id="234" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="lshr_ln377_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="11" slack="1"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="0" index="3" bw="5" slack="0"/>
<pin id="246" dir="1" index="4" bw="9" slack="12"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln377_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln377_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="12"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln377_1/14 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sum_load_3_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="14"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_3/15 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln375_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="17"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln375/18 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sum_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="14"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/15 "/>
</bind>
</comp>

<comp id="268" class="1005" name="sum_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="max_val_3_reload_read_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="2"/>
<pin id="285" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_val_3_reload_read "/>
</bind>
</comp>

<comp id="288" class="1005" name="i_15_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="1"/>
<pin id="290" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="294" class="1005" name="icmp_ln375_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln375 "/>
</bind>
</comp>

<comp id="298" class="1005" name="x_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="x_2_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_2_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="x_4_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_4_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="x_6_addr_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_6_addr "/>
</bind>
</comp>

<comp id="318" class="1005" name="trunc_ln377_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="13"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln377_1 "/>
</bind>
</comp>

<comp id="322" class="1005" name="tmp_s_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="327" class="1005" name="lshr_ln377_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="9" slack="12"/>
<pin id="329" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opset="lshr_ln377_1 "/>
</bind>
</comp>

<comp id="332" class="1005" name="x_assign_3_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_3_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="342" class="1005" name="sum_load_3_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="12" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="38" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="79" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="86" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="93" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="100" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="131" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="138" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="169"><net_src comp="165" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="170"><net_src comp="165" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="182" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="210"><net_src comp="197" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="214"><net_src comp="207" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="218"><net_src comp="182" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="191" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="107" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="113" pin="3"/><net_sink comp="227" pin=2"/></net>

<net id="238"><net_src comp="119" pin="3"/><net_sink comp="227" pin=3"/></net>

<net id="239"><net_src comp="125" pin="3"/><net_sink comp="227" pin=4"/></net>

<net id="240"><net_src comp="224" pin="1"/><net_sink comp="227" pin=5"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="16" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="263"><net_src comp="161" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="271"><net_src comp="58" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="62" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="286"><net_src comp="66" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="291"><net_src comp="182" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="297"><net_src comp="185" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="79" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="306"><net_src comp="86" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="311"><net_src comp="93" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="316"><net_src comp="100" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="321"><net_src comp="215" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="227" pin="6"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="330"><net_src comp="241" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="335"><net_src comp="157" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="340"><net_src comp="165" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="345"><net_src comp="255" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exp_vals_1 | {14 }
	Port: exp_vals | {14 }
	Port: sum_11_out | {15 }
 - Input state : 
	Port: activation_accelerator_Pipeline_loop_exp : x | {1 2 }
	Port: activation_accelerator_Pipeline_loop_exp : x_2 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_exp : x_4 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_exp : x_6 | {1 2 }
	Port: activation_accelerator_Pipeline_loop_exp : max_val_3_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_15 : 1
		icmp_ln375 : 2
		add_ln375 : 2
		br_ln375 : 3
		lshr_ln : 2
		zext_ln377 : 3
		x_addr : 4
		x_2_addr : 4
		x_4_addr : 4
		x_6_addr : 4
		x_load : 5
		x_2_load : 5
		x_4_load : 5
		x_6_load : 5
		trunc_ln377_1 : 2
		br_ln377 : 3
		store_ln375 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		exp_vals_addr : 1
		exp_vals_1_addr : 1
		store_ln377 : 2
		store_ln377 : 2
	State 15
		sum_3 : 1
		write_ln0 : 1
	State 16
	State 17
	State 18
		store_ln375 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fexp   |            grp_fu_165            |    7    |   324   |   905   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_157            |    2    |   227   |   214   |
|          |            grp_fu_161            |    0    |   168   |   434   |
|----------|----------------------------------|---------|---------|---------|
|    mux   |           tmp_s_fu_227           |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|
|    add   |         add_ln375_fu_191         |    0    |    0    |    18   |
|----------|----------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln375_fu_185        |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|
|   read   | max_val_3_reload_read_read_fu_66 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |       write_ln0_write_fu_72      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|partselect|          lshr_ln_fu_197          |    0    |    0    |    0    |
|          |        lshr_ln377_1_fu_241       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   zext   |         zext_ln377_fu_207        |    0    |    0    |    0    |
|          |        zext_ln377_1_fu_250       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln377_1_fu_215       |    0    |    0    |    0    |
|          |        trunc_ln377_fu_224        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    9    |   719   |   1602  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_15_reg_288        |   11   |
|          i_reg_276          |   11   |
|      icmp_ln375_reg_294     |    1   |
|     lshr_ln377_1_reg_327    |    9   |
|max_val_3_reload_read_reg_283|   32   |
|      sum_load_3_reg_342     |   32   |
|         sum_reg_268         |   32   |
|        tmp_3_reg_337        |   32   |
|        tmp_s_reg_322        |   32   |
|    trunc_ln377_1_reg_318    |    1   |
|       x_2_addr_reg_303      |    8   |
|       x_4_addr_reg_308      |    8   |
|       x_6_addr_reg_313      |    8   |
|        x_addr_reg_298       |    8   |
|      x_assign_3_reg_332     |   32   |
+-----------------------------+--------+
|            Total            |   257  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_113 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_125 |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_161    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   719  |  1602  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   257  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    2   |   976  |  1647  |
+-----------+--------+--------+--------+--------+
