<stg><name>shake_absorb</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln359" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
<literal name="icmp_ln359_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="14" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry:1 %p_read_5 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:2 %p_read_6 = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:3 %p_read_7 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64">
<![CDATA[
entry:4 %r_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_3_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64">
<![CDATA[
entry:5 %r_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="10">
<![CDATA[
entry:6 %empty_129 = trunc i10 %p_read_7

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="3">
<![CDATA[
entry:7 %p_read2_cast = zext i3 %p_read_5

]]></Node>
<StgValue><ssdm name="p_read2_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="11" op_0_bw="10">
<![CDATA[
entry:8 %p_read_cast3 = sext i10 %p_read_7

]]></Node>
<StgValue><ssdm name="p_read_cast3"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="10">
<![CDATA[
entry:9 %i = trunc i10 %p_read_7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="64">
<![CDATA[
entry:10 %t = alloca i64 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:11 %store_ln343 = store i4 0, i4 %empty

]]></Node>
<StgValue><ssdm name="store_ln343"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln343 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
memset.loop:0 %p_load = load i4 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
memset.loop:1 %p_cast13 = zext i4 %p_load

]]></Node>
<StgValue><ssdm name="p_cast13"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:2 %exitcond9413 = icmp_eq  i4 %p_load, i4 8

]]></Node>
<StgValue><ssdm name="exitcond9413"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop:4 %empty_130 = add i4 %p_load, i4 1

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond9413, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:0 %t_addr = getelementptr i4 %t, i64 0, i64 %p_cast13

]]></Node>
<StgValue><ssdm name="t_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="3">
<![CDATA[
memset.loop.split:1 %store_ln0 = store i4 0, i3 %t_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i4 %empty_130, i4 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="3">
<![CDATA[
split:0 %zext_ln349 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln349"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
split:1 %icmp_ln349 = icmp_eq  i3 %i, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:2 %br_ln349 = br i1 %icmp_ln349, void %if.then2, void %if.end12

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="3">
<![CDATA[
if.then2:0 %zext_ln351 = zext i3 %i

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then2:1 %sub_ln351 = sub i4 8, i4 %zext_ln349

]]></Node>
<StgValue><ssdm name="sub_ln351"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="4">
<![CDATA[
if.then2:2 %empty_131 = trunc i4 %sub_ln351

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then2:4 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %sub_ln351, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then2:5 %icmp = icmp_eq  i3 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="4" op_4_bw="4">
<![CDATA[
if.then2:13 %call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_351_1, i3 %i, i3 %p_read_5, i4 %p_read_6, i4 %t

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then2:16 %sub_ln356 = sub i8 %empty_129, i8 %zext_ln351

]]></Node>
<StgValue><ssdm name="sub_ln356"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond9413" val="1"/>
<literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then2:17 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %sub_ln356, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="4" op_4_bw="4">
<![CDATA[
if.then2:13 %call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_351_1, i3 %i, i3 %p_read_5, i4 %p_read_6, i4 %t

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then2:14 %call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_1, i4 %t, i64 %r_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
if.then2:14 %call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_1, i4 %t, i64 %r_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="5">
<![CDATA[
if.then2:18 %zext_ln356 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then2:19 %this_s_addr = getelementptr i64 %this_s, i64 0, i64 %zext_ln356

]]></Node>
<StgValue><ssdm name="this_s_addr"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="5">
<![CDATA[
if.then2:20 %this_s_load = load i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="this_s_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then2:3 %xor_ln351 = xor i2 %empty_131, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln351"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.then2:6 %umax = select i1 %icmp, i2 %xor_ln351, i2 1

]]></Node>
<StgValue><ssdm name="umax"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="2">
<![CDATA[
if.then2:7 %trunc_ln351 = trunc i2 %umax

]]></Node>
<StgValue><ssdm name="trunc_ln351"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then2:8 %xor_ln351_1 = xor i1 %trunc_ln351, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln351_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then2:9 %add_ln340 = add i2 %umax, i2 3

]]></Node>
<StgValue><ssdm name="add_ln340"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
if.then2:10 %empty_132 = select i1 %icmp, i2 %empty_131, i2 2

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="2">
<![CDATA[
if.then2:11 %zext_ln351_1 = zext i2 %empty_132

]]></Node>
<StgValue><ssdm name="zext_ln351_1"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.then2:12 %add_ln351 = add i11 %zext_ln351_1, i11 %p_read_cast3

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
if.then2:15 %r_loc_load = load i64 %r_loc

]]></Node>
<StgValue><ssdm name="r_loc_load"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="5">
<![CDATA[
if.then2:20 %this_s_load = load i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="this_s_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.then2:21 %xor_ln356 = xor i64 %this_s_load, i64 %r_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln356"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
if.then2:22 %store_ln356 = store i64 %xor_ln356, i5 %this_s_addr

]]></Node>
<StgValue><ssdm name="store_ln356"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
if.then2:23 %br_ln357 = br void %if.end12

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
if.end12:0 %this_pos_1 = phi i11 %add_ln351, void %if.then2, i11 %p_read_cast3, void %split

]]></Node>
<StgValue><ssdm name="this_pos_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
if.end12:1 %mlen_assign_6 = phi i2 %add_ln340, void %if.then2, i2 2, void %split

]]></Node>
<StgValue><ssdm name="mlen_assign_6"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end12:2 %phi_ln13 = phi i1 %xor_ln351_1, void %if.then2, i1 0, void %split

]]></Node>
<StgValue><ssdm name="phi_ln13"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="11">
<![CDATA[
if.end12:3 %trunc_ln340 = trunc i11 %this_pos_1

]]></Node>
<StgValue><ssdm name="trunc_ln340"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="2">
<![CDATA[
if.end12:4 %zext_ln340 = zext i2 %mlen_assign_6

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="2">
<![CDATA[
if.end12:5 %zext_ln340_1 = zext i2 %mlen_assign_6

]]></Node>
<StgValue><ssdm name="zext_ln340_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end12:6 %icmp_ln359 = icmp_eq  i11 %this_pos_1, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln359"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end12:7 %br_ln359 = br i1 %icmp_ln359, void %land.lhs.true, void %VITIS_LOOP_368_3

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
land.lhs.true:0 %sub_ln359 = sub i11 168, i11 %this_pos_1

]]></Node>
<StgValue><ssdm name="sub_ln359"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="11">
<![CDATA[
land.lhs.true:1 %trunc_ln359 = trunc i11 %sub_ln359

]]></Node>
<StgValue><ssdm name="trunc_ln359"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="11">
<![CDATA[
land.lhs.true:2 %trunc_ln359_1 = trunc i11 %sub_ln359

]]></Node>
<StgValue><ssdm name="trunc_ln359_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
land.lhs.true:3 %icmp_ln359_1 = icmp_ult  i11 %zext_ln340_1, i11 %sub_ln359

]]></Node>
<StgValue><ssdm name="icmp_ln359_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true:4 %br_ln359 = br i1 %icmp_ln359_1, void %for.cond.preheader, void %VITIS_LOOP_368_3

]]></Node>
<StgValue><ssdm name="br_ln359"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
<literal name="icmp_ln359_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond.preheader:2 %trunc_ln342_2 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %this_pos_1, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln342_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="89" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.cond.preheader:0 %select_ln13 = select i1 %phi_ln13, i4 %p_read2_cast, i4 %p_read_6

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.cond.preheader:1 %select_ln13_1 = select i1 %phi_ln13, i4 %p_read_6, i4 %p_read2_cast

]]></Node>
<StgValue><ssdm name="select_ln13_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.cond.preheader:3 %call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_360_2, i4 %select_ln13_1, i4 %select_ln13, i4 %select_ln13_1, i5 %trunc_ln342_2, i64 %this_s

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="5" op_5_bw="64" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.cond.preheader:3 %call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_360_2, i4 %select_ln13_1, i4 %select_ln13, i4 %select_ln13_1, i5 %trunc_ln342_2, i64 %this_s

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="93" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.preheader:5 %call_ln365 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln365"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
<literal name="icmp_ln359_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.cond.preheader:4 %sub_ln363 = sub i3 %zext_ln340, i3 %trunc_ln359_1

]]></Node>
<StgValue><ssdm name="sub_ln363"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
<literal name="icmp_ln359_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.cond.preheader:5 %call_ln365 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln365"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
<literal name="icmp_ln359_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.cond.preheader:6 %xor_ln366 = xor i1 %phi_ln13, i1 %trunc_ln359

]]></Node>
<StgValue><ssdm name="xor_ln366"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln359" val="0"/>
<literal name="icmp_ln359_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
for.cond.preheader:7 %br_ln366 = br void %VITIS_LOOP_368_3

]]></Node>
<StgValue><ssdm name="br_ln366"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0">
<![CDATA[
VITIS_LOOP_368_3:0 %phi_ln340 = phi i8 0, void %for.cond.preheader, i8 %trunc_ln340, void %if.end12, i8 %trunc_ln340, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="phi_ln340"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
VITIS_LOOP_368_3:1 %mlen_assign_8 = phi i3 %sub_ln363, void %for.cond.preheader, i3 %zext_ln340, void %if.end12, i3 %zext_ln340, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="mlen_assign_8"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
VITIS_LOOP_368_3:2 %phi_ln340_1 = phi i1 %xor_ln366, void %for.cond.preheader, i1 %phi_ln13, void %if.end12, i1 %phi_ln13, void %land.lhs.true

]]></Node>
<StgValue><ssdm name="phi_ln340_1"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_368_3:3 %mlen_assign_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="mlen_assign_9"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_368_3:4 %sext_ln340 = sext i3 %mlen_assign_8

]]></Node>
<StgValue><ssdm name="sext_ln340"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_368_3:5 %select_ln13_2 = select i1 %phi_ln340_1, i4 %p_read2_cast, i4 %p_read_6

]]></Node>
<StgValue><ssdm name="select_ln13_2"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_368_3:6 %select_ln13_3 = select i1 %phi_ln340_1, i4 %p_read_6, i4 %p_read2_cast

]]></Node>
<StgValue><ssdm name="select_ln13_3"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_368_3:7 %store_ln368 = store i64 %sext_ln340, i64 %mlen_assign_9

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_368_3:8 %br_ln368 = br void %while.cond41

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
while.cond41:0 %mlen_assign_9_load = load i64 %mlen_assign_9

]]></Node>
<StgValue><ssdm name="mlen_assign_9_load"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
while.cond41:1 %icmp_ln368 = icmp_ugt  i64 %mlen_assign_9_load, i64 167

]]></Node>
<StgValue><ssdm name="icmp_ln368"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond41:2 %br_ln368 = br i1 %icmp_ln368, void %VITIS_LOOP_376_5, void %for.body48.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body48.lr.ph:1 %call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_369_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i64 %this_s

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body48.lr.ph:2 %add_ln368 = add i64 %mlen_assign_9_load, i64 18446744073709551448

]]></Node>
<StgValue><ssdm name="add_ln368"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body48.lr.ph:4 %store_ln368 = store i64 %add_ln368, i64 %mlen_assign_9

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="64">
<![CDATA[
VITIS_LOOP_376_5:0 %trunc_ln340_3 = trunc i64 %mlen_assign_9_load

]]></Node>
<StgValue><ssdm name="trunc_ln340_3"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_376_5:1 %trunc_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %phi_ln340, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_376_5:2 %tmp_4 = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %mlen_assign_9_load, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="5" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_376_5:3 %call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_376_5, i5 %tmp_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i5 %trunc_ln7, i64 %this_s

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
VITIS_LOOP_376_5:4 %and_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="8">
<![CDATA[
VITIS_LOOP_376_5:5 %zext_ln378 = zext i8 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_376_5:6 %zext_ln379 = zext i8 %and_ln

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_376_5:7 %sub_ln340 = sub i9 %trunc_ln340_3, i9 %zext_ln379

]]></Node>
<StgValue><ssdm name="sub_ln340"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_376_5:8 %add_ln382 = add i8 %phi_ln340, i8 %and_ln

]]></Node>
<StgValue><ssdm name="add_ln382"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln368" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_376_5:9 %icmp_ln382 = icmp_eq  i64 %mlen_assign_9_load, i64 %zext_ln378

]]></Node>
<StgValue><ssdm name="icmp_ln382"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="64" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body48.lr.ph:1 %call_ln13 = call void @shake_absorb_Pipeline_VITIS_LOOP_369_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i64 %this_s

]]></Node>
<StgValue><ssdm name="call_ln13"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="124" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body48.lr.ph:3 %call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body48.lr.ph:0 %specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln342"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.body48.lr.ph:3 %call_ln373 = call void @KeccakF1600_StatePermute, i64 %this_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln373"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
for.body48.lr.ph:5 %br_ln368 = br void %while.cond41

]]></Node>
<StgValue><ssdm name="br_ln368"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="128" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="5" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
VITIS_LOOP_376_5:3 %call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_376_5, i5 %tmp_4, i4 %select_ln13_3, i4 %select_ln13_2, i4 %select_ln13_3, i5 %trunc_ln7, i64 %this_s

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_376_5:10 %br_ln382 = br i1 %icmp_ln382, void %for.inc100.preheader, void %if.end126

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.preheader:0 %call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_383_6, i4 %t

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="131" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc100.preheader:0 %call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_383_6, i4 %t

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="132" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="1" op_3_bw="3" op_4_bw="4" op_5_bw="4" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc100.preheader:1 %call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_385_7, i9 %sub_ln340, i1 %phi_ln340_1, i3 %p_read_5, i4 %p_read_6, i4 %t

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="9">
<![CDATA[
for.inc100.preheader:10 %trunc_ln388 = trunc i9 %sub_ln340

]]></Node>
<StgValue><ssdm name="trunc_ln388"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="134" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="1" op_3_bw="3" op_4_bw="4" op_5_bw="4" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.inc100.preheader:1 %call_ln340 = call void @shake_absorb_Pipeline_VITIS_LOOP_385_7, i9 %sub_ln340, i1 %phi_ln340_1, i3 %p_read_5, i4 %p_read_6, i4 %t

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc100.preheader:2 %call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_12, i4 %t, i64 %r_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="136" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc100.preheader:2 %call_ln0 = call void @shake_absorb_Pipeline_VITIS_LOOP_12_12, i4 %t, i64 %r_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc100.preheader:4 %lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln382, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="5">
<![CDATA[
for.inc100.preheader:5 %zext_ln387 = zext i5 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc100.preheader:6 %this_s_addr_1 = getelementptr i64 %this_s, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="this_s_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc100.preheader:7 %this_s_load_1 = load i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="this_s_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc100.preheader:3 %r_3_loc_load = load i64 %r_3_loc

]]></Node>
<StgValue><ssdm name="r_3_loc_load"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc100.preheader:7 %this_s_load_1 = load i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="this_s_load_1"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc100.preheader:8 %xor_ln387 = xor i64 %this_s_load_1, i64 %r_3_loc_load

]]></Node>
<StgValue><ssdm name="xor_ln387"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
for.inc100.preheader:9 %store_ln387 = store i64 %xor_ln387, i5 %this_s_addr_1

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc100.preheader:11 %add_ln388 = add i8 %add_ln382, i8 %trunc_ln388

]]></Node>
<StgValue><ssdm name="add_ln388"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
for.inc100.preheader:12 %br_ln389 = br void %if.end126

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.end126:0 %phi_ln390 = phi i8 %add_ln388, void %for.inc100.preheader, i8 %add_ln382, void %VITIS_LOOP_376_5

]]></Node>
<StgValue><ssdm name="phi_ln390"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="8">
<![CDATA[
if.end126:1 %ret_ln390 = ret i8 %phi_ln390

]]></Node>
<StgValue><ssdm name="ret_ln390"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
