// Seed: 1133788848
module module_0 (
    output tri id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wor id_6,
    input wor id_7,
    input uwire id_8,
    input supply0 id_9,
    output wor id_10,
    input wand id_11,
    output supply0 id_12
    , id_14
);
  supply1 id_15 = 1;
  xnor (id_10, id_4, id_3, id_15, id_14, id_11, id_1, id_9, id_8);
  module_2(
      id_8, id_6, id_4, id_6, id_9, id_4, id_0, id_4, id_10, id_12, id_9, id_10
  );
endmodule
module module_1 (
    input  supply1 id_0,
    output supply1 id_1
);
  wire id_3;
  module_0(
      id_1, id_0, id_1, id_0, id_0, id_1, id_1, id_0, id_0, id_0, id_1, id_0, id_1
  );
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input tri id_2,
    output supply0 id_3,
    input wire id_4,
    input wire id_5,
    output supply1 id_6,
    input supply0 id_7,
    output uwire id_8,
    output wand id_9,
    input tri id_10,
    output uwire id_11
);
  wire id_13;
  assign id_11 = id_2;
  assign id_11 = id_10;
  tri1 id_14;
  assign id_1  = id_14;
  assign id_1  = 1;
  assign id_14 = 1;
  assign id_14 = id_14 + 1;
  wire  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ;
endmodule
