// Seed: 2337608647
module module_0 (
    output wor   id_0,
    input  uwire id_1
);
  assign id_0 = id_1;
  parameter id_3 = -1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd43,
    parameter id_8  = 32'd91
) (
    output uwire id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    output uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input tri0 _id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire _id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri id_15
);
  wire [id_11 : -1] id_17;
  wire [  1 : id_8] id_18;
  assign id_3 = -1'b0;
  wire id_19;
  wire id_20;
  always deassign id_0;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign id_5 = id_4;
endmodule
