{
  "module_name": "pfc-r8a779a0.c",
  "hash_id": "a59fd436ed176538da96d018483cf5d1097f05a4afe13347e2bba79b0149f3da",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a779a0.c",
  "human_readable_source": "\n \n\n#include <linux/errno.h>\n#include <linux/io.h>\n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n#define CFG_FLAGS (SH_PFC_PIN_CFG_DRIVE_STRENGTH | SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define CPU_ALL_GP(fn, sfx)\t\\\n\tPORT_GP_CFG_15(0, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(0, 15, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 16, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 17, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 18, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 19, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 20, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 21, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 22, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 23, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 24, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 25, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 26, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(0, 27, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_31(1, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_2(2, fn, sfx, CFG_FLAGS),\t\t\t\t\t\\\n\tPORT_GP_CFG_1(2, 2, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 3, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 4, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 5, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 6, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 7, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 8, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 9, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 10, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 11, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 12, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 13, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 14, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 15, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_18_33),\t\\\n\tPORT_GP_CFG_1(2, 16, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(2, 17, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(2, 18, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(2, 19, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(2, 20, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(2, 21, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(2, 22, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(2, 23, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(2, 24, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_17(3, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_18(4, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_25_33),\\\n\tPORT_GP_CFG_1(4, 18, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(4, 19, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(4, 20, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(4, 21, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(4, 22, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(4, 23, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(4, 24, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(4, 25, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(4, 26, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_18(5, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_25_33),\\\n\tPORT_GP_CFG_1(5, 18, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(5, 19, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(5, 20, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_18(6, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_25_33),\\\n\tPORT_GP_CFG_1(6, 18, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(6, 19, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(6, 20, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_18(7, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_25_33),\\\n\tPORT_GP_CFG_1(7, 18, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(7, 19, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(7, 20, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_18(8, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_25_33),\\\n\tPORT_GP_CFG_1(8, 18, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(8, 19, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(8, 20, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_18(9, fn, sfx, CFG_FLAGS | SH_PFC_PIN_CFG_IO_VOLTAGE_25_33),\\\n\tPORT_GP_CFG_1(9, 18, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(9, 19, fn, sfx, CFG_FLAGS),\t\\\n\tPORT_GP_CFG_1(9, 20, fn, sfx, CFG_FLAGS)\n\n#define CPU_ALL_NOGP(fn)\t\t\t\t\t\t\t\t\t\\\n\tPIN_NOGP_CFG(PRESETOUT_N, \"PRESETOUT#\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\t\\\n\tPIN_NOGP_CFG(EXTALR, \"EXTALR\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\t\t\\\n\tPIN_NOGP_CFG(DCUTRST_N_LPDRST_N, \"DCUTRST#_LPDRST#\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\\\n\tPIN_NOGP_CFG(DCUTCK_LPDCLK, \"DCUTCK_LPDCLK\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\t\\\n\tPIN_NOGP_CFG(DCUTMS, \"DCUTMS\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN),\t\t\t\\\n\tPIN_NOGP_CFG(DCUTDI_LPDI, \"DCUTDI_LPDI\", fn, SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n \n\n \n#define GPSR0_27\tFM(MMC_D7)\n#define GPSR0_26\tFM(MMC_D6)\n#define GPSR0_25\tFM(MMC_D5)\n#define GPSR0_24\tFM(MMC_D4)\n#define GPSR0_23\tFM(MMC_SD_CLK)\n#define GPSR0_22\tFM(MMC_SD_D3)\n#define GPSR0_21\tFM(MMC_SD_D2)\n#define GPSR0_20\tFM(MMC_SD_D1)\n#define GPSR0_19\tFM(MMC_SD_D0)\n#define GPSR0_18\tFM(MMC_SD_CMD)\n#define GPSR0_17\tFM(MMC_DS)\n#define GPSR0_16\tFM(SD_CD)\n#define GPSR0_15\tFM(SD_WP)\n#define GPSR0_14\tFM(RPC_INT_N)\n#define GPSR0_13\tFM(RPC_WP_N)\n#define GPSR0_12\tFM(RPC_RESET_N)\n#define GPSR0_11\tFM(QSPI1_SSL)\n#define GPSR0_10\tFM(QSPI1_IO3)\n#define GPSR0_9\t\tFM(QSPI1_IO2)\n#define GPSR0_8\t\tFM(QSPI1_MISO_IO1)\n#define GPSR0_7\t\tFM(QSPI1_MOSI_IO0)\n#define GPSR0_6\t\tFM(QSPI1_SPCLK)\n#define GPSR0_5\t\tFM(QSPI0_SSL)\n#define GPSR0_4\t\tFM(QSPI0_IO3)\n#define GPSR0_3\t\tFM(QSPI0_IO2)\n#define GPSR0_2\t\tFM(QSPI0_MISO_IO1)\n#define GPSR0_1\t\tFM(QSPI0_MOSI_IO0)\n#define GPSR0_0\t\tFM(QSPI0_SPCLK)\n\n \n#define GPSR1_30\tF_(GP1_30,\tIP3SR1_27_24)\n#define GPSR1_29\tF_(GP1_29,\tIP3SR1_23_20)\n#define GPSR1_28\tF_(GP1_28,\tIP3SR1_19_16)\n#define GPSR1_27\tF_(IRQ3,\tIP3SR1_15_12)\n#define GPSR1_26\tF_(IRQ2,\tIP3SR1_11_8)\n#define GPSR1_25\tF_(IRQ1,\tIP3SR1_7_4)\n#define GPSR1_24\tF_(IRQ0,\tIP3SR1_3_0)\n#define GPSR1_23\tF_(MSIOF2_SS2,\tIP2SR1_31_28)\n#define GPSR1_22\tF_(MSIOF2_SS1,\tIP2SR1_27_24)\n#define GPSR1_21\tF_(MSIOF2_SYNC,\tIP2SR1_23_20)\n#define GPSR1_20\tF_(MSIOF2_SCK,\tIP2SR1_19_16)\n#define GPSR1_19\tF_(MSIOF2_TXD,\tIP2SR1_15_12)\n#define GPSR1_18\tF_(MSIOF2_RXD,\tIP2SR1_11_8)\n#define GPSR1_17\tF_(MSIOF1_SS2,\tIP2SR1_7_4)\n#define GPSR1_16\tF_(MSIOF1_SS1,\tIP2SR1_3_0)\n#define GPSR1_15\tF_(MSIOF1_SYNC,\tIP1SR1_31_28)\n#define GPSR1_14\tF_(MSIOF1_SCK,\tIP1SR1_27_24)\n#define GPSR1_13\tF_(MSIOF1_TXD,\tIP1SR1_23_20)\n#define GPSR1_12\tF_(MSIOF1_RXD,\tIP1SR1_19_16)\n#define GPSR1_11\tF_(MSIOF0_SS2,\tIP1SR1_15_12)\n#define GPSR1_10\tF_(MSIOF0_SS1,\tIP1SR1_11_8)\n#define GPSR1_9\t\tF_(MSIOF0_SYNC,\tIP1SR1_7_4)\n#define GPSR1_8\t\tF_(MSIOF0_SCK,\tIP1SR1_3_0)\n#define GPSR1_7\t\tF_(MSIOF0_TXD,\tIP0SR1_31_28)\n#define GPSR1_6\t\tF_(MSIOF0_RXD,\tIP0SR1_27_24)\n#define GPSR1_5\t\tF_(HTX0,\tIP0SR1_23_20)\n#define GPSR1_4\t\tF_(HCTS0_N,\tIP0SR1_19_16)\n#define GPSR1_3\t\tF_(HRTS0_N,\tIP0SR1_15_12)\n#define GPSR1_2\t\tF_(HSCK0,\tIP0SR1_11_8)\n#define GPSR1_1\t\tF_(HRX0,\tIP0SR1_7_4)\n#define GPSR1_0\t\tF_(SCIF_CLK,\tIP0SR1_3_0)\n\n \n#define GPSR2_24\tFM(TCLK2_A)\n#define GPSR2_23\tF_(TCLK1_A,\t\tIP2SR2_31_28)\n#define GPSR2_22\tF_(TPU0TO1,\t\tIP2SR2_27_24)\n#define GPSR2_21\tF_(TPU0TO0,\t\tIP2SR2_23_20)\n#define GPSR2_20\tF_(CLK_EXTFXR,\t\tIP2SR2_19_16)\n#define GPSR2_19\tF_(RXDB_EXTFXR,\t\tIP2SR2_15_12)\n#define GPSR2_18\tF_(FXR_TXDB,\t\tIP2SR2_11_8)\n#define GPSR2_17\tF_(RXDA_EXTFXR_A,\tIP2SR2_7_4)\n#define GPSR2_16\tF_(FXR_TXDA_A,\t\tIP2SR2_3_0)\n#define GPSR2_15\tF_(GP2_15,\t\tIP1SR2_31_28)\n#define GPSR2_14\tF_(GP2_14,\t\tIP1SR2_27_24)\n#define GPSR2_13\tF_(GP2_13,\t\tIP1SR2_23_20)\n#define GPSR2_12\tF_(GP2_12,\t\tIP1SR2_19_16)\n#define GPSR2_11\tF_(GP2_11,\t\tIP1SR2_15_12)\n#define GPSR2_10\tF_(GP2_10,\t\tIP1SR2_11_8)\n#define GPSR2_9\t\tF_(GP2_09,\t\tIP1SR2_7_4)\n#define GPSR2_8\t\tF_(GP2_08,\t\tIP1SR2_3_0)\n#define GPSR2_7\t\tF_(GP2_07,\t\tIP0SR2_31_28)\n#define GPSR2_6\t\tF_(GP2_06,\t\tIP0SR2_27_24)\n#define GPSR2_5\t\tF_(GP2_05,\t\tIP0SR2_23_20)\n#define GPSR2_4\t\tF_(GP2_04,\t\tIP0SR2_19_16)\n#define GPSR2_3\t\tF_(GP2_03,\t\tIP0SR2_15_12)\n#define GPSR2_2\t\tF_(GP2_02,\t\tIP0SR2_11_8)\n#define GPSR2_1\t\tF_(IPC_CLKOUT,\t\tIP0SR2_7_4)\n#define GPSR2_0\t\tF_(IPC_CLKIN,\t\tIP0SR2_3_0)\n\n \n#define GPSR3_16\tFM(CANFD7_RX)\n#define GPSR3_15\tFM(CANFD7_TX)\n#define GPSR3_14\tFM(CANFD6_RX)\n#define GPSR3_13\tF_(CANFD6_TX,\tIP1SR3_23_20)\n#define GPSR3_12\tF_(CANFD5_RX,\tIP1SR3_19_16)\n#define GPSR3_11\tF_(CANFD5_TX,\tIP1SR3_15_12)\n#define GPSR3_10\tF_(CANFD4_RX,\tIP1SR3_11_8)\n#define GPSR3_9\t\tF_(CANFD4_TX,\tIP1SR3_7_4)\n#define GPSR3_8\t\tF_(CANFD3_RX,\tIP1SR3_3_0)\n#define GPSR3_7\t\tF_(CANFD3_TX,\tIP0SR3_31_28)\n#define GPSR3_6\t\tF_(CANFD2_RX,\tIP0SR3_27_24)\n#define GPSR3_5\t\tF_(CANFD2_TX,\tIP0SR3_23_20)\n#define GPSR3_4\t\tFM(CANFD1_RX)\n#define GPSR3_3\t\tFM(CANFD1_TX)\n#define GPSR3_2\t\tF_(CANFD0_RX,\tIP0SR3_11_8)\n#define GPSR3_1\t\tF_(CANFD0_TX,\tIP0SR3_7_4)\n#define GPSR3_0\t\tFM(CAN_CLK)\n\n \n#define GPSR4_26\tFM(AVS1)\n#define GPSR4_25\tFM(AVS0)\n#define GPSR4_24\tFM(PCIE3_CLKREQ_N)\n#define GPSR4_23\tFM(PCIE2_CLKREQ_N)\n#define GPSR4_22\tFM(PCIE1_CLKREQ_N)\n#define GPSR4_21\tFM(PCIE0_CLKREQ_N)\n#define GPSR4_20\tF_(AVB0_AVTP_PPS,\tIP2SR4_19_16)\n#define GPSR4_19\tF_(AVB0_AVTP_CAPTURE,\tIP2SR4_15_12)\n#define GPSR4_18\tF_(AVB0_AVTP_MATCH,\tIP2SR4_11_8)\n#define GPSR4_17\tF_(AVB0_LINK,\t\tIP2SR4_7_4)\n#define GPSR4_16\tFM(AVB0_PHY_INT)\n#define GPSR4_15\tF_(AVB0_MAGIC,\t\tIP1SR4_31_28)\n#define GPSR4_14\tF_(AVB0_MDC,\t\tIP1SR4_27_24)\n#define GPSR4_13\tF_(AVB0_MDIO,\t\tIP1SR4_23_20)\n#define GPSR4_12\tF_(AVB0_TXCREFCLK,\tIP1SR4_19_16)\n#define GPSR4_11\tF_(AVB0_TD3,\t\tIP1SR4_15_12)\n#define GPSR4_10\tF_(AVB0_TD2,\t\tIP1SR4_11_8)\n#define GPSR4_9\t\tF_(AVB0_TD1,\t\tIP1SR4_7_4)\n#define GPSR4_8\t\tF_(AVB0_TD0,\t\tIP1SR4_3_0)\n#define GPSR4_7\t\tF_(AVB0_TXC,\t\tIP0SR4_31_28)\n#define GPSR4_6\t\tF_(AVB0_TX_CTL,\t\tIP0SR4_27_24)\n#define GPSR4_5\t\tF_(AVB0_RD3,\t\tIP0SR4_23_20)\n#define GPSR4_4\t\tF_(AVB0_RD2,\t\tIP0SR4_19_16)\n#define GPSR4_3\t\tF_(AVB0_RD1,\t\tIP0SR4_15_12)\n#define GPSR4_2\t\tF_(AVB0_RD0,\t\tIP0SR4_11_8)\n#define GPSR4_1\t\tF_(AVB0_RXC,\t\tIP0SR4_7_4)\n#define GPSR4_0\t\tF_(AVB0_RX_CTL,\t\tIP0SR4_3_0)\n\n \n#define GPSR5_20\tF_(AVB1_AVTP_PPS,\tIP2SR5_19_16)\n#define GPSR5_19\tF_(AVB1_AVTP_CAPTURE,\tIP2SR5_15_12)\n#define GPSR5_18\tF_(AVB1_AVTP_MATCH,\tIP2SR5_11_8)\n#define GPSR5_17\tF_(AVB1_LINK,\t\tIP2SR5_7_4)\n#define GPSR5_16\tFM(AVB1_PHY_INT)\n#define GPSR5_15\tF_(AVB1_MAGIC,\t\tIP1SR5_31_28)\n#define GPSR5_14\tF_(AVB1_MDC,\t\tIP1SR5_27_24)\n#define GPSR5_13\tF_(AVB1_MDIO,\t\tIP1SR5_23_20)\n#define GPSR5_12\tF_(AVB1_TXCREFCLK,\tIP1SR5_19_16)\n#define GPSR5_11\tF_(AVB1_TD3,\t\tIP1SR5_15_12)\n#define GPSR5_10\tF_(AVB1_TD2,\t\tIP1SR5_11_8)\n#define GPSR5_9\t\tF_(AVB1_TD1,\t\tIP1SR5_7_4)\n#define GPSR5_8\t\tF_(AVB1_TD0,\t\tIP1SR5_3_0)\n#define GPSR5_7\t\tF_(AVB1_TXC,\t\tIP0SR5_31_28)\n#define GPSR5_6\t\tF_(AVB1_TX_CTL,\t\tIP0SR5_27_24)\n#define GPSR5_5\t\tF_(AVB1_RD3,\t\tIP0SR5_23_20)\n#define GPSR5_4\t\tF_(AVB1_RD2,\t\tIP0SR5_19_16)\n#define GPSR5_3\t\tF_(AVB1_RD1,\t\tIP0SR5_15_12)\n#define GPSR5_2\t\tF_(AVB1_RD0,\t\tIP0SR5_11_8)\n#define GPSR5_1\t\tF_(AVB1_RXC,\t\tIP0SR5_7_4)\n#define GPSR5_0\t\tF_(AVB1_RX_CTL,\t\tIP0SR5_3_0)\n\n \n#define GPSR6_20\tFM(AVB2_AVTP_PPS)\n#define GPSR6_19\tFM(AVB2_AVTP_CAPTURE)\n#define GPSR6_18\tFM(AVB2_AVTP_MATCH)\n#define GPSR6_17\tFM(AVB2_LINK)\n#define GPSR6_16\tFM(AVB2_PHY_INT)\n#define GPSR6_15\tFM(AVB2_MAGIC)\n#define GPSR6_14\tFM(AVB2_MDC)\n#define GPSR6_13\tFM(AVB2_MDIO)\n#define GPSR6_12\tFM(AVB2_TXCREFCLK)\n#define GPSR6_11\tFM(AVB2_TD3)\n#define GPSR6_10\tFM(AVB2_TD2)\n#define GPSR6_9\t\tFM(AVB2_TD1)\n#define GPSR6_8\t\tFM(AVB2_TD0)\n#define GPSR6_7\t\tFM(AVB2_TXC)\n#define GPSR6_6\t\tFM(AVB2_TX_CTL)\n#define GPSR6_5\t\tFM(AVB2_RD3)\n#define GPSR6_4\t\tFM(AVB2_RD2)\n#define GPSR6_3\t\tFM(AVB2_RD1)\n#define GPSR6_2\t\tFM(AVB2_RD0)\n#define GPSR6_1\t\tFM(AVB2_RXC)\n#define GPSR6_0\t\tFM(AVB2_RX_CTL)\n\n \n#define GPSR7_20\tFM(AVB3_AVTP_PPS)\n#define GPSR7_19\tFM(AVB3_AVTP_CAPTURE)\n#define GPSR7_18\tFM(AVB3_AVTP_MATCH)\n#define GPSR7_17\tFM(AVB3_LINK)\n#define GPSR7_16\tFM(AVB3_PHY_INT)\n#define GPSR7_15\tFM(AVB3_MAGIC)\n#define GPSR7_14\tFM(AVB3_MDC)\n#define GPSR7_13\tFM(AVB3_MDIO)\n#define GPSR7_12\tFM(AVB3_TXCREFCLK)\n#define GPSR7_11\tFM(AVB3_TD3)\n#define GPSR7_10\tFM(AVB3_TD2)\n#define GPSR7_9\t\tFM(AVB3_TD1)\n#define GPSR7_8\t\tFM(AVB3_TD0)\n#define GPSR7_7\t\tFM(AVB3_TXC)\n#define GPSR7_6\t\tFM(AVB3_TX_CTL)\n#define GPSR7_5\t\tFM(AVB3_RD3)\n#define GPSR7_4\t\tFM(AVB3_RD2)\n#define GPSR7_3\t\tFM(AVB3_RD1)\n#define GPSR7_2\t\tFM(AVB3_RD0)\n#define GPSR7_1\t\tFM(AVB3_RXC)\n#define GPSR7_0\t\tFM(AVB3_RX_CTL)\n\n \n#define GPSR8_20\tFM(AVB4_AVTP_PPS)\n#define GPSR8_19\tFM(AVB4_AVTP_CAPTURE)\n#define GPSR8_18\tFM(AVB4_AVTP_MATCH)\n#define GPSR8_17\tFM(AVB4_LINK)\n#define GPSR8_16\tFM(AVB4_PHY_INT)\n#define GPSR8_15\tFM(AVB4_MAGIC)\n#define GPSR8_14\tFM(AVB4_MDC)\n#define GPSR8_13\tFM(AVB4_MDIO)\n#define GPSR8_12\tFM(AVB4_TXCREFCLK)\n#define GPSR8_11\tFM(AVB4_TD3)\n#define GPSR8_10\tFM(AVB4_TD2)\n#define GPSR8_9\t\tFM(AVB4_TD1)\n#define GPSR8_8\t\tFM(AVB4_TD0)\n#define GPSR8_7\t\tFM(AVB4_TXC)\n#define GPSR8_6\t\tFM(AVB4_TX_CTL)\n#define GPSR8_5\t\tFM(AVB4_RD3)\n#define GPSR8_4\t\tFM(AVB4_RD2)\n#define GPSR8_3\t\tFM(AVB4_RD1)\n#define GPSR8_2\t\tFM(AVB4_RD0)\n#define GPSR8_1\t\tFM(AVB4_RXC)\n#define GPSR8_0\t\tFM(AVB4_RX_CTL)\n\n \n#define GPSR9_20\tFM(AVB5_AVTP_PPS)\n#define GPSR9_19\tFM(AVB5_AVTP_CAPTURE)\n#define GPSR9_18\tFM(AVB5_AVTP_MATCH)\n#define GPSR9_17\tFM(AVB5_LINK)\n#define GPSR9_16\tFM(AVB5_PHY_INT)\n#define GPSR9_15\tFM(AVB5_MAGIC)\n#define GPSR9_14\tFM(AVB5_MDC)\n#define GPSR9_13\tFM(AVB5_MDIO)\n#define GPSR9_12\tFM(AVB5_TXCREFCLK)\n#define GPSR9_11\tFM(AVB5_TD3)\n#define GPSR9_10\tFM(AVB5_TD2)\n#define GPSR9_9\t\tFM(AVB5_TD1)\n#define GPSR9_8\t\tFM(AVB5_TD0)\n#define GPSR9_7\t\tFM(AVB5_TXC)\n#define GPSR9_6\t\tFM(AVB5_TX_CTL)\n#define GPSR9_5\t\tFM(AVB5_RD3)\n#define GPSR9_4\t\tFM(AVB5_RD2)\n#define GPSR9_3\t\tFM(AVB5_RD1)\n#define GPSR9_2\t\tFM(AVB5_RD0)\n#define GPSR9_1\t\tFM(AVB5_RXC)\n#define GPSR9_0\t\tFM(AVB5_RX_CTL)\n\n \t\t \t\t \t\t \t\t \t\t \t\t \t\t \n#define IP0SR1_3_0\tFM(SCIF_CLK)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(A0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_7_4\tFM(HRX0)\tFM(RX0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(A1)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_11_8\tFM(HSCK0)\tFM(SCK0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(A2)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_15_12\tFM(HRTS0_N)\tFM(RTS0_N)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(A3)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_19_16\tFM(HCTS0_N)\tFM(CTS0_N)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(A4)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_23_20\tFM(HTX0)\tFM(TX0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(A5)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_27_24\tFM(MSIOF0_RXD)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DR2)\tFM(A6)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR1_31_28\tFM(MSIOF0_TXD)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DR3)\tFM(A7)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t \t\t \t\t \t\t \t\t \t\t \n#define IP1SR1_3_0\tFM(MSIOF0_SCK)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DR4)\tFM(A8)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_7_4\tFM(MSIOF0_SYNC)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DR5)\tFM(A9)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_11_8\tFM(MSIOF0_SS1)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DR6)\tFM(A10)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_15_12\tFM(MSIOF0_SS2)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DR7)\tFM(A11)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_19_16\tFM(MSIOF1_RXD)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DG2)\tFM(A12)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_23_20\tFM(MSIOF1_TXD)\tFM(HRX3)\tFM(SCK3)\tF_(0, 0)\tFM(DU_DG3)\tFM(A13)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_27_24\tFM(MSIOF1_SCK)\tFM(HSCK3)\tFM(CTS3_N)\tF_(0, 0)\tFM(DU_DG4)\tFM(A14)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR1_31_28\tFM(MSIOF1_SYNC)\tFM(HRTS3_N)\tFM(RTS3_N)\tF_(0, 0)\tFM(DU_DG5)\tFM(A15)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t \t\t \t\t \t\t \t\t \t\t \n#define IP2SR1_3_0\tFM(MSIOF1_SS1)\tFM(HCTS3_N)\tFM(RX3)\t\tF_(0, 0)\tFM(DU_DG6)\tFM(A16)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_7_4\tFM(MSIOF1_SS2)\tFM(HTX3)\tFM(TX3)\t\tF_(0, 0)\tFM(DU_DG7)\tFM(A17)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_11_8\tFM(MSIOF2_RXD)\tFM(HSCK1)\tFM(SCK1)\tF_(0, 0)\tFM(DU_DB2)\tFM(A18)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_15_12\tFM(MSIOF2_TXD)\tFM(HCTS1_N)\tFM(CTS1_N)\tF_(0, 0)\tFM(DU_DB3)\tFM(A19)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_19_16\tFM(MSIOF2_SCK)\tFM(HRTS1_N)\tFM(RTS1_N)\tF_(0, 0)\tFM(DU_DB4)\tFM(A20)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_23_20\tFM(MSIOF2_SYNC)\tFM(HRX1)\tFM(RX1_A)\tF_(0, 0)\tFM(DU_DB5)\tFM(A21)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_27_24\tFM(MSIOF2_SS1)\tFM(HTX1)\tFM(TX1_A)\tF_(0, 0)\tFM(DU_DB6)\tFM(A22)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR1_31_28\tFM(MSIOF2_SS2)\tFM(TCLK1_B)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DB7)\tFM(A23)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t \t\t \t\t \t\t\t \t\t \n#define IP3SR1_3_0\tFM(IRQ0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DOTCLKOUT)\tFM(A24)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_7_4\tFM(IRQ1)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_HSYNC)\t\tFM(A25)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_11_8\tFM(IRQ2)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_VSYNC)\t\tFM(CS1_N_A26)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_15_12\tFM(IRQ3)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(DU_ODDF_DISP_CDE)\tFM(CS0_N)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_19_16\tFM(GP1_28)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tFM(D0)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_23_20\tFM(GP1_29)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tFM(D1)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP3SR1_27_24\tFM(GP1_30)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\t\tFM(D2)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP0SR2_3_0\tFM(IPC_CLKIN)\t\tFM(IPC_CLKEN_IN)\tF_(0, 0)\tF_(0, 0)\tFM(DU_DOTCLKIN)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_7_4\tFM(IPC_CLKOUT)\t\tFM(IPC_CLKEN_OUT)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_11_8\tFM(GP2_02)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(D3)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_15_12\tFM(GP2_03)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(D4)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_19_16\tFM(GP2_04)\t\tF_(0, 0)\t\tFM(MSIOF4_RXD)\tF_(0, 0)\tF_(0, 0)\tFM(D5)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_23_20\tFM(GP2_05)\t\tFM(HSCK2)\t\tFM(MSIOF4_TXD)\tFM(SCK4)\tF_(0, 0)\tFM(D6)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_27_24\tFM(GP2_06)\t\tFM(HCTS2_N)\t\tFM(MSIOF4_SCK)\tFM(CTS4_N)\tF_(0, 0)\tFM(D7)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR2_31_28\tFM(GP2_07)\t\tFM(HRTS2_N)\t\tFM(MSIOF4_SYNC)\tFM(RTS4_N)\tF_(0, 0)\tFM(D8)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP1SR2_3_0\tFM(GP2_08)\t\tFM(HRX2)\t\tFM(MSIOF4_SS1)\tFM(RX4)\t\tF_(0, 0)\tFM(D9)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_7_4\tFM(GP2_09)\t\tFM(HTX2)\t\tFM(MSIOF4_SS2)\tFM(TX4)\t\tF_(0, 0)\tFM(D10)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_11_8\tFM(GP2_10)\t\tFM(TCLK2_B)\t\tFM(MSIOF5_RXD)\tF_(0, 0)\tF_(0, 0)\tFM(D11)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_15_12\tFM(GP2_11)\t\tFM(TCLK3)\t\tFM(MSIOF5_TXD)\tF_(0, 0)\tF_(0, 0)\tFM(D12)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_19_16\tFM(GP2_12)\t\tFM(TCLK4)\t\tFM(MSIOF5_SCK)\tF_(0, 0)\tF_(0, 0)\tFM(D13)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_23_20\tFM(GP2_13)\t\tF_(0, 0)\t\tFM(MSIOF5_SYNC)\tF_(0, 0)\tF_(0, 0)\tFM(D14)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_27_24\tFM(GP2_14)\t\tFM(IRQ4)\t\tFM(MSIOF5_SS1)\tF_(0, 0)\tF_(0, 0)\tFM(D15)\t\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR2_31_28\tFM(GP2_15)\t\tFM(IRQ5)\t\tFM(MSIOF5_SS2)\tFM(CPG_CPCKOUT)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP2SR2_3_0\tFM(FXR_TXDA_A)\t\tFM(MSIOF3_SS1)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_7_4\tFM(RXDA_EXTFXR_A)\tFM(MSIOF3_SS2)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(BS_N)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_11_8\tFM(FXR_TXDB)\t\tFM(MSIOF3_RXD)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(RD_N)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_15_12\tFM(RXDB_EXTFXR)\t\tFM(MSIOF3_TXD)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(WE0_N)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_19_16\tFM(CLK_EXTFXR)\t\tFM(MSIOF3_SCK)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(WE1_N)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_23_20\tFM(TPU0TO0)\t\tFM(MSIOF3_SYNC)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(RD_WR_N)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_27_24\tFM(TPU0TO1)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(CLKOUT)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR2_31_28\tFM(TCLK1_A)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tFM(EX_WAIT0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t \t\t\t \t\t \t\t\t \t\t \t\t \n#define IP0SR3_7_4\tFM(CANFD0_TX)\tFM(FXR_TXDA_B)\t\tFM(TX1_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_11_8\tFM(CANFD0_RX)\tFM(RXDA_EXTFXR_B)\tFM(RX1_B)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_23_20\tFM(CANFD2_TX)\tFM(TPU0TO2)\t\tFM(PWM0)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_27_24\tFM(CANFD2_RX)\tFM(TPU0TO3)\t\tFM(PWM1)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR3_31_28\tFM(CANFD3_TX)\tF_(0, 0)\t\tFM(PWM2)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t \t\t\t \t\t \t\t\t \t\t \t\t \n#define IP1SR3_3_0\tFM(CANFD3_RX)\tF_(0, 0)\t\tFM(PWM3)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_7_4\tFM(CANFD4_TX)\tF_(0, 0)\t\tFM(PWM4)\tFM(FXR_CLKOUT1)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_11_8\tFM(CANFD4_RX)\tF_(0, 0)\t\tF_(0, 0)\tFM(FXR_CLKOUT2)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_15_12\tFM(CANFD5_TX)\tF_(0, 0)\t\tF_(0, 0)\tFM(FXR_TXENA_N)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_19_16\tFM(CANFD5_RX)\tF_(0, 0)\t\tF_(0, 0)\tFM(FXR_TXENB_N)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR3_23_20\tFM(CANFD6_TX)\tF_(0, 0)\t\tF_(0, 0)\tFM(STPWT_EXTFXR)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP0SR4_3_0\tFM(AVB0_RX_CTL)\tFM(AVB0_MII_RX_DV)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_7_4\tFM(AVB0_RXC)\tFM(AVB0_MII_RXC)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_11_8\tFM(AVB0_RD0)\tFM(AVB0_MII_RD0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_15_12\tFM(AVB0_RD1)\tFM(AVB0_MII_RD1)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_19_16\tFM(AVB0_RD2)\tFM(AVB0_MII_RD2)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_23_20\tFM(AVB0_RD3)\tFM(AVB0_MII_RD3)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_27_24\tFM(AVB0_TX_CTL)\tFM(AVB0_MII_TX_EN)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR4_31_28\tFM(AVB0_TXC)\tFM(AVB0_MII_TXC)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP1SR4_3_0\tFM(AVB0_TD0)\t\tFM(AVB0_MII_TD0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_7_4\tFM(AVB0_TD1)\t\tFM(AVB0_MII_TD1)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_11_8\tFM(AVB0_TD2)\t\tFM(AVB0_MII_TD2)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_15_12\tFM(AVB0_TD3)\t\tFM(AVB0_MII_TD3)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_19_16\tFM(AVB0_TXCREFCLK)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_23_20\tFM(AVB0_MDIO)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_27_24\tFM(AVB0_MDC)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR4_31_28\tFM(AVB0_MAGIC)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP2SR4_7_4\tFM(AVB0_LINK)\t\tFM(AVB0_MII_TX_ER)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_11_8\tFM(AVB0_AVTP_MATCH)\tFM(AVB0_MII_RX_ER)\tFM(CC5_OSCOUT)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_15_12\tFM(AVB0_AVTP_CAPTURE)\tFM(AVB0_MII_CRS)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR4_19_16\tFM(AVB0_AVTP_PPS)\tFM(AVB0_MII_COL)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n \t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP0SR5_3_0\tFM(AVB1_RX_CTL)\t\tFM(AVB1_MII_RX_DV)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_7_4\tFM(AVB1_RXC)\t\tFM(AVB1_MII_RXC)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_11_8\tFM(AVB1_RD0)\t\tFM(AVB1_MII_RD0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_15_12\tFM(AVB1_RD1)\t\tFM(AVB1_MII_RD1)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_19_16\tFM(AVB1_RD2)\t\tFM(AVB1_MII_RD2)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_23_20\tFM(AVB1_RD3)\t\tFM(AVB1_MII_RD3)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_27_24\tFM(AVB1_TX_CTL)\t\tFM(AVB1_MII_TX_EN)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP0SR5_31_28\tFM(AVB1_TXC)\t\tFM(AVB1_MII_TXC)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP1SR5_3_0\tFM(AVB1_TD0)\t\tFM(AVB1_MII_TD0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_7_4\tFM(AVB1_TD1)\t\tFM(AVB1_MII_TD1)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_11_8\tFM(AVB1_TD2)\t\tFM(AVB1_MII_TD2)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_15_12\tFM(AVB1_TD3)\t\tFM(AVB1_MII_TD3)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_19_16\tFM(AVB1_TXCREFCLK)\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_23_20\tFM(AVB1_MDIO)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_27_24\tFM(AVB1_MDC)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP1SR5_31_28\tFM(AVB1_MAGIC)\t\tF_(0, 0)\t\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n \t\t \t\t\t \t\t\t \t\t \t\t \t\t \t\t \n#define IP2SR5_7_4\tFM(AVB1_LINK)\t\tFM(AVB1_MII_TX_ER)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR5_11_8\tFM(AVB1_AVTP_MATCH)\tFM(AVB1_MII_RX_ER)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR5_15_12\tFM(AVB1_AVTP_CAPTURE)\tFM(AVB1_MII_CRS)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n#define IP2SR5_19_16\tFM(AVB1_AVTP_PPS)\tFM(AVB1_MII_COL)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0)\tF_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0) F_(0, 0)\n\n#define PINMUX_GPSR\t\t\\\n\t\t\t\t\\\n\t\tGPSR1_30\t\\\n\t\tGPSR1_29\t\\\n\t\tGPSR1_28\t\\\nGPSR0_27\tGPSR1_27\t\\\nGPSR0_26\tGPSR1_26\t\t\t\t\tGPSR4_26 \\\nGPSR0_25\tGPSR1_25\t\t\t\t\tGPSR4_25 \\\nGPSR0_24\tGPSR1_24\tGPSR2_24\t\t\tGPSR4_24 \\\nGPSR0_23\tGPSR1_23\tGPSR2_23\t\t\tGPSR4_23 \\\nGPSR0_22\tGPSR1_22\tGPSR2_22\t\t\tGPSR4_22 \\\nGPSR0_21\tGPSR1_21\tGPSR2_21\t\t\tGPSR4_21 \\\nGPSR0_20\tGPSR1_20\tGPSR2_20\t\t\tGPSR4_20\tGPSR5_20\tGPSR6_20\tGPSR7_20\tGPSR8_20\tGPSR9_20 \\\nGPSR0_19\tGPSR1_19\tGPSR2_19\t\t\tGPSR4_19\tGPSR5_19\tGPSR6_19\tGPSR7_19\tGPSR8_19\tGPSR9_19 \\\nGPSR0_18\tGPSR1_18\tGPSR2_18\t\t\tGPSR4_18\tGPSR5_18\tGPSR6_18\tGPSR7_18\tGPSR8_18\tGPSR9_18 \\\nGPSR0_17\tGPSR1_17\tGPSR2_17\t\t\tGPSR4_17\tGPSR5_17\tGPSR6_17\tGPSR7_17\tGPSR8_17\tGPSR9_17 \\\nGPSR0_16\tGPSR1_16\tGPSR2_16\tGPSR3_16\tGPSR4_16\tGPSR5_16\tGPSR6_16\tGPSR7_16\tGPSR8_16\tGPSR9_16 \\\nGPSR0_15\tGPSR1_15\tGPSR2_15\tGPSR3_15\tGPSR4_15\tGPSR5_15\tGPSR6_15\tGPSR7_15\tGPSR8_15\tGPSR9_15 \\\nGPSR0_14\tGPSR1_14\tGPSR2_14\tGPSR3_14\tGPSR4_14\tGPSR5_14\tGPSR6_14\tGPSR7_14\tGPSR8_14\tGPSR9_14 \\\nGPSR0_13\tGPSR1_13\tGPSR2_13\tGPSR3_13\tGPSR4_13\tGPSR5_13\tGPSR6_13\tGPSR7_13\tGPSR8_13\tGPSR9_13 \\\nGPSR0_12\tGPSR1_12\tGPSR2_12\tGPSR3_12\tGPSR4_12\tGPSR5_12\tGPSR6_12\tGPSR7_12\tGPSR8_12\tGPSR9_12 \\\nGPSR0_11\tGPSR1_11\tGPSR2_11\tGPSR3_11\tGPSR4_11\tGPSR5_11\tGPSR6_11\tGPSR7_11\tGPSR8_11\tGPSR9_11 \\\nGPSR0_10\tGPSR1_10\tGPSR2_10\tGPSR3_10\tGPSR4_10\tGPSR5_10\tGPSR6_10\tGPSR7_10\tGPSR8_10\tGPSR9_10 \\\nGPSR0_9\t\tGPSR1_9\t\tGPSR2_9\t\tGPSR3_9\t\tGPSR4_9\t\tGPSR5_9\t\tGPSR6_9\t\tGPSR7_9\t\tGPSR8_9\t\tGPSR9_9 \\\nGPSR0_8\t\tGPSR1_8\t\tGPSR2_8\t\tGPSR3_8\t\tGPSR4_8\t\tGPSR5_8\t\tGPSR6_8\t\tGPSR7_8\t\tGPSR8_8\t\tGPSR9_8 \\\nGPSR0_7\t\tGPSR1_7\t\tGPSR2_7\t\tGPSR3_7\t\tGPSR4_7\t\tGPSR5_7\t\tGPSR6_7\t\tGPSR7_7\t\tGPSR8_7\t\tGPSR9_7 \\\nGPSR0_6\t\tGPSR1_6\t\tGPSR2_6\t\tGPSR3_6\t\tGPSR4_6\t\tGPSR5_6\t\tGPSR6_6\t\tGPSR7_6\t\tGPSR8_6\t\tGPSR9_6 \\\nGPSR0_5\t\tGPSR1_5\t\tGPSR2_5\t\tGPSR3_5\t\tGPSR4_5\t\tGPSR5_5\t\tGPSR6_5\t\tGPSR7_5\t\tGPSR8_5\t\tGPSR9_5 \\\nGPSR0_4\t\tGPSR1_4\t\tGPSR2_4\t\tGPSR3_4\t\tGPSR4_4\t\tGPSR5_4\t\tGPSR6_4\t\tGPSR7_4\t\tGPSR8_4\t\tGPSR9_4 \\\nGPSR0_3\t\tGPSR1_3\t\tGPSR2_3\t\tGPSR3_3\t\tGPSR4_3\t\tGPSR5_3\t\tGPSR6_3\t\tGPSR7_3\t\tGPSR8_3\t\tGPSR9_3 \\\nGPSR0_2\t\tGPSR1_2\t\tGPSR2_2\t\tGPSR3_2\t\tGPSR4_2\t\tGPSR5_2\t\tGPSR6_2\t\tGPSR7_2\t\tGPSR8_2\t\tGPSR9_2 \\\nGPSR0_1\t\tGPSR1_1\t\tGPSR2_1\t\tGPSR3_1\t\tGPSR4_1\t\tGPSR5_1\t\tGPSR6_1\t\tGPSR7_1\t\tGPSR8_1\t\tGPSR9_1 \\\nGPSR0_0\t\tGPSR1_0\t\tGPSR2_0\t\tGPSR3_0\t\tGPSR4_0\t\tGPSR5_0\t\tGPSR6_0\t\tGPSR7_0\t\tGPSR8_0\t\tGPSR9_0\n\n#define PINMUX_IPSR\t\\\n\\\nFM(IP0SR1_3_0)\t\tIP0SR1_3_0\tFM(IP1SR1_3_0)\t\tIP1SR1_3_0\tFM(IP2SR1_3_0)\t\tIP2SR1_3_0\tFM(IP3SR1_3_0)\t\tIP3SR1_3_0 \\\nFM(IP0SR1_7_4)\t\tIP0SR1_7_4\tFM(IP1SR1_7_4)\t\tIP1SR1_7_4\tFM(IP2SR1_7_4)\t\tIP2SR1_7_4\tFM(IP3SR1_7_4)\t\tIP3SR1_7_4 \\\nFM(IP0SR1_11_8)\t\tIP0SR1_11_8\tFM(IP1SR1_11_8)\t\tIP1SR1_11_8\tFM(IP2SR1_11_8)\t\tIP2SR1_11_8\tFM(IP3SR1_11_8)\t\tIP3SR1_11_8 \\\nFM(IP0SR1_15_12)\tIP0SR1_15_12\tFM(IP1SR1_15_12)\tIP1SR1_15_12\tFM(IP2SR1_15_12)\tIP2SR1_15_12\tFM(IP3SR1_15_12)\tIP3SR1_15_12 \\\nFM(IP0SR1_19_16)\tIP0SR1_19_16\tFM(IP1SR1_19_16)\tIP1SR1_19_16\tFM(IP2SR1_19_16)\tIP2SR1_19_16\tFM(IP3SR1_19_16)\tIP3SR1_19_16 \\\nFM(IP0SR1_23_20)\tIP0SR1_23_20\tFM(IP1SR1_23_20)\tIP1SR1_23_20\tFM(IP2SR1_23_20)\tIP2SR1_23_20\tFM(IP3SR1_23_20)\tIP3SR1_23_20 \\\nFM(IP0SR1_27_24)\tIP0SR1_27_24\tFM(IP1SR1_27_24)\tIP1SR1_27_24\tFM(IP2SR1_27_24)\tIP2SR1_27_24\tFM(IP3SR1_27_24)\tIP3SR1_27_24 \\\nFM(IP0SR1_31_28)\tIP0SR1_31_28\tFM(IP1SR1_31_28)\tIP1SR1_31_28\tFM(IP2SR1_31_28)\tIP2SR1_31_28 \\\n\\\nFM(IP0SR2_3_0)\t\tIP0SR2_3_0\tFM(IP1SR2_3_0)\t\tIP1SR2_3_0\tFM(IP2SR2_3_0)\t\tIP2SR2_3_0 \\\nFM(IP0SR2_7_4)\t\tIP0SR2_7_4\tFM(IP1SR2_7_4)\t\tIP1SR2_7_4\tFM(IP2SR2_7_4)\t\tIP2SR2_7_4 \\\nFM(IP0SR2_11_8)\t\tIP0SR2_11_8\tFM(IP1SR2_11_8)\t\tIP1SR2_11_8\tFM(IP2SR2_11_8)\t\tIP2SR2_11_8 \\\nFM(IP0SR2_15_12)\tIP0SR2_15_12\tFM(IP1SR2_15_12)\tIP1SR2_15_12\tFM(IP2SR2_15_12)\tIP2SR2_15_12 \\\nFM(IP0SR2_19_16)\tIP0SR2_19_16\tFM(IP1SR2_19_16)\tIP1SR2_19_16\tFM(IP2SR2_19_16)\tIP2SR2_19_16 \\\nFM(IP0SR2_23_20)\tIP0SR2_23_20\tFM(IP1SR2_23_20)\tIP1SR2_23_20\tFM(IP2SR2_23_20)\tIP2SR2_23_20 \\\nFM(IP0SR2_27_24)\tIP0SR2_27_24\tFM(IP1SR2_27_24)\tIP1SR2_27_24\tFM(IP2SR2_27_24)\tIP2SR2_27_24 \\\nFM(IP0SR2_31_28)\tIP0SR2_31_28\tFM(IP1SR2_31_28)\tIP1SR2_31_28\tFM(IP2SR2_31_28)\tIP2SR2_31_28 \\\n\\\n\t\t\t\t\tFM(IP1SR3_3_0)\t\tIP1SR3_3_0\t\\\nFM(IP0SR3_7_4)\t\tIP0SR3_7_4\tFM(IP1SR3_7_4)\t\tIP1SR3_7_4\t\\\nFM(IP0SR3_11_8)\t\tIP0SR3_11_8\tFM(IP1SR3_11_8)\t\tIP1SR3_11_8\t\\\n\t\t\t\t\tFM(IP1SR3_15_12)\tIP1SR3_15_12\t\\\n\t\t\t\t\tFM(IP1SR3_19_16)\tIP1SR3_19_16\t\\\nFM(IP0SR3_23_20)\tIP0SR3_23_20\tFM(IP1SR3_23_20)\tIP1SR3_23_20\t\\\nFM(IP0SR3_27_24)\tIP0SR3_27_24\t\\\nFM(IP0SR3_31_28)\tIP0SR3_31_28\t\\\n\\\nFM(IP0SR4_3_0)\t\tIP0SR4_3_0\tFM(IP1SR4_3_0)\t\tIP1SR4_3_0\t\\\nFM(IP0SR4_7_4)\t\tIP0SR4_7_4\tFM(IP1SR4_7_4)\t\tIP1SR4_7_4\tFM(IP2SR4_7_4)\t\tIP2SR4_7_4 \\\nFM(IP0SR4_11_8)\t\tIP0SR4_11_8\tFM(IP1SR4_11_8)\t\tIP1SR4_11_8\tFM(IP2SR4_11_8)\t\tIP2SR4_11_8 \\\nFM(IP0SR4_15_12)\tIP0SR4_15_12\tFM(IP1SR4_15_12)\tIP1SR4_15_12\tFM(IP2SR4_15_12)\tIP2SR4_15_12 \\\nFM(IP0SR4_19_16)\tIP0SR4_19_16\tFM(IP1SR4_19_16)\tIP1SR4_19_16\tFM(IP2SR4_19_16)\tIP2SR4_19_16 \\\nFM(IP0SR4_23_20)\tIP0SR4_23_20\tFM(IP1SR4_23_20)\tIP1SR4_23_20\t\\\nFM(IP0SR4_27_24)\tIP0SR4_27_24\tFM(IP1SR4_27_24)\tIP1SR4_27_24\t\\\nFM(IP0SR4_31_28)\tIP0SR4_31_28\tFM(IP1SR4_31_28)\tIP1SR4_31_28\t\\\n\\\nFM(IP0SR5_3_0)\t\tIP0SR5_3_0\tFM(IP1SR5_3_0)\t\tIP1SR5_3_0\t\\\nFM(IP0SR5_7_4)\t\tIP0SR5_7_4\tFM(IP1SR5_7_4)\t\tIP1SR5_7_4\tFM(IP2SR5_7_4)\t\tIP2SR5_7_4 \\\nFM(IP0SR5_11_8)\t\tIP0SR5_11_8\tFM(IP1SR5_11_8)\t\tIP1SR5_11_8\tFM(IP2SR5_11_8)\t\tIP2SR5_11_8 \\\nFM(IP0SR5_15_12)\tIP0SR5_15_12\tFM(IP1SR5_15_12)\tIP1SR5_15_12\tFM(IP2SR5_15_12)\tIP2SR5_15_12 \\\nFM(IP0SR5_19_16)\tIP0SR5_19_16\tFM(IP1SR5_19_16)\tIP1SR5_19_16\tFM(IP2SR5_19_16)\tIP2SR5_19_16 \\\nFM(IP0SR5_23_20)\tIP0SR5_23_20\tFM(IP1SR5_23_20)\tIP1SR5_23_20\t\\\nFM(IP0SR5_27_24)\tIP0SR5_27_24\tFM(IP1SR5_27_24)\tIP1SR5_27_24\t\\\nFM(IP0SR5_31_28)\tIP0SR5_31_28\tFM(IP1SR5_31_28)\tIP1SR5_31_28\n\n \t\t\t \t\t \t\t \t\t \n#define MOD_SEL2_15_14\t\tFM(SEL_I2C6_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C6_3)\n#define MOD_SEL2_13_12\t\tFM(SEL_I2C5_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C5_3)\n#define MOD_SEL2_11_10\t\tFM(SEL_I2C4_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C4_3)\n#define MOD_SEL2_9_8\t\tFM(SEL_I2C3_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C3_3)\n#define MOD_SEL2_7_6\t\tFM(SEL_I2C2_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C2_3)\n#define MOD_SEL2_5_4\t\tFM(SEL_I2C1_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C1_3)\n#define MOD_SEL2_3_2\t\tFM(SEL_I2C0_0)\tF_(0, 0)\tF_(0, 0)\tFM(SEL_I2C0_3)\n\n#define PINMUX_MOD_SELS \\\n\\\nMOD_SEL2_15_14 \\\nMOD_SEL2_13_12 \\\nMOD_SEL2_11_10 \\\nMOD_SEL2_9_8 \\\nMOD_SEL2_7_6 \\\nMOD_SEL2_5_4 \\\nMOD_SEL2_3_2\n\n#define PINMUX_PHYS \\\n\tFM(SCL0) FM(SDA0) FM(SCL1) FM(SDA1) FM(SCL2) FM(SDA2) FM(SCL3) FM(SDA3) \\\n\tFM(SCL4) FM(SDA4) FM(SCL5) FM(SDA5) FM(SCL6) FM(SDA6)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tGP_ALL(DATA),\n\tPINMUX_DATA_END,\n\n#define F_(x, y)\n#define FM(x)   FN_##x,\n\tPINMUX_FUNCTION_BEGIN,\n\tGP_ALL(FN),\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_FUNCTION_END,\n#undef F_\n#undef FM\n\n#define F_(x, y)\n#define FM(x)\tx##_MARK,\n\tPINMUX_MARK_BEGIN,\n\tPINMUX_GPSR\n\tPINMUX_IPSR\n\tPINMUX_MOD_SELS\n\tPINMUX_PHYS\n\tPINMUX_MARK_END,\n#undef F_\n#undef FM\n};\n\nstatic const u16 pinmux_data[] = {\n \n#define GP_2_2_FN\tGP_2_2_FN,\tFN_SEL_I2C0_0\n#define GP_2_3_FN\tGP_2_3_FN,\tFN_SEL_I2C0_0\n#define GP_2_4_FN\tGP_2_4_FN,\tFN_SEL_I2C1_0\n#define GP_2_5_FN\tGP_2_5_FN,\tFN_SEL_I2C1_0\n#define GP_2_6_FN\tGP_2_6_FN,\tFN_SEL_I2C2_0\n#define GP_2_7_FN\tGP_2_7_FN,\tFN_SEL_I2C2_0\n#define GP_2_8_FN\tGP_2_8_FN,\tFN_SEL_I2C3_0\n#define GP_2_9_FN\tGP_2_9_FN,\tFN_SEL_I2C3_0\n#define GP_2_10_FN\tGP_2_10_FN,\tFN_SEL_I2C4_0\n#define GP_2_11_FN\tGP_2_11_FN,\tFN_SEL_I2C4_0\n#define GP_2_12_FN\tGP_2_12_FN,\tFN_SEL_I2C5_0\n#define GP_2_13_FN\tGP_2_13_FN,\tFN_SEL_I2C5_0\n#define GP_2_14_FN\tGP_2_14_FN,\tFN_SEL_I2C6_0\n#define GP_2_15_FN\tGP_2_15_FN,\tFN_SEL_I2C6_0\n\tPINMUX_DATA_GP_ALL(),\n#undef GP_2_2_FN\n#undef GP_2_3_FN\n#undef GP_2_4_FN\n#undef GP_2_5_FN\n#undef GP_2_6_FN\n#undef GP_2_7_FN\n#undef GP_2_8_FN\n#undef GP_2_9_FN\n#undef GP_2_10_FN\n#undef GP_2_11_FN\n#undef GP_2_12_FN\n#undef GP_2_13_FN\n#undef GP_2_14_FN\n#undef GP_2_15_FN\n\n\tPINMUX_SINGLE(MMC_D7),\n\tPINMUX_SINGLE(MMC_D6),\n\tPINMUX_SINGLE(MMC_D5),\n\tPINMUX_SINGLE(MMC_D4),\n\tPINMUX_SINGLE(MMC_SD_CLK),\n\tPINMUX_SINGLE(MMC_SD_D3),\n\tPINMUX_SINGLE(MMC_SD_D2),\n\tPINMUX_SINGLE(MMC_SD_D1),\n\tPINMUX_SINGLE(MMC_SD_D0),\n\tPINMUX_SINGLE(MMC_SD_CMD),\n\tPINMUX_SINGLE(MMC_DS),\n\n\tPINMUX_SINGLE(SD_CD),\n\tPINMUX_SINGLE(SD_WP),\n\n\tPINMUX_SINGLE(RPC_INT_N),\n\tPINMUX_SINGLE(RPC_WP_N),\n\tPINMUX_SINGLE(RPC_RESET_N),\n\n\tPINMUX_SINGLE(QSPI1_SSL),\n\tPINMUX_SINGLE(QSPI1_IO3),\n\tPINMUX_SINGLE(QSPI1_IO2),\n\tPINMUX_SINGLE(QSPI1_MISO_IO1),\n\tPINMUX_SINGLE(QSPI1_MOSI_IO0),\n\tPINMUX_SINGLE(QSPI1_SPCLK),\n\tPINMUX_SINGLE(QSPI0_SSL),\n\tPINMUX_SINGLE(QSPI0_IO3),\n\tPINMUX_SINGLE(QSPI0_IO2),\n\tPINMUX_SINGLE(QSPI0_MISO_IO1),\n\tPINMUX_SINGLE(QSPI0_MOSI_IO0),\n\tPINMUX_SINGLE(QSPI0_SPCLK),\n\n\tPINMUX_SINGLE(TCLK2_A),\n\n\tPINMUX_SINGLE(CANFD7_RX),\n\tPINMUX_SINGLE(CANFD7_TX),\n\tPINMUX_SINGLE(CANFD6_RX),\n\tPINMUX_SINGLE(CANFD1_RX),\n\tPINMUX_SINGLE(CANFD1_TX),\n\tPINMUX_SINGLE(CAN_CLK),\n\n\tPINMUX_SINGLE(AVS1),\n\tPINMUX_SINGLE(AVS0),\n\n\tPINMUX_SINGLE(PCIE3_CLKREQ_N),\n\tPINMUX_SINGLE(PCIE2_CLKREQ_N),\n\tPINMUX_SINGLE(PCIE1_CLKREQ_N),\n\tPINMUX_SINGLE(PCIE0_CLKREQ_N),\n\n\tPINMUX_SINGLE(AVB0_PHY_INT),\n\n\tPINMUX_SINGLE(AVB1_PHY_INT),\n\n\tPINMUX_SINGLE(AVB2_AVTP_PPS),\n\tPINMUX_SINGLE(AVB2_AVTP_CAPTURE),\n\tPINMUX_SINGLE(AVB2_AVTP_MATCH),\n\tPINMUX_SINGLE(AVB2_LINK),\n\tPINMUX_SINGLE(AVB2_PHY_INT),\n\tPINMUX_SINGLE(AVB2_MAGIC),\n\tPINMUX_SINGLE(AVB2_MDC),\n\tPINMUX_SINGLE(AVB2_MDIO),\n\tPINMUX_SINGLE(AVB2_TXCREFCLK),\n\tPINMUX_SINGLE(AVB2_TD3),\n\tPINMUX_SINGLE(AVB2_TD2),\n\tPINMUX_SINGLE(AVB2_TD1),\n\tPINMUX_SINGLE(AVB2_TD0),\n\tPINMUX_SINGLE(AVB2_TXC),\n\tPINMUX_SINGLE(AVB2_TX_CTL),\n\tPINMUX_SINGLE(AVB2_RD3),\n\tPINMUX_SINGLE(AVB2_RD2),\n\tPINMUX_SINGLE(AVB2_RD1),\n\tPINMUX_SINGLE(AVB2_RD0),\n\tPINMUX_SINGLE(AVB2_RXC),\n\tPINMUX_SINGLE(AVB2_RX_CTL),\n\n\tPINMUX_SINGLE(AVB3_AVTP_PPS),\n\tPINMUX_SINGLE(AVB3_AVTP_CAPTURE),\n\tPINMUX_SINGLE(AVB3_AVTP_MATCH),\n\tPINMUX_SINGLE(AVB3_LINK),\n\tPINMUX_SINGLE(AVB3_PHY_INT),\n\tPINMUX_SINGLE(AVB3_MAGIC),\n\tPINMUX_SINGLE(AVB3_MDC),\n\tPINMUX_SINGLE(AVB3_MDIO),\n\tPINMUX_SINGLE(AVB3_TXCREFCLK),\n\tPINMUX_SINGLE(AVB3_TD3),\n\tPINMUX_SINGLE(AVB3_TD2),\n\tPINMUX_SINGLE(AVB3_TD1),\n\tPINMUX_SINGLE(AVB3_TD0),\n\tPINMUX_SINGLE(AVB3_TXC),\n\tPINMUX_SINGLE(AVB3_TX_CTL),\n\tPINMUX_SINGLE(AVB3_RD3),\n\tPINMUX_SINGLE(AVB3_RD2),\n\tPINMUX_SINGLE(AVB3_RD1),\n\tPINMUX_SINGLE(AVB3_RD0),\n\tPINMUX_SINGLE(AVB3_RXC),\n\tPINMUX_SINGLE(AVB3_RX_CTL),\n\n\tPINMUX_SINGLE(AVB4_AVTP_PPS),\n\tPINMUX_SINGLE(AVB4_AVTP_CAPTURE),\n\tPINMUX_SINGLE(AVB4_AVTP_MATCH),\n\tPINMUX_SINGLE(AVB4_LINK),\n\tPINMUX_SINGLE(AVB4_PHY_INT),\n\tPINMUX_SINGLE(AVB4_MAGIC),\n\tPINMUX_SINGLE(AVB4_MDC),\n\tPINMUX_SINGLE(AVB4_MDIO),\n\tPINMUX_SINGLE(AVB4_TXCREFCLK),\n\tPINMUX_SINGLE(AVB4_TD3),\n\tPINMUX_SINGLE(AVB4_TD2),\n\tPINMUX_SINGLE(AVB4_TD1),\n\tPINMUX_SINGLE(AVB4_TD0),\n\tPINMUX_SINGLE(AVB4_TXC),\n\tPINMUX_SINGLE(AVB4_TX_CTL),\n\tPINMUX_SINGLE(AVB4_RD3),\n\tPINMUX_SINGLE(AVB4_RD2),\n\tPINMUX_SINGLE(AVB4_RD1),\n\tPINMUX_SINGLE(AVB4_RD0),\n\tPINMUX_SINGLE(AVB4_RXC),\n\tPINMUX_SINGLE(AVB4_RX_CTL),\n\n\tPINMUX_SINGLE(AVB5_AVTP_PPS),\n\tPINMUX_SINGLE(AVB5_AVTP_CAPTURE),\n\tPINMUX_SINGLE(AVB5_AVTP_MATCH),\n\tPINMUX_SINGLE(AVB5_LINK),\n\tPINMUX_SINGLE(AVB5_PHY_INT),\n\tPINMUX_SINGLE(AVB5_MAGIC),\n\tPINMUX_SINGLE(AVB5_MDC),\n\tPINMUX_SINGLE(AVB5_MDIO),\n\tPINMUX_SINGLE(AVB5_TXCREFCLK),\n\tPINMUX_SINGLE(AVB5_TD3),\n\tPINMUX_SINGLE(AVB5_TD2),\n\tPINMUX_SINGLE(AVB5_TD1),\n\tPINMUX_SINGLE(AVB5_TD0),\n\tPINMUX_SINGLE(AVB5_TXC),\n\tPINMUX_SINGLE(AVB5_TX_CTL),\n\tPINMUX_SINGLE(AVB5_RD3),\n\tPINMUX_SINGLE(AVB5_RD2),\n\tPINMUX_SINGLE(AVB5_RD1),\n\tPINMUX_SINGLE(AVB5_RD0),\n\tPINMUX_SINGLE(AVB5_RXC),\n\tPINMUX_SINGLE(AVB5_RX_CTL),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR1_3_0,\tSCIF_CLK),\n\tPINMUX_IPSR_GPSR(IP0SR1_3_0,\tA0),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_7_4,\tHRX0),\n\tPINMUX_IPSR_GPSR(IP0SR1_7_4,\tRX0),\n\tPINMUX_IPSR_GPSR(IP0SR1_7_4,\tA1),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_11_8,\tHSCK0),\n\tPINMUX_IPSR_GPSR(IP0SR1_11_8,\tSCK0),\n\tPINMUX_IPSR_GPSR(IP0SR1_11_8,\tA2),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_15_12,\tHRTS0_N),\n\tPINMUX_IPSR_GPSR(IP0SR1_15_12,\tRTS0_N),\n\tPINMUX_IPSR_GPSR(IP0SR1_15_12,\tA3),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_19_16,\tHCTS0_N),\n\tPINMUX_IPSR_GPSR(IP0SR1_19_16,\tCTS0_N),\n\tPINMUX_IPSR_GPSR(IP0SR1_19_16,\tA4),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_23_20,\tHTX0),\n\tPINMUX_IPSR_GPSR(IP0SR1_23_20,\tTX0),\n\tPINMUX_IPSR_GPSR(IP0SR1_23_20,\tA5),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_27_24,\tMSIOF0_RXD),\n\tPINMUX_IPSR_GPSR(IP0SR1_27_24,\tDU_DR2),\n\tPINMUX_IPSR_GPSR(IP0SR1_27_24,\tA6),\n\n\tPINMUX_IPSR_GPSR(IP0SR1_31_28,\tMSIOF0_TXD),\n\tPINMUX_IPSR_GPSR(IP0SR1_31_28,\tDU_DR3),\n\tPINMUX_IPSR_GPSR(IP0SR1_31_28,\tA7),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR1_3_0,\tMSIOF0_SCK),\n\tPINMUX_IPSR_GPSR(IP1SR1_3_0,\tDU_DR4),\n\tPINMUX_IPSR_GPSR(IP1SR1_3_0,\tA8),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_7_4,\tMSIOF0_SYNC),\n\tPINMUX_IPSR_GPSR(IP1SR1_7_4,\tDU_DR5),\n\tPINMUX_IPSR_GPSR(IP1SR1_7_4,\tA9),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_11_8,\tMSIOF0_SS1),\n\tPINMUX_IPSR_GPSR(IP1SR1_11_8,\tDU_DR6),\n\tPINMUX_IPSR_GPSR(IP1SR1_11_8,\tA10),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_15_12,\tMSIOF0_SS2),\n\tPINMUX_IPSR_GPSR(IP1SR1_15_12,\tDU_DR7),\n\tPINMUX_IPSR_GPSR(IP1SR1_15_12,\tA11),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_19_16,\tMSIOF1_RXD),\n\tPINMUX_IPSR_GPSR(IP1SR1_19_16,\tDU_DG2),\n\tPINMUX_IPSR_GPSR(IP1SR1_19_16,\tA12),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_23_20,\tMSIOF1_TXD),\n\tPINMUX_IPSR_GPSR(IP1SR1_23_20,\tHRX3),\n\tPINMUX_IPSR_GPSR(IP1SR1_23_20,\tSCK3),\n\tPINMUX_IPSR_GPSR(IP1SR1_23_20,\tDU_DG3),\n\tPINMUX_IPSR_GPSR(IP1SR1_23_20,\tA13),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_27_24,\tMSIOF1_SCK),\n\tPINMUX_IPSR_GPSR(IP1SR1_27_24,\tHSCK3),\n\tPINMUX_IPSR_GPSR(IP1SR1_27_24,\tCTS3_N),\n\tPINMUX_IPSR_GPSR(IP1SR1_27_24,\tDU_DG4),\n\tPINMUX_IPSR_GPSR(IP1SR1_27_24,\tA14),\n\n\tPINMUX_IPSR_GPSR(IP1SR1_31_28,\tMSIOF1_SYNC),\n\tPINMUX_IPSR_GPSR(IP1SR1_31_28,\tHRTS3_N),\n\tPINMUX_IPSR_GPSR(IP1SR1_31_28,\tRTS3_N),\n\tPINMUX_IPSR_GPSR(IP1SR1_31_28,\tDU_DG5),\n\tPINMUX_IPSR_GPSR(IP1SR1_31_28,\tA15),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR1_3_0,\tMSIOF1_SS1),\n\tPINMUX_IPSR_GPSR(IP2SR1_3_0,\tHCTS3_N),\n\tPINMUX_IPSR_GPSR(IP2SR1_3_0,\tRX3),\n\tPINMUX_IPSR_GPSR(IP2SR1_3_0,\tDU_DG6),\n\tPINMUX_IPSR_GPSR(IP2SR1_3_0,\tA16),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_7_4,\tMSIOF1_SS2),\n\tPINMUX_IPSR_GPSR(IP2SR1_7_4,\tHTX3),\n\tPINMUX_IPSR_GPSR(IP2SR1_7_4,\tTX3),\n\tPINMUX_IPSR_GPSR(IP2SR1_7_4,\tDU_DG7),\n\tPINMUX_IPSR_GPSR(IP2SR1_7_4,\tA17),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_11_8,\tMSIOF2_RXD),\n\tPINMUX_IPSR_GPSR(IP2SR1_11_8,\tHSCK1),\n\tPINMUX_IPSR_GPSR(IP2SR1_11_8,\tSCK1),\n\tPINMUX_IPSR_GPSR(IP2SR1_11_8,\tDU_DB2),\n\tPINMUX_IPSR_GPSR(IP2SR1_11_8,\tA18),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_15_12,\tMSIOF2_TXD),\n\tPINMUX_IPSR_GPSR(IP2SR1_15_12,\tHCTS1_N),\n\tPINMUX_IPSR_GPSR(IP2SR1_15_12,\tCTS1_N),\n\tPINMUX_IPSR_GPSR(IP2SR1_15_12,\tDU_DB3),\n\tPINMUX_IPSR_GPSR(IP2SR1_15_12,\tA19),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_19_16,\tMSIOF2_SCK),\n\tPINMUX_IPSR_GPSR(IP2SR1_19_16,\tHRTS1_N),\n\tPINMUX_IPSR_GPSR(IP2SR1_19_16,\tRTS1_N),\n\tPINMUX_IPSR_GPSR(IP2SR1_19_16,\tDU_DB4),\n\tPINMUX_IPSR_GPSR(IP2SR1_19_16,\tA20),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_23_20,\tMSIOF2_SYNC),\n\tPINMUX_IPSR_GPSR(IP2SR1_23_20,\tHRX1),\n\tPINMUX_IPSR_GPSR(IP2SR1_23_20,\tRX1_A),\n\tPINMUX_IPSR_GPSR(IP2SR1_23_20,\tDU_DB5),\n\tPINMUX_IPSR_GPSR(IP2SR1_23_20,\tA21),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_27_24,\tMSIOF2_SS1),\n\tPINMUX_IPSR_GPSR(IP2SR1_27_24,\tHTX1),\n\tPINMUX_IPSR_GPSR(IP2SR1_27_24,\tTX1_A),\n\tPINMUX_IPSR_GPSR(IP2SR1_27_24,\tDU_DB6),\n\tPINMUX_IPSR_GPSR(IP2SR1_27_24,\tA22),\n\n\tPINMUX_IPSR_GPSR(IP2SR1_31_28,\tMSIOF2_SS2),\n\tPINMUX_IPSR_GPSR(IP2SR1_31_28,\tTCLK1_B),\n\tPINMUX_IPSR_GPSR(IP2SR1_31_28,\tDU_DB7),\n\tPINMUX_IPSR_GPSR(IP2SR1_31_28,\tA23),\n\n\t \n\tPINMUX_IPSR_GPSR(IP3SR1_3_0,\tIRQ0),\n\tPINMUX_IPSR_GPSR(IP3SR1_3_0,\tDU_DOTCLKOUT),\n\tPINMUX_IPSR_GPSR(IP3SR1_3_0,\tA24),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_7_4,\tIRQ1),\n\tPINMUX_IPSR_GPSR(IP3SR1_7_4,\tDU_HSYNC),\n\tPINMUX_IPSR_GPSR(IP3SR1_7_4,\tA25),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_11_8,\tIRQ2),\n\tPINMUX_IPSR_GPSR(IP3SR1_11_8,\tDU_VSYNC),\n\tPINMUX_IPSR_GPSR(IP3SR1_11_8,\tCS1_N_A26),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_15_12,\tIRQ3),\n\tPINMUX_IPSR_GPSR(IP3SR1_15_12,\tDU_ODDF_DISP_CDE),\n\tPINMUX_IPSR_GPSR(IP3SR1_15_12,\tCS0_N),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_19_16,\tGP1_28),\n\tPINMUX_IPSR_GPSR(IP3SR1_19_16,\tD0),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_23_20,\tGP1_29),\n\tPINMUX_IPSR_GPSR(IP3SR1_23_20,\tD1),\n\n\tPINMUX_IPSR_GPSR(IP3SR1_27_24,\tGP1_30),\n\tPINMUX_IPSR_GPSR(IP3SR1_27_24,\tD2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR2_3_0,\tIPC_CLKIN),\n\tPINMUX_IPSR_GPSR(IP0SR2_3_0,\tIPC_CLKEN_IN),\n\tPINMUX_IPSR_GPSR(IP0SR2_3_0,\tDU_DOTCLKIN),\n\n\tPINMUX_IPSR_GPSR(IP0SR2_7_4,\tIPC_CLKOUT),\n\tPINMUX_IPSR_GPSR(IP0SR2_7_4,\tIPC_CLKEN_OUT),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR2_11_8,\tGP2_02,\tSEL_I2C0_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_11_8,\tD3,\tSEL_I2C0_0),\n\tPINMUX_IPSR_PHYS(IP0SR2_11_8,\tSCL0,\tSEL_I2C0_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR2_15_12,\tGP2_03,\tSEL_I2C0_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_15_12,\tD4,\tSEL_I2C0_0),\n\tPINMUX_IPSR_PHYS(IP0SR2_15_12,\tSDA0,\tSEL_I2C0_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR2_19_16,\tGP2_04,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_19_16,\tMSIOF4_RXD,\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_19_16,\tD5,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_PHYS(IP0SR2_19_16,\tSCL1,\t\tSEL_I2C1_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR2_23_20,\tGP2_05,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_23_20,\tHSCK2,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_23_20,\tMSIOF4_TXD,\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_23_20,\tSCK4,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_23_20,\tD6,\t\tSEL_I2C1_0),\n\tPINMUX_IPSR_PHYS(IP0SR2_23_20,\tSDA1,\t\tSEL_I2C1_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR2_27_24,\tGP2_06,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_27_24,\tHCTS2_N,\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_27_24,\tMSIOF4_SCK,\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_27_24,\tCTS4_N,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_27_24,\tD7,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_PHYS(IP0SR2_27_24,\tSCL2,\t\tSEL_I2C2_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP0SR2_31_28,\tGP2_07,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_31_28,\tHRTS2_N,\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_31_28,\tMSIOF4_SYNC,\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_31_28,\tRTS4_N,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_MSEL(IP0SR2_31_28,\tD8,\t\tSEL_I2C2_0),\n\tPINMUX_IPSR_PHYS(IP0SR2_31_28,\tSDA2,\t\tSEL_I2C2_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR2_3_0,\tGP2_08,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_3_0,\tHRX2,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_3_0,\tMSIOF4_SS1,\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_3_0,\tRX4,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_3_0,\tD9,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_PHYS(IP1SR2_3_0,\tSCL3,\t\tSEL_I2C3_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR2_7_4,\tGP2_09,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_7_4,\tHTX2,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_7_4,\tMSIOF4_SS2,\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_7_4,\tTX4,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_7_4,\tD10,\t\tSEL_I2C3_0),\n\tPINMUX_IPSR_PHYS(IP1SR2_7_4,\tSDA3,\t\tSEL_I2C3_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR2_11_8,\tGP2_10,\t\tSEL_I2C4_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_11_8,\tTCLK2_B,\tSEL_I2C4_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_11_8,\tMSIOF5_RXD,\tSEL_I2C4_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_11_8,\tD11,\t\tSEL_I2C4_0),\n\tPINMUX_IPSR_PHYS(IP1SR2_11_8,\tSCL4,\t\tSEL_I2C4_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR2_15_12,\tGP2_11,\t\tSEL_I2C4_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_15_12,\tTCLK3,\t\tSEL_I2C4_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_15_12,\tMSIOF5_TXD,\tSEL_I2C4_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_15_12,\tD12,\t\tSEL_I2C4_0),\n\tPINMUX_IPSR_PHYS(IP1SR2_15_12,\tSDA4,\t\tSEL_I2C4_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR2_19_16,\tGP2_12,\t\tSEL_I2C5_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_19_16,\tTCLK4,\t\tSEL_I2C5_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_19_16,\tMSIOF5_SCK,\tSEL_I2C5_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_19_16,\tD13,\t\tSEL_I2C5_0),\n\tPINMUX_IPSR_PHYS(IP1SR2_19_16,\tSCL5,\t\tSEL_I2C5_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR2_23_20,\tGP2_13,\t\tSEL_I2C5_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_23_20,\tMSIOF5_SYNC,\tSEL_I2C5_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_23_20,\tD14,\t\tSEL_I2C5_0),\n\tPINMUX_IPSR_PHYS(IP1SR2_23_20,\tSDA5,\t\tSEL_I2C5_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR2_27_24,\tGP2_14,\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_27_24,\tIRQ4,\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_27_24,\tMSIOF5_SS1,\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_27_24,\tD15,\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_PHYS(IP1SR2_27_24,\tSCL6,\t\tSEL_I2C6_3),\n\n\t \n\tPINMUX_IPSR_MSEL(IP1SR2_31_28,\tGP2_15,\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_31_28,\tIRQ5,\t\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_31_28,\tMSIOF5_SS2,\tSEL_I2C6_0),\n\tPINMUX_IPSR_MSEL(IP1SR2_31_28,\tCPG_CPCKOUT,\tSEL_I2C6_0),\n\tPINMUX_IPSR_PHYS(IP1SR2_31_28,\tSDA6,\t\tSEL_I2C6_3),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR2_3_0,\tFXR_TXDA_A),\n\tPINMUX_IPSR_GPSR(IP2SR2_3_0,\tMSIOF3_SS1),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_7_4,\tRXDA_EXTFXR_A),\n\tPINMUX_IPSR_GPSR(IP2SR2_7_4,\tMSIOF3_SS2),\n\tPINMUX_IPSR_GPSR(IP2SR2_7_4,\tBS_N),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_11_8,\tFXR_TXDB),\n\tPINMUX_IPSR_GPSR(IP2SR2_11_8,\tMSIOF3_RXD),\n\tPINMUX_IPSR_GPSR(IP2SR2_11_8,\tRD_N),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_15_12,\tRXDB_EXTFXR),\n\tPINMUX_IPSR_GPSR(IP2SR2_15_12,\tMSIOF3_TXD),\n\tPINMUX_IPSR_GPSR(IP2SR2_15_12,\tWE0_N),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_19_16,\tCLK_EXTFXR),\n\tPINMUX_IPSR_GPSR(IP2SR2_19_16,\tMSIOF3_SCK),\n\tPINMUX_IPSR_GPSR(IP2SR2_19_16,\tWE1_N),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_23_20,\tTPU0TO0),\n\tPINMUX_IPSR_GPSR(IP2SR2_23_20,\tMSIOF3_SYNC),\n\tPINMUX_IPSR_GPSR(IP2SR2_23_20,\tRD_WR_N),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_27_24,\tTPU0TO1),\n\tPINMUX_IPSR_GPSR(IP2SR2_27_24,\tCLKOUT),\n\n\tPINMUX_IPSR_GPSR(IP2SR2_31_28,\tTCLK1_A),\n\tPINMUX_IPSR_GPSR(IP2SR2_31_28,\tEX_WAIT0),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR3_7_4,\tCANFD0_TX),\n\tPINMUX_IPSR_GPSR(IP0SR3_7_4,\tFXR_TXDA_B),\n\tPINMUX_IPSR_GPSR(IP0SR3_7_4,\tTX1_B),\n\n\tPINMUX_IPSR_GPSR(IP0SR3_11_8,\tCANFD0_RX),\n\tPINMUX_IPSR_GPSR(IP0SR3_11_8,\tRXDA_EXTFXR_B),\n\tPINMUX_IPSR_GPSR(IP0SR3_11_8,\tRX1_B),\n\n\tPINMUX_IPSR_GPSR(IP0SR3_23_20,\tCANFD2_TX),\n\tPINMUX_IPSR_GPSR(IP0SR3_23_20,\tTPU0TO2),\n\tPINMUX_IPSR_GPSR(IP0SR3_23_20,\tPWM0),\n\n\tPINMUX_IPSR_GPSR(IP0SR3_27_24,\tCANFD2_RX),\n\tPINMUX_IPSR_GPSR(IP0SR3_27_24,\tTPU0TO3),\n\tPINMUX_IPSR_GPSR(IP0SR3_27_24,\tPWM1),\n\n\tPINMUX_IPSR_GPSR(IP0SR3_31_28,\tCANFD3_TX),\n\tPINMUX_IPSR_GPSR(IP0SR3_31_28,\tPWM2),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR3_3_0,\tCANFD3_RX),\n\tPINMUX_IPSR_GPSR(IP1SR3_3_0,\tPWM3),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_7_4,\tCANFD4_TX),\n\tPINMUX_IPSR_GPSR(IP1SR3_7_4,\tPWM4),\n\tPINMUX_IPSR_GPSR(IP1SR3_7_4,\tFXR_CLKOUT1),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_11_8,\tCANFD4_RX),\n\tPINMUX_IPSR_GPSR(IP1SR3_11_8,\tFXR_CLKOUT2),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_15_12,\tCANFD5_TX),\n\tPINMUX_IPSR_GPSR(IP1SR3_15_12,\tFXR_TXENA_N),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_19_16,\tCANFD5_RX),\n\tPINMUX_IPSR_GPSR(IP1SR3_19_16,\tFXR_TXENB_N),\n\n\tPINMUX_IPSR_GPSR(IP1SR3_23_20,\tCANFD6_TX),\n\tPINMUX_IPSR_GPSR(IP1SR3_23_20,\tSTPWT_EXTFXR),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR4_3_0,\tAVB0_RX_CTL),\n\tPINMUX_IPSR_GPSR(IP0SR4_3_0,\tAVB0_MII_RX_DV),\n\n\tPINMUX_IPSR_GPSR(IP0SR4_7_4,\tAVB0_RXC),\n\tPINMUX_IPSR_GPSR(IP0SR4_7_4,\tAVB0_MII_RXC),\n\n\tPINMUX_IPSR_GPSR(IP0SR4_11_8,\tAVB0_RD0),\n\tPINMUX_IPSR_GPSR(IP0SR4_11_8,\tAVB0_MII_RD0),\n\n\tPINMUX_IPSR_GPSR(IP0SR4_15_12,\tAVB0_RD1),\n\tPINMUX_IPSR_GPSR(IP0SR4_15_12,\tAVB0_MII_RD1),\n\n\tPINMUX_IPSR_GPSR(IP0SR4_19_16,\tAVB0_RD2),\n\tPINMUX_IPSR_GPSR(IP0SR4_19_16,\tAVB0_MII_RD2),\n\n\tPINMUX_IPSR_GPSR(IP0SR4_23_20,\tAVB0_RD3),\n\tPINMUX_IPSR_GPSR(IP0SR4_23_20,\tAVB0_MII_RD3),\n\n\tPINMUX_IPSR_GPSR(IP0SR4_27_24,\tAVB0_TX_CTL),\n\tPINMUX_IPSR_GPSR(IP0SR4_27_24,\tAVB0_MII_TX_EN),\n\n\tPINMUX_IPSR_GPSR(IP0SR4_31_28,\tAVB0_TXC),\n\tPINMUX_IPSR_GPSR(IP0SR4_31_28,\tAVB0_MII_TXC),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR4_3_0,\tAVB0_TD0),\n\tPINMUX_IPSR_GPSR(IP1SR4_3_0,\tAVB0_MII_TD0),\n\n\tPINMUX_IPSR_GPSR(IP1SR4_7_4,\tAVB0_TD1),\n\tPINMUX_IPSR_GPSR(IP1SR4_7_4,\tAVB0_MII_TD1),\n\n\tPINMUX_IPSR_GPSR(IP1SR4_11_8,\tAVB0_TD2),\n\tPINMUX_IPSR_GPSR(IP1SR4_11_8,\tAVB0_MII_TD2),\n\n\tPINMUX_IPSR_GPSR(IP1SR4_15_12,\tAVB0_TD3),\n\tPINMUX_IPSR_GPSR(IP1SR4_15_12,\tAVB0_MII_TD3),\n\n\tPINMUX_IPSR_GPSR(IP1SR4_19_16,\tAVB0_TXCREFCLK),\n\n\tPINMUX_IPSR_GPSR(IP1SR4_23_20,\tAVB0_MDIO),\n\n\tPINMUX_IPSR_GPSR(IP1SR4_27_24,\tAVB0_MDC),\n\n\tPINMUX_IPSR_GPSR(IP1SR4_31_28,\tAVB0_MAGIC),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR4_7_4,\tAVB0_LINK),\n\tPINMUX_IPSR_GPSR(IP2SR4_7_4,\tAVB0_MII_TX_ER),\n\n\tPINMUX_IPSR_GPSR(IP2SR4_11_8,\tAVB0_AVTP_MATCH),\n\tPINMUX_IPSR_GPSR(IP2SR4_11_8,\tAVB0_MII_RX_ER),\n\tPINMUX_IPSR_GPSR(IP2SR4_11_8,\tCC5_OSCOUT),\n\n\tPINMUX_IPSR_GPSR(IP2SR4_15_12,\tAVB0_AVTP_CAPTURE),\n\tPINMUX_IPSR_GPSR(IP2SR4_15_12,\tAVB0_MII_CRS),\n\n\tPINMUX_IPSR_GPSR(IP2SR4_19_16,\tAVB0_AVTP_PPS),\n\tPINMUX_IPSR_GPSR(IP2SR4_19_16,\tAVB0_MII_COL),\n\n\t \n\tPINMUX_IPSR_GPSR(IP0SR5_3_0,\tAVB1_RX_CTL),\n\tPINMUX_IPSR_GPSR(IP0SR5_3_0,\tAVB1_MII_RX_DV),\n\n\tPINMUX_IPSR_GPSR(IP0SR5_7_4,\tAVB1_RXC),\n\tPINMUX_IPSR_GPSR(IP0SR5_7_4,\tAVB1_MII_RXC),\n\n\tPINMUX_IPSR_GPSR(IP0SR5_11_8,\tAVB1_RD0),\n\tPINMUX_IPSR_GPSR(IP0SR5_11_8,\tAVB1_MII_RD0),\n\n\tPINMUX_IPSR_GPSR(IP0SR5_15_12,\tAVB1_RD1),\n\tPINMUX_IPSR_GPSR(IP0SR5_15_12,\tAVB1_MII_RD1),\n\n\tPINMUX_IPSR_GPSR(IP0SR5_19_16,\tAVB1_RD2),\n\tPINMUX_IPSR_GPSR(IP0SR5_19_16,\tAVB1_MII_RD2),\n\n\tPINMUX_IPSR_GPSR(IP0SR5_23_20,\tAVB1_RD3),\n\tPINMUX_IPSR_GPSR(IP0SR5_23_20,\tAVB1_MII_RD3),\n\n\tPINMUX_IPSR_GPSR(IP0SR5_27_24,\tAVB1_TX_CTL),\n\tPINMUX_IPSR_GPSR(IP0SR5_27_24,\tAVB1_MII_TX_EN),\n\n\tPINMUX_IPSR_GPSR(IP0SR5_31_28,\tAVB1_TXC),\n\tPINMUX_IPSR_GPSR(IP0SR5_31_28,\tAVB1_MII_TXC),\n\n\t \n\tPINMUX_IPSR_GPSR(IP1SR5_3_0,\tAVB1_TD0),\n\tPINMUX_IPSR_GPSR(IP1SR5_3_0,\tAVB1_MII_TD0),\n\n\tPINMUX_IPSR_GPSR(IP1SR5_7_4,\tAVB1_TD1),\n\tPINMUX_IPSR_GPSR(IP1SR5_7_4,\tAVB1_MII_TD1),\n\n\tPINMUX_IPSR_GPSR(IP1SR5_11_8,\tAVB1_TD2),\n\tPINMUX_IPSR_GPSR(IP1SR5_11_8,\tAVB1_MII_TD2),\n\n\tPINMUX_IPSR_GPSR(IP1SR5_15_12,\tAVB1_TD3),\n\tPINMUX_IPSR_GPSR(IP1SR5_15_12,\tAVB1_MII_TD3),\n\n\tPINMUX_IPSR_GPSR(IP1SR5_19_16,\tAVB1_TXCREFCLK),\n\n\tPINMUX_IPSR_GPSR(IP1SR5_23_20,\tAVB1_MDIO),\n\n\tPINMUX_IPSR_GPSR(IP1SR5_27_24,\tAVB1_MDC),\n\n\tPINMUX_IPSR_GPSR(IP1SR5_31_28,\tAVB1_MAGIC),\n\n\t \n\tPINMUX_IPSR_GPSR(IP2SR5_7_4,\tAVB1_LINK),\n\tPINMUX_IPSR_GPSR(IP2SR5_7_4,\tAVB1_MII_TX_ER),\n\n\tPINMUX_IPSR_GPSR(IP2SR5_11_8,\tAVB1_AVTP_MATCH),\n\tPINMUX_IPSR_GPSR(IP2SR5_11_8,\tAVB1_MII_RX_ER),\n\n\tPINMUX_IPSR_GPSR(IP2SR5_15_12,\tAVB1_AVTP_CAPTURE),\n\tPINMUX_IPSR_GPSR(IP2SR5_15_12,\tAVB1_MII_CRS),\n\n\tPINMUX_IPSR_GPSR(IP2SR5_19_16,\tAVB1_AVTP_PPS),\n\tPINMUX_IPSR_GPSR(IP2SR5_19_16,\tAVB1_MII_COL),\n};\n\n \nenum {\n\tGP_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_GPIO_GP_ALL(),\n};\n\n \nstatic const unsigned int avb0_link_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 17),\n};\nstatic const unsigned int avb0_link_mux[] = {\n\tAVB0_LINK_MARK,\n};\nstatic const unsigned int avb0_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 15),\n};\nstatic const unsigned int avb0_magic_mux[] = {\n\tAVB0_MAGIC_MARK,\n};\nstatic const unsigned int avb0_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 16),\n};\nstatic const unsigned int avb0_phy_int_mux[] = {\n\tAVB0_PHY_INT_MARK,\n};\nstatic const unsigned int avb0_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 14), RCAR_GP_PIN(4, 13),\n};\nstatic const unsigned int avb0_mdio_mux[] = {\n\tAVB0_MDC_MARK, AVB0_MDIO_MARK,\n};\nstatic const unsigned int avb0_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 6), RCAR_GP_PIN(4, 7),\n\tRCAR_GP_PIN(4, 8), RCAR_GP_PIN(4, 9),\n\tRCAR_GP_PIN(4, 10), RCAR_GP_PIN(4, 11),\n\tRCAR_GP_PIN(4, 0), RCAR_GP_PIN(4, 1),\n\tRCAR_GP_PIN(4, 2), RCAR_GP_PIN(4, 3),\n\tRCAR_GP_PIN(4, 4), RCAR_GP_PIN(4, 5),\n};\nstatic const unsigned int avb0_rgmii_mux[] = {\n\tAVB0_TX_CTL_MARK, AVB0_TXC_MARK,\n\tAVB0_TD0_MARK, AVB0_TD1_MARK, AVB0_TD2_MARK, AVB0_TD3_MARK,\n\tAVB0_RX_CTL_MARK, AVB0_RXC_MARK,\n\tAVB0_RD0_MARK, AVB0_RD1_MARK, AVB0_RD2_MARK, AVB0_RD3_MARK,\n};\nstatic const unsigned int avb0_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 12),\n};\nstatic const unsigned int avb0_txcrefclk_mux[] = {\n\tAVB0_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb0_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 20),\n};\nstatic const unsigned int avb0_avtp_pps_mux[] = {\n\tAVB0_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb0_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 19),\n};\nstatic const unsigned int avb0_avtp_capture_mux[] = {\n\tAVB0_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb0_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(4, 18),\n};\nstatic const unsigned int avb0_avtp_match_mux[] = {\n\tAVB0_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int avb1_link_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 17),\n};\nstatic const unsigned int avb1_link_mux[] = {\n\tAVB1_LINK_MARK,\n};\nstatic const unsigned int avb1_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 15),\n};\nstatic const unsigned int avb1_magic_mux[] = {\n\tAVB1_MAGIC_MARK,\n};\nstatic const unsigned int avb1_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 16),\n};\nstatic const unsigned int avb1_phy_int_mux[] = {\n\tAVB1_PHY_INT_MARK,\n};\nstatic const unsigned int avb1_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 14), RCAR_GP_PIN(5, 13),\n};\nstatic const unsigned int avb1_mdio_mux[] = {\n\tAVB1_MDC_MARK, AVB1_MDIO_MARK,\n};\nstatic const unsigned int avb1_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 6), RCAR_GP_PIN(5, 7),\n\tRCAR_GP_PIN(5, 8), RCAR_GP_PIN(5, 9),\n\tRCAR_GP_PIN(5, 10), RCAR_GP_PIN(5, 11),\n\tRCAR_GP_PIN(5, 0), RCAR_GP_PIN(5, 1),\n\tRCAR_GP_PIN(5, 2), RCAR_GP_PIN(5, 3),\n\tRCAR_GP_PIN(5, 4), RCAR_GP_PIN(5, 5),\n};\nstatic const unsigned int avb1_rgmii_mux[] = {\n\tAVB1_TX_CTL_MARK, AVB1_TXC_MARK,\n\tAVB1_TD0_MARK, AVB1_TD1_MARK, AVB1_TD2_MARK, AVB1_TD3_MARK,\n\tAVB1_RX_CTL_MARK, AVB1_RXC_MARK,\n\tAVB1_RD0_MARK, AVB1_RD1_MARK, AVB1_RD2_MARK, AVB1_RD3_MARK,\n};\nstatic const unsigned int avb1_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 12),\n};\nstatic const unsigned int avb1_txcrefclk_mux[] = {\n\tAVB1_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb1_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 20),\n};\nstatic const unsigned int avb1_avtp_pps_mux[] = {\n\tAVB1_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb1_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 19),\n};\nstatic const unsigned int avb1_avtp_capture_mux[] = {\n\tAVB1_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb1_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(5, 18),\n};\nstatic const unsigned int avb1_avtp_match_mux[] = {\n\tAVB1_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int avb2_link_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 17),\n};\nstatic const unsigned int avb2_link_mux[] = {\n\tAVB2_LINK_MARK,\n};\nstatic const unsigned int avb2_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 15),\n};\nstatic const unsigned int avb2_magic_mux[] = {\n\tAVB2_MAGIC_MARK,\n};\nstatic const unsigned int avb2_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 16),\n};\nstatic const unsigned int avb2_phy_int_mux[] = {\n\tAVB2_PHY_INT_MARK,\n};\nstatic const unsigned int avb2_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 14), RCAR_GP_PIN(6, 13),\n};\nstatic const unsigned int avb2_mdio_mux[] = {\n\tAVB2_MDC_MARK, AVB2_MDIO_MARK,\n};\nstatic const unsigned int avb2_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 6), RCAR_GP_PIN(6, 7),\n\tRCAR_GP_PIN(6, 8), RCAR_GP_PIN(6, 9),\n\tRCAR_GP_PIN(6, 10), RCAR_GP_PIN(6, 11),\n\tRCAR_GP_PIN(6, 0), RCAR_GP_PIN(6, 1),\n\tRCAR_GP_PIN(6, 2), RCAR_GP_PIN(6, 3),\n\tRCAR_GP_PIN(6, 4), RCAR_GP_PIN(6, 5),\n};\nstatic const unsigned int avb2_rgmii_mux[] = {\n\tAVB2_TX_CTL_MARK, AVB2_TXC_MARK,\n\tAVB2_TD0_MARK, AVB2_TD1_MARK, AVB2_TD2_MARK, AVB2_TD3_MARK,\n\tAVB2_RX_CTL_MARK, AVB2_RXC_MARK,\n\tAVB2_RD0_MARK, AVB2_RD1_MARK, AVB2_RD2_MARK, AVB2_RD3_MARK,\n};\nstatic const unsigned int avb2_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 12),\n};\nstatic const unsigned int avb2_txcrefclk_mux[] = {\n\tAVB2_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb2_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 20),\n};\nstatic const unsigned int avb2_avtp_pps_mux[] = {\n\tAVB2_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb2_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 19),\n};\nstatic const unsigned int avb2_avtp_capture_mux[] = {\n\tAVB2_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb2_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(6, 18),\n};\nstatic const unsigned int avb2_avtp_match_mux[] = {\n\tAVB2_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int avb3_link_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 17),\n};\nstatic const unsigned int avb3_link_mux[] = {\n\tAVB3_LINK_MARK,\n};\nstatic const unsigned int avb3_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 15),\n};\nstatic const unsigned int avb3_magic_mux[] = {\n\tAVB3_MAGIC_MARK,\n};\nstatic const unsigned int avb3_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 16),\n};\nstatic const unsigned int avb3_phy_int_mux[] = {\n\tAVB3_PHY_INT_MARK,\n};\nstatic const unsigned int avb3_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 14), RCAR_GP_PIN(7, 13),\n};\nstatic const unsigned int avb3_mdio_mux[] = {\n\tAVB3_MDC_MARK, AVB3_MDIO_MARK,\n};\nstatic const unsigned int avb3_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 6), RCAR_GP_PIN(7, 7),\n\tRCAR_GP_PIN(7, 8), RCAR_GP_PIN(7, 9),\n\tRCAR_GP_PIN(7, 10), RCAR_GP_PIN(7, 11),\n\tRCAR_GP_PIN(7, 0), RCAR_GP_PIN(7, 1),\n\tRCAR_GP_PIN(7, 2), RCAR_GP_PIN(7, 3),\n\tRCAR_GP_PIN(7, 4), RCAR_GP_PIN(7, 5),\n};\nstatic const unsigned int avb3_rgmii_mux[] = {\n\tAVB3_TX_CTL_MARK, AVB3_TXC_MARK,\n\tAVB3_TD0_MARK, AVB3_TD1_MARK, AVB3_TD2_MARK, AVB3_TD3_MARK,\n\tAVB3_RX_CTL_MARK, AVB3_RXC_MARK,\n\tAVB3_RD0_MARK, AVB3_RD1_MARK, AVB3_RD2_MARK, AVB3_RD3_MARK,\n};\nstatic const unsigned int avb3_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 12),\n};\nstatic const unsigned int avb3_txcrefclk_mux[] = {\n\tAVB3_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb3_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 20),\n};\nstatic const unsigned int avb3_avtp_pps_mux[] = {\n\tAVB3_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb3_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 19),\n};\nstatic const unsigned int avb3_avtp_capture_mux[] = {\n\tAVB3_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb3_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(7, 18),\n};\nstatic const unsigned int avb3_avtp_match_mux[] = {\n\tAVB3_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int avb4_link_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 17),\n};\nstatic const unsigned int avb4_link_mux[] = {\n\tAVB4_LINK_MARK,\n};\nstatic const unsigned int avb4_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 15),\n};\nstatic const unsigned int avb4_magic_mux[] = {\n\tAVB4_MAGIC_MARK,\n};\nstatic const unsigned int avb4_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 16),\n};\nstatic const unsigned int avb4_phy_int_mux[] = {\n\tAVB4_PHY_INT_MARK,\n};\nstatic const unsigned int avb4_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 14), RCAR_GP_PIN(8, 13),\n};\nstatic const unsigned int avb4_mdio_mux[] = {\n\tAVB4_MDC_MARK, AVB4_MDIO_MARK,\n};\nstatic const unsigned int avb4_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 6), RCAR_GP_PIN(8, 7),\n\tRCAR_GP_PIN(8, 8), RCAR_GP_PIN(8, 9),\n\tRCAR_GP_PIN(8, 10), RCAR_GP_PIN(8, 11),\n\tRCAR_GP_PIN(8, 0), RCAR_GP_PIN(8, 1),\n\tRCAR_GP_PIN(8, 2), RCAR_GP_PIN(8, 3),\n\tRCAR_GP_PIN(8, 4), RCAR_GP_PIN(8, 5),\n};\nstatic const unsigned int avb4_rgmii_mux[] = {\n\tAVB4_TX_CTL_MARK, AVB4_TXC_MARK,\n\tAVB4_TD0_MARK, AVB4_TD1_MARK, AVB4_TD2_MARK, AVB4_TD3_MARK,\n\tAVB4_RX_CTL_MARK, AVB4_RXC_MARK,\n\tAVB4_RD0_MARK, AVB4_RD1_MARK, AVB4_RD2_MARK, AVB4_RD3_MARK,\n};\nstatic const unsigned int avb4_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 12),\n};\nstatic const unsigned int avb4_txcrefclk_mux[] = {\n\tAVB4_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb4_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 20),\n};\nstatic const unsigned int avb4_avtp_pps_mux[] = {\n\tAVB4_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb4_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 19),\n};\nstatic const unsigned int avb4_avtp_capture_mux[] = {\n\tAVB4_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb4_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(8, 18),\n};\nstatic const unsigned int avb4_avtp_match_mux[] = {\n\tAVB4_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int avb5_link_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 17),\n};\nstatic const unsigned int avb5_link_mux[] = {\n\tAVB5_LINK_MARK,\n};\nstatic const unsigned int avb5_magic_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 15),\n};\nstatic const unsigned int avb5_magic_mux[] = {\n\tAVB5_MAGIC_MARK,\n};\nstatic const unsigned int avb5_phy_int_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 16),\n};\nstatic const unsigned int avb5_phy_int_mux[] = {\n\tAVB5_PHY_INT_MARK,\n};\nstatic const unsigned int avb5_mdio_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 14), RCAR_GP_PIN(9, 13),\n};\nstatic const unsigned int avb5_mdio_mux[] = {\n\tAVB5_MDC_MARK, AVB5_MDIO_MARK,\n};\nstatic const unsigned int avb5_rgmii_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 6), RCAR_GP_PIN(9, 7),\n\tRCAR_GP_PIN(9, 8), RCAR_GP_PIN(9, 9),\n\tRCAR_GP_PIN(9, 10), RCAR_GP_PIN(9, 11),\n\tRCAR_GP_PIN(9, 0), RCAR_GP_PIN(9, 1),\n\tRCAR_GP_PIN(9, 2), RCAR_GP_PIN(9, 3),\n\tRCAR_GP_PIN(9, 4), RCAR_GP_PIN(9, 5),\n};\nstatic const unsigned int avb5_rgmii_mux[] = {\n\tAVB5_TX_CTL_MARK, AVB5_TXC_MARK,\n\tAVB5_TD0_MARK, AVB5_TD1_MARK, AVB5_TD2_MARK, AVB5_TD3_MARK,\n\tAVB5_RX_CTL_MARK, AVB5_RXC_MARK,\n\tAVB5_RD0_MARK, AVB5_RD1_MARK, AVB5_RD2_MARK, AVB5_RD3_MARK,\n};\nstatic const unsigned int avb5_txcrefclk_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 12),\n};\nstatic const unsigned int avb5_txcrefclk_mux[] = {\n\tAVB5_TXCREFCLK_MARK,\n};\nstatic const unsigned int avb5_avtp_pps_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 20),\n};\nstatic const unsigned int avb5_avtp_pps_mux[] = {\n\tAVB5_AVTP_PPS_MARK,\n};\nstatic const unsigned int avb5_avtp_capture_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 19),\n};\nstatic const unsigned int avb5_avtp_capture_mux[] = {\n\tAVB5_AVTP_CAPTURE_MARK,\n};\nstatic const unsigned int avb5_avtp_match_pins[] = {\n\t \n\tRCAR_GP_PIN(9, 18),\n};\nstatic const unsigned int avb5_avtp_match_mux[] = {\n\tAVB5_AVTP_MATCH_MARK,\n};\n\n \nstatic const unsigned int canfd0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 1), RCAR_GP_PIN(3, 2),\n};\nstatic const unsigned int canfd0_data_mux[] = {\n\tCANFD0_TX_MARK, CANFD0_RX_MARK,\n};\n\n \nstatic const unsigned int canfd1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 3), RCAR_GP_PIN(3, 4),\n};\nstatic const unsigned int canfd1_data_mux[] = {\n\tCANFD1_TX_MARK, CANFD1_RX_MARK,\n};\n\n \nstatic const unsigned int canfd2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5), RCAR_GP_PIN(3, 6),\n};\nstatic const unsigned int canfd2_data_mux[] = {\n\tCANFD2_TX_MARK, CANFD2_RX_MARK,\n};\n\n \nstatic const unsigned int canfd3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7), RCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int canfd3_data_mux[] = {\n\tCANFD3_TX_MARK, CANFD3_RX_MARK,\n};\n\n \nstatic const unsigned int canfd4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9), RCAR_GP_PIN(3, 10),\n};\nstatic const unsigned int canfd4_data_mux[] = {\n\tCANFD4_TX_MARK, CANFD4_RX_MARK,\n};\n\n \nstatic const unsigned int canfd5_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 11), RCAR_GP_PIN(3, 12),\n};\nstatic const unsigned int canfd5_data_mux[] = {\n\tCANFD5_TX_MARK, CANFD5_RX_MARK,\n};\n\n \nstatic const unsigned int canfd6_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 13), RCAR_GP_PIN(3, 14),\n};\nstatic const unsigned int canfd6_data_mux[] = {\n\tCANFD6_TX_MARK, CANFD6_RX_MARK,\n};\n\n \nstatic const unsigned int canfd7_data_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 15), RCAR_GP_PIN(3, 16),\n};\nstatic const unsigned int canfd7_data_mux[] = {\n\tCANFD7_TX_MARK, CANFD7_RX_MARK,\n};\n\n \nstatic const unsigned int can_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 0),\n};\nstatic const unsigned int can_clk_mux[] = {\n\tCAN_CLK_MARK,\n};\n\n \nstatic const unsigned int du_rgb888_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11), RCAR_GP_PIN(1, 10), RCAR_GP_PIN(1, 9),\n\tRCAR_GP_PIN(1, 8), RCAR_GP_PIN(1, 7), RCAR_GP_PIN(1, 6),\n\tRCAR_GP_PIN(1, 17), RCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 15),\n\tRCAR_GP_PIN(1, 14), RCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 12),\n\tRCAR_GP_PIN(1, 23), RCAR_GP_PIN(1, 22), RCAR_GP_PIN(1, 21),\n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 19), RCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int du_rgb888_mux[] = {\n\tDU_DR7_MARK, DU_DR6_MARK, DU_DR5_MARK,\n\tDU_DR4_MARK, DU_DR3_MARK, DU_DR2_MARK,\n\tDU_DG7_MARK, DU_DG6_MARK, DU_DG5_MARK,\n\tDU_DG4_MARK, DU_DG3_MARK, DU_DG2_MARK,\n\tDU_DB7_MARK, DU_DB6_MARK, DU_DB5_MARK,\n\tDU_DB4_MARK, DU_DB3_MARK, DU_DB2_MARK,\n};\nstatic const unsigned int du_clk_out_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int du_clk_out_mux[] = {\n\tDU_DOTCLKOUT_MARK,\n};\nstatic const unsigned int du_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25), RCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int du_sync_mux[] = {\n\tDU_HSYNC_MARK, DU_VSYNC_MARK,\n};\nstatic const unsigned int du_oddf_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int du_oddf_mux[] = {\n\tDU_ODDF_DISP_CDE_MARK,\n};\n\n \nstatic const unsigned int hscif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 5),\n};\nstatic const unsigned int hscif0_data_mux[] = {\n\tHRX0_MARK, HTX0_MARK,\n};\nstatic const unsigned int hscif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int hscif0_clk_mux[] = {\n\tHSCK0_MARK,\n};\nstatic const unsigned int hscif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 4),\n};\nstatic const unsigned int hscif0_ctrl_mux[] = {\n\tHRTS0_N_MARK, HCTS0_N_MARK,\n};\n\n \nstatic const unsigned int hscif1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int hscif1_data_mux[] = {\n\tHRX1_MARK, HTX1_MARK,\n};\nstatic const unsigned int hscif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int hscif1_clk_mux[] = {\n\tHSCK1_MARK,\n};\nstatic const unsigned int hscif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int hscif1_ctrl_mux[] = {\n\tHRTS1_N_MARK, HCTS1_N_MARK,\n};\n\n \nstatic const unsigned int hscif2_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int hscif2_data_mux[] = {\n\tHRX2_MARK, HTX2_MARK,\n};\nstatic const unsigned int hscif2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int hscif2_clk_mux[] = {\n\tHSCK2_MARK,\n};\nstatic const unsigned int hscif2_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int hscif2_ctrl_mux[] = {\n\tHRTS2_N_MARK, HCTS2_N_MARK,\n};\n\n \nstatic const unsigned int hscif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13), RCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int hscif3_data_mux[] = {\n\tHRX3_MARK, HTX3_MARK,\n};\nstatic const unsigned int hscif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int hscif3_clk_mux[] = {\n\tHSCK3_MARK,\n};\nstatic const unsigned int hscif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 16),\n};\nstatic const unsigned int hscif3_ctrl_mux[] = {\n\tHRTS3_N_MARK, HCTS3_N_MARK,\n};\n\n \nstatic const unsigned int i2c0_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 3), RCAR_GP_PIN(2, 2),\n};\nstatic const unsigned int i2c0_mux[] = {\n\tSDA0_MARK, SCL0_MARK,\n};\n\n \nstatic const unsigned int i2c1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5), RCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int i2c1_mux[] = {\n\tSDA1_MARK, SCL1_MARK,\n};\n\n \nstatic const unsigned int i2c2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int i2c2_mux[] = {\n\tSDA2_MARK, SCL2_MARK,\n};\n\n \nstatic const unsigned int i2c3_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 9), RCAR_GP_PIN(2, 8),\n};\nstatic const unsigned int i2c3_mux[] = {\n\tSDA3_MARK, SCL3_MARK,\n};\n\n \nstatic const unsigned int i2c4_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11), RCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int i2c4_mux[] = {\n\tSDA4_MARK, SCL4_MARK,\n};\n\n \nstatic const unsigned int i2c5_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13), RCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int i2c5_mux[] = {\n\tSDA5_MARK, SCL5_MARK,\n};\n\n \nstatic const unsigned int i2c6_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15), RCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int i2c6_mux[] = {\n\tSDA6_MARK, SCL6_MARK,\n};\n\n \nstatic const unsigned int intc_ex_irq0_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 24),\n};\nstatic const unsigned int intc_ex_irq0_mux[] = {\n\tIRQ0_MARK,\n};\nstatic const unsigned int intc_ex_irq1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 25),\n};\nstatic const unsigned int intc_ex_irq1_mux[] = {\n\tIRQ1_MARK,\n};\nstatic const unsigned int intc_ex_irq2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 26),\n};\nstatic const unsigned int intc_ex_irq2_mux[] = {\n\tIRQ2_MARK,\n};\nstatic const unsigned int intc_ex_irq3_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 27),\n};\nstatic const unsigned int intc_ex_irq3_mux[] = {\n\tIRQ3_MARK,\n};\nstatic const unsigned int intc_ex_irq4_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int intc_ex_irq4_mux[] = {\n\tIRQ4_MARK,\n};\nstatic const unsigned int intc_ex_irq5_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int intc_ex_irq5_mux[] = {\n\tIRQ5_MARK,\n};\n\n \nstatic const unsigned int mmc_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 19), RCAR_GP_PIN(0, 20),\n\tRCAR_GP_PIN(0, 21), RCAR_GP_PIN(0, 22),\n\tRCAR_GP_PIN(0, 24), RCAR_GP_PIN(0, 25),\n\tRCAR_GP_PIN(0, 26), RCAR_GP_PIN(0, 27),\n};\nstatic const unsigned int mmc_data_mux[] = {\n\tMMC_SD_D0_MARK, MMC_SD_D1_MARK,\n\tMMC_SD_D2_MARK, MMC_SD_D3_MARK,\n\tMMC_D4_MARK, MMC_D5_MARK,\n\tMMC_D6_MARK, MMC_D7_MARK,\n};\nstatic const unsigned int mmc_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 23), RCAR_GP_PIN(0, 18),\n};\nstatic const unsigned int mmc_ctrl_mux[] = {\n\tMMC_SD_CLK_MARK, MMC_SD_CMD_MARK,\n};\nstatic const unsigned int mmc_cd_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 16),\n};\nstatic const unsigned int mmc_cd_mux[] = {\n\tSD_CD_MARK,\n};\nstatic const unsigned int mmc_wp_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 15),\n};\nstatic const unsigned int mmc_wp_mux[] = {\n\tSD_WP_MARK,\n};\nstatic const unsigned int mmc_ds_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 17),\n};\nstatic const unsigned int mmc_ds_mux[] = {\n\tMMC_DS_MARK,\n};\n\n \nstatic const unsigned int msiof0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 8),\n};\nstatic const unsigned int msiof0_clk_mux[] = {\n\tMSIOF0_SCK_MARK,\n};\nstatic const unsigned int msiof0_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 9),\n};\nstatic const unsigned int msiof0_sync_mux[] = {\n\tMSIOF0_SYNC_MARK,\n};\nstatic const unsigned int msiof0_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 10),\n};\nstatic const unsigned int msiof0_ss1_mux[] = {\n\tMSIOF0_SS1_MARK,\n};\nstatic const unsigned int msiof0_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 11),\n};\nstatic const unsigned int msiof0_ss2_mux[] = {\n\tMSIOF0_SS2_MARK,\n};\nstatic const unsigned int msiof0_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 7),\n};\nstatic const unsigned int msiof0_txd_mux[] = {\n\tMSIOF0_TXD_MARK,\n};\nstatic const unsigned int msiof0_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 6),\n};\nstatic const unsigned int msiof0_rxd_mux[] = {\n\tMSIOF0_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int msiof1_clk_mux[] = {\n\tMSIOF1_SCK_MARK,\n};\nstatic const unsigned int msiof1_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15),\n};\nstatic const unsigned int msiof1_sync_mux[] = {\n\tMSIOF1_SYNC_MARK,\n};\nstatic const unsigned int msiof1_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16),\n};\nstatic const unsigned int msiof1_ss1_mux[] = {\n\tMSIOF1_SS1_MARK,\n};\nstatic const unsigned int msiof1_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int msiof1_ss2_mux[] = {\n\tMSIOF1_SS2_MARK,\n};\nstatic const unsigned int msiof1_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int msiof1_txd_mux[] = {\n\tMSIOF1_TXD_MARK,\n};\nstatic const unsigned int msiof1_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 12),\n};\nstatic const unsigned int msiof1_rxd_mux[] = {\n\tMSIOF1_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof2_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20),\n};\nstatic const unsigned int msiof2_clk_mux[] = {\n\tMSIOF2_SCK_MARK,\n};\nstatic const unsigned int msiof2_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21),\n};\nstatic const unsigned int msiof2_sync_mux[] = {\n\tMSIOF2_SYNC_MARK,\n};\nstatic const unsigned int msiof2_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int msiof2_ss1_mux[] = {\n\tMSIOF2_SS1_MARK,\n};\nstatic const unsigned int msiof2_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int msiof2_ss2_mux[] = {\n\tMSIOF2_SS2_MARK,\n};\nstatic const unsigned int msiof2_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int msiof2_txd_mux[] = {\n\tMSIOF2_TXD_MARK,\n};\nstatic const unsigned int msiof2_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int msiof2_rxd_mux[] = {\n\tMSIOF2_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 20),\n};\nstatic const unsigned int msiof3_clk_mux[] = {\n\tMSIOF3_SCK_MARK,\n};\nstatic const unsigned int msiof3_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21),\n};\nstatic const unsigned int msiof3_sync_mux[] = {\n\tMSIOF3_SYNC_MARK,\n};\nstatic const unsigned int msiof3_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 16),\n};\nstatic const unsigned int msiof3_ss1_mux[] = {\n\tMSIOF3_SS1_MARK,\n};\nstatic const unsigned int msiof3_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 17),\n};\nstatic const unsigned int msiof3_ss2_mux[] = {\n\tMSIOF3_SS2_MARK,\n};\nstatic const unsigned int msiof3_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 19),\n};\nstatic const unsigned int msiof3_txd_mux[] = {\n\tMSIOF3_TXD_MARK,\n};\nstatic const unsigned int msiof3_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 18),\n};\nstatic const unsigned int msiof3_rxd_mux[] = {\n\tMSIOF3_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int msiof4_clk_mux[] = {\n\tMSIOF4_SCK_MARK,\n};\nstatic const unsigned int msiof4_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7),\n};\nstatic const unsigned int msiof4_sync_mux[] = {\n\tMSIOF4_SYNC_MARK,\n};\nstatic const unsigned int msiof4_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8),\n};\nstatic const unsigned int msiof4_ss1_mux[] = {\n\tMSIOF4_SS1_MARK,\n};\nstatic const unsigned int msiof4_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int msiof4_ss2_mux[] = {\n\tMSIOF4_SS2_MARK,\n};\nstatic const unsigned int msiof4_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int msiof4_txd_mux[] = {\n\tMSIOF4_TXD_MARK,\n};\nstatic const unsigned int msiof4_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 4),\n};\nstatic const unsigned int msiof4_rxd_mux[] = {\n\tMSIOF4_RXD_MARK,\n};\n\n \nstatic const unsigned int msiof5_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int msiof5_clk_mux[] = {\n\tMSIOF5_SCK_MARK,\n};\nstatic const unsigned int msiof5_sync_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 13),\n};\nstatic const unsigned int msiof5_sync_mux[] = {\n\tMSIOF5_SYNC_MARK,\n};\nstatic const unsigned int msiof5_ss1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 14),\n};\nstatic const unsigned int msiof5_ss1_mux[] = {\n\tMSIOF5_SS1_MARK,\n};\nstatic const unsigned int msiof5_ss2_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 15),\n};\nstatic const unsigned int msiof5_ss2_mux[] = {\n\tMSIOF5_SS2_MARK,\n};\nstatic const unsigned int msiof5_txd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11),\n};\nstatic const unsigned int msiof5_txd_mux[] = {\n\tMSIOF5_TXD_MARK,\n};\nstatic const unsigned int msiof5_rxd_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int msiof5_rxd_mux[] = {\n\tMSIOF5_RXD_MARK,\n};\n\n \nstatic const unsigned int pwm0_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5),\n};\nstatic const unsigned int pwm0_mux[] = {\n\tPWM0_MARK,\n};\n\n \nstatic const unsigned int pwm1_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6),\n};\nstatic const unsigned int pwm1_mux[] = {\n\tPWM1_MARK,\n};\n\n \nstatic const unsigned int pwm2_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 7),\n};\nstatic const unsigned int pwm2_mux[] = {\n\tPWM2_MARK,\n};\n\n \nstatic const unsigned int pwm3_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 8),\n};\nstatic const unsigned int pwm3_mux[] = {\n\tPWM3_MARK,\n};\n\n \nstatic const unsigned int pwm4_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 9),\n};\nstatic const unsigned int pwm4_mux[] = {\n\tPWM4_MARK,\n};\n\n \nstatic const unsigned int qspi0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 0), RCAR_GP_PIN(0, 5),\n};\nstatic const unsigned int qspi0_ctrl_mux[] = {\n\tQSPI0_SPCLK_MARK, QSPI0_SSL_MARK,\n};\nstatic const unsigned int qspi0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 1), RCAR_GP_PIN(0, 2),\n\tRCAR_GP_PIN(0, 3), RCAR_GP_PIN(0, 4),\n};\nstatic const unsigned int qspi0_data_mux[] = {\n\tQSPI0_MOSI_IO0_MARK, QSPI0_MISO_IO1_MARK,\n\tQSPI0_IO2_MARK, QSPI0_IO3_MARK\n};\n\n \nstatic const unsigned int qspi1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 6), RCAR_GP_PIN(0, 11),\n};\nstatic const unsigned int qspi1_ctrl_mux[] = {\n\tQSPI1_SPCLK_MARK, QSPI1_SSL_MARK,\n};\nstatic const unsigned int qspi1_data_pins[] = {\n\t \n\tRCAR_GP_PIN(0, 7), RCAR_GP_PIN(0, 8),\n\tRCAR_GP_PIN(0, 9), RCAR_GP_PIN(0, 10),\n};\nstatic const unsigned int qspi1_data_mux[] = {\n\tQSPI1_MOSI_IO0_MARK, QSPI1_MISO_IO1_MARK,\n\tQSPI1_IO2_MARK, QSPI1_IO3_MARK\n};\n\n \nstatic const unsigned int scif0_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 1), RCAR_GP_PIN(1, 5),\n};\nstatic const unsigned int scif0_data_mux[] = {\n\tRX0_MARK, TX0_MARK,\n};\nstatic const unsigned int scif0_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 2),\n};\nstatic const unsigned int scif0_clk_mux[] = {\n\tSCK0_MARK,\n};\nstatic const unsigned int scif0_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 3), RCAR_GP_PIN(1, 4),\n};\nstatic const unsigned int scif0_ctrl_mux[] = {\n\tRTS0_N_MARK, CTS0_N_MARK,\n};\n\n \nstatic const unsigned int scif1_data_a_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 21), RCAR_GP_PIN(1, 22),\n};\nstatic const unsigned int scif1_data_a_mux[] = {\n\tRX1_A_MARK, TX1_A_MARK,\n};\nstatic const unsigned int scif1_data_b_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 2), RCAR_GP_PIN(3, 1),\n};\nstatic const unsigned int scif1_data_b_mux[] = {\n\tRX1_B_MARK, TX1_B_MARK,\n};\nstatic const unsigned int scif1_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 18),\n};\nstatic const unsigned int scif1_clk_mux[] = {\n\tSCK1_MARK,\n};\nstatic const unsigned int scif1_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 20), RCAR_GP_PIN(1, 19),\n};\nstatic const unsigned int scif1_ctrl_mux[] = {\n\tRTS1_N_MARK, CTS1_N_MARK,\n};\n\n \nstatic const unsigned int scif3_data_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 16), RCAR_GP_PIN(1, 17),\n};\nstatic const unsigned int scif3_data_mux[] = {\n\tRX3_MARK, TX3_MARK,\n};\nstatic const unsigned int scif3_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 13),\n};\nstatic const unsigned int scif3_clk_mux[] = {\n\tSCK3_MARK,\n};\nstatic const unsigned int scif3_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 15), RCAR_GP_PIN(1, 14),\n};\nstatic const unsigned int scif3_ctrl_mux[] = {\n\tRTS3_N_MARK, CTS3_N_MARK,\n};\n\n \nstatic const unsigned int scif4_data_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 8), RCAR_GP_PIN(2, 9),\n};\nstatic const unsigned int scif4_data_mux[] = {\n\tRX4_MARK, TX4_MARK,\n};\nstatic const unsigned int scif4_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 5),\n};\nstatic const unsigned int scif4_clk_mux[] = {\n\tSCK4_MARK,\n};\nstatic const unsigned int scif4_ctrl_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 7), RCAR_GP_PIN(2, 6),\n};\nstatic const unsigned int scif4_ctrl_mux[] = {\n\tRTS4_N_MARK, CTS4_N_MARK,\n};\n\n \nstatic const unsigned int scif_clk_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 0),\n};\nstatic const unsigned int scif_clk_mux[] = {\n\tSCIF_CLK_MARK,\n};\n\n \nstatic const unsigned int tmu_tclk1_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 23),\n};\nstatic const unsigned int tmu_tclk1_a_mux[] = {\n\tTCLK1_A_MARK,\n};\nstatic const unsigned int tmu_tclk1_b_pins[] = {\n\t \n\tRCAR_GP_PIN(1, 23),\n};\nstatic const unsigned int tmu_tclk1_b_mux[] = {\n\tTCLK1_B_MARK,\n};\n\nstatic const unsigned int tmu_tclk2_a_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 24),\n};\nstatic const unsigned int tmu_tclk2_a_mux[] = {\n\tTCLK2_A_MARK,\n};\nstatic const unsigned int tmu_tclk2_b_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 10),\n};\nstatic const unsigned int tmu_tclk2_b_mux[] = {\n\tTCLK2_B_MARK,\n};\n\nstatic const unsigned int tmu_tclk3_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 11),\n};\nstatic const unsigned int tmu_tclk3_mux[] = {\n\tTCLK3_MARK,\n};\n\nstatic const unsigned int tmu_tclk4_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 12),\n};\nstatic const unsigned int tmu_tclk4_mux[] = {\n\tTCLK4_MARK,\n};\n\n \nstatic const unsigned int tpu_to0_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 21),\n};\nstatic const unsigned int tpu_to0_mux[] = {\n\tTPU0TO0_MARK,\n};\nstatic const unsigned int tpu_to1_pins[] = {\n\t \n\tRCAR_GP_PIN(2, 22),\n};\nstatic const unsigned int tpu_to1_mux[] = {\n\tTPU0TO1_MARK,\n};\nstatic const unsigned int tpu_to2_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 5),\n};\nstatic const unsigned int tpu_to2_mux[] = {\n\tTPU0TO2_MARK,\n};\nstatic const unsigned int tpu_to3_pins[] = {\n\t \n\tRCAR_GP_PIN(3, 6),\n};\nstatic const unsigned int tpu_to3_mux[] = {\n\tTPU0TO3_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(avb0_link),\n\tSH_PFC_PIN_GROUP(avb0_magic),\n\tSH_PFC_PIN_GROUP(avb0_phy_int),\n\tSH_PFC_PIN_GROUP(avb0_mdio),\n\tSH_PFC_PIN_GROUP(avb0_rgmii),\n\tSH_PFC_PIN_GROUP(avb0_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb0_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb0_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb0_avtp_match),\n\n\tSH_PFC_PIN_GROUP(avb1_link),\n\tSH_PFC_PIN_GROUP(avb1_magic),\n\tSH_PFC_PIN_GROUP(avb1_phy_int),\n\tSH_PFC_PIN_GROUP(avb1_mdio),\n\tSH_PFC_PIN_GROUP(avb1_rgmii),\n\tSH_PFC_PIN_GROUP(avb1_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb1_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb1_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb1_avtp_match),\n\n\tSH_PFC_PIN_GROUP(avb2_link),\n\tSH_PFC_PIN_GROUP(avb2_magic),\n\tSH_PFC_PIN_GROUP(avb2_phy_int),\n\tSH_PFC_PIN_GROUP(avb2_mdio),\n\tSH_PFC_PIN_GROUP(avb2_rgmii),\n\tSH_PFC_PIN_GROUP(avb2_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb2_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb2_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb2_avtp_match),\n\n\tSH_PFC_PIN_GROUP(avb3_link),\n\tSH_PFC_PIN_GROUP(avb3_magic),\n\tSH_PFC_PIN_GROUP(avb3_phy_int),\n\tSH_PFC_PIN_GROUP(avb3_mdio),\n\tSH_PFC_PIN_GROUP(avb3_rgmii),\n\tSH_PFC_PIN_GROUP(avb3_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb3_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb3_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb3_avtp_match),\n\n\tSH_PFC_PIN_GROUP(avb4_link),\n\tSH_PFC_PIN_GROUP(avb4_magic),\n\tSH_PFC_PIN_GROUP(avb4_phy_int),\n\tSH_PFC_PIN_GROUP(avb4_mdio),\n\tSH_PFC_PIN_GROUP(avb4_rgmii),\n\tSH_PFC_PIN_GROUP(avb4_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb4_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb4_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb4_avtp_match),\n\n\tSH_PFC_PIN_GROUP(avb5_link),\n\tSH_PFC_PIN_GROUP(avb5_magic),\n\tSH_PFC_PIN_GROUP(avb5_phy_int),\n\tSH_PFC_PIN_GROUP(avb5_mdio),\n\tSH_PFC_PIN_GROUP(avb5_rgmii),\n\tSH_PFC_PIN_GROUP(avb5_txcrefclk),\n\tSH_PFC_PIN_GROUP(avb5_avtp_pps),\n\tSH_PFC_PIN_GROUP(avb5_avtp_capture),\n\tSH_PFC_PIN_GROUP(avb5_avtp_match),\n\n\tSH_PFC_PIN_GROUP(canfd0_data),\n\tSH_PFC_PIN_GROUP(canfd1_data),\n\tSH_PFC_PIN_GROUP(canfd2_data),\n\tSH_PFC_PIN_GROUP(canfd3_data),\n\tSH_PFC_PIN_GROUP(canfd4_data),\n\tSH_PFC_PIN_GROUP(canfd5_data),\n\tSH_PFC_PIN_GROUP(canfd6_data),\n\tSH_PFC_PIN_GROUP(canfd7_data),\n\tSH_PFC_PIN_GROUP(can_clk),\n\n\tSH_PFC_PIN_GROUP(du_rgb888),\n\tSH_PFC_PIN_GROUP(du_clk_out),\n\tSH_PFC_PIN_GROUP(du_sync),\n\tSH_PFC_PIN_GROUP(du_oddf),\n\n\tSH_PFC_PIN_GROUP(hscif0_data),\n\tSH_PFC_PIN_GROUP(hscif0_clk),\n\tSH_PFC_PIN_GROUP(hscif0_ctrl),\n\tSH_PFC_PIN_GROUP(hscif1_data),\n\tSH_PFC_PIN_GROUP(hscif1_clk),\n\tSH_PFC_PIN_GROUP(hscif1_ctrl),\n\tSH_PFC_PIN_GROUP(hscif2_data),\n\tSH_PFC_PIN_GROUP(hscif2_clk),\n\tSH_PFC_PIN_GROUP(hscif2_ctrl),\n\tSH_PFC_PIN_GROUP(hscif3_data),\n\tSH_PFC_PIN_GROUP(hscif3_clk),\n\tSH_PFC_PIN_GROUP(hscif3_ctrl),\n\n\tSH_PFC_PIN_GROUP(i2c0),\n\tSH_PFC_PIN_GROUP(i2c1),\n\tSH_PFC_PIN_GROUP(i2c2),\n\tSH_PFC_PIN_GROUP(i2c3),\n\tSH_PFC_PIN_GROUP(i2c4),\n\tSH_PFC_PIN_GROUP(i2c5),\n\tSH_PFC_PIN_GROUP(i2c6),\n\n\tSH_PFC_PIN_GROUP(intc_ex_irq0),\n\tSH_PFC_PIN_GROUP(intc_ex_irq1),\n\tSH_PFC_PIN_GROUP(intc_ex_irq2),\n\tSH_PFC_PIN_GROUP(intc_ex_irq3),\n\tSH_PFC_PIN_GROUP(intc_ex_irq4),\n\tSH_PFC_PIN_GROUP(intc_ex_irq5),\n\n\tBUS_DATA_PIN_GROUP(mmc_data, 1),\n\tBUS_DATA_PIN_GROUP(mmc_data, 4),\n\tBUS_DATA_PIN_GROUP(mmc_data, 8),\n\tSH_PFC_PIN_GROUP(mmc_ctrl),\n\tSH_PFC_PIN_GROUP(mmc_cd),\n\tSH_PFC_PIN_GROUP(mmc_wp),\n\tSH_PFC_PIN_GROUP(mmc_ds),\n\n\tSH_PFC_PIN_GROUP(msiof0_clk),\n\tSH_PFC_PIN_GROUP(msiof0_sync),\n\tSH_PFC_PIN_GROUP(msiof0_ss1),\n\tSH_PFC_PIN_GROUP(msiof0_ss2),\n\tSH_PFC_PIN_GROUP(msiof0_txd),\n\tSH_PFC_PIN_GROUP(msiof0_rxd),\n\tSH_PFC_PIN_GROUP(msiof1_clk),\n\tSH_PFC_PIN_GROUP(msiof1_sync),\n\tSH_PFC_PIN_GROUP(msiof1_ss1),\n\tSH_PFC_PIN_GROUP(msiof1_ss2),\n\tSH_PFC_PIN_GROUP(msiof1_txd),\n\tSH_PFC_PIN_GROUP(msiof1_rxd),\n\tSH_PFC_PIN_GROUP(msiof2_clk),\n\tSH_PFC_PIN_GROUP(msiof2_sync),\n\tSH_PFC_PIN_GROUP(msiof2_ss1),\n\tSH_PFC_PIN_GROUP(msiof2_ss2),\n\tSH_PFC_PIN_GROUP(msiof2_txd),\n\tSH_PFC_PIN_GROUP(msiof2_rxd),\n\tSH_PFC_PIN_GROUP(msiof3_clk),\n\tSH_PFC_PIN_GROUP(msiof3_sync),\n\tSH_PFC_PIN_GROUP(msiof3_ss1),\n\tSH_PFC_PIN_GROUP(msiof3_ss2),\n\tSH_PFC_PIN_GROUP(msiof3_txd),\n\tSH_PFC_PIN_GROUP(msiof3_rxd),\n\tSH_PFC_PIN_GROUP(msiof4_clk),\n\tSH_PFC_PIN_GROUP(msiof4_sync),\n\tSH_PFC_PIN_GROUP(msiof4_ss1),\n\tSH_PFC_PIN_GROUP(msiof4_ss2),\n\tSH_PFC_PIN_GROUP(msiof4_txd),\n\tSH_PFC_PIN_GROUP(msiof4_rxd),\n\tSH_PFC_PIN_GROUP(msiof5_clk),\n\tSH_PFC_PIN_GROUP(msiof5_sync),\n\tSH_PFC_PIN_GROUP(msiof5_ss1),\n\tSH_PFC_PIN_GROUP(msiof5_ss2),\n\tSH_PFC_PIN_GROUP(msiof5_txd),\n\tSH_PFC_PIN_GROUP(msiof5_rxd),\n\n\tSH_PFC_PIN_GROUP(pwm0),\n\tSH_PFC_PIN_GROUP(pwm1),\n\tSH_PFC_PIN_GROUP(pwm2),\n\tSH_PFC_PIN_GROUP(pwm3),\n\tSH_PFC_PIN_GROUP(pwm4),\n\n\tSH_PFC_PIN_GROUP(qspi0_ctrl),\n\tBUS_DATA_PIN_GROUP(qspi0_data, 2),\n\tBUS_DATA_PIN_GROUP(qspi0_data, 4),\n\tSH_PFC_PIN_GROUP(qspi1_ctrl),\n\tBUS_DATA_PIN_GROUP(qspi1_data, 2),\n\tBUS_DATA_PIN_GROUP(qspi1_data, 4),\n\n\tSH_PFC_PIN_GROUP(scif0_data),\n\tSH_PFC_PIN_GROUP(scif0_clk),\n\tSH_PFC_PIN_GROUP(scif0_ctrl),\n\tSH_PFC_PIN_GROUP(scif1_data_a),\n\tSH_PFC_PIN_GROUP(scif1_data_b),\n\tSH_PFC_PIN_GROUP(scif1_clk),\n\tSH_PFC_PIN_GROUP(scif1_ctrl),\n\tSH_PFC_PIN_GROUP(scif3_data),\n\tSH_PFC_PIN_GROUP(scif3_clk),\n\tSH_PFC_PIN_GROUP(scif3_ctrl),\n\tSH_PFC_PIN_GROUP(scif4_data),\n\tSH_PFC_PIN_GROUP(scif4_clk),\n\tSH_PFC_PIN_GROUP(scif4_ctrl),\n\tSH_PFC_PIN_GROUP(scif_clk),\n\n\tSH_PFC_PIN_GROUP(tmu_tclk1_a),\n\tSH_PFC_PIN_GROUP(tmu_tclk1_b),\n\tSH_PFC_PIN_GROUP(tmu_tclk2_a),\n\tSH_PFC_PIN_GROUP(tmu_tclk2_b),\n\tSH_PFC_PIN_GROUP(tmu_tclk3),\n\tSH_PFC_PIN_GROUP(tmu_tclk4),\n\n\tSH_PFC_PIN_GROUP(tpu_to0),\n\tSH_PFC_PIN_GROUP(tpu_to1),\n\tSH_PFC_PIN_GROUP(tpu_to2),\n\tSH_PFC_PIN_GROUP(tpu_to3),\n};\n\nstatic const char * const avb0_groups[] = {\n\t\"avb0_link\",\n\t\"avb0_magic\",\n\t\"avb0_phy_int\",\n\t\"avb0_mdio\",\n\t\"avb0_rgmii\",\n\t\"avb0_txcrefclk\",\n\t\"avb0_avtp_pps\",\n\t\"avb0_avtp_capture\",\n\t\"avb0_avtp_match\",\n};\n\nstatic const char * const avb1_groups[] = {\n\t\"avb1_link\",\n\t\"avb1_magic\",\n\t\"avb1_phy_int\",\n\t\"avb1_mdio\",\n\t\"avb1_rgmii\",\n\t\"avb1_txcrefclk\",\n\t\"avb1_avtp_pps\",\n\t\"avb1_avtp_capture\",\n\t\"avb1_avtp_match\",\n};\n\nstatic const char * const avb2_groups[] = {\n\t\"avb2_link\",\n\t\"avb2_magic\",\n\t\"avb2_phy_int\",\n\t\"avb2_mdio\",\n\t\"avb2_rgmii\",\n\t\"avb2_txcrefclk\",\n\t\"avb2_avtp_pps\",\n\t\"avb2_avtp_capture\",\n\t\"avb2_avtp_match\",\n};\n\nstatic const char * const avb3_groups[] = {\n\t\"avb3_link\",\n\t\"avb3_magic\",\n\t\"avb3_phy_int\",\n\t\"avb3_mdio\",\n\t\"avb3_rgmii\",\n\t\"avb3_txcrefclk\",\n\t\"avb3_avtp_pps\",\n\t\"avb3_avtp_capture\",\n\t\"avb3_avtp_match\",\n};\n\nstatic const char * const avb4_groups[] = {\n\t\"avb4_link\",\n\t\"avb4_magic\",\n\t\"avb4_phy_int\",\n\t\"avb4_mdio\",\n\t\"avb4_rgmii\",\n\t\"avb4_txcrefclk\",\n\t\"avb4_avtp_pps\",\n\t\"avb4_avtp_capture\",\n\t\"avb4_avtp_match\",\n};\n\nstatic const char * const avb5_groups[] = {\n\t\"avb5_link\",\n\t\"avb5_magic\",\n\t\"avb5_phy_int\",\n\t\"avb5_mdio\",\n\t\"avb5_rgmii\",\n\t\"avb5_txcrefclk\",\n\t\"avb5_avtp_pps\",\n\t\"avb5_avtp_capture\",\n\t\"avb5_avtp_match\",\n};\n\nstatic const char * const canfd0_groups[] = {\n\t\"canfd0_data\",\n};\n\nstatic const char * const canfd1_groups[] = {\n\t\"canfd1_data\",\n};\n\nstatic const char * const canfd2_groups[] = {\n\t\"canfd2_data\",\n};\n\nstatic const char * const canfd3_groups[] = {\n\t\"canfd3_data\",\n};\n\nstatic const char * const canfd4_groups[] = {\n\t\"canfd4_data\",\n};\n\nstatic const char * const canfd5_groups[] = {\n\t\"canfd5_data\",\n};\n\nstatic const char * const canfd6_groups[] = {\n\t\"canfd6_data\",\n};\n\nstatic const char * const canfd7_groups[] = {\n\t\"canfd7_data\",\n};\n\nstatic const char * const can_clk_groups[] = {\n\t\"can_clk\",\n};\n\nstatic const char * const du_groups[] = {\n\t\"du_rgb888\",\n\t\"du_clk_out\",\n\t\"du_sync\",\n\t\"du_oddf\",\n};\n\nstatic const char * const hscif0_groups[] = {\n\t\"hscif0_data\",\n\t\"hscif0_clk\",\n\t\"hscif0_ctrl\",\n};\n\nstatic const char * const hscif1_groups[] = {\n\t\"hscif1_data\",\n\t\"hscif1_clk\",\n\t\"hscif1_ctrl\",\n};\n\nstatic const char * const hscif2_groups[] = {\n\t\"hscif2_data\",\n\t\"hscif2_clk\",\n\t\"hscif2_ctrl\",\n};\n\nstatic const char * const hscif3_groups[] = {\n\t\"hscif3_data\",\n\t\"hscif3_clk\",\n\t\"hscif3_ctrl\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3\",\n};\n\nstatic const char * const i2c4_groups[] = {\n\t\"i2c4\",\n};\n\nstatic const char * const i2c5_groups[] = {\n\t\"i2c5\",\n};\n\nstatic const char * const i2c6_groups[] = {\n\t\"i2c6\",\n};\n\nstatic const char * const intc_ex_groups[] = {\n\t\"intc_ex_irq0\",\n\t\"intc_ex_irq1\",\n\t\"intc_ex_irq2\",\n\t\"intc_ex_irq3\",\n\t\"intc_ex_irq4\",\n\t\"intc_ex_irq5\",\n};\n\nstatic const char * const mmc_groups[] = {\n\t\"mmc_data1\",\n\t\"mmc_data4\",\n\t\"mmc_data8\",\n\t\"mmc_ctrl\",\n\t\"mmc_cd\",\n\t\"mmc_wp\",\n\t\"mmc_ds\",\n};\n\nstatic const char * const msiof0_groups[] = {\n\t\"msiof0_clk\",\n\t\"msiof0_sync\",\n\t\"msiof0_ss1\",\n\t\"msiof0_ss2\",\n\t\"msiof0_txd\",\n\t\"msiof0_rxd\",\n};\n\nstatic const char * const msiof1_groups[] = {\n\t\"msiof1_clk\",\n\t\"msiof1_sync\",\n\t\"msiof1_ss1\",\n\t\"msiof1_ss2\",\n\t\"msiof1_txd\",\n\t\"msiof1_rxd\",\n};\n\nstatic const char * const msiof2_groups[] = {\n\t\"msiof2_clk\",\n\t\"msiof2_sync\",\n\t\"msiof2_ss1\",\n\t\"msiof2_ss2\",\n\t\"msiof2_txd\",\n\t\"msiof2_rxd\",\n};\n\nstatic const char * const msiof3_groups[] = {\n\t\"msiof3_clk\",\n\t\"msiof3_sync\",\n\t\"msiof3_ss1\",\n\t\"msiof3_ss2\",\n\t\"msiof3_txd\",\n\t\"msiof3_rxd\",\n};\n\nstatic const char * const msiof4_groups[] = {\n\t\"msiof4_clk\",\n\t\"msiof4_sync\",\n\t\"msiof4_ss1\",\n\t\"msiof4_ss2\",\n\t\"msiof4_txd\",\n\t\"msiof4_rxd\",\n};\n\nstatic const char * const msiof5_groups[] = {\n\t\"msiof5_clk\",\n\t\"msiof5_sync\",\n\t\"msiof5_ss1\",\n\t\"msiof5_ss2\",\n\t\"msiof5_txd\",\n\t\"msiof5_rxd\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1\",\n};\n\nstatic const char * const pwm2_groups[] = {\n\t\"pwm2\",\n};\n\nstatic const char * const pwm3_groups[] = {\n\t\"pwm3\",\n};\n\nstatic const char * const pwm4_groups[] = {\n\t\"pwm4\",\n};\n\nstatic const char * const qspi0_groups[] = {\n\t\"qspi0_ctrl\",\n\t\"qspi0_data2\",\n\t\"qspi0_data4\",\n};\n\nstatic const char * const qspi1_groups[] = {\n\t\"qspi1_ctrl\",\n\t\"qspi1_data2\",\n\t\"qspi1_data4\",\n};\n\nstatic const char * const scif0_groups[] = {\n\t\"scif0_data\",\n\t\"scif0_clk\",\n\t\"scif0_ctrl\",\n};\n\nstatic const char * const scif1_groups[] = {\n\t\"scif1_data_a\",\n\t\"scif1_data_b\",\n\t\"scif1_clk\",\n\t\"scif1_ctrl\",\n};\n\nstatic const char * const scif3_groups[] = {\n\t\"scif3_data\",\n\t\"scif3_clk\",\n\t\"scif3_ctrl\",\n};\n\nstatic const char * const scif4_groups[] = {\n\t\"scif4_data\",\n\t\"scif4_clk\",\n\t\"scif4_ctrl\",\n};\n\nstatic const char * const scif_clk_groups[] = {\n\t\"scif_clk\",\n};\n\nstatic const char * const tmu_groups[] = {\n\t\"tmu_tclk1_a\",\n\t\"tmu_tclk1_b\",\n\t\"tmu_tclk2_a\",\n\t\"tmu_tclk2_b\",\n\t\"tmu_tclk3\",\n\t\"tmu_tclk4\",\n};\n\nstatic const char * const tpu_groups[] = {\n\t\"tpu_to0\",\n\t\"tpu_to1\",\n\t\"tpu_to2\",\n\t\"tpu_to3\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(avb0),\n\tSH_PFC_FUNCTION(avb1),\n\tSH_PFC_FUNCTION(avb2),\n\tSH_PFC_FUNCTION(avb3),\n\tSH_PFC_FUNCTION(avb4),\n\tSH_PFC_FUNCTION(avb5),\n\n\tSH_PFC_FUNCTION(canfd0),\n\tSH_PFC_FUNCTION(canfd1),\n\tSH_PFC_FUNCTION(canfd2),\n\tSH_PFC_FUNCTION(canfd3),\n\tSH_PFC_FUNCTION(canfd4),\n\tSH_PFC_FUNCTION(canfd5),\n\tSH_PFC_FUNCTION(canfd6),\n\tSH_PFC_FUNCTION(canfd7),\n\tSH_PFC_FUNCTION(can_clk),\n\n\tSH_PFC_FUNCTION(du),\n\n\tSH_PFC_FUNCTION(hscif0),\n\tSH_PFC_FUNCTION(hscif1),\n\tSH_PFC_FUNCTION(hscif2),\n\tSH_PFC_FUNCTION(hscif3),\n\n\tSH_PFC_FUNCTION(i2c0),\n\tSH_PFC_FUNCTION(i2c1),\n\tSH_PFC_FUNCTION(i2c2),\n\tSH_PFC_FUNCTION(i2c3),\n\tSH_PFC_FUNCTION(i2c4),\n\tSH_PFC_FUNCTION(i2c5),\n\tSH_PFC_FUNCTION(i2c6),\n\n\tSH_PFC_FUNCTION(intc_ex),\n\n\tSH_PFC_FUNCTION(mmc),\n\n\tSH_PFC_FUNCTION(msiof0),\n\tSH_PFC_FUNCTION(msiof1),\n\tSH_PFC_FUNCTION(msiof2),\n\tSH_PFC_FUNCTION(msiof3),\n\tSH_PFC_FUNCTION(msiof4),\n\tSH_PFC_FUNCTION(msiof5),\n\n\tSH_PFC_FUNCTION(pwm0),\n\tSH_PFC_FUNCTION(pwm1),\n\tSH_PFC_FUNCTION(pwm2),\n\tSH_PFC_FUNCTION(pwm3),\n\tSH_PFC_FUNCTION(pwm4),\n\n\tSH_PFC_FUNCTION(qspi0),\n\tSH_PFC_FUNCTION(qspi1),\n\n\tSH_PFC_FUNCTION(scif0),\n\tSH_PFC_FUNCTION(scif1),\n\tSH_PFC_FUNCTION(scif3),\n\tSH_PFC_FUNCTION(scif4),\n\tSH_PFC_FUNCTION(scif_clk),\n\n\tSH_PFC_FUNCTION(tmu),\n\n\tSH_PFC_FUNCTION(tpu),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n#define F_(x, y)\tFN_##y\n#define FM(x)\t\tFN_##x\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xe6058040, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_0_27_FN,\tGPSR0_27,\n\t\tGP_0_26_FN,\tGPSR0_26,\n\t\tGP_0_25_FN,\tGPSR0_25,\n\t\tGP_0_24_FN,\tGPSR0_24,\n\t\tGP_0_23_FN,\tGPSR0_23,\n\t\tGP_0_22_FN,\tGPSR0_22,\n\t\tGP_0_21_FN,\tGPSR0_21,\n\t\tGP_0_20_FN,\tGPSR0_20,\n\t\tGP_0_19_FN,\tGPSR0_19,\n\t\tGP_0_18_FN,\tGPSR0_18,\n\t\tGP_0_17_FN,\tGPSR0_17,\n\t\tGP_0_16_FN,\tGPSR0_16,\n\t\tGP_0_15_FN,\tGPSR0_15,\n\t\tGP_0_14_FN,\tGPSR0_14,\n\t\tGP_0_13_FN,\tGPSR0_13,\n\t\tGP_0_12_FN,\tGPSR0_12,\n\t\tGP_0_11_FN,\tGPSR0_11,\n\t\tGP_0_10_FN,\tGPSR0_10,\n\t\tGP_0_9_FN,\tGPSR0_9,\n\t\tGP_0_8_FN,\tGPSR0_8,\n\t\tGP_0_7_FN,\tGPSR0_7,\n\t\tGP_0_6_FN,\tGPSR0_6,\n\t\tGP_0_5_FN,\tGPSR0_5,\n\t\tGP_0_4_FN,\tGPSR0_4,\n\t\tGP_0_3_FN,\tGPSR0_3,\n\t\tGP_0_2_FN,\tGPSR0_2,\n\t\tGP_0_1_FN,\tGPSR0_1,\n\t\tGP_0_0_FN,\tGPSR0_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xe6050040, 32, 1, GROUP(\n\t\t0, 0,\n\t\tGP_1_30_FN,\tGPSR1_30,\n\t\tGP_1_29_FN,\tGPSR1_29,\n\t\tGP_1_28_FN,\tGPSR1_28,\n\t\tGP_1_27_FN,\tGPSR1_27,\n\t\tGP_1_26_FN,\tGPSR1_26,\n\t\tGP_1_25_FN,\tGPSR1_25,\n\t\tGP_1_24_FN,\tGPSR1_24,\n\t\tGP_1_23_FN,\tGPSR1_23,\n\t\tGP_1_22_FN,\tGPSR1_22,\n\t\tGP_1_21_FN,\tGPSR1_21,\n\t\tGP_1_20_FN,\tGPSR1_20,\n\t\tGP_1_19_FN,\tGPSR1_19,\n\t\tGP_1_18_FN,\tGPSR1_18,\n\t\tGP_1_17_FN,\tGPSR1_17,\n\t\tGP_1_16_FN,\tGPSR1_16,\n\t\tGP_1_15_FN,\tGPSR1_15,\n\t\tGP_1_14_FN,\tGPSR1_14,\n\t\tGP_1_13_FN,\tGPSR1_13,\n\t\tGP_1_12_FN,\tGPSR1_12,\n\t\tGP_1_11_FN,\tGPSR1_11,\n\t\tGP_1_10_FN,\tGPSR1_10,\n\t\tGP_1_9_FN,\tGPSR1_9,\n\t\tGP_1_8_FN,\tGPSR1_8,\n\t\tGP_1_7_FN,\tGPSR1_7,\n\t\tGP_1_6_FN,\tGPSR1_6,\n\t\tGP_1_5_FN,\tGPSR1_5,\n\t\tGP_1_4_FN,\tGPSR1_4,\n\t\tGP_1_3_FN,\tGPSR1_3,\n\t\tGP_1_2_FN,\tGPSR1_2,\n\t\tGP_1_1_FN,\tGPSR1_1,\n\t\tGP_1_0_FN,\tGPSR1_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR2\", 0xe6050840, 32,\n\t\t\t     GROUP(-7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_2_24_FN,\tGPSR2_24,\n\t\tGP_2_23_FN,\tGPSR2_23,\n\t\tGP_2_22_FN,\tGPSR2_22,\n\t\tGP_2_21_FN,\tGPSR2_21,\n\t\tGP_2_20_FN,\tGPSR2_20,\n\t\tGP_2_19_FN,\tGPSR2_19,\n\t\tGP_2_18_FN,\tGPSR2_18,\n\t\tGP_2_17_FN,\tGPSR2_17,\n\t\tGP_2_16_FN,\tGPSR2_16,\n\t\tGP_2_15_FN,\tGPSR2_15,\n\t\tGP_2_14_FN,\tGPSR2_14,\n\t\tGP_2_13_FN,\tGPSR2_13,\n\t\tGP_2_12_FN,\tGPSR2_12,\n\t\tGP_2_11_FN,\tGPSR2_11,\n\t\tGP_2_10_FN,\tGPSR2_10,\n\t\tGP_2_9_FN,\tGPSR2_9,\n\t\tGP_2_8_FN,\tGPSR2_8,\n\t\tGP_2_7_FN,\tGPSR2_7,\n\t\tGP_2_6_FN,\tGPSR2_6,\n\t\tGP_2_5_FN,\tGPSR2_5,\n\t\tGP_2_4_FN,\tGPSR2_4,\n\t\tGP_2_3_FN,\tGPSR2_3,\n\t\tGP_2_2_FN,\tGPSR2_2,\n\t\tGP_2_1_FN,\tGPSR2_1,\n\t\tGP_2_0_FN,\tGPSR2_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR3\", 0xe6058840, 32,\n\t\t\t     GROUP(-15, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_3_16_FN,\tGPSR3_16,\n\t\tGP_3_15_FN,\tGPSR3_15,\n\t\tGP_3_14_FN,\tGPSR3_14,\n\t\tGP_3_13_FN,\tGPSR3_13,\n\t\tGP_3_12_FN,\tGPSR3_12,\n\t\tGP_3_11_FN,\tGPSR3_11,\n\t\tGP_3_10_FN,\tGPSR3_10,\n\t\tGP_3_9_FN,\tGPSR3_9,\n\t\tGP_3_8_FN,\tGPSR3_8,\n\t\tGP_3_7_FN,\tGPSR3_7,\n\t\tGP_3_6_FN,\tGPSR3_6,\n\t\tGP_3_5_FN,\tGPSR3_5,\n\t\tGP_3_4_FN,\tGPSR3_4,\n\t\tGP_3_3_FN,\tGPSR3_3,\n\t\tGP_3_2_FN,\tGPSR3_2,\n\t\tGP_3_1_FN,\tGPSR3_1,\n\t\tGP_3_0_FN,\tGPSR3_0, ))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xe6060040, 32, 1, GROUP(\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\t0, 0,\n\t\tGP_4_26_FN,\tGPSR4_26,\n\t\tGP_4_25_FN,\tGPSR4_25,\n\t\tGP_4_24_FN,\tGPSR4_24,\n\t\tGP_4_23_FN,\tGPSR4_23,\n\t\tGP_4_22_FN,\tGPSR4_22,\n\t\tGP_4_21_FN,\tGPSR4_21,\n\t\tGP_4_20_FN,\tGPSR4_20,\n\t\tGP_4_19_FN,\tGPSR4_19,\n\t\tGP_4_18_FN,\tGPSR4_18,\n\t\tGP_4_17_FN,\tGPSR4_17,\n\t\tGP_4_16_FN,\tGPSR4_16,\n\t\tGP_4_15_FN,\tGPSR4_15,\n\t\tGP_4_14_FN,\tGPSR4_14,\n\t\tGP_4_13_FN,\tGPSR4_13,\n\t\tGP_4_12_FN,\tGPSR4_12,\n\t\tGP_4_11_FN,\tGPSR4_11,\n\t\tGP_4_10_FN,\tGPSR4_10,\n\t\tGP_4_9_FN,\tGPSR4_9,\n\t\tGP_4_8_FN,\tGPSR4_8,\n\t\tGP_4_7_FN,\tGPSR4_7,\n\t\tGP_4_6_FN,\tGPSR4_6,\n\t\tGP_4_5_FN,\tGPSR4_5,\n\t\tGP_4_4_FN,\tGPSR4_4,\n\t\tGP_4_3_FN,\tGPSR4_3,\n\t\tGP_4_2_FN,\tGPSR4_2,\n\t\tGP_4_1_FN,\tGPSR4_1,\n\t\tGP_4_0_FN,\tGPSR4_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR5\", 0xe6060840, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_5_20_FN,\tGPSR5_20,\n\t\tGP_5_19_FN,\tGPSR5_19,\n\t\tGP_5_18_FN,\tGPSR5_18,\n\t\tGP_5_17_FN,\tGPSR5_17,\n\t\tGP_5_16_FN,\tGPSR5_16,\n\t\tGP_5_15_FN,\tGPSR5_15,\n\t\tGP_5_14_FN,\tGPSR5_14,\n\t\tGP_5_13_FN,\tGPSR5_13,\n\t\tGP_5_12_FN,\tGPSR5_12,\n\t\tGP_5_11_FN,\tGPSR5_11,\n\t\tGP_5_10_FN,\tGPSR5_10,\n\t\tGP_5_9_FN,\tGPSR5_9,\n\t\tGP_5_8_FN,\tGPSR5_8,\n\t\tGP_5_7_FN,\tGPSR5_7,\n\t\tGP_5_6_FN,\tGPSR5_6,\n\t\tGP_5_5_FN,\tGPSR5_5,\n\t\tGP_5_4_FN,\tGPSR5_4,\n\t\tGP_5_3_FN,\tGPSR5_3,\n\t\tGP_5_2_FN,\tGPSR5_2,\n\t\tGP_5_1_FN,\tGPSR5_1,\n\t\tGP_5_0_FN,\tGPSR5_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR6\", 0xe6068040, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_6_20_FN,\tGPSR6_20,\n\t\tGP_6_19_FN,\tGPSR6_19,\n\t\tGP_6_18_FN,\tGPSR6_18,\n\t\tGP_6_17_FN,\tGPSR6_17,\n\t\tGP_6_16_FN,\tGPSR6_16,\n\t\tGP_6_15_FN,\tGPSR6_15,\n\t\tGP_6_14_FN,\tGPSR6_14,\n\t\tGP_6_13_FN,\tGPSR6_13,\n\t\tGP_6_12_FN,\tGPSR6_12,\n\t\tGP_6_11_FN,\tGPSR6_11,\n\t\tGP_6_10_FN,\tGPSR6_10,\n\t\tGP_6_9_FN,\tGPSR6_9,\n\t\tGP_6_8_FN,\tGPSR6_8,\n\t\tGP_6_7_FN,\tGPSR6_7,\n\t\tGP_6_6_FN,\tGPSR6_6,\n\t\tGP_6_5_FN,\tGPSR6_5,\n\t\tGP_6_4_FN,\tGPSR6_4,\n\t\tGP_6_3_FN,\tGPSR6_3,\n\t\tGP_6_2_FN,\tGPSR6_2,\n\t\tGP_6_1_FN,\tGPSR6_1,\n\t\tGP_6_0_FN,\tGPSR6_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR7\", 0xe6068840, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_7_20_FN,\tGPSR7_20,\n\t\tGP_7_19_FN,\tGPSR7_19,\n\t\tGP_7_18_FN,\tGPSR7_18,\n\t\tGP_7_17_FN,\tGPSR7_17,\n\t\tGP_7_16_FN,\tGPSR7_16,\n\t\tGP_7_15_FN,\tGPSR7_15,\n\t\tGP_7_14_FN,\tGPSR7_14,\n\t\tGP_7_13_FN,\tGPSR7_13,\n\t\tGP_7_12_FN,\tGPSR7_12,\n\t\tGP_7_11_FN,\tGPSR7_11,\n\t\tGP_7_10_FN,\tGPSR7_10,\n\t\tGP_7_9_FN,\tGPSR7_9,\n\t\tGP_7_8_FN,\tGPSR7_8,\n\t\tGP_7_7_FN,\tGPSR7_7,\n\t\tGP_7_6_FN,\tGPSR7_6,\n\t\tGP_7_5_FN,\tGPSR7_5,\n\t\tGP_7_4_FN,\tGPSR7_4,\n\t\tGP_7_3_FN,\tGPSR7_3,\n\t\tGP_7_2_FN,\tGPSR7_2,\n\t\tGP_7_1_FN,\tGPSR7_1,\n\t\tGP_7_0_FN,\tGPSR7_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR8\", 0xe6069040, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_8_20_FN,\tGPSR8_20,\n\t\tGP_8_19_FN,\tGPSR8_19,\n\t\tGP_8_18_FN,\tGPSR8_18,\n\t\tGP_8_17_FN,\tGPSR8_17,\n\t\tGP_8_16_FN,\tGPSR8_16,\n\t\tGP_8_15_FN,\tGPSR8_15,\n\t\tGP_8_14_FN,\tGPSR8_14,\n\t\tGP_8_13_FN,\tGPSR8_13,\n\t\tGP_8_12_FN,\tGPSR8_12,\n\t\tGP_8_11_FN,\tGPSR8_11,\n\t\tGP_8_10_FN,\tGPSR8_10,\n\t\tGP_8_9_FN,\tGPSR8_9,\n\t\tGP_8_8_FN,\tGPSR8_8,\n\t\tGP_8_7_FN,\tGPSR8_7,\n\t\tGP_8_6_FN,\tGPSR8_6,\n\t\tGP_8_5_FN,\tGPSR8_5,\n\t\tGP_8_4_FN,\tGPSR8_4,\n\t\tGP_8_3_FN,\tGPSR8_3,\n\t\tGP_8_2_FN,\tGPSR8_2,\n\t\tGP_8_1_FN,\tGPSR8_1,\n\t\tGP_8_0_FN,\tGPSR8_0, ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"GPSR9\", 0xe6069840, 32,\n\t\t\t     GROUP(-11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   1, 1, 1, 1, 1, 1, 1, 1, 1, 1),\n\t\t\t     GROUP(\n\t\t \n\t\tGP_9_20_FN,\tGPSR9_20,\n\t\tGP_9_19_FN,\tGPSR9_19,\n\t\tGP_9_18_FN,\tGPSR9_18,\n\t\tGP_9_17_FN,\tGPSR9_17,\n\t\tGP_9_16_FN,\tGPSR9_16,\n\t\tGP_9_15_FN,\tGPSR9_15,\n\t\tGP_9_14_FN,\tGPSR9_14,\n\t\tGP_9_13_FN,\tGPSR9_13,\n\t\tGP_9_12_FN,\tGPSR9_12,\n\t\tGP_9_11_FN,\tGPSR9_11,\n\t\tGP_9_10_FN,\tGPSR9_10,\n\t\tGP_9_9_FN,\tGPSR9_9,\n\t\tGP_9_8_FN,\tGPSR9_8,\n\t\tGP_9_7_FN,\tGPSR9_7,\n\t\tGP_9_6_FN,\tGPSR9_6,\n\t\tGP_9_5_FN,\tGPSR9_5,\n\t\tGP_9_4_FN,\tGPSR9_4,\n\t\tGP_9_3_FN,\tGPSR9_3,\n\t\tGP_9_2_FN,\tGPSR9_2,\n\t\tGP_9_1_FN,\tGPSR9_1,\n\t\tGP_9_0_FN,\tGPSR9_0, ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG(\"IP0SR1\", 0xe6050060, 32, 4, GROUP(\n\t\tIP0SR1_31_28\n\t\tIP0SR1_27_24\n\t\tIP0SR1_23_20\n\t\tIP0SR1_19_16\n\t\tIP0SR1_15_12\n\t\tIP0SR1_11_8\n\t\tIP0SR1_7_4\n\t\tIP0SR1_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR1\", 0xe6050064, 32, 4, GROUP(\n\t\tIP1SR1_31_28\n\t\tIP1SR1_27_24\n\t\tIP1SR1_23_20\n\t\tIP1SR1_19_16\n\t\tIP1SR1_15_12\n\t\tIP1SR1_11_8\n\t\tIP1SR1_7_4\n\t\tIP1SR1_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP2SR1\", 0xe6050068, 32, 4, GROUP(\n\t\tIP2SR1_31_28\n\t\tIP2SR1_27_24\n\t\tIP2SR1_23_20\n\t\tIP2SR1_19_16\n\t\tIP2SR1_15_12\n\t\tIP2SR1_11_8\n\t\tIP2SR1_7_4\n\t\tIP2SR1_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP3SR1\", 0xe605006c, 32,\n\t\t\t      GROUP(-4, 4, 4, 4, 4, 4, 4, 4),\n\t\t\t      GROUP(\n\t\t \n\t\tIP3SR1_27_24\n\t\tIP3SR1_23_20\n\t\tIP3SR1_19_16\n\t\tIP3SR1_15_12\n\t\tIP3SR1_11_8\n\t\tIP3SR1_7_4\n\t\tIP3SR1_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR2\", 0xe6050860, 32, 4, GROUP(\n\t\tIP0SR2_31_28\n\t\tIP0SR2_27_24\n\t\tIP0SR2_23_20\n\t\tIP0SR2_19_16\n\t\tIP0SR2_15_12\n\t\tIP0SR2_11_8\n\t\tIP0SR2_7_4\n\t\tIP0SR2_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR2\", 0xe6050864, 32, 4, GROUP(\n\t\tIP1SR2_31_28\n\t\tIP1SR2_27_24\n\t\tIP1SR2_23_20\n\t\tIP1SR2_19_16\n\t\tIP1SR2_15_12\n\t\tIP1SR2_11_8\n\t\tIP1SR2_7_4\n\t\tIP1SR2_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP2SR2\", 0xe6050868, 32, 4, GROUP(\n\t\tIP2SR2_31_28\n\t\tIP2SR2_27_24\n\t\tIP2SR2_23_20\n\t\tIP2SR2_19_16\n\t\tIP2SR2_15_12\n\t\tIP2SR2_11_8\n\t\tIP2SR2_7_4\n\t\tIP2SR2_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP0SR3\", 0xe6058860, 32,\n\t\t\t     GROUP(4, 4, 4, -8, 4, 4, -4),\n\t\t\t     GROUP(\n\t\tIP0SR3_31_28\n\t\tIP0SR3_27_24\n\t\tIP0SR3_23_20\n\t\t \n\t\tIP0SR3_11_8\n\t\tIP0SR3_7_4\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP1SR3\", 0xe6058864, 32,\n\t\t\t     GROUP(-8, 4, 4, 4, 4, 4, 4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP1SR3_23_20\n\t\tIP1SR3_19_16\n\t\tIP1SR3_15_12\n\t\tIP1SR3_11_8\n\t\tIP1SR3_7_4\n\t\tIP1SR3_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR4\", 0xe6060060, 32, 4, GROUP(\n\t\tIP0SR4_31_28\n\t\tIP0SR4_27_24\n\t\tIP0SR4_23_20\n\t\tIP0SR4_19_16\n\t\tIP0SR4_15_12\n\t\tIP0SR4_11_8\n\t\tIP0SR4_7_4\n\t\tIP0SR4_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR4\", 0xe6060064, 32, 4, GROUP(\n\t\tIP1SR4_31_28\n\t\tIP1SR4_27_24\n\t\tIP1SR4_23_20\n\t\tIP1SR4_19_16\n\t\tIP1SR4_15_12\n\t\tIP1SR4_11_8\n\t\tIP1SR4_7_4\n\t\tIP1SR4_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR4\", 0xe6060068, 32,\n\t\t\t     GROUP(-12, 4, 4, 4, 4, -4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP2SR4_19_16\n\t\tIP2SR4_15_12\n\t\tIP2SR4_11_8\n\t\tIP2SR4_7_4\n\t\t  ))\n\t},\n\t{ PINMUX_CFG_REG(\"IP0SR5\", 0xe6060860, 32, 4, GROUP(\n\t\tIP0SR5_31_28\n\t\tIP0SR5_27_24\n\t\tIP0SR5_23_20\n\t\tIP0SR5_19_16\n\t\tIP0SR5_15_12\n\t\tIP0SR5_11_8\n\t\tIP0SR5_7_4\n\t\tIP0SR5_3_0))\n\t},\n\t{ PINMUX_CFG_REG(\"IP1SR5\", 0xe6060864, 32, 4, GROUP(\n\t\tIP1SR5_31_28\n\t\tIP1SR5_27_24\n\t\tIP1SR5_23_20\n\t\tIP1SR5_19_16\n\t\tIP1SR5_15_12\n\t\tIP1SR5_11_8\n\t\tIP1SR5_7_4\n\t\tIP1SR5_3_0))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"IP2SR5\", 0xe6060868, 32,\n\t\t\t     GROUP(-12, 4, 4, 4, 4, -4),\n\t\t\t     GROUP(\n\t\t \n\t\tIP2SR5_19_16\n\t\tIP2SR5_15_12\n\t\tIP2SR5_11_8\n\t\tIP2SR5_7_4\n\t\t  ))\n\t},\n#undef F_\n#undef FM\n\n#define F_(x, y)\tx,\n#define FM(x)\t\tFN_##x,\n\t{ PINMUX_CFG_REG_VAR(\"MOD_SEL2\", 0xe6050900, 32,\n\t\t\t     GROUP(-16, 2, 2, 2, 2, 2, 2, 2, -2),\n\t\t\t     GROUP(\n\t\t \n\t\tMOD_SEL2_15_14\n\t\tMOD_SEL2_13_12\n\t\tMOD_SEL2_11_10\n\t\tMOD_SEL2_9_8\n\t\tMOD_SEL2_7_6\n\t\tMOD_SEL2_5_4\n\t\tMOD_SEL2_3_2\n\t\t  ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_drive_reg pinmux_drive_regs[] = {\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL0\", 0xe6058080) {\n\t\t{ RCAR_GP_PIN(0,  7), 28, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  6), 24, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  5), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  4), 16, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  3), 12, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  2),  8, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  1),  4, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  0),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL0\", 0xe6058084) {\n\t\t{ RCAR_GP_PIN(0, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 14), 24, 2 },\t \n\t\t{ RCAR_GP_PIN(0, 13), 20, 2 },\t \n\t\t{ RCAR_GP_PIN(0, 12), 16, 2 },\t \n\t\t{ RCAR_GP_PIN(0, 11), 12, 2 },\t \n\t\t{ RCAR_GP_PIN(0, 10),  8, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  9),  4, 2 },\t \n\t\t{ RCAR_GP_PIN(0,  8),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL0\", 0xe6058088) {\n\t\t{ RCAR_GP_PIN(0, 23), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 22), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 21), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV3CTRL0\", 0xe605808c) {\n\t\t{ RCAR_GP_PIN(0, 27), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 26),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 25),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(0, 24),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL1\", 0xe6050080) {\n\t\t{ RCAR_GP_PIN(1,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL1\", 0xe6050084) {\n\t\t{ RCAR_GP_PIN(1, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL1\", 0xe6050088) {\n\t\t{ RCAR_GP_PIN(1, 23), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 22), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 21), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV3CTRL1\", 0xe605008c) {\n\t\t{ RCAR_GP_PIN(1, 30), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 29), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 28), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 27), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 26),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 25),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(1, 24),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL2\", 0xe6050880) {\n\t\t{ RCAR_GP_PIN(2,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  1),  4, 2 },\t \n\t\t{ RCAR_GP_PIN(2,  0),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL2\", 0xe6050884) {\n\t\t{ RCAR_GP_PIN(2, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(2,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL2\", 0xe6050888) {\n\t\t{ RCAR_GP_PIN(2, 23), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 22), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 21), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(2, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV3CTRL2\", 0xe605088c) {\n\t\t{ RCAR_GP_PIN(2, 24), 0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL3\", 0xe6058880) {\n\t\t{ RCAR_GP_PIN(3,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  1),  4, 2 },\t \n\t\t{ RCAR_GP_PIN(3,  0),  0, 2 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL3\", 0xe6058884) {\n\t\t{ RCAR_GP_PIN(3, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(3, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(3,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL3\", 0xe6058888) {\n\t\t{ RCAR_GP_PIN(3,  16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL4\", 0xe6060080) {\n\t\t{ RCAR_GP_PIN(4,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL4\", 0xe6060084) {\n\t\t{ RCAR_GP_PIN(4, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL4\", 0xe6060088) {\n\t\t{ RCAR_GP_PIN(4, 23), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 22), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 21), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV3CTRL4\", 0xe606008c) {\n\t\t{ RCAR_GP_PIN(4, 26),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 25),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(4, 24),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL5\", 0xe6060880) {\n\t\t{ RCAR_GP_PIN(5,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL5\", 0xe6060884) {\n\t\t{ RCAR_GP_PIN(5, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL5\", 0xe6060888) {\n\t\t{ RCAR_GP_PIN(5, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(5, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL6\", 0xe6068080) {\n\t\t{ RCAR_GP_PIN(6,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL6\", 0xe6068084) {\n\t\t{ RCAR_GP_PIN(6, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL6\", 0xe6068088) {\n\t\t{ RCAR_GP_PIN(6, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(6, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL7\", 0xe6068880) {\n\t\t{ RCAR_GP_PIN(7,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL7\", 0xe6068884) {\n\t\t{ RCAR_GP_PIN(7, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(7,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL7\", 0xe6068888) {\n\t\t{ RCAR_GP_PIN(7, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(7, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL8\", 0xe6069080) {\n\t\t{ RCAR_GP_PIN(8,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL8\", 0xe6069084) {\n\t\t{ RCAR_GP_PIN(8, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(8,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL8\", 0xe6069088) {\n\t\t{ RCAR_GP_PIN(8, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(8, 16),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV0CTRL9\", 0xe6069880) {\n\t\t{ RCAR_GP_PIN(9,  7), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  6), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  5), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  4), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  3), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  2),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  1),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  0),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV1CTRL9\", 0xe6069884) {\n\t\t{ RCAR_GP_PIN(9, 15), 28, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 14), 24, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 13), 20, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 12), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 11), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 10),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  9),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(9,  8),  0, 3 },\t \n\t} },\n\t{ PINMUX_DRIVE_REG(\"DRV2CTRL9\", 0xe6069888) {\n\t\t{ RCAR_GP_PIN(9, 20), 16, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 19), 12, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 18),  8, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 17),  4, 3 },\t \n\t\t{ RCAR_GP_PIN(9, 16),  0, 3 },\t \n\t} },\n\t{   }\n};\n\nenum ioctrl_regs {\n\tPOC0,\n\tPOC1,\n\tPOC2,\n\tPOC4,\n\tPOC5,\n\tPOC6,\n\tPOC7,\n\tPOC8,\n\tPOC9,\n\tTD1SEL0,\n};\n\nstatic const struct pinmux_ioctrl_reg pinmux_ioctrl_regs[] = {\n\t[POC0] = { 0xe60580a0, },\n\t[POC1] = { 0xe60500a0, },\n\t[POC2] = { 0xe60508a0, },\n\t[POC4] = { 0xe60600a0, },\n\t[POC5] = { 0xe60608a0, },\n\t[POC6] = { 0xe60680a0, },\n\t[POC7] = { 0xe60688a0, },\n\t[POC8] = { 0xe60690a0, },\n\t[POC9] = { 0xe60698a0, },\n\t[TD1SEL0] = { 0xe6058124, },\n\t{   }\n};\n\nstatic int r8a779a0_pin_to_pocctrl(unsigned int pin, u32 *pocctrl)\n{\n\tint bit = pin & 0x1f;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC0].reg;\n\tif (pin >= RCAR_GP_PIN(0, 15) && pin <= RCAR_GP_PIN(0, 27))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC1].reg;\n\tif (pin >= RCAR_GP_PIN(1, 0) && pin <= RCAR_GP_PIN(1, 30))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC2].reg;\n\tif (pin >= RCAR_GP_PIN(2, 2) && pin <= RCAR_GP_PIN(2, 15))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC4].reg;\n\tif (pin >= RCAR_GP_PIN(4, 0) && pin <= RCAR_GP_PIN(4, 17))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC5].reg;\n\tif (pin >= RCAR_GP_PIN(5, 0) && pin <= RCAR_GP_PIN(5, 17))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC6].reg;\n\tif (pin >= RCAR_GP_PIN(6, 0) && pin <= RCAR_GP_PIN(6, 17))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC7].reg;\n\tif (pin >= RCAR_GP_PIN(7, 0) && pin <= RCAR_GP_PIN(7, 17))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC8].reg;\n\tif (pin >= RCAR_GP_PIN(8, 0) && pin <= RCAR_GP_PIN(8, 17))\n\t\treturn bit;\n\n\t*pocctrl = pinmux_ioctrl_regs[POC9].reg;\n\tif (pin >= RCAR_GP_PIN(9, 0) && pin <= RCAR_GP_PIN(9, 17))\n\t\treturn bit;\n\n\treturn -EINVAL;\n}\n\nstatic const struct pinmux_bias_reg pinmux_bias_regs[] = {\n\t{ PINMUX_BIAS_REG(\"PUEN0\", 0xe60580c0, \"PUD0\", 0xe60580e0) {\n\t\t[ 0] = RCAR_GP_PIN(0,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(0,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(0,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(0,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(0,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(0,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(0,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(0,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(0,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(0,  9),\t \n\t\t[10] = RCAR_GP_PIN(0, 10),\t \n\t\t[11] = RCAR_GP_PIN(0, 11),\t \n\t\t[12] = RCAR_GP_PIN(0, 12),\t \n\t\t[13] = RCAR_GP_PIN(0, 13),\t \n\t\t[14] = RCAR_GP_PIN(0, 14),\t \n\t\t[15] = RCAR_GP_PIN(0, 15),\t \n\t\t[16] = RCAR_GP_PIN(0, 16),\t \n\t\t[17] = RCAR_GP_PIN(0, 17),\t \n\t\t[18] = RCAR_GP_PIN(0, 18),\t \n\t\t[19] = RCAR_GP_PIN(0, 19),\t \n\t\t[20] = RCAR_GP_PIN(0, 20),\t \n\t\t[21] = RCAR_GP_PIN(0, 21),\t \n\t\t[22] = RCAR_GP_PIN(0, 22),\t \n\t\t[23] = RCAR_GP_PIN(0, 23),\t \n\t\t[24] = RCAR_GP_PIN(0, 24),\t \n\t\t[25] = RCAR_GP_PIN(0, 25),\t \n\t\t[26] = RCAR_GP_PIN(0, 26),\t \n\t\t[27] = RCAR_GP_PIN(0, 27),\t \n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN1\", 0xe60500c0, \"PUD1\", 0xe60500e0) {\n\t\t[ 0] = RCAR_GP_PIN(1,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(1,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(1,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(1,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(1,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(1,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(1,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(1,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(1,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(1,  9),\t \n\t\t[10] = RCAR_GP_PIN(1, 10),\t \n\t\t[11] = RCAR_GP_PIN(1, 11),\t \n\t\t[12] = RCAR_GP_PIN(1, 12),\t \n\t\t[13] = RCAR_GP_PIN(1, 13),\t \n\t\t[14] = RCAR_GP_PIN(1, 14),\t \n\t\t[15] = RCAR_GP_PIN(1, 15),\t \n\t\t[16] = RCAR_GP_PIN(1, 16),\t \n\t\t[17] = RCAR_GP_PIN(1, 17),\t \n\t\t[18] = RCAR_GP_PIN(1, 18),\t \n\t\t[19] = RCAR_GP_PIN(1, 19),\t \n\t\t[20] = RCAR_GP_PIN(1, 20),\t \n\t\t[21] = RCAR_GP_PIN(1, 21),\t \n\t\t[22] = RCAR_GP_PIN(1, 22),\t \n\t\t[23] = RCAR_GP_PIN(1, 23),\t \n\t\t[24] = RCAR_GP_PIN(1, 24),\t \n\t\t[25] = RCAR_GP_PIN(1, 25),\t \n\t\t[26] = RCAR_GP_PIN(1, 26),\t \n\t\t[27] = RCAR_GP_PIN(1, 27),\t \n\t\t[28] = RCAR_GP_PIN(1, 28),\t \n\t\t[29] = RCAR_GP_PIN(1, 29),\t \n\t\t[30] = RCAR_GP_PIN(1, 30),\t \n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN2\", 0xe60508c0, \"PUD2\", 0xe60508e0) {\n\t\t[ 0] = RCAR_GP_PIN(2,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(2,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(2,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(2,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(2,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(2,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(2,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(2,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(2,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(2,  9),\t \n\t\t[10] = RCAR_GP_PIN(2, 10),\t \n\t\t[11] = RCAR_GP_PIN(2, 11),\t \n\t\t[12] = RCAR_GP_PIN(2, 12),\t \n\t\t[13] = RCAR_GP_PIN(2, 13),\t \n\t\t[14] = RCAR_GP_PIN(2, 14),\t \n\t\t[15] = RCAR_GP_PIN(2, 15),\t \n\t\t[16] = RCAR_GP_PIN(2, 16),\t \n\t\t[17] = RCAR_GP_PIN(2, 17),\t \n\t\t[18] = RCAR_GP_PIN(2, 18),\t \n\t\t[19] = RCAR_GP_PIN(2, 19),\t \n\t\t[20] = RCAR_GP_PIN(2, 20),\t \n\t\t[21] = RCAR_GP_PIN(2, 21),\t \n\t\t[22] = RCAR_GP_PIN(2, 22),\t \n\t\t[23] = RCAR_GP_PIN(2, 23),\t \n\t\t[24] = RCAR_GP_PIN(2, 24),\t \n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN3\", 0xe60588c0, \"PUD3\", 0xe60588e0) {\n\t\t[ 0] = RCAR_GP_PIN(3,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(3,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(3,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(3,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(3,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(3,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(3,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(3,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(3,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(3,  9),\t \n\t\t[10] = RCAR_GP_PIN(3, 10),\t \n\t\t[11] = RCAR_GP_PIN(3, 11),\t \n\t\t[12] = RCAR_GP_PIN(3, 12),\t \n\t\t[13] = RCAR_GP_PIN(3, 13),\t \n\t\t[14] = RCAR_GP_PIN(3, 14),\t \n\t\t[15] = RCAR_GP_PIN(3, 15),\t \n\t\t[16] = RCAR_GP_PIN(3, 16),\t \n\t\t[17] = SH_PFC_PIN_NONE,\n\t\t[18] = SH_PFC_PIN_NONE,\n\t\t[19] = SH_PFC_PIN_NONE,\n\t\t[20] = SH_PFC_PIN_NONE,\n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN4\", 0xe60600c0, \"PUD4\", 0xe60600e0) {\n\t\t[ 0] = RCAR_GP_PIN(4,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(4,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(4,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(4,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(4,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(4,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(4,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(4,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(4,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(4,  9),\t \n\t\t[10] = RCAR_GP_PIN(4, 10),\t \n\t\t[11] = RCAR_GP_PIN(4, 11),\t \n\t\t[12] = RCAR_GP_PIN(4, 12),\t \n\t\t[13] = RCAR_GP_PIN(4, 13),\t \n\t\t[14] = RCAR_GP_PIN(4, 14),\t \n\t\t[15] = RCAR_GP_PIN(4, 15),\t \n\t\t[16] = RCAR_GP_PIN(4, 16),\t \n\t\t[17] = RCAR_GP_PIN(4, 17),\t \n\t\t[18] = RCAR_GP_PIN(4, 18),\t \n\t\t[19] = RCAR_GP_PIN(4, 19),\t \n\t\t[20] = RCAR_GP_PIN(4, 20),\t \n\t\t[21] = RCAR_GP_PIN(4, 21),\t \n\t\t[22] = RCAR_GP_PIN(4, 22),\t \n\t\t[23] = RCAR_GP_PIN(4, 23),\t \n\t\t[24] = RCAR_GP_PIN(4, 24),\t \n\t\t[25] = RCAR_GP_PIN(4, 25),\t \n\t\t[26] = RCAR_GP_PIN(4, 26),\t \n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN5\", 0xe60608c0, \"PUD5\", 0xe60608e0) {\n\t\t[ 0] = RCAR_GP_PIN(5,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(5,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(5,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(5,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(5,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(5,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(5,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(5,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(5,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(5,  9),\t \n\t\t[10] = RCAR_GP_PIN(5, 10),\t \n\t\t[11] = RCAR_GP_PIN(5, 11),\t \n\t\t[12] = RCAR_GP_PIN(5, 12),\t \n\t\t[13] = RCAR_GP_PIN(5, 13),\t \n\t\t[14] = RCAR_GP_PIN(5, 14),\t \n\t\t[15] = RCAR_GP_PIN(5, 15),\t \n\t\t[16] = RCAR_GP_PIN(5, 16),\t \n\t\t[17] = RCAR_GP_PIN(5, 17),\t \n\t\t[18] = RCAR_GP_PIN(5, 18),\t \n\t\t[19] = RCAR_GP_PIN(5, 19),\t \n\t\t[20] = RCAR_GP_PIN(5, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN6\", 0xe60680c0, \"PUD6\", 0xe60680e0) {\n\t\t[ 0] = RCAR_GP_PIN(6,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(6,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(6,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(6,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(6,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(6,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(6,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(6,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(6,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(6,  9),\t \n\t\t[10] = RCAR_GP_PIN(6, 10),\t \n\t\t[11] = RCAR_GP_PIN(6, 11),\t \n\t\t[12] = RCAR_GP_PIN(6, 12),\t \n\t\t[13] = RCAR_GP_PIN(6, 13),\t \n\t\t[14] = RCAR_GP_PIN(6, 14),\t \n\t\t[15] = RCAR_GP_PIN(6, 15),\t \n\t\t[16] = RCAR_GP_PIN(6, 16),\t \n\t\t[17] = RCAR_GP_PIN(6, 17),\t \n\t\t[18] = RCAR_GP_PIN(6, 18),\t \n\t\t[19] = RCAR_GP_PIN(6, 19),\t \n\t\t[20] = RCAR_GP_PIN(6, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN7\", 0xe60688c0, \"PUD7\", 0xe60688e0) {\n\t\t[ 0] = RCAR_GP_PIN(7,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(7,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(7,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(7,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(7,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(7,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(7,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(7,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(7,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(7,  9),\t \n\t\t[10] = RCAR_GP_PIN(7, 10),\t \n\t\t[11] = RCAR_GP_PIN(7, 11),\t \n\t\t[12] = RCAR_GP_PIN(7, 12),\t \n\t\t[13] = RCAR_GP_PIN(7, 13),\t \n\t\t[14] = RCAR_GP_PIN(7, 14),\t \n\t\t[15] = RCAR_GP_PIN(7, 15),\t \n\t\t[16] = RCAR_GP_PIN(7, 16),\t \n\t\t[17] = RCAR_GP_PIN(7, 17),\t \n\t\t[18] = RCAR_GP_PIN(7, 18),\t \n\t\t[19] = RCAR_GP_PIN(7, 19),\t \n\t\t[20] = RCAR_GP_PIN(7, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN8\", 0xe60690c0, \"PUD8\", 0xe60690e0) {\n\t\t[ 0] = RCAR_GP_PIN(8,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(8,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(8,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(8,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(8,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(8,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(8,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(8,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(8,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(8,  9),\t \n\t\t[10] = RCAR_GP_PIN(8, 10),\t \n\t\t[11] = RCAR_GP_PIN(8, 11),\t \n\t\t[12] = RCAR_GP_PIN(8, 12),\t \n\t\t[13] = RCAR_GP_PIN(8, 13),\t \n\t\t[14] = RCAR_GP_PIN(8, 14),\t \n\t\t[15] = RCAR_GP_PIN(8, 15),\t \n\t\t[16] = RCAR_GP_PIN(8, 16),\t \n\t\t[17] = RCAR_GP_PIN(8, 17),\t \n\t\t[18] = RCAR_GP_PIN(8, 18),\t \n\t\t[19] = RCAR_GP_PIN(8, 19),\t \n\t\t[20] = RCAR_GP_PIN(8, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{ PINMUX_BIAS_REG(\"PUEN9\", 0xe60698c0, \"PUD9\", 0xe60698e0) {\n\t\t[ 0] = RCAR_GP_PIN(9,  0),\t \n\t\t[ 1] = RCAR_GP_PIN(9,  1),\t \n\t\t[ 2] = RCAR_GP_PIN(9,  2),\t \n\t\t[ 3] = RCAR_GP_PIN(9,  3),\t \n\t\t[ 4] = RCAR_GP_PIN(9,  4),\t \n\t\t[ 5] = RCAR_GP_PIN(9,  5),\t \n\t\t[ 6] = RCAR_GP_PIN(9,  6),\t \n\t\t[ 7] = RCAR_GP_PIN(9,  7),\t \n\t\t[ 8] = RCAR_GP_PIN(9,  8),\t \n\t\t[ 9] = RCAR_GP_PIN(9,  9),\t \n\t\t[10] = RCAR_GP_PIN(9, 10),\t \n\t\t[11] = RCAR_GP_PIN(9, 11),\t \n\t\t[12] = RCAR_GP_PIN(9, 12),\t \n\t\t[13] = RCAR_GP_PIN(9, 13),\t \n\t\t[14] = RCAR_GP_PIN(9, 14),\t \n\t\t[15] = RCAR_GP_PIN(9, 15),\t \n\t\t[16] = RCAR_GP_PIN(9, 16),\t \n\t\t[17] = RCAR_GP_PIN(9, 17),\t \n\t\t[18] = RCAR_GP_PIN(9, 18),\t \n\t\t[19] = RCAR_GP_PIN(9, 19),\t \n\t\t[20] = RCAR_GP_PIN(9, 20),\t \n\t\t[21] = SH_PFC_PIN_NONE,\n\t\t[22] = SH_PFC_PIN_NONE,\n\t\t[23] = SH_PFC_PIN_NONE,\n\t\t[24] = SH_PFC_PIN_NONE,\n\t\t[25] = SH_PFC_PIN_NONE,\n\t\t[26] = SH_PFC_PIN_NONE,\n\t\t[27] = SH_PFC_PIN_NONE,\n\t\t[28] = SH_PFC_PIN_NONE,\n\t\t[29] = SH_PFC_PIN_NONE,\n\t\t[30] = SH_PFC_PIN_NONE,\n\t\t[31] = SH_PFC_PIN_NONE,\n\t} },\n\t{   }\n};\n\nstatic const struct sh_pfc_soc_operations r8a779a0_pfc_ops = {\n\t.pin_to_pocctrl = r8a779a0_pin_to_pocctrl,\n\t.get_bias = rcar_pinmux_get_bias,\n\t.set_bias = rcar_pinmux_set_bias,\n};\n\nconst struct sh_pfc_soc_info r8a779a0_pinmux_info = {\n\t.name = \"r8a779a0_pfc\",\n\t.ops = &r8a779a0_pfc_ops,\n\t.unlock_reg = 0x1ff,\t \n\n\t.function = { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins = pinmux_pins,\n\t.nr_pins = ARRAY_SIZE(pinmux_pins),\n\t.groups = pinmux_groups,\n\t.nr_groups = ARRAY_SIZE(pinmux_groups),\n\t.functions = pinmux_functions,\n\t.nr_functions = ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs = pinmux_config_regs,\n\t.drive_regs = pinmux_drive_regs,\n\t.bias_regs = pinmux_bias_regs,\n\t.ioctrl_regs = pinmux_ioctrl_regs,\n\n\t.pinmux_data = pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}