{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605897758698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605897758698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 22:12:38 2020 " "Processing started: Fri Nov 20 22:12:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605897758698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605897758698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off count113 -c count113 " "Command: quartus_map --read_settings_files=on --write_settings_files=off count113 -c count113" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605897758699 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1605897758997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp1/FPGA Design/DisplayCounter/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605897759073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605897759073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count113.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count113.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count113 " "Found entity 1: count113" {  } { { "count113.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp1/FPGA Design/DisplayCounter/count113.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605897759077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605897759077 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "count113 " "Elaborating entity \"count113\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605897759118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:LSB " "Elaborating entity \"74193\" for hierarchy \"74193:LSB\"" {  } { { "count113.bdf" "LSB" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp1/FPGA Design/DisplayCounter/count113.bdf" { { 552 -240 -120 712 "LSB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605897759161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:LSB " "Elaborated megafunction instantiation \"74193:LSB\"" {  } { { "count113.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp1/FPGA Design/DisplayCounter/count113.bdf" { { 552 -240 -120 712 "LSB" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605897759163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst1 " "Elaborating entity \"7476\" for hierarchy \"7476:inst1\"" {  } { { "count113.bdf" "inst1" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp1/FPGA Design/DisplayCounter/count113.bdf" { { 184 32 152 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605897759177 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst1 " "Elaborated megafunction instantiation \"7476:inst1\"" {  } { { "count113.bdf" "" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp1/FPGA Design/DisplayCounter/count113.bdf" { { 184 32 152 376 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605897759178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "count113.bdf" "inst2" { Schematic "C:/Users/Daneshvar/Desktop/DLDLab/Exp1/FPGA Design/DisplayCounter/count113.bdf" { { 256 -512 -336 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1605897759179 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 display.v(19) " "Verilog HDL assignment warning at display.v(19): truncated value with size 32 to match size of target (8)" {  } { { "display.v" "" { Text "C:/Users/Daneshvar/Desktop/DLDLab/Exp1/FPGA Design/DisplayCounter/display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1605897759181 "|count113|display:inst2"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:LSB\|26 74193:LSB\|26~_emulated 74193:LSB\|26~1 " "Register \"74193:LSB\|26\" is converted into an equivalent circuit using register \"74193:LSB\|26~_emulated\" and latch \"74193:LSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1605897759693 "|count113|74193:LSB|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:LSB\|25 74193:LSB\|25~_emulated 74193:LSB\|25~1 " "Register \"74193:LSB\|25\" is converted into an equivalent circuit using register \"74193:LSB\|25~_emulated\" and latch \"74193:LSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1605897759693 "|count113|74193:LSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:LSB\|24 74193:LSB\|24~_emulated 74193:LSB\|24~1 " "Register \"74193:LSB\|24\" is converted into an equivalent circuit using register \"74193:LSB\|24~_emulated\" and latch \"74193:LSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1605897759693 "|count113|74193:LSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:LSB\|23 74193:LSB\|23~_emulated 74193:LSB\|23~1 " "Register \"74193:LSB\|23\" is converted into an equivalent circuit using register \"74193:LSB\|23~_emulated\" and latch \"74193:LSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1605897759693 "|count113|74193:LSB|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:MSB\|26 74193:MSB\|26~_emulated 74193:MSB\|26~1 " "Register \"74193:MSB\|26\" is converted into an equivalent circuit using register \"74193:MSB\|26~_emulated\" and latch \"74193:MSB\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1605897759693 "|count113|74193:MSB|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:MSB\|25 74193:MSB\|25~_emulated 74193:MSB\|25~1 " "Register \"74193:MSB\|25\" is converted into an equivalent circuit using register \"74193:MSB\|25~_emulated\" and latch \"74193:MSB\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1605897759693 "|count113|74193:MSB|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:MSB\|24 74193:MSB\|24~_emulated 74193:MSB\|24~1 " "Register \"74193:MSB\|24\" is converted into an equivalent circuit using register \"74193:MSB\|24~_emulated\" and latch \"74193:MSB\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1605897759693 "|count113|74193:MSB|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:MSB\|23 74193:MSB\|23~_emulated 74193:MSB\|23~1 " "Register \"74193:MSB\|23\" is converted into an equivalent circuit using register \"74193:MSB\|23~_emulated\" and latch \"74193:MSB\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1605897759693 "|count113|74193:MSB|23"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1605897759693 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1605897759869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1605897760140 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1605897760140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1605897760208 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1605897760208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1605897760208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1605897760208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605897760220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 20 22:12:40 2020 " "Processing ended: Fri Nov 20 22:12:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605897760220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605897760220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605897760220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605897760220 ""}
