
CanSat Probe Code.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000483a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000054  00802000  0000483a  000048ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000080  00802054  00802054  00004922  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00004922  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00004980  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000598  00000000  00000000  000049c0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00010bfb  00000000  00000000  00004f58  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005e0e  00000000  00000000  00015b53  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000936d  00000000  00000000  0001b961  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001c50  00000000  00000000  00024cd0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00034bc6  00000000  00000000  00026920  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00005f0b  00000000  00000000  0005b4e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000500  00000000  00000000  000613f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000c262  00000000  00000000  000618f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fe c1       	rjmp	.+1020   	; 0x3fe <__ctors_end>
       2:	00 00       	nop
       4:	22 c2       	rjmp	.+1092   	; 0x44a <__bad_interrupt>
       6:	00 00       	nop
       8:	20 c2       	rjmp	.+1088   	; 0x44a <__bad_interrupt>
       a:	00 00       	nop
       c:	1e c2       	rjmp	.+1084   	; 0x44a <__bad_interrupt>
       e:	00 00       	nop
      10:	1c c2       	rjmp	.+1080   	; 0x44a <__bad_interrupt>
      12:	00 00       	nop
      14:	1a c2       	rjmp	.+1076   	; 0x44a <__bad_interrupt>
      16:	00 00       	nop
      18:	18 c2       	rjmp	.+1072   	; 0x44a <__bad_interrupt>
      1a:	00 00       	nop
      1c:	16 c2       	rjmp	.+1068   	; 0x44a <__bad_interrupt>
      1e:	00 00       	nop
      20:	14 c2       	rjmp	.+1064   	; 0x44a <__bad_interrupt>
      22:	00 00       	nop
      24:	12 c2       	rjmp	.+1060   	; 0x44a <__bad_interrupt>
      26:	00 00       	nop
      28:	10 c2       	rjmp	.+1056   	; 0x44a <__bad_interrupt>
      2a:	00 00       	nop
      2c:	0e c2       	rjmp	.+1052   	; 0x44a <__bad_interrupt>
      2e:	00 00       	nop
      30:	0c c2       	rjmp	.+1048   	; 0x44a <__bad_interrupt>
      32:	00 00       	nop
      34:	a2 c2       	rjmp	.+1348   	; 0x57a <__vector_13>
      36:	00 00       	nop
      38:	ea c5       	rjmp	.+3028   	; 0xc0e <__vector_14>
      3a:	00 00       	nop
      3c:	20 c6       	rjmp	.+3136   	; 0xc7e <__vector_15>
      3e:	00 00       	nop
      40:	56 c6       	rjmp	.+3244   	; 0xcee <__vector_16>
      42:	00 00       	nop
      44:	8c c6       	rjmp	.+3352   	; 0xd5e <__vector_17>
      46:	00 00       	nop
      48:	c2 c6       	rjmp	.+3460   	; 0xdce <__vector_18>
      4a:	00 00       	nop
      4c:	f8 c6       	rjmp	.+3568   	; 0xe3e <__vector_19>
      4e:	00 00       	nop
      50:	2e c7       	rjmp	.+3676   	; 0xeae <__vector_20>
      52:	00 00       	nop
      54:	64 c7       	rjmp	.+3784   	; 0xf1e <__vector_21>
      56:	00 00       	nop
      58:	9a c7       	rjmp	.+3892   	; 0xf8e <__vector_22>
      5a:	00 00       	nop
      5c:	d0 c7       	rjmp	.+4000   	; 0xffe <__vector_23>
      5e:	00 00       	nop
      60:	f4 c1       	rjmp	.+1000   	; 0x44a <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 f4 15 	jmp	0x2be8	; 0x2be8 <__vector_25>
      68:	f0 c1       	rjmp	.+992    	; 0x44a <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ee c1       	rjmp	.+988    	; 0x44a <__bad_interrupt>
      6e:	00 00       	nop
      70:	ec c1       	rjmp	.+984    	; 0x44a <__bad_interrupt>
      72:	00 00       	nop
      74:	ea c1       	rjmp	.+980    	; 0x44a <__bad_interrupt>
      76:	00 00       	nop
      78:	e8 c1       	rjmp	.+976    	; 0x44a <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e6 c1       	rjmp	.+972    	; 0x44a <__bad_interrupt>
      7e:	00 00       	nop
      80:	e4 c1       	rjmp	.+968    	; 0x44a <__bad_interrupt>
      82:	00 00       	nop
      84:	e2 c1       	rjmp	.+964    	; 0x44a <__bad_interrupt>
      86:	00 00       	nop
      88:	e0 c1       	rjmp	.+960    	; 0x44a <__bad_interrupt>
      8a:	00 00       	nop
      8c:	de c1       	rjmp	.+956    	; 0x44a <__bad_interrupt>
      8e:	00 00       	nop
      90:	dc c1       	rjmp	.+952    	; 0x44a <__bad_interrupt>
      92:	00 00       	nop
      94:	da c1       	rjmp	.+948    	; 0x44a <__bad_interrupt>
      96:	00 00       	nop
      98:	d8 c1       	rjmp	.+944    	; 0x44a <__bad_interrupt>
      9a:	00 00       	nop
      9c:	b4 c4       	rjmp	.+2408   	; 0xa06 <__vector_39>
      9e:	00 00       	nop
      a0:	ef c4       	rjmp	.+2526   	; 0xa80 <__vector_40>
      a2:	00 00       	nop
      a4:	2a c5       	rjmp	.+2644   	; 0xafa <__vector_41>
      a6:	00 00       	nop
      a8:	65 c5       	rjmp	.+2762   	; 0xb74 <__vector_42>
      aa:	00 00       	nop
      ac:	ce c1       	rjmp	.+924    	; 0x44a <__bad_interrupt>
      ae:	00 00       	nop
      b0:	cc c1       	rjmp	.+920    	; 0x44a <__bad_interrupt>
      b2:	00 00       	nop
      b4:	ca c1       	rjmp	.+916    	; 0x44a <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c4 c2       	rjmp	.+1416   	; 0x642 <__vector_46>
      ba:	00 00       	nop
      bc:	0c 94 67 0a 	jmp	0x14ce	; 0x14ce <__vector_47>
      c0:	0c 94 9f 0a 	jmp	0x153e	; 0x153e <__vector_48>
      c4:	0c 94 d7 0a 	jmp	0x15ae	; 0x15ae <__vector_49>
      c8:	0c 94 0f 0b 	jmp	0x161e	; 0x161e <__vector_50>
      cc:	0c 94 47 0b 	jmp	0x168e	; 0x168e <__vector_51>
      d0:	0c 94 7f 0b 	jmp	0x16fe	; 0x16fe <__vector_52>
      d4:	0c 94 b7 0b 	jmp	0x176e	; 0x176e <__vector_53>
      d8:	0c 94 ef 0b 	jmp	0x17de	; 0x17de <__vector_54>
      dc:	0c 94 27 0c 	jmp	0x184e	; 0x184e <__vector_55>
      e0:	0c 94 5f 0c 	jmp	0x18be	; 0x18be <__vector_56>
      e4:	b2 c1       	rjmp	.+868    	; 0x44a <__bad_interrupt>
      e6:	00 00       	nop
      e8:	b0 c1       	rjmp	.+864    	; 0x44a <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ae c1       	rjmp	.+860    	; 0x44a <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ac c1       	rjmp	.+856    	; 0x44a <__bad_interrupt>
      f2:	00 00       	nop
      f4:	aa c1       	rjmp	.+852    	; 0x44a <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a8 c1       	rjmp	.+848    	; 0x44a <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a6 c1       	rjmp	.+844    	; 0x44a <__bad_interrupt>
      fe:	00 00       	nop
     100:	a4 c1       	rjmp	.+840    	; 0x44a <__bad_interrupt>
     102:	00 00       	nop
     104:	a2 c1       	rjmp	.+836    	; 0x44a <__bad_interrupt>
     106:	00 00       	nop
     108:	a0 c1       	rjmp	.+832    	; 0x44a <__bad_interrupt>
     10a:	00 00       	nop
     10c:	9e c1       	rjmp	.+828    	; 0x44a <__bad_interrupt>
     10e:	00 00       	nop
     110:	9c c1       	rjmp	.+824    	; 0x44a <__bad_interrupt>
     112:	00 00       	nop
     114:	9a c1       	rjmp	.+820    	; 0x44a <__bad_interrupt>
     116:	00 00       	nop
     118:	98 c1       	rjmp	.+816    	; 0x44a <__bad_interrupt>
     11a:	00 00       	nop
     11c:	80 c3       	rjmp	.+1792   	; 0x81e <__vector_71>
     11e:	00 00       	nop
     120:	bb c3       	rjmp	.+1910   	; 0x898 <__vector_72>
     122:	00 00       	nop
     124:	f6 c3       	rjmp	.+2028   	; 0x912 <__vector_73>
     126:	00 00       	nop
     128:	31 c4       	rjmp	.+2146   	; 0x98c <__vector_74>
     12a:	00 00       	nop
     12c:	8e c1       	rjmp	.+796    	; 0x44a <__bad_interrupt>
     12e:	00 00       	nop
     130:	56 c2       	rjmp	.+1196   	; 0x5de <__vector_76>
     132:	00 00       	nop
     134:	9c c7       	rjmp	.+3896   	; 0x106e <__vector_77>
     136:	00 00       	nop
     138:	d2 c7       	rjmp	.+4004   	; 0x10de <__vector_78>
     13a:	00 00       	nop
     13c:	0c 94 a7 08 	jmp	0x114e	; 0x114e <__vector_79>
     140:	0c 94 df 08 	jmp	0x11be	; 0x11be <__vector_80>
     144:	0c 94 17 09 	jmp	0x122e	; 0x122e <__vector_81>
     148:	0c 94 4f 09 	jmp	0x129e	; 0x129e <__vector_82>
     14c:	0c 94 87 09 	jmp	0x130e	; 0x130e <__vector_83>
     150:	0c 94 bf 09 	jmp	0x137e	; 0x137e <__vector_84>
     154:	0c 94 f7 09 	jmp	0x13ee	; 0x13ee <__vector_85>
     158:	0c 94 2f 0a 	jmp	0x145e	; 0x145e <__vector_86>
     15c:	76 c1       	rjmp	.+748    	; 0x44a <__bad_interrupt>
     15e:	00 00       	nop
     160:	74 c1       	rjmp	.+744    	; 0x44a <__bad_interrupt>
     162:	00 00       	nop
     164:	72 c1       	rjmp	.+740    	; 0x44a <__bad_interrupt>
     166:	00 00       	nop
     168:	70 c1       	rjmp	.+736    	; 0x44a <__bad_interrupt>
     16a:	00 00       	nop
     16c:	6e c1       	rjmp	.+732    	; 0x44a <__bad_interrupt>
     16e:	00 00       	nop
     170:	6c c1       	rjmp	.+728    	; 0x44a <__bad_interrupt>
     172:	00 00       	nop
     174:	6a c1       	rjmp	.+724    	; 0x44a <__bad_interrupt>
     176:	00 00       	nop
     178:	68 c1       	rjmp	.+720    	; 0x44a <__bad_interrupt>
     17a:	00 00       	nop
     17c:	66 c1       	rjmp	.+716    	; 0x44a <__bad_interrupt>
     17e:	00 00       	nop
     180:	64 c1       	rjmp	.+712    	; 0x44a <__bad_interrupt>
     182:	00 00       	nop
     184:	62 c1       	rjmp	.+708    	; 0x44a <__bad_interrupt>
     186:	00 00       	nop
     188:	60 c1       	rjmp	.+704    	; 0x44a <__bad_interrupt>
     18a:	00 00       	nop
     18c:	5e c1       	rjmp	.+700    	; 0x44a <__bad_interrupt>
     18e:	00 00       	nop
     190:	5c c1       	rjmp	.+696    	; 0x44a <__bad_interrupt>
     192:	00 00       	nop
     194:	5a c1       	rjmp	.+692    	; 0x44a <__bad_interrupt>
     196:	00 00       	nop
     198:	58 c1       	rjmp	.+688    	; 0x44a <__bad_interrupt>
     19a:	00 00       	nop
     19c:	56 c1       	rjmp	.+684    	; 0x44a <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	54 c1       	rjmp	.+680    	; 0x44a <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	52 c1       	rjmp	.+676    	; 0x44a <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	50 c1       	rjmp	.+672    	; 0x44a <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	7c c2       	rjmp	.+1272   	; 0x6a6 <__vector_107>
     1ae:	00 00       	nop
     1b0:	0c 94 97 0c 	jmp	0x192e	; 0x192e <__vector_108>
     1b4:	0c 94 cf 0c 	jmp	0x199e	; 0x199e <__vector_109>
     1b8:	0c 94 07 0d 	jmp	0x1a0e	; 0x1a0e <__vector_110>
     1bc:	0c 94 3f 0d 	jmp	0x1a7e	; 0x1a7e <__vector_111>
     1c0:	0c 94 77 0d 	jmp	0x1aee	; 0x1aee <__vector_112>
     1c4:	0c 94 af 0d 	jmp	0x1b5e	; 0x1b5e <__vector_113>
     1c8:	0c 94 e7 0d 	jmp	0x1bce	; 0x1bce <__vector_114>
     1cc:	0c 94 1f 0e 	jmp	0x1c3e	; 0x1c3e <__vector_115>
     1d0:	0c 94 57 0e 	jmp	0x1cae	; 0x1cae <__vector_116>
     1d4:	0c 94 8f 0e 	jmp	0x1d1e	; 0x1d1e <__vector_117>
     1d8:	38 c1       	rjmp	.+624    	; 0x44a <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	36 c1       	rjmp	.+620    	; 0x44a <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	34 c1       	rjmp	.+616    	; 0x44a <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	32 c1       	rjmp	.+612    	; 0x44a <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	30 c1       	rjmp	.+608    	; 0x44a <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	2e c1       	rjmp	.+604    	; 0x44a <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	2c c1       	rjmp	.+600    	; 0x44a <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	2a c1       	rjmp	.+596    	; 0x44a <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	28 c1       	rjmp	.+592    	; 0x44a <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	25 16       	cp	r2, r21
     1fe:	33 16       	cp	r3, r19
     200:	33 16       	cp	r3, r19
     202:	33 16       	cp	r3, r19
     204:	33 16       	cp	r3, r19
     206:	2a 16       	cp	r2, r26
     208:	33 16       	cp	r3, r19
     20a:	2e 16       	cp	r2, r30
     20c:	30 16       	cp	r3, r16
     20e:	2c 16       	cp	r2, r28
     210:	33 16       	cp	r3, r19
     212:	33 16       	cp	r3, r19
     214:	33 16       	cp	r3, r19
     216:	33 16       	cp	r3, r19
     218:	33 16       	cp	r3, r19
     21a:	33 16       	cp	r3, r19
     21c:	33 16       	cp	r3, r19
     21e:	33 16       	cp	r3, r19
     220:	33 16       	cp	r3, r19
     222:	33 16       	cp	r3, r19
     224:	33 16       	cp	r3, r19
     226:	33 16       	cp	r3, r19
     228:	33 16       	cp	r3, r19
     22a:	33 16       	cp	r3, r19
     22c:	33 16       	cp	r3, r19
     22e:	33 16       	cp	r3, r19
     230:	33 16       	cp	r3, r19
     232:	33 16       	cp	r3, r19
     234:	33 16       	cp	r3, r19
     236:	33 16       	cp	r3, r19
     238:	33 16       	cp	r3, r19
     23a:	33 16       	cp	r3, r19
     23c:	33 16       	cp	r3, r19
     23e:	33 16       	cp	r3, r19
     240:	33 16       	cp	r3, r19
     242:	33 16       	cp	r3, r19
     244:	33 16       	cp	r3, r19
     246:	33 16       	cp	r3, r19
     248:	33 16       	cp	r3, r19
     24a:	33 16       	cp	r3, r19
     24c:	33 16       	cp	r3, r19
     24e:	33 16       	cp	r3, r19
     250:	33 16       	cp	r3, r19
     252:	33 16       	cp	r3, r19
     254:	33 16       	cp	r3, r19
     256:	33 16       	cp	r3, r19
     258:	33 16       	cp	r3, r19
     25a:	33 16       	cp	r3, r19
     25c:	33 16       	cp	r3, r19
     25e:	33 16       	cp	r3, r19
     260:	33 16       	cp	r3, r19
     262:	33 16       	cp	r3, r19
     264:	33 16       	cp	r3, r19
     266:	33 16       	cp	r3, r19
     268:	33 16       	cp	r3, r19
     26a:	33 16       	cp	r3, r19
     26c:	33 16       	cp	r3, r19
     26e:	33 16       	cp	r3, r19
     270:	33 16       	cp	r3, r19
     272:	33 16       	cp	r3, r19
     274:	33 16       	cp	r3, r19
     276:	28 16       	cp	r2, r24
     278:	32 16       	cp	r3, r18
     27a:	08 00       	.word	0x0008	; ????
     27c:	00 00       	nop
     27e:	be 92       	st	-X, r11
     280:	24 49       	sbci	r18, 0x94	; 148
     282:	12 3e       	cpi	r17, 0xE2	; 226
     284:	ab aa       	std	Y+51, r10	; 0x33
     286:	aa 2a       	or	r10, r26
     288:	be cd       	rjmp	.-1156   	; 0xfffffe06 <__eeprom_end+0xff7efe06>
     28a:	cc cc       	rjmp	.-1640   	; 0xfffffc24 <__eeprom_end+0xff7efc24>
     28c:	4c 3e       	cpi	r20, 0xEC	; 236
     28e:	00 00       	nop
     290:	00 80       	ld	r0, Z
     292:	be ab       	std	Y+54, r27	; 0x36
     294:	aa aa       	std	Y+50, r10	; 0x32
     296:	aa 3e       	cpi	r26, 0xEA	; 234
     298:	00 00       	nop
     29a:	00 00       	nop
     29c:	bf 00       	.word	0x00bf	; ????
     29e:	00 00       	nop
     2a0:	80 3f       	cpi	r24, 0xF0	; 240
     2a2:	00 00       	nop
     2a4:	00 00       	nop
     2a6:	00 08       	sbc	r0, r0
     2a8:	41 78       	andi	r20, 0x81	; 129
     2aa:	d3 bb       	out	0x13, r29	; 19
     2ac:	43 87       	std	Z+11, r20	; 0x0b
     2ae:	d1 13       	cpse	r29, r17
     2b0:	3d 19       	sub	r19, r13
     2b2:	0e 3c       	cpi	r16, 0xCE	; 206
     2b4:	c3 bd       	out	0x23, r28	; 35
     2b6:	42 82       	std	Z+2, r4	; 0x02
     2b8:	ad 2b       	or	r26, r29
     2ba:	3e 68       	ori	r19, 0x8E	; 142
     2bc:	ec 82       	std	Y+4, r14	; 0x04
     2be:	76 be       	out	0x36, r7	; 54
     2c0:	d9 8f       	std	Y+25, r29	; 0x19
     2c2:	e1 a9       	ldd	r30, Z+49	; 0x31
     2c4:	3e 4c       	sbci	r19, 0xCE	; 206
     2c6:	80 ef       	ldi	r24, 0xF0	; 240
     2c8:	ff be       	out	0x3f, r15	; 63
     2ca:	01 c4       	rjmp	.+2050   	; 0xace <__vector_40+0x4e>
     2cc:	ff 7f       	andi	r31, 0xFF	; 255
     2ce:	3f 00       	.word	0x003f	; ????
     2d0:	00 00       	nop
     2d2:	00 00       	nop
     2d4:	07 63       	ori	r16, 0x37	; 55
     2d6:	42 36       	cpi	r20, 0x62	; 98
     2d8:	b7 9b       	sbis	0x16, 7	; 22
     2da:	d8 a7       	std	Y+40, r29	; 0x28
     2dc:	1a 39       	cpi	r17, 0x9A	; 154
     2de:	68 56       	subi	r22, 0x68	; 104
     2e0:	18 ae       	std	Y+56, r1	; 0x38
     2e2:	ba ab       	std	Y+50, r27	; 0x32
     2e4:	55 8c       	ldd	r5, Z+29	; 0x1d
     2e6:	1d 3c       	cpi	r17, 0xCD	; 205
     2e8:	b7 cc       	rjmp	.-1682   	; 0xfffffc58 <__eeprom_end+0xff7efc58>
     2ea:	57 63       	ori	r21, 0x37	; 55
     2ec:	bd 6d       	ori	r27, 0xDD	; 221
     2ee:	ed fd       	.word	0xfded	; ????
     2f0:	75 3e       	cpi	r23, 0xE5	; 229
     2f2:	f6 17       	cp	r31, r22
     2f4:	72 31       	cpi	r23, 0x12	; 18
     2f6:	bf 00       	.word	0x00bf	; ????
     2f8:	00 00       	nop
     2fa:	80 3f       	cpi	r24, 0xF0	; 240

000002fc <__trampolines_end>:
     2fc:	6e 61       	ori	r22, 0x1E	; 30
     2fe:	6e 00       	.word	0x006e	; ????

00000300 <__c.2332>:
     300:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     310:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     320:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     330:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     340:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     350:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     360:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     370:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     380:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     390:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     3a0:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     3b0:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     3c0:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     3d0:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     3e0:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     3f0:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

000003fe <__ctors_end>:
     3fe:	11 24       	eor	r1, r1
     400:	1f be       	out	0x3f, r1	; 63
     402:	cf ef       	ldi	r28, 0xFF	; 255
     404:	cd bf       	out	0x3d, r28	; 61
     406:	df e3       	ldi	r29, 0x3F	; 63
     408:	de bf       	out	0x3e, r29	; 62
     40a:	00 e0       	ldi	r16, 0x00	; 0
     40c:	0c bf       	out	0x3c, r16	; 60
     40e:	18 be       	out	0x38, r1	; 56
     410:	19 be       	out	0x39, r1	; 57
     412:	1a be       	out	0x3a, r1	; 58
     414:	1b be       	out	0x3b, r1	; 59

00000416 <__do_copy_data>:
     416:	10 e2       	ldi	r17, 0x20	; 32
     418:	a0 e0       	ldi	r26, 0x00	; 0
     41a:	b0 e2       	ldi	r27, 0x20	; 32
     41c:	ea e3       	ldi	r30, 0x3A	; 58
     41e:	f8 e4       	ldi	r31, 0x48	; 72
     420:	00 e0       	ldi	r16, 0x00	; 0
     422:	0b bf       	out	0x3b, r16	; 59
     424:	02 c0       	rjmp	.+4      	; 0x42a <__do_copy_data+0x14>
     426:	07 90       	elpm	r0, Z+
     428:	0d 92       	st	X+, r0
     42a:	a4 35       	cpi	r26, 0x54	; 84
     42c:	b1 07       	cpc	r27, r17
     42e:	d9 f7       	brne	.-10     	; 0x426 <__do_copy_data+0x10>
     430:	1b be       	out	0x3b, r1	; 59

00000432 <__do_clear_bss>:
     432:	20 e2       	ldi	r18, 0x20	; 32
     434:	a4 e5       	ldi	r26, 0x54	; 84
     436:	b0 e2       	ldi	r27, 0x20	; 32
     438:	01 c0       	rjmp	.+2      	; 0x43c <.do_clear_bss_start>

0000043a <.do_clear_bss_loop>:
     43a:	1d 92       	st	X+, r1

0000043c <.do_clear_bss_start>:
     43c:	a4 3d       	cpi	r26, 0xD4	; 212
     43e:	b2 07       	cpc	r27, r18
     440:	e1 f7       	brne	.-8      	; 0x43a <.do_clear_bss_loop>
     442:	0e 94 b5 17 	call	0x2f6a	; 0x2f6a <main>
     446:	0c 94 1b 24 	jmp	0x4836	; 0x4836 <_exit>

0000044a <__bad_interrupt>:
     44a:	da cd       	rjmp	.-1100   	; 0x0 <__vectors>

0000044c <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
     44c:	cf 93       	push	r28
     44e:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
     450:	e0 91 54 20 	lds	r30, 0x2054	; 0x802054 <__data_end>
     454:	f0 91 55 20 	lds	r31, 0x2055	; 0x802055 <__data_end+0x1>
     458:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
     45a:	83 ff       	sbrs	r24, 3
     45c:	08 c0       	rjmp	.+16     	; 0x46e <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
     45e:	88 60       	ori	r24, 0x08	; 8
     460:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
     462:	83 e0       	ldi	r24, 0x03	; 3
     464:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
     466:	86 ef       	ldi	r24, 0xF6	; 246
     468:	80 93 5e 20 	sts	0x205E, r24	; 0x80205e <__data_end+0xa>
     46c:	83 c0       	rjmp	.+262    	; 0x574 <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
     46e:	98 2f       	mov	r25, r24
     470:	94 71       	andi	r25, 0x14	; 20
     472:	31 f0       	breq	.+12     	; 0x480 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     474:	83 e0       	ldi	r24, 0x03	; 3
     476:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
     478:	8f ef       	ldi	r24, 0xFF	; 255
     47a:	80 93 5e 20 	sts	0x205E, r24	; 0x80205e <__data_end+0xa>
     47e:	7a c0       	rjmp	.+244    	; 0x574 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
     480:	86 ff       	sbrs	r24, 6
     482:	43 c0       	rjmp	.+134    	; 0x50a <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
     484:	c4 e5       	ldi	r28, 0x54	; 84
     486:	d0 e2       	ldi	r29, 0x20	; 32
     488:	aa 81       	ldd	r26, Y+2	; 0x02
     48a:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
     48c:	8c 81       	ldd	r24, Y+4	; 0x04
     48e:	9d 81       	ldd	r25, Y+5	; 0x05
     490:	14 96       	adiw	r26, 0x04	; 4
     492:	2d 91       	ld	r18, X+
     494:	3c 91       	ld	r19, X
     496:	15 97       	sbiw	r26, 0x05	; 5
     498:	82 17       	cp	r24, r18
     49a:	93 07       	cpc	r25, r19
     49c:	6c f4       	brge	.+26     	; 0x4b8 <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
     49e:	9c 01       	movw	r18, r24
     4a0:	2f 5f       	subi	r18, 0xFF	; 255
     4a2:	3f 4f       	sbci	r19, 0xFF	; 255
     4a4:	20 93 58 20 	sts	0x2058, r18	; 0x802058 <__data_end+0x4>
     4a8:	30 93 59 20 	sts	0x2059, r19	; 0x802059 <__data_end+0x5>
     4ac:	a8 0f       	add	r26, r24
     4ae:	b9 1f       	adc	r27, r25
     4b0:	11 96       	adiw	r26, 0x01	; 1
     4b2:	8c 91       	ld	r24, X
     4b4:	87 83       	std	Z+7, r24	; 0x07
     4b6:	5e c0       	rjmp	.+188    	; 0x574 <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
     4b8:	80 91 5a 20 	lds	r24, 0x205A	; 0x80205a <__data_end+0x6>
     4bc:	90 91 5b 20 	lds	r25, 0x205B	; 0x80205b <__data_end+0x7>
     4c0:	18 96       	adiw	r26, 0x08	; 8
     4c2:	2d 91       	ld	r18, X+
     4c4:	3c 91       	ld	r19, X
     4c6:	19 97       	sbiw	r26, 0x09	; 9
     4c8:	82 17       	cp	r24, r18
     4ca:	93 07       	cpc	r25, r19
     4cc:	c8 f4       	brcc	.+50     	; 0x500 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
     4ce:	20 91 5c 20 	lds	r18, 0x205C	; 0x80205c <__data_end+0x8>
     4d2:	22 23       	and	r18, r18
     4d4:	21 f0       	breq	.+8      	; 0x4de <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
     4d6:	86 81       	ldd	r24, Z+6	; 0x06
     4d8:	81 60       	ori	r24, 0x01	; 1
     4da:	86 83       	std	Z+6, r24	; 0x06
     4dc:	4b c0       	rjmp	.+150    	; 0x574 <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
     4de:	16 96       	adiw	r26, 0x06	; 6
     4e0:	2d 91       	ld	r18, X+
     4e2:	3c 91       	ld	r19, X
     4e4:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
     4e6:	ac 01       	movw	r20, r24
     4e8:	4f 5f       	subi	r20, 0xFF	; 255
     4ea:	5f 4f       	sbci	r21, 0xFF	; 255
     4ec:	40 93 5a 20 	sts	0x205A, r20	; 0x80205a <__data_end+0x6>
     4f0:	50 93 5b 20 	sts	0x205B, r21	; 0x80205b <__data_end+0x7>
     4f4:	d9 01       	movw	r26, r18
     4f6:	a8 0f       	add	r26, r24
     4f8:	b9 1f       	adc	r27, r25
     4fa:	8c 91       	ld	r24, X
     4fc:	87 83       	std	Z+7, r24	; 0x07
     4fe:	3a c0       	rjmp	.+116    	; 0x574 <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     500:	83 e0       	ldi	r24, 0x03	; 3
     502:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
     504:	10 92 5e 20 	sts	0x205E, r1	; 0x80205e <__data_end+0xa>
     508:	35 c0       	rjmp	.+106    	; 0x574 <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
     50a:	88 23       	and	r24, r24
     50c:	84 f5       	brge	.+96     	; 0x56e <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
     50e:	a4 e5       	ldi	r26, 0x54	; 84
     510:	b0 e2       	ldi	r27, 0x20	; 32
     512:	12 96       	adiw	r26, 0x02	; 2
     514:	cd 91       	ld	r28, X+
     516:	dc 91       	ld	r29, X
     518:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
     51a:	16 96       	adiw	r26, 0x06	; 6
     51c:	8d 91       	ld	r24, X+
     51e:	9c 91       	ld	r25, X
     520:	17 97       	sbiw	r26, 0x07	; 7
     522:	28 85       	ldd	r18, Y+8	; 0x08
     524:	39 85       	ldd	r19, Y+9	; 0x09
     526:	82 17       	cp	r24, r18
     528:	93 07       	cpc	r25, r19
     52a:	d8 f4       	brcc	.+54     	; 0x562 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
     52c:	6e 81       	ldd	r22, Y+6	; 0x06
     52e:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
     530:	9c 01       	movw	r18, r24
     532:	2f 5f       	subi	r18, 0xFF	; 255
     534:	3f 4f       	sbci	r19, 0xFF	; 255
     536:	20 93 5a 20 	sts	0x205A, r18	; 0x80205a <__data_end+0x6>
     53a:	30 93 5b 20 	sts	0x205B, r19	; 0x80205b <__data_end+0x7>
     53e:	47 81       	ldd	r20, Z+7	; 0x07
     540:	db 01       	movw	r26, r22
     542:	a8 0f       	add	r26, r24
     544:	b9 1f       	adc	r27, r25
     546:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
     548:	88 85       	ldd	r24, Y+8	; 0x08
     54a:	99 85       	ldd	r25, Y+9	; 0x09
     54c:	28 17       	cp	r18, r24
     54e:	39 07       	cpc	r19, r25
     550:	18 f4       	brcc	.+6      	; 0x558 <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
     552:	82 e0       	ldi	r24, 0x02	; 2
     554:	83 83       	std	Z+3, r24	; 0x03
     556:	0e c0       	rjmp	.+28     	; 0x574 <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
     558:	87 e0       	ldi	r24, 0x07	; 7
     55a:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
     55c:	10 92 5e 20 	sts	0x205E, r1	; 0x80205e <__data_end+0xa>
     560:	09 c0       	rjmp	.+18     	; 0x574 <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
     562:	83 e0       	ldi	r24, 0x03	; 3
     564:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
     566:	89 ef       	ldi	r24, 0xF9	; 249
     568:	80 93 5e 20 	sts	0x205E, r24	; 0x80205e <__data_end+0xa>
     56c:	03 c0       	rjmp	.+6      	; 0x574 <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
     56e:	8b ef       	ldi	r24, 0xFB	; 251
     570:	80 93 5e 20 	sts	0x205E, r24	; 0x80205e <__data_end+0xa>
	}
}
     574:	df 91       	pop	r29
     576:	cf 91       	pop	r28
     578:	08 95       	ret

0000057a <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
     57a:	1f 92       	push	r1
     57c:	0f 92       	push	r0
     57e:	0f b6       	in	r0, 0x3f	; 63
     580:	0f 92       	push	r0
     582:	11 24       	eor	r1, r1
     584:	08 b6       	in	r0, 0x38	; 56
     586:	0f 92       	push	r0
     588:	18 be       	out	0x38, r1	; 56
     58a:	09 b6       	in	r0, 0x39	; 57
     58c:	0f 92       	push	r0
     58e:	19 be       	out	0x39, r1	; 57
     590:	0b b6       	in	r0, 0x3b	; 59
     592:	0f 92       	push	r0
     594:	1b be       	out	0x3b, r1	; 59
     596:	2f 93       	push	r18
     598:	3f 93       	push	r19
     59a:	4f 93       	push	r20
     59c:	5f 93       	push	r21
     59e:	6f 93       	push	r22
     5a0:	7f 93       	push	r23
     5a2:	8f 93       	push	r24
     5a4:	9f 93       	push	r25
     5a6:	af 93       	push	r26
     5a8:	bf 93       	push	r27
     5aa:	ef 93       	push	r30
     5ac:	ff 93       	push	r31
     5ae:	4e df       	rcall	.-356    	; 0x44c <twim_interrupt_handler>
     5b0:	ff 91       	pop	r31
     5b2:	ef 91       	pop	r30
     5b4:	bf 91       	pop	r27
     5b6:	af 91       	pop	r26
     5b8:	9f 91       	pop	r25
     5ba:	8f 91       	pop	r24
     5bc:	7f 91       	pop	r23
     5be:	6f 91       	pop	r22
     5c0:	5f 91       	pop	r21
     5c2:	4f 91       	pop	r20
     5c4:	3f 91       	pop	r19
     5c6:	2f 91       	pop	r18
     5c8:	0f 90       	pop	r0
     5ca:	0b be       	out	0x3b, r0	; 59
     5cc:	0f 90       	pop	r0
     5ce:	09 be       	out	0x39, r0	; 57
     5d0:	0f 90       	pop	r0
     5d2:	08 be       	out	0x38, r0	; 56
     5d4:	0f 90       	pop	r0
     5d6:	0f be       	out	0x3f, r0	; 63
     5d8:	0f 90       	pop	r0
     5da:	1f 90       	pop	r1
     5dc:	18 95       	reti

000005de <__vector_76>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
     5de:	1f 92       	push	r1
     5e0:	0f 92       	push	r0
     5e2:	0f b6       	in	r0, 0x3f	; 63
     5e4:	0f 92       	push	r0
     5e6:	11 24       	eor	r1, r1
     5e8:	08 b6       	in	r0, 0x38	; 56
     5ea:	0f 92       	push	r0
     5ec:	18 be       	out	0x38, r1	; 56
     5ee:	09 b6       	in	r0, 0x39	; 57
     5f0:	0f 92       	push	r0
     5f2:	19 be       	out	0x39, r1	; 57
     5f4:	0b b6       	in	r0, 0x3b	; 59
     5f6:	0f 92       	push	r0
     5f8:	1b be       	out	0x3b, r1	; 59
     5fa:	2f 93       	push	r18
     5fc:	3f 93       	push	r19
     5fe:	4f 93       	push	r20
     600:	5f 93       	push	r21
     602:	6f 93       	push	r22
     604:	7f 93       	push	r23
     606:	8f 93       	push	r24
     608:	9f 93       	push	r25
     60a:	af 93       	push	r26
     60c:	bf 93       	push	r27
     60e:	ef 93       	push	r30
     610:	ff 93       	push	r31
     612:	1c df       	rcall	.-456    	; 0x44c <twim_interrupt_handler>
     614:	ff 91       	pop	r31
     616:	ef 91       	pop	r30
     618:	bf 91       	pop	r27
     61a:	af 91       	pop	r26
     61c:	9f 91       	pop	r25
     61e:	8f 91       	pop	r24
     620:	7f 91       	pop	r23
     622:	6f 91       	pop	r22
     624:	5f 91       	pop	r21
     626:	4f 91       	pop	r20
     628:	3f 91       	pop	r19
     62a:	2f 91       	pop	r18
     62c:	0f 90       	pop	r0
     62e:	0b be       	out	0x3b, r0	; 59
     630:	0f 90       	pop	r0
     632:	09 be       	out	0x39, r0	; 57
     634:	0f 90       	pop	r0
     636:	08 be       	out	0x38, r0	; 56
     638:	0f 90       	pop	r0
     63a:	0f be       	out	0x3f, r0	; 63
     63c:	0f 90       	pop	r0
     63e:	1f 90       	pop	r1
     640:	18 95       	reti

00000642 <__vector_46>:
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
     642:	1f 92       	push	r1
     644:	0f 92       	push	r0
     646:	0f b6       	in	r0, 0x3f	; 63
     648:	0f 92       	push	r0
     64a:	11 24       	eor	r1, r1
     64c:	08 b6       	in	r0, 0x38	; 56
     64e:	0f 92       	push	r0
     650:	18 be       	out	0x38, r1	; 56
     652:	09 b6       	in	r0, 0x39	; 57
     654:	0f 92       	push	r0
     656:	19 be       	out	0x39, r1	; 57
     658:	0b b6       	in	r0, 0x3b	; 59
     65a:	0f 92       	push	r0
     65c:	1b be       	out	0x3b, r1	; 59
     65e:	2f 93       	push	r18
     660:	3f 93       	push	r19
     662:	4f 93       	push	r20
     664:	5f 93       	push	r21
     666:	6f 93       	push	r22
     668:	7f 93       	push	r23
     66a:	8f 93       	push	r24
     66c:	9f 93       	push	r25
     66e:	af 93       	push	r26
     670:	bf 93       	push	r27
     672:	ef 93       	push	r30
     674:	ff 93       	push	r31
     676:	ea de       	rcall	.-556    	; 0x44c <twim_interrupt_handler>
     678:	ff 91       	pop	r31
     67a:	ef 91       	pop	r30
     67c:	bf 91       	pop	r27
     67e:	af 91       	pop	r26
     680:	9f 91       	pop	r25
     682:	8f 91       	pop	r24
     684:	7f 91       	pop	r23
     686:	6f 91       	pop	r22
     688:	5f 91       	pop	r21
     68a:	4f 91       	pop	r20
     68c:	3f 91       	pop	r19
     68e:	2f 91       	pop	r18
     690:	0f 90       	pop	r0
     692:	0b be       	out	0x3b, r0	; 59
     694:	0f 90       	pop	r0
     696:	09 be       	out	0x39, r0	; 57
     698:	0f 90       	pop	r0
     69a:	08 be       	out	0x38, r0	; 56
     69c:	0f 90       	pop	r0
     69e:	0f be       	out	0x3f, r0	; 63
     6a0:	0f 90       	pop	r0
     6a2:	1f 90       	pop	r1
     6a4:	18 95       	reti

000006a6 <__vector_107>:
#endif
#ifdef TWIF
ISR(TWIF_TWIM_vect) { twim_interrupt_handler(); }
     6a6:	1f 92       	push	r1
     6a8:	0f 92       	push	r0
     6aa:	0f b6       	in	r0, 0x3f	; 63
     6ac:	0f 92       	push	r0
     6ae:	11 24       	eor	r1, r1
     6b0:	08 b6       	in	r0, 0x38	; 56
     6b2:	0f 92       	push	r0
     6b4:	18 be       	out	0x38, r1	; 56
     6b6:	09 b6       	in	r0, 0x39	; 57
     6b8:	0f 92       	push	r0
     6ba:	19 be       	out	0x39, r1	; 57
     6bc:	0b b6       	in	r0, 0x3b	; 59
     6be:	0f 92       	push	r0
     6c0:	1b be       	out	0x3b, r1	; 59
     6c2:	2f 93       	push	r18
     6c4:	3f 93       	push	r19
     6c6:	4f 93       	push	r20
     6c8:	5f 93       	push	r21
     6ca:	6f 93       	push	r22
     6cc:	7f 93       	push	r23
     6ce:	8f 93       	push	r24
     6d0:	9f 93       	push	r25
     6d2:	af 93       	push	r26
     6d4:	bf 93       	push	r27
     6d6:	ef 93       	push	r30
     6d8:	ff 93       	push	r31
     6da:	b8 de       	rcall	.-656    	; 0x44c <twim_interrupt_handler>
     6dc:	ff 91       	pop	r31
     6de:	ef 91       	pop	r30
     6e0:	bf 91       	pop	r27
     6e2:	af 91       	pop	r26
     6e4:	9f 91       	pop	r25
     6e6:	8f 91       	pop	r24
     6e8:	7f 91       	pop	r23
     6ea:	6f 91       	pop	r22
     6ec:	5f 91       	pop	r21
     6ee:	4f 91       	pop	r20
     6f0:	3f 91       	pop	r19
     6f2:	2f 91       	pop	r18
     6f4:	0f 90       	pop	r0
     6f6:	0b be       	out	0x3b, r0	; 59
     6f8:	0f 90       	pop	r0
     6fa:	09 be       	out	0x39, r0	; 57
     6fc:	0f 90       	pop	r0
     6fe:	08 be       	out	0x38, r0	; 56
     700:	0f 90       	pop	r0
     702:	0f be       	out	0x3f, r0	; 63
     704:	0f 90       	pop	r0
     706:	1f 90       	pop	r1
     708:	18 95       	reti

0000070a <wdt_reset_mcu>:
uint8_t temp;
	/*
	 * WDT enabled (minimum timeout period for max. security)
	 */
	temp = WDT_PER_8CLK_gc | (1 << WDT_ENABLE_bp) | (1 << WDT_CEN_bp);
	ccp_write_io((void *)&WDT.CTRL, temp);
     70a:	63 e0       	ldi	r22, 0x03	; 3
     70c:	80 e8       	ldi	r24, 0x80	; 128
     70e:	90 e0       	ldi	r25, 0x00	; 0
     710:	6e d2       	rcall	.+1244   	; 0xbee <ccp_write_io>
/*! \brief Wait until WD settings are synchronized to the WD clock domain.
 *
 */
static inline void wdt_wait_while_busy(void)
{
	while ((WDT.STATUS & WDT_SYNCBUSY_bm) == WDT_SYNCBUSY_bm) {
     712:	e0 e8       	ldi	r30, 0x80	; 128
     714:	f0 e0       	ldi	r31, 0x00	; 0
     716:	82 81       	ldd	r24, Z+2	; 0x02
     718:	80 fd       	sbrc	r24, 0
     71a:	fd cf       	rjmp	.-6      	; 0x716 <wdt_reset_mcu+0xc>
	wdt_wait_while_busy();
	/*
	 * WDT enabled (maximum window period for max. security)
	 */
	temp = WDT_WPER_8KCLK_gc | (1 << WDT_WEN_bp) | (1 << WDT_WCEN_bp);
	ccp_write_io((void *)&WDT.WINCTRL, temp);
     71c:	6b e2       	ldi	r22, 0x2B	; 43
     71e:	81 e8       	ldi	r24, 0x81	; 129
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	65 d2       	rcall	.+1226   	; 0xbee <ccp_write_io>
     724:	e0 e8       	ldi	r30, 0x80	; 128
     726:	f0 e0       	ldi	r31, 0x00	; 0
     728:	82 81       	ldd	r24, Z+2	; 0x02
     72a:	80 fd       	sbrc	r24, 0
     72c:	fd cf       	rjmp	.-6      	; 0x728 <wdt_reset_mcu+0x1e>
	wdt_wait_while_busy();
	/*
	 * WDT Reset during window => WDT generates an Hard Reset.
	 */
	wdt_reset();
     72e:	a8 95       	wdr
     730:	ff cf       	rjmp	.-2      	; 0x730 <wdt_reset_mcu+0x26>

00000732 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     732:	cf 93       	push	r28
     734:	df 93       	push	r29
     736:	1f 92       	push	r1
     738:	1f 92       	push	r1
     73a:	cd b7       	in	r28, 0x3d	; 61
     73c:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     73e:	8f ef       	ldi	r24, 0xFF	; 255
     740:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     744:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     748:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     74c:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     750:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     754:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     758:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     75c:	8f b7       	in	r24, 0x3f	; 63
     75e:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     760:	f8 94       	cli
	return flags;
     762:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     764:	e0 e5       	ldi	r30, 0x50	; 80
     766:	f0 e0       	ldi	r31, 0x00	; 0
     768:	80 81       	ld	r24, Z
     76a:	82 60       	ori	r24, 0x02	; 2
     76c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     76e:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     770:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     772:	81 ff       	sbrs	r24, 1
     774:	fd cf       	rjmp	.-6      	; 0x770 <sysclk_init+0x3e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     776:	61 e0       	ldi	r22, 0x01	; 1
     778:	80 e4       	ldi	r24, 0x40	; 64
     77a:	90 e0       	ldi	r25, 0x00	; 0
     77c:	38 d2       	rcall	.+1136   	; 0xbee <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     77e:	8f b7       	in	r24, 0x3f	; 63
     780:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     782:	f8 94       	cli
	return flags;
     784:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     786:	e0 e5       	ldi	r30, 0x50	; 80
     788:	f0 e0       	ldi	r31, 0x00	; 0
     78a:	80 81       	ld	r24, Z
     78c:	8e 7f       	andi	r24, 0xFE	; 254
     78e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     790:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     792:	0f 90       	pop	r0
     794:	0f 90       	pop	r0
     796:	df 91       	pop	r29
     798:	cf 91       	pop	r28
     79a:	08 95       	ret

0000079c <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     79c:	cf 93       	push	r28
     79e:	df 93       	push	r29
     7a0:	1f 92       	push	r1
     7a2:	cd b7       	in	r28, 0x3d	; 61
     7a4:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     7a6:	9f b7       	in	r25, 0x3f	; 63
     7a8:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     7aa:	f8 94       	cli
	return flags;
     7ac:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     7ae:	e8 2f       	mov	r30, r24
     7b0:	f0 e0       	ldi	r31, 0x00	; 0
     7b2:	e0 59       	subi	r30, 0x90	; 144
     7b4:	ff 4f       	sbci	r31, 0xFF	; 255
     7b6:	60 95       	com	r22
     7b8:	80 81       	ld	r24, Z
     7ba:	68 23       	and	r22, r24
     7bc:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     7be:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     7c0:	0f 90       	pop	r0
     7c2:	df 91       	pop	r29
     7c4:	cf 91       	pop	r28
     7c6:	08 95       	ret

000007c8 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     7c8:	cf 93       	push	r28
     7ca:	df 93       	push	r29
     7cc:	1f 92       	push	r1
     7ce:	cd b7       	in	r28, 0x3d	; 61
     7d0:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     7d2:	80 91 b3 20 	lds	r24, 0x20B3	; 0x8020b3 <stdio_base>
     7d6:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <stdio_base+0x1>
     7da:	e0 91 af 20 	lds	r30, 0x20AF	; 0x8020af <ptr_get>
     7de:	f0 91 b0 20 	lds	r31, 0x20B0	; 0x8020b0 <ptr_get+0x1>
     7e2:	be 01       	movw	r22, r28
     7e4:	6f 5f       	subi	r22, 0xFF	; 255
     7e6:	7f 4f       	sbci	r23, 0xFF	; 255
     7e8:	19 95       	eicall
	return c;
     7ea:	89 81       	ldd	r24, Y+1	; 0x01
}
     7ec:	08 2e       	mov	r0, r24
     7ee:	00 0c       	add	r0, r0
     7f0:	99 0b       	sbc	r25, r25
     7f2:	0f 90       	pop	r0
     7f4:	df 91       	pop	r29
     7f6:	cf 91       	pop	r28
     7f8:	08 95       	ret

000007fa <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     7fa:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     7fc:	80 91 b3 20 	lds	r24, 0x20B3	; 0x8020b3 <stdio_base>
     800:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <stdio_base+0x1>
     804:	e0 91 b1 20 	lds	r30, 0x20B1	; 0x8020b1 <ptr_put>
     808:	f0 91 b2 20 	lds	r31, 0x20B2	; 0x8020b2 <ptr_put+0x1>
     80c:	19 95       	eicall
     80e:	99 23       	and	r25, r25
     810:	1c f0       	brlt	.+6      	; 0x818 <_write+0x1e>
		return -1;
	}
	return 1;
     812:	81 e0       	ldi	r24, 0x01	; 1
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     818:	8f ef       	ldi	r24, 0xFF	; 255
     81a:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     81c:	08 95       	ret

0000081e <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     81e:	1f 92       	push	r1
     820:	0f 92       	push	r0
     822:	0f b6       	in	r0, 0x3f	; 63
     824:	0f 92       	push	r0
     826:	11 24       	eor	r1, r1
     828:	08 b6       	in	r0, 0x38	; 56
     82a:	0f 92       	push	r0
     82c:	18 be       	out	0x38, r1	; 56
     82e:	09 b6       	in	r0, 0x39	; 57
     830:	0f 92       	push	r0
     832:	19 be       	out	0x39, r1	; 57
     834:	0b b6       	in	r0, 0x3b	; 59
     836:	0f 92       	push	r0
     838:	1b be       	out	0x3b, r1	; 59
     83a:	2f 93       	push	r18
     83c:	3f 93       	push	r19
     83e:	4f 93       	push	r20
     840:	5f 93       	push	r21
     842:	6f 93       	push	r22
     844:	7f 93       	push	r23
     846:	8f 93       	push	r24
     848:	9f 93       	push	r25
     84a:	af 93       	push	r26
     84c:	bf 93       	push	r27
     84e:	ef 93       	push	r30
     850:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     852:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     856:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     85a:	e0 91 b7 20 	lds	r30, 0x20B7	; 0x8020b7 <adca_callback>
     85e:	f0 91 b8 20 	lds	r31, 0x20B8	; 0x8020b8 <adca_callback+0x1>
     862:	61 e0       	ldi	r22, 0x01	; 1
     864:	80 e0       	ldi	r24, 0x00	; 0
     866:	92 e0       	ldi	r25, 0x02	; 2
     868:	19 95       	eicall
}
     86a:	ff 91       	pop	r31
     86c:	ef 91       	pop	r30
     86e:	bf 91       	pop	r27
     870:	af 91       	pop	r26
     872:	9f 91       	pop	r25
     874:	8f 91       	pop	r24
     876:	7f 91       	pop	r23
     878:	6f 91       	pop	r22
     87a:	5f 91       	pop	r21
     87c:	4f 91       	pop	r20
     87e:	3f 91       	pop	r19
     880:	2f 91       	pop	r18
     882:	0f 90       	pop	r0
     884:	0b be       	out	0x3b, r0	; 59
     886:	0f 90       	pop	r0
     888:	09 be       	out	0x39, r0	; 57
     88a:	0f 90       	pop	r0
     88c:	08 be       	out	0x38, r0	; 56
     88e:	0f 90       	pop	r0
     890:	0f be       	out	0x3f, r0	; 63
     892:	0f 90       	pop	r0
     894:	1f 90       	pop	r1
     896:	18 95       	reti

00000898 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     898:	1f 92       	push	r1
     89a:	0f 92       	push	r0
     89c:	0f b6       	in	r0, 0x3f	; 63
     89e:	0f 92       	push	r0
     8a0:	11 24       	eor	r1, r1
     8a2:	08 b6       	in	r0, 0x38	; 56
     8a4:	0f 92       	push	r0
     8a6:	18 be       	out	0x38, r1	; 56
     8a8:	09 b6       	in	r0, 0x39	; 57
     8aa:	0f 92       	push	r0
     8ac:	19 be       	out	0x39, r1	; 57
     8ae:	0b b6       	in	r0, 0x3b	; 59
     8b0:	0f 92       	push	r0
     8b2:	1b be       	out	0x3b, r1	; 59
     8b4:	2f 93       	push	r18
     8b6:	3f 93       	push	r19
     8b8:	4f 93       	push	r20
     8ba:	5f 93       	push	r21
     8bc:	6f 93       	push	r22
     8be:	7f 93       	push	r23
     8c0:	8f 93       	push	r24
     8c2:	9f 93       	push	r25
     8c4:	af 93       	push	r26
     8c6:	bf 93       	push	r27
     8c8:	ef 93       	push	r30
     8ca:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     8cc:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     8d0:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     8d4:	e0 91 b7 20 	lds	r30, 0x20B7	; 0x8020b7 <adca_callback>
     8d8:	f0 91 b8 20 	lds	r31, 0x20B8	; 0x8020b8 <adca_callback+0x1>
     8dc:	62 e0       	ldi	r22, 0x02	; 2
     8de:	80 e0       	ldi	r24, 0x00	; 0
     8e0:	92 e0       	ldi	r25, 0x02	; 2
     8e2:	19 95       	eicall
}
     8e4:	ff 91       	pop	r31
     8e6:	ef 91       	pop	r30
     8e8:	bf 91       	pop	r27
     8ea:	af 91       	pop	r26
     8ec:	9f 91       	pop	r25
     8ee:	8f 91       	pop	r24
     8f0:	7f 91       	pop	r23
     8f2:	6f 91       	pop	r22
     8f4:	5f 91       	pop	r21
     8f6:	4f 91       	pop	r20
     8f8:	3f 91       	pop	r19
     8fa:	2f 91       	pop	r18
     8fc:	0f 90       	pop	r0
     8fe:	0b be       	out	0x3b, r0	; 59
     900:	0f 90       	pop	r0
     902:	09 be       	out	0x39, r0	; 57
     904:	0f 90       	pop	r0
     906:	08 be       	out	0x38, r0	; 56
     908:	0f 90       	pop	r0
     90a:	0f be       	out	0x3f, r0	; 63
     90c:	0f 90       	pop	r0
     90e:	1f 90       	pop	r1
     910:	18 95       	reti

00000912 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     912:	1f 92       	push	r1
     914:	0f 92       	push	r0
     916:	0f b6       	in	r0, 0x3f	; 63
     918:	0f 92       	push	r0
     91a:	11 24       	eor	r1, r1
     91c:	08 b6       	in	r0, 0x38	; 56
     91e:	0f 92       	push	r0
     920:	18 be       	out	0x38, r1	; 56
     922:	09 b6       	in	r0, 0x39	; 57
     924:	0f 92       	push	r0
     926:	19 be       	out	0x39, r1	; 57
     928:	0b b6       	in	r0, 0x3b	; 59
     92a:	0f 92       	push	r0
     92c:	1b be       	out	0x3b, r1	; 59
     92e:	2f 93       	push	r18
     930:	3f 93       	push	r19
     932:	4f 93       	push	r20
     934:	5f 93       	push	r21
     936:	6f 93       	push	r22
     938:	7f 93       	push	r23
     93a:	8f 93       	push	r24
     93c:	9f 93       	push	r25
     93e:	af 93       	push	r26
     940:	bf 93       	push	r27
     942:	ef 93       	push	r30
     944:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     946:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     94a:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     94e:	e0 91 b7 20 	lds	r30, 0x20B7	; 0x8020b7 <adca_callback>
     952:	f0 91 b8 20 	lds	r31, 0x20B8	; 0x8020b8 <adca_callback+0x1>
     956:	64 e0       	ldi	r22, 0x04	; 4
     958:	80 e0       	ldi	r24, 0x00	; 0
     95a:	92 e0       	ldi	r25, 0x02	; 2
     95c:	19 95       	eicall
}
     95e:	ff 91       	pop	r31
     960:	ef 91       	pop	r30
     962:	bf 91       	pop	r27
     964:	af 91       	pop	r26
     966:	9f 91       	pop	r25
     968:	8f 91       	pop	r24
     96a:	7f 91       	pop	r23
     96c:	6f 91       	pop	r22
     96e:	5f 91       	pop	r21
     970:	4f 91       	pop	r20
     972:	3f 91       	pop	r19
     974:	2f 91       	pop	r18
     976:	0f 90       	pop	r0
     978:	0b be       	out	0x3b, r0	; 59
     97a:	0f 90       	pop	r0
     97c:	09 be       	out	0x39, r0	; 57
     97e:	0f 90       	pop	r0
     980:	08 be       	out	0x38, r0	; 56
     982:	0f 90       	pop	r0
     984:	0f be       	out	0x3f, r0	; 63
     986:	0f 90       	pop	r0
     988:	1f 90       	pop	r1
     98a:	18 95       	reti

0000098c <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     98c:	1f 92       	push	r1
     98e:	0f 92       	push	r0
     990:	0f b6       	in	r0, 0x3f	; 63
     992:	0f 92       	push	r0
     994:	11 24       	eor	r1, r1
     996:	08 b6       	in	r0, 0x38	; 56
     998:	0f 92       	push	r0
     99a:	18 be       	out	0x38, r1	; 56
     99c:	09 b6       	in	r0, 0x39	; 57
     99e:	0f 92       	push	r0
     9a0:	19 be       	out	0x39, r1	; 57
     9a2:	0b b6       	in	r0, 0x3b	; 59
     9a4:	0f 92       	push	r0
     9a6:	1b be       	out	0x3b, r1	; 59
     9a8:	2f 93       	push	r18
     9aa:	3f 93       	push	r19
     9ac:	4f 93       	push	r20
     9ae:	5f 93       	push	r21
     9b0:	6f 93       	push	r22
     9b2:	7f 93       	push	r23
     9b4:	8f 93       	push	r24
     9b6:	9f 93       	push	r25
     9b8:	af 93       	push	r26
     9ba:	bf 93       	push	r27
     9bc:	ef 93       	push	r30
     9be:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     9c0:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     9c4:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     9c8:	e0 91 b7 20 	lds	r30, 0x20B7	; 0x8020b7 <adca_callback>
     9cc:	f0 91 b8 20 	lds	r31, 0x20B8	; 0x8020b8 <adca_callback+0x1>
     9d0:	68 e0       	ldi	r22, 0x08	; 8
     9d2:	80 e0       	ldi	r24, 0x00	; 0
     9d4:	92 e0       	ldi	r25, 0x02	; 2
     9d6:	19 95       	eicall
}
     9d8:	ff 91       	pop	r31
     9da:	ef 91       	pop	r30
     9dc:	bf 91       	pop	r27
     9de:	af 91       	pop	r26
     9e0:	9f 91       	pop	r25
     9e2:	8f 91       	pop	r24
     9e4:	7f 91       	pop	r23
     9e6:	6f 91       	pop	r22
     9e8:	5f 91       	pop	r21
     9ea:	4f 91       	pop	r20
     9ec:	3f 91       	pop	r19
     9ee:	2f 91       	pop	r18
     9f0:	0f 90       	pop	r0
     9f2:	0b be       	out	0x3b, r0	; 59
     9f4:	0f 90       	pop	r0
     9f6:	09 be       	out	0x39, r0	; 57
     9f8:	0f 90       	pop	r0
     9fa:	08 be       	out	0x38, r0	; 56
     9fc:	0f 90       	pop	r0
     9fe:	0f be       	out	0x3f, r0	; 63
     a00:	0f 90       	pop	r0
     a02:	1f 90       	pop	r1
     a04:	18 95       	reti

00000a06 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     a06:	1f 92       	push	r1
     a08:	0f 92       	push	r0
     a0a:	0f b6       	in	r0, 0x3f	; 63
     a0c:	0f 92       	push	r0
     a0e:	11 24       	eor	r1, r1
     a10:	08 b6       	in	r0, 0x38	; 56
     a12:	0f 92       	push	r0
     a14:	18 be       	out	0x38, r1	; 56
     a16:	09 b6       	in	r0, 0x39	; 57
     a18:	0f 92       	push	r0
     a1a:	19 be       	out	0x39, r1	; 57
     a1c:	0b b6       	in	r0, 0x3b	; 59
     a1e:	0f 92       	push	r0
     a20:	1b be       	out	0x3b, r1	; 59
     a22:	2f 93       	push	r18
     a24:	3f 93       	push	r19
     a26:	4f 93       	push	r20
     a28:	5f 93       	push	r21
     a2a:	6f 93       	push	r22
     a2c:	7f 93       	push	r23
     a2e:	8f 93       	push	r24
     a30:	9f 93       	push	r25
     a32:	af 93       	push	r26
     a34:	bf 93       	push	r27
     a36:	ef 93       	push	r30
     a38:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     a3a:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
     a3e:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
     a42:	e0 91 b5 20 	lds	r30, 0x20B5	; 0x8020b5 <adcb_callback>
     a46:	f0 91 b6 20 	lds	r31, 0x20B6	; 0x8020b6 <adcb_callback+0x1>
     a4a:	61 e0       	ldi	r22, 0x01	; 1
     a4c:	80 e4       	ldi	r24, 0x40	; 64
     a4e:	92 e0       	ldi	r25, 0x02	; 2
     a50:	19 95       	eicall
}
     a52:	ff 91       	pop	r31
     a54:	ef 91       	pop	r30
     a56:	bf 91       	pop	r27
     a58:	af 91       	pop	r26
     a5a:	9f 91       	pop	r25
     a5c:	8f 91       	pop	r24
     a5e:	7f 91       	pop	r23
     a60:	6f 91       	pop	r22
     a62:	5f 91       	pop	r21
     a64:	4f 91       	pop	r20
     a66:	3f 91       	pop	r19
     a68:	2f 91       	pop	r18
     a6a:	0f 90       	pop	r0
     a6c:	0b be       	out	0x3b, r0	; 59
     a6e:	0f 90       	pop	r0
     a70:	09 be       	out	0x39, r0	; 57
     a72:	0f 90       	pop	r0
     a74:	08 be       	out	0x38, r0	; 56
     a76:	0f 90       	pop	r0
     a78:	0f be       	out	0x3f, r0	; 63
     a7a:	0f 90       	pop	r0
     a7c:	1f 90       	pop	r1
     a7e:	18 95       	reti

00000a80 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     a80:	1f 92       	push	r1
     a82:	0f 92       	push	r0
     a84:	0f b6       	in	r0, 0x3f	; 63
     a86:	0f 92       	push	r0
     a88:	11 24       	eor	r1, r1
     a8a:	08 b6       	in	r0, 0x38	; 56
     a8c:	0f 92       	push	r0
     a8e:	18 be       	out	0x38, r1	; 56
     a90:	09 b6       	in	r0, 0x39	; 57
     a92:	0f 92       	push	r0
     a94:	19 be       	out	0x39, r1	; 57
     a96:	0b b6       	in	r0, 0x3b	; 59
     a98:	0f 92       	push	r0
     a9a:	1b be       	out	0x3b, r1	; 59
     a9c:	2f 93       	push	r18
     a9e:	3f 93       	push	r19
     aa0:	4f 93       	push	r20
     aa2:	5f 93       	push	r21
     aa4:	6f 93       	push	r22
     aa6:	7f 93       	push	r23
     aa8:	8f 93       	push	r24
     aaa:	9f 93       	push	r25
     aac:	af 93       	push	r26
     aae:	bf 93       	push	r27
     ab0:	ef 93       	push	r30
     ab2:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     ab4:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
     ab8:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
     abc:	e0 91 b5 20 	lds	r30, 0x20B5	; 0x8020b5 <adcb_callback>
     ac0:	f0 91 b6 20 	lds	r31, 0x20B6	; 0x8020b6 <adcb_callback+0x1>
     ac4:	62 e0       	ldi	r22, 0x02	; 2
     ac6:	80 e4       	ldi	r24, 0x40	; 64
     ac8:	92 e0       	ldi	r25, 0x02	; 2
     aca:	19 95       	eicall
}
     acc:	ff 91       	pop	r31
     ace:	ef 91       	pop	r30
     ad0:	bf 91       	pop	r27
     ad2:	af 91       	pop	r26
     ad4:	9f 91       	pop	r25
     ad6:	8f 91       	pop	r24
     ad8:	7f 91       	pop	r23
     ada:	6f 91       	pop	r22
     adc:	5f 91       	pop	r21
     ade:	4f 91       	pop	r20
     ae0:	3f 91       	pop	r19
     ae2:	2f 91       	pop	r18
     ae4:	0f 90       	pop	r0
     ae6:	0b be       	out	0x3b, r0	; 59
     ae8:	0f 90       	pop	r0
     aea:	09 be       	out	0x39, r0	; 57
     aec:	0f 90       	pop	r0
     aee:	08 be       	out	0x38, r0	; 56
     af0:	0f 90       	pop	r0
     af2:	0f be       	out	0x3f, r0	; 63
     af4:	0f 90       	pop	r0
     af6:	1f 90       	pop	r1
     af8:	18 95       	reti

00000afa <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     afa:	1f 92       	push	r1
     afc:	0f 92       	push	r0
     afe:	0f b6       	in	r0, 0x3f	; 63
     b00:	0f 92       	push	r0
     b02:	11 24       	eor	r1, r1
     b04:	08 b6       	in	r0, 0x38	; 56
     b06:	0f 92       	push	r0
     b08:	18 be       	out	0x38, r1	; 56
     b0a:	09 b6       	in	r0, 0x39	; 57
     b0c:	0f 92       	push	r0
     b0e:	19 be       	out	0x39, r1	; 57
     b10:	0b b6       	in	r0, 0x3b	; 59
     b12:	0f 92       	push	r0
     b14:	1b be       	out	0x3b, r1	; 59
     b16:	2f 93       	push	r18
     b18:	3f 93       	push	r19
     b1a:	4f 93       	push	r20
     b1c:	5f 93       	push	r21
     b1e:	6f 93       	push	r22
     b20:	7f 93       	push	r23
     b22:	8f 93       	push	r24
     b24:	9f 93       	push	r25
     b26:	af 93       	push	r26
     b28:	bf 93       	push	r27
     b2a:	ef 93       	push	r30
     b2c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     b2e:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
     b32:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
     b36:	e0 91 b5 20 	lds	r30, 0x20B5	; 0x8020b5 <adcb_callback>
     b3a:	f0 91 b6 20 	lds	r31, 0x20B6	; 0x8020b6 <adcb_callback+0x1>
     b3e:	64 e0       	ldi	r22, 0x04	; 4
     b40:	80 e4       	ldi	r24, 0x40	; 64
     b42:	92 e0       	ldi	r25, 0x02	; 2
     b44:	19 95       	eicall
}
     b46:	ff 91       	pop	r31
     b48:	ef 91       	pop	r30
     b4a:	bf 91       	pop	r27
     b4c:	af 91       	pop	r26
     b4e:	9f 91       	pop	r25
     b50:	8f 91       	pop	r24
     b52:	7f 91       	pop	r23
     b54:	6f 91       	pop	r22
     b56:	5f 91       	pop	r21
     b58:	4f 91       	pop	r20
     b5a:	3f 91       	pop	r19
     b5c:	2f 91       	pop	r18
     b5e:	0f 90       	pop	r0
     b60:	0b be       	out	0x3b, r0	; 59
     b62:	0f 90       	pop	r0
     b64:	09 be       	out	0x39, r0	; 57
     b66:	0f 90       	pop	r0
     b68:	08 be       	out	0x38, r0	; 56
     b6a:	0f 90       	pop	r0
     b6c:	0f be       	out	0x3f, r0	; 63
     b6e:	0f 90       	pop	r0
     b70:	1f 90       	pop	r1
     b72:	18 95       	reti

00000b74 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     b74:	1f 92       	push	r1
     b76:	0f 92       	push	r0
     b78:	0f b6       	in	r0, 0x3f	; 63
     b7a:	0f 92       	push	r0
     b7c:	11 24       	eor	r1, r1
     b7e:	08 b6       	in	r0, 0x38	; 56
     b80:	0f 92       	push	r0
     b82:	18 be       	out	0x38, r1	; 56
     b84:	09 b6       	in	r0, 0x39	; 57
     b86:	0f 92       	push	r0
     b88:	19 be       	out	0x39, r1	; 57
     b8a:	0b b6       	in	r0, 0x3b	; 59
     b8c:	0f 92       	push	r0
     b8e:	1b be       	out	0x3b, r1	; 59
     b90:	2f 93       	push	r18
     b92:	3f 93       	push	r19
     b94:	4f 93       	push	r20
     b96:	5f 93       	push	r21
     b98:	6f 93       	push	r22
     b9a:	7f 93       	push	r23
     b9c:	8f 93       	push	r24
     b9e:	9f 93       	push	r25
     ba0:	af 93       	push	r26
     ba2:	bf 93       	push	r27
     ba4:	ef 93       	push	r30
     ba6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     ba8:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
     bac:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
     bb0:	e0 91 b5 20 	lds	r30, 0x20B5	; 0x8020b5 <adcb_callback>
     bb4:	f0 91 b6 20 	lds	r31, 0x20B6	; 0x8020b6 <adcb_callback+0x1>
     bb8:	68 e0       	ldi	r22, 0x08	; 8
     bba:	80 e4       	ldi	r24, 0x40	; 64
     bbc:	92 e0       	ldi	r25, 0x02	; 2
     bbe:	19 95       	eicall
}
     bc0:	ff 91       	pop	r31
     bc2:	ef 91       	pop	r30
     bc4:	bf 91       	pop	r27
     bc6:	af 91       	pop	r26
     bc8:	9f 91       	pop	r25
     bca:	8f 91       	pop	r24
     bcc:	7f 91       	pop	r23
     bce:	6f 91       	pop	r22
     bd0:	5f 91       	pop	r21
     bd2:	4f 91       	pop	r20
     bd4:	3f 91       	pop	r19
     bd6:	2f 91       	pop	r18
     bd8:	0f 90       	pop	r0
     bda:	0b be       	out	0x3b, r0	; 59
     bdc:	0f 90       	pop	r0
     bde:	09 be       	out	0x39, r0	; 57
     be0:	0f 90       	pop	r0
     be2:	08 be       	out	0x38, r0	; 56
     be4:	0f 90       	pop	r0
     be6:	0f be       	out	0x3f, r0	; 63
     be8:	0f 90       	pop	r0
     bea:	1f 90       	pop	r1
     bec:	18 95       	reti

00000bee <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     bee:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     bf0:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     bf2:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     bf4:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     bf6:	60 83       	st	Z, r22
	ret                             // Return to caller
     bf8:	08 95       	ret

00000bfa <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
     bfa:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
     bfe:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
     c00:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
     c02:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
     c06:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
     c08:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
     c0c:	08 95       	ret

00000c0e <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     c0e:	1f 92       	push	r1
     c10:	0f 92       	push	r0
     c12:	0f b6       	in	r0, 0x3f	; 63
     c14:	0f 92       	push	r0
     c16:	11 24       	eor	r1, r1
     c18:	08 b6       	in	r0, 0x38	; 56
     c1a:	0f 92       	push	r0
     c1c:	18 be       	out	0x38, r1	; 56
     c1e:	09 b6       	in	r0, 0x39	; 57
     c20:	0f 92       	push	r0
     c22:	19 be       	out	0x39, r1	; 57
     c24:	0b b6       	in	r0, 0x3b	; 59
     c26:	0f 92       	push	r0
     c28:	1b be       	out	0x3b, r1	; 59
     c2a:	2f 93       	push	r18
     c2c:	3f 93       	push	r19
     c2e:	4f 93       	push	r20
     c30:	5f 93       	push	r21
     c32:	6f 93       	push	r22
     c34:	7f 93       	push	r23
     c36:	8f 93       	push	r24
     c38:	9f 93       	push	r25
     c3a:	af 93       	push	r26
     c3c:	bf 93       	push	r27
     c3e:	ef 93       	push	r30
     c40:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     c42:	e0 91 ad 20 	lds	r30, 0x20AD	; 0x8020ad <tc_tcc0_ovf_callback>
     c46:	f0 91 ae 20 	lds	r31, 0x20AE	; 0x8020ae <tc_tcc0_ovf_callback+0x1>
     c4a:	30 97       	sbiw	r30, 0x00	; 0
     c4c:	09 f0       	breq	.+2      	; 0xc50 <__vector_14+0x42>
		tc_tcc0_ovf_callback();
     c4e:	19 95       	eicall
	}
}
     c50:	ff 91       	pop	r31
     c52:	ef 91       	pop	r30
     c54:	bf 91       	pop	r27
     c56:	af 91       	pop	r26
     c58:	9f 91       	pop	r25
     c5a:	8f 91       	pop	r24
     c5c:	7f 91       	pop	r23
     c5e:	6f 91       	pop	r22
     c60:	5f 91       	pop	r21
     c62:	4f 91       	pop	r20
     c64:	3f 91       	pop	r19
     c66:	2f 91       	pop	r18
     c68:	0f 90       	pop	r0
     c6a:	0b be       	out	0x3b, r0	; 59
     c6c:	0f 90       	pop	r0
     c6e:	09 be       	out	0x39, r0	; 57
     c70:	0f 90       	pop	r0
     c72:	08 be       	out	0x38, r0	; 56
     c74:	0f 90       	pop	r0
     c76:	0f be       	out	0x3f, r0	; 63
     c78:	0f 90       	pop	r0
     c7a:	1f 90       	pop	r1
     c7c:	18 95       	reti

00000c7e <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     c7e:	1f 92       	push	r1
     c80:	0f 92       	push	r0
     c82:	0f b6       	in	r0, 0x3f	; 63
     c84:	0f 92       	push	r0
     c86:	11 24       	eor	r1, r1
     c88:	08 b6       	in	r0, 0x38	; 56
     c8a:	0f 92       	push	r0
     c8c:	18 be       	out	0x38, r1	; 56
     c8e:	09 b6       	in	r0, 0x39	; 57
     c90:	0f 92       	push	r0
     c92:	19 be       	out	0x39, r1	; 57
     c94:	0b b6       	in	r0, 0x3b	; 59
     c96:	0f 92       	push	r0
     c98:	1b be       	out	0x3b, r1	; 59
     c9a:	2f 93       	push	r18
     c9c:	3f 93       	push	r19
     c9e:	4f 93       	push	r20
     ca0:	5f 93       	push	r21
     ca2:	6f 93       	push	r22
     ca4:	7f 93       	push	r23
     ca6:	8f 93       	push	r24
     ca8:	9f 93       	push	r25
     caa:	af 93       	push	r26
     cac:	bf 93       	push	r27
     cae:	ef 93       	push	r30
     cb0:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     cb2:	e0 91 ab 20 	lds	r30, 0x20AB	; 0x8020ab <tc_tcc0_err_callback>
     cb6:	f0 91 ac 20 	lds	r31, 0x20AC	; 0x8020ac <tc_tcc0_err_callback+0x1>
     cba:	30 97       	sbiw	r30, 0x00	; 0
     cbc:	09 f0       	breq	.+2      	; 0xcc0 <__vector_15+0x42>
		tc_tcc0_err_callback();
     cbe:	19 95       	eicall
	}
}
     cc0:	ff 91       	pop	r31
     cc2:	ef 91       	pop	r30
     cc4:	bf 91       	pop	r27
     cc6:	af 91       	pop	r26
     cc8:	9f 91       	pop	r25
     cca:	8f 91       	pop	r24
     ccc:	7f 91       	pop	r23
     cce:	6f 91       	pop	r22
     cd0:	5f 91       	pop	r21
     cd2:	4f 91       	pop	r20
     cd4:	3f 91       	pop	r19
     cd6:	2f 91       	pop	r18
     cd8:	0f 90       	pop	r0
     cda:	0b be       	out	0x3b, r0	; 59
     cdc:	0f 90       	pop	r0
     cde:	09 be       	out	0x39, r0	; 57
     ce0:	0f 90       	pop	r0
     ce2:	08 be       	out	0x38, r0	; 56
     ce4:	0f 90       	pop	r0
     ce6:	0f be       	out	0x3f, r0	; 63
     ce8:	0f 90       	pop	r0
     cea:	1f 90       	pop	r1
     cec:	18 95       	reti

00000cee <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     cee:	1f 92       	push	r1
     cf0:	0f 92       	push	r0
     cf2:	0f b6       	in	r0, 0x3f	; 63
     cf4:	0f 92       	push	r0
     cf6:	11 24       	eor	r1, r1
     cf8:	08 b6       	in	r0, 0x38	; 56
     cfa:	0f 92       	push	r0
     cfc:	18 be       	out	0x38, r1	; 56
     cfe:	09 b6       	in	r0, 0x39	; 57
     d00:	0f 92       	push	r0
     d02:	19 be       	out	0x39, r1	; 57
     d04:	0b b6       	in	r0, 0x3b	; 59
     d06:	0f 92       	push	r0
     d08:	1b be       	out	0x3b, r1	; 59
     d0a:	2f 93       	push	r18
     d0c:	3f 93       	push	r19
     d0e:	4f 93       	push	r20
     d10:	5f 93       	push	r21
     d12:	6f 93       	push	r22
     d14:	7f 93       	push	r23
     d16:	8f 93       	push	r24
     d18:	9f 93       	push	r25
     d1a:	af 93       	push	r26
     d1c:	bf 93       	push	r27
     d1e:	ef 93       	push	r30
     d20:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     d22:	e0 91 a9 20 	lds	r30, 0x20A9	; 0x8020a9 <tc_tcc0_cca_callback>
     d26:	f0 91 aa 20 	lds	r31, 0x20AA	; 0x8020aa <tc_tcc0_cca_callback+0x1>
     d2a:	30 97       	sbiw	r30, 0x00	; 0
     d2c:	09 f0       	breq	.+2      	; 0xd30 <__vector_16+0x42>
		tc_tcc0_cca_callback();
     d2e:	19 95       	eicall
	}
}
     d30:	ff 91       	pop	r31
     d32:	ef 91       	pop	r30
     d34:	bf 91       	pop	r27
     d36:	af 91       	pop	r26
     d38:	9f 91       	pop	r25
     d3a:	8f 91       	pop	r24
     d3c:	7f 91       	pop	r23
     d3e:	6f 91       	pop	r22
     d40:	5f 91       	pop	r21
     d42:	4f 91       	pop	r20
     d44:	3f 91       	pop	r19
     d46:	2f 91       	pop	r18
     d48:	0f 90       	pop	r0
     d4a:	0b be       	out	0x3b, r0	; 59
     d4c:	0f 90       	pop	r0
     d4e:	09 be       	out	0x39, r0	; 57
     d50:	0f 90       	pop	r0
     d52:	08 be       	out	0x38, r0	; 56
     d54:	0f 90       	pop	r0
     d56:	0f be       	out	0x3f, r0	; 63
     d58:	0f 90       	pop	r0
     d5a:	1f 90       	pop	r1
     d5c:	18 95       	reti

00000d5e <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     d5e:	1f 92       	push	r1
     d60:	0f 92       	push	r0
     d62:	0f b6       	in	r0, 0x3f	; 63
     d64:	0f 92       	push	r0
     d66:	11 24       	eor	r1, r1
     d68:	08 b6       	in	r0, 0x38	; 56
     d6a:	0f 92       	push	r0
     d6c:	18 be       	out	0x38, r1	; 56
     d6e:	09 b6       	in	r0, 0x39	; 57
     d70:	0f 92       	push	r0
     d72:	19 be       	out	0x39, r1	; 57
     d74:	0b b6       	in	r0, 0x3b	; 59
     d76:	0f 92       	push	r0
     d78:	1b be       	out	0x3b, r1	; 59
     d7a:	2f 93       	push	r18
     d7c:	3f 93       	push	r19
     d7e:	4f 93       	push	r20
     d80:	5f 93       	push	r21
     d82:	6f 93       	push	r22
     d84:	7f 93       	push	r23
     d86:	8f 93       	push	r24
     d88:	9f 93       	push	r25
     d8a:	af 93       	push	r26
     d8c:	bf 93       	push	r27
     d8e:	ef 93       	push	r30
     d90:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     d92:	e0 91 a7 20 	lds	r30, 0x20A7	; 0x8020a7 <tc_tcc0_ccb_callback>
     d96:	f0 91 a8 20 	lds	r31, 0x20A8	; 0x8020a8 <tc_tcc0_ccb_callback+0x1>
     d9a:	30 97       	sbiw	r30, 0x00	; 0
     d9c:	09 f0       	breq	.+2      	; 0xda0 <__vector_17+0x42>
		tc_tcc0_ccb_callback();
     d9e:	19 95       	eicall
	}
}
     da0:	ff 91       	pop	r31
     da2:	ef 91       	pop	r30
     da4:	bf 91       	pop	r27
     da6:	af 91       	pop	r26
     da8:	9f 91       	pop	r25
     daa:	8f 91       	pop	r24
     dac:	7f 91       	pop	r23
     dae:	6f 91       	pop	r22
     db0:	5f 91       	pop	r21
     db2:	4f 91       	pop	r20
     db4:	3f 91       	pop	r19
     db6:	2f 91       	pop	r18
     db8:	0f 90       	pop	r0
     dba:	0b be       	out	0x3b, r0	; 59
     dbc:	0f 90       	pop	r0
     dbe:	09 be       	out	0x39, r0	; 57
     dc0:	0f 90       	pop	r0
     dc2:	08 be       	out	0x38, r0	; 56
     dc4:	0f 90       	pop	r0
     dc6:	0f be       	out	0x3f, r0	; 63
     dc8:	0f 90       	pop	r0
     dca:	1f 90       	pop	r1
     dcc:	18 95       	reti

00000dce <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     dce:	1f 92       	push	r1
     dd0:	0f 92       	push	r0
     dd2:	0f b6       	in	r0, 0x3f	; 63
     dd4:	0f 92       	push	r0
     dd6:	11 24       	eor	r1, r1
     dd8:	08 b6       	in	r0, 0x38	; 56
     dda:	0f 92       	push	r0
     ddc:	18 be       	out	0x38, r1	; 56
     dde:	09 b6       	in	r0, 0x39	; 57
     de0:	0f 92       	push	r0
     de2:	19 be       	out	0x39, r1	; 57
     de4:	0b b6       	in	r0, 0x3b	; 59
     de6:	0f 92       	push	r0
     de8:	1b be       	out	0x3b, r1	; 59
     dea:	2f 93       	push	r18
     dec:	3f 93       	push	r19
     dee:	4f 93       	push	r20
     df0:	5f 93       	push	r21
     df2:	6f 93       	push	r22
     df4:	7f 93       	push	r23
     df6:	8f 93       	push	r24
     df8:	9f 93       	push	r25
     dfa:	af 93       	push	r26
     dfc:	bf 93       	push	r27
     dfe:	ef 93       	push	r30
     e00:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     e02:	e0 91 a5 20 	lds	r30, 0x20A5	; 0x8020a5 <tc_tcc0_ccc_callback>
     e06:	f0 91 a6 20 	lds	r31, 0x20A6	; 0x8020a6 <tc_tcc0_ccc_callback+0x1>
     e0a:	30 97       	sbiw	r30, 0x00	; 0
     e0c:	09 f0       	breq	.+2      	; 0xe10 <__vector_18+0x42>
		tc_tcc0_ccc_callback();
     e0e:	19 95       	eicall
	}
}
     e10:	ff 91       	pop	r31
     e12:	ef 91       	pop	r30
     e14:	bf 91       	pop	r27
     e16:	af 91       	pop	r26
     e18:	9f 91       	pop	r25
     e1a:	8f 91       	pop	r24
     e1c:	7f 91       	pop	r23
     e1e:	6f 91       	pop	r22
     e20:	5f 91       	pop	r21
     e22:	4f 91       	pop	r20
     e24:	3f 91       	pop	r19
     e26:	2f 91       	pop	r18
     e28:	0f 90       	pop	r0
     e2a:	0b be       	out	0x3b, r0	; 59
     e2c:	0f 90       	pop	r0
     e2e:	09 be       	out	0x39, r0	; 57
     e30:	0f 90       	pop	r0
     e32:	08 be       	out	0x38, r0	; 56
     e34:	0f 90       	pop	r0
     e36:	0f be       	out	0x3f, r0	; 63
     e38:	0f 90       	pop	r0
     e3a:	1f 90       	pop	r1
     e3c:	18 95       	reti

00000e3e <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     e3e:	1f 92       	push	r1
     e40:	0f 92       	push	r0
     e42:	0f b6       	in	r0, 0x3f	; 63
     e44:	0f 92       	push	r0
     e46:	11 24       	eor	r1, r1
     e48:	08 b6       	in	r0, 0x38	; 56
     e4a:	0f 92       	push	r0
     e4c:	18 be       	out	0x38, r1	; 56
     e4e:	09 b6       	in	r0, 0x39	; 57
     e50:	0f 92       	push	r0
     e52:	19 be       	out	0x39, r1	; 57
     e54:	0b b6       	in	r0, 0x3b	; 59
     e56:	0f 92       	push	r0
     e58:	1b be       	out	0x3b, r1	; 59
     e5a:	2f 93       	push	r18
     e5c:	3f 93       	push	r19
     e5e:	4f 93       	push	r20
     e60:	5f 93       	push	r21
     e62:	6f 93       	push	r22
     e64:	7f 93       	push	r23
     e66:	8f 93       	push	r24
     e68:	9f 93       	push	r25
     e6a:	af 93       	push	r26
     e6c:	bf 93       	push	r27
     e6e:	ef 93       	push	r30
     e70:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     e72:	e0 91 a3 20 	lds	r30, 0x20A3	; 0x8020a3 <tc_tcc0_ccd_callback>
     e76:	f0 91 a4 20 	lds	r31, 0x20A4	; 0x8020a4 <tc_tcc0_ccd_callback+0x1>
     e7a:	30 97       	sbiw	r30, 0x00	; 0
     e7c:	09 f0       	breq	.+2      	; 0xe80 <__vector_19+0x42>
		tc_tcc0_ccd_callback();
     e7e:	19 95       	eicall
	}
}
     e80:	ff 91       	pop	r31
     e82:	ef 91       	pop	r30
     e84:	bf 91       	pop	r27
     e86:	af 91       	pop	r26
     e88:	9f 91       	pop	r25
     e8a:	8f 91       	pop	r24
     e8c:	7f 91       	pop	r23
     e8e:	6f 91       	pop	r22
     e90:	5f 91       	pop	r21
     e92:	4f 91       	pop	r20
     e94:	3f 91       	pop	r19
     e96:	2f 91       	pop	r18
     e98:	0f 90       	pop	r0
     e9a:	0b be       	out	0x3b, r0	; 59
     e9c:	0f 90       	pop	r0
     e9e:	09 be       	out	0x39, r0	; 57
     ea0:	0f 90       	pop	r0
     ea2:	08 be       	out	0x38, r0	; 56
     ea4:	0f 90       	pop	r0
     ea6:	0f be       	out	0x3f, r0	; 63
     ea8:	0f 90       	pop	r0
     eaa:	1f 90       	pop	r1
     eac:	18 95       	reti

00000eae <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     eae:	1f 92       	push	r1
     eb0:	0f 92       	push	r0
     eb2:	0f b6       	in	r0, 0x3f	; 63
     eb4:	0f 92       	push	r0
     eb6:	11 24       	eor	r1, r1
     eb8:	08 b6       	in	r0, 0x38	; 56
     eba:	0f 92       	push	r0
     ebc:	18 be       	out	0x38, r1	; 56
     ebe:	09 b6       	in	r0, 0x39	; 57
     ec0:	0f 92       	push	r0
     ec2:	19 be       	out	0x39, r1	; 57
     ec4:	0b b6       	in	r0, 0x3b	; 59
     ec6:	0f 92       	push	r0
     ec8:	1b be       	out	0x3b, r1	; 59
     eca:	2f 93       	push	r18
     ecc:	3f 93       	push	r19
     ece:	4f 93       	push	r20
     ed0:	5f 93       	push	r21
     ed2:	6f 93       	push	r22
     ed4:	7f 93       	push	r23
     ed6:	8f 93       	push	r24
     ed8:	9f 93       	push	r25
     eda:	af 93       	push	r26
     edc:	bf 93       	push	r27
     ede:	ef 93       	push	r30
     ee0:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     ee2:	e0 91 a1 20 	lds	r30, 0x20A1	; 0x8020a1 <tc_tcc1_ovf_callback>
     ee6:	f0 91 a2 20 	lds	r31, 0x20A2	; 0x8020a2 <tc_tcc1_ovf_callback+0x1>
     eea:	30 97       	sbiw	r30, 0x00	; 0
     eec:	09 f0       	breq	.+2      	; 0xef0 <__vector_20+0x42>
		tc_tcc1_ovf_callback();
     eee:	19 95       	eicall
	}
}
     ef0:	ff 91       	pop	r31
     ef2:	ef 91       	pop	r30
     ef4:	bf 91       	pop	r27
     ef6:	af 91       	pop	r26
     ef8:	9f 91       	pop	r25
     efa:	8f 91       	pop	r24
     efc:	7f 91       	pop	r23
     efe:	6f 91       	pop	r22
     f00:	5f 91       	pop	r21
     f02:	4f 91       	pop	r20
     f04:	3f 91       	pop	r19
     f06:	2f 91       	pop	r18
     f08:	0f 90       	pop	r0
     f0a:	0b be       	out	0x3b, r0	; 59
     f0c:	0f 90       	pop	r0
     f0e:	09 be       	out	0x39, r0	; 57
     f10:	0f 90       	pop	r0
     f12:	08 be       	out	0x38, r0	; 56
     f14:	0f 90       	pop	r0
     f16:	0f be       	out	0x3f, r0	; 63
     f18:	0f 90       	pop	r0
     f1a:	1f 90       	pop	r1
     f1c:	18 95       	reti

00000f1e <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     f1e:	1f 92       	push	r1
     f20:	0f 92       	push	r0
     f22:	0f b6       	in	r0, 0x3f	; 63
     f24:	0f 92       	push	r0
     f26:	11 24       	eor	r1, r1
     f28:	08 b6       	in	r0, 0x38	; 56
     f2a:	0f 92       	push	r0
     f2c:	18 be       	out	0x38, r1	; 56
     f2e:	09 b6       	in	r0, 0x39	; 57
     f30:	0f 92       	push	r0
     f32:	19 be       	out	0x39, r1	; 57
     f34:	0b b6       	in	r0, 0x3b	; 59
     f36:	0f 92       	push	r0
     f38:	1b be       	out	0x3b, r1	; 59
     f3a:	2f 93       	push	r18
     f3c:	3f 93       	push	r19
     f3e:	4f 93       	push	r20
     f40:	5f 93       	push	r21
     f42:	6f 93       	push	r22
     f44:	7f 93       	push	r23
     f46:	8f 93       	push	r24
     f48:	9f 93       	push	r25
     f4a:	af 93       	push	r26
     f4c:	bf 93       	push	r27
     f4e:	ef 93       	push	r30
     f50:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     f52:	e0 91 9f 20 	lds	r30, 0x209F	; 0x80209f <tc_tcc1_err_callback>
     f56:	f0 91 a0 20 	lds	r31, 0x20A0	; 0x8020a0 <tc_tcc1_err_callback+0x1>
     f5a:	30 97       	sbiw	r30, 0x00	; 0
     f5c:	09 f0       	breq	.+2      	; 0xf60 <__vector_21+0x42>
		tc_tcc1_err_callback();
     f5e:	19 95       	eicall
	}
}
     f60:	ff 91       	pop	r31
     f62:	ef 91       	pop	r30
     f64:	bf 91       	pop	r27
     f66:	af 91       	pop	r26
     f68:	9f 91       	pop	r25
     f6a:	8f 91       	pop	r24
     f6c:	7f 91       	pop	r23
     f6e:	6f 91       	pop	r22
     f70:	5f 91       	pop	r21
     f72:	4f 91       	pop	r20
     f74:	3f 91       	pop	r19
     f76:	2f 91       	pop	r18
     f78:	0f 90       	pop	r0
     f7a:	0b be       	out	0x3b, r0	; 59
     f7c:	0f 90       	pop	r0
     f7e:	09 be       	out	0x39, r0	; 57
     f80:	0f 90       	pop	r0
     f82:	08 be       	out	0x38, r0	; 56
     f84:	0f 90       	pop	r0
     f86:	0f be       	out	0x3f, r0	; 63
     f88:	0f 90       	pop	r0
     f8a:	1f 90       	pop	r1
     f8c:	18 95       	reti

00000f8e <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     f8e:	1f 92       	push	r1
     f90:	0f 92       	push	r0
     f92:	0f b6       	in	r0, 0x3f	; 63
     f94:	0f 92       	push	r0
     f96:	11 24       	eor	r1, r1
     f98:	08 b6       	in	r0, 0x38	; 56
     f9a:	0f 92       	push	r0
     f9c:	18 be       	out	0x38, r1	; 56
     f9e:	09 b6       	in	r0, 0x39	; 57
     fa0:	0f 92       	push	r0
     fa2:	19 be       	out	0x39, r1	; 57
     fa4:	0b b6       	in	r0, 0x3b	; 59
     fa6:	0f 92       	push	r0
     fa8:	1b be       	out	0x3b, r1	; 59
     faa:	2f 93       	push	r18
     fac:	3f 93       	push	r19
     fae:	4f 93       	push	r20
     fb0:	5f 93       	push	r21
     fb2:	6f 93       	push	r22
     fb4:	7f 93       	push	r23
     fb6:	8f 93       	push	r24
     fb8:	9f 93       	push	r25
     fba:	af 93       	push	r26
     fbc:	bf 93       	push	r27
     fbe:	ef 93       	push	r30
     fc0:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     fc2:	e0 91 9d 20 	lds	r30, 0x209D	; 0x80209d <tc_tcc1_cca_callback>
     fc6:	f0 91 9e 20 	lds	r31, 0x209E	; 0x80209e <tc_tcc1_cca_callback+0x1>
     fca:	30 97       	sbiw	r30, 0x00	; 0
     fcc:	09 f0       	breq	.+2      	; 0xfd0 <__vector_22+0x42>
		tc_tcc1_cca_callback();
     fce:	19 95       	eicall
	}
}
     fd0:	ff 91       	pop	r31
     fd2:	ef 91       	pop	r30
     fd4:	bf 91       	pop	r27
     fd6:	af 91       	pop	r26
     fd8:	9f 91       	pop	r25
     fda:	8f 91       	pop	r24
     fdc:	7f 91       	pop	r23
     fde:	6f 91       	pop	r22
     fe0:	5f 91       	pop	r21
     fe2:	4f 91       	pop	r20
     fe4:	3f 91       	pop	r19
     fe6:	2f 91       	pop	r18
     fe8:	0f 90       	pop	r0
     fea:	0b be       	out	0x3b, r0	; 59
     fec:	0f 90       	pop	r0
     fee:	09 be       	out	0x39, r0	; 57
     ff0:	0f 90       	pop	r0
     ff2:	08 be       	out	0x38, r0	; 56
     ff4:	0f 90       	pop	r0
     ff6:	0f be       	out	0x3f, r0	; 63
     ff8:	0f 90       	pop	r0
     ffa:	1f 90       	pop	r1
     ffc:	18 95       	reti

00000ffe <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     ffe:	1f 92       	push	r1
    1000:	0f 92       	push	r0
    1002:	0f b6       	in	r0, 0x3f	; 63
    1004:	0f 92       	push	r0
    1006:	11 24       	eor	r1, r1
    1008:	08 b6       	in	r0, 0x38	; 56
    100a:	0f 92       	push	r0
    100c:	18 be       	out	0x38, r1	; 56
    100e:	09 b6       	in	r0, 0x39	; 57
    1010:	0f 92       	push	r0
    1012:	19 be       	out	0x39, r1	; 57
    1014:	0b b6       	in	r0, 0x3b	; 59
    1016:	0f 92       	push	r0
    1018:	1b be       	out	0x3b, r1	; 59
    101a:	2f 93       	push	r18
    101c:	3f 93       	push	r19
    101e:	4f 93       	push	r20
    1020:	5f 93       	push	r21
    1022:	6f 93       	push	r22
    1024:	7f 93       	push	r23
    1026:	8f 93       	push	r24
    1028:	9f 93       	push	r25
    102a:	af 93       	push	r26
    102c:	bf 93       	push	r27
    102e:	ef 93       	push	r30
    1030:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
    1032:	e0 91 9b 20 	lds	r30, 0x209B	; 0x80209b <tc_tcc1_ccb_callback>
    1036:	f0 91 9c 20 	lds	r31, 0x209C	; 0x80209c <tc_tcc1_ccb_callback+0x1>
    103a:	30 97       	sbiw	r30, 0x00	; 0
    103c:	09 f0       	breq	.+2      	; 0x1040 <__vector_23+0x42>
		tc_tcc1_ccb_callback();
    103e:	19 95       	eicall
	}
}
    1040:	ff 91       	pop	r31
    1042:	ef 91       	pop	r30
    1044:	bf 91       	pop	r27
    1046:	af 91       	pop	r26
    1048:	9f 91       	pop	r25
    104a:	8f 91       	pop	r24
    104c:	7f 91       	pop	r23
    104e:	6f 91       	pop	r22
    1050:	5f 91       	pop	r21
    1052:	4f 91       	pop	r20
    1054:	3f 91       	pop	r19
    1056:	2f 91       	pop	r18
    1058:	0f 90       	pop	r0
    105a:	0b be       	out	0x3b, r0	; 59
    105c:	0f 90       	pop	r0
    105e:	09 be       	out	0x39, r0	; 57
    1060:	0f 90       	pop	r0
    1062:	08 be       	out	0x38, r0	; 56
    1064:	0f 90       	pop	r0
    1066:	0f be       	out	0x3f, r0	; 63
    1068:	0f 90       	pop	r0
    106a:	1f 90       	pop	r1
    106c:	18 95       	reti

0000106e <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
    106e:	1f 92       	push	r1
    1070:	0f 92       	push	r0
    1072:	0f b6       	in	r0, 0x3f	; 63
    1074:	0f 92       	push	r0
    1076:	11 24       	eor	r1, r1
    1078:	08 b6       	in	r0, 0x38	; 56
    107a:	0f 92       	push	r0
    107c:	18 be       	out	0x38, r1	; 56
    107e:	09 b6       	in	r0, 0x39	; 57
    1080:	0f 92       	push	r0
    1082:	19 be       	out	0x39, r1	; 57
    1084:	0b b6       	in	r0, 0x3b	; 59
    1086:	0f 92       	push	r0
    1088:	1b be       	out	0x3b, r1	; 59
    108a:	2f 93       	push	r18
    108c:	3f 93       	push	r19
    108e:	4f 93       	push	r20
    1090:	5f 93       	push	r21
    1092:	6f 93       	push	r22
    1094:	7f 93       	push	r23
    1096:	8f 93       	push	r24
    1098:	9f 93       	push	r25
    109a:	af 93       	push	r26
    109c:	bf 93       	push	r27
    109e:	ef 93       	push	r30
    10a0:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
    10a2:	e0 91 99 20 	lds	r30, 0x2099	; 0x802099 <tc_tcd0_ovf_callback>
    10a6:	f0 91 9a 20 	lds	r31, 0x209A	; 0x80209a <tc_tcd0_ovf_callback+0x1>
    10aa:	30 97       	sbiw	r30, 0x00	; 0
    10ac:	09 f0       	breq	.+2      	; 0x10b0 <__vector_77+0x42>
		tc_tcd0_ovf_callback();
    10ae:	19 95       	eicall
	}
}
    10b0:	ff 91       	pop	r31
    10b2:	ef 91       	pop	r30
    10b4:	bf 91       	pop	r27
    10b6:	af 91       	pop	r26
    10b8:	9f 91       	pop	r25
    10ba:	8f 91       	pop	r24
    10bc:	7f 91       	pop	r23
    10be:	6f 91       	pop	r22
    10c0:	5f 91       	pop	r21
    10c2:	4f 91       	pop	r20
    10c4:	3f 91       	pop	r19
    10c6:	2f 91       	pop	r18
    10c8:	0f 90       	pop	r0
    10ca:	0b be       	out	0x3b, r0	; 59
    10cc:	0f 90       	pop	r0
    10ce:	09 be       	out	0x39, r0	; 57
    10d0:	0f 90       	pop	r0
    10d2:	08 be       	out	0x38, r0	; 56
    10d4:	0f 90       	pop	r0
    10d6:	0f be       	out	0x3f, r0	; 63
    10d8:	0f 90       	pop	r0
    10da:	1f 90       	pop	r1
    10dc:	18 95       	reti

000010de <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
    10de:	1f 92       	push	r1
    10e0:	0f 92       	push	r0
    10e2:	0f b6       	in	r0, 0x3f	; 63
    10e4:	0f 92       	push	r0
    10e6:	11 24       	eor	r1, r1
    10e8:	08 b6       	in	r0, 0x38	; 56
    10ea:	0f 92       	push	r0
    10ec:	18 be       	out	0x38, r1	; 56
    10ee:	09 b6       	in	r0, 0x39	; 57
    10f0:	0f 92       	push	r0
    10f2:	19 be       	out	0x39, r1	; 57
    10f4:	0b b6       	in	r0, 0x3b	; 59
    10f6:	0f 92       	push	r0
    10f8:	1b be       	out	0x3b, r1	; 59
    10fa:	2f 93       	push	r18
    10fc:	3f 93       	push	r19
    10fe:	4f 93       	push	r20
    1100:	5f 93       	push	r21
    1102:	6f 93       	push	r22
    1104:	7f 93       	push	r23
    1106:	8f 93       	push	r24
    1108:	9f 93       	push	r25
    110a:	af 93       	push	r26
    110c:	bf 93       	push	r27
    110e:	ef 93       	push	r30
    1110:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
    1112:	e0 91 97 20 	lds	r30, 0x2097	; 0x802097 <tc_tcd0_err_callback>
    1116:	f0 91 98 20 	lds	r31, 0x2098	; 0x802098 <tc_tcd0_err_callback+0x1>
    111a:	30 97       	sbiw	r30, 0x00	; 0
    111c:	09 f0       	breq	.+2      	; 0x1120 <__vector_78+0x42>
		tc_tcd0_err_callback();
    111e:	19 95       	eicall
	}
}
    1120:	ff 91       	pop	r31
    1122:	ef 91       	pop	r30
    1124:	bf 91       	pop	r27
    1126:	af 91       	pop	r26
    1128:	9f 91       	pop	r25
    112a:	8f 91       	pop	r24
    112c:	7f 91       	pop	r23
    112e:	6f 91       	pop	r22
    1130:	5f 91       	pop	r21
    1132:	4f 91       	pop	r20
    1134:	3f 91       	pop	r19
    1136:	2f 91       	pop	r18
    1138:	0f 90       	pop	r0
    113a:	0b be       	out	0x3b, r0	; 59
    113c:	0f 90       	pop	r0
    113e:	09 be       	out	0x39, r0	; 57
    1140:	0f 90       	pop	r0
    1142:	08 be       	out	0x38, r0	; 56
    1144:	0f 90       	pop	r0
    1146:	0f be       	out	0x3f, r0	; 63
    1148:	0f 90       	pop	r0
    114a:	1f 90       	pop	r1
    114c:	18 95       	reti

0000114e <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
    114e:	1f 92       	push	r1
    1150:	0f 92       	push	r0
    1152:	0f b6       	in	r0, 0x3f	; 63
    1154:	0f 92       	push	r0
    1156:	11 24       	eor	r1, r1
    1158:	08 b6       	in	r0, 0x38	; 56
    115a:	0f 92       	push	r0
    115c:	18 be       	out	0x38, r1	; 56
    115e:	09 b6       	in	r0, 0x39	; 57
    1160:	0f 92       	push	r0
    1162:	19 be       	out	0x39, r1	; 57
    1164:	0b b6       	in	r0, 0x3b	; 59
    1166:	0f 92       	push	r0
    1168:	1b be       	out	0x3b, r1	; 59
    116a:	2f 93       	push	r18
    116c:	3f 93       	push	r19
    116e:	4f 93       	push	r20
    1170:	5f 93       	push	r21
    1172:	6f 93       	push	r22
    1174:	7f 93       	push	r23
    1176:	8f 93       	push	r24
    1178:	9f 93       	push	r25
    117a:	af 93       	push	r26
    117c:	bf 93       	push	r27
    117e:	ef 93       	push	r30
    1180:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
    1182:	e0 91 95 20 	lds	r30, 0x2095	; 0x802095 <tc_tcd0_cca_callback>
    1186:	f0 91 96 20 	lds	r31, 0x2096	; 0x802096 <tc_tcd0_cca_callback+0x1>
    118a:	30 97       	sbiw	r30, 0x00	; 0
    118c:	09 f0       	breq	.+2      	; 0x1190 <__vector_79+0x42>
		tc_tcd0_cca_callback();
    118e:	19 95       	eicall
	}
}
    1190:	ff 91       	pop	r31
    1192:	ef 91       	pop	r30
    1194:	bf 91       	pop	r27
    1196:	af 91       	pop	r26
    1198:	9f 91       	pop	r25
    119a:	8f 91       	pop	r24
    119c:	7f 91       	pop	r23
    119e:	6f 91       	pop	r22
    11a0:	5f 91       	pop	r21
    11a2:	4f 91       	pop	r20
    11a4:	3f 91       	pop	r19
    11a6:	2f 91       	pop	r18
    11a8:	0f 90       	pop	r0
    11aa:	0b be       	out	0x3b, r0	; 59
    11ac:	0f 90       	pop	r0
    11ae:	09 be       	out	0x39, r0	; 57
    11b0:	0f 90       	pop	r0
    11b2:	08 be       	out	0x38, r0	; 56
    11b4:	0f 90       	pop	r0
    11b6:	0f be       	out	0x3f, r0	; 63
    11b8:	0f 90       	pop	r0
    11ba:	1f 90       	pop	r1
    11bc:	18 95       	reti

000011be <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
    11be:	1f 92       	push	r1
    11c0:	0f 92       	push	r0
    11c2:	0f b6       	in	r0, 0x3f	; 63
    11c4:	0f 92       	push	r0
    11c6:	11 24       	eor	r1, r1
    11c8:	08 b6       	in	r0, 0x38	; 56
    11ca:	0f 92       	push	r0
    11cc:	18 be       	out	0x38, r1	; 56
    11ce:	09 b6       	in	r0, 0x39	; 57
    11d0:	0f 92       	push	r0
    11d2:	19 be       	out	0x39, r1	; 57
    11d4:	0b b6       	in	r0, 0x3b	; 59
    11d6:	0f 92       	push	r0
    11d8:	1b be       	out	0x3b, r1	; 59
    11da:	2f 93       	push	r18
    11dc:	3f 93       	push	r19
    11de:	4f 93       	push	r20
    11e0:	5f 93       	push	r21
    11e2:	6f 93       	push	r22
    11e4:	7f 93       	push	r23
    11e6:	8f 93       	push	r24
    11e8:	9f 93       	push	r25
    11ea:	af 93       	push	r26
    11ec:	bf 93       	push	r27
    11ee:	ef 93       	push	r30
    11f0:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
    11f2:	e0 91 93 20 	lds	r30, 0x2093	; 0x802093 <tc_tcd0_ccb_callback>
    11f6:	f0 91 94 20 	lds	r31, 0x2094	; 0x802094 <tc_tcd0_ccb_callback+0x1>
    11fa:	30 97       	sbiw	r30, 0x00	; 0
    11fc:	09 f0       	breq	.+2      	; 0x1200 <__vector_80+0x42>
		tc_tcd0_ccb_callback();
    11fe:	19 95       	eicall
	}
}
    1200:	ff 91       	pop	r31
    1202:	ef 91       	pop	r30
    1204:	bf 91       	pop	r27
    1206:	af 91       	pop	r26
    1208:	9f 91       	pop	r25
    120a:	8f 91       	pop	r24
    120c:	7f 91       	pop	r23
    120e:	6f 91       	pop	r22
    1210:	5f 91       	pop	r21
    1212:	4f 91       	pop	r20
    1214:	3f 91       	pop	r19
    1216:	2f 91       	pop	r18
    1218:	0f 90       	pop	r0
    121a:	0b be       	out	0x3b, r0	; 59
    121c:	0f 90       	pop	r0
    121e:	09 be       	out	0x39, r0	; 57
    1220:	0f 90       	pop	r0
    1222:	08 be       	out	0x38, r0	; 56
    1224:	0f 90       	pop	r0
    1226:	0f be       	out	0x3f, r0	; 63
    1228:	0f 90       	pop	r0
    122a:	1f 90       	pop	r1
    122c:	18 95       	reti

0000122e <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
    122e:	1f 92       	push	r1
    1230:	0f 92       	push	r0
    1232:	0f b6       	in	r0, 0x3f	; 63
    1234:	0f 92       	push	r0
    1236:	11 24       	eor	r1, r1
    1238:	08 b6       	in	r0, 0x38	; 56
    123a:	0f 92       	push	r0
    123c:	18 be       	out	0x38, r1	; 56
    123e:	09 b6       	in	r0, 0x39	; 57
    1240:	0f 92       	push	r0
    1242:	19 be       	out	0x39, r1	; 57
    1244:	0b b6       	in	r0, 0x3b	; 59
    1246:	0f 92       	push	r0
    1248:	1b be       	out	0x3b, r1	; 59
    124a:	2f 93       	push	r18
    124c:	3f 93       	push	r19
    124e:	4f 93       	push	r20
    1250:	5f 93       	push	r21
    1252:	6f 93       	push	r22
    1254:	7f 93       	push	r23
    1256:	8f 93       	push	r24
    1258:	9f 93       	push	r25
    125a:	af 93       	push	r26
    125c:	bf 93       	push	r27
    125e:	ef 93       	push	r30
    1260:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
    1262:	e0 91 91 20 	lds	r30, 0x2091	; 0x802091 <tc_tcd0_ccc_callback>
    1266:	f0 91 92 20 	lds	r31, 0x2092	; 0x802092 <tc_tcd0_ccc_callback+0x1>
    126a:	30 97       	sbiw	r30, 0x00	; 0
    126c:	09 f0       	breq	.+2      	; 0x1270 <__vector_81+0x42>
		tc_tcd0_ccc_callback();
    126e:	19 95       	eicall
	}
}
    1270:	ff 91       	pop	r31
    1272:	ef 91       	pop	r30
    1274:	bf 91       	pop	r27
    1276:	af 91       	pop	r26
    1278:	9f 91       	pop	r25
    127a:	8f 91       	pop	r24
    127c:	7f 91       	pop	r23
    127e:	6f 91       	pop	r22
    1280:	5f 91       	pop	r21
    1282:	4f 91       	pop	r20
    1284:	3f 91       	pop	r19
    1286:	2f 91       	pop	r18
    1288:	0f 90       	pop	r0
    128a:	0b be       	out	0x3b, r0	; 59
    128c:	0f 90       	pop	r0
    128e:	09 be       	out	0x39, r0	; 57
    1290:	0f 90       	pop	r0
    1292:	08 be       	out	0x38, r0	; 56
    1294:	0f 90       	pop	r0
    1296:	0f be       	out	0x3f, r0	; 63
    1298:	0f 90       	pop	r0
    129a:	1f 90       	pop	r1
    129c:	18 95       	reti

0000129e <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
    129e:	1f 92       	push	r1
    12a0:	0f 92       	push	r0
    12a2:	0f b6       	in	r0, 0x3f	; 63
    12a4:	0f 92       	push	r0
    12a6:	11 24       	eor	r1, r1
    12a8:	08 b6       	in	r0, 0x38	; 56
    12aa:	0f 92       	push	r0
    12ac:	18 be       	out	0x38, r1	; 56
    12ae:	09 b6       	in	r0, 0x39	; 57
    12b0:	0f 92       	push	r0
    12b2:	19 be       	out	0x39, r1	; 57
    12b4:	0b b6       	in	r0, 0x3b	; 59
    12b6:	0f 92       	push	r0
    12b8:	1b be       	out	0x3b, r1	; 59
    12ba:	2f 93       	push	r18
    12bc:	3f 93       	push	r19
    12be:	4f 93       	push	r20
    12c0:	5f 93       	push	r21
    12c2:	6f 93       	push	r22
    12c4:	7f 93       	push	r23
    12c6:	8f 93       	push	r24
    12c8:	9f 93       	push	r25
    12ca:	af 93       	push	r26
    12cc:	bf 93       	push	r27
    12ce:	ef 93       	push	r30
    12d0:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
    12d2:	e0 91 8f 20 	lds	r30, 0x208F	; 0x80208f <tc_tcd0_ccd_callback>
    12d6:	f0 91 90 20 	lds	r31, 0x2090	; 0x802090 <tc_tcd0_ccd_callback+0x1>
    12da:	30 97       	sbiw	r30, 0x00	; 0
    12dc:	09 f0       	breq	.+2      	; 0x12e0 <__vector_82+0x42>
		tc_tcd0_ccd_callback();
    12de:	19 95       	eicall
	}
}
    12e0:	ff 91       	pop	r31
    12e2:	ef 91       	pop	r30
    12e4:	bf 91       	pop	r27
    12e6:	af 91       	pop	r26
    12e8:	9f 91       	pop	r25
    12ea:	8f 91       	pop	r24
    12ec:	7f 91       	pop	r23
    12ee:	6f 91       	pop	r22
    12f0:	5f 91       	pop	r21
    12f2:	4f 91       	pop	r20
    12f4:	3f 91       	pop	r19
    12f6:	2f 91       	pop	r18
    12f8:	0f 90       	pop	r0
    12fa:	0b be       	out	0x3b, r0	; 59
    12fc:	0f 90       	pop	r0
    12fe:	09 be       	out	0x39, r0	; 57
    1300:	0f 90       	pop	r0
    1302:	08 be       	out	0x38, r0	; 56
    1304:	0f 90       	pop	r0
    1306:	0f be       	out	0x3f, r0	; 63
    1308:	0f 90       	pop	r0
    130a:	1f 90       	pop	r1
    130c:	18 95       	reti

0000130e <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
    130e:	1f 92       	push	r1
    1310:	0f 92       	push	r0
    1312:	0f b6       	in	r0, 0x3f	; 63
    1314:	0f 92       	push	r0
    1316:	11 24       	eor	r1, r1
    1318:	08 b6       	in	r0, 0x38	; 56
    131a:	0f 92       	push	r0
    131c:	18 be       	out	0x38, r1	; 56
    131e:	09 b6       	in	r0, 0x39	; 57
    1320:	0f 92       	push	r0
    1322:	19 be       	out	0x39, r1	; 57
    1324:	0b b6       	in	r0, 0x3b	; 59
    1326:	0f 92       	push	r0
    1328:	1b be       	out	0x3b, r1	; 59
    132a:	2f 93       	push	r18
    132c:	3f 93       	push	r19
    132e:	4f 93       	push	r20
    1330:	5f 93       	push	r21
    1332:	6f 93       	push	r22
    1334:	7f 93       	push	r23
    1336:	8f 93       	push	r24
    1338:	9f 93       	push	r25
    133a:	af 93       	push	r26
    133c:	bf 93       	push	r27
    133e:	ef 93       	push	r30
    1340:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
    1342:	e0 91 8d 20 	lds	r30, 0x208D	; 0x80208d <tc_tcd1_ovf_callback>
    1346:	f0 91 8e 20 	lds	r31, 0x208E	; 0x80208e <tc_tcd1_ovf_callback+0x1>
    134a:	30 97       	sbiw	r30, 0x00	; 0
    134c:	09 f0       	breq	.+2      	; 0x1350 <__vector_83+0x42>
		tc_tcd1_ovf_callback();
    134e:	19 95       	eicall
	}
}
    1350:	ff 91       	pop	r31
    1352:	ef 91       	pop	r30
    1354:	bf 91       	pop	r27
    1356:	af 91       	pop	r26
    1358:	9f 91       	pop	r25
    135a:	8f 91       	pop	r24
    135c:	7f 91       	pop	r23
    135e:	6f 91       	pop	r22
    1360:	5f 91       	pop	r21
    1362:	4f 91       	pop	r20
    1364:	3f 91       	pop	r19
    1366:	2f 91       	pop	r18
    1368:	0f 90       	pop	r0
    136a:	0b be       	out	0x3b, r0	; 59
    136c:	0f 90       	pop	r0
    136e:	09 be       	out	0x39, r0	; 57
    1370:	0f 90       	pop	r0
    1372:	08 be       	out	0x38, r0	; 56
    1374:	0f 90       	pop	r0
    1376:	0f be       	out	0x3f, r0	; 63
    1378:	0f 90       	pop	r0
    137a:	1f 90       	pop	r1
    137c:	18 95       	reti

0000137e <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
    137e:	1f 92       	push	r1
    1380:	0f 92       	push	r0
    1382:	0f b6       	in	r0, 0x3f	; 63
    1384:	0f 92       	push	r0
    1386:	11 24       	eor	r1, r1
    1388:	08 b6       	in	r0, 0x38	; 56
    138a:	0f 92       	push	r0
    138c:	18 be       	out	0x38, r1	; 56
    138e:	09 b6       	in	r0, 0x39	; 57
    1390:	0f 92       	push	r0
    1392:	19 be       	out	0x39, r1	; 57
    1394:	0b b6       	in	r0, 0x3b	; 59
    1396:	0f 92       	push	r0
    1398:	1b be       	out	0x3b, r1	; 59
    139a:	2f 93       	push	r18
    139c:	3f 93       	push	r19
    139e:	4f 93       	push	r20
    13a0:	5f 93       	push	r21
    13a2:	6f 93       	push	r22
    13a4:	7f 93       	push	r23
    13a6:	8f 93       	push	r24
    13a8:	9f 93       	push	r25
    13aa:	af 93       	push	r26
    13ac:	bf 93       	push	r27
    13ae:	ef 93       	push	r30
    13b0:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
    13b2:	e0 91 8b 20 	lds	r30, 0x208B	; 0x80208b <tc_tcd1_err_callback>
    13b6:	f0 91 8c 20 	lds	r31, 0x208C	; 0x80208c <tc_tcd1_err_callback+0x1>
    13ba:	30 97       	sbiw	r30, 0x00	; 0
    13bc:	09 f0       	breq	.+2      	; 0x13c0 <__vector_84+0x42>
		tc_tcd1_err_callback();
    13be:	19 95       	eicall
	}
}
    13c0:	ff 91       	pop	r31
    13c2:	ef 91       	pop	r30
    13c4:	bf 91       	pop	r27
    13c6:	af 91       	pop	r26
    13c8:	9f 91       	pop	r25
    13ca:	8f 91       	pop	r24
    13cc:	7f 91       	pop	r23
    13ce:	6f 91       	pop	r22
    13d0:	5f 91       	pop	r21
    13d2:	4f 91       	pop	r20
    13d4:	3f 91       	pop	r19
    13d6:	2f 91       	pop	r18
    13d8:	0f 90       	pop	r0
    13da:	0b be       	out	0x3b, r0	; 59
    13dc:	0f 90       	pop	r0
    13de:	09 be       	out	0x39, r0	; 57
    13e0:	0f 90       	pop	r0
    13e2:	08 be       	out	0x38, r0	; 56
    13e4:	0f 90       	pop	r0
    13e6:	0f be       	out	0x3f, r0	; 63
    13e8:	0f 90       	pop	r0
    13ea:	1f 90       	pop	r1
    13ec:	18 95       	reti

000013ee <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
    13ee:	1f 92       	push	r1
    13f0:	0f 92       	push	r0
    13f2:	0f b6       	in	r0, 0x3f	; 63
    13f4:	0f 92       	push	r0
    13f6:	11 24       	eor	r1, r1
    13f8:	08 b6       	in	r0, 0x38	; 56
    13fa:	0f 92       	push	r0
    13fc:	18 be       	out	0x38, r1	; 56
    13fe:	09 b6       	in	r0, 0x39	; 57
    1400:	0f 92       	push	r0
    1402:	19 be       	out	0x39, r1	; 57
    1404:	0b b6       	in	r0, 0x3b	; 59
    1406:	0f 92       	push	r0
    1408:	1b be       	out	0x3b, r1	; 59
    140a:	2f 93       	push	r18
    140c:	3f 93       	push	r19
    140e:	4f 93       	push	r20
    1410:	5f 93       	push	r21
    1412:	6f 93       	push	r22
    1414:	7f 93       	push	r23
    1416:	8f 93       	push	r24
    1418:	9f 93       	push	r25
    141a:	af 93       	push	r26
    141c:	bf 93       	push	r27
    141e:	ef 93       	push	r30
    1420:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
    1422:	e0 91 89 20 	lds	r30, 0x2089	; 0x802089 <tc_tcd1_cca_callback>
    1426:	f0 91 8a 20 	lds	r31, 0x208A	; 0x80208a <tc_tcd1_cca_callback+0x1>
    142a:	30 97       	sbiw	r30, 0x00	; 0
    142c:	09 f0       	breq	.+2      	; 0x1430 <__vector_85+0x42>
		tc_tcd1_cca_callback();
    142e:	19 95       	eicall
	}
}
    1430:	ff 91       	pop	r31
    1432:	ef 91       	pop	r30
    1434:	bf 91       	pop	r27
    1436:	af 91       	pop	r26
    1438:	9f 91       	pop	r25
    143a:	8f 91       	pop	r24
    143c:	7f 91       	pop	r23
    143e:	6f 91       	pop	r22
    1440:	5f 91       	pop	r21
    1442:	4f 91       	pop	r20
    1444:	3f 91       	pop	r19
    1446:	2f 91       	pop	r18
    1448:	0f 90       	pop	r0
    144a:	0b be       	out	0x3b, r0	; 59
    144c:	0f 90       	pop	r0
    144e:	09 be       	out	0x39, r0	; 57
    1450:	0f 90       	pop	r0
    1452:	08 be       	out	0x38, r0	; 56
    1454:	0f 90       	pop	r0
    1456:	0f be       	out	0x3f, r0	; 63
    1458:	0f 90       	pop	r0
    145a:	1f 90       	pop	r1
    145c:	18 95       	reti

0000145e <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
    145e:	1f 92       	push	r1
    1460:	0f 92       	push	r0
    1462:	0f b6       	in	r0, 0x3f	; 63
    1464:	0f 92       	push	r0
    1466:	11 24       	eor	r1, r1
    1468:	08 b6       	in	r0, 0x38	; 56
    146a:	0f 92       	push	r0
    146c:	18 be       	out	0x38, r1	; 56
    146e:	09 b6       	in	r0, 0x39	; 57
    1470:	0f 92       	push	r0
    1472:	19 be       	out	0x39, r1	; 57
    1474:	0b b6       	in	r0, 0x3b	; 59
    1476:	0f 92       	push	r0
    1478:	1b be       	out	0x3b, r1	; 59
    147a:	2f 93       	push	r18
    147c:	3f 93       	push	r19
    147e:	4f 93       	push	r20
    1480:	5f 93       	push	r21
    1482:	6f 93       	push	r22
    1484:	7f 93       	push	r23
    1486:	8f 93       	push	r24
    1488:	9f 93       	push	r25
    148a:	af 93       	push	r26
    148c:	bf 93       	push	r27
    148e:	ef 93       	push	r30
    1490:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
    1492:	e0 91 87 20 	lds	r30, 0x2087	; 0x802087 <tc_tcd1_ccb_callback>
    1496:	f0 91 88 20 	lds	r31, 0x2088	; 0x802088 <tc_tcd1_ccb_callback+0x1>
    149a:	30 97       	sbiw	r30, 0x00	; 0
    149c:	09 f0       	breq	.+2      	; 0x14a0 <__vector_86+0x42>
		tc_tcd1_ccb_callback();
    149e:	19 95       	eicall
	}
}
    14a0:	ff 91       	pop	r31
    14a2:	ef 91       	pop	r30
    14a4:	bf 91       	pop	r27
    14a6:	af 91       	pop	r26
    14a8:	9f 91       	pop	r25
    14aa:	8f 91       	pop	r24
    14ac:	7f 91       	pop	r23
    14ae:	6f 91       	pop	r22
    14b0:	5f 91       	pop	r21
    14b2:	4f 91       	pop	r20
    14b4:	3f 91       	pop	r19
    14b6:	2f 91       	pop	r18
    14b8:	0f 90       	pop	r0
    14ba:	0b be       	out	0x3b, r0	; 59
    14bc:	0f 90       	pop	r0
    14be:	09 be       	out	0x39, r0	; 57
    14c0:	0f 90       	pop	r0
    14c2:	08 be       	out	0x38, r0	; 56
    14c4:	0f 90       	pop	r0
    14c6:	0f be       	out	0x3f, r0	; 63
    14c8:	0f 90       	pop	r0
    14ca:	1f 90       	pop	r1
    14cc:	18 95       	reti

000014ce <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
    14ce:	1f 92       	push	r1
    14d0:	0f 92       	push	r0
    14d2:	0f b6       	in	r0, 0x3f	; 63
    14d4:	0f 92       	push	r0
    14d6:	11 24       	eor	r1, r1
    14d8:	08 b6       	in	r0, 0x38	; 56
    14da:	0f 92       	push	r0
    14dc:	18 be       	out	0x38, r1	; 56
    14de:	09 b6       	in	r0, 0x39	; 57
    14e0:	0f 92       	push	r0
    14e2:	19 be       	out	0x39, r1	; 57
    14e4:	0b b6       	in	r0, 0x3b	; 59
    14e6:	0f 92       	push	r0
    14e8:	1b be       	out	0x3b, r1	; 59
    14ea:	2f 93       	push	r18
    14ec:	3f 93       	push	r19
    14ee:	4f 93       	push	r20
    14f0:	5f 93       	push	r21
    14f2:	6f 93       	push	r22
    14f4:	7f 93       	push	r23
    14f6:	8f 93       	push	r24
    14f8:	9f 93       	push	r25
    14fa:	af 93       	push	r26
    14fc:	bf 93       	push	r27
    14fe:	ef 93       	push	r30
    1500:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
    1502:	e0 91 85 20 	lds	r30, 0x2085	; 0x802085 <tc_tce0_ovf_callback>
    1506:	f0 91 86 20 	lds	r31, 0x2086	; 0x802086 <tc_tce0_ovf_callback+0x1>
    150a:	30 97       	sbiw	r30, 0x00	; 0
    150c:	09 f0       	breq	.+2      	; 0x1510 <__vector_47+0x42>
		tc_tce0_ovf_callback();
    150e:	19 95       	eicall
	}
}
    1510:	ff 91       	pop	r31
    1512:	ef 91       	pop	r30
    1514:	bf 91       	pop	r27
    1516:	af 91       	pop	r26
    1518:	9f 91       	pop	r25
    151a:	8f 91       	pop	r24
    151c:	7f 91       	pop	r23
    151e:	6f 91       	pop	r22
    1520:	5f 91       	pop	r21
    1522:	4f 91       	pop	r20
    1524:	3f 91       	pop	r19
    1526:	2f 91       	pop	r18
    1528:	0f 90       	pop	r0
    152a:	0b be       	out	0x3b, r0	; 59
    152c:	0f 90       	pop	r0
    152e:	09 be       	out	0x39, r0	; 57
    1530:	0f 90       	pop	r0
    1532:	08 be       	out	0x38, r0	; 56
    1534:	0f 90       	pop	r0
    1536:	0f be       	out	0x3f, r0	; 63
    1538:	0f 90       	pop	r0
    153a:	1f 90       	pop	r1
    153c:	18 95       	reti

0000153e <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
    153e:	1f 92       	push	r1
    1540:	0f 92       	push	r0
    1542:	0f b6       	in	r0, 0x3f	; 63
    1544:	0f 92       	push	r0
    1546:	11 24       	eor	r1, r1
    1548:	08 b6       	in	r0, 0x38	; 56
    154a:	0f 92       	push	r0
    154c:	18 be       	out	0x38, r1	; 56
    154e:	09 b6       	in	r0, 0x39	; 57
    1550:	0f 92       	push	r0
    1552:	19 be       	out	0x39, r1	; 57
    1554:	0b b6       	in	r0, 0x3b	; 59
    1556:	0f 92       	push	r0
    1558:	1b be       	out	0x3b, r1	; 59
    155a:	2f 93       	push	r18
    155c:	3f 93       	push	r19
    155e:	4f 93       	push	r20
    1560:	5f 93       	push	r21
    1562:	6f 93       	push	r22
    1564:	7f 93       	push	r23
    1566:	8f 93       	push	r24
    1568:	9f 93       	push	r25
    156a:	af 93       	push	r26
    156c:	bf 93       	push	r27
    156e:	ef 93       	push	r30
    1570:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
    1572:	e0 91 83 20 	lds	r30, 0x2083	; 0x802083 <tc_tce0_err_callback>
    1576:	f0 91 84 20 	lds	r31, 0x2084	; 0x802084 <tc_tce0_err_callback+0x1>
    157a:	30 97       	sbiw	r30, 0x00	; 0
    157c:	09 f0       	breq	.+2      	; 0x1580 <__vector_48+0x42>
		tc_tce0_err_callback();
    157e:	19 95       	eicall
	}
}
    1580:	ff 91       	pop	r31
    1582:	ef 91       	pop	r30
    1584:	bf 91       	pop	r27
    1586:	af 91       	pop	r26
    1588:	9f 91       	pop	r25
    158a:	8f 91       	pop	r24
    158c:	7f 91       	pop	r23
    158e:	6f 91       	pop	r22
    1590:	5f 91       	pop	r21
    1592:	4f 91       	pop	r20
    1594:	3f 91       	pop	r19
    1596:	2f 91       	pop	r18
    1598:	0f 90       	pop	r0
    159a:	0b be       	out	0x3b, r0	; 59
    159c:	0f 90       	pop	r0
    159e:	09 be       	out	0x39, r0	; 57
    15a0:	0f 90       	pop	r0
    15a2:	08 be       	out	0x38, r0	; 56
    15a4:	0f 90       	pop	r0
    15a6:	0f be       	out	0x3f, r0	; 63
    15a8:	0f 90       	pop	r0
    15aa:	1f 90       	pop	r1
    15ac:	18 95       	reti

000015ae <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
    15ae:	1f 92       	push	r1
    15b0:	0f 92       	push	r0
    15b2:	0f b6       	in	r0, 0x3f	; 63
    15b4:	0f 92       	push	r0
    15b6:	11 24       	eor	r1, r1
    15b8:	08 b6       	in	r0, 0x38	; 56
    15ba:	0f 92       	push	r0
    15bc:	18 be       	out	0x38, r1	; 56
    15be:	09 b6       	in	r0, 0x39	; 57
    15c0:	0f 92       	push	r0
    15c2:	19 be       	out	0x39, r1	; 57
    15c4:	0b b6       	in	r0, 0x3b	; 59
    15c6:	0f 92       	push	r0
    15c8:	1b be       	out	0x3b, r1	; 59
    15ca:	2f 93       	push	r18
    15cc:	3f 93       	push	r19
    15ce:	4f 93       	push	r20
    15d0:	5f 93       	push	r21
    15d2:	6f 93       	push	r22
    15d4:	7f 93       	push	r23
    15d6:	8f 93       	push	r24
    15d8:	9f 93       	push	r25
    15da:	af 93       	push	r26
    15dc:	bf 93       	push	r27
    15de:	ef 93       	push	r30
    15e0:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
    15e2:	e0 91 81 20 	lds	r30, 0x2081	; 0x802081 <tc_tce0_cca_callback>
    15e6:	f0 91 82 20 	lds	r31, 0x2082	; 0x802082 <tc_tce0_cca_callback+0x1>
    15ea:	30 97       	sbiw	r30, 0x00	; 0
    15ec:	09 f0       	breq	.+2      	; 0x15f0 <__vector_49+0x42>
		tc_tce0_cca_callback();
    15ee:	19 95       	eicall
	}
}
    15f0:	ff 91       	pop	r31
    15f2:	ef 91       	pop	r30
    15f4:	bf 91       	pop	r27
    15f6:	af 91       	pop	r26
    15f8:	9f 91       	pop	r25
    15fa:	8f 91       	pop	r24
    15fc:	7f 91       	pop	r23
    15fe:	6f 91       	pop	r22
    1600:	5f 91       	pop	r21
    1602:	4f 91       	pop	r20
    1604:	3f 91       	pop	r19
    1606:	2f 91       	pop	r18
    1608:	0f 90       	pop	r0
    160a:	0b be       	out	0x3b, r0	; 59
    160c:	0f 90       	pop	r0
    160e:	09 be       	out	0x39, r0	; 57
    1610:	0f 90       	pop	r0
    1612:	08 be       	out	0x38, r0	; 56
    1614:	0f 90       	pop	r0
    1616:	0f be       	out	0x3f, r0	; 63
    1618:	0f 90       	pop	r0
    161a:	1f 90       	pop	r1
    161c:	18 95       	reti

0000161e <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
    161e:	1f 92       	push	r1
    1620:	0f 92       	push	r0
    1622:	0f b6       	in	r0, 0x3f	; 63
    1624:	0f 92       	push	r0
    1626:	11 24       	eor	r1, r1
    1628:	08 b6       	in	r0, 0x38	; 56
    162a:	0f 92       	push	r0
    162c:	18 be       	out	0x38, r1	; 56
    162e:	09 b6       	in	r0, 0x39	; 57
    1630:	0f 92       	push	r0
    1632:	19 be       	out	0x39, r1	; 57
    1634:	0b b6       	in	r0, 0x3b	; 59
    1636:	0f 92       	push	r0
    1638:	1b be       	out	0x3b, r1	; 59
    163a:	2f 93       	push	r18
    163c:	3f 93       	push	r19
    163e:	4f 93       	push	r20
    1640:	5f 93       	push	r21
    1642:	6f 93       	push	r22
    1644:	7f 93       	push	r23
    1646:	8f 93       	push	r24
    1648:	9f 93       	push	r25
    164a:	af 93       	push	r26
    164c:	bf 93       	push	r27
    164e:	ef 93       	push	r30
    1650:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
    1652:	e0 91 7f 20 	lds	r30, 0x207F	; 0x80207f <tc_tce0_ccb_callback>
    1656:	f0 91 80 20 	lds	r31, 0x2080	; 0x802080 <tc_tce0_ccb_callback+0x1>
    165a:	30 97       	sbiw	r30, 0x00	; 0
    165c:	09 f0       	breq	.+2      	; 0x1660 <__vector_50+0x42>
		tc_tce0_ccb_callback();
    165e:	19 95       	eicall
	}
}
    1660:	ff 91       	pop	r31
    1662:	ef 91       	pop	r30
    1664:	bf 91       	pop	r27
    1666:	af 91       	pop	r26
    1668:	9f 91       	pop	r25
    166a:	8f 91       	pop	r24
    166c:	7f 91       	pop	r23
    166e:	6f 91       	pop	r22
    1670:	5f 91       	pop	r21
    1672:	4f 91       	pop	r20
    1674:	3f 91       	pop	r19
    1676:	2f 91       	pop	r18
    1678:	0f 90       	pop	r0
    167a:	0b be       	out	0x3b, r0	; 59
    167c:	0f 90       	pop	r0
    167e:	09 be       	out	0x39, r0	; 57
    1680:	0f 90       	pop	r0
    1682:	08 be       	out	0x38, r0	; 56
    1684:	0f 90       	pop	r0
    1686:	0f be       	out	0x3f, r0	; 63
    1688:	0f 90       	pop	r0
    168a:	1f 90       	pop	r1
    168c:	18 95       	reti

0000168e <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
    168e:	1f 92       	push	r1
    1690:	0f 92       	push	r0
    1692:	0f b6       	in	r0, 0x3f	; 63
    1694:	0f 92       	push	r0
    1696:	11 24       	eor	r1, r1
    1698:	08 b6       	in	r0, 0x38	; 56
    169a:	0f 92       	push	r0
    169c:	18 be       	out	0x38, r1	; 56
    169e:	09 b6       	in	r0, 0x39	; 57
    16a0:	0f 92       	push	r0
    16a2:	19 be       	out	0x39, r1	; 57
    16a4:	0b b6       	in	r0, 0x3b	; 59
    16a6:	0f 92       	push	r0
    16a8:	1b be       	out	0x3b, r1	; 59
    16aa:	2f 93       	push	r18
    16ac:	3f 93       	push	r19
    16ae:	4f 93       	push	r20
    16b0:	5f 93       	push	r21
    16b2:	6f 93       	push	r22
    16b4:	7f 93       	push	r23
    16b6:	8f 93       	push	r24
    16b8:	9f 93       	push	r25
    16ba:	af 93       	push	r26
    16bc:	bf 93       	push	r27
    16be:	ef 93       	push	r30
    16c0:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
    16c2:	e0 91 7d 20 	lds	r30, 0x207D	; 0x80207d <tc_tce0_ccc_callback>
    16c6:	f0 91 7e 20 	lds	r31, 0x207E	; 0x80207e <tc_tce0_ccc_callback+0x1>
    16ca:	30 97       	sbiw	r30, 0x00	; 0
    16cc:	09 f0       	breq	.+2      	; 0x16d0 <__vector_51+0x42>
		tc_tce0_ccc_callback();
    16ce:	19 95       	eicall
	}
}
    16d0:	ff 91       	pop	r31
    16d2:	ef 91       	pop	r30
    16d4:	bf 91       	pop	r27
    16d6:	af 91       	pop	r26
    16d8:	9f 91       	pop	r25
    16da:	8f 91       	pop	r24
    16dc:	7f 91       	pop	r23
    16de:	6f 91       	pop	r22
    16e0:	5f 91       	pop	r21
    16e2:	4f 91       	pop	r20
    16e4:	3f 91       	pop	r19
    16e6:	2f 91       	pop	r18
    16e8:	0f 90       	pop	r0
    16ea:	0b be       	out	0x3b, r0	; 59
    16ec:	0f 90       	pop	r0
    16ee:	09 be       	out	0x39, r0	; 57
    16f0:	0f 90       	pop	r0
    16f2:	08 be       	out	0x38, r0	; 56
    16f4:	0f 90       	pop	r0
    16f6:	0f be       	out	0x3f, r0	; 63
    16f8:	0f 90       	pop	r0
    16fa:	1f 90       	pop	r1
    16fc:	18 95       	reti

000016fe <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
    16fe:	1f 92       	push	r1
    1700:	0f 92       	push	r0
    1702:	0f b6       	in	r0, 0x3f	; 63
    1704:	0f 92       	push	r0
    1706:	11 24       	eor	r1, r1
    1708:	08 b6       	in	r0, 0x38	; 56
    170a:	0f 92       	push	r0
    170c:	18 be       	out	0x38, r1	; 56
    170e:	09 b6       	in	r0, 0x39	; 57
    1710:	0f 92       	push	r0
    1712:	19 be       	out	0x39, r1	; 57
    1714:	0b b6       	in	r0, 0x3b	; 59
    1716:	0f 92       	push	r0
    1718:	1b be       	out	0x3b, r1	; 59
    171a:	2f 93       	push	r18
    171c:	3f 93       	push	r19
    171e:	4f 93       	push	r20
    1720:	5f 93       	push	r21
    1722:	6f 93       	push	r22
    1724:	7f 93       	push	r23
    1726:	8f 93       	push	r24
    1728:	9f 93       	push	r25
    172a:	af 93       	push	r26
    172c:	bf 93       	push	r27
    172e:	ef 93       	push	r30
    1730:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
    1732:	e0 91 7b 20 	lds	r30, 0x207B	; 0x80207b <tc_tce0_ccd_callback>
    1736:	f0 91 7c 20 	lds	r31, 0x207C	; 0x80207c <tc_tce0_ccd_callback+0x1>
    173a:	30 97       	sbiw	r30, 0x00	; 0
    173c:	09 f0       	breq	.+2      	; 0x1740 <__vector_52+0x42>
		tc_tce0_ccd_callback();
    173e:	19 95       	eicall
	}
}
    1740:	ff 91       	pop	r31
    1742:	ef 91       	pop	r30
    1744:	bf 91       	pop	r27
    1746:	af 91       	pop	r26
    1748:	9f 91       	pop	r25
    174a:	8f 91       	pop	r24
    174c:	7f 91       	pop	r23
    174e:	6f 91       	pop	r22
    1750:	5f 91       	pop	r21
    1752:	4f 91       	pop	r20
    1754:	3f 91       	pop	r19
    1756:	2f 91       	pop	r18
    1758:	0f 90       	pop	r0
    175a:	0b be       	out	0x3b, r0	; 59
    175c:	0f 90       	pop	r0
    175e:	09 be       	out	0x39, r0	; 57
    1760:	0f 90       	pop	r0
    1762:	08 be       	out	0x38, r0	; 56
    1764:	0f 90       	pop	r0
    1766:	0f be       	out	0x3f, r0	; 63
    1768:	0f 90       	pop	r0
    176a:	1f 90       	pop	r1
    176c:	18 95       	reti

0000176e <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
    176e:	1f 92       	push	r1
    1770:	0f 92       	push	r0
    1772:	0f b6       	in	r0, 0x3f	; 63
    1774:	0f 92       	push	r0
    1776:	11 24       	eor	r1, r1
    1778:	08 b6       	in	r0, 0x38	; 56
    177a:	0f 92       	push	r0
    177c:	18 be       	out	0x38, r1	; 56
    177e:	09 b6       	in	r0, 0x39	; 57
    1780:	0f 92       	push	r0
    1782:	19 be       	out	0x39, r1	; 57
    1784:	0b b6       	in	r0, 0x3b	; 59
    1786:	0f 92       	push	r0
    1788:	1b be       	out	0x3b, r1	; 59
    178a:	2f 93       	push	r18
    178c:	3f 93       	push	r19
    178e:	4f 93       	push	r20
    1790:	5f 93       	push	r21
    1792:	6f 93       	push	r22
    1794:	7f 93       	push	r23
    1796:	8f 93       	push	r24
    1798:	9f 93       	push	r25
    179a:	af 93       	push	r26
    179c:	bf 93       	push	r27
    179e:	ef 93       	push	r30
    17a0:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
    17a2:	e0 91 79 20 	lds	r30, 0x2079	; 0x802079 <tc_tce1_ovf_callback>
    17a6:	f0 91 7a 20 	lds	r31, 0x207A	; 0x80207a <tc_tce1_ovf_callback+0x1>
    17aa:	30 97       	sbiw	r30, 0x00	; 0
    17ac:	09 f0       	breq	.+2      	; 0x17b0 <__vector_53+0x42>
		tc_tce1_ovf_callback();
    17ae:	19 95       	eicall
	}
}
    17b0:	ff 91       	pop	r31
    17b2:	ef 91       	pop	r30
    17b4:	bf 91       	pop	r27
    17b6:	af 91       	pop	r26
    17b8:	9f 91       	pop	r25
    17ba:	8f 91       	pop	r24
    17bc:	7f 91       	pop	r23
    17be:	6f 91       	pop	r22
    17c0:	5f 91       	pop	r21
    17c2:	4f 91       	pop	r20
    17c4:	3f 91       	pop	r19
    17c6:	2f 91       	pop	r18
    17c8:	0f 90       	pop	r0
    17ca:	0b be       	out	0x3b, r0	; 59
    17cc:	0f 90       	pop	r0
    17ce:	09 be       	out	0x39, r0	; 57
    17d0:	0f 90       	pop	r0
    17d2:	08 be       	out	0x38, r0	; 56
    17d4:	0f 90       	pop	r0
    17d6:	0f be       	out	0x3f, r0	; 63
    17d8:	0f 90       	pop	r0
    17da:	1f 90       	pop	r1
    17dc:	18 95       	reti

000017de <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
    17de:	1f 92       	push	r1
    17e0:	0f 92       	push	r0
    17e2:	0f b6       	in	r0, 0x3f	; 63
    17e4:	0f 92       	push	r0
    17e6:	11 24       	eor	r1, r1
    17e8:	08 b6       	in	r0, 0x38	; 56
    17ea:	0f 92       	push	r0
    17ec:	18 be       	out	0x38, r1	; 56
    17ee:	09 b6       	in	r0, 0x39	; 57
    17f0:	0f 92       	push	r0
    17f2:	19 be       	out	0x39, r1	; 57
    17f4:	0b b6       	in	r0, 0x3b	; 59
    17f6:	0f 92       	push	r0
    17f8:	1b be       	out	0x3b, r1	; 59
    17fa:	2f 93       	push	r18
    17fc:	3f 93       	push	r19
    17fe:	4f 93       	push	r20
    1800:	5f 93       	push	r21
    1802:	6f 93       	push	r22
    1804:	7f 93       	push	r23
    1806:	8f 93       	push	r24
    1808:	9f 93       	push	r25
    180a:	af 93       	push	r26
    180c:	bf 93       	push	r27
    180e:	ef 93       	push	r30
    1810:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
    1812:	e0 91 77 20 	lds	r30, 0x2077	; 0x802077 <tc_tce1_err_callback>
    1816:	f0 91 78 20 	lds	r31, 0x2078	; 0x802078 <tc_tce1_err_callback+0x1>
    181a:	30 97       	sbiw	r30, 0x00	; 0
    181c:	09 f0       	breq	.+2      	; 0x1820 <__vector_54+0x42>
		tc_tce1_err_callback();
    181e:	19 95       	eicall
	}
}
    1820:	ff 91       	pop	r31
    1822:	ef 91       	pop	r30
    1824:	bf 91       	pop	r27
    1826:	af 91       	pop	r26
    1828:	9f 91       	pop	r25
    182a:	8f 91       	pop	r24
    182c:	7f 91       	pop	r23
    182e:	6f 91       	pop	r22
    1830:	5f 91       	pop	r21
    1832:	4f 91       	pop	r20
    1834:	3f 91       	pop	r19
    1836:	2f 91       	pop	r18
    1838:	0f 90       	pop	r0
    183a:	0b be       	out	0x3b, r0	; 59
    183c:	0f 90       	pop	r0
    183e:	09 be       	out	0x39, r0	; 57
    1840:	0f 90       	pop	r0
    1842:	08 be       	out	0x38, r0	; 56
    1844:	0f 90       	pop	r0
    1846:	0f be       	out	0x3f, r0	; 63
    1848:	0f 90       	pop	r0
    184a:	1f 90       	pop	r1
    184c:	18 95       	reti

0000184e <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
    184e:	1f 92       	push	r1
    1850:	0f 92       	push	r0
    1852:	0f b6       	in	r0, 0x3f	; 63
    1854:	0f 92       	push	r0
    1856:	11 24       	eor	r1, r1
    1858:	08 b6       	in	r0, 0x38	; 56
    185a:	0f 92       	push	r0
    185c:	18 be       	out	0x38, r1	; 56
    185e:	09 b6       	in	r0, 0x39	; 57
    1860:	0f 92       	push	r0
    1862:	19 be       	out	0x39, r1	; 57
    1864:	0b b6       	in	r0, 0x3b	; 59
    1866:	0f 92       	push	r0
    1868:	1b be       	out	0x3b, r1	; 59
    186a:	2f 93       	push	r18
    186c:	3f 93       	push	r19
    186e:	4f 93       	push	r20
    1870:	5f 93       	push	r21
    1872:	6f 93       	push	r22
    1874:	7f 93       	push	r23
    1876:	8f 93       	push	r24
    1878:	9f 93       	push	r25
    187a:	af 93       	push	r26
    187c:	bf 93       	push	r27
    187e:	ef 93       	push	r30
    1880:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
    1882:	e0 91 75 20 	lds	r30, 0x2075	; 0x802075 <tc_tce1_cca_callback>
    1886:	f0 91 76 20 	lds	r31, 0x2076	; 0x802076 <tc_tce1_cca_callback+0x1>
    188a:	30 97       	sbiw	r30, 0x00	; 0
    188c:	09 f0       	breq	.+2      	; 0x1890 <__vector_55+0x42>
		tc_tce1_cca_callback();
    188e:	19 95       	eicall
	}
}
    1890:	ff 91       	pop	r31
    1892:	ef 91       	pop	r30
    1894:	bf 91       	pop	r27
    1896:	af 91       	pop	r26
    1898:	9f 91       	pop	r25
    189a:	8f 91       	pop	r24
    189c:	7f 91       	pop	r23
    189e:	6f 91       	pop	r22
    18a0:	5f 91       	pop	r21
    18a2:	4f 91       	pop	r20
    18a4:	3f 91       	pop	r19
    18a6:	2f 91       	pop	r18
    18a8:	0f 90       	pop	r0
    18aa:	0b be       	out	0x3b, r0	; 59
    18ac:	0f 90       	pop	r0
    18ae:	09 be       	out	0x39, r0	; 57
    18b0:	0f 90       	pop	r0
    18b2:	08 be       	out	0x38, r0	; 56
    18b4:	0f 90       	pop	r0
    18b6:	0f be       	out	0x3f, r0	; 63
    18b8:	0f 90       	pop	r0
    18ba:	1f 90       	pop	r1
    18bc:	18 95       	reti

000018be <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
    18be:	1f 92       	push	r1
    18c0:	0f 92       	push	r0
    18c2:	0f b6       	in	r0, 0x3f	; 63
    18c4:	0f 92       	push	r0
    18c6:	11 24       	eor	r1, r1
    18c8:	08 b6       	in	r0, 0x38	; 56
    18ca:	0f 92       	push	r0
    18cc:	18 be       	out	0x38, r1	; 56
    18ce:	09 b6       	in	r0, 0x39	; 57
    18d0:	0f 92       	push	r0
    18d2:	19 be       	out	0x39, r1	; 57
    18d4:	0b b6       	in	r0, 0x3b	; 59
    18d6:	0f 92       	push	r0
    18d8:	1b be       	out	0x3b, r1	; 59
    18da:	2f 93       	push	r18
    18dc:	3f 93       	push	r19
    18de:	4f 93       	push	r20
    18e0:	5f 93       	push	r21
    18e2:	6f 93       	push	r22
    18e4:	7f 93       	push	r23
    18e6:	8f 93       	push	r24
    18e8:	9f 93       	push	r25
    18ea:	af 93       	push	r26
    18ec:	bf 93       	push	r27
    18ee:	ef 93       	push	r30
    18f0:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
    18f2:	e0 91 73 20 	lds	r30, 0x2073	; 0x802073 <tc_tce1_ccb_callback>
    18f6:	f0 91 74 20 	lds	r31, 0x2074	; 0x802074 <tc_tce1_ccb_callback+0x1>
    18fa:	30 97       	sbiw	r30, 0x00	; 0
    18fc:	09 f0       	breq	.+2      	; 0x1900 <__vector_56+0x42>
		tc_tce1_ccb_callback();
    18fe:	19 95       	eicall
	}
}
    1900:	ff 91       	pop	r31
    1902:	ef 91       	pop	r30
    1904:	bf 91       	pop	r27
    1906:	af 91       	pop	r26
    1908:	9f 91       	pop	r25
    190a:	8f 91       	pop	r24
    190c:	7f 91       	pop	r23
    190e:	6f 91       	pop	r22
    1910:	5f 91       	pop	r21
    1912:	4f 91       	pop	r20
    1914:	3f 91       	pop	r19
    1916:	2f 91       	pop	r18
    1918:	0f 90       	pop	r0
    191a:	0b be       	out	0x3b, r0	; 59
    191c:	0f 90       	pop	r0
    191e:	09 be       	out	0x39, r0	; 57
    1920:	0f 90       	pop	r0
    1922:	08 be       	out	0x38, r0	; 56
    1924:	0f 90       	pop	r0
    1926:	0f be       	out	0x3f, r0	; 63
    1928:	0f 90       	pop	r0
    192a:	1f 90       	pop	r1
    192c:	18 95       	reti

0000192e <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
    192e:	1f 92       	push	r1
    1930:	0f 92       	push	r0
    1932:	0f b6       	in	r0, 0x3f	; 63
    1934:	0f 92       	push	r0
    1936:	11 24       	eor	r1, r1
    1938:	08 b6       	in	r0, 0x38	; 56
    193a:	0f 92       	push	r0
    193c:	18 be       	out	0x38, r1	; 56
    193e:	09 b6       	in	r0, 0x39	; 57
    1940:	0f 92       	push	r0
    1942:	19 be       	out	0x39, r1	; 57
    1944:	0b b6       	in	r0, 0x3b	; 59
    1946:	0f 92       	push	r0
    1948:	1b be       	out	0x3b, r1	; 59
    194a:	2f 93       	push	r18
    194c:	3f 93       	push	r19
    194e:	4f 93       	push	r20
    1950:	5f 93       	push	r21
    1952:	6f 93       	push	r22
    1954:	7f 93       	push	r23
    1956:	8f 93       	push	r24
    1958:	9f 93       	push	r25
    195a:	af 93       	push	r26
    195c:	bf 93       	push	r27
    195e:	ef 93       	push	r30
    1960:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
    1962:	e0 91 71 20 	lds	r30, 0x2071	; 0x802071 <tc_tcf0_ovf_callback>
    1966:	f0 91 72 20 	lds	r31, 0x2072	; 0x802072 <tc_tcf0_ovf_callback+0x1>
    196a:	30 97       	sbiw	r30, 0x00	; 0
    196c:	09 f0       	breq	.+2      	; 0x1970 <__vector_108+0x42>
		tc_tcf0_ovf_callback();
    196e:	19 95       	eicall
	}
}
    1970:	ff 91       	pop	r31
    1972:	ef 91       	pop	r30
    1974:	bf 91       	pop	r27
    1976:	af 91       	pop	r26
    1978:	9f 91       	pop	r25
    197a:	8f 91       	pop	r24
    197c:	7f 91       	pop	r23
    197e:	6f 91       	pop	r22
    1980:	5f 91       	pop	r21
    1982:	4f 91       	pop	r20
    1984:	3f 91       	pop	r19
    1986:	2f 91       	pop	r18
    1988:	0f 90       	pop	r0
    198a:	0b be       	out	0x3b, r0	; 59
    198c:	0f 90       	pop	r0
    198e:	09 be       	out	0x39, r0	; 57
    1990:	0f 90       	pop	r0
    1992:	08 be       	out	0x38, r0	; 56
    1994:	0f 90       	pop	r0
    1996:	0f be       	out	0x3f, r0	; 63
    1998:	0f 90       	pop	r0
    199a:	1f 90       	pop	r1
    199c:	18 95       	reti

0000199e <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
    199e:	1f 92       	push	r1
    19a0:	0f 92       	push	r0
    19a2:	0f b6       	in	r0, 0x3f	; 63
    19a4:	0f 92       	push	r0
    19a6:	11 24       	eor	r1, r1
    19a8:	08 b6       	in	r0, 0x38	; 56
    19aa:	0f 92       	push	r0
    19ac:	18 be       	out	0x38, r1	; 56
    19ae:	09 b6       	in	r0, 0x39	; 57
    19b0:	0f 92       	push	r0
    19b2:	19 be       	out	0x39, r1	; 57
    19b4:	0b b6       	in	r0, 0x3b	; 59
    19b6:	0f 92       	push	r0
    19b8:	1b be       	out	0x3b, r1	; 59
    19ba:	2f 93       	push	r18
    19bc:	3f 93       	push	r19
    19be:	4f 93       	push	r20
    19c0:	5f 93       	push	r21
    19c2:	6f 93       	push	r22
    19c4:	7f 93       	push	r23
    19c6:	8f 93       	push	r24
    19c8:	9f 93       	push	r25
    19ca:	af 93       	push	r26
    19cc:	bf 93       	push	r27
    19ce:	ef 93       	push	r30
    19d0:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
    19d2:	e0 91 6f 20 	lds	r30, 0x206F	; 0x80206f <tc_tcf0_err_callback>
    19d6:	f0 91 70 20 	lds	r31, 0x2070	; 0x802070 <tc_tcf0_err_callback+0x1>
    19da:	30 97       	sbiw	r30, 0x00	; 0
    19dc:	09 f0       	breq	.+2      	; 0x19e0 <__vector_109+0x42>
		tc_tcf0_err_callback();
    19de:	19 95       	eicall
	}
}
    19e0:	ff 91       	pop	r31
    19e2:	ef 91       	pop	r30
    19e4:	bf 91       	pop	r27
    19e6:	af 91       	pop	r26
    19e8:	9f 91       	pop	r25
    19ea:	8f 91       	pop	r24
    19ec:	7f 91       	pop	r23
    19ee:	6f 91       	pop	r22
    19f0:	5f 91       	pop	r21
    19f2:	4f 91       	pop	r20
    19f4:	3f 91       	pop	r19
    19f6:	2f 91       	pop	r18
    19f8:	0f 90       	pop	r0
    19fa:	0b be       	out	0x3b, r0	; 59
    19fc:	0f 90       	pop	r0
    19fe:	09 be       	out	0x39, r0	; 57
    1a00:	0f 90       	pop	r0
    1a02:	08 be       	out	0x38, r0	; 56
    1a04:	0f 90       	pop	r0
    1a06:	0f be       	out	0x3f, r0	; 63
    1a08:	0f 90       	pop	r0
    1a0a:	1f 90       	pop	r1
    1a0c:	18 95       	reti

00001a0e <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
    1a0e:	1f 92       	push	r1
    1a10:	0f 92       	push	r0
    1a12:	0f b6       	in	r0, 0x3f	; 63
    1a14:	0f 92       	push	r0
    1a16:	11 24       	eor	r1, r1
    1a18:	08 b6       	in	r0, 0x38	; 56
    1a1a:	0f 92       	push	r0
    1a1c:	18 be       	out	0x38, r1	; 56
    1a1e:	09 b6       	in	r0, 0x39	; 57
    1a20:	0f 92       	push	r0
    1a22:	19 be       	out	0x39, r1	; 57
    1a24:	0b b6       	in	r0, 0x3b	; 59
    1a26:	0f 92       	push	r0
    1a28:	1b be       	out	0x3b, r1	; 59
    1a2a:	2f 93       	push	r18
    1a2c:	3f 93       	push	r19
    1a2e:	4f 93       	push	r20
    1a30:	5f 93       	push	r21
    1a32:	6f 93       	push	r22
    1a34:	7f 93       	push	r23
    1a36:	8f 93       	push	r24
    1a38:	9f 93       	push	r25
    1a3a:	af 93       	push	r26
    1a3c:	bf 93       	push	r27
    1a3e:	ef 93       	push	r30
    1a40:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
    1a42:	e0 91 6d 20 	lds	r30, 0x206D	; 0x80206d <tc_tcf0_cca_callback>
    1a46:	f0 91 6e 20 	lds	r31, 0x206E	; 0x80206e <tc_tcf0_cca_callback+0x1>
    1a4a:	30 97       	sbiw	r30, 0x00	; 0
    1a4c:	09 f0       	breq	.+2      	; 0x1a50 <__vector_110+0x42>
		tc_tcf0_cca_callback();
    1a4e:	19 95       	eicall
	}
}
    1a50:	ff 91       	pop	r31
    1a52:	ef 91       	pop	r30
    1a54:	bf 91       	pop	r27
    1a56:	af 91       	pop	r26
    1a58:	9f 91       	pop	r25
    1a5a:	8f 91       	pop	r24
    1a5c:	7f 91       	pop	r23
    1a5e:	6f 91       	pop	r22
    1a60:	5f 91       	pop	r21
    1a62:	4f 91       	pop	r20
    1a64:	3f 91       	pop	r19
    1a66:	2f 91       	pop	r18
    1a68:	0f 90       	pop	r0
    1a6a:	0b be       	out	0x3b, r0	; 59
    1a6c:	0f 90       	pop	r0
    1a6e:	09 be       	out	0x39, r0	; 57
    1a70:	0f 90       	pop	r0
    1a72:	08 be       	out	0x38, r0	; 56
    1a74:	0f 90       	pop	r0
    1a76:	0f be       	out	0x3f, r0	; 63
    1a78:	0f 90       	pop	r0
    1a7a:	1f 90       	pop	r1
    1a7c:	18 95       	reti

00001a7e <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
    1a7e:	1f 92       	push	r1
    1a80:	0f 92       	push	r0
    1a82:	0f b6       	in	r0, 0x3f	; 63
    1a84:	0f 92       	push	r0
    1a86:	11 24       	eor	r1, r1
    1a88:	08 b6       	in	r0, 0x38	; 56
    1a8a:	0f 92       	push	r0
    1a8c:	18 be       	out	0x38, r1	; 56
    1a8e:	09 b6       	in	r0, 0x39	; 57
    1a90:	0f 92       	push	r0
    1a92:	19 be       	out	0x39, r1	; 57
    1a94:	0b b6       	in	r0, 0x3b	; 59
    1a96:	0f 92       	push	r0
    1a98:	1b be       	out	0x3b, r1	; 59
    1a9a:	2f 93       	push	r18
    1a9c:	3f 93       	push	r19
    1a9e:	4f 93       	push	r20
    1aa0:	5f 93       	push	r21
    1aa2:	6f 93       	push	r22
    1aa4:	7f 93       	push	r23
    1aa6:	8f 93       	push	r24
    1aa8:	9f 93       	push	r25
    1aaa:	af 93       	push	r26
    1aac:	bf 93       	push	r27
    1aae:	ef 93       	push	r30
    1ab0:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
    1ab2:	e0 91 6b 20 	lds	r30, 0x206B	; 0x80206b <tc_tcf0_ccb_callback>
    1ab6:	f0 91 6c 20 	lds	r31, 0x206C	; 0x80206c <tc_tcf0_ccb_callback+0x1>
    1aba:	30 97       	sbiw	r30, 0x00	; 0
    1abc:	09 f0       	breq	.+2      	; 0x1ac0 <__vector_111+0x42>
		tc_tcf0_ccb_callback();
    1abe:	19 95       	eicall
	}
}
    1ac0:	ff 91       	pop	r31
    1ac2:	ef 91       	pop	r30
    1ac4:	bf 91       	pop	r27
    1ac6:	af 91       	pop	r26
    1ac8:	9f 91       	pop	r25
    1aca:	8f 91       	pop	r24
    1acc:	7f 91       	pop	r23
    1ace:	6f 91       	pop	r22
    1ad0:	5f 91       	pop	r21
    1ad2:	4f 91       	pop	r20
    1ad4:	3f 91       	pop	r19
    1ad6:	2f 91       	pop	r18
    1ad8:	0f 90       	pop	r0
    1ada:	0b be       	out	0x3b, r0	; 59
    1adc:	0f 90       	pop	r0
    1ade:	09 be       	out	0x39, r0	; 57
    1ae0:	0f 90       	pop	r0
    1ae2:	08 be       	out	0x38, r0	; 56
    1ae4:	0f 90       	pop	r0
    1ae6:	0f be       	out	0x3f, r0	; 63
    1ae8:	0f 90       	pop	r0
    1aea:	1f 90       	pop	r1
    1aec:	18 95       	reti

00001aee <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
    1aee:	1f 92       	push	r1
    1af0:	0f 92       	push	r0
    1af2:	0f b6       	in	r0, 0x3f	; 63
    1af4:	0f 92       	push	r0
    1af6:	11 24       	eor	r1, r1
    1af8:	08 b6       	in	r0, 0x38	; 56
    1afa:	0f 92       	push	r0
    1afc:	18 be       	out	0x38, r1	; 56
    1afe:	09 b6       	in	r0, 0x39	; 57
    1b00:	0f 92       	push	r0
    1b02:	19 be       	out	0x39, r1	; 57
    1b04:	0b b6       	in	r0, 0x3b	; 59
    1b06:	0f 92       	push	r0
    1b08:	1b be       	out	0x3b, r1	; 59
    1b0a:	2f 93       	push	r18
    1b0c:	3f 93       	push	r19
    1b0e:	4f 93       	push	r20
    1b10:	5f 93       	push	r21
    1b12:	6f 93       	push	r22
    1b14:	7f 93       	push	r23
    1b16:	8f 93       	push	r24
    1b18:	9f 93       	push	r25
    1b1a:	af 93       	push	r26
    1b1c:	bf 93       	push	r27
    1b1e:	ef 93       	push	r30
    1b20:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
    1b22:	e0 91 69 20 	lds	r30, 0x2069	; 0x802069 <tc_tcf0_ccc_callback>
    1b26:	f0 91 6a 20 	lds	r31, 0x206A	; 0x80206a <tc_tcf0_ccc_callback+0x1>
    1b2a:	30 97       	sbiw	r30, 0x00	; 0
    1b2c:	09 f0       	breq	.+2      	; 0x1b30 <__vector_112+0x42>
		tc_tcf0_ccc_callback();
    1b2e:	19 95       	eicall
	}
}
    1b30:	ff 91       	pop	r31
    1b32:	ef 91       	pop	r30
    1b34:	bf 91       	pop	r27
    1b36:	af 91       	pop	r26
    1b38:	9f 91       	pop	r25
    1b3a:	8f 91       	pop	r24
    1b3c:	7f 91       	pop	r23
    1b3e:	6f 91       	pop	r22
    1b40:	5f 91       	pop	r21
    1b42:	4f 91       	pop	r20
    1b44:	3f 91       	pop	r19
    1b46:	2f 91       	pop	r18
    1b48:	0f 90       	pop	r0
    1b4a:	0b be       	out	0x3b, r0	; 59
    1b4c:	0f 90       	pop	r0
    1b4e:	09 be       	out	0x39, r0	; 57
    1b50:	0f 90       	pop	r0
    1b52:	08 be       	out	0x38, r0	; 56
    1b54:	0f 90       	pop	r0
    1b56:	0f be       	out	0x3f, r0	; 63
    1b58:	0f 90       	pop	r0
    1b5a:	1f 90       	pop	r1
    1b5c:	18 95       	reti

00001b5e <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
    1b5e:	1f 92       	push	r1
    1b60:	0f 92       	push	r0
    1b62:	0f b6       	in	r0, 0x3f	; 63
    1b64:	0f 92       	push	r0
    1b66:	11 24       	eor	r1, r1
    1b68:	08 b6       	in	r0, 0x38	; 56
    1b6a:	0f 92       	push	r0
    1b6c:	18 be       	out	0x38, r1	; 56
    1b6e:	09 b6       	in	r0, 0x39	; 57
    1b70:	0f 92       	push	r0
    1b72:	19 be       	out	0x39, r1	; 57
    1b74:	0b b6       	in	r0, 0x3b	; 59
    1b76:	0f 92       	push	r0
    1b78:	1b be       	out	0x3b, r1	; 59
    1b7a:	2f 93       	push	r18
    1b7c:	3f 93       	push	r19
    1b7e:	4f 93       	push	r20
    1b80:	5f 93       	push	r21
    1b82:	6f 93       	push	r22
    1b84:	7f 93       	push	r23
    1b86:	8f 93       	push	r24
    1b88:	9f 93       	push	r25
    1b8a:	af 93       	push	r26
    1b8c:	bf 93       	push	r27
    1b8e:	ef 93       	push	r30
    1b90:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
    1b92:	e0 91 67 20 	lds	r30, 0x2067	; 0x802067 <tc_tcf0_ccd_callback>
    1b96:	f0 91 68 20 	lds	r31, 0x2068	; 0x802068 <tc_tcf0_ccd_callback+0x1>
    1b9a:	30 97       	sbiw	r30, 0x00	; 0
    1b9c:	09 f0       	breq	.+2      	; 0x1ba0 <__vector_113+0x42>
		tc_tcf0_ccd_callback();
    1b9e:	19 95       	eicall
	}
}
    1ba0:	ff 91       	pop	r31
    1ba2:	ef 91       	pop	r30
    1ba4:	bf 91       	pop	r27
    1ba6:	af 91       	pop	r26
    1ba8:	9f 91       	pop	r25
    1baa:	8f 91       	pop	r24
    1bac:	7f 91       	pop	r23
    1bae:	6f 91       	pop	r22
    1bb0:	5f 91       	pop	r21
    1bb2:	4f 91       	pop	r20
    1bb4:	3f 91       	pop	r19
    1bb6:	2f 91       	pop	r18
    1bb8:	0f 90       	pop	r0
    1bba:	0b be       	out	0x3b, r0	; 59
    1bbc:	0f 90       	pop	r0
    1bbe:	09 be       	out	0x39, r0	; 57
    1bc0:	0f 90       	pop	r0
    1bc2:	08 be       	out	0x38, r0	; 56
    1bc4:	0f 90       	pop	r0
    1bc6:	0f be       	out	0x3f, r0	; 63
    1bc8:	0f 90       	pop	r0
    1bca:	1f 90       	pop	r1
    1bcc:	18 95       	reti

00001bce <__vector_114>:
 *
 * This function will handle interrupt on Timer Counter F1 overflow and
 * call the callback function.
 */
ISR(TCF1_OVF_vect)
{
    1bce:	1f 92       	push	r1
    1bd0:	0f 92       	push	r0
    1bd2:	0f b6       	in	r0, 0x3f	; 63
    1bd4:	0f 92       	push	r0
    1bd6:	11 24       	eor	r1, r1
    1bd8:	08 b6       	in	r0, 0x38	; 56
    1bda:	0f 92       	push	r0
    1bdc:	18 be       	out	0x38, r1	; 56
    1bde:	09 b6       	in	r0, 0x39	; 57
    1be0:	0f 92       	push	r0
    1be2:	19 be       	out	0x39, r1	; 57
    1be4:	0b b6       	in	r0, 0x3b	; 59
    1be6:	0f 92       	push	r0
    1be8:	1b be       	out	0x3b, r1	; 59
    1bea:	2f 93       	push	r18
    1bec:	3f 93       	push	r19
    1bee:	4f 93       	push	r20
    1bf0:	5f 93       	push	r21
    1bf2:	6f 93       	push	r22
    1bf4:	7f 93       	push	r23
    1bf6:	8f 93       	push	r24
    1bf8:	9f 93       	push	r25
    1bfa:	af 93       	push	r26
    1bfc:	bf 93       	push	r27
    1bfe:	ef 93       	push	r30
    1c00:	ff 93       	push	r31
	if (tc_tcf1_ovf_callback) {
    1c02:	e0 91 65 20 	lds	r30, 0x2065	; 0x802065 <tc_tcf1_ovf_callback>
    1c06:	f0 91 66 20 	lds	r31, 0x2066	; 0x802066 <tc_tcf1_ovf_callback+0x1>
    1c0a:	30 97       	sbiw	r30, 0x00	; 0
    1c0c:	09 f0       	breq	.+2      	; 0x1c10 <__vector_114+0x42>
		tc_tcf1_ovf_callback();
    1c0e:	19 95       	eicall
	}
}
    1c10:	ff 91       	pop	r31
    1c12:	ef 91       	pop	r30
    1c14:	bf 91       	pop	r27
    1c16:	af 91       	pop	r26
    1c18:	9f 91       	pop	r25
    1c1a:	8f 91       	pop	r24
    1c1c:	7f 91       	pop	r23
    1c1e:	6f 91       	pop	r22
    1c20:	5f 91       	pop	r21
    1c22:	4f 91       	pop	r20
    1c24:	3f 91       	pop	r19
    1c26:	2f 91       	pop	r18
    1c28:	0f 90       	pop	r0
    1c2a:	0b be       	out	0x3b, r0	; 59
    1c2c:	0f 90       	pop	r0
    1c2e:	09 be       	out	0x39, r0	; 57
    1c30:	0f 90       	pop	r0
    1c32:	08 be       	out	0x38, r0	; 56
    1c34:	0f 90       	pop	r0
    1c36:	0f be       	out	0x3f, r0	; 63
    1c38:	0f 90       	pop	r0
    1c3a:	1f 90       	pop	r1
    1c3c:	18 95       	reti

00001c3e <__vector_115>:
 *
 * This function will handle interrupt on Timer Counter F1 error and
 * call the callback function.
 */
ISR(TCF1_ERR_vect)
{
    1c3e:	1f 92       	push	r1
    1c40:	0f 92       	push	r0
    1c42:	0f b6       	in	r0, 0x3f	; 63
    1c44:	0f 92       	push	r0
    1c46:	11 24       	eor	r1, r1
    1c48:	08 b6       	in	r0, 0x38	; 56
    1c4a:	0f 92       	push	r0
    1c4c:	18 be       	out	0x38, r1	; 56
    1c4e:	09 b6       	in	r0, 0x39	; 57
    1c50:	0f 92       	push	r0
    1c52:	19 be       	out	0x39, r1	; 57
    1c54:	0b b6       	in	r0, 0x3b	; 59
    1c56:	0f 92       	push	r0
    1c58:	1b be       	out	0x3b, r1	; 59
    1c5a:	2f 93       	push	r18
    1c5c:	3f 93       	push	r19
    1c5e:	4f 93       	push	r20
    1c60:	5f 93       	push	r21
    1c62:	6f 93       	push	r22
    1c64:	7f 93       	push	r23
    1c66:	8f 93       	push	r24
    1c68:	9f 93       	push	r25
    1c6a:	af 93       	push	r26
    1c6c:	bf 93       	push	r27
    1c6e:	ef 93       	push	r30
    1c70:	ff 93       	push	r31
	if (tc_tcf1_err_callback) {
    1c72:	e0 91 63 20 	lds	r30, 0x2063	; 0x802063 <tc_tcf1_err_callback>
    1c76:	f0 91 64 20 	lds	r31, 0x2064	; 0x802064 <tc_tcf1_err_callback+0x1>
    1c7a:	30 97       	sbiw	r30, 0x00	; 0
    1c7c:	09 f0       	breq	.+2      	; 0x1c80 <__vector_115+0x42>
		tc_tcf1_err_callback();
    1c7e:	19 95       	eicall
	}
}
    1c80:	ff 91       	pop	r31
    1c82:	ef 91       	pop	r30
    1c84:	bf 91       	pop	r27
    1c86:	af 91       	pop	r26
    1c88:	9f 91       	pop	r25
    1c8a:	8f 91       	pop	r24
    1c8c:	7f 91       	pop	r23
    1c8e:	6f 91       	pop	r22
    1c90:	5f 91       	pop	r21
    1c92:	4f 91       	pop	r20
    1c94:	3f 91       	pop	r19
    1c96:	2f 91       	pop	r18
    1c98:	0f 90       	pop	r0
    1c9a:	0b be       	out	0x3b, r0	; 59
    1c9c:	0f 90       	pop	r0
    1c9e:	09 be       	out	0x39, r0	; 57
    1ca0:	0f 90       	pop	r0
    1ca2:	08 be       	out	0x38, r0	; 56
    1ca4:	0f 90       	pop	r0
    1ca6:	0f be       	out	0x3f, r0	; 63
    1ca8:	0f 90       	pop	r0
    1caa:	1f 90       	pop	r1
    1cac:	18 95       	reti

00001cae <__vector_116>:
 *
 * This function will handle interrupt on Timer Counter F1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF1_CCA_vect)
{
    1cae:	1f 92       	push	r1
    1cb0:	0f 92       	push	r0
    1cb2:	0f b6       	in	r0, 0x3f	; 63
    1cb4:	0f 92       	push	r0
    1cb6:	11 24       	eor	r1, r1
    1cb8:	08 b6       	in	r0, 0x38	; 56
    1cba:	0f 92       	push	r0
    1cbc:	18 be       	out	0x38, r1	; 56
    1cbe:	09 b6       	in	r0, 0x39	; 57
    1cc0:	0f 92       	push	r0
    1cc2:	19 be       	out	0x39, r1	; 57
    1cc4:	0b b6       	in	r0, 0x3b	; 59
    1cc6:	0f 92       	push	r0
    1cc8:	1b be       	out	0x3b, r1	; 59
    1cca:	2f 93       	push	r18
    1ccc:	3f 93       	push	r19
    1cce:	4f 93       	push	r20
    1cd0:	5f 93       	push	r21
    1cd2:	6f 93       	push	r22
    1cd4:	7f 93       	push	r23
    1cd6:	8f 93       	push	r24
    1cd8:	9f 93       	push	r25
    1cda:	af 93       	push	r26
    1cdc:	bf 93       	push	r27
    1cde:	ef 93       	push	r30
    1ce0:	ff 93       	push	r31
	if (tc_tcf1_cca_callback) {
    1ce2:	e0 91 61 20 	lds	r30, 0x2061	; 0x802061 <tc_tcf1_cca_callback>
    1ce6:	f0 91 62 20 	lds	r31, 0x2062	; 0x802062 <tc_tcf1_cca_callback+0x1>
    1cea:	30 97       	sbiw	r30, 0x00	; 0
    1cec:	09 f0       	breq	.+2      	; 0x1cf0 <__vector_116+0x42>
		tc_tcf1_cca_callback();
    1cee:	19 95       	eicall
	}
}
    1cf0:	ff 91       	pop	r31
    1cf2:	ef 91       	pop	r30
    1cf4:	bf 91       	pop	r27
    1cf6:	af 91       	pop	r26
    1cf8:	9f 91       	pop	r25
    1cfa:	8f 91       	pop	r24
    1cfc:	7f 91       	pop	r23
    1cfe:	6f 91       	pop	r22
    1d00:	5f 91       	pop	r21
    1d02:	4f 91       	pop	r20
    1d04:	3f 91       	pop	r19
    1d06:	2f 91       	pop	r18
    1d08:	0f 90       	pop	r0
    1d0a:	0b be       	out	0x3b, r0	; 59
    1d0c:	0f 90       	pop	r0
    1d0e:	09 be       	out	0x39, r0	; 57
    1d10:	0f 90       	pop	r0
    1d12:	08 be       	out	0x38, r0	; 56
    1d14:	0f 90       	pop	r0
    1d16:	0f be       	out	0x3f, r0	; 63
    1d18:	0f 90       	pop	r0
    1d1a:	1f 90       	pop	r1
    1d1c:	18 95       	reti

00001d1e <__vector_117>:
 *
 * This function will handle interrupt on Timer Counter F1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF1_CCB_vect)
{
    1d1e:	1f 92       	push	r1
    1d20:	0f 92       	push	r0
    1d22:	0f b6       	in	r0, 0x3f	; 63
    1d24:	0f 92       	push	r0
    1d26:	11 24       	eor	r1, r1
    1d28:	08 b6       	in	r0, 0x38	; 56
    1d2a:	0f 92       	push	r0
    1d2c:	18 be       	out	0x38, r1	; 56
    1d2e:	09 b6       	in	r0, 0x39	; 57
    1d30:	0f 92       	push	r0
    1d32:	19 be       	out	0x39, r1	; 57
    1d34:	0b b6       	in	r0, 0x3b	; 59
    1d36:	0f 92       	push	r0
    1d38:	1b be       	out	0x3b, r1	; 59
    1d3a:	2f 93       	push	r18
    1d3c:	3f 93       	push	r19
    1d3e:	4f 93       	push	r20
    1d40:	5f 93       	push	r21
    1d42:	6f 93       	push	r22
    1d44:	7f 93       	push	r23
    1d46:	8f 93       	push	r24
    1d48:	9f 93       	push	r25
    1d4a:	af 93       	push	r26
    1d4c:	bf 93       	push	r27
    1d4e:	ef 93       	push	r30
    1d50:	ff 93       	push	r31
	if (tc_tcf1_ccb_callback) {
    1d52:	e0 91 5f 20 	lds	r30, 0x205F	; 0x80205f <tc_tcf1_ccb_callback>
    1d56:	f0 91 60 20 	lds	r31, 0x2060	; 0x802060 <tc_tcf1_ccb_callback+0x1>
    1d5a:	30 97       	sbiw	r30, 0x00	; 0
    1d5c:	09 f0       	breq	.+2      	; 0x1d60 <__vector_117+0x42>
		tc_tcf1_ccb_callback();
    1d5e:	19 95       	eicall
	}
}
    1d60:	ff 91       	pop	r31
    1d62:	ef 91       	pop	r30
    1d64:	bf 91       	pop	r27
    1d66:	af 91       	pop	r26
    1d68:	9f 91       	pop	r25
    1d6a:	8f 91       	pop	r24
    1d6c:	7f 91       	pop	r23
    1d6e:	6f 91       	pop	r22
    1d70:	5f 91       	pop	r21
    1d72:	4f 91       	pop	r20
    1d74:	3f 91       	pop	r19
    1d76:	2f 91       	pop	r18
    1d78:	0f 90       	pop	r0
    1d7a:	0b be       	out	0x3b, r0	; 59
    1d7c:	0f 90       	pop	r0
    1d7e:	09 be       	out	0x39, r0	; 57
    1d80:	0f 90       	pop	r0
    1d82:	08 be       	out	0x38, r0	; 56
    1d84:	0f 90       	pop	r0
    1d86:	0f be       	out	0x3f, r0	; 63
    1d88:	0f 90       	pop	r0
    1d8a:	1f 90       	pop	r1
    1d8c:	18 95       	reti

00001d8e <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    1d8e:	fc 01       	movw	r30, r24
    1d90:	91 81       	ldd	r25, Z+1	; 0x01
    1d92:	95 ff       	sbrs	r25, 5
    1d94:	fd cf       	rjmp	.-6      	; 0x1d90 <usart_putchar+0x2>
    1d96:	60 83       	st	Z, r22
    1d98:	80 e0       	ldi	r24, 0x00	; 0
    1d9a:	90 e0       	ldi	r25, 0x00	; 0
    1d9c:	08 95       	ret

00001d9e <usart_getchar>:
    1d9e:	fc 01       	movw	r30, r24
    1da0:	91 81       	ldd	r25, Z+1	; 0x01
    1da2:	99 23       	and	r25, r25
    1da4:	ec f7       	brge	.-6      	; 0x1da0 <usart_getchar+0x2>
    1da6:	80 81       	ld	r24, Z
    1da8:	08 95       	ret

00001daa <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1daa:	4f 92       	push	r4
    1dac:	5f 92       	push	r5
    1dae:	6f 92       	push	r6
    1db0:	7f 92       	push	r7
    1db2:	8f 92       	push	r8
    1db4:	9f 92       	push	r9
    1db6:	af 92       	push	r10
    1db8:	bf 92       	push	r11
    1dba:	ef 92       	push	r14
    1dbc:	ff 92       	push	r15
    1dbe:	0f 93       	push	r16
    1dc0:	1f 93       	push	r17
    1dc2:	cf 93       	push	r28
    1dc4:	7c 01       	movw	r14, r24
    1dc6:	4a 01       	movw	r8, r20
    1dc8:	5b 01       	movw	r10, r22
    1dca:	28 01       	movw	r4, r16
    1dcc:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1dce:	fc 01       	movw	r30, r24
    1dd0:	84 81       	ldd	r24, Z+4	; 0x04
    1dd2:	82 ff       	sbrs	r24, 2
    1dd4:	16 c0       	rjmp	.+44     	; 0x1e02 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    1dd6:	d9 01       	movw	r26, r18
    1dd8:	c8 01       	movw	r24, r16
    1dda:	68 94       	set
    1ddc:	12 f8       	bld	r1, 2
    1dde:	b6 95       	lsr	r27
    1de0:	a7 95       	ror	r26
    1de2:	97 95       	ror	r25
    1de4:	87 95       	ror	r24
    1de6:	16 94       	lsr	r1
    1de8:	d1 f7       	brne	.-12     	; 0x1dde <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1dea:	b9 01       	movw	r22, r18
    1dec:	a8 01       	movw	r20, r16
    1dee:	03 2e       	mov	r0, r19
    1df0:	36 e1       	ldi	r19, 0x16	; 22
    1df2:	76 95       	lsr	r23
    1df4:	67 95       	ror	r22
    1df6:	57 95       	ror	r21
    1df8:	47 95       	ror	r20
    1dfa:	3a 95       	dec	r19
    1dfc:	d1 f7       	brne	.-12     	; 0x1df2 <usart_set_baudrate+0x48>
    1dfe:	30 2d       	mov	r19, r0
    1e00:	15 c0       	rjmp	.+42     	; 0x1e2c <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    1e02:	d9 01       	movw	r26, r18
    1e04:	c8 01       	movw	r24, r16
    1e06:	68 94       	set
    1e08:	13 f8       	bld	r1, 3
    1e0a:	b6 95       	lsr	r27
    1e0c:	a7 95       	ror	r26
    1e0e:	97 95       	ror	r25
    1e10:	87 95       	ror	r24
    1e12:	16 94       	lsr	r1
    1e14:	d1 f7       	brne	.-12     	; 0x1e0a <usart_set_baudrate+0x60>
		min_rate /= 2;
    1e16:	b9 01       	movw	r22, r18
    1e18:	a8 01       	movw	r20, r16
    1e1a:	03 2e       	mov	r0, r19
    1e1c:	37 e1       	ldi	r19, 0x17	; 23
    1e1e:	76 95       	lsr	r23
    1e20:	67 95       	ror	r22
    1e22:	57 95       	ror	r21
    1e24:	47 95       	ror	r20
    1e26:	3a 95       	dec	r19
    1e28:	d1 f7       	brne	.-12     	; 0x1e1e <usart_set_baudrate+0x74>
    1e2a:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    1e2c:	88 15       	cp	r24, r8
    1e2e:	99 05       	cpc	r25, r9
    1e30:	aa 05       	cpc	r26, r10
    1e32:	bb 05       	cpc	r27, r11
    1e34:	08 f4       	brcc	.+2      	; 0x1e38 <usart_set_baudrate+0x8e>
    1e36:	a6 c0       	rjmp	.+332    	; 0x1f84 <usart_set_baudrate+0x1da>
    1e38:	84 16       	cp	r8, r20
    1e3a:	95 06       	cpc	r9, r21
    1e3c:	a6 06       	cpc	r10, r22
    1e3e:	b7 06       	cpc	r11, r23
    1e40:	08 f4       	brcc	.+2      	; 0x1e44 <usart_set_baudrate+0x9a>
    1e42:	a2 c0       	rjmp	.+324    	; 0x1f88 <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1e44:	f7 01       	movw	r30, r14
    1e46:	84 81       	ldd	r24, Z+4	; 0x04
    1e48:	82 fd       	sbrc	r24, 2
    1e4a:	04 c0       	rjmp	.+8      	; 0x1e54 <usart_set_baudrate+0xaa>
		baud *= 2;
    1e4c:	88 0c       	add	r8, r8
    1e4e:	99 1c       	adc	r9, r9
    1e50:	aa 1c       	adc	r10, r10
    1e52:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    1e54:	c3 01       	movw	r24, r6
    1e56:	b2 01       	movw	r22, r4
    1e58:	a5 01       	movw	r20, r10
    1e5a:	94 01       	movw	r18, r8
    1e5c:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    1e60:	2f 3f       	cpi	r18, 0xFF	; 255
    1e62:	31 05       	cpc	r19, r1
    1e64:	41 05       	cpc	r20, r1
    1e66:	51 05       	cpc	r21, r1
    1e68:	08 f4       	brcc	.+2      	; 0x1e6c <usart_set_baudrate+0xc2>
    1e6a:	90 c0       	rjmp	.+288    	; 0x1f8c <usart_set_baudrate+0x1e2>
    1e6c:	8f ef       	ldi	r24, 0xFF	; 255
    1e6e:	90 e0       	ldi	r25, 0x00	; 0
    1e70:	a0 e0       	ldi	r26, 0x00	; 0
    1e72:	b0 e0       	ldi	r27, 0x00	; 0
    1e74:	c9 ef       	ldi	r28, 0xF9	; 249
    1e76:	05 c0       	rjmp	.+10     	; 0x1e82 <usart_set_baudrate+0xd8>
    1e78:	28 17       	cp	r18, r24
    1e7a:	39 07       	cpc	r19, r25
    1e7c:	4a 07       	cpc	r20, r26
    1e7e:	5b 07       	cpc	r21, r27
    1e80:	58 f0       	brcs	.+22     	; 0x1e98 <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
    1e82:	88 0f       	add	r24, r24
    1e84:	99 1f       	adc	r25, r25
    1e86:	aa 1f       	adc	r26, r26
    1e88:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    1e8a:	cd 3f       	cpi	r28, 0xFD	; 253
    1e8c:	0c f4       	brge	.+2      	; 0x1e90 <usart_set_baudrate+0xe6>
			limit |= 1;
    1e8e:	81 60       	ori	r24, 0x01	; 1
    1e90:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1e92:	c7 30       	cpi	r28, 0x07	; 7
    1e94:	89 f7       	brne	.-30     	; 0x1e78 <usart_set_baudrate+0xce>
    1e96:	4f c0       	rjmp	.+158    	; 0x1f36 <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    1e98:	cc 23       	and	r28, r28
    1e9a:	0c f0       	brlt	.+2      	; 0x1e9e <usart_set_baudrate+0xf4>
    1e9c:	4c c0       	rjmp	.+152    	; 0x1f36 <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1e9e:	d5 01       	movw	r26, r10
    1ea0:	c4 01       	movw	r24, r8
    1ea2:	88 0f       	add	r24, r24
    1ea4:	99 1f       	adc	r25, r25
    1ea6:	aa 1f       	adc	r26, r26
    1ea8:	bb 1f       	adc	r27, r27
    1eaa:	88 0f       	add	r24, r24
    1eac:	99 1f       	adc	r25, r25
    1eae:	aa 1f       	adc	r26, r26
    1eb0:	bb 1f       	adc	r27, r27
    1eb2:	88 0f       	add	r24, r24
    1eb4:	99 1f       	adc	r25, r25
    1eb6:	aa 1f       	adc	r26, r26
    1eb8:	bb 1f       	adc	r27, r27
    1eba:	48 1a       	sub	r4, r24
    1ebc:	59 0a       	sbc	r5, r25
    1ebe:	6a 0a       	sbc	r6, r26
    1ec0:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1ec2:	ce 3f       	cpi	r28, 0xFE	; 254
    1ec4:	f4 f4       	brge	.+60     	; 0x1f02 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    1ec6:	8d ef       	ldi	r24, 0xFD	; 253
    1ec8:	9f ef       	ldi	r25, 0xFF	; 255
    1eca:	8c 1b       	sub	r24, r28
    1ecc:	91 09       	sbc	r25, r1
    1ece:	c7 fd       	sbrc	r28, 7
    1ed0:	93 95       	inc	r25
    1ed2:	04 c0       	rjmp	.+8      	; 0x1edc <usart_set_baudrate+0x132>
    1ed4:	44 0c       	add	r4, r4
    1ed6:	55 1c       	adc	r5, r5
    1ed8:	66 1c       	adc	r6, r6
    1eda:	77 1c       	adc	r7, r7
    1edc:	8a 95       	dec	r24
    1ede:	d2 f7       	brpl	.-12     	; 0x1ed4 <usart_set_baudrate+0x12a>
    1ee0:	d5 01       	movw	r26, r10
    1ee2:	c4 01       	movw	r24, r8
    1ee4:	b6 95       	lsr	r27
    1ee6:	a7 95       	ror	r26
    1ee8:	97 95       	ror	r25
    1eea:	87 95       	ror	r24
    1eec:	bc 01       	movw	r22, r24
    1eee:	cd 01       	movw	r24, r26
    1ef0:	64 0d       	add	r22, r4
    1ef2:	75 1d       	adc	r23, r5
    1ef4:	86 1d       	adc	r24, r6
    1ef6:	97 1d       	adc	r25, r7
    1ef8:	a5 01       	movw	r20, r10
    1efa:	94 01       	movw	r18, r8
    1efc:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <__udivmodsi4>
    1f00:	37 c0       	rjmp	.+110    	; 0x1f70 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
    1f02:	83 e0       	ldi	r24, 0x03	; 3
    1f04:	8c 0f       	add	r24, r28
    1f06:	a5 01       	movw	r20, r10
    1f08:	94 01       	movw	r18, r8
    1f0a:	04 c0       	rjmp	.+8      	; 0x1f14 <usart_set_baudrate+0x16a>
    1f0c:	22 0f       	add	r18, r18
    1f0e:	33 1f       	adc	r19, r19
    1f10:	44 1f       	adc	r20, r20
    1f12:	55 1f       	adc	r21, r21
    1f14:	8a 95       	dec	r24
    1f16:	d2 f7       	brpl	.-12     	; 0x1f0c <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
    1f18:	da 01       	movw	r26, r20
    1f1a:	c9 01       	movw	r24, r18
    1f1c:	b6 95       	lsr	r27
    1f1e:	a7 95       	ror	r26
    1f20:	97 95       	ror	r25
    1f22:	87 95       	ror	r24
    1f24:	bc 01       	movw	r22, r24
    1f26:	cd 01       	movw	r24, r26
    1f28:	64 0d       	add	r22, r4
    1f2a:	75 1d       	adc	r23, r5
    1f2c:	86 1d       	adc	r24, r6
    1f2e:	97 1d       	adc	r25, r7
    1f30:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <__udivmodsi4>
    1f34:	1d c0       	rjmp	.+58     	; 0x1f70 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    1f36:	83 e0       	ldi	r24, 0x03	; 3
    1f38:	8c 0f       	add	r24, r28
    1f3a:	a5 01       	movw	r20, r10
    1f3c:	94 01       	movw	r18, r8
    1f3e:	04 c0       	rjmp	.+8      	; 0x1f48 <usart_set_baudrate+0x19e>
    1f40:	22 0f       	add	r18, r18
    1f42:	33 1f       	adc	r19, r19
    1f44:	44 1f       	adc	r20, r20
    1f46:	55 1f       	adc	r21, r21
    1f48:	8a 95       	dec	r24
    1f4a:	d2 f7       	brpl	.-12     	; 0x1f40 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
    1f4c:	da 01       	movw	r26, r20
    1f4e:	c9 01       	movw	r24, r18
    1f50:	b6 95       	lsr	r27
    1f52:	a7 95       	ror	r26
    1f54:	97 95       	ror	r25
    1f56:	87 95       	ror	r24
    1f58:	bc 01       	movw	r22, r24
    1f5a:	cd 01       	movw	r24, r26
    1f5c:	64 0d       	add	r22, r4
    1f5e:	75 1d       	adc	r23, r5
    1f60:	86 1d       	adc	r24, r6
    1f62:	97 1d       	adc	r25, r7
    1f64:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <__udivmodsi4>
    1f68:	21 50       	subi	r18, 0x01	; 1
    1f6a:	31 09       	sbc	r19, r1
    1f6c:	41 09       	sbc	r20, r1
    1f6e:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    1f70:	83 2f       	mov	r24, r19
    1f72:	8f 70       	andi	r24, 0x0F	; 15
    1f74:	c2 95       	swap	r28
    1f76:	c0 7f       	andi	r28, 0xF0	; 240
    1f78:	c8 2b       	or	r28, r24
    1f7a:	f7 01       	movw	r30, r14
    1f7c:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    1f7e:	26 83       	std	Z+6, r18	; 0x06

	return true;
    1f80:	81 e0       	ldi	r24, 0x01	; 1
    1f82:	18 c0       	rjmp	.+48     	; 0x1fb4 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1f84:	80 e0       	ldi	r24, 0x00	; 0
    1f86:	16 c0       	rjmp	.+44     	; 0x1fb4 <usart_set_baudrate+0x20a>
    1f88:	80 e0       	ldi	r24, 0x00	; 0
    1f8a:	14 c0       	rjmp	.+40     	; 0x1fb4 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1f8c:	d5 01       	movw	r26, r10
    1f8e:	c4 01       	movw	r24, r8
    1f90:	88 0f       	add	r24, r24
    1f92:	99 1f       	adc	r25, r25
    1f94:	aa 1f       	adc	r26, r26
    1f96:	bb 1f       	adc	r27, r27
    1f98:	88 0f       	add	r24, r24
    1f9a:	99 1f       	adc	r25, r25
    1f9c:	aa 1f       	adc	r26, r26
    1f9e:	bb 1f       	adc	r27, r27
    1fa0:	88 0f       	add	r24, r24
    1fa2:	99 1f       	adc	r25, r25
    1fa4:	aa 1f       	adc	r26, r26
    1fa6:	bb 1f       	adc	r27, r27
    1fa8:	48 1a       	sub	r4, r24
    1faa:	59 0a       	sbc	r5, r25
    1fac:	6a 0a       	sbc	r6, r26
    1fae:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1fb0:	c9 ef       	ldi	r28, 0xF9	; 249
    1fb2:	89 cf       	rjmp	.-238    	; 0x1ec6 <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1fb4:	cf 91       	pop	r28
    1fb6:	1f 91       	pop	r17
    1fb8:	0f 91       	pop	r16
    1fba:	ff 90       	pop	r15
    1fbc:	ef 90       	pop	r14
    1fbe:	bf 90       	pop	r11
    1fc0:	af 90       	pop	r10
    1fc2:	9f 90       	pop	r9
    1fc4:	8f 90       	pop	r8
    1fc6:	7f 90       	pop	r7
    1fc8:	6f 90       	pop	r6
    1fca:	5f 90       	pop	r5
    1fcc:	4f 90       	pop	r4
    1fce:	08 95       	ret

00001fd0 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    1fd0:	0f 93       	push	r16
    1fd2:	1f 93       	push	r17
    1fd4:	cf 93       	push	r28
    1fd6:	df 93       	push	r29
    1fd8:	ec 01       	movw	r28, r24
    1fda:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    1fdc:	00 97       	sbiw	r24, 0x00	; 0
    1fde:	09 f4       	brne	.+2      	; 0x1fe2 <usart_init_rs232+0x12>
    1fe0:	5d c1       	rjmp	.+698    	; 0x229c <usart_init_rs232+0x2cc>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1fe2:	80 3c       	cpi	r24, 0xC0	; 192
    1fe4:	91 05       	cpc	r25, r1
    1fe6:	29 f4       	brne	.+10     	; 0x1ff2 <usart_init_rs232+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1fe8:	60 e1       	ldi	r22, 0x10	; 16
    1fea:	80 e0       	ldi	r24, 0x00	; 0
    1fec:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    1ff0:	55 c1       	rjmp	.+682    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    1ff2:	c0 34       	cpi	r28, 0x40	; 64
    1ff4:	84 e0       	ldi	r24, 0x04	; 4
    1ff6:	d8 07       	cpc	r29, r24
    1ff8:	29 f4       	brne	.+10     	; 0x2004 <usart_init_rs232+0x34>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    1ffa:	68 e0       	ldi	r22, 0x08	; 8
    1ffc:	80 e0       	ldi	r24, 0x00	; 0
    1ffe:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2002:	4c c1       	rjmp	.+664    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    2004:	c1 15       	cp	r28, r1
    2006:	e4 e0       	ldi	r30, 0x04	; 4
    2008:	de 07       	cpc	r29, r30
    200a:	29 f4       	brne	.+10     	; 0x2016 <usart_init_rs232+0x46>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    200c:	64 e0       	ldi	r22, 0x04	; 4
    200e:	80 e0       	ldi	r24, 0x00	; 0
    2010:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2014:	43 c1       	rjmp	.+646    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    2016:	c0 38       	cpi	r28, 0x80	; 128
    2018:	f1 e0       	ldi	r31, 0x01	; 1
    201a:	df 07       	cpc	r29, r31
    201c:	29 f4       	brne	.+10     	; 0x2028 <usart_init_rs232+0x58>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    201e:	62 e0       	ldi	r22, 0x02	; 2
    2020:	80 e0       	ldi	r24, 0x00	; 0
    2022:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2026:	3a c1       	rjmp	.+628    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    2028:	c1 15       	cp	r28, r1
    202a:	81 e0       	ldi	r24, 0x01	; 1
    202c:	d8 07       	cpc	r29, r24
    202e:	29 f4       	brne	.+10     	; 0x203a <usart_init_rs232+0x6a>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    2030:	61 e0       	ldi	r22, 0x01	; 1
    2032:	80 e0       	ldi	r24, 0x00	; 0
    2034:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2038:	31 c1       	rjmp	.+610    	; 0x229c <usart_init_rs232+0x2cc>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    203a:	c0 38       	cpi	r28, 0x80	; 128
    203c:	e3 e0       	ldi	r30, 0x03	; 3
    203e:	de 07       	cpc	r29, r30
    2040:	29 f4       	brne	.+10     	; 0x204c <usart_init_rs232+0x7c>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    2042:	61 e0       	ldi	r22, 0x01	; 1
    2044:	81 e0       	ldi	r24, 0x01	; 1
    2046:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    204a:	28 c1       	rjmp	.+592    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    204c:	c0 39       	cpi	r28, 0x90	; 144
    204e:	f3 e0       	ldi	r31, 0x03	; 3
    2050:	df 07       	cpc	r29, r31
    2052:	29 f4       	brne	.+10     	; 0x205e <usart_init_rs232+0x8e>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    2054:	61 e0       	ldi	r22, 0x01	; 1
    2056:	82 e0       	ldi	r24, 0x02	; 2
    2058:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    205c:	1f c1       	rjmp	.+574    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    205e:	c1 15       	cp	r28, r1
    2060:	82 e0       	ldi	r24, 0x02	; 2
    2062:	d8 07       	cpc	r29, r24
    2064:	29 f4       	brne	.+10     	; 0x2070 <usart_init_rs232+0xa0>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2066:	62 e0       	ldi	r22, 0x02	; 2
    2068:	81 e0       	ldi	r24, 0x01	; 1
    206a:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    206e:	16 c1       	rjmp	.+556    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    2070:	c0 34       	cpi	r28, 0x40	; 64
    2072:	e2 e0       	ldi	r30, 0x02	; 2
    2074:	de 07       	cpc	r29, r30
    2076:	29 f4       	brne	.+10     	; 0x2082 <usart_init_rs232+0xb2>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    2078:	62 e0       	ldi	r22, 0x02	; 2
    207a:	82 e0       	ldi	r24, 0x02	; 2
    207c:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2080:	0d c1       	rjmp	.+538    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    2082:	c1 15       	cp	r28, r1
    2084:	f3 e0       	ldi	r31, 0x03	; 3
    2086:	df 07       	cpc	r29, r31
    2088:	29 f4       	brne	.+10     	; 0x2094 <usart_init_rs232+0xc4>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    208a:	64 e0       	ldi	r22, 0x04	; 4
    208c:	81 e0       	ldi	r24, 0x01	; 1
    208e:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2092:	04 c1       	rjmp	.+520    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    2094:	c0 32       	cpi	r28, 0x20	; 32
    2096:	83 e0       	ldi	r24, 0x03	; 3
    2098:	d8 07       	cpc	r29, r24
    209a:	29 f4       	brne	.+10     	; 0x20a6 <usart_init_rs232+0xd6>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    209c:	64 e0       	ldi	r22, 0x04	; 4
    209e:	82 e0       	ldi	r24, 0x02	; 2
    20a0:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    20a4:	fb c0       	rjmp	.+502    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    20a6:	c1 15       	cp	r28, r1
    20a8:	e8 e0       	ldi	r30, 0x08	; 8
    20aa:	de 07       	cpc	r29, r30
    20ac:	29 f4       	brne	.+10     	; 0x20b8 <usart_init_rs232+0xe8>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    20ae:	61 e0       	ldi	r22, 0x01	; 1
    20b0:	83 e0       	ldi	r24, 0x03	; 3
    20b2:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    20b6:	f2 c0       	rjmp	.+484    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    20b8:	c1 15       	cp	r28, r1
    20ba:	f9 e0       	ldi	r31, 0x09	; 9
    20bc:	df 07       	cpc	r29, r31
    20be:	29 f4       	brne	.+10     	; 0x20ca <usart_init_rs232+0xfa>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    20c0:	61 e0       	ldi	r22, 0x01	; 1
    20c2:	84 e0       	ldi	r24, 0x04	; 4
    20c4:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    20c8:	e9 c0       	rjmp	.+466    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    20ca:	c1 15       	cp	r28, r1
    20cc:	8a e0       	ldi	r24, 0x0A	; 10
    20ce:	d8 07       	cpc	r29, r24
    20d0:	29 f4       	brne	.+10     	; 0x20dc <usart_init_rs232+0x10c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    20d2:	61 e0       	ldi	r22, 0x01	; 1
    20d4:	85 e0       	ldi	r24, 0x05	; 5
    20d6:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    20da:	e0 c0       	rjmp	.+448    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    20dc:	c1 15       	cp	r28, r1
    20de:	eb e0       	ldi	r30, 0x0B	; 11
    20e0:	de 07       	cpc	r29, r30
    20e2:	29 f4       	brne	.+10     	; 0x20ee <usart_init_rs232+0x11e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    20e4:	61 e0       	ldi	r22, 0x01	; 1
    20e6:	86 e0       	ldi	r24, 0x06	; 6
    20e8:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    20ec:	d7 c0       	rjmp	.+430    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    20ee:	c0 34       	cpi	r28, 0x40	; 64
    20f0:	f8 e0       	ldi	r31, 0x08	; 8
    20f2:	df 07       	cpc	r29, r31
    20f4:	29 f4       	brne	.+10     	; 0x2100 <usart_init_rs232+0x130>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    20f6:	62 e0       	ldi	r22, 0x02	; 2
    20f8:	83 e0       	ldi	r24, 0x03	; 3
    20fa:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    20fe:	ce c0       	rjmp	.+412    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    2100:	c0 34       	cpi	r28, 0x40	; 64
    2102:	89 e0       	ldi	r24, 0x09	; 9
    2104:	d8 07       	cpc	r29, r24
    2106:	29 f4       	brne	.+10     	; 0x2112 <usart_init_rs232+0x142>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    2108:	62 e0       	ldi	r22, 0x02	; 2
    210a:	84 e0       	ldi	r24, 0x04	; 4
    210c:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2110:	c5 c0       	rjmp	.+394    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    2112:	c0 34       	cpi	r28, 0x40	; 64
    2114:	ea e0       	ldi	r30, 0x0A	; 10
    2116:	de 07       	cpc	r29, r30
    2118:	29 f4       	brne	.+10     	; 0x2124 <usart_init_rs232+0x154>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    211a:	62 e0       	ldi	r22, 0x02	; 2
    211c:	85 e0       	ldi	r24, 0x05	; 5
    211e:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2122:	bc c0       	rjmp	.+376    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    2124:	c0 34       	cpi	r28, 0x40	; 64
    2126:	fb e0       	ldi	r31, 0x0B	; 11
    2128:	df 07       	cpc	r29, r31
    212a:	29 f4       	brne	.+10     	; 0x2136 <usart_init_rs232+0x166>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    212c:	62 e0       	ldi	r22, 0x02	; 2
    212e:	86 e0       	ldi	r24, 0x06	; 6
    2130:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2134:	b3 c0       	rjmp	.+358    	; 0x229c <usart_init_rs232+0x2cc>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    2136:	c0 39       	cpi	r28, 0x90	; 144
    2138:	88 e0       	ldi	r24, 0x08	; 8
    213a:	d8 07       	cpc	r29, r24
    213c:	29 f4       	brne	.+10     	; 0x2148 <usart_init_rs232+0x178>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    213e:	64 e0       	ldi	r22, 0x04	; 4
    2140:	83 e0       	ldi	r24, 0x03	; 3
    2142:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2146:	aa c0       	rjmp	.+340    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    2148:	c0 39       	cpi	r28, 0x90	; 144
    214a:	e9 e0       	ldi	r30, 0x09	; 9
    214c:	de 07       	cpc	r29, r30
    214e:	29 f4       	brne	.+10     	; 0x215a <usart_init_rs232+0x18a>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    2150:	64 e0       	ldi	r22, 0x04	; 4
    2152:	84 e0       	ldi	r24, 0x04	; 4
    2154:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2158:	a1 c0       	rjmp	.+322    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    215a:	c0 39       	cpi	r28, 0x90	; 144
    215c:	fa e0       	ldi	r31, 0x0A	; 10
    215e:	df 07       	cpc	r29, r31
    2160:	29 f4       	brne	.+10     	; 0x216c <usart_init_rs232+0x19c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    2162:	64 e0       	ldi	r22, 0x04	; 4
    2164:	85 e0       	ldi	r24, 0x05	; 5
    2166:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    216a:	98 c0       	rjmp	.+304    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    216c:	c0 39       	cpi	r28, 0x90	; 144
    216e:	8b e0       	ldi	r24, 0x0B	; 11
    2170:	d8 07       	cpc	r29, r24
    2172:	29 f4       	brne	.+10     	; 0x217e <usart_init_rs232+0x1ae>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    2174:	64 e0       	ldi	r22, 0x04	; 4
    2176:	86 e0       	ldi	r24, 0x06	; 6
    2178:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    217c:	8f c0       	rjmp	.+286    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    217e:	c0 3c       	cpi	r28, 0xC0	; 192
    2180:	e8 e0       	ldi	r30, 0x08	; 8
    2182:	de 07       	cpc	r29, r30
    2184:	29 f4       	brne	.+10     	; 0x2190 <usart_init_rs232+0x1c0>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    2186:	68 e0       	ldi	r22, 0x08	; 8
    2188:	83 e0       	ldi	r24, 0x03	; 3
    218a:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    218e:	86 c0       	rjmp	.+268    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    2190:	c0 3c       	cpi	r28, 0xC0	; 192
    2192:	f9 e0       	ldi	r31, 0x09	; 9
    2194:	df 07       	cpc	r29, r31
    2196:	29 f4       	brne	.+10     	; 0x21a2 <usart_init_rs232+0x1d2>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    2198:	68 e0       	ldi	r22, 0x08	; 8
    219a:	84 e0       	ldi	r24, 0x04	; 4
    219c:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    21a0:	7d c0       	rjmp	.+250    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    21a2:	c0 3c       	cpi	r28, 0xC0	; 192
    21a4:	8a e0       	ldi	r24, 0x0A	; 10
    21a6:	d8 07       	cpc	r29, r24
    21a8:	29 f4       	brne	.+10     	; 0x21b4 <usart_init_rs232+0x1e4>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    21aa:	68 e0       	ldi	r22, 0x08	; 8
    21ac:	85 e0       	ldi	r24, 0x05	; 5
    21ae:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    21b2:	74 c0       	rjmp	.+232    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    21b4:	c0 3c       	cpi	r28, 0xC0	; 192
    21b6:	eb e0       	ldi	r30, 0x0B	; 11
    21b8:	de 07       	cpc	r29, r30
    21ba:	29 f4       	brne	.+10     	; 0x21c6 <usart_init_rs232+0x1f6>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    21bc:	68 e0       	ldi	r22, 0x08	; 8
    21be:	86 e0       	ldi	r24, 0x06	; 6
    21c0:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    21c4:	6b c0       	rjmp	.+214    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    21c6:	c0 3a       	cpi	r28, 0xA0	; 160
    21c8:	f8 e0       	ldi	r31, 0x08	; 8
    21ca:	df 07       	cpc	r29, r31
    21cc:	29 f4       	brne	.+10     	; 0x21d8 <usart_init_rs232+0x208>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    21ce:	60 e1       	ldi	r22, 0x10	; 16
    21d0:	83 e0       	ldi	r24, 0x03	; 3
    21d2:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    21d6:	62 c0       	rjmp	.+196    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    21d8:	c0 3a       	cpi	r28, 0xA0	; 160
    21da:	89 e0       	ldi	r24, 0x09	; 9
    21dc:	d8 07       	cpc	r29, r24
    21de:	29 f4       	brne	.+10     	; 0x21ea <usart_init_rs232+0x21a>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    21e0:	60 e1       	ldi	r22, 0x10	; 16
    21e2:	84 e0       	ldi	r24, 0x04	; 4
    21e4:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    21e8:	59 c0       	rjmp	.+178    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    21ea:	c0 3a       	cpi	r28, 0xA0	; 160
    21ec:	ea e0       	ldi	r30, 0x0A	; 10
    21ee:	de 07       	cpc	r29, r30
    21f0:	29 f4       	brne	.+10     	; 0x21fc <usart_init_rs232+0x22c>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    21f2:	60 e1       	ldi	r22, 0x10	; 16
    21f4:	85 e0       	ldi	r24, 0x05	; 5
    21f6:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    21fa:	50 c0       	rjmp	.+160    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    21fc:	c0 3a       	cpi	r28, 0xA0	; 160
    21fe:	fb e0       	ldi	r31, 0x0B	; 11
    2200:	df 07       	cpc	r29, r31
    2202:	29 f4       	brne	.+10     	; 0x220e <usart_init_rs232+0x23e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    2204:	60 e1       	ldi	r22, 0x10	; 16
    2206:	86 e0       	ldi	r24, 0x06	; 6
    2208:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    220c:	47 c0       	rjmp	.+142    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    220e:	c0 3b       	cpi	r28, 0xB0	; 176
    2210:	88 e0       	ldi	r24, 0x08	; 8
    2212:	d8 07       	cpc	r29, r24
    2214:	29 f4       	brne	.+10     	; 0x2220 <usart_init_rs232+0x250>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    2216:	60 e2       	ldi	r22, 0x20	; 32
    2218:	83 e0       	ldi	r24, 0x03	; 3
    221a:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    221e:	3e c0       	rjmp	.+124    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    2220:	c0 3b       	cpi	r28, 0xB0	; 176
    2222:	e9 e0       	ldi	r30, 0x09	; 9
    2224:	de 07       	cpc	r29, r30
    2226:	29 f4       	brne	.+10     	; 0x2232 <usart_init_rs232+0x262>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    2228:	60 e2       	ldi	r22, 0x20	; 32
    222a:	84 e0       	ldi	r24, 0x04	; 4
    222c:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2230:	35 c0       	rjmp	.+106    	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    2232:	c0 3b       	cpi	r28, 0xB0	; 176
    2234:	fa e0       	ldi	r31, 0x0A	; 10
    2236:	df 07       	cpc	r29, r31
    2238:	29 f4       	brne	.+10     	; 0x2244 <usart_init_rs232+0x274>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    223a:	60 e2       	ldi	r22, 0x20	; 32
    223c:	85 e0       	ldi	r24, 0x05	; 5
    223e:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2242:	2c c0       	rjmp	.+88     	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    2244:	c0 3b       	cpi	r28, 0xB0	; 176
    2246:	8b e0       	ldi	r24, 0x0B	; 11
    2248:	d8 07       	cpc	r29, r24
    224a:	29 f4       	brne	.+10     	; 0x2256 <usart_init_rs232+0x286>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    224c:	60 e2       	ldi	r22, 0x20	; 32
    224e:	86 e0       	ldi	r24, 0x06	; 6
    2250:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2254:	23 c0       	rjmp	.+70     	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    2256:	c0 38       	cpi	r28, 0x80	; 128
    2258:	e4 e0       	ldi	r30, 0x04	; 4
    225a:	de 07       	cpc	r29, r30
    225c:	29 f4       	brne	.+10     	; 0x2268 <usart_init_rs232+0x298>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    225e:	60 e4       	ldi	r22, 0x40	; 64
    2260:	83 e0       	ldi	r24, 0x03	; 3
    2262:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2266:	1a c0       	rjmp	.+52     	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    2268:	c0 39       	cpi	r28, 0x90	; 144
    226a:	f4 e0       	ldi	r31, 0x04	; 4
    226c:	df 07       	cpc	r29, r31
    226e:	29 f4       	brne	.+10     	; 0x227a <usart_init_rs232+0x2aa>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    2270:	60 e4       	ldi	r22, 0x40	; 64
    2272:	84 e0       	ldi	r24, 0x04	; 4
    2274:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2278:	11 c0       	rjmp	.+34     	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    227a:	c0 3a       	cpi	r28, 0xA0	; 160
    227c:	84 e0       	ldi	r24, 0x04	; 4
    227e:	d8 07       	cpc	r29, r24
    2280:	29 f4       	brne	.+10     	; 0x228c <usart_init_rs232+0x2bc>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    2282:	60 e4       	ldi	r22, 0x40	; 64
    2284:	85 e0       	ldi	r24, 0x05	; 5
    2286:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    228a:	08 c0       	rjmp	.+16     	; 0x229c <usart_init_rs232+0x2cc>
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    228c:	c0 3b       	cpi	r28, 0xB0	; 176
    228e:	e4 e0       	ldi	r30, 0x04	; 4
    2290:	de 07       	cpc	r29, r30
    2292:	21 f4       	brne	.+8      	; 0x229c <usart_init_rs232+0x2cc>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    2294:	60 e4       	ldi	r22, 0x40	; 64
    2296:	86 e0       	ldi	r24, 0x06	; 6
    2298:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    229c:	8d 81       	ldd	r24, Y+5	; 0x05
    229e:	8f 73       	andi	r24, 0x3F	; 63
    22a0:	8d 83       	std	Y+5, r24	; 0x05
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    22a2:	f8 01       	movw	r30, r16
    22a4:	95 81       	ldd	r25, Z+5	; 0x05
    22a6:	84 81       	ldd	r24, Z+4	; 0x04
    22a8:	89 2b       	or	r24, r25
    22aa:	96 81       	ldd	r25, Z+6	; 0x06
    22ac:	91 11       	cpse	r25, r1
    22ae:	98 e0       	ldi	r25, 0x08	; 8
    22b0:	89 2b       	or	r24, r25
    22b2:	8d 83       	std	Y+5, r24	; 0x05
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    22b4:	f8 01       	movw	r30, r16
    22b6:	40 81       	ld	r20, Z
    22b8:	51 81       	ldd	r21, Z+1	; 0x01
    22ba:	62 81       	ldd	r22, Z+2	; 0x02
    22bc:	73 81       	ldd	r23, Z+3	; 0x03
    22be:	00 e0       	ldi	r16, 0x00	; 0
    22c0:	18 e4       	ldi	r17, 0x48	; 72
    22c2:	28 ee       	ldi	r18, 0xE8	; 232
    22c4:	31 e0       	ldi	r19, 0x01	; 1
    22c6:	ce 01       	movw	r24, r28
    22c8:	70 dd       	rcall	.-1312   	; 0x1daa <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    22ca:	9c 81       	ldd	r25, Y+4	; 0x04
    22cc:	98 60       	ori	r25, 0x08	; 8
    22ce:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    22d0:	9c 81       	ldd	r25, Y+4	; 0x04
    22d2:	90 61       	ori	r25, 0x10	; 16
    22d4:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    22d6:	df 91       	pop	r29
    22d8:	cf 91       	pop	r28
    22da:	1f 91       	pop	r17
    22dc:	0f 91       	pop	r16
    22de:	08 95       	ret

000022e0 <Get_altitude>:
#include "thermistor.h"
#include <math.h>

extern int32_t TEMP;

float Get_altitude(uint32_t initial, uint32_t pressure, uint32_t temperature){
    22e0:	8f 92       	push	r8
    22e2:	9f 92       	push	r9
    22e4:	af 92       	push	r10
    22e6:	bf 92       	push	r11
    22e8:	cf 92       	push	r12
    22ea:	df 92       	push	r13
    22ec:	ef 92       	push	r14
    22ee:	ff 92       	push	r15
    22f0:	0f 93       	push	r16
    22f2:	1f 93       	push	r17
    22f4:	cf 93       	push	r28
    22f6:	df 93       	push	r29
    22f8:	4b 01       	movw	r8, r22
    22fa:	5c 01       	movw	r10, r24
    22fc:	02 2f       	mov	r16, r18
    22fe:	13 2f       	mov	r17, r19
    2300:	d4 2f       	mov	r29, r20
    2302:	c5 2f       	mov	r28, r21
	//printf("Initial Pressure = %lu\n", initial);
	printf("pressure = %lu \n", pressure);
    2304:	5f 93       	push	r21
    2306:	4f 93       	push	r20
    2308:	3f 93       	push	r19
    230a:	2f 93       	push	r18
    230c:	84 e1       	ldi	r24, 0x14	; 20
    230e:	90 e2       	ldi	r25, 0x20	; 32
    2310:	9f 93       	push	r25
    2312:	8f 93       	push	r24
    2314:	0e 94 ee 21 	call	0x43dc	; 0x43dc <printf>
	//printf("temperature = %lu \n", temperature);
	//float altitude = (((287.058 * (((float)(TEMP)/100)+273.15)/9.8))*log((float)initial/get_pressure())*3.28);	Not this one, this one's bad
	float altitude = (pow(((initial/100)/(pressure/100)),(1/5.257))-1)*((TEMP/100)+273.15)/.0065; //This is now right, just gotta use the thermistor
    2318:	0f 2e       	mov	r0, r31
    231a:	f4 e6       	ldi	r31, 0x64	; 100
    231c:	cf 2e       	mov	r12, r31
    231e:	d1 2c       	mov	r13, r1
    2320:	e1 2c       	mov	r14, r1
    2322:	f1 2c       	mov	r15, r1
    2324:	f0 2d       	mov	r31, r0
    2326:	c5 01       	movw	r24, r10
    2328:	b4 01       	movw	r22, r8
    232a:	a7 01       	movw	r20, r14
    232c:	96 01       	movw	r18, r12
    232e:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <__udivmodsi4>
    2332:	49 01       	movw	r8, r18
    2334:	5a 01       	movw	r10, r20
    2336:	60 2f       	mov	r22, r16
    2338:	71 2f       	mov	r23, r17
    233a:	8d 2f       	mov	r24, r29
    233c:	9c 2f       	mov	r25, r28
    233e:	a7 01       	movw	r20, r14
    2340:	96 01       	movw	r18, r12
    2342:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <__udivmodsi4>
    2346:	c5 01       	movw	r24, r10
    2348:	b4 01       	movw	r22, r8
    234a:	0e 94 74 1f 	call	0x3ee8	; 0x3ee8 <__udivmodsi4>
    234e:	ca 01       	movw	r24, r20
    2350:	b9 01       	movw	r22, r18
    2352:	f1 d7       	rcall	.+4066   	; 0x3336 <__floatunsisf>
    2354:	24 eb       	ldi	r18, 0xB4	; 180
    2356:	39 ec       	ldi	r19, 0xC9	; 201
    2358:	42 e4       	ldi	r20, 0x42	; 66
    235a:	5e e3       	ldi	r21, 0x3E	; 62
    235c:	0e 94 d1 1a 	call	0x35a2	; 0x35a2 <pow>
    2360:	4b 01       	movw	r8, r22
    2362:	5c 01       	movw	r10, r24
	//printf("altitude = %f \n", (float)altitude);
	return altitude;
    2364:	60 91 b9 20 	lds	r22, 0x20B9	; 0x8020b9 <TEMP>
    2368:	70 91 ba 20 	lds	r23, 0x20BA	; 0x8020ba <TEMP+0x1>
    236c:	80 91 bb 20 	lds	r24, 0x20BB	; 0x8020bb <TEMP+0x2>
    2370:	90 91 bc 20 	lds	r25, 0x20BC	; 0x8020bc <TEMP+0x3>
    2374:	a7 01       	movw	r20, r14
    2376:	96 01       	movw	r18, r12
    2378:	0e 94 96 1f 	call	0x3f2c	; 0x3f2c <__divmodsi4>
    237c:	ca 01       	movw	r24, r20
    237e:	b9 01       	movw	r22, r18
    2380:	dc d7       	rcall	.+4024   	; 0x333a <__floatsisf>
    2382:	23 e3       	ldi	r18, 0x33	; 51
    2384:	33 e9       	ldi	r19, 0x93	; 147
    2386:	48 e8       	ldi	r20, 0x88	; 136
    2388:	53 e4       	ldi	r21, 0x43	; 67
    238a:	d8 d6       	rcall	.+3504   	; 0x313c <__addsf3>
    238c:	6b 01       	movw	r12, r22
    238e:	7c 01       	movw	r14, r24
    2390:	20 e0       	ldi	r18, 0x00	; 0
    2392:	30 e0       	ldi	r19, 0x00	; 0
    2394:	40 e8       	ldi	r20, 0x80	; 128
    2396:	5f e3       	ldi	r21, 0x3F	; 63
    2398:	c5 01       	movw	r24, r10
    239a:	b4 01       	movw	r22, r8
    239c:	ce d6       	rcall	.+3484   	; 0x313a <__subsf3>
    239e:	9b 01       	movw	r18, r22
    23a0:	ac 01       	movw	r20, r24
    23a2:	c7 01       	movw	r24, r14
    23a4:	b6 01       	movw	r22, r12
    23a6:	0e 94 6e 1a 	call	0x34dc	; 0x34dc <__mulsf3>
    23aa:	24 ef       	ldi	r18, 0xF4	; 244
    23ac:	3d ef       	ldi	r19, 0xFD	; 253
    23ae:	44 ed       	ldi	r20, 0xD4	; 212
    23b0:	5b e3       	ldi	r21, 0x3B	; 59
    23b2:	28 d7       	rcall	.+3664   	; 0x3204 <__divsf3>
    23b4:	0f 90       	pop	r0
    23b6:	0f 90       	pop	r0
    23b8:	0f 90       	pop	r0
    23ba:	0f 90       	pop	r0
    23bc:	0f 90       	pop	r0
    23be:	0f 90       	pop	r0
}
    23c0:	df 91       	pop	r29
    23c2:	cf 91       	pop	r28
    23c4:	1f 91       	pop	r17
    23c6:	0f 91       	pop	r16
    23c8:	ff 90       	pop	r15
    23ca:	ef 90       	pop	r14
    23cc:	df 90       	pop	r13
    23ce:	cf 90       	pop	r12
    23d0:	bf 90       	pop	r11
    23d2:	af 90       	pop	r10
    23d4:	9f 90       	pop	r9
    23d6:	8f 90       	pop	r8
    23d8:	08 95       	ret

000023da <__portable_avr_delay_cycles>:
	PORTE.OUTSET = 0b00000001;
}*/

void heatshield_solenoid(PORT_t* port){
	(*port).DIRSET = 0b10000000;
	(*port).OUTSET = 0b10000000;
    23da:	04 c0       	rjmp	.+8      	; 0x23e4 <__portable_avr_delay_cycles+0xa>
    23dc:	61 50       	subi	r22, 0x01	; 1
    23de:	71 09       	sbc	r23, r1
    23e0:	81 09       	sbc	r24, r1
    23e2:	91 09       	sbc	r25, r1
    23e4:	61 15       	cp	r22, r1
    23e6:	71 05       	cpc	r23, r1
    23e8:	81 05       	cpc	r24, r1
    23ea:	91 05       	cpc	r25, r1
    23ec:	b9 f7       	brne	.-18     	; 0x23dc <__portable_avr_delay_cycles+0x2>
    23ee:	08 95       	ret

000023f0 <heatshield_hotwire>:
}

void heatshield_hotwire (void){
    23f0:	cf 93       	push	r28
    23f2:	df 93       	push	r29
	PORTD.DIR |= 0b00000010;
    23f4:	c0 e6       	ldi	r28, 0x60	; 96
    23f6:	d6 e0       	ldi	r29, 0x06	; 6
    23f8:	88 81       	ld	r24, Y
    23fa:	82 60       	ori	r24, 0x02	; 2
    23fc:	88 83       	st	Y, r24
	PORTD.OUT |= 0b00000010; //TODO: fix these port addresses
    23fe:	8c 81       	ldd	r24, Y+4	; 0x04
    2400:	82 60       	ori	r24, 0x02	; 2
    2402:	8c 83       	std	Y+4, r24	; 0x04
	delay_ms(4000);
    2404:	66 e5       	ldi	r22, 0x56	; 86
    2406:	75 e8       	ldi	r23, 0x85	; 133
    2408:	85 e4       	ldi	r24, 0x45	; 69
    240a:	91 e0       	ldi	r25, 0x01	; 1
    240c:	e6 df       	rcall	.-52     	; 0x23da <__portable_avr_delay_cycles>
	PORTD.OUT &= 0b11111101;
    240e:	8c 81       	ldd	r24, Y+4	; 0x04
    2410:	8d 7f       	andi	r24, 0xFD	; 253
    2412:	8c 83       	std	Y+4, r24	; 0x04
}
    2414:	df 91       	pop	r29
    2416:	cf 91       	pop	r28
    2418:	08 95       	ret

0000241a <parachute_hotwire>:

void parachute_hotwire (void) {
    241a:	cf 93       	push	r28
    241c:	df 93       	push	r29
	PORTD.DIR |= 0b00000010;
    241e:	c0 e6       	ldi	r28, 0x60	; 96
    2420:	d6 e0       	ldi	r29, 0x06	; 6
    2422:	88 81       	ld	r24, Y
    2424:	82 60       	ori	r24, 0x02	; 2
    2426:	88 83       	st	Y, r24
	PORTD.OUT |= 0b00000010; //TODO: fix these port addresses
    2428:	8c 81       	ldd	r24, Y+4	; 0x04
    242a:	82 60       	ori	r24, 0x02	; 2
    242c:	8c 83       	std	Y+4, r24	; 0x04
	delay_ms(4000);
    242e:	66 e5       	ldi	r22, 0x56	; 86
    2430:	75 e8       	ldi	r23, 0x85	; 133
    2432:	85 e4       	ldi	r24, 0x45	; 69
    2434:	91 e0       	ldi	r25, 0x01	; 1
    2436:	d1 df       	rcall	.-94     	; 0x23da <__portable_avr_delay_cycles>
	PORTD.OUT &= 0b11111101;
    2438:	8c 81       	ldd	r24, Y+4	; 0x04
    243a:	8d 7f       	andi	r24, 0xFD	; 253
    243c:	8c 83       	std	Y+4, r24	; 0x04
}
    243e:	df 91       	pop	r29
    2440:	cf 91       	pop	r28
    2442:	08 95       	ret

00002444 <heatshield_detatch_hotwire>:

void heatshield_detatch_hotwire(void){
    2444:	cf 93       	push	r28
    2446:	df 93       	push	r29
	PORTD.DIR |= 0b00000010;
    2448:	c0 e6       	ldi	r28, 0x60	; 96
    244a:	d6 e0       	ldi	r29, 0x06	; 6
    244c:	88 81       	ld	r24, Y
    244e:	82 60       	ori	r24, 0x02	; 2
    2450:	88 83       	st	Y, r24
	PORTD.OUT |= 0b00000010; //TODO: fix these port addresses
    2452:	8c 81       	ldd	r24, Y+4	; 0x04
    2454:	82 60       	ori	r24, 0x02	; 2
    2456:	8c 83       	std	Y+4, r24	; 0x04
	delay_ms(4000);
    2458:	66 e5       	ldi	r22, 0x56	; 86
    245a:	75 e8       	ldi	r23, 0x85	; 133
    245c:	85 e4       	ldi	r24, 0x45	; 69
    245e:	91 e0       	ldi	r25, 0x01	; 1
    2460:	bc df       	rcall	.-136    	; 0x23da <__portable_avr_delay_cycles>
	PORTD.OUT &= 0b11111101;	
    2462:	8c 81       	ldd	r24, Y+4	; 0x04
    2464:	8d 7f       	andi	r24, 0xFD	; 253
    2466:	8c 83       	std	Y+4, r24	; 0x04
}
    2468:	df 91       	pop	r29
    246a:	cf 91       	pop	r28
    246c:	08 95       	ret

0000246e <buzzer_on>:

void buzzer_on(void){
	PORTA.DIR |= 0b00001000; //TODO: switch to timer counter for real board 
    246e:	e0 e0       	ldi	r30, 0x00	; 0
    2470:	f6 e0       	ldi	r31, 0x06	; 6
    2472:	80 81       	ld	r24, Z
    2474:	88 60       	ori	r24, 0x08	; 8
    2476:	80 83       	st	Z, r24
	PORTA.OUT |= 0b00001000;
    2478:	84 81       	ldd	r24, Z+4	; 0x04
    247a:	88 60       	ori	r24, 0x08	; 8
    247c:	84 83       	std	Z+4, r24	; 0x04
    247e:	08 95       	ret

00002480 <buzzer_off>:
	
}
void buzzer_off(void){
	PORTA.DIR |= 0b00001000; //TODO: switch to timer counter for real board 
    2480:	e0 e0       	ldi	r30, 0x00	; 0
    2482:	f6 e0       	ldi	r31, 0x06	; 6
    2484:	80 81       	ld	r24, Z
    2486:	88 60       	ori	r24, 0x08	; 8
    2488:	80 83       	st	Z, r24
	PORTA.OUT &= 0b11110111;
    248a:	84 81       	ldd	r24, Z+4	; 0x04
    248c:	87 7f       	andi	r24, 0xF7	; 247
    248e:	84 83       	std	Z+4, r24	; 0x04
    2490:	08 95       	ret

00002492 <camera_on>:
	
}
void camera_on(void){
	PORTE.DIR |= 0b01000000;
    2492:	e0 e8       	ldi	r30, 0x80	; 128
    2494:	f6 e0       	ldi	r31, 0x06	; 6
    2496:	80 81       	ld	r24, Z
    2498:	80 64       	ori	r24, 0x40	; 64
    249a:	80 83       	st	Z, r24
	PORTE.OUT |= 0b01000000;
    249c:	84 81       	ldd	r24, Z+4	; 0x04
    249e:	80 64       	ori	r24, 0x40	; 64
    24a0:	84 83       	std	Z+4, r24	; 0x04
    24a2:	08 95       	ret

000024a4 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    24a4:	04 c0       	rjmp	.+8      	; 0x24ae <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    24a6:	61 50       	subi	r22, 0x01	; 1
    24a8:	71 09       	sbc	r23, r1
    24aa:	81 09       	sbc	r24, r1
    24ac:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    24ae:	61 15       	cp	r22, r1
    24b0:	71 05       	cpc	r23, r1
    24b2:	81 05       	cpc	r24, r1
    24b4:	91 05       	cpc	r25, r1
    24b6:	b9 f7       	brne	.-18     	; 0x24a6 <__portable_avr_delay_cycles+0x2>
    24b8:	08 95       	ret

000024ba <SPI_init>:
uint16_t c5;
uint16_t c6;


void SPI_init(void){
	PORTC.DIRSET = 0b10110000;
    24ba:	e0 e4       	ldi	r30, 0x40	; 64
    24bc:	f6 e0       	ldi	r31, 0x06	; 6
    24be:	80 eb       	ldi	r24, 0xB0	; 176
    24c0:	81 83       	std	Z+1, r24	; 0x01
	PORTC.DIRCLR = 0b01000000;
    24c2:	90 e4       	ldi	r25, 0x40	; 64
    24c4:	92 83       	std	Z+2, r25	; 0x02
	PORTC.OUTSET = 0b10110000;
    24c6:	85 83       	std	Z+5, r24	; 0x05
	SPIC.CTRL = 0b01010011;
    24c8:	83 e5       	ldi	r24, 0x53	; 83
    24ca:	80 93 c0 08 	sts	0x08C0, r24	; 0x8008c0 <__TEXT_REGION_LENGTH__+0x7008c0>
    24ce:	08 95       	ret

000024d0 <SPI_write>:
}

void SPI_write(uint8_t data){
	SPIC.DATA = data;
    24d0:	80 93 c3 08 	sts	0x08C3, r24	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
	while(!(SPIC.STATUS>>7));
    24d4:	e0 ec       	ldi	r30, 0xC0	; 192
    24d6:	f8 e0       	ldi	r31, 0x08	; 8
    24d8:	82 81       	ldd	r24, Z+2	; 0x02
    24da:	88 23       	and	r24, r24
    24dc:	ec f7       	brge	.-6      	; 0x24d8 <SPI_write+0x8>
}
    24de:	08 95       	ret

000024e0 <spi_read>:

uint8_t spi_read (void){
	SPI_write(0xFF);
    24e0:	8f ef       	ldi	r24, 0xFF	; 255
    24e2:	f6 df       	rcall	.-20     	; 0x24d0 <SPI_write>
	return SPIC.DATA;
    24e4:	80 91 c3 08 	lds	r24, 0x08C3	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
}
    24e8:	08 95       	ret

000024ea <prom_read>:
	//printf("c5: %u \n", c5);
	c6 = prom_read(0xAC);
	//printf("c6: %u \n", c6);
}

uint16_t prom_read(uint8_t command){
    24ea:	ff 92       	push	r15
    24ec:	0f 93       	push	r16
    24ee:	1f 93       	push	r17
    24f0:	cf 93       	push	r28
    24f2:	df 93       	push	r29
	uint16_t data;
	PORTC.OUTCLR = 0b00010000;
    24f4:	00 e4       	ldi	r16, 0x40	; 64
    24f6:	16 e0       	ldi	r17, 0x06	; 6
    24f8:	68 94       	set
    24fa:	ff 24       	eor	r15, r15
    24fc:	f4 f8       	bld	r15, 4
    24fe:	f8 01       	movw	r30, r16
	SPI_write(command);
	data = ((uint16_t)spi_read())<<8;	//Bitshifting
    2500:	f6 82       	std	Z+6, r15	; 0x06
    2502:	e6 df       	rcall	.-52     	; 0x24d0 <SPI_write>
    2504:	ed df       	rcall	.-38     	; 0x24e0 <spi_read>
    2506:	c8 2f       	mov	r28, r24
    2508:	d0 e0       	ldi	r29, 0x00	; 0
	data += spi_read();
    250a:	dc 2f       	mov	r29, r28
    250c:	cc 27       	eor	r28, r28
    250e:	e8 df       	rcall	.-48     	; 0x24e0 <spi_read>
    2510:	c8 0f       	add	r28, r24
	PORTC.OUTSET = 0b00010000;
    2512:	d1 1d       	adc	r29, r1
    2514:	f8 01       	movw	r30, r16
	delay_ms(1);
    2516:	f5 82       	std	Z+5, r15	; 0x05
    2518:	66 ed       	ldi	r22, 0xD6	; 214
    251a:	74 e1       	ldi	r23, 0x14	; 20
    251c:	80 e0       	ldi	r24, 0x00	; 0
    251e:	90 e0       	ldi	r25, 0x00	; 0
	//printf("data: %lu \n", data);
	return data;
}
    2520:	c1 df       	rcall	.-126    	; 0x24a4 <__portable_avr_delay_cycles>
    2522:	ce 01       	movw	r24, r28
    2524:	df 91       	pop	r29
    2526:	cf 91       	pop	r28
    2528:	1f 91       	pop	r17
    252a:	0f 91       	pop	r16
    252c:	ff 90       	pop	r15
    252e:	08 95       	ret

00002530 <ms5607_init>:
uint8_t spi_read (void){
	SPI_write(0xFF);
	return SPIC.DATA;
}

void ms5607_init(void){
    2530:	1f 93       	push	r17
    2532:	cf 93       	push	r28
    2534:	df 93       	push	r29
	PORTC.OUTCLR = 0b00010000;
    2536:	c0 e4       	ldi	r28, 0x40	; 64
    2538:	d6 e0       	ldi	r29, 0x06	; 6
    253a:	10 e1       	ldi	r17, 0x10	; 16
    253c:	1e 83       	std	Y+6, r17	; 0x06
	SPI_write(0x1E);
    253e:	8e e1       	ldi	r24, 0x1E	; 30
    2540:	c7 df       	rcall	.-114    	; 0x24d0 <SPI_write>
	PORTC.OUTSET = 0b00010000;
    2542:	1d 83       	std	Y+5, r17	; 0x05
	delay_ms(10);
    2544:	66 e5       	ldi	r22, 0x56	; 86
    2546:	70 ed       	ldi	r23, 0xD0	; 208
    2548:	80 e0       	ldi	r24, 0x00	; 0
    254a:	90 e0       	ldi	r25, 0x00	; 0
	c1 = prom_read(0xA2);
    254c:	ab df       	rcall	.-170    	; 0x24a4 <__portable_avr_delay_cycles>
    254e:	82 ea       	ldi	r24, 0xA2	; 162
    2550:	cc df       	rcall	.-104    	; 0x24ea <prom_read>
    2552:	80 93 c5 20 	sts	0x20C5, r24	; 0x8020c5 <c1>
    2556:	90 93 c6 20 	sts	0x20C6, r25	; 0x8020c6 <c1+0x1>
	//printf("c1: %u \n", c1);
	c2 = prom_read(0xA4);
    255a:	84 ea       	ldi	r24, 0xA4	; 164
    255c:	c6 df       	rcall	.-116    	; 0x24ea <prom_read>
    255e:	80 93 c1 20 	sts	0x20C1, r24	; 0x8020c1 <c2>
    2562:	90 93 c2 20 	sts	0x20C2, r25	; 0x8020c2 <c2+0x1>
	//printf("c2: %u \n", c2);
	c3 = prom_read(0xA6);
    2566:	86 ea       	ldi	r24, 0xA6	; 166
    2568:	c0 df       	rcall	.-128    	; 0x24ea <prom_read>
    256a:	80 93 c7 20 	sts	0x20C7, r24	; 0x8020c7 <c3>
    256e:	90 93 c8 20 	sts	0x20C8, r25	; 0x8020c8 <c3+0x1>
	//printf("c3: %u \n", c3);
	c4 = prom_read(0xA8);
    2572:	88 ea       	ldi	r24, 0xA8	; 168
    2574:	ba df       	rcall	.-140    	; 0x24ea <prom_read>
    2576:	80 93 bf 20 	sts	0x20BF, r24	; 0x8020bf <c4>
    257a:	90 93 c0 20 	sts	0x20C0, r25	; 0x8020c0 <c4+0x1>
	//printf("c4: %u \n", c4);
	c5 = prom_read(0xAA);
    257e:	8a ea       	ldi	r24, 0xAA	; 170
    2580:	b4 df       	rcall	.-152    	; 0x24ea <prom_read>
    2582:	80 93 c3 20 	sts	0x20C3, r24	; 0x8020c3 <c5>
    2586:	90 93 c4 20 	sts	0x20C4, r25	; 0x8020c4 <c5+0x1>
	//printf("c5: %u \n", c5);
	c6 = prom_read(0xAC);
    258a:	8c ea       	ldi	r24, 0xAC	; 172
    258c:	ae df       	rcall	.-164    	; 0x24ea <prom_read>
    258e:	80 93 bd 20 	sts	0x20BD, r24	; 0x8020bd <c6>
    2592:	90 93 be 20 	sts	0x20BE, r25	; 0x8020be <c6+0x1>
	//printf("c6: %u \n", c6);
}
    2596:	df 91       	pop	r29
    2598:	cf 91       	pop	r28
    259a:	1f 91       	pop	r17
    259c:	08 95       	ret

0000259e <data_read>:
	delay_ms(1);
	//printf("data: %lu \n", data);
	return data;
}

uint32_t data_read(uint8_t command){
    259e:	8f 92       	push	r8
    25a0:	9f 92       	push	r9
    25a2:	af 92       	push	r10
    25a4:	bf 92       	push	r11
    25a6:	cf 92       	push	r12
    25a8:	df 92       	push	r13
    25aa:	ef 92       	push	r14
    25ac:	ff 92       	push	r15
    25ae:	1f 93       	push	r17
    25b0:	cf 93       	push	r28
    25b2:	df 93       	push	r29
	uint32_t data;
	PORTC.OUTCLR = 0b00010000;
    25b4:	c0 e4       	ldi	r28, 0x40	; 64
    25b6:	d6 e0       	ldi	r29, 0x06	; 6
    25b8:	10 e1       	ldi	r17, 0x10	; 16
	SPI_write(command);
    25ba:	1e 83       	std	Y+6, r17	; 0x06
	PORTC.OUTSET = 0b00010000;
    25bc:	89 df       	rcall	.-238    	; 0x24d0 <SPI_write>
	delay_ms(9);
    25be:	1d 83       	std	Y+5, r17	; 0x05
    25c0:	61 e8       	ldi	r22, 0x81	; 129
    25c2:	7b eb       	ldi	r23, 0xBB	; 187
    25c4:	80 e0       	ldi	r24, 0x00	; 0
	PORTC.OUTCLR = 0b00010000;
    25c6:	90 e0       	ldi	r25, 0x00	; 0
    25c8:	6d df       	rcall	.-294    	; 0x24a4 <__portable_avr_delay_cycles>
    25ca:	1e 83       	std	Y+6, r17	; 0x06
    25cc:	80 e0       	ldi	r24, 0x00	; 0
    25ce:	80 df       	rcall	.-256    	; 0x24d0 <SPI_write>
    25d0:	87 df       	rcall	.-242    	; 0x24e0 <spi_read>
    25d2:	c8 2e       	mov	r12, r24
    25d4:	d1 2c       	mov	r13, r1
    25d6:	e1 2c       	mov	r14, r1
    25d8:	f1 2c       	mov	r15, r1
    25da:	56 01       	movw	r10, r12
    25dc:	99 24       	eor	r9, r9
    25de:	88 24       	eor	r8, r8
    25e0:	7f df       	rcall	.-258    	; 0x24e0 <spi_read>
    25e2:	c8 2e       	mov	r12, r24
    25e4:	d1 2c       	mov	r13, r1
    25e6:	e1 2c       	mov	r14, r1
    25e8:	f1 2c       	mov	r15, r1
    25ea:	fe 2c       	mov	r15, r14
    25ec:	ed 2c       	mov	r14, r13
    25ee:	dc 2c       	mov	r13, r12
    25f0:	cc 24       	eor	r12, r12
    25f2:	c8 0c       	add	r12, r8
    25f4:	d9 1c       	adc	r13, r9
    25f6:	ea 1c       	adc	r14, r10
    25f8:	fb 1c       	adc	r15, r11
    25fa:	72 df       	rcall	.-284    	; 0x24e0 <spi_read>
    25fc:	1d 83       	std	Y+5, r17	; 0x05
    25fe:	a7 01       	movw	r20, r14
    2600:	96 01       	movw	r18, r12
    2602:	28 0f       	add	r18, r24
    2604:	31 1d       	adc	r19, r1
    2606:	41 1d       	adc	r20, r1
    2608:	51 1d       	adc	r21, r1
    260a:	ca 01       	movw	r24, r20
    260c:	b9 01       	movw	r22, r18
    260e:	df 91       	pop	r29
    2610:	cf 91       	pop	r28
    2612:	1f 91       	pop	r17
    2614:	ff 90       	pop	r15
    2616:	ef 90       	pop	r14
    2618:	df 90       	pop	r13
    261a:	cf 90       	pop	r12
    261c:	bf 90       	pop	r11
    261e:	af 90       	pop	r10
    2620:	9f 90       	pop	r9
    2622:	8f 90       	pop	r8
    2624:	08 95       	ret

00002626 <get_pressure>:
    2626:	2f 92       	push	r2
    2628:	3f 92       	push	r3
    262a:	4f 92       	push	r4
    262c:	5f 92       	push	r5
    262e:	6f 92       	push	r6
    2630:	7f 92       	push	r7
    2632:	8f 92       	push	r8
    2634:	9f 92       	push	r9
    2636:	af 92       	push	r10
    2638:	bf 92       	push	r11
    263a:	cf 92       	push	r12
    263c:	df 92       	push	r13
    263e:	ef 92       	push	r14
    2640:	ff 92       	push	r15
    2642:	0f 93       	push	r16
    2644:	1f 93       	push	r17
    2646:	cf 93       	push	r28
    2648:	df 93       	push	r29
    264a:	cd b7       	in	r28, 0x3d	; 61
    264c:	de b7       	in	r29, 0x3e	; 62
    264e:	61 97       	sbiw	r28, 0x11	; 17
    2650:	cd bf       	out	0x3d, r28	; 61
    2652:	de bf       	out	0x3e, r29	; 62
    2654:	88 e4       	ldi	r24, 0x48	; 72
    2656:	a3 df       	rcall	.-186    	; 0x259e <data_read>
    2658:	6d 83       	std	Y+5, r22	; 0x05
    265a:	7e 83       	std	Y+6, r23	; 0x06
    265c:	8f 83       	std	Y+7, r24	; 0x07
    265e:	98 87       	std	Y+8, r25	; 0x08
    2660:	88 e5       	ldi	r24, 0x58	; 88
    2662:	9d df       	rcall	.-198    	; 0x259e <data_read>
    2664:	20 91 c3 20 	lds	r18, 0x20C3	; 0x8020c3 <c5>
    2668:	30 91 c4 20 	lds	r19, 0x20C4	; 0x8020c4 <c5+0x1>
    266c:	89 01       	movw	r16, r18
    266e:	20 e0       	ldi	r18, 0x00	; 0
    2670:	30 e0       	ldi	r19, 0x00	; 0
    2672:	32 2f       	mov	r19, r18
    2674:	21 2f       	mov	r18, r17
    2676:	10 2f       	mov	r17, r16
    2678:	00 27       	eor	r16, r16
    267a:	6b 01       	movw	r12, r22
    267c:	7c 01       	movw	r14, r24
    267e:	c0 1a       	sub	r12, r16
    2680:	d1 0a       	sbc	r13, r17
    2682:	e2 0a       	sbc	r14, r18
    2684:	f3 0a       	sbc	r15, r19
    2686:	c9 82       	std	Y+1, r12	; 0x01
    2688:	da 82       	std	Y+2, r13	; 0x02
    268a:	eb 82       	std	Y+3, r14	; 0x03
    268c:	fc 82       	std	Y+4, r15	; 0x04
    268e:	20 90 bd 20 	lds	r2, 0x20BD	; 0x8020bd <c6>
    2692:	30 90 be 20 	lds	r3, 0x20BE	; 0x8020be <c6+0x1>
    2696:	d7 01       	movw	r26, r14
    2698:	c6 01       	movw	r24, r12
    269a:	bb 0f       	add	r27, r27
    269c:	88 0b       	sbc	r24, r24
    269e:	98 2f       	mov	r25, r24
    26a0:	dc 01       	movw	r26, r24
    26a2:	a9 80       	ldd	r10, Y+1	; 0x01
    26a4:	ba 80       	ldd	r11, Y+2	; 0x02
    26a6:	cb 80       	ldd	r12, Y+3	; 0x03
    26a8:	dc 80       	ldd	r13, Y+4	; 0x04
    26aa:	e8 2e       	mov	r14, r24
    26ac:	f8 2e       	mov	r15, r24
    26ae:	08 2f       	mov	r16, r24
    26b0:	18 2f       	mov	r17, r24
    26b2:	22 2d       	mov	r18, r2
    26b4:	33 2d       	mov	r19, r3
    26b6:	40 e0       	ldi	r20, 0x00	; 0
    26b8:	50 e0       	ldi	r21, 0x00	; 0
    26ba:	60 e0       	ldi	r22, 0x00	; 0
    26bc:	70 e0       	ldi	r23, 0x00	; 0
    26be:	80 e0       	ldi	r24, 0x00	; 0
    26c0:	90 e0       	ldi	r25, 0x00	; 0
    26c2:	0e 94 c5 1f 	call	0x3f8a	; 0x3f8a <__muldi3>
    26c6:	89 8b       	std	Y+17, r24	; 0x11
    26c8:	b2 2f       	mov	r27, r18
    26ca:	f3 2f       	mov	r31, r19
    26cc:	e4 2f       	mov	r30, r20
    26ce:	95 2e       	mov	r9, r21
    26d0:	86 2e       	mov	r8, r22
    26d2:	77 2e       	mov	r7, r23
    26d4:	a8 2e       	mov	r10, r24
    26d6:	b9 2e       	mov	r11, r25
    26d8:	a0 e0       	ldi	r26, 0x00	; 0
    26da:	0e 94 5f 20 	call	0x40be	; 0x40be <__cmpdi2_s8>
    26de:	84 f4       	brge	.+32     	; 0x2700 <get_pressure+0xda>
    26e0:	21 50       	subi	r18, 0x01	; 1
    26e2:	31 09       	sbc	r19, r1
    26e4:	40 48       	sbci	r20, 0x80	; 128
    26e6:	5f 4f       	sbci	r21, 0xFF	; 255
    26e8:	6f 4f       	sbci	r22, 0xFF	; 255
    26ea:	7f 4f       	sbci	r23, 0xFF	; 255
    26ec:	8f 4f       	sbci	r24, 0xFF	; 255
    26ee:	9f 4f       	sbci	r25, 0xFF	; 255
    26f0:	b2 2f       	mov	r27, r18
    26f2:	f3 2f       	mov	r31, r19
    26f4:	e4 2f       	mov	r30, r20
    26f6:	95 2e       	mov	r9, r21
    26f8:	86 2e       	mov	r8, r22
    26fa:	77 2e       	mov	r7, r23
    26fc:	a8 2e       	mov	r10, r24
    26fe:	b9 2e       	mov	r11, r25
    2700:	2b 2f       	mov	r18, r27
    2702:	3f 2f       	mov	r19, r31
    2704:	4e 2f       	mov	r20, r30
    2706:	59 2d       	mov	r21, r9
    2708:	68 2d       	mov	r22, r8
    270a:	77 2d       	mov	r23, r7
    270c:	8a 2d       	mov	r24, r10
    270e:	9b 2d       	mov	r25, r11
    2710:	07 e1       	ldi	r16, 0x17	; 23
    2712:	0e 94 2f 20 	call	0x405e	; 0x405e <__ashrdi3>
    2716:	82 2e       	mov	r8, r18
    2718:	93 2e       	mov	r9, r19
    271a:	00 e3       	ldi	r16, 0x30	; 48
    271c:	80 1a       	sub	r8, r16
    271e:	08 ef       	ldi	r16, 0xF8	; 248
    2720:	90 0a       	sbc	r9, r16
    2722:	09 2c       	mov	r0, r9
    2724:	00 0c       	add	r0, r0
    2726:	aa 08       	sbc	r10, r10
    2728:	bb 08       	sbc	r11, r11
    272a:	80 92 b9 20 	sts	0x20B9, r8	; 0x8020b9 <TEMP>
    272e:	90 92 ba 20 	sts	0x20BA, r9	; 0x8020ba <TEMP+0x1>
    2732:	a0 92 bb 20 	sts	0x20BB, r10	; 0x8020bb <TEMP+0x2>
    2736:	b0 92 bc 20 	sts	0x20BC, r11	; 0x8020bc <TEMP+0x3>
    273a:	a0 91 c7 20 	lds	r26, 0x20C7	; 0x8020c7 <c3>
    273e:	b0 91 c8 20 	lds	r27, 0x20C8	; 0x8020c8 <c3+0x1>
    2742:	29 81       	ldd	r18, Y+1	; 0x01
    2744:	3a 81       	ldd	r19, Y+2	; 0x02
    2746:	4b 81       	ldd	r20, Y+3	; 0x03
    2748:	5c 81       	ldd	r21, Y+4	; 0x04
    274a:	0e 94 bb 1f 	call	0x3f76	; 0x3f76 <__muluhisi3>
    274e:	4b 01       	movw	r8, r22
    2750:	5c 01       	movw	r10, r24
    2752:	99 23       	and	r25, r25
    2754:	2c f4       	brge	.+10     	; 0x2760 <get_pressure+0x13a>
    2756:	1f e7       	ldi	r17, 0x7F	; 127
    2758:	81 0e       	add	r8, r17
    275a:	91 1c       	adc	r9, r1
    275c:	a1 1c       	adc	r10, r1
    275e:	b1 1c       	adc	r11, r1
    2760:	24 01       	movw	r4, r8
    2762:	35 01       	movw	r6, r10
    2764:	68 94       	set
    2766:	16 f8       	bld	r1, 6
    2768:	75 94       	asr	r7
    276a:	67 94       	ror	r6
    276c:	57 94       	ror	r5
    276e:	47 94       	ror	r4
    2770:	16 94       	lsr	r1
    2772:	d1 f7       	brne	.-12     	; 0x2768 <get_pressure+0x142>
    2774:	bb 0c       	add	r11, r11
    2776:	88 08       	sbc	r8, r8
    2778:	98 2c       	mov	r9, r8
    277a:	54 01       	movw	r10, r8
    277c:	80 91 c5 20 	lds	r24, 0x20C5	; 0x8020c5 <c1>
    2780:	90 91 c6 20 	lds	r25, 0x20C6	; 0x8020c6 <c1+0x1>
    2784:	6c 01       	movw	r12, r24
    2786:	e1 2c       	mov	r14, r1
    2788:	f1 2c       	mov	r15, r1
    278a:	00 e0       	ldi	r16, 0x00	; 0
    278c:	10 e0       	ldi	r17, 0x00	; 0
    278e:	98 01       	movw	r18, r16
    2790:	89 87       	std	Y+9, r24	; 0x09
    2792:	da 86       	std	Y+10, r13	; 0x0a
    2794:	eb 86       	std	Y+11, r14	; 0x0b
    2796:	fc 86       	std	Y+12, r15	; 0x0c
    2798:	0d 87       	std	Y+13, r16	; 0x0d
    279a:	1e 87       	std	Y+14, r17	; 0x0e
    279c:	2f 87       	std	Y+15, r18	; 0x0f
    279e:	38 8b       	std	Y+16, r19	; 0x10
    27a0:	28 2f       	mov	r18, r24
    27a2:	3d 2d       	mov	r19, r13
    27a4:	40 e0       	ldi	r20, 0x00	; 0
    27a6:	50 e0       	ldi	r21, 0x00	; 0
    27a8:	60 e0       	ldi	r22, 0x00	; 0
    27aa:	70 e0       	ldi	r23, 0x00	; 0
    27ac:	80 e0       	ldi	r24, 0x00	; 0
    27ae:	90 e0       	ldi	r25, 0x00	; 0
    27b0:	00 e1       	ldi	r16, 0x10	; 16
    27b2:	0e 94 16 20 	call	0x402c	; 0x402c <__ashldi3>
    27b6:	f2 2f       	mov	r31, r18
    27b8:	e3 2f       	mov	r30, r19
    27ba:	c4 2e       	mov	r12, r20
    27bc:	d5 2e       	mov	r13, r21
    27be:	e6 2e       	mov	r14, r22
    27c0:	f7 2e       	mov	r15, r23
    27c2:	08 2f       	mov	r16, r24
    27c4:	19 2f       	mov	r17, r25
    27c6:	24 2d       	mov	r18, r4
    27c8:	35 2d       	mov	r19, r5
    27ca:	46 2d       	mov	r20, r6
    27cc:	57 2d       	mov	r21, r7
    27ce:	68 2d       	mov	r22, r8
    27d0:	78 2d       	mov	r23, r8
    27d2:	88 2d       	mov	r24, r8
    27d4:	98 2d       	mov	r25, r8
    27d6:	af 2e       	mov	r10, r31
    27d8:	be 2e       	mov	r11, r30
    27da:	0e 94 4d 20 	call	0x409a	; 0x409a <__adddi3>
    27de:	ed 80       	ldd	r14, Y+5	; 0x05
    27e0:	fe 80       	ldd	r15, Y+6	; 0x06
    27e2:	0f 81       	ldd	r16, Y+7	; 0x07
    27e4:	18 85       	ldd	r17, Y+8	; 0x08
    27e6:	17 01       	movw	r2, r14
    27e8:	28 01       	movw	r4, r16
    27ea:	ae 2c       	mov	r10, r14
    27ec:	b3 2c       	mov	r11, r3
    27ee:	c4 2c       	mov	r12, r4
    27f0:	d5 2c       	mov	r13, r5
    27f2:	e1 2c       	mov	r14, r1
    27f4:	f1 2c       	mov	r15, r1
    27f6:	00 e0       	ldi	r16, 0x00	; 0
    27f8:	10 e0       	ldi	r17, 0x00	; 0
    27fa:	0e 94 c5 1f 	call	0x3f8a	; 0x3f8a <__muldi3>
    27fe:	12 2f       	mov	r17, r18
    2800:	39 87       	std	Y+9, r19	; 0x09
    2802:	4d 83       	std	Y+5, r20	; 0x05
    2804:	b5 2f       	mov	r27, r21
    2806:	f6 2f       	mov	r31, r22
    2808:	e7 2f       	mov	r30, r23
    280a:	78 2e       	mov	r7, r24
    280c:	89 2e       	mov	r8, r25
    280e:	a0 e0       	ldi	r26, 0x00	; 0
    2810:	0e 94 5f 20 	call	0x40be	; 0x40be <__cmpdi2_s8>
    2814:	84 f4       	brge	.+32     	; 0x2836 <get_pressure+0x210>
    2816:	21 50       	subi	r18, 0x01	; 1
    2818:	31 09       	sbc	r19, r1
    281a:	40 4e       	sbci	r20, 0xE0	; 224
    281c:	5f 4f       	sbci	r21, 0xFF	; 255
    281e:	6f 4f       	sbci	r22, 0xFF	; 255
    2820:	7f 4f       	sbci	r23, 0xFF	; 255
    2822:	8f 4f       	sbci	r24, 0xFF	; 255
    2824:	9f 4f       	sbci	r25, 0xFF	; 255
    2826:	12 2f       	mov	r17, r18
    2828:	39 87       	std	Y+9, r19	; 0x09
    282a:	4d 83       	std	Y+5, r20	; 0x05
    282c:	b5 2f       	mov	r27, r21
    282e:	f6 2f       	mov	r31, r22
    2830:	e7 2f       	mov	r30, r23
    2832:	78 2e       	mov	r7, r24
    2834:	89 2e       	mov	r8, r25
    2836:	21 2f       	mov	r18, r17
    2838:	39 85       	ldd	r19, Y+9	; 0x09
    283a:	4d 81       	ldd	r20, Y+5	; 0x05
    283c:	5b 2f       	mov	r21, r27
    283e:	6f 2f       	mov	r22, r31
    2840:	7e 2f       	mov	r23, r30
    2842:	87 2d       	mov	r24, r7
    2844:	98 2d       	mov	r25, r8
    2846:	05 e1       	ldi	r16, 0x15	; 21
    2848:	0e 94 2f 20 	call	0x405e	; 0x405e <__ashrdi3>
    284c:	52 2e       	mov	r5, r18
    284e:	63 2e       	mov	r6, r19
    2850:	74 2e       	mov	r7, r20
    2852:	59 8b       	std	Y+17, r21	; 0x11
    2854:	69 87       	std	Y+9, r22	; 0x09
    2856:	f7 2f       	mov	r31, r23
    2858:	e8 2f       	mov	r30, r24
    285a:	49 2e       	mov	r4, r25
    285c:	a0 91 bf 20 	lds	r26, 0x20BF	; 0x8020bf <c4>
    2860:	b0 91 c0 20 	lds	r27, 0x20C0	; 0x8020c0 <c4+0x1>
    2864:	29 81       	ldd	r18, Y+1	; 0x01
    2866:	3a 81       	ldd	r19, Y+2	; 0x02
    2868:	4b 81       	ldd	r20, Y+3	; 0x03
    286a:	5c 81       	ldd	r21, Y+4	; 0x04
    286c:	0e 94 bb 1f 	call	0x3f76	; 0x3f76 <__muluhisi3>
    2870:	4b 01       	movw	r8, r22
    2872:	5c 01       	movw	r10, r24
    2874:	99 23       	and	r25, r25
    2876:	2c f4       	brge	.+10     	; 0x2882 <get_pressure+0x25c>
    2878:	0f e3       	ldi	r16, 0x3F	; 63
    287a:	80 0e       	add	r8, r16
    287c:	91 1c       	adc	r9, r1
    287e:	a1 1c       	adc	r10, r1
    2880:	b1 1c       	adc	r11, r1
    2882:	75 01       	movw	r14, r10
    2884:	64 01       	movw	r12, r8
    2886:	68 94       	set
    2888:	15 f8       	bld	r1, 5
    288a:	f5 94       	asr	r15
    288c:	e7 94       	ror	r14
    288e:	d7 94       	ror	r13
    2890:	c7 94       	ror	r12
    2892:	16 94       	lsr	r1
    2894:	d1 f7       	brne	.-12     	; 0x288a <get_pressure+0x264>
    2896:	bb 0c       	add	r11, r11
    2898:	88 08       	sbc	r8, r8
    289a:	98 2c       	mov	r9, r8
    289c:	54 01       	movw	r10, r8
    289e:	20 91 c1 20 	lds	r18, 0x20C1	; 0x8020c1 <c2>
    28a2:	30 91 c2 20 	lds	r19, 0x20C2	; 0x8020c2 <c2+0x1>
    28a6:	a9 01       	movw	r20, r18
    28a8:	35 2f       	mov	r19, r21
    28aa:	40 e0       	ldi	r20, 0x00	; 0
    28ac:	50 e0       	ldi	r21, 0x00	; 0
    28ae:	60 e0       	ldi	r22, 0x00	; 0
    28b0:	70 e0       	ldi	r23, 0x00	; 0
    28b2:	80 e0       	ldi	r24, 0x00	; 0
    28b4:	90 e0       	ldi	r25, 0x00	; 0
    28b6:	01 e1       	ldi	r16, 0x11	; 17
    28b8:	0e 94 16 20 	call	0x402c	; 0x402c <__ashldi3>
    28bc:	22 2e       	mov	r2, r18
    28be:	33 2e       	mov	r3, r19
    28c0:	49 83       	std	Y+1, r20	; 0x01
    28c2:	5d 83       	std	Y+5, r21	; 0x05
    28c4:	b6 2f       	mov	r27, r22
    28c6:	a7 2f       	mov	r26, r23
    28c8:	08 2f       	mov	r16, r24
    28ca:	19 2f       	mov	r17, r25
    28cc:	2c 2d       	mov	r18, r12
    28ce:	3d 2d       	mov	r19, r13
    28d0:	4e 2d       	mov	r20, r14
    28d2:	5f 2d       	mov	r21, r15
    28d4:	68 2d       	mov	r22, r8
    28d6:	78 2d       	mov	r23, r8
    28d8:	88 2d       	mov	r24, r8
    28da:	98 2d       	mov	r25, r8
    28dc:	a2 2c       	mov	r10, r2
    28de:	b3 2c       	mov	r11, r3
    28e0:	c9 80       	ldd	r12, Y+1	; 0x01
    28e2:	dd 80       	ldd	r13, Y+5	; 0x05
    28e4:	eb 2e       	mov	r14, r27
    28e6:	fa 2e       	mov	r15, r26
    28e8:	0e 94 4d 20 	call	0x409a	; 0x409a <__adddi3>
    28ec:	a2 2e       	mov	r10, r18
    28ee:	b3 2e       	mov	r11, r19
    28f0:	c4 2e       	mov	r12, r20
    28f2:	d5 2e       	mov	r13, r21
    28f4:	e6 2e       	mov	r14, r22
    28f6:	f7 2e       	mov	r15, r23
    28f8:	08 2f       	mov	r16, r24
    28fa:	19 2f       	mov	r17, r25
    28fc:	25 2d       	mov	r18, r5
    28fe:	36 2d       	mov	r19, r6
    2900:	47 2d       	mov	r20, r7
    2902:	59 89       	ldd	r21, Y+17	; 0x11
    2904:	69 85       	ldd	r22, Y+9	; 0x09
    2906:	7f 2f       	mov	r23, r31
    2908:	8e 2f       	mov	r24, r30
    290a:	94 2d       	mov	r25, r4
    290c:	0e 94 56 20 	call	0x40ac	; 0x40ac <__subdi3>
    2910:	12 2f       	mov	r17, r18
    2912:	3d 83       	std	Y+5, r19	; 0x05
    2914:	49 83       	std	Y+1, r20	; 0x01
    2916:	b5 2f       	mov	r27, r21
    2918:	f6 2f       	mov	r31, r22
    291a:	e7 2f       	mov	r30, r23
    291c:	78 2e       	mov	r7, r24
    291e:	89 2e       	mov	r8, r25
    2920:	a0 e0       	ldi	r26, 0x00	; 0
    2922:	0e 94 5f 20 	call	0x40be	; 0x40be <__cmpdi2_s8>
    2926:	84 f4       	brge	.+32     	; 0x2948 <get_pressure+0x322>
    2928:	21 50       	subi	r18, 0x01	; 1
    292a:	30 48       	sbci	r19, 0x80	; 128
    292c:	4f 4f       	sbci	r20, 0xFF	; 255
    292e:	5f 4f       	sbci	r21, 0xFF	; 255
    2930:	6f 4f       	sbci	r22, 0xFF	; 255
    2932:	7f 4f       	sbci	r23, 0xFF	; 255
    2934:	8f 4f       	sbci	r24, 0xFF	; 255
    2936:	9f 4f       	sbci	r25, 0xFF	; 255
    2938:	12 2f       	mov	r17, r18
    293a:	3d 83       	std	Y+5, r19	; 0x05
    293c:	49 83       	std	Y+1, r20	; 0x01
    293e:	b5 2f       	mov	r27, r21
    2940:	f6 2f       	mov	r31, r22
    2942:	e7 2f       	mov	r30, r23
    2944:	78 2e       	mov	r7, r24
    2946:	89 2e       	mov	r8, r25
    2948:	21 2f       	mov	r18, r17
    294a:	3d 81       	ldd	r19, Y+5	; 0x05
    294c:	49 81       	ldd	r20, Y+1	; 0x01
    294e:	5b 2f       	mov	r21, r27
    2950:	6f 2f       	mov	r22, r31
    2952:	7e 2f       	mov	r23, r30
    2954:	87 2d       	mov	r24, r7
    2956:	98 2d       	mov	r25, r8
    2958:	0f e0       	ldi	r16, 0x0F	; 15
    295a:	0e 94 2f 20 	call	0x405e	; 0x405e <__ashrdi3>
    295e:	62 2f       	mov	r22, r18
    2960:	73 2f       	mov	r23, r19
    2962:	84 2f       	mov	r24, r20
    2964:	95 2f       	mov	r25, r21
    2966:	61 96       	adiw	r28, 0x11	; 17
    2968:	cd bf       	out	0x3d, r28	; 61
    296a:	de bf       	out	0x3e, r29	; 62
    296c:	df 91       	pop	r29
    296e:	cf 91       	pop	r28
    2970:	1f 91       	pop	r17
    2972:	0f 91       	pop	r16
    2974:	ff 90       	pop	r15
    2976:	ef 90       	pop	r14
    2978:	df 90       	pop	r13
    297a:	cf 90       	pop	r12
    297c:	bf 90       	pop	r11
    297e:	af 90       	pop	r10
    2980:	9f 90       	pop	r9
    2982:	8f 90       	pop	r8
    2984:	7f 90       	pop	r7
    2986:	6f 90       	pop	r6
    2988:	5f 90       	pop	r5
    298a:	4f 90       	pop	r4
    298c:	3f 90       	pop	r3
    298e:	2f 90       	pop	r2
    2990:	08 95       	ret

00002992 <adc_init>:
#include <asf.h>
#include <math.h>
#include "thermistor.h"


void adc_init(void){	//This is for PA6... mostly
    2992:	ff 92       	push	r15
    2994:	0f 93       	push	r16
    2996:	1f 93       	push	r17
    2998:	cf 93       	push	r28
    299a:	df 93       	push	r29
	PORTA.DIRCLR = 0b00000001;
    299c:	e0 e0       	ldi	r30, 0x00	; 0
    299e:	f6 e0       	ldi	r31, 0x06	; 6
    29a0:	ff 24       	eor	r15, r15
    29a2:	f3 94       	inc	r15
    29a4:	f2 82       	std	Z+2, r15	; 0x02
	PORTA.DIR = 0b11111110;
    29a6:	8e ef       	ldi	r24, 0xFE	; 254
    29a8:	80 83       	st	Z, r24
	ADCA.CTRLA = 0b00000001;
    29aa:	c0 e0       	ldi	r28, 0x00	; 0
    29ac:	d2 e0       	ldi	r29, 0x02	; 2
    29ae:	f8 82       	st	Y, r15
	ADCA.CTRLB = 0b00000000;
    29b0:	19 82       	std	Y+1, r1	; 0x01
	ADCA.REFCTRL = 0b00010000;
    29b2:	80 e1       	ldi	r24, 0x10	; 16
    29b4:	8a 83       	std	Y+2, r24	; 0x02
	ADCA.PRESCALER = 0b00000101;
    29b6:	85 e0       	ldi	r24, 0x05	; 5
    29b8:	8c 83       	std	Y+4, r24	; 0x04
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    29ba:	61 e2       	ldi	r22, 0x21	; 33
    29bc:	70 e0       	ldi	r23, 0x00	; 0
    29be:	82 e0       	ldi	r24, 0x02	; 2
    29c0:	0e 94 fd 05 	call	0xbfa	; 0xbfa <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    29c4:	08 2f       	mov	r16, r24
    29c6:	10 e0       	ldi	r17, 0x00	; 0
		data <<= 8;
    29c8:	10 2f       	mov	r17, r16
    29ca:	00 27       	eor	r16, r16
    29cc:	60 e2       	ldi	r22, 0x20	; 32
    29ce:	70 e0       	ldi	r23, 0x00	; 0
    29d0:	82 e0       	ldi	r24, 0x02	; 2
    29d2:	0e 94 fd 05 	call	0xbfa	; 0xbfa <nvm_read_byte>
		data |= nvm_read_production_signature_row(ADCACAL0);
    29d6:	08 2b       	or	r16, r24
	ADCA.CAL = adc_get_calibration_data(ADC_CAL_ADCA);
    29d8:	0c 87       	std	Y+12, r16	; 0x0c
    29da:	1d 87       	std	Y+13, r17	; 0x0d
	
	ADCA.CH0.CTRL = 0b00000001;
    29dc:	f8 a2       	std	Y+32, r15	; 0x20
	ADCA.CH0.MUXCTRL = 0b00000110;
    29de:	86 e0       	ldi	r24, 0x06	; 6
    29e0:	89 a3       	std	Y+33, r24	; 0x21
}
    29e2:	df 91       	pop	r29
    29e4:	cf 91       	pop	r28
    29e6:	1f 91       	pop	r17
    29e8:	0f 91       	pop	r16
    29ea:	ff 90       	pop	r15
    29ec:	08 95       	ret

000029ee <getVoltage>:


float getVoltage(void){
	ADCA.CH0.CTRL  |= 0b10000000;
    29ee:	e0 e0       	ldi	r30, 0x00	; 0
    29f0:	f2 e0       	ldi	r31, 0x02	; 2
    29f2:	80 a1       	ldd	r24, Z+32	; 0x20
    29f4:	80 68       	ori	r24, 0x80	; 128
    29f6:	80 a3       	std	Z+32, r24	; 0x20
	//printf("one");
	while(ADCA.CH0.INTFLAGS == 0);
    29f8:	83 a1       	ldd	r24, Z+35	; 0x23
    29fa:	88 23       	and	r24, r24
    29fc:	e9 f3       	breq	.-6      	; 0x29f8 <getVoltage+0xa>
	//printf("two");
	ADCA.CH0.INTFLAGS = 0;
    29fe:	e0 e0       	ldi	r30, 0x00	; 0
    2a00:	f2 e0       	ldi	r31, 0x02	; 2
    2a02:	13 a2       	std	Z+35, r1	; 0x23
	//printf("three");
	uint16_t adcReading = ADCA.CH0.RES;
    2a04:	64 a1       	ldd	r22, Z+36	; 0x24
    2a06:	75 a1       	ldd	r23, Z+37	; 0x25
	//printf("ADC reading = %u\n", adcReading);
	float voltage = 0.0004899 * (float)(adcReading) - 0.0856326;	//We have to find these numbers by applying differing voltage, printing ADC readings, and solve equation
	//printf("voltage: %f \n", voltage);
	return voltage;
    2a08:	80 e0       	ldi	r24, 0x00	; 0
    2a0a:	90 e0       	ldi	r25, 0x00	; 0
    2a0c:	94 d4       	rcall	.+2344   	; 0x3336 <__floatunsisf>
    2a0e:	22 ea       	ldi	r18, 0xA2	; 162
    2a10:	3c e6       	ldi	r19, 0x6C	; 108
    2a12:	40 e0       	ldi	r20, 0x00	; 0
    2a14:	5a e3       	ldi	r21, 0x3A	; 58
    2a16:	62 d5       	rcall	.+2756   	; 0x34dc <__mulsf3>
    2a18:	25 e2       	ldi	r18, 0x25	; 37
    2a1a:	30 e6       	ldi	r19, 0x60	; 96
    2a1c:	4f ea       	ldi	r20, 0xAF	; 175
    2a1e:	5d e3       	ldi	r21, 0x3D	; 61
	
}
    2a20:	8c c3       	rjmp	.+1816   	; 0x313a <__subsf3>

00002a22 <getTemperature>:
	uint16_t voltage = getVoltage();
	uint16_t current = (voltage/10000);
	return current;
}
*/
float getTemperature(void){
    2a22:	8f 92       	push	r8
    2a24:	9f 92       	push	r9
    2a26:	af 92       	push	r10
    2a28:	bf 92       	push	r11
    2a2a:	cf 92       	push	r12
    2a2c:	df 92       	push	r13
    2a2e:	ef 92       	push	r14
	float voltage = getVoltage();
    2a30:	ff 92       	push	r15
    2a32:	dd df       	rcall	.-70     	; 0x29ee <getVoltage>
    2a34:	6b 01       	movw	r12, r22
	//uint16_t current = getCurrent();
	//uint16_t resistance = voltage/current;
	float resistance = (voltage*10000)/(voltage-3.3);
	//printf("resistance = %f \n", resistance);
	uint32_t temperature = 3977.0/(log(resistance/(10000.0*pow(2.71828,(-3977.0/298.15)))));
    2a36:	7c 01       	movw	r14, r24
    2a38:	20 e0       	ldi	r18, 0x00	; 0
    2a3a:	30 e4       	ldi	r19, 0x40	; 64
    2a3c:	4c e1       	ldi	r20, 0x1C	; 28
    2a3e:	56 e4       	ldi	r21, 0x46	; 70
    2a40:	4d d5       	rcall	.+2714   	; 0x34dc <__mulsf3>
    2a42:	4b 01       	movw	r8, r22
    2a44:	5c 01       	movw	r10, r24
    2a46:	23 e3       	ldi	r18, 0x33	; 51
    2a48:	33 e3       	ldi	r19, 0x33	; 51
    2a4a:	43 e5       	ldi	r20, 0x53	; 83
    2a4c:	50 e4       	ldi	r21, 0x40	; 64
    2a4e:	c7 01       	movw	r24, r14
    2a50:	b6 01       	movw	r22, r12
    2a52:	73 d3       	rcall	.+1766   	; 0x313a <__subsf3>
    2a54:	9b 01       	movw	r18, r22
    2a56:	ac 01       	movw	r20, r24
    2a58:	c5 01       	movw	r24, r10
    2a5a:	b4 01       	movw	r22, r8
    2a5c:	d3 d3       	rcall	.+1958   	; 0x3204 <__divsf3>
    2a5e:	2b e5       	ldi	r18, 0x5B	; 91
    2a60:	30 ef       	ldi	r19, 0xF0	; 240
    2a62:	43 e8       	ldi	r20, 0x83	; 131
    2a64:	5c e3       	ldi	r21, 0x3C	; 60
	//float temperature = pow((.003351016+.0002569850*log(resistance/10000)+.000002620131*pow(log(resistance/10000),2)),-1);
	return temperature;
    2a66:	ce d3       	rcall	.+1948   	; 0x3204 <__divsf3>
    2a68:	f9 d4       	rcall	.+2546   	; 0x345c <log>
    2a6a:	9b 01       	movw	r18, r22
    2a6c:	ac 01       	movw	r20, r24
    2a6e:	60 e0       	ldi	r22, 0x00	; 0
    2a70:	70 e9       	ldi	r23, 0x90	; 144
    2a72:	88 e7       	ldi	r24, 0x78	; 120
    2a74:	95 e4       	ldi	r25, 0x45	; 69
    2a76:	c6 d3       	rcall	.+1932   	; 0x3204 <__divsf3>
	
	
	
    2a78:	32 d4       	rcall	.+2148   	; 0x32de <__fixunssfsi>
    2a7a:	5d d4       	rcall	.+2234   	; 0x3336 <__floatunsisf>
    2a7c:	ff 90       	pop	r15
    2a7e:	ef 90       	pop	r14
    2a80:	df 90       	pop	r13
    2a82:	cf 90       	pop	r12
    2a84:	bf 90       	pop	r11
    2a86:	af 90       	pop	r10
    2a88:	9f 90       	pop	r9
    2a8a:	8f 90       	pop	r8
    2a8c:	08 95       	ret

00002a8e <usart_serial_getchar>:
		read_buffer[loc] = usart_getchar(usart_channel);
		loc++;
		
	}
	return read_buffer;
}
    2a8e:	cf 93       	push	r28
    2a90:	df 93       	push	r29
    2a92:	eb 01       	movw	r28, r22
    2a94:	84 d9       	rcall	.-3320   	; 0x1d9e <usart_getchar>
    2a96:	88 83       	st	Y, r24
    2a98:	df 91       	pop	r29
    2a9a:	cf 91       	pop	r28
    2a9c:	08 95       	ret

00002a9e <usart_serial_putchar>:
    2a9e:	77 c9       	rjmp	.-3346   	; 0x1d8e <usart_putchar>
    2aa0:	08 95       	ret

00002aa2 <usart_init>:
    2aa2:	cf 93       	push	r28
    2aa4:	df 93       	push	r29
    2aa6:	cd b7       	in	r28, 0x3d	; 61
    2aa8:	de b7       	in	r29, 0x3e	; 62
    2aaa:	27 97       	sbiw	r28, 0x07	; 7
    2aac:	cd bf       	out	0x3d, r28	; 61
    2aae:	de bf       	out	0x3e, r29	; 62
    2ab0:	e0 e4       	ldi	r30, 0x40	; 64
    2ab2:	f6 e0       	ldi	r31, 0x06	; 6
    2ab4:	88 e0       	ldi	r24, 0x08	; 8
    2ab6:	81 83       	std	Z+1, r24	; 0x01
    2ab8:	85 83       	std	Z+5, r24	; 0x05
    2aba:	e0 e6       	ldi	r30, 0x60	; 96
    2abc:	f6 e0       	ldi	r31, 0x06	; 6
    2abe:	81 83       	std	Z+1, r24	; 0x01
    2ac0:	85 83       	std	Z+5, r24	; 0x05
    2ac2:	80 ea       	ldi	r24, 0xA0	; 160
    2ac4:	98 e0       	ldi	r25, 0x08	; 8
    2ac6:	80 93 b3 20 	sts	0x20B3, r24	; 0x8020b3 <stdio_base>
    2aca:	90 93 b4 20 	sts	0x20B4, r25	; 0x8020b4 <stdio_base+0x1>
    2ace:	8f e4       	ldi	r24, 0x4F	; 79
    2ad0:	95 e1       	ldi	r25, 0x15	; 21
    2ad2:	80 93 b1 20 	sts	0x20B1, r24	; 0x8020b1 <ptr_put>
    2ad6:	90 93 b2 20 	sts	0x20B2, r25	; 0x8020b2 <ptr_put+0x1>
    2ada:	87 e4       	ldi	r24, 0x47	; 71
    2adc:	95 e1       	ldi	r25, 0x15	; 21
    2ade:	80 93 af 20 	sts	0x20AF, r24	; 0x8020af <ptr_get>
    2ae2:	90 93 b0 20 	sts	0x20B0, r25	; 0x8020b0 <ptr_get+0x1>
    2ae6:	ed e0       	ldi	r30, 0x0D	; 13
    2ae8:	f0 e2       	ldi	r31, 0x20	; 32
    2aea:	84 81       	ldd	r24, Z+4	; 0x04
    2aec:	8d 83       	std	Y+5, r24	; 0x05
    2aee:	85 81       	ldd	r24, Z+5	; 0x05
    2af0:	8e 83       	std	Y+6, r24	; 0x06
    2af2:	86 81       	ldd	r24, Z+6	; 0x06
    2af4:	8f 83       	std	Y+7, r24	; 0x07
    2af6:	80 81       	ld	r24, Z
    2af8:	91 81       	ldd	r25, Z+1	; 0x01
    2afa:	a2 81       	ldd	r26, Z+2	; 0x02
    2afc:	b3 81       	ldd	r27, Z+3	; 0x03
    2afe:	89 83       	std	Y+1, r24	; 0x01
    2b00:	9a 83       	std	Y+2, r25	; 0x02
    2b02:	ab 83       	std	Y+3, r26	; 0x03
    2b04:	bc 83       	std	Y+4, r27	; 0x04
    2b06:	60 e1       	ldi	r22, 0x10	; 16
    2b08:	83 e0       	ldi	r24, 0x03	; 3
    2b0a:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2b0e:	be 01       	movw	r22, r28
    2b10:	6f 5f       	subi	r22, 0xFF	; 255
    2b12:	7f 4f       	sbci	r23, 0xFF	; 255
    2b14:	80 ea       	ldi	r24, 0xA0	; 160
    2b16:	98 e0       	ldi	r25, 0x08	; 8
    2b18:	5b da       	rcall	.-2890   	; 0x1fd0 <usart_init_rs232>
    2b1a:	64 ee       	ldi	r22, 0xE4	; 228
    2b1c:	73 e0       	ldi	r23, 0x03	; 3
    2b1e:	8d ef       	ldi	r24, 0xFD	; 253
    2b20:	93 e0       	ldi	r25, 0x03	; 3
    2b22:	0e 94 68 21 	call	0x42d0	; 0x42d0 <fdevopen>
    2b26:	e6 e0       	ldi	r30, 0x06	; 6
    2b28:	f0 e2       	ldi	r31, 0x20	; 32
    2b2a:	84 81       	ldd	r24, Z+4	; 0x04
    2b2c:	8d 83       	std	Y+5, r24	; 0x05
    2b2e:	85 81       	ldd	r24, Z+5	; 0x05
    2b30:	8e 83       	std	Y+6, r24	; 0x06
    2b32:	86 81       	ldd	r24, Z+6	; 0x06
    2b34:	8f 83       	std	Y+7, r24	; 0x07
    2b36:	80 81       	ld	r24, Z
    2b38:	91 81       	ldd	r25, Z+1	; 0x01
    2b3a:	a2 81       	ldd	r26, Z+2	; 0x02
    2b3c:	b3 81       	ldd	r27, Z+3	; 0x03
    2b3e:	89 83       	std	Y+1, r24	; 0x01
    2b40:	9a 83       	std	Y+2, r25	; 0x02
    2b42:	ab 83       	std	Y+3, r26	; 0x03
    2b44:	bc 83       	std	Y+4, r27	; 0x04
    2b46:	60 e1       	ldi	r22, 0x10	; 16
    2b48:	84 e0       	ldi	r24, 0x04	; 4
    2b4a:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2b4e:	be 01       	movw	r22, r28
    2b50:	6f 5f       	subi	r22, 0xFF	; 255
    2b52:	7f 4f       	sbci	r23, 0xFF	; 255
    2b54:	80 ea       	ldi	r24, 0xA0	; 160
    2b56:	99 e0       	ldi	r25, 0x09	; 9
    2b58:	3b da       	rcall	.-2954   	; 0x1fd0 <usart_init_rs232>
    2b5a:	27 96       	adiw	r28, 0x07	; 7
    2b5c:	cd bf       	out	0x3d, r28	; 61
    2b5e:	de bf       	out	0x3e, r29	; 62
    2b60:	df 91       	pop	r29
    2b62:	cf 91       	pop	r28
    2b64:	08 95       	ret

00002b66 <usart_tx>:
    2b66:	cf 92       	push	r12
    2b68:	df 92       	push	r13
    2b6a:	ef 92       	push	r14
    2b6c:	ff 92       	push	r15
    2b6e:	0f 93       	push	r16
    2b70:	1f 93       	push	r17
    2b72:	cf 93       	push	r28
    2b74:	df 93       	push	r29
    2b76:	cd b7       	in	r28, 0x3d	; 61
    2b78:	de b7       	in	r29, 0x3e	; 62
    2b7a:	da 95       	dec	r29
    2b7c:	cd bf       	out	0x3d, r28	; 61
    2b7e:	de bf       	out	0x3e, r29	; 62
    2b80:	c4 5f       	subi	r28, 0xF4	; 244
    2b82:	de 4f       	sbci	r29, 0xFE	; 254
    2b84:	e8 80       	ld	r14, Y
    2b86:	f9 80       	ldd	r15, Y+1	; 0x01
    2b88:	cc 50       	subi	r28, 0x0C	; 12
    2b8a:	d1 40       	sbci	r29, 0x01	; 1
    2b8c:	ae 01       	movw	r20, r28
    2b8e:	40 5f       	subi	r20, 0xF0	; 240
    2b90:	5e 4f       	sbci	r21, 0xFE	; 254
    2b92:	c2 5f       	subi	r28, 0xF2	; 242
    2b94:	de 4f       	sbci	r29, 0xFE	; 254
    2b96:	68 81       	ld	r22, Y
    2b98:	79 81       	ldd	r23, Y+1	; 0x01
    2b9a:	ce 50       	subi	r28, 0x0E	; 14
    2b9c:	d1 40       	sbci	r29, 0x01	; 1
    2b9e:	ce 01       	movw	r24, r28
    2ba0:	01 96       	adiw	r24, 0x01	; 1
    2ba2:	0e 94 59 22 	call	0x44b2	; 0x44b2 <vsprintf>
    2ba6:	81 e2       	ldi	r24, 0x21	; 33
    2ba8:	c0 50       	subi	r28, 0x00	; 0
    2baa:	df 4f       	sbci	r29, 0xFF	; 255
    2bac:	88 83       	st	Y, r24
    2bae:	c0 50       	subi	r28, 0x00	; 0
    2bb0:	d1 40       	sbci	r29, 0x01	; 1
    2bb2:	8e 01       	movw	r16, r28
    2bb4:	0f 5f       	subi	r16, 0xFF	; 255
    2bb6:	1f 4f       	sbci	r17, 0xFF	; 255
    2bb8:	6e 01       	movw	r12, r28
    2bba:	81 e0       	ldi	r24, 0x01	; 1
    2bbc:	c8 0e       	add	r12, r24
    2bbe:	d8 1e       	adc	r13, r24
    2bc0:	f8 01       	movw	r30, r16
    2bc2:	61 91       	ld	r22, Z+
    2bc4:	8f 01       	movw	r16, r30
    2bc6:	c7 01       	movw	r24, r14
    2bc8:	e2 d8       	rcall	.-3644   	; 0x1d8e <usart_putchar>
    2bca:	0c 15       	cp	r16, r12
    2bcc:	1d 05       	cpc	r17, r13
    2bce:	c1 f7       	brne	.-16     	; 0x2bc0 <usart_tx+0x5a>
    2bd0:	d3 95       	inc	r29
    2bd2:	cd bf       	out	0x3d, r28	; 61
    2bd4:	de bf       	out	0x3e, r29	; 62
    2bd6:	df 91       	pop	r29
    2bd8:	cf 91       	pop	r28
    2bda:	1f 91       	pop	r17
    2bdc:	0f 91       	pop	r16
    2bde:	ff 90       	pop	r15
    2be0:	ef 90       	pop	r14
    2be2:	df 90       	pop	r13
    2be4:	cf 90       	pop	r12
    2be6:	08 95       	ret

00002be8 <__vector_25>:
	
ISR(USARTC0_RXC_vect){
    2be8:	1f 92       	push	r1
    2bea:	0f 92       	push	r0
    2bec:	0f b6       	in	r0, 0x3f	; 63
    2bee:	0f 92       	push	r0
    2bf0:	11 24       	eor	r1, r1
    2bf2:	08 b6       	in	r0, 0x38	; 56
    2bf4:	0f 92       	push	r0
    2bf6:	18 be       	out	0x38, r1	; 56
    2bf8:	09 b6       	in	r0, 0x39	; 57
    2bfa:	0f 92       	push	r0
    2bfc:	19 be       	out	0x39, r1	; 57
    2bfe:	0b b6       	in	r0, 0x3b	; 59
    2c00:	0f 92       	push	r0
    2c02:	1b be       	out	0x3b, r1	; 59
    2c04:	2f 93       	push	r18
    2c06:	3f 93       	push	r19
    2c08:	4f 93       	push	r20
    2c0a:	5f 93       	push	r21
    2c0c:	6f 93       	push	r22
    2c0e:	7f 93       	push	r23
    2c10:	8f 93       	push	r24
    2c12:	9f 93       	push	r25
    2c14:	af 93       	push	r26
    2c16:	bf 93       	push	r27
    2c18:	ef 93       	push	r30
    2c1a:	ff 93       	push	r31
	//If we send reset things to the board
	xbee_rx_temporary = usart_getchar(&USARTC0);
    2c1c:	80 ea       	ldi	r24, 0xA0	; 160
    2c1e:	98 e0       	ldi	r25, 0x08	; 8
    2c20:	be d8       	rcall	.-3716   	; 0x1d9e <usart_getchar>
    2c22:	80 93 c9 20 	sts	0x20C9, r24	; 0x8020c9 <xbee_rx_temporary>
	
	switch(xbee_rx_temporary){
    2c26:	e0 91 c9 20 	lds	r30, 0x20C9	; 0x8020c9 <xbee_rx_temporary>
    2c2a:	8e 2f       	mov	r24, r30
    2c2c:	ee 0f       	add	r30, r30
    2c2e:	99 0b       	sbc	r25, r25
    2c30:	aa 0b       	sbc	r26, r26
    2c32:	bb 0b       	sbc	r27, r27
    2c34:	fc 01       	movw	r30, r24
    2c36:	b1 97       	sbiw	r30, 0x21	; 33
    2c38:	ef 33       	cpi	r30, 0x3F	; 63
    2c3a:	f1 05       	cpc	r31, r1
    2c3c:	a0 f4       	brcc	.+40     	; 0x2c66 <__vector_25+0x7e>
    2c3e:	88 27       	eor	r24, r24
    2c40:	e2 50       	subi	r30, 0x02	; 2
    2c42:	ff 4f       	sbci	r31, 0xFF	; 255
    2c44:	8f 4f       	sbci	r24, 0xFF	; 255
    2c46:	0c 94 b2 1f 	jmp	0x3f64	; 0x3f64 <__tablejump2__>
		case '!':						//reset MCU 
			wdt_reset_mcu();
    2c4a:	0e 94 85 03 	call	0x70a	; 0x70a <wdt_reset_mcu>
			break;
		case '&':						//deploy parachute
			parachute_hotwire();
			break;
		case '*':						//detatching heatshield
			heatshield_detatch_hotwire();
    2c4e:	0b c0       	rjmp	.+22     	; 0x2c66 <__vector_25+0x7e>
			break;
		case '(':						//buzzer on
			buzzer_on();
    2c50:	cf db       	rcall	.-2146   	; 0x23f0 <heatshield_hotwire>
			break;
    2c52:	09 c0       	rjmp	.+18     	; 0x2c66 <__vector_25+0x7e>
		case ')':						//buzzer off
			buzzer_off();
    2c54:	e2 db       	rcall	.-2108   	; 0x241a <parachute_hotwire>
    2c56:	07 c0       	rjmp	.+14     	; 0x2c66 <__vector_25+0x7e>
			break;
    2c58:	f5 db       	rcall	.-2070   	; 0x2444 <heatshield_detatch_hotwire>
		case '_':						//camera on
			camera_on();
    2c5a:	05 c0       	rjmp	.+10     	; 0x2c66 <__vector_25+0x7e>
    2c5c:	08 dc       	rcall	.-2032   	; 0x246e <buzzer_on>
			break;
	}
	
}
    2c5e:	03 c0       	rjmp	.+6      	; 0x2c66 <__vector_25+0x7e>
    2c60:	0f dc       	rcall	.-2018   	; 0x2480 <buzzer_off>
    2c62:	01 c0       	rjmp	.+2      	; 0x2c66 <__vector_25+0x7e>
    2c64:	16 dc       	rcall	.-2004   	; 0x2492 <camera_on>
    2c66:	ff 91       	pop	r31
    2c68:	ef 91       	pop	r30
    2c6a:	bf 91       	pop	r27
    2c6c:	af 91       	pop	r26
    2c6e:	9f 91       	pop	r25
    2c70:	8f 91       	pop	r24
    2c72:	7f 91       	pop	r23
    2c74:	6f 91       	pop	r22
    2c76:	5f 91       	pop	r21
    2c78:	4f 91       	pop	r20
    2c7a:	3f 91       	pop	r19
    2c7c:	2f 91       	pop	r18
    2c7e:	0f 90       	pop	r0
    2c80:	0b be       	out	0x3b, r0	; 59
    2c82:	0f 90       	pop	r0
    2c84:	09 be       	out	0x39, r0	; 57
    2c86:	0f 90       	pop	r0
    2c88:	08 be       	out	0x38, r0	; 56
    2c8a:	0f 90       	pop	r0
 * \param c       Character to write.
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
    2c8c:	0f be       	out	0x3f, r0	; 63
    2c8e:	0f 90       	pop	r0
    2c90:	1f 90       	pop	r1
    2c92:	18 95       	reti

00002c94 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    2c94:	04 c0       	rjmp	.+8      	; 0x2c9e <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    2c96:	61 50       	subi	r22, 0x01	; 1
    2c98:	71 09       	sbc	r23, r1
    2c9a:	81 09       	sbc	r24, r1
    2c9c:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    2c9e:	61 15       	cp	r22, r1
    2ca0:	71 05       	cpc	r23, r1
    2ca2:	81 05       	cpc	r24, r1
    2ca4:	91 05       	cpc	r25, r1
    2ca6:	b9 f7       	brne	.-18     	; 0x2c96 <__portable_avr_delay_cycles+0x2>
    2ca8:	08 95       	ret

00002caa <sysclk_enable_peripheral_clock>:
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    2caa:	00 97       	sbiw	r24, 0x00	; 0
    2cac:	09 f4       	brne	.+2      	; 0x2cb0 <sysclk_enable_peripheral_clock+0x6>
    2cae:	5c c1       	rjmp	.+696    	; 0x2f68 <sysclk_enable_peripheral_clock+0x2be>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    2cb0:	80 3c       	cpi	r24, 0xC0	; 192
    2cb2:	91 05       	cpc	r25, r1
    2cb4:	29 f4       	brne	.+10     	; 0x2cc0 <sysclk_enable_peripheral_clock+0x16>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    2cb6:	60 e1       	ldi	r22, 0x10	; 16
    2cb8:	80 e0       	ldi	r24, 0x00	; 0
    2cba:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2cbe:	08 95       	ret
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
    2cc0:	80 34       	cpi	r24, 0x40	; 64
    2cc2:	24 e0       	ldi	r18, 0x04	; 4
    2cc4:	92 07       	cpc	r25, r18
    2cc6:	29 f4       	brne	.+10     	; 0x2cd2 <sysclk_enable_peripheral_clock+0x28>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
    2cc8:	68 e0       	ldi	r22, 0x08	; 8
    2cca:	80 e0       	ldi	r24, 0x00	; 0
    2ccc:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2cd0:	08 95       	ret
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
    2cd2:	81 15       	cp	r24, r1
    2cd4:	24 e0       	ldi	r18, 0x04	; 4
    2cd6:	92 07       	cpc	r25, r18
    2cd8:	29 f4       	brne	.+10     	; 0x2ce4 <sysclk_enable_peripheral_clock+0x3a>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    2cda:	64 e0       	ldi	r22, 0x04	; 4
    2cdc:	80 e0       	ldi	r24, 0x00	; 0
    2cde:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2ce2:	08 95       	ret
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    2ce4:	80 38       	cpi	r24, 0x80	; 128
    2ce6:	21 e0       	ldi	r18, 0x01	; 1
    2ce8:	92 07       	cpc	r25, r18
    2cea:	29 f4       	brne	.+10     	; 0x2cf6 <sysclk_enable_peripheral_clock+0x4c>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    2cec:	62 e0       	ldi	r22, 0x02	; 2
    2cee:	80 e0       	ldi	r24, 0x00	; 0
    2cf0:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2cf4:	08 95       	ret
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    2cf6:	81 15       	cp	r24, r1
    2cf8:	21 e0       	ldi	r18, 0x01	; 1
    2cfa:	92 07       	cpc	r25, r18
    2cfc:	29 f4       	brne	.+10     	; 0x2d08 <sysclk_enable_peripheral_clock+0x5e>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    2cfe:	61 e0       	ldi	r22, 0x01	; 1
    2d00:	80 e0       	ldi	r24, 0x00	; 0
    2d02:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d06:	08 95       	ret
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    2d08:	80 38       	cpi	r24, 0x80	; 128
    2d0a:	23 e0       	ldi	r18, 0x03	; 3
    2d0c:	92 07       	cpc	r25, r18
    2d0e:	29 f4       	brne	.+10     	; 0x2d1a <sysclk_enable_peripheral_clock+0x70>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    2d10:	61 e0       	ldi	r22, 0x01	; 1
    2d12:	81 e0       	ldi	r24, 0x01	; 1
    2d14:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d18:	08 95       	ret
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    2d1a:	80 39       	cpi	r24, 0x90	; 144
    2d1c:	23 e0       	ldi	r18, 0x03	; 3
    2d1e:	92 07       	cpc	r25, r18
    2d20:	29 f4       	brne	.+10     	; 0x2d2c <sysclk_enable_peripheral_clock+0x82>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    2d22:	61 e0       	ldi	r22, 0x01	; 1
    2d24:	82 e0       	ldi	r24, 0x02	; 2
    2d26:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d2a:	08 95       	ret
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    2d2c:	81 15       	cp	r24, r1
    2d2e:	22 e0       	ldi	r18, 0x02	; 2
    2d30:	92 07       	cpc	r25, r18
    2d32:	29 f4       	brne	.+10     	; 0x2d3e <sysclk_enable_peripheral_clock+0x94>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    2d34:	62 e0       	ldi	r22, 0x02	; 2
    2d36:	81 e0       	ldi	r24, 0x01	; 1
    2d38:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d3c:	08 95       	ret
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    2d3e:	80 34       	cpi	r24, 0x40	; 64
    2d40:	22 e0       	ldi	r18, 0x02	; 2
    2d42:	92 07       	cpc	r25, r18
    2d44:	29 f4       	brne	.+10     	; 0x2d50 <sysclk_enable_peripheral_clock+0xa6>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    2d46:	62 e0       	ldi	r22, 0x02	; 2
    2d48:	82 e0       	ldi	r24, 0x02	; 2
    2d4a:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d4e:	08 95       	ret
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
    2d50:	81 15       	cp	r24, r1
    2d52:	23 e0       	ldi	r18, 0x03	; 3
    2d54:	92 07       	cpc	r25, r18
    2d56:	29 f4       	brne	.+10     	; 0x2d62 <sysclk_enable_peripheral_clock+0xb8>
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
    2d58:	64 e0       	ldi	r22, 0x04	; 4
    2d5a:	81 e0       	ldi	r24, 0x01	; 1
    2d5c:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d60:	08 95       	ret
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    2d62:	80 32       	cpi	r24, 0x20	; 32
    2d64:	23 e0       	ldi	r18, 0x03	; 3
    2d66:	92 07       	cpc	r25, r18
    2d68:	29 f4       	brne	.+10     	; 0x2d74 <sysclk_enable_peripheral_clock+0xca>
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    2d6a:	64 e0       	ldi	r22, 0x04	; 4
    2d6c:	82 e0       	ldi	r24, 0x02	; 2
    2d6e:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d72:	08 95       	ret
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    2d74:	81 15       	cp	r24, r1
    2d76:	28 e0       	ldi	r18, 0x08	; 8
    2d78:	92 07       	cpc	r25, r18
    2d7a:	29 f4       	brne	.+10     	; 0x2d86 <sysclk_enable_peripheral_clock+0xdc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    2d7c:	61 e0       	ldi	r22, 0x01	; 1
    2d7e:	83 e0       	ldi	r24, 0x03	; 3
    2d80:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d84:	08 95       	ret
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    2d86:	81 15       	cp	r24, r1
    2d88:	29 e0       	ldi	r18, 0x09	; 9
    2d8a:	92 07       	cpc	r25, r18
    2d8c:	29 f4       	brne	.+10     	; 0x2d98 <sysclk_enable_peripheral_clock+0xee>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    2d8e:	61 e0       	ldi	r22, 0x01	; 1
    2d90:	84 e0       	ldi	r24, 0x04	; 4
    2d92:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2d96:	08 95       	ret
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    2d98:	81 15       	cp	r24, r1
    2d9a:	2a e0       	ldi	r18, 0x0A	; 10
    2d9c:	92 07       	cpc	r25, r18
    2d9e:	29 f4       	brne	.+10     	; 0x2daa <sysclk_enable_peripheral_clock+0x100>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    2da0:	61 e0       	ldi	r22, 0x01	; 1
    2da2:	85 e0       	ldi	r24, 0x05	; 5
    2da4:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2da8:	08 95       	ret
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    2daa:	81 15       	cp	r24, r1
    2dac:	2b e0       	ldi	r18, 0x0B	; 11
    2dae:	92 07       	cpc	r25, r18
    2db0:	29 f4       	brne	.+10     	; 0x2dbc <sysclk_enable_peripheral_clock+0x112>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    2db2:	61 e0       	ldi	r22, 0x01	; 1
    2db4:	86 e0       	ldi	r24, 0x06	; 6
    2db6:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2dba:	08 95       	ret
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    2dbc:	80 34       	cpi	r24, 0x40	; 64
    2dbe:	28 e0       	ldi	r18, 0x08	; 8
    2dc0:	92 07       	cpc	r25, r18
    2dc2:	29 f4       	brne	.+10     	; 0x2dce <sysclk_enable_peripheral_clock+0x124>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    2dc4:	62 e0       	ldi	r22, 0x02	; 2
    2dc6:	83 e0       	ldi	r24, 0x03	; 3
    2dc8:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2dcc:	08 95       	ret
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    2dce:	80 34       	cpi	r24, 0x40	; 64
    2dd0:	29 e0       	ldi	r18, 0x09	; 9
    2dd2:	92 07       	cpc	r25, r18
    2dd4:	29 f4       	brne	.+10     	; 0x2de0 <sysclk_enable_peripheral_clock+0x136>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    2dd6:	62 e0       	ldi	r22, 0x02	; 2
    2dd8:	84 e0       	ldi	r24, 0x04	; 4
    2dda:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2dde:	08 95       	ret
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    2de0:	80 34       	cpi	r24, 0x40	; 64
    2de2:	2a e0       	ldi	r18, 0x0A	; 10
    2de4:	92 07       	cpc	r25, r18
    2de6:	29 f4       	brne	.+10     	; 0x2df2 <sysclk_enable_peripheral_clock+0x148>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    2de8:	62 e0       	ldi	r22, 0x02	; 2
    2dea:	85 e0       	ldi	r24, 0x05	; 5
    2dec:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2df0:	08 95       	ret
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
    2df2:	80 34       	cpi	r24, 0x40	; 64
    2df4:	2b e0       	ldi	r18, 0x0B	; 11
    2df6:	92 07       	cpc	r25, r18
    2df8:	29 f4       	brne	.+10     	; 0x2e04 <sysclk_enable_peripheral_clock+0x15a>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
    2dfa:	62 e0       	ldi	r22, 0x02	; 2
    2dfc:	86 e0       	ldi	r24, 0x06	; 6
    2dfe:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e02:	08 95       	ret
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    2e04:	80 39       	cpi	r24, 0x90	; 144
    2e06:	28 e0       	ldi	r18, 0x08	; 8
    2e08:	92 07       	cpc	r25, r18
    2e0a:	29 f4       	brne	.+10     	; 0x2e16 <sysclk_enable_peripheral_clock+0x16c>
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    2e0c:	64 e0       	ldi	r22, 0x04	; 4
    2e0e:	83 e0       	ldi	r24, 0x03	; 3
    2e10:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e14:	08 95       	ret
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    2e16:	80 39       	cpi	r24, 0x90	; 144
    2e18:	29 e0       	ldi	r18, 0x09	; 9
    2e1a:	92 07       	cpc	r25, r18
    2e1c:	29 f4       	brne	.+10     	; 0x2e28 <sysclk_enable_peripheral_clock+0x17e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    2e1e:	64 e0       	ldi	r22, 0x04	; 4
    2e20:	84 e0       	ldi	r24, 0x04	; 4
    2e22:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e26:	08 95       	ret
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    2e28:	80 39       	cpi	r24, 0x90	; 144
    2e2a:	2a e0       	ldi	r18, 0x0A	; 10
    2e2c:	92 07       	cpc	r25, r18
    2e2e:	29 f4       	brne	.+10     	; 0x2e3a <sysclk_enable_peripheral_clock+0x190>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    2e30:	64 e0       	ldi	r22, 0x04	; 4
    2e32:	85 e0       	ldi	r24, 0x05	; 5
    2e34:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e38:	08 95       	ret
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    2e3a:	80 39       	cpi	r24, 0x90	; 144
    2e3c:	2b e0       	ldi	r18, 0x0B	; 11
    2e3e:	92 07       	cpc	r25, r18
    2e40:	29 f4       	brne	.+10     	; 0x2e4c <sysclk_enable_peripheral_clock+0x1a2>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    2e42:	64 e0       	ldi	r22, 0x04	; 4
    2e44:	86 e0       	ldi	r24, 0x06	; 6
    2e46:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e4a:	08 95       	ret
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    2e4c:	80 3c       	cpi	r24, 0xC0	; 192
    2e4e:	28 e0       	ldi	r18, 0x08	; 8
    2e50:	92 07       	cpc	r25, r18
    2e52:	29 f4       	brne	.+10     	; 0x2e5e <sysclk_enable_peripheral_clock+0x1b4>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    2e54:	68 e0       	ldi	r22, 0x08	; 8
    2e56:	83 e0       	ldi	r24, 0x03	; 3
    2e58:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e5c:	08 95       	ret
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    2e5e:	80 3c       	cpi	r24, 0xC0	; 192
    2e60:	29 e0       	ldi	r18, 0x09	; 9
    2e62:	92 07       	cpc	r25, r18
    2e64:	29 f4       	brne	.+10     	; 0x2e70 <sysclk_enable_peripheral_clock+0x1c6>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    2e66:	68 e0       	ldi	r22, 0x08	; 8
    2e68:	84 e0       	ldi	r24, 0x04	; 4
    2e6a:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e6e:	08 95       	ret
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
    2e70:	80 3c       	cpi	r24, 0xC0	; 192
    2e72:	2a e0       	ldi	r18, 0x0A	; 10
    2e74:	92 07       	cpc	r25, r18
    2e76:	29 f4       	brne	.+10     	; 0x2e82 <sysclk_enable_peripheral_clock+0x1d8>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
    2e78:	68 e0       	ldi	r22, 0x08	; 8
    2e7a:	85 e0       	ldi	r24, 0x05	; 5
    2e7c:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e80:	08 95       	ret
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
    2e82:	80 3c       	cpi	r24, 0xC0	; 192
    2e84:	2b e0       	ldi	r18, 0x0B	; 11
    2e86:	92 07       	cpc	r25, r18
    2e88:	29 f4       	brne	.+10     	; 0x2e94 <sysclk_enable_peripheral_clock+0x1ea>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
    2e8a:	68 e0       	ldi	r22, 0x08	; 8
    2e8c:	86 e0       	ldi	r24, 0x06	; 6
    2e8e:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2e92:	08 95       	ret
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    2e94:	80 3a       	cpi	r24, 0xA0	; 160
    2e96:	28 e0       	ldi	r18, 0x08	; 8
    2e98:	92 07       	cpc	r25, r18
    2e9a:	29 f4       	brne	.+10     	; 0x2ea6 <sysclk_enable_peripheral_clock+0x1fc>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    2e9c:	60 e1       	ldi	r22, 0x10	; 16
    2e9e:	83 e0       	ldi	r24, 0x03	; 3
    2ea0:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2ea4:	08 95       	ret
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    2ea6:	80 3a       	cpi	r24, 0xA0	; 160
    2ea8:	29 e0       	ldi	r18, 0x09	; 9
    2eaa:	92 07       	cpc	r25, r18
    2eac:	29 f4       	brne	.+10     	; 0x2eb8 <sysclk_enable_peripheral_clock+0x20e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    2eae:	60 e1       	ldi	r22, 0x10	; 16
    2eb0:	84 e0       	ldi	r24, 0x04	; 4
    2eb2:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2eb6:	08 95       	ret
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    2eb8:	80 3a       	cpi	r24, 0xA0	; 160
    2eba:	2a e0       	ldi	r18, 0x0A	; 10
    2ebc:	92 07       	cpc	r25, r18
    2ebe:	29 f4       	brne	.+10     	; 0x2eca <sysclk_enable_peripheral_clock+0x220>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    2ec0:	60 e1       	ldi	r22, 0x10	; 16
    2ec2:	85 e0       	ldi	r24, 0x05	; 5
    2ec4:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2ec8:	08 95       	ret
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    2eca:	80 3a       	cpi	r24, 0xA0	; 160
    2ecc:	2b e0       	ldi	r18, 0x0B	; 11
    2ece:	92 07       	cpc	r25, r18
    2ed0:	29 f4       	brne	.+10     	; 0x2edc <sysclk_enable_peripheral_clock+0x232>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    2ed2:	60 e1       	ldi	r22, 0x10	; 16
    2ed4:	86 e0       	ldi	r24, 0x06	; 6
    2ed6:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2eda:	08 95       	ret
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    2edc:	80 3b       	cpi	r24, 0xB0	; 176
    2ede:	28 e0       	ldi	r18, 0x08	; 8
    2ee0:	92 07       	cpc	r25, r18
    2ee2:	29 f4       	brne	.+10     	; 0x2eee <sysclk_enable_peripheral_clock+0x244>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    2ee4:	60 e2       	ldi	r22, 0x20	; 32
    2ee6:	83 e0       	ldi	r24, 0x03	; 3
    2ee8:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2eec:	08 95       	ret
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    2eee:	80 3b       	cpi	r24, 0xB0	; 176
    2ef0:	29 e0       	ldi	r18, 0x09	; 9
    2ef2:	92 07       	cpc	r25, r18
    2ef4:	29 f4       	brne	.+10     	; 0x2f00 <sysclk_enable_peripheral_clock+0x256>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    2ef6:	60 e2       	ldi	r22, 0x20	; 32
    2ef8:	84 e0       	ldi	r24, 0x04	; 4
    2efa:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2efe:	08 95       	ret
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
    2f00:	80 3b       	cpi	r24, 0xB0	; 176
    2f02:	2a e0       	ldi	r18, 0x0A	; 10
    2f04:	92 07       	cpc	r25, r18
    2f06:	29 f4       	brne	.+10     	; 0x2f12 <sysclk_enable_peripheral_clock+0x268>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
    2f08:	60 e2       	ldi	r22, 0x20	; 32
    2f0a:	85 e0       	ldi	r24, 0x05	; 5
    2f0c:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2f10:	08 95       	ret
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
    2f12:	80 3b       	cpi	r24, 0xB0	; 176
    2f14:	2b e0       	ldi	r18, 0x0B	; 11
    2f16:	92 07       	cpc	r25, r18
    2f18:	29 f4       	brne	.+10     	; 0x2f24 <sysclk_enable_peripheral_clock+0x27a>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
    2f1a:	60 e2       	ldi	r22, 0x20	; 32
    2f1c:	86 e0       	ldi	r24, 0x06	; 6
    2f1e:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2f22:	08 95       	ret
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    2f24:	80 38       	cpi	r24, 0x80	; 128
    2f26:	24 e0       	ldi	r18, 0x04	; 4
    2f28:	92 07       	cpc	r25, r18
    2f2a:	29 f4       	brne	.+10     	; 0x2f36 <sysclk_enable_peripheral_clock+0x28c>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    2f2c:	60 e4       	ldi	r22, 0x40	; 64
    2f2e:	83 e0       	ldi	r24, 0x03	; 3
    2f30:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2f34:	08 95       	ret
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
    2f36:	80 39       	cpi	r24, 0x90	; 144
    2f38:	24 e0       	ldi	r18, 0x04	; 4
    2f3a:	92 07       	cpc	r25, r18
    2f3c:	29 f4       	brne	.+10     	; 0x2f48 <sysclk_enable_peripheral_clock+0x29e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
    2f3e:	60 e4       	ldi	r22, 0x40	; 64
    2f40:	84 e0       	ldi	r24, 0x04	; 4
    2f42:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2f46:	08 95       	ret
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    2f48:	80 3a       	cpi	r24, 0xA0	; 160
    2f4a:	24 e0       	ldi	r18, 0x04	; 4
    2f4c:	92 07       	cpc	r25, r18
    2f4e:	29 f4       	brne	.+10     	; 0x2f5a <sysclk_enable_peripheral_clock+0x2b0>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    2f50:	60 e4       	ldi	r22, 0x40	; 64
    2f52:	85 e0       	ldi	r24, 0x05	; 5
    2f54:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2f58:	08 95       	ret
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
    2f5a:	80 3b       	cpi	r24, 0xB0	; 176
    2f5c:	94 40       	sbci	r25, 0x04	; 4
    2f5e:	21 f4       	brne	.+8      	; 0x2f68 <sysclk_enable_peripheral_clock+0x2be>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
    2f60:	60 e4       	ldi	r22, 0x40	; 64
    2f62:	86 e0       	ldi	r24, 0x06	; 6
    2f64:	0c 94 ce 03 	jmp	0x79c	; 0x79c <sysclk_enable_module>
    2f68:	08 95       	ret

00002f6a <main>:
    2f6a:	cf 93       	push	r28
    2f6c:	df 93       	push	r29
    2f6e:	cd b7       	in	r28, 0x3d	; 61
    2f70:	de b7       	in	r29, 0x3e	; 62
    2f72:	2a 97       	sbiw	r28, 0x0a	; 10
    2f74:	cd bf       	out	0x3d, r28	; 61
    2f76:	de bf       	out	0x3e, r29	; 62
    2f78:	0e 94 99 03 	call	0x732	; 0x732 <sysclk_init>
    2f7c:	80 e0       	ldi	r24, 0x00	; 0
    2f7e:	9b e0       	ldi	r25, 0x0B	; 11
    2f80:	94 de       	rcall	.-728    	; 0x2caa <sysclk_enable_peripheral_clock>
    2f82:	80 e0       	ldi	r24, 0x00	; 0
    2f84:	99 e0       	ldi	r25, 0x09	; 9
    2f86:	91 de       	rcall	.-734    	; 0x2caa <sysclk_enable_peripheral_clock>
    2f88:	64 e0       	ldi	r22, 0x04	; 4
    2f8a:	86 e0       	ldi	r24, 0x06	; 6
    2f8c:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2f90:	64 e0       	ldi	r22, 0x04	; 4
    2f92:	84 e0       	ldi	r24, 0x04	; 4
    2f94:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2f98:	68 e0       	ldi	r22, 0x08	; 8
    2f9a:	83 e0       	ldi	r24, 0x03	; 3
    2f9c:	0e 94 ce 03 	call	0x79c	; 0x79c <sysclk_enable_module>
    2fa0:	80 ea       	ldi	r24, 0xA0	; 160
    2fa2:	98 e0       	ldi	r25, 0x08	; 8
    2fa4:	82 de       	rcall	.-764    	; 0x2caa <sysclk_enable_peripheral_clock>
    2fa6:	7d dd       	rcall	.-1286   	; 0x2aa2 <usart_init>
    2fa8:	80 ec       	ldi	r24, 0xC0	; 192
    2faa:	98 e0       	ldi	r25, 0x08	; 8
    2fac:	7e de       	rcall	.-772    	; 0x2caa <sysclk_enable_peripheral_clock>
    2fae:	85 da       	rcall	.-2806   	; 0x24ba <SPI_init>
    2fb0:	bf da       	rcall	.-2690   	; 0x2530 <ms5607_init>
    2fb2:	80 e0       	ldi	r24, 0x00	; 0
    2fb4:	92 e0       	ldi	r25, 0x02	; 2
    2fb6:	79 de       	rcall	.-782    	; 0x2caa <sysclk_enable_peripheral_clock>
    2fb8:	ec dc       	rcall	.-1576   	; 0x2992 <adc_init>
    2fba:	35 db       	rcall	.-2454   	; 0x2626 <get_pressure>
    2fbc:	6f 83       	std	Y+7, r22	; 0x07
    2fbe:	78 87       	std	Y+8, r23	; 0x08
    2fc0:	89 87       	std	Y+9, r24	; 0x09
    2fc2:	9a 87       	std	Y+10, r25	; 0x0a
    2fc4:	31 2c       	mov	r3, r1
    2fc6:	81 2c       	mov	r8, r1
    2fc8:	91 2c       	mov	r9, r1
    2fca:	54 01       	movw	r10, r8
    2fcc:	68 94       	set
    2fce:	22 24       	eor	r2, r2
    2fd0:	23 f8       	bld	r2, 3
    2fd2:	29 db       	rcall	.-2478   	; 0x2626 <get_pressure>
    2fd4:	d6 2e       	mov	r13, r22
    2fd6:	c7 2e       	mov	r12, r23
    2fd8:	68 2e       	mov	r6, r24
    2fda:	79 2e       	mov	r7, r25
    2fdc:	22 dd       	rcall	.-1468   	; 0x2a22 <getTemperature>
    2fde:	7f d1       	rcall	.+766    	; 0x32de <__fixunssfsi>
    2fe0:	7b 01       	movw	r14, r22
    2fe2:	8c 01       	movw	r16, r24
    2fe4:	2d 2d       	mov	r18, r13
    2fe6:	3c 2d       	mov	r19, r12
    2fe8:	46 2d       	mov	r20, r6
    2fea:	57 2d       	mov	r21, r7
    2fec:	6f 81       	ldd	r22, Y+7	; 0x07
    2fee:	78 85       	ldd	r23, Y+8	; 0x08
    2ff0:	89 85       	ldd	r24, Y+9	; 0x09
    2ff2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ff4:	75 d9       	rcall	.-3350   	; 0x22e0 <Get_altitude>
    2ff6:	6e d1       	rcall	.+732    	; 0x32d4 <__fixsfsi>
    2ff8:	2b 01       	movw	r4, r22
    2ffa:	3c 01       	movw	r6, r24
    2ffc:	9e d1       	rcall	.+828    	; 0x333a <__floatsisf>
    2ffe:	26 e6       	ldi	r18, 0x66	; 102
    3000:	36 e6       	ldi	r19, 0x66	; 102
    3002:	46 e6       	ldi	r20, 0x66	; 102
    3004:	5f e3       	ldi	r21, 0x3F	; 63
    3006:	6a d2       	rcall	.+1236   	; 0x34dc <__mulsf3>
    3008:	6b 83       	std	Y+3, r22	; 0x03
    300a:	7c 83       	std	Y+4, r23	; 0x04
    300c:	8d 83       	std	Y+5, r24	; 0x05
    300e:	9e 83       	std	Y+6, r25	; 0x06
    3010:	c5 01       	movw	r24, r10
    3012:	b4 01       	movw	r22, r8
    3014:	92 d1       	rcall	.+804    	; 0x333a <__floatsisf>
    3016:	20 ed       	ldi	r18, 0xD0	; 208
    3018:	3c ec       	ldi	r19, 0xCC	; 204
    301a:	4c ec       	ldi	r20, 0xCC	; 204
    301c:	5d e3       	ldi	r21, 0x3D	; 61
    301e:	5e d2       	rcall	.+1212   	; 0x34dc <__mulsf3>
    3020:	9b 01       	movw	r18, r22
    3022:	ac 01       	movw	r20, r24
    3024:	6b 81       	ldd	r22, Y+3	; 0x03
    3026:	7c 81       	ldd	r23, Y+4	; 0x04
    3028:	8d 81       	ldd	r24, Y+5	; 0x05
    302a:	9e 81       	ldd	r25, Y+6	; 0x06
    302c:	87 d0       	rcall	.+270    	; 0x313c <__addsf3>
    302e:	52 d1       	rcall	.+676    	; 0x32d4 <__fixsfsi>
    3030:	4b 01       	movw	r8, r22
    3032:	5c 01       	movw	r10, r24
    3034:	61 e8       	ldi	r22, 0x81	; 129
    3036:	78 e3       	ldi	r23, 0x38	; 56
    3038:	81 e0       	ldi	r24, 0x01	; 1
    303a:	90 e0       	ldi	r25, 0x00	; 0
    303c:	2b de       	rcall	.-938    	; 0x2c94 <__portable_avr_delay_cycles>
    303e:	cf 92       	push	r12
    3040:	df 92       	push	r13
    3042:	85 e2       	ldi	r24, 0x25	; 37
    3044:	90 e2       	ldi	r25, 0x20	; 32
    3046:	9f 93       	push	r25
    3048:	8f 93       	push	r24
    304a:	0e 94 31 22 	call	0x4462	; 0x4462 <sprintf>
    304e:	89 83       	std	Y+1, r24	; 0x01
    3050:	9a 83       	std	Y+2, r25	; 0x02
    3052:	81 e0       	ldi	r24, 0x01	; 1
    3054:	90 e0       	ldi	r25, 0x00	; 0
    3056:	8c 0f       	add	r24, r28
    3058:	9d 1f       	adc	r25, r29
    305a:	9f 93       	push	r25
    305c:	8f 93       	push	r24
    305e:	2f 92       	push	r2
    3060:	90 ea       	ldi	r25, 0xA0	; 160
    3062:	9f 93       	push	r25
    3064:	80 dd       	rcall	.-1280   	; 0x2b66 <usart_tx>
    3066:	cd bf       	out	0x3d, r28	; 61
    3068:	de bf       	out	0x3e, r29	; 62
    306a:	31 10       	cpse	r3, r1
    306c:	21 c0       	rjmp	.+66     	; 0x30b0 <main+0x146>
    306e:	95 e5       	ldi	r25, 0x55	; 85
    3070:	90 93 81 06 	sts	0x0681, r25	; 0x800681 <__TEXT_REGION_LENGTH__+0x700681>
    3074:	90 93 85 06 	sts	0x0685, r25	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
    3078:	20 92 04 06 	sts	0x0604, r2	; 0x800604 <__TEXT_REGION_LENGTH__+0x700604>
    307c:	d5 01       	movw	r26, r10
    307e:	c4 01       	movw	r24, r8
    3080:	84 19       	sub	r24, r4
    3082:	95 09       	sbc	r25, r5
    3084:	a6 09       	sbc	r26, r6
    3086:	b7 09       	sbc	r27, r7
    3088:	0a f0       	brmi	.+2      	; 0x308c <main+0x122>
    308a:	a3 cf       	rjmp	.-186    	; 0x2fd2 <main+0x68>
    308c:	d5 01       	movw	r26, r10
    308e:	c4 01       	movw	r24, r8
    3090:	89 55       	subi	r24, 0x59	; 89
    3092:	92 40       	sbci	r25, 0x02	; 2
    3094:	a1 09       	sbc	r26, r1
    3096:	b1 09       	sbc	r27, r1
    3098:	87 3c       	cpi	r24, 0xC7	; 199
    309a:	91 05       	cpc	r25, r1
    309c:	a1 05       	cpc	r26, r1
    309e:	b1 05       	cpc	r27, r1
    30a0:	08 f0       	brcs	.+2      	; 0x30a4 <main+0x13a>
    30a2:	97 cf       	rjmp	.-210    	; 0x2fd2 <main+0x68>
    30a4:	81 e0       	ldi	r24, 0x01	; 1
    30a6:	80 93 81 06 	sts	0x0681, r24	; 0x800681 <__TEXT_REGION_LENGTH__+0x700681>
    30aa:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
    30ae:	03 c0       	rjmp	.+6      	; 0x30b6 <main+0x14c>
    30b0:	21 e0       	ldi	r18, 0x01	; 1
    30b2:	32 12       	cpse	r3, r18
    30b4:	16 c0       	rjmp	.+44     	; 0x30e2 <main+0x178>
    30b6:	84 e3       	ldi	r24, 0x34	; 52
    30b8:	90 e2       	ldi	r25, 0x20	; 32
    30ba:	0e 94 01 22 	call	0x4402	; 0x4402 <puts>
    30be:	8c e2       	ldi	r24, 0x2C	; 44
    30c0:	88 16       	cp	r8, r24
    30c2:	81 e0       	ldi	r24, 0x01	; 1
    30c4:	98 06       	cpc	r9, r24
    30c6:	a1 04       	cpc	r10, r1
    30c8:	b1 04       	cpc	r11, r1
    30ca:	64 f5       	brge	.+88     	; 0x3124 <main+0x1ba>
    30cc:	82 e0       	ldi	r24, 0x02	; 2
    30ce:	80 93 81 06 	sts	0x0681, r24	; 0x800681 <__TEXT_REGION_LENGTH__+0x700681>
    30d2:	80 93 85 06 	sts	0x0685, r24	; 0x800685 <__TEXT_REGION_LENGTH__+0x700685>
    30d6:	90 e8       	ldi	r25, 0x80	; 128
    30d8:	90 93 01 06 	sts	0x0601, r25	; 0x800601 <__TEXT_REGION_LENGTH__+0x700601>
    30dc:	90 93 05 06 	sts	0x0605, r25	; 0x800605 <__TEXT_REGION_LENGTH__+0x700605>
    30e0:	03 c0       	rjmp	.+6      	; 0x30e8 <main+0x17e>
    30e2:	22 e0       	ldi	r18, 0x02	; 2
    30e4:	32 12       	cpse	r3, r18
    30e6:	75 cf       	rjmp	.-278    	; 0x2fd2 <main+0x68>
    30e8:	84 e4       	ldi	r24, 0x44	; 68
    30ea:	90 e2       	ldi	r25, 0x20	; 32
    30ec:	0e 94 01 22 	call	0x4402	; 0x4402 <puts>
    30f0:	d5 01       	movw	r26, r10
    30f2:	c4 01       	movw	r24, r8
    30f4:	84 19       	sub	r24, r4
    30f6:	95 09       	sbc	r25, r5
    30f8:	a6 09       	sbc	r26, r6
    30fa:	b7 09       	sbc	r27, r7
    30fc:	18 16       	cp	r1, r24
    30fe:	19 06       	cpc	r1, r25
    3100:	1a 06       	cpc	r1, r26
    3102:	1b 06       	cpc	r1, r27
    3104:	94 f0       	brlt	.+36     	; 0x312a <main+0x1c0>
    3106:	84 e6       	ldi	r24, 0x64	; 100
    3108:	48 16       	cp	r4, r24
    310a:	51 04       	cpc	r5, r1
    310c:	61 04       	cpc	r6, r1
    310e:	71 04       	cpc	r7, r1
    3110:	84 f4       	brge	.+32     	; 0x3132 <main+0x1c8>
    3112:	20 92 01 06 	sts	0x0601, r2	; 0x800601 <__TEXT_REGION_LENGTH__+0x700601>
    3116:	20 92 05 06 	sts	0x0605, r2	; 0x800605 <__TEXT_REGION_LENGTH__+0x700605>
    311a:	0f 2e       	mov	r0, r31
    311c:	f3 e0       	ldi	r31, 0x03	; 3
    311e:	3f 2e       	mov	r3, r31
    3120:	f0 2d       	mov	r31, r0
    3122:	57 cf       	rjmp	.-338    	; 0x2fd2 <main+0x68>
    3124:	33 24       	eor	r3, r3
    3126:	33 94       	inc	r3
    3128:	54 cf       	rjmp	.-344    	; 0x2fd2 <main+0x68>
    312a:	68 94       	set
    312c:	33 24       	eor	r3, r3
    312e:	31 f8       	bld	r3, 1
    3130:	50 cf       	rjmp	.-352    	; 0x2fd2 <main+0x68>
    3132:	68 94       	set
    3134:	33 24       	eor	r3, r3
    3136:	31 f8       	bld	r3, 1
    3138:	4c cf       	rjmp	.-360    	; 0x2fd2 <main+0x68>

0000313a <__subsf3>:
    313a:	50 58       	subi	r21, 0x80	; 128

0000313c <__addsf3>:
    313c:	bb 27       	eor	r27, r27
    313e:	aa 27       	eor	r26, r26
    3140:	0e d0       	rcall	.+28     	; 0x315e <__addsf3x>
    3142:	4d c1       	rjmp	.+666    	; 0x33de <__fp_round>
    3144:	3e d1       	rcall	.+636    	; 0x33c2 <__fp_pscA>
    3146:	30 f0       	brcs	.+12     	; 0x3154 <__addsf3+0x18>
    3148:	43 d1       	rcall	.+646    	; 0x33d0 <__fp_pscB>
    314a:	20 f0       	brcs	.+8      	; 0x3154 <__addsf3+0x18>
    314c:	31 f4       	brne	.+12     	; 0x315a <__addsf3+0x1e>
    314e:	9f 3f       	cpi	r25, 0xFF	; 255
    3150:	11 f4       	brne	.+4      	; 0x3156 <__addsf3+0x1a>
    3152:	1e f4       	brtc	.+6      	; 0x315a <__addsf3+0x1e>
    3154:	33 c1       	rjmp	.+614    	; 0x33bc <__fp_nan>
    3156:	0e f4       	brtc	.+2      	; 0x315a <__addsf3+0x1e>
    3158:	e0 95       	com	r30
    315a:	e7 fb       	bst	r30, 7
    315c:	29 c1       	rjmp	.+594    	; 0x33b0 <__fp_inf>

0000315e <__addsf3x>:
    315e:	e9 2f       	mov	r30, r25
    3160:	4f d1       	rcall	.+670    	; 0x3400 <__fp_split3>
    3162:	80 f3       	brcs	.-32     	; 0x3144 <__addsf3+0x8>
    3164:	ba 17       	cp	r27, r26
    3166:	62 07       	cpc	r22, r18
    3168:	73 07       	cpc	r23, r19
    316a:	84 07       	cpc	r24, r20
    316c:	95 07       	cpc	r25, r21
    316e:	18 f0       	brcs	.+6      	; 0x3176 <__addsf3x+0x18>
    3170:	71 f4       	brne	.+28     	; 0x318e <__addsf3x+0x30>
    3172:	9e f5       	brtc	.+102    	; 0x31da <__addsf3x+0x7c>
    3174:	67 c1       	rjmp	.+718    	; 0x3444 <__fp_zero>
    3176:	0e f4       	brtc	.+2      	; 0x317a <__addsf3x+0x1c>
    3178:	e0 95       	com	r30
    317a:	0b 2e       	mov	r0, r27
    317c:	ba 2f       	mov	r27, r26
    317e:	a0 2d       	mov	r26, r0
    3180:	0b 01       	movw	r0, r22
    3182:	b9 01       	movw	r22, r18
    3184:	90 01       	movw	r18, r0
    3186:	0c 01       	movw	r0, r24
    3188:	ca 01       	movw	r24, r20
    318a:	a0 01       	movw	r20, r0
    318c:	11 24       	eor	r1, r1
    318e:	ff 27       	eor	r31, r31
    3190:	59 1b       	sub	r21, r25
    3192:	99 f0       	breq	.+38     	; 0x31ba <__addsf3x+0x5c>
    3194:	59 3f       	cpi	r21, 0xF9	; 249
    3196:	50 f4       	brcc	.+20     	; 0x31ac <__addsf3x+0x4e>
    3198:	50 3e       	cpi	r21, 0xE0	; 224
    319a:	68 f1       	brcs	.+90     	; 0x31f6 <__addsf3x+0x98>
    319c:	1a 16       	cp	r1, r26
    319e:	f0 40       	sbci	r31, 0x00	; 0
    31a0:	a2 2f       	mov	r26, r18
    31a2:	23 2f       	mov	r18, r19
    31a4:	34 2f       	mov	r19, r20
    31a6:	44 27       	eor	r20, r20
    31a8:	58 5f       	subi	r21, 0xF8	; 248
    31aa:	f3 cf       	rjmp	.-26     	; 0x3192 <__addsf3x+0x34>
    31ac:	46 95       	lsr	r20
    31ae:	37 95       	ror	r19
    31b0:	27 95       	ror	r18
    31b2:	a7 95       	ror	r26
    31b4:	f0 40       	sbci	r31, 0x00	; 0
    31b6:	53 95       	inc	r21
    31b8:	c9 f7       	brne	.-14     	; 0x31ac <__addsf3x+0x4e>
    31ba:	7e f4       	brtc	.+30     	; 0x31da <__addsf3x+0x7c>
    31bc:	1f 16       	cp	r1, r31
    31be:	ba 0b       	sbc	r27, r26
    31c0:	62 0b       	sbc	r22, r18
    31c2:	73 0b       	sbc	r23, r19
    31c4:	84 0b       	sbc	r24, r20
    31c6:	ba f0       	brmi	.+46     	; 0x31f6 <__addsf3x+0x98>
    31c8:	91 50       	subi	r25, 0x01	; 1
    31ca:	a1 f0       	breq	.+40     	; 0x31f4 <__addsf3x+0x96>
    31cc:	ff 0f       	add	r31, r31
    31ce:	bb 1f       	adc	r27, r27
    31d0:	66 1f       	adc	r22, r22
    31d2:	77 1f       	adc	r23, r23
    31d4:	88 1f       	adc	r24, r24
    31d6:	c2 f7       	brpl	.-16     	; 0x31c8 <__addsf3x+0x6a>
    31d8:	0e c0       	rjmp	.+28     	; 0x31f6 <__addsf3x+0x98>
    31da:	ba 0f       	add	r27, r26
    31dc:	62 1f       	adc	r22, r18
    31de:	73 1f       	adc	r23, r19
    31e0:	84 1f       	adc	r24, r20
    31e2:	48 f4       	brcc	.+18     	; 0x31f6 <__addsf3x+0x98>
    31e4:	87 95       	ror	r24
    31e6:	77 95       	ror	r23
    31e8:	67 95       	ror	r22
    31ea:	b7 95       	ror	r27
    31ec:	f7 95       	ror	r31
    31ee:	9e 3f       	cpi	r25, 0xFE	; 254
    31f0:	08 f0       	brcs	.+2      	; 0x31f4 <__addsf3x+0x96>
    31f2:	b3 cf       	rjmp	.-154    	; 0x315a <__addsf3+0x1e>
    31f4:	93 95       	inc	r25
    31f6:	88 0f       	add	r24, r24
    31f8:	08 f0       	brcs	.+2      	; 0x31fc <__addsf3x+0x9e>
    31fa:	99 27       	eor	r25, r25
    31fc:	ee 0f       	add	r30, r30
    31fe:	97 95       	ror	r25
    3200:	87 95       	ror	r24
    3202:	08 95       	ret

00003204 <__divsf3>:
    3204:	0c d0       	rcall	.+24     	; 0x321e <__divsf3x>
    3206:	eb c0       	rjmp	.+470    	; 0x33de <__fp_round>
    3208:	e3 d0       	rcall	.+454    	; 0x33d0 <__fp_pscB>
    320a:	40 f0       	brcs	.+16     	; 0x321c <__divsf3+0x18>
    320c:	da d0       	rcall	.+436    	; 0x33c2 <__fp_pscA>
    320e:	30 f0       	brcs	.+12     	; 0x321c <__divsf3+0x18>
    3210:	21 f4       	brne	.+8      	; 0x321a <__divsf3+0x16>
    3212:	5f 3f       	cpi	r21, 0xFF	; 255
    3214:	19 f0       	breq	.+6      	; 0x321c <__divsf3+0x18>
    3216:	cc c0       	rjmp	.+408    	; 0x33b0 <__fp_inf>
    3218:	51 11       	cpse	r21, r1
    321a:	15 c1       	rjmp	.+554    	; 0x3446 <__fp_szero>
    321c:	cf c0       	rjmp	.+414    	; 0x33bc <__fp_nan>

0000321e <__divsf3x>:
    321e:	f0 d0       	rcall	.+480    	; 0x3400 <__fp_split3>
    3220:	98 f3       	brcs	.-26     	; 0x3208 <__divsf3+0x4>

00003222 <__divsf3_pse>:
    3222:	99 23       	and	r25, r25
    3224:	c9 f3       	breq	.-14     	; 0x3218 <__divsf3+0x14>
    3226:	55 23       	and	r21, r21
    3228:	b1 f3       	breq	.-20     	; 0x3216 <__divsf3+0x12>
    322a:	95 1b       	sub	r25, r21
    322c:	55 0b       	sbc	r21, r21
    322e:	bb 27       	eor	r27, r27
    3230:	aa 27       	eor	r26, r26
    3232:	62 17       	cp	r22, r18
    3234:	73 07       	cpc	r23, r19
    3236:	84 07       	cpc	r24, r20
    3238:	38 f0       	brcs	.+14     	; 0x3248 <__divsf3_pse+0x26>
    323a:	9f 5f       	subi	r25, 0xFF	; 255
    323c:	5f 4f       	sbci	r21, 0xFF	; 255
    323e:	22 0f       	add	r18, r18
    3240:	33 1f       	adc	r19, r19
    3242:	44 1f       	adc	r20, r20
    3244:	aa 1f       	adc	r26, r26
    3246:	a9 f3       	breq	.-22     	; 0x3232 <__divsf3_pse+0x10>
    3248:	33 d0       	rcall	.+102    	; 0x32b0 <__divsf3_pse+0x8e>
    324a:	0e 2e       	mov	r0, r30
    324c:	3a f0       	brmi	.+14     	; 0x325c <__divsf3_pse+0x3a>
    324e:	e0 e8       	ldi	r30, 0x80	; 128
    3250:	30 d0       	rcall	.+96     	; 0x32b2 <__divsf3_pse+0x90>
    3252:	91 50       	subi	r25, 0x01	; 1
    3254:	50 40       	sbci	r21, 0x00	; 0
    3256:	e6 95       	lsr	r30
    3258:	00 1c       	adc	r0, r0
    325a:	ca f7       	brpl	.-14     	; 0x324e <__divsf3_pse+0x2c>
    325c:	29 d0       	rcall	.+82     	; 0x32b0 <__divsf3_pse+0x8e>
    325e:	fe 2f       	mov	r31, r30
    3260:	27 d0       	rcall	.+78     	; 0x32b0 <__divsf3_pse+0x8e>
    3262:	66 0f       	add	r22, r22
    3264:	77 1f       	adc	r23, r23
    3266:	88 1f       	adc	r24, r24
    3268:	bb 1f       	adc	r27, r27
    326a:	26 17       	cp	r18, r22
    326c:	37 07       	cpc	r19, r23
    326e:	48 07       	cpc	r20, r24
    3270:	ab 07       	cpc	r26, r27
    3272:	b0 e8       	ldi	r27, 0x80	; 128
    3274:	09 f0       	breq	.+2      	; 0x3278 <__divsf3_pse+0x56>
    3276:	bb 0b       	sbc	r27, r27
    3278:	80 2d       	mov	r24, r0
    327a:	bf 01       	movw	r22, r30
    327c:	ff 27       	eor	r31, r31
    327e:	93 58       	subi	r25, 0x83	; 131
    3280:	5f 4f       	sbci	r21, 0xFF	; 255
    3282:	2a f0       	brmi	.+10     	; 0x328e <__divsf3_pse+0x6c>
    3284:	9e 3f       	cpi	r25, 0xFE	; 254
    3286:	51 05       	cpc	r21, r1
    3288:	68 f0       	brcs	.+26     	; 0x32a4 <__divsf3_pse+0x82>
    328a:	92 c0       	rjmp	.+292    	; 0x33b0 <__fp_inf>
    328c:	dc c0       	rjmp	.+440    	; 0x3446 <__fp_szero>
    328e:	5f 3f       	cpi	r21, 0xFF	; 255
    3290:	ec f3       	brlt	.-6      	; 0x328c <__divsf3_pse+0x6a>
    3292:	98 3e       	cpi	r25, 0xE8	; 232
    3294:	dc f3       	brlt	.-10     	; 0x328c <__divsf3_pse+0x6a>
    3296:	86 95       	lsr	r24
    3298:	77 95       	ror	r23
    329a:	67 95       	ror	r22
    329c:	b7 95       	ror	r27
    329e:	f7 95       	ror	r31
    32a0:	9f 5f       	subi	r25, 0xFF	; 255
    32a2:	c9 f7       	brne	.-14     	; 0x3296 <__divsf3_pse+0x74>
    32a4:	88 0f       	add	r24, r24
    32a6:	91 1d       	adc	r25, r1
    32a8:	96 95       	lsr	r25
    32aa:	87 95       	ror	r24
    32ac:	97 f9       	bld	r25, 7
    32ae:	08 95       	ret
    32b0:	e1 e0       	ldi	r30, 0x01	; 1
    32b2:	66 0f       	add	r22, r22
    32b4:	77 1f       	adc	r23, r23
    32b6:	88 1f       	adc	r24, r24
    32b8:	bb 1f       	adc	r27, r27
    32ba:	62 17       	cp	r22, r18
    32bc:	73 07       	cpc	r23, r19
    32be:	84 07       	cpc	r24, r20
    32c0:	ba 07       	cpc	r27, r26
    32c2:	20 f0       	brcs	.+8      	; 0x32cc <__divsf3_pse+0xaa>
    32c4:	62 1b       	sub	r22, r18
    32c6:	73 0b       	sbc	r23, r19
    32c8:	84 0b       	sbc	r24, r20
    32ca:	ba 0b       	sbc	r27, r26
    32cc:	ee 1f       	adc	r30, r30
    32ce:	88 f7       	brcc	.-30     	; 0x32b2 <__divsf3_pse+0x90>
    32d0:	e0 95       	com	r30
    32d2:	08 95       	ret

000032d4 <__fixsfsi>:
    32d4:	04 d0       	rcall	.+8      	; 0x32de <__fixunssfsi>
    32d6:	68 94       	set
    32d8:	b1 11       	cpse	r27, r1
    32da:	b5 c0       	rjmp	.+362    	; 0x3446 <__fp_szero>
    32dc:	08 95       	ret

000032de <__fixunssfsi>:
    32de:	98 d0       	rcall	.+304    	; 0x3410 <__fp_splitA>
    32e0:	88 f0       	brcs	.+34     	; 0x3304 <__fixunssfsi+0x26>
    32e2:	9f 57       	subi	r25, 0x7F	; 127
    32e4:	90 f0       	brcs	.+36     	; 0x330a <__fixunssfsi+0x2c>
    32e6:	b9 2f       	mov	r27, r25
    32e8:	99 27       	eor	r25, r25
    32ea:	b7 51       	subi	r27, 0x17	; 23
    32ec:	a0 f0       	brcs	.+40     	; 0x3316 <__fixunssfsi+0x38>
    32ee:	d1 f0       	breq	.+52     	; 0x3324 <__fixunssfsi+0x46>
    32f0:	66 0f       	add	r22, r22
    32f2:	77 1f       	adc	r23, r23
    32f4:	88 1f       	adc	r24, r24
    32f6:	99 1f       	adc	r25, r25
    32f8:	1a f0       	brmi	.+6      	; 0x3300 <__fixunssfsi+0x22>
    32fa:	ba 95       	dec	r27
    32fc:	c9 f7       	brne	.-14     	; 0x32f0 <__fixunssfsi+0x12>
    32fe:	12 c0       	rjmp	.+36     	; 0x3324 <__fixunssfsi+0x46>
    3300:	b1 30       	cpi	r27, 0x01	; 1
    3302:	81 f0       	breq	.+32     	; 0x3324 <__fixunssfsi+0x46>
    3304:	9f d0       	rcall	.+318    	; 0x3444 <__fp_zero>
    3306:	b1 e0       	ldi	r27, 0x01	; 1
    3308:	08 95       	ret
    330a:	9c c0       	rjmp	.+312    	; 0x3444 <__fp_zero>
    330c:	67 2f       	mov	r22, r23
    330e:	78 2f       	mov	r23, r24
    3310:	88 27       	eor	r24, r24
    3312:	b8 5f       	subi	r27, 0xF8	; 248
    3314:	39 f0       	breq	.+14     	; 0x3324 <__fixunssfsi+0x46>
    3316:	b9 3f       	cpi	r27, 0xF9	; 249
    3318:	cc f3       	brlt	.-14     	; 0x330c <__fixunssfsi+0x2e>
    331a:	86 95       	lsr	r24
    331c:	77 95       	ror	r23
    331e:	67 95       	ror	r22
    3320:	b3 95       	inc	r27
    3322:	d9 f7       	brne	.-10     	; 0x331a <__fixunssfsi+0x3c>
    3324:	3e f4       	brtc	.+14     	; 0x3334 <__fixunssfsi+0x56>
    3326:	90 95       	com	r25
    3328:	80 95       	com	r24
    332a:	70 95       	com	r23
    332c:	61 95       	neg	r22
    332e:	7f 4f       	sbci	r23, 0xFF	; 255
    3330:	8f 4f       	sbci	r24, 0xFF	; 255
    3332:	9f 4f       	sbci	r25, 0xFF	; 255
    3334:	08 95       	ret

00003336 <__floatunsisf>:
    3336:	e8 94       	clt
    3338:	09 c0       	rjmp	.+18     	; 0x334c <__floatsisf+0x12>

0000333a <__floatsisf>:
    333a:	97 fb       	bst	r25, 7
    333c:	3e f4       	brtc	.+14     	; 0x334c <__floatsisf+0x12>
    333e:	90 95       	com	r25
    3340:	80 95       	com	r24
    3342:	70 95       	com	r23
    3344:	61 95       	neg	r22
    3346:	7f 4f       	sbci	r23, 0xFF	; 255
    3348:	8f 4f       	sbci	r24, 0xFF	; 255
    334a:	9f 4f       	sbci	r25, 0xFF	; 255
    334c:	99 23       	and	r25, r25
    334e:	a9 f0       	breq	.+42     	; 0x337a <__floatsisf+0x40>
    3350:	f9 2f       	mov	r31, r25
    3352:	96 e9       	ldi	r25, 0x96	; 150
    3354:	bb 27       	eor	r27, r27
    3356:	93 95       	inc	r25
    3358:	f6 95       	lsr	r31
    335a:	87 95       	ror	r24
    335c:	77 95       	ror	r23
    335e:	67 95       	ror	r22
    3360:	b7 95       	ror	r27
    3362:	f1 11       	cpse	r31, r1
    3364:	f8 cf       	rjmp	.-16     	; 0x3356 <__floatsisf+0x1c>
    3366:	fa f4       	brpl	.+62     	; 0x33a6 <__floatsisf+0x6c>
    3368:	bb 0f       	add	r27, r27
    336a:	11 f4       	brne	.+4      	; 0x3370 <__floatsisf+0x36>
    336c:	60 ff       	sbrs	r22, 0
    336e:	1b c0       	rjmp	.+54     	; 0x33a6 <__floatsisf+0x6c>
    3370:	6f 5f       	subi	r22, 0xFF	; 255
    3372:	7f 4f       	sbci	r23, 0xFF	; 255
    3374:	8f 4f       	sbci	r24, 0xFF	; 255
    3376:	9f 4f       	sbci	r25, 0xFF	; 255
    3378:	16 c0       	rjmp	.+44     	; 0x33a6 <__floatsisf+0x6c>
    337a:	88 23       	and	r24, r24
    337c:	11 f0       	breq	.+4      	; 0x3382 <__floatsisf+0x48>
    337e:	96 e9       	ldi	r25, 0x96	; 150
    3380:	11 c0       	rjmp	.+34     	; 0x33a4 <__floatsisf+0x6a>
    3382:	77 23       	and	r23, r23
    3384:	21 f0       	breq	.+8      	; 0x338e <__floatsisf+0x54>
    3386:	9e e8       	ldi	r25, 0x8E	; 142
    3388:	87 2f       	mov	r24, r23
    338a:	76 2f       	mov	r23, r22
    338c:	05 c0       	rjmp	.+10     	; 0x3398 <__floatsisf+0x5e>
    338e:	66 23       	and	r22, r22
    3390:	71 f0       	breq	.+28     	; 0x33ae <__floatsisf+0x74>
    3392:	96 e8       	ldi	r25, 0x86	; 134
    3394:	86 2f       	mov	r24, r22
    3396:	70 e0       	ldi	r23, 0x00	; 0
    3398:	60 e0       	ldi	r22, 0x00	; 0
    339a:	2a f0       	brmi	.+10     	; 0x33a6 <__floatsisf+0x6c>
    339c:	9a 95       	dec	r25
    339e:	66 0f       	add	r22, r22
    33a0:	77 1f       	adc	r23, r23
    33a2:	88 1f       	adc	r24, r24
    33a4:	da f7       	brpl	.-10     	; 0x339c <__floatsisf+0x62>
    33a6:	88 0f       	add	r24, r24
    33a8:	96 95       	lsr	r25
    33aa:	87 95       	ror	r24
    33ac:	97 f9       	bld	r25, 7
    33ae:	08 95       	ret

000033b0 <__fp_inf>:
    33b0:	97 f9       	bld	r25, 7
    33b2:	9f 67       	ori	r25, 0x7F	; 127
    33b4:	80 e8       	ldi	r24, 0x80	; 128
    33b6:	70 e0       	ldi	r23, 0x00	; 0
    33b8:	60 e0       	ldi	r22, 0x00	; 0
    33ba:	08 95       	ret

000033bc <__fp_nan>:
    33bc:	9f ef       	ldi	r25, 0xFF	; 255
    33be:	80 ec       	ldi	r24, 0xC0	; 192
    33c0:	08 95       	ret

000033c2 <__fp_pscA>:
    33c2:	00 24       	eor	r0, r0
    33c4:	0a 94       	dec	r0
    33c6:	16 16       	cp	r1, r22
    33c8:	17 06       	cpc	r1, r23
    33ca:	18 06       	cpc	r1, r24
    33cc:	09 06       	cpc	r0, r25
    33ce:	08 95       	ret

000033d0 <__fp_pscB>:
    33d0:	00 24       	eor	r0, r0
    33d2:	0a 94       	dec	r0
    33d4:	12 16       	cp	r1, r18
    33d6:	13 06       	cpc	r1, r19
    33d8:	14 06       	cpc	r1, r20
    33da:	05 06       	cpc	r0, r21
    33dc:	08 95       	ret

000033de <__fp_round>:
    33de:	09 2e       	mov	r0, r25
    33e0:	03 94       	inc	r0
    33e2:	00 0c       	add	r0, r0
    33e4:	11 f4       	brne	.+4      	; 0x33ea <__fp_round+0xc>
    33e6:	88 23       	and	r24, r24
    33e8:	52 f0       	brmi	.+20     	; 0x33fe <__fp_round+0x20>
    33ea:	bb 0f       	add	r27, r27
    33ec:	40 f4       	brcc	.+16     	; 0x33fe <__fp_round+0x20>
    33ee:	bf 2b       	or	r27, r31
    33f0:	11 f4       	brne	.+4      	; 0x33f6 <__fp_round+0x18>
    33f2:	60 ff       	sbrs	r22, 0
    33f4:	04 c0       	rjmp	.+8      	; 0x33fe <__fp_round+0x20>
    33f6:	6f 5f       	subi	r22, 0xFF	; 255
    33f8:	7f 4f       	sbci	r23, 0xFF	; 255
    33fa:	8f 4f       	sbci	r24, 0xFF	; 255
    33fc:	9f 4f       	sbci	r25, 0xFF	; 255
    33fe:	08 95       	ret

00003400 <__fp_split3>:
    3400:	57 fd       	sbrc	r21, 7
    3402:	90 58       	subi	r25, 0x80	; 128
    3404:	44 0f       	add	r20, r20
    3406:	55 1f       	adc	r21, r21
    3408:	59 f0       	breq	.+22     	; 0x3420 <__fp_splitA+0x10>
    340a:	5f 3f       	cpi	r21, 0xFF	; 255
    340c:	71 f0       	breq	.+28     	; 0x342a <__fp_splitA+0x1a>
    340e:	47 95       	ror	r20

00003410 <__fp_splitA>:
    3410:	88 0f       	add	r24, r24
    3412:	97 fb       	bst	r25, 7
    3414:	99 1f       	adc	r25, r25
    3416:	61 f0       	breq	.+24     	; 0x3430 <__fp_splitA+0x20>
    3418:	9f 3f       	cpi	r25, 0xFF	; 255
    341a:	79 f0       	breq	.+30     	; 0x343a <__fp_splitA+0x2a>
    341c:	87 95       	ror	r24
    341e:	08 95       	ret
    3420:	12 16       	cp	r1, r18
    3422:	13 06       	cpc	r1, r19
    3424:	14 06       	cpc	r1, r20
    3426:	55 1f       	adc	r21, r21
    3428:	f2 cf       	rjmp	.-28     	; 0x340e <__fp_split3+0xe>
    342a:	46 95       	lsr	r20
    342c:	f1 df       	rcall	.-30     	; 0x3410 <__fp_splitA>
    342e:	08 c0       	rjmp	.+16     	; 0x3440 <__fp_splitA+0x30>
    3430:	16 16       	cp	r1, r22
    3432:	17 06       	cpc	r1, r23
    3434:	18 06       	cpc	r1, r24
    3436:	99 1f       	adc	r25, r25
    3438:	f1 cf       	rjmp	.-30     	; 0x341c <__fp_splitA+0xc>
    343a:	86 95       	lsr	r24
    343c:	71 05       	cpc	r23, r1
    343e:	61 05       	cpc	r22, r1
    3440:	08 94       	sec
    3442:	08 95       	ret

00003444 <__fp_zero>:
    3444:	e8 94       	clt

00003446 <__fp_szero>:
    3446:	bb 27       	eor	r27, r27
    3448:	66 27       	eor	r22, r22
    344a:	77 27       	eor	r23, r23
    344c:	cb 01       	movw	r24, r22
    344e:	97 f9       	bld	r25, 7
    3450:	08 95       	ret
    3452:	0e f0       	brts	.+2      	; 0x3456 <__fp_szero+0x10>
    3454:	23 c1       	rjmp	.+582    	; 0x369c <__fp_mpack>
    3456:	b2 cf       	rjmp	.-156    	; 0x33bc <__fp_nan>
    3458:	68 94       	set
    345a:	aa cf       	rjmp	.-172    	; 0x33b0 <__fp_inf>

0000345c <log>:
    345c:	d9 df       	rcall	.-78     	; 0x3410 <__fp_splitA>
    345e:	c8 f3       	brcs	.-14     	; 0x3452 <__fp_szero+0xc>
    3460:	99 23       	and	r25, r25
    3462:	d1 f3       	breq	.-12     	; 0x3458 <__fp_szero+0x12>
    3464:	c6 f3       	brts	.-16     	; 0x3456 <__fp_szero+0x10>
    3466:	df 93       	push	r29
    3468:	cf 93       	push	r28
    346a:	1f 93       	push	r17
    346c:	0f 93       	push	r16
    346e:	ff 92       	push	r15
    3470:	c9 2f       	mov	r28, r25
    3472:	dd 27       	eor	r29, r29
    3474:	88 23       	and	r24, r24
    3476:	2a f0       	brmi	.+10     	; 0x3482 <log+0x26>
    3478:	21 97       	sbiw	r28, 0x01	; 1
    347a:	66 0f       	add	r22, r22
    347c:	77 1f       	adc	r23, r23
    347e:	88 1f       	adc	r24, r24
    3480:	da f7       	brpl	.-10     	; 0x3478 <log+0x1c>
    3482:	20 e0       	ldi	r18, 0x00	; 0
    3484:	30 e0       	ldi	r19, 0x00	; 0
    3486:	40 e8       	ldi	r20, 0x80	; 128
    3488:	5f eb       	ldi	r21, 0xBF	; 191
    348a:	9f e3       	ldi	r25, 0x3F	; 63
    348c:	88 39       	cpi	r24, 0x98	; 152
    348e:	20 f0       	brcs	.+8      	; 0x3498 <log+0x3c>
    3490:	80 3e       	cpi	r24, 0xE0	; 224
    3492:	30 f0       	brcs	.+12     	; 0x34a0 <log+0x44>
    3494:	21 96       	adiw	r28, 0x01	; 1
    3496:	8f 77       	andi	r24, 0x7F	; 127
    3498:	51 de       	rcall	.-862    	; 0x313c <__addsf3>
    349a:	ea e7       	ldi	r30, 0x7A	; 122
    349c:	f2 e0       	ldi	r31, 0x02	; 2
    349e:	03 c0       	rjmp	.+6      	; 0x34a6 <log+0x4a>
    34a0:	4d de       	rcall	.-870    	; 0x313c <__addsf3>
    34a2:	e7 ea       	ldi	r30, 0xA7	; 167
    34a4:	f2 e0       	ldi	r31, 0x02	; 2
    34a6:	08 d1       	rcall	.+528    	; 0x36b8 <__fp_powser>
    34a8:	8b 01       	movw	r16, r22
    34aa:	be 01       	movw	r22, r28
    34ac:	ec 01       	movw	r28, r24
    34ae:	fb 2e       	mov	r15, r27
    34b0:	6f 57       	subi	r22, 0x7F	; 127
    34b2:	71 09       	sbc	r23, r1
    34b4:	75 95       	asr	r23
    34b6:	77 1f       	adc	r23, r23
    34b8:	88 0b       	sbc	r24, r24
    34ba:	99 0b       	sbc	r25, r25
    34bc:	3e df       	rcall	.-388    	; 0x333a <__floatsisf>
    34be:	28 e1       	ldi	r18, 0x18	; 24
    34c0:	32 e7       	ldi	r19, 0x72	; 114
    34c2:	41 e3       	ldi	r20, 0x31	; 49
    34c4:	5f e3       	ldi	r21, 0x3F	; 63
    34c6:	16 d0       	rcall	.+44     	; 0x34f4 <__mulsf3x>
    34c8:	af 2d       	mov	r26, r15
    34ca:	98 01       	movw	r18, r16
    34cc:	ae 01       	movw	r20, r28
    34ce:	ff 90       	pop	r15
    34d0:	0f 91       	pop	r16
    34d2:	1f 91       	pop	r17
    34d4:	cf 91       	pop	r28
    34d6:	df 91       	pop	r29
    34d8:	42 de       	rcall	.-892    	; 0x315e <__addsf3x>
    34da:	81 cf       	rjmp	.-254    	; 0x33de <__fp_round>

000034dc <__mulsf3>:
    34dc:	0b d0       	rcall	.+22     	; 0x34f4 <__mulsf3x>
    34de:	7f cf       	rjmp	.-258    	; 0x33de <__fp_round>
    34e0:	70 df       	rcall	.-288    	; 0x33c2 <__fp_pscA>
    34e2:	28 f0       	brcs	.+10     	; 0x34ee <__mulsf3+0x12>
    34e4:	75 df       	rcall	.-278    	; 0x33d0 <__fp_pscB>
    34e6:	18 f0       	brcs	.+6      	; 0x34ee <__mulsf3+0x12>
    34e8:	95 23       	and	r25, r21
    34ea:	09 f0       	breq	.+2      	; 0x34ee <__mulsf3+0x12>
    34ec:	61 cf       	rjmp	.-318    	; 0x33b0 <__fp_inf>
    34ee:	66 cf       	rjmp	.-308    	; 0x33bc <__fp_nan>
    34f0:	11 24       	eor	r1, r1
    34f2:	a9 cf       	rjmp	.-174    	; 0x3446 <__fp_szero>

000034f4 <__mulsf3x>:
    34f4:	85 df       	rcall	.-246    	; 0x3400 <__fp_split3>
    34f6:	a0 f3       	brcs	.-24     	; 0x34e0 <__mulsf3+0x4>

000034f8 <__mulsf3_pse>:
    34f8:	95 9f       	mul	r25, r21
    34fa:	d1 f3       	breq	.-12     	; 0x34f0 <__mulsf3+0x14>
    34fc:	95 0f       	add	r25, r21
    34fe:	50 e0       	ldi	r21, 0x00	; 0
    3500:	55 1f       	adc	r21, r21
    3502:	62 9f       	mul	r22, r18
    3504:	f0 01       	movw	r30, r0
    3506:	72 9f       	mul	r23, r18
    3508:	bb 27       	eor	r27, r27
    350a:	f0 0d       	add	r31, r0
    350c:	b1 1d       	adc	r27, r1
    350e:	63 9f       	mul	r22, r19
    3510:	aa 27       	eor	r26, r26
    3512:	f0 0d       	add	r31, r0
    3514:	b1 1d       	adc	r27, r1
    3516:	aa 1f       	adc	r26, r26
    3518:	64 9f       	mul	r22, r20
    351a:	66 27       	eor	r22, r22
    351c:	b0 0d       	add	r27, r0
    351e:	a1 1d       	adc	r26, r1
    3520:	66 1f       	adc	r22, r22
    3522:	82 9f       	mul	r24, r18
    3524:	22 27       	eor	r18, r18
    3526:	b0 0d       	add	r27, r0
    3528:	a1 1d       	adc	r26, r1
    352a:	62 1f       	adc	r22, r18
    352c:	73 9f       	mul	r23, r19
    352e:	b0 0d       	add	r27, r0
    3530:	a1 1d       	adc	r26, r1
    3532:	62 1f       	adc	r22, r18
    3534:	83 9f       	mul	r24, r19
    3536:	a0 0d       	add	r26, r0
    3538:	61 1d       	adc	r22, r1
    353a:	22 1f       	adc	r18, r18
    353c:	74 9f       	mul	r23, r20
    353e:	33 27       	eor	r19, r19
    3540:	a0 0d       	add	r26, r0
    3542:	61 1d       	adc	r22, r1
    3544:	23 1f       	adc	r18, r19
    3546:	84 9f       	mul	r24, r20
    3548:	60 0d       	add	r22, r0
    354a:	21 1d       	adc	r18, r1
    354c:	82 2f       	mov	r24, r18
    354e:	76 2f       	mov	r23, r22
    3550:	6a 2f       	mov	r22, r26
    3552:	11 24       	eor	r1, r1
    3554:	9f 57       	subi	r25, 0x7F	; 127
    3556:	50 40       	sbci	r21, 0x00	; 0
    3558:	8a f0       	brmi	.+34     	; 0x357c <__mulsf3_pse+0x84>
    355a:	e1 f0       	breq	.+56     	; 0x3594 <__mulsf3_pse+0x9c>
    355c:	88 23       	and	r24, r24
    355e:	4a f0       	brmi	.+18     	; 0x3572 <__mulsf3_pse+0x7a>
    3560:	ee 0f       	add	r30, r30
    3562:	ff 1f       	adc	r31, r31
    3564:	bb 1f       	adc	r27, r27
    3566:	66 1f       	adc	r22, r22
    3568:	77 1f       	adc	r23, r23
    356a:	88 1f       	adc	r24, r24
    356c:	91 50       	subi	r25, 0x01	; 1
    356e:	50 40       	sbci	r21, 0x00	; 0
    3570:	a9 f7       	brne	.-22     	; 0x355c <__mulsf3_pse+0x64>
    3572:	9e 3f       	cpi	r25, 0xFE	; 254
    3574:	51 05       	cpc	r21, r1
    3576:	70 f0       	brcs	.+28     	; 0x3594 <__mulsf3_pse+0x9c>
    3578:	1b cf       	rjmp	.-458    	; 0x33b0 <__fp_inf>
    357a:	65 cf       	rjmp	.-310    	; 0x3446 <__fp_szero>
    357c:	5f 3f       	cpi	r21, 0xFF	; 255
    357e:	ec f3       	brlt	.-6      	; 0x357a <__mulsf3_pse+0x82>
    3580:	98 3e       	cpi	r25, 0xE8	; 232
    3582:	dc f3       	brlt	.-10     	; 0x357a <__mulsf3_pse+0x82>
    3584:	86 95       	lsr	r24
    3586:	77 95       	ror	r23
    3588:	67 95       	ror	r22
    358a:	b7 95       	ror	r27
    358c:	f7 95       	ror	r31
    358e:	e7 95       	ror	r30
    3590:	9f 5f       	subi	r25, 0xFF	; 255
    3592:	c1 f7       	brne	.-16     	; 0x3584 <__mulsf3_pse+0x8c>
    3594:	fe 2b       	or	r31, r30
    3596:	88 0f       	add	r24, r24
    3598:	91 1d       	adc	r25, r1
    359a:	96 95       	lsr	r25
    359c:	87 95       	ror	r24
    359e:	97 f9       	bld	r25, 7
    35a0:	08 95       	ret

000035a2 <pow>:
    35a2:	fa 01       	movw	r30, r20
    35a4:	ee 0f       	add	r30, r30
    35a6:	ff 1f       	adc	r31, r31
    35a8:	30 96       	adiw	r30, 0x00	; 0
    35aa:	21 05       	cpc	r18, r1
    35ac:	31 05       	cpc	r19, r1
    35ae:	99 f1       	breq	.+102    	; 0x3616 <pow+0x74>
    35b0:	61 15       	cp	r22, r1
    35b2:	71 05       	cpc	r23, r1
    35b4:	61 f4       	brne	.+24     	; 0x35ce <pow+0x2c>
    35b6:	80 38       	cpi	r24, 0x80	; 128
    35b8:	bf e3       	ldi	r27, 0x3F	; 63
    35ba:	9b 07       	cpc	r25, r27
    35bc:	49 f1       	breq	.+82     	; 0x3610 <pow+0x6e>
    35be:	68 94       	set
    35c0:	90 38       	cpi	r25, 0x80	; 128
    35c2:	81 05       	cpc	r24, r1
    35c4:	61 f0       	breq	.+24     	; 0x35de <pow+0x3c>
    35c6:	80 38       	cpi	r24, 0x80	; 128
    35c8:	bf ef       	ldi	r27, 0xFF	; 255
    35ca:	9b 07       	cpc	r25, r27
    35cc:	41 f0       	breq	.+16     	; 0x35de <pow+0x3c>
    35ce:	99 23       	and	r25, r25
    35d0:	42 f5       	brpl	.+80     	; 0x3622 <pow+0x80>
    35d2:	ff 3f       	cpi	r31, 0xFF	; 255
    35d4:	e1 05       	cpc	r30, r1
    35d6:	31 05       	cpc	r19, r1
    35d8:	21 05       	cpc	r18, r1
    35da:	11 f1       	breq	.+68     	; 0x3620 <pow+0x7e>
    35dc:	e8 94       	clt
    35de:	08 94       	sec
    35e0:	e7 95       	ror	r30
    35e2:	d9 01       	movw	r26, r18
    35e4:	aa 23       	and	r26, r26
    35e6:	29 f4       	brne	.+10     	; 0x35f2 <pow+0x50>
    35e8:	ab 2f       	mov	r26, r27
    35ea:	be 2f       	mov	r27, r30
    35ec:	f8 5f       	subi	r31, 0xF8	; 248
    35ee:	d0 f3       	brcs	.-12     	; 0x35e4 <pow+0x42>
    35f0:	10 c0       	rjmp	.+32     	; 0x3612 <pow+0x70>
    35f2:	ff 5f       	subi	r31, 0xFF	; 255
    35f4:	70 f4       	brcc	.+28     	; 0x3612 <pow+0x70>
    35f6:	a6 95       	lsr	r26
    35f8:	e0 f7       	brcc	.-8      	; 0x35f2 <pow+0x50>
    35fa:	f7 39       	cpi	r31, 0x97	; 151
    35fc:	50 f0       	brcs	.+20     	; 0x3612 <pow+0x70>
    35fe:	19 f0       	breq	.+6      	; 0x3606 <pow+0x64>
    3600:	ff 3a       	cpi	r31, 0xAF	; 175
    3602:	38 f4       	brcc	.+14     	; 0x3612 <pow+0x70>
    3604:	9f 77       	andi	r25, 0x7F	; 127
    3606:	9f 93       	push	r25
    3608:	0c d0       	rcall	.+24     	; 0x3622 <pow+0x80>
    360a:	0f 90       	pop	r0
    360c:	07 fc       	sbrc	r0, 7
    360e:	90 58       	subi	r25, 0x80	; 128
    3610:	08 95       	ret
    3612:	3e f0       	brts	.+14     	; 0x3622 <pow+0x80>
    3614:	d3 ce       	rjmp	.-602    	; 0x33bc <__fp_nan>
    3616:	60 e0       	ldi	r22, 0x00	; 0
    3618:	70 e0       	ldi	r23, 0x00	; 0
    361a:	80 e8       	ldi	r24, 0x80	; 128
    361c:	9f e3       	ldi	r25, 0x3F	; 63
    361e:	08 95       	ret
    3620:	4f e7       	ldi	r20, 0x7F	; 127
    3622:	9f 77       	andi	r25, 0x7F	; 127
    3624:	5f 93       	push	r21
    3626:	4f 93       	push	r20
    3628:	3f 93       	push	r19
    362a:	2f 93       	push	r18
    362c:	17 df       	rcall	.-466    	; 0x345c <log>
    362e:	2f 91       	pop	r18
    3630:	3f 91       	pop	r19
    3632:	4f 91       	pop	r20
    3634:	5f 91       	pop	r21
    3636:	52 df       	rcall	.-348    	; 0x34dc <__mulsf3>
    3638:	05 c0       	rjmp	.+10     	; 0x3644 <exp>
    363a:	19 f4       	brne	.+6      	; 0x3642 <pow+0xa0>
    363c:	0e f0       	brts	.+2      	; 0x3640 <pow+0x9e>
    363e:	b8 ce       	rjmp	.-656    	; 0x33b0 <__fp_inf>
    3640:	01 cf       	rjmp	.-510    	; 0x3444 <__fp_zero>
    3642:	bc ce       	rjmp	.-648    	; 0x33bc <__fp_nan>

00003644 <exp>:
    3644:	e5 de       	rcall	.-566    	; 0x3410 <__fp_splitA>
    3646:	c8 f3       	brcs	.-14     	; 0x363a <pow+0x98>
    3648:	96 38       	cpi	r25, 0x86	; 134
    364a:	c0 f7       	brcc	.-16     	; 0x363c <pow+0x9a>
    364c:	07 f8       	bld	r0, 7
    364e:	0f 92       	push	r0
    3650:	e8 94       	clt
    3652:	2b e3       	ldi	r18, 0x3B	; 59
    3654:	3a ea       	ldi	r19, 0xAA	; 170
    3656:	48 eb       	ldi	r20, 0xB8	; 184
    3658:	5f e7       	ldi	r21, 0x7F	; 127
    365a:	4e df       	rcall	.-356    	; 0x34f8 <__mulsf3_pse>
    365c:	0f 92       	push	r0
    365e:	0f 92       	push	r0
    3660:	0f 92       	push	r0
    3662:	4d b7       	in	r20, 0x3d	; 61
    3664:	5e b7       	in	r21, 0x3e	; 62
    3666:	0f 92       	push	r0
    3668:	89 d0       	rcall	.+274    	; 0x377c <modf>
    366a:	e4 ed       	ldi	r30, 0xD4	; 212
    366c:	f2 e0       	ldi	r31, 0x02	; 2
    366e:	24 d0       	rcall	.+72     	; 0x36b8 <__fp_powser>
    3670:	4f 91       	pop	r20
    3672:	5f 91       	pop	r21
    3674:	ef 91       	pop	r30
    3676:	ff 91       	pop	r31
    3678:	e5 95       	asr	r30
    367a:	ee 1f       	adc	r30, r30
    367c:	ff 1f       	adc	r31, r31
    367e:	49 f0       	breq	.+18     	; 0x3692 <exp+0x4e>
    3680:	fe 57       	subi	r31, 0x7E	; 126
    3682:	e0 68       	ori	r30, 0x80	; 128
    3684:	44 27       	eor	r20, r20
    3686:	ee 0f       	add	r30, r30
    3688:	44 1f       	adc	r20, r20
    368a:	fa 95       	dec	r31
    368c:	e1 f7       	brne	.-8      	; 0x3686 <exp+0x42>
    368e:	41 95       	neg	r20
    3690:	55 0b       	sbc	r21, r21
    3692:	40 d0       	rcall	.+128    	; 0x3714 <ldexp>
    3694:	0f 90       	pop	r0
    3696:	07 fe       	sbrs	r0, 7
    3698:	34 c0       	rjmp	.+104    	; 0x3702 <inverse>
    369a:	08 95       	ret

0000369c <__fp_mpack>:
    369c:	9f 3f       	cpi	r25, 0xFF	; 255
    369e:	31 f0       	breq	.+12     	; 0x36ac <__fp_mpack_finite+0xc>

000036a0 <__fp_mpack_finite>:
    36a0:	91 50       	subi	r25, 0x01	; 1
    36a2:	20 f4       	brcc	.+8      	; 0x36ac <__fp_mpack_finite+0xc>
    36a4:	87 95       	ror	r24
    36a6:	77 95       	ror	r23
    36a8:	67 95       	ror	r22
    36aa:	b7 95       	ror	r27
    36ac:	88 0f       	add	r24, r24
    36ae:	91 1d       	adc	r25, r1
    36b0:	96 95       	lsr	r25
    36b2:	87 95       	ror	r24
    36b4:	97 f9       	bld	r25, 7
    36b6:	08 95       	ret

000036b8 <__fp_powser>:
    36b8:	df 93       	push	r29
    36ba:	cf 93       	push	r28
    36bc:	1f 93       	push	r17
    36be:	0f 93       	push	r16
    36c0:	ff 92       	push	r15
    36c2:	ef 92       	push	r14
    36c4:	df 92       	push	r13
    36c6:	7b 01       	movw	r14, r22
    36c8:	8c 01       	movw	r16, r24
    36ca:	68 94       	set
    36cc:	05 c0       	rjmp	.+10     	; 0x36d8 <__fp_powser+0x20>
    36ce:	da 2e       	mov	r13, r26
    36d0:	ef 01       	movw	r28, r30
    36d2:	10 df       	rcall	.-480    	; 0x34f4 <__mulsf3x>
    36d4:	fe 01       	movw	r30, r28
    36d6:	e8 94       	clt
    36d8:	a5 91       	lpm	r26, Z+
    36da:	25 91       	lpm	r18, Z+
    36dc:	35 91       	lpm	r19, Z+
    36de:	45 91       	lpm	r20, Z+
    36e0:	55 91       	lpm	r21, Z+
    36e2:	ae f3       	brts	.-22     	; 0x36ce <__fp_powser+0x16>
    36e4:	ef 01       	movw	r28, r30
    36e6:	3b dd       	rcall	.-1418   	; 0x315e <__addsf3x>
    36e8:	fe 01       	movw	r30, r28
    36ea:	97 01       	movw	r18, r14
    36ec:	a8 01       	movw	r20, r16
    36ee:	da 94       	dec	r13
    36f0:	79 f7       	brne	.-34     	; 0x36d0 <__fp_powser+0x18>
    36f2:	df 90       	pop	r13
    36f4:	ef 90       	pop	r14
    36f6:	ff 90       	pop	r15
    36f8:	0f 91       	pop	r16
    36fa:	1f 91       	pop	r17
    36fc:	cf 91       	pop	r28
    36fe:	df 91       	pop	r29
    3700:	08 95       	ret

00003702 <inverse>:
    3702:	9b 01       	movw	r18, r22
    3704:	ac 01       	movw	r20, r24
    3706:	60 e0       	ldi	r22, 0x00	; 0
    3708:	70 e0       	ldi	r23, 0x00	; 0
    370a:	80 e8       	ldi	r24, 0x80	; 128
    370c:	9f e3       	ldi	r25, 0x3F	; 63
    370e:	7a cd       	rjmp	.-1292   	; 0x3204 <__divsf3>
    3710:	4f ce       	rjmp	.-866    	; 0x33b0 <__fp_inf>
    3712:	c4 cf       	rjmp	.-120    	; 0x369c <__fp_mpack>

00003714 <ldexp>:
    3714:	7d de       	rcall	.-774    	; 0x3410 <__fp_splitA>
    3716:	e8 f3       	brcs	.-6      	; 0x3712 <inverse+0x10>
    3718:	99 23       	and	r25, r25
    371a:	d9 f3       	breq	.-10     	; 0x3712 <inverse+0x10>
    371c:	94 0f       	add	r25, r20
    371e:	51 1d       	adc	r21, r1
    3720:	bb f3       	brvs	.-18     	; 0x3710 <inverse+0xe>
    3722:	91 50       	subi	r25, 0x01	; 1
    3724:	50 40       	sbci	r21, 0x00	; 0
    3726:	94 f0       	brlt	.+36     	; 0x374c <ldexp+0x38>
    3728:	59 f0       	breq	.+22     	; 0x3740 <ldexp+0x2c>
    372a:	88 23       	and	r24, r24
    372c:	32 f0       	brmi	.+12     	; 0x373a <ldexp+0x26>
    372e:	66 0f       	add	r22, r22
    3730:	77 1f       	adc	r23, r23
    3732:	88 1f       	adc	r24, r24
    3734:	91 50       	subi	r25, 0x01	; 1
    3736:	50 40       	sbci	r21, 0x00	; 0
    3738:	c1 f7       	brne	.-16     	; 0x372a <ldexp+0x16>
    373a:	9e 3f       	cpi	r25, 0xFE	; 254
    373c:	51 05       	cpc	r21, r1
    373e:	44 f7       	brge	.-48     	; 0x3710 <inverse+0xe>
    3740:	88 0f       	add	r24, r24
    3742:	91 1d       	adc	r25, r1
    3744:	96 95       	lsr	r25
    3746:	87 95       	ror	r24
    3748:	97 f9       	bld	r25, 7
    374a:	08 95       	ret
    374c:	5f 3f       	cpi	r21, 0xFF	; 255
    374e:	ac f0       	brlt	.+42     	; 0x377a <ldexp+0x66>
    3750:	98 3e       	cpi	r25, 0xE8	; 232
    3752:	9c f0       	brlt	.+38     	; 0x377a <ldexp+0x66>
    3754:	bb 27       	eor	r27, r27
    3756:	86 95       	lsr	r24
    3758:	77 95       	ror	r23
    375a:	67 95       	ror	r22
    375c:	b7 95       	ror	r27
    375e:	08 f4       	brcc	.+2      	; 0x3762 <ldexp+0x4e>
    3760:	b1 60       	ori	r27, 0x01	; 1
    3762:	93 95       	inc	r25
    3764:	c1 f7       	brne	.-16     	; 0x3756 <ldexp+0x42>
    3766:	bb 0f       	add	r27, r27
    3768:	58 f7       	brcc	.-42     	; 0x3740 <ldexp+0x2c>
    376a:	11 f4       	brne	.+4      	; 0x3770 <ldexp+0x5c>
    376c:	60 ff       	sbrs	r22, 0
    376e:	e8 cf       	rjmp	.-48     	; 0x3740 <ldexp+0x2c>
    3770:	6f 5f       	subi	r22, 0xFF	; 255
    3772:	7f 4f       	sbci	r23, 0xFF	; 255
    3774:	8f 4f       	sbci	r24, 0xFF	; 255
    3776:	9f 4f       	sbci	r25, 0xFF	; 255
    3778:	e3 cf       	rjmp	.-58     	; 0x3740 <ldexp+0x2c>
    377a:	65 ce       	rjmp	.-822    	; 0x3446 <__fp_szero>

0000377c <modf>:
    377c:	fa 01       	movw	r30, r20
    377e:	dc 01       	movw	r26, r24
    3780:	aa 0f       	add	r26, r26
    3782:	bb 1f       	adc	r27, r27
    3784:	9b 01       	movw	r18, r22
    3786:	ac 01       	movw	r20, r24
    3788:	bf 57       	subi	r27, 0x7F	; 127
    378a:	28 f4       	brcc	.+10     	; 0x3796 <modf+0x1a>
    378c:	22 27       	eor	r18, r18
    378e:	33 27       	eor	r19, r19
    3790:	44 27       	eor	r20, r20
    3792:	50 78       	andi	r21, 0x80	; 128
    3794:	1f c0       	rjmp	.+62     	; 0x37d4 <modf+0x58>
    3796:	b7 51       	subi	r27, 0x17	; 23
    3798:	88 f4       	brcc	.+34     	; 0x37bc <modf+0x40>
    379a:	ab 2f       	mov	r26, r27
    379c:	00 24       	eor	r0, r0
    379e:	46 95       	lsr	r20
    37a0:	37 95       	ror	r19
    37a2:	27 95       	ror	r18
    37a4:	01 1c       	adc	r0, r1
    37a6:	a3 95       	inc	r26
    37a8:	d2 f3       	brmi	.-12     	; 0x379e <modf+0x22>
    37aa:	00 20       	and	r0, r0
    37ac:	69 f0       	breq	.+26     	; 0x37c8 <modf+0x4c>
    37ae:	22 0f       	add	r18, r18
    37b0:	33 1f       	adc	r19, r19
    37b2:	44 1f       	adc	r20, r20
    37b4:	b3 95       	inc	r27
    37b6:	da f3       	brmi	.-10     	; 0x37ae <modf+0x32>
    37b8:	0d d0       	rcall	.+26     	; 0x37d4 <modf+0x58>
    37ba:	bf cc       	rjmp	.-1666   	; 0x313a <__subsf3>
    37bc:	61 30       	cpi	r22, 0x01	; 1
    37be:	71 05       	cpc	r23, r1
    37c0:	a0 e8       	ldi	r26, 0x80	; 128
    37c2:	8a 07       	cpc	r24, r26
    37c4:	b9 46       	sbci	r27, 0x69	; 105
    37c6:	30 f4       	brcc	.+12     	; 0x37d4 <modf+0x58>
    37c8:	9b 01       	movw	r18, r22
    37ca:	ac 01       	movw	r20, r24
    37cc:	66 27       	eor	r22, r22
    37ce:	77 27       	eor	r23, r23
    37d0:	88 27       	eor	r24, r24
    37d2:	90 78       	andi	r25, 0x80	; 128
    37d4:	30 96       	adiw	r30, 0x00	; 0
    37d6:	21 f0       	breq	.+8      	; 0x37e0 <modf+0x64>
    37d8:	20 83       	st	Z, r18
    37da:	31 83       	std	Z+1, r19	; 0x01
    37dc:	42 83       	std	Z+2, r20	; 0x02
    37de:	53 83       	std	Z+3, r21	; 0x03
    37e0:	08 95       	ret

000037e2 <vfprintf>:
    37e2:	2f 92       	push	r2
    37e4:	3f 92       	push	r3
    37e6:	4f 92       	push	r4
    37e8:	5f 92       	push	r5
    37ea:	6f 92       	push	r6
    37ec:	7f 92       	push	r7
    37ee:	8f 92       	push	r8
    37f0:	9f 92       	push	r9
    37f2:	af 92       	push	r10
    37f4:	bf 92       	push	r11
    37f6:	cf 92       	push	r12
    37f8:	df 92       	push	r13
    37fa:	ef 92       	push	r14
    37fc:	ff 92       	push	r15
    37fe:	0f 93       	push	r16
    3800:	1f 93       	push	r17
    3802:	cf 93       	push	r28
    3804:	df 93       	push	r29
    3806:	cd b7       	in	r28, 0x3d	; 61
    3808:	de b7       	in	r29, 0x3e	; 62
    380a:	60 97       	sbiw	r28, 0x10	; 16
    380c:	cd bf       	out	0x3d, r28	; 61
    380e:	de bf       	out	0x3e, r29	; 62
    3810:	7c 01       	movw	r14, r24
    3812:	1b 01       	movw	r2, r22
    3814:	6a 01       	movw	r12, r20
    3816:	fc 01       	movw	r30, r24
    3818:	16 82       	std	Z+6, r1	; 0x06
    381a:	17 82       	std	Z+7, r1	; 0x07
    381c:	83 81       	ldd	r24, Z+3	; 0x03
    381e:	81 ff       	sbrs	r24, 1
    3820:	2a c3       	rjmp	.+1620   	; 0x3e76 <vfprintf+0x694>
    3822:	9e 01       	movw	r18, r28
    3824:	2f 5f       	subi	r18, 0xFF	; 255
    3826:	3f 4f       	sbci	r19, 0xFF	; 255
    3828:	39 01       	movw	r6, r18
    382a:	f7 01       	movw	r30, r14
    382c:	93 81       	ldd	r25, Z+3	; 0x03
    382e:	f1 01       	movw	r30, r2
    3830:	93 fd       	sbrc	r25, 3
    3832:	85 91       	lpm	r24, Z+
    3834:	93 ff       	sbrs	r25, 3
    3836:	81 91       	ld	r24, Z+
    3838:	1f 01       	movw	r2, r30
    383a:	88 23       	and	r24, r24
    383c:	09 f4       	brne	.+2      	; 0x3840 <vfprintf+0x5e>
    383e:	17 c3       	rjmp	.+1582   	; 0x3e6e <vfprintf+0x68c>
    3840:	85 32       	cpi	r24, 0x25	; 37
    3842:	39 f4       	brne	.+14     	; 0x3852 <vfprintf+0x70>
    3844:	93 fd       	sbrc	r25, 3
    3846:	85 91       	lpm	r24, Z+
    3848:	93 ff       	sbrs	r25, 3
    384a:	81 91       	ld	r24, Z+
    384c:	1f 01       	movw	r2, r30
    384e:	85 32       	cpi	r24, 0x25	; 37
    3850:	31 f4       	brne	.+12     	; 0x385e <vfprintf+0x7c>
    3852:	b7 01       	movw	r22, r14
    3854:	90 e0       	ldi	r25, 0x00	; 0
    3856:	86 d5       	rcall	.+2828   	; 0x4364 <fputc>
    3858:	56 01       	movw	r10, r12
    385a:	65 01       	movw	r12, r10
    385c:	e6 cf       	rjmp	.-52     	; 0x382a <vfprintf+0x48>
    385e:	10 e0       	ldi	r17, 0x00	; 0
    3860:	51 2c       	mov	r5, r1
    3862:	91 2c       	mov	r9, r1
    3864:	ff e1       	ldi	r31, 0x1F	; 31
    3866:	f9 15       	cp	r31, r9
    3868:	d8 f0       	brcs	.+54     	; 0x38a0 <vfprintf+0xbe>
    386a:	8b 32       	cpi	r24, 0x2B	; 43
    386c:	79 f0       	breq	.+30     	; 0x388c <vfprintf+0xaa>
    386e:	38 f4       	brcc	.+14     	; 0x387e <vfprintf+0x9c>
    3870:	80 32       	cpi	r24, 0x20	; 32
    3872:	79 f0       	breq	.+30     	; 0x3892 <vfprintf+0xb0>
    3874:	83 32       	cpi	r24, 0x23	; 35
    3876:	a1 f4       	brne	.+40     	; 0x38a0 <vfprintf+0xbe>
    3878:	f9 2d       	mov	r31, r9
    387a:	f0 61       	ori	r31, 0x10	; 16
    387c:	2e c0       	rjmp	.+92     	; 0x38da <vfprintf+0xf8>
    387e:	8d 32       	cpi	r24, 0x2D	; 45
    3880:	61 f0       	breq	.+24     	; 0x389a <vfprintf+0xb8>
    3882:	80 33       	cpi	r24, 0x30	; 48
    3884:	69 f4       	brne	.+26     	; 0x38a0 <vfprintf+0xbe>
    3886:	29 2d       	mov	r18, r9
    3888:	21 60       	ori	r18, 0x01	; 1
    388a:	2d c0       	rjmp	.+90     	; 0x38e6 <vfprintf+0x104>
    388c:	39 2d       	mov	r19, r9
    388e:	32 60       	ori	r19, 0x02	; 2
    3890:	93 2e       	mov	r9, r19
    3892:	89 2d       	mov	r24, r9
    3894:	84 60       	ori	r24, 0x04	; 4
    3896:	98 2e       	mov	r9, r24
    3898:	2a c0       	rjmp	.+84     	; 0x38ee <vfprintf+0x10c>
    389a:	e9 2d       	mov	r30, r9
    389c:	e8 60       	ori	r30, 0x08	; 8
    389e:	15 c0       	rjmp	.+42     	; 0x38ca <vfprintf+0xe8>
    38a0:	97 fc       	sbrc	r9, 7
    38a2:	2d c0       	rjmp	.+90     	; 0x38fe <vfprintf+0x11c>
    38a4:	20 ed       	ldi	r18, 0xD0	; 208
    38a6:	28 0f       	add	r18, r24
    38a8:	2a 30       	cpi	r18, 0x0A	; 10
    38aa:	88 f4       	brcc	.+34     	; 0x38ce <vfprintf+0xec>
    38ac:	96 fe       	sbrs	r9, 6
    38ae:	06 c0       	rjmp	.+12     	; 0x38bc <vfprintf+0xda>
    38b0:	3a e0       	ldi	r19, 0x0A	; 10
    38b2:	13 9f       	mul	r17, r19
    38b4:	20 0d       	add	r18, r0
    38b6:	11 24       	eor	r1, r1
    38b8:	12 2f       	mov	r17, r18
    38ba:	19 c0       	rjmp	.+50     	; 0x38ee <vfprintf+0x10c>
    38bc:	8a e0       	ldi	r24, 0x0A	; 10
    38be:	58 9e       	mul	r5, r24
    38c0:	20 0d       	add	r18, r0
    38c2:	11 24       	eor	r1, r1
    38c4:	52 2e       	mov	r5, r18
    38c6:	e9 2d       	mov	r30, r9
    38c8:	e0 62       	ori	r30, 0x20	; 32
    38ca:	9e 2e       	mov	r9, r30
    38cc:	10 c0       	rjmp	.+32     	; 0x38ee <vfprintf+0x10c>
    38ce:	8e 32       	cpi	r24, 0x2E	; 46
    38d0:	31 f4       	brne	.+12     	; 0x38de <vfprintf+0xfc>
    38d2:	96 fc       	sbrc	r9, 6
    38d4:	cc c2       	rjmp	.+1432   	; 0x3e6e <vfprintf+0x68c>
    38d6:	f9 2d       	mov	r31, r9
    38d8:	f0 64       	ori	r31, 0x40	; 64
    38da:	9f 2e       	mov	r9, r31
    38dc:	08 c0       	rjmp	.+16     	; 0x38ee <vfprintf+0x10c>
    38de:	8c 36       	cpi	r24, 0x6C	; 108
    38e0:	21 f4       	brne	.+8      	; 0x38ea <vfprintf+0x108>
    38e2:	29 2d       	mov	r18, r9
    38e4:	20 68       	ori	r18, 0x80	; 128
    38e6:	92 2e       	mov	r9, r18
    38e8:	02 c0       	rjmp	.+4      	; 0x38ee <vfprintf+0x10c>
    38ea:	88 36       	cpi	r24, 0x68	; 104
    38ec:	41 f4       	brne	.+16     	; 0x38fe <vfprintf+0x11c>
    38ee:	f1 01       	movw	r30, r2
    38f0:	93 fd       	sbrc	r25, 3
    38f2:	85 91       	lpm	r24, Z+
    38f4:	93 ff       	sbrs	r25, 3
    38f6:	81 91       	ld	r24, Z+
    38f8:	1f 01       	movw	r2, r30
    38fa:	81 11       	cpse	r24, r1
    38fc:	b3 cf       	rjmp	.-154    	; 0x3864 <vfprintf+0x82>
    38fe:	9b eb       	ldi	r25, 0xBB	; 187
    3900:	98 0f       	add	r25, r24
    3902:	93 30       	cpi	r25, 0x03	; 3
    3904:	20 f4       	brcc	.+8      	; 0x390e <vfprintf+0x12c>
    3906:	99 2d       	mov	r25, r9
    3908:	90 61       	ori	r25, 0x10	; 16
    390a:	80 5e       	subi	r24, 0xE0	; 224
    390c:	07 c0       	rjmp	.+14     	; 0x391c <vfprintf+0x13a>
    390e:	9b e9       	ldi	r25, 0x9B	; 155
    3910:	98 0f       	add	r25, r24
    3912:	93 30       	cpi	r25, 0x03	; 3
    3914:	08 f0       	brcs	.+2      	; 0x3918 <vfprintf+0x136>
    3916:	59 c1       	rjmp	.+690    	; 0x3bca <vfprintf+0x3e8>
    3918:	99 2d       	mov	r25, r9
    391a:	9f 7e       	andi	r25, 0xEF	; 239
    391c:	96 ff       	sbrs	r25, 6
    391e:	16 e0       	ldi	r17, 0x06	; 6
    3920:	9f 73       	andi	r25, 0x3F	; 63
    3922:	99 2e       	mov	r9, r25
    3924:	85 36       	cpi	r24, 0x65	; 101
    3926:	19 f4       	brne	.+6      	; 0x392e <vfprintf+0x14c>
    3928:	90 64       	ori	r25, 0x40	; 64
    392a:	99 2e       	mov	r9, r25
    392c:	08 c0       	rjmp	.+16     	; 0x393e <vfprintf+0x15c>
    392e:	86 36       	cpi	r24, 0x66	; 102
    3930:	21 f4       	brne	.+8      	; 0x393a <vfprintf+0x158>
    3932:	39 2f       	mov	r19, r25
    3934:	30 68       	ori	r19, 0x80	; 128
    3936:	93 2e       	mov	r9, r19
    3938:	02 c0       	rjmp	.+4      	; 0x393e <vfprintf+0x15c>
    393a:	11 11       	cpse	r17, r1
    393c:	11 50       	subi	r17, 0x01	; 1
    393e:	97 fe       	sbrs	r9, 7
    3940:	07 c0       	rjmp	.+14     	; 0x3950 <vfprintf+0x16e>
    3942:	1c 33       	cpi	r17, 0x3C	; 60
    3944:	50 f4       	brcc	.+20     	; 0x395a <vfprintf+0x178>
    3946:	44 24       	eor	r4, r4
    3948:	43 94       	inc	r4
    394a:	41 0e       	add	r4, r17
    394c:	27 e0       	ldi	r18, 0x07	; 7
    394e:	0b c0       	rjmp	.+22     	; 0x3966 <vfprintf+0x184>
    3950:	18 30       	cpi	r17, 0x08	; 8
    3952:	38 f0       	brcs	.+14     	; 0x3962 <vfprintf+0x180>
    3954:	27 e0       	ldi	r18, 0x07	; 7
    3956:	17 e0       	ldi	r17, 0x07	; 7
    3958:	05 c0       	rjmp	.+10     	; 0x3964 <vfprintf+0x182>
    395a:	27 e0       	ldi	r18, 0x07	; 7
    395c:	9c e3       	ldi	r25, 0x3C	; 60
    395e:	49 2e       	mov	r4, r25
    3960:	02 c0       	rjmp	.+4      	; 0x3966 <vfprintf+0x184>
    3962:	21 2f       	mov	r18, r17
    3964:	41 2c       	mov	r4, r1
    3966:	56 01       	movw	r10, r12
    3968:	84 e0       	ldi	r24, 0x04	; 4
    396a:	a8 0e       	add	r10, r24
    396c:	b1 1c       	adc	r11, r1
    396e:	f6 01       	movw	r30, r12
    3970:	60 81       	ld	r22, Z
    3972:	71 81       	ldd	r23, Z+1	; 0x01
    3974:	82 81       	ldd	r24, Z+2	; 0x02
    3976:	93 81       	ldd	r25, Z+3	; 0x03
    3978:	04 2d       	mov	r16, r4
    397a:	a3 01       	movw	r20, r6
    397c:	bb d3       	rcall	.+1910   	; 0x40f4 <__ftoa_engine>
    397e:	6c 01       	movw	r12, r24
    3980:	f9 81       	ldd	r31, Y+1	; 0x01
    3982:	fc 87       	std	Y+12, r31	; 0x0c
    3984:	f0 ff       	sbrs	r31, 0
    3986:	02 c0       	rjmp	.+4      	; 0x398c <vfprintf+0x1aa>
    3988:	f3 ff       	sbrs	r31, 3
    398a:	06 c0       	rjmp	.+12     	; 0x3998 <vfprintf+0x1b6>
    398c:	91 fc       	sbrc	r9, 1
    398e:	06 c0       	rjmp	.+12     	; 0x399c <vfprintf+0x1ba>
    3990:	92 fe       	sbrs	r9, 2
    3992:	06 c0       	rjmp	.+12     	; 0x39a0 <vfprintf+0x1be>
    3994:	00 e2       	ldi	r16, 0x20	; 32
    3996:	05 c0       	rjmp	.+10     	; 0x39a2 <vfprintf+0x1c0>
    3998:	0d e2       	ldi	r16, 0x2D	; 45
    399a:	03 c0       	rjmp	.+6      	; 0x39a2 <vfprintf+0x1c0>
    399c:	0b e2       	ldi	r16, 0x2B	; 43
    399e:	01 c0       	rjmp	.+2      	; 0x39a2 <vfprintf+0x1c0>
    39a0:	00 e0       	ldi	r16, 0x00	; 0
    39a2:	8c 85       	ldd	r24, Y+12	; 0x0c
    39a4:	8c 70       	andi	r24, 0x0C	; 12
    39a6:	19 f0       	breq	.+6      	; 0x39ae <vfprintf+0x1cc>
    39a8:	01 11       	cpse	r16, r1
    39aa:	43 c2       	rjmp	.+1158   	; 0x3e32 <vfprintf+0x650>
    39ac:	80 c2       	rjmp	.+1280   	; 0x3eae <vfprintf+0x6cc>
    39ae:	97 fe       	sbrs	r9, 7
    39b0:	10 c0       	rjmp	.+32     	; 0x39d2 <vfprintf+0x1f0>
    39b2:	4c 0c       	add	r4, r12
    39b4:	fc 85       	ldd	r31, Y+12	; 0x0c
    39b6:	f4 ff       	sbrs	r31, 4
    39b8:	04 c0       	rjmp	.+8      	; 0x39c2 <vfprintf+0x1e0>
    39ba:	8a 81       	ldd	r24, Y+2	; 0x02
    39bc:	81 33       	cpi	r24, 0x31	; 49
    39be:	09 f4       	brne	.+2      	; 0x39c2 <vfprintf+0x1e0>
    39c0:	4a 94       	dec	r4
    39c2:	14 14       	cp	r1, r4
    39c4:	74 f5       	brge	.+92     	; 0x3a22 <vfprintf+0x240>
    39c6:	28 e0       	ldi	r18, 0x08	; 8
    39c8:	24 15       	cp	r18, r4
    39ca:	78 f5       	brcc	.+94     	; 0x3a2a <vfprintf+0x248>
    39cc:	88 e0       	ldi	r24, 0x08	; 8
    39ce:	48 2e       	mov	r4, r24
    39d0:	2c c0       	rjmp	.+88     	; 0x3a2a <vfprintf+0x248>
    39d2:	96 fc       	sbrc	r9, 6
    39d4:	2a c0       	rjmp	.+84     	; 0x3a2a <vfprintf+0x248>
    39d6:	81 2f       	mov	r24, r17
    39d8:	90 e0       	ldi	r25, 0x00	; 0
    39da:	8c 15       	cp	r24, r12
    39dc:	9d 05       	cpc	r25, r13
    39de:	9c f0       	brlt	.+38     	; 0x3a06 <vfprintf+0x224>
    39e0:	3c ef       	ldi	r19, 0xFC	; 252
    39e2:	c3 16       	cp	r12, r19
    39e4:	3f ef       	ldi	r19, 0xFF	; 255
    39e6:	d3 06       	cpc	r13, r19
    39e8:	74 f0       	brlt	.+28     	; 0x3a06 <vfprintf+0x224>
    39ea:	89 2d       	mov	r24, r9
    39ec:	80 68       	ori	r24, 0x80	; 128
    39ee:	98 2e       	mov	r9, r24
    39f0:	0a c0       	rjmp	.+20     	; 0x3a06 <vfprintf+0x224>
    39f2:	e2 e0       	ldi	r30, 0x02	; 2
    39f4:	f0 e0       	ldi	r31, 0x00	; 0
    39f6:	ec 0f       	add	r30, r28
    39f8:	fd 1f       	adc	r31, r29
    39fa:	e1 0f       	add	r30, r17
    39fc:	f1 1d       	adc	r31, r1
    39fe:	80 81       	ld	r24, Z
    3a00:	80 33       	cpi	r24, 0x30	; 48
    3a02:	19 f4       	brne	.+6      	; 0x3a0a <vfprintf+0x228>
    3a04:	11 50       	subi	r17, 0x01	; 1
    3a06:	11 11       	cpse	r17, r1
    3a08:	f4 cf       	rjmp	.-24     	; 0x39f2 <vfprintf+0x210>
    3a0a:	97 fe       	sbrs	r9, 7
    3a0c:	0e c0       	rjmp	.+28     	; 0x3a2a <vfprintf+0x248>
    3a0e:	44 24       	eor	r4, r4
    3a10:	43 94       	inc	r4
    3a12:	41 0e       	add	r4, r17
    3a14:	81 2f       	mov	r24, r17
    3a16:	90 e0       	ldi	r25, 0x00	; 0
    3a18:	c8 16       	cp	r12, r24
    3a1a:	d9 06       	cpc	r13, r25
    3a1c:	2c f4       	brge	.+10     	; 0x3a28 <vfprintf+0x246>
    3a1e:	1c 19       	sub	r17, r12
    3a20:	04 c0       	rjmp	.+8      	; 0x3a2a <vfprintf+0x248>
    3a22:	44 24       	eor	r4, r4
    3a24:	43 94       	inc	r4
    3a26:	01 c0       	rjmp	.+2      	; 0x3a2a <vfprintf+0x248>
    3a28:	10 e0       	ldi	r17, 0x00	; 0
    3a2a:	97 fe       	sbrs	r9, 7
    3a2c:	06 c0       	rjmp	.+12     	; 0x3a3a <vfprintf+0x258>
    3a2e:	1c 14       	cp	r1, r12
    3a30:	1d 04       	cpc	r1, r13
    3a32:	34 f4       	brge	.+12     	; 0x3a40 <vfprintf+0x25e>
    3a34:	c6 01       	movw	r24, r12
    3a36:	01 96       	adiw	r24, 0x01	; 1
    3a38:	05 c0       	rjmp	.+10     	; 0x3a44 <vfprintf+0x262>
    3a3a:	85 e0       	ldi	r24, 0x05	; 5
    3a3c:	90 e0       	ldi	r25, 0x00	; 0
    3a3e:	02 c0       	rjmp	.+4      	; 0x3a44 <vfprintf+0x262>
    3a40:	81 e0       	ldi	r24, 0x01	; 1
    3a42:	90 e0       	ldi	r25, 0x00	; 0
    3a44:	01 11       	cpse	r16, r1
    3a46:	01 96       	adiw	r24, 0x01	; 1
    3a48:	11 23       	and	r17, r17
    3a4a:	31 f0       	breq	.+12     	; 0x3a58 <vfprintf+0x276>
    3a4c:	21 2f       	mov	r18, r17
    3a4e:	30 e0       	ldi	r19, 0x00	; 0
    3a50:	2f 5f       	subi	r18, 0xFF	; 255
    3a52:	3f 4f       	sbci	r19, 0xFF	; 255
    3a54:	82 0f       	add	r24, r18
    3a56:	93 1f       	adc	r25, r19
    3a58:	25 2d       	mov	r18, r5
    3a5a:	30 e0       	ldi	r19, 0x00	; 0
    3a5c:	82 17       	cp	r24, r18
    3a5e:	93 07       	cpc	r25, r19
    3a60:	14 f4       	brge	.+4      	; 0x3a66 <vfprintf+0x284>
    3a62:	58 1a       	sub	r5, r24
    3a64:	01 c0       	rjmp	.+2      	; 0x3a68 <vfprintf+0x286>
    3a66:	51 2c       	mov	r5, r1
    3a68:	89 2d       	mov	r24, r9
    3a6a:	89 70       	andi	r24, 0x09	; 9
    3a6c:	41 f4       	brne	.+16     	; 0x3a7e <vfprintf+0x29c>
    3a6e:	55 20       	and	r5, r5
    3a70:	31 f0       	breq	.+12     	; 0x3a7e <vfprintf+0x29c>
    3a72:	b7 01       	movw	r22, r14
    3a74:	80 e2       	ldi	r24, 0x20	; 32
    3a76:	90 e0       	ldi	r25, 0x00	; 0
    3a78:	75 d4       	rcall	.+2282   	; 0x4364 <fputc>
    3a7a:	5a 94       	dec	r5
    3a7c:	f8 cf       	rjmp	.-16     	; 0x3a6e <vfprintf+0x28c>
    3a7e:	00 23       	and	r16, r16
    3a80:	21 f0       	breq	.+8      	; 0x3a8a <vfprintf+0x2a8>
    3a82:	b7 01       	movw	r22, r14
    3a84:	80 2f       	mov	r24, r16
    3a86:	90 e0       	ldi	r25, 0x00	; 0
    3a88:	6d d4       	rcall	.+2266   	; 0x4364 <fputc>
    3a8a:	93 fc       	sbrc	r9, 3
    3a8c:	08 c0       	rjmp	.+16     	; 0x3a9e <vfprintf+0x2bc>
    3a8e:	55 20       	and	r5, r5
    3a90:	31 f0       	breq	.+12     	; 0x3a9e <vfprintf+0x2bc>
    3a92:	b7 01       	movw	r22, r14
    3a94:	80 e3       	ldi	r24, 0x30	; 48
    3a96:	90 e0       	ldi	r25, 0x00	; 0
    3a98:	65 d4       	rcall	.+2250   	; 0x4364 <fputc>
    3a9a:	5a 94       	dec	r5
    3a9c:	f8 cf       	rjmp	.-16     	; 0x3a8e <vfprintf+0x2ac>
    3a9e:	97 fe       	sbrs	r9, 7
    3aa0:	4a c0       	rjmp	.+148    	; 0x3b36 <vfprintf+0x354>
    3aa2:	46 01       	movw	r8, r12
    3aa4:	d7 fe       	sbrs	r13, 7
    3aa6:	02 c0       	rjmp	.+4      	; 0x3aac <vfprintf+0x2ca>
    3aa8:	81 2c       	mov	r8, r1
    3aaa:	91 2c       	mov	r9, r1
    3aac:	c6 01       	movw	r24, r12
    3aae:	88 19       	sub	r24, r8
    3ab0:	99 09       	sbc	r25, r9
    3ab2:	f3 01       	movw	r30, r6
    3ab4:	e8 0f       	add	r30, r24
    3ab6:	f9 1f       	adc	r31, r25
    3ab8:	ed 87       	std	Y+13, r30	; 0x0d
    3aba:	fe 87       	std	Y+14, r31	; 0x0e
    3abc:	96 01       	movw	r18, r12
    3abe:	24 19       	sub	r18, r4
    3ac0:	31 09       	sbc	r19, r1
    3ac2:	2f 87       	std	Y+15, r18	; 0x0f
    3ac4:	38 8b       	std	Y+16, r19	; 0x10
    3ac6:	01 2f       	mov	r16, r17
    3ac8:	10 e0       	ldi	r17, 0x00	; 0
    3aca:	11 95       	neg	r17
    3acc:	01 95       	neg	r16
    3ace:	11 09       	sbc	r17, r1
    3ad0:	3f ef       	ldi	r19, 0xFF	; 255
    3ad2:	83 16       	cp	r8, r19
    3ad4:	93 06       	cpc	r9, r19
    3ad6:	21 f4       	brne	.+8      	; 0x3ae0 <vfprintf+0x2fe>
    3ad8:	b7 01       	movw	r22, r14
    3ada:	8e e2       	ldi	r24, 0x2E	; 46
    3adc:	90 e0       	ldi	r25, 0x00	; 0
    3ade:	42 d4       	rcall	.+2180   	; 0x4364 <fputc>
    3ae0:	c8 14       	cp	r12, r8
    3ae2:	d9 04       	cpc	r13, r9
    3ae4:	4c f0       	brlt	.+18     	; 0x3af8 <vfprintf+0x316>
    3ae6:	8f 85       	ldd	r24, Y+15	; 0x0f
    3ae8:	98 89       	ldd	r25, Y+16	; 0x10
    3aea:	88 15       	cp	r24, r8
    3aec:	99 05       	cpc	r25, r9
    3aee:	24 f4       	brge	.+8      	; 0x3af8 <vfprintf+0x316>
    3af0:	ed 85       	ldd	r30, Y+13	; 0x0d
    3af2:	fe 85       	ldd	r31, Y+14	; 0x0e
    3af4:	81 81       	ldd	r24, Z+1	; 0x01
    3af6:	01 c0       	rjmp	.+2      	; 0x3afa <vfprintf+0x318>
    3af8:	80 e3       	ldi	r24, 0x30	; 48
    3afa:	f1 e0       	ldi	r31, 0x01	; 1
    3afc:	8f 1a       	sub	r8, r31
    3afe:	91 08       	sbc	r9, r1
    3b00:	2d 85       	ldd	r18, Y+13	; 0x0d
    3b02:	3e 85       	ldd	r19, Y+14	; 0x0e
    3b04:	2f 5f       	subi	r18, 0xFF	; 255
    3b06:	3f 4f       	sbci	r19, 0xFF	; 255
    3b08:	2d 87       	std	Y+13, r18	; 0x0d
    3b0a:	3e 87       	std	Y+14, r19	; 0x0e
    3b0c:	80 16       	cp	r8, r16
    3b0e:	91 06       	cpc	r9, r17
    3b10:	24 f0       	brlt	.+8      	; 0x3b1a <vfprintf+0x338>
    3b12:	b7 01       	movw	r22, r14
    3b14:	90 e0       	ldi	r25, 0x00	; 0
    3b16:	26 d4       	rcall	.+2124   	; 0x4364 <fputc>
    3b18:	db cf       	rjmp	.-74     	; 0x3ad0 <vfprintf+0x2ee>
    3b1a:	c8 14       	cp	r12, r8
    3b1c:	d9 04       	cpc	r13, r9
    3b1e:	41 f4       	brne	.+16     	; 0x3b30 <vfprintf+0x34e>
    3b20:	9a 81       	ldd	r25, Y+2	; 0x02
    3b22:	96 33       	cpi	r25, 0x36	; 54
    3b24:	20 f4       	brcc	.+8      	; 0x3b2e <vfprintf+0x34c>
    3b26:	95 33       	cpi	r25, 0x35	; 53
    3b28:	19 f4       	brne	.+6      	; 0x3b30 <vfprintf+0x34e>
    3b2a:	3c 85       	ldd	r19, Y+12	; 0x0c
    3b2c:	34 ff       	sbrs	r19, 4
    3b2e:	81 e3       	ldi	r24, 0x31	; 49
    3b30:	b7 01       	movw	r22, r14
    3b32:	90 e0       	ldi	r25, 0x00	; 0
    3b34:	48 c0       	rjmp	.+144    	; 0x3bc6 <vfprintf+0x3e4>
    3b36:	8a 81       	ldd	r24, Y+2	; 0x02
    3b38:	81 33       	cpi	r24, 0x31	; 49
    3b3a:	19 f0       	breq	.+6      	; 0x3b42 <vfprintf+0x360>
    3b3c:	9c 85       	ldd	r25, Y+12	; 0x0c
    3b3e:	9f 7e       	andi	r25, 0xEF	; 239
    3b40:	9c 87       	std	Y+12, r25	; 0x0c
    3b42:	b7 01       	movw	r22, r14
    3b44:	90 e0       	ldi	r25, 0x00	; 0
    3b46:	0e d4       	rcall	.+2076   	; 0x4364 <fputc>
    3b48:	11 11       	cpse	r17, r1
    3b4a:	05 c0       	rjmp	.+10     	; 0x3b56 <vfprintf+0x374>
    3b4c:	94 fc       	sbrc	r9, 4
    3b4e:	16 c0       	rjmp	.+44     	; 0x3b7c <vfprintf+0x39a>
    3b50:	85 e6       	ldi	r24, 0x65	; 101
    3b52:	90 e0       	ldi	r25, 0x00	; 0
    3b54:	15 c0       	rjmp	.+42     	; 0x3b80 <vfprintf+0x39e>
    3b56:	b7 01       	movw	r22, r14
    3b58:	8e e2       	ldi	r24, 0x2E	; 46
    3b5a:	90 e0       	ldi	r25, 0x00	; 0
    3b5c:	03 d4       	rcall	.+2054   	; 0x4364 <fputc>
    3b5e:	1e 5f       	subi	r17, 0xFE	; 254
    3b60:	82 e0       	ldi	r24, 0x02	; 2
    3b62:	01 e0       	ldi	r16, 0x01	; 1
    3b64:	08 0f       	add	r16, r24
    3b66:	f3 01       	movw	r30, r6
    3b68:	e8 0f       	add	r30, r24
    3b6a:	f1 1d       	adc	r31, r1
    3b6c:	80 81       	ld	r24, Z
    3b6e:	b7 01       	movw	r22, r14
    3b70:	90 e0       	ldi	r25, 0x00	; 0
    3b72:	f8 d3       	rcall	.+2032   	; 0x4364 <fputc>
    3b74:	80 2f       	mov	r24, r16
    3b76:	01 13       	cpse	r16, r17
    3b78:	f4 cf       	rjmp	.-24     	; 0x3b62 <vfprintf+0x380>
    3b7a:	e8 cf       	rjmp	.-48     	; 0x3b4c <vfprintf+0x36a>
    3b7c:	85 e4       	ldi	r24, 0x45	; 69
    3b7e:	90 e0       	ldi	r25, 0x00	; 0
    3b80:	b7 01       	movw	r22, r14
    3b82:	f0 d3       	rcall	.+2016   	; 0x4364 <fputc>
    3b84:	d7 fc       	sbrc	r13, 7
    3b86:	06 c0       	rjmp	.+12     	; 0x3b94 <vfprintf+0x3b2>
    3b88:	c1 14       	cp	r12, r1
    3b8a:	d1 04       	cpc	r13, r1
    3b8c:	41 f4       	brne	.+16     	; 0x3b9e <vfprintf+0x3bc>
    3b8e:	ec 85       	ldd	r30, Y+12	; 0x0c
    3b90:	e4 ff       	sbrs	r30, 4
    3b92:	05 c0       	rjmp	.+10     	; 0x3b9e <vfprintf+0x3bc>
    3b94:	d1 94       	neg	r13
    3b96:	c1 94       	neg	r12
    3b98:	d1 08       	sbc	r13, r1
    3b9a:	8d e2       	ldi	r24, 0x2D	; 45
    3b9c:	01 c0       	rjmp	.+2      	; 0x3ba0 <vfprintf+0x3be>
    3b9e:	8b e2       	ldi	r24, 0x2B	; 43
    3ba0:	b7 01       	movw	r22, r14
    3ba2:	90 e0       	ldi	r25, 0x00	; 0
    3ba4:	df d3       	rcall	.+1982   	; 0x4364 <fputc>
    3ba6:	80 e3       	ldi	r24, 0x30	; 48
    3ba8:	2a e0       	ldi	r18, 0x0A	; 10
    3baa:	c2 16       	cp	r12, r18
    3bac:	d1 04       	cpc	r13, r1
    3bae:	2c f0       	brlt	.+10     	; 0x3bba <vfprintf+0x3d8>
    3bb0:	8f 5f       	subi	r24, 0xFF	; 255
    3bb2:	fa e0       	ldi	r31, 0x0A	; 10
    3bb4:	cf 1a       	sub	r12, r31
    3bb6:	d1 08       	sbc	r13, r1
    3bb8:	f7 cf       	rjmp	.-18     	; 0x3ba8 <vfprintf+0x3c6>
    3bba:	b7 01       	movw	r22, r14
    3bbc:	90 e0       	ldi	r25, 0x00	; 0
    3bbe:	d2 d3       	rcall	.+1956   	; 0x4364 <fputc>
    3bc0:	b7 01       	movw	r22, r14
    3bc2:	c6 01       	movw	r24, r12
    3bc4:	c0 96       	adiw	r24, 0x30	; 48
    3bc6:	ce d3       	rcall	.+1948   	; 0x4364 <fputc>
    3bc8:	49 c1       	rjmp	.+658    	; 0x3e5c <vfprintf+0x67a>
    3bca:	83 36       	cpi	r24, 0x63	; 99
    3bcc:	31 f0       	breq	.+12     	; 0x3bda <vfprintf+0x3f8>
    3bce:	83 37       	cpi	r24, 0x73	; 115
    3bd0:	79 f0       	breq	.+30     	; 0x3bf0 <vfprintf+0x40e>
    3bd2:	83 35       	cpi	r24, 0x53	; 83
    3bd4:	09 f0       	breq	.+2      	; 0x3bd8 <vfprintf+0x3f6>
    3bd6:	52 c0       	rjmp	.+164    	; 0x3c7c <vfprintf+0x49a>
    3bd8:	1f c0       	rjmp	.+62     	; 0x3c18 <vfprintf+0x436>
    3bda:	56 01       	movw	r10, r12
    3bdc:	32 e0       	ldi	r19, 0x02	; 2
    3bde:	a3 0e       	add	r10, r19
    3be0:	b1 1c       	adc	r11, r1
    3be2:	f6 01       	movw	r30, r12
    3be4:	80 81       	ld	r24, Z
    3be6:	89 83       	std	Y+1, r24	; 0x01
    3be8:	01 e0       	ldi	r16, 0x01	; 1
    3bea:	10 e0       	ldi	r17, 0x00	; 0
    3bec:	63 01       	movw	r12, r6
    3bee:	11 c0       	rjmp	.+34     	; 0x3c12 <vfprintf+0x430>
    3bf0:	56 01       	movw	r10, r12
    3bf2:	f2 e0       	ldi	r31, 0x02	; 2
    3bf4:	af 0e       	add	r10, r31
    3bf6:	b1 1c       	adc	r11, r1
    3bf8:	f6 01       	movw	r30, r12
    3bfa:	c0 80       	ld	r12, Z
    3bfc:	d1 80       	ldd	r13, Z+1	; 0x01
    3bfe:	96 fe       	sbrs	r9, 6
    3c00:	03 c0       	rjmp	.+6      	; 0x3c08 <vfprintf+0x426>
    3c02:	61 2f       	mov	r22, r17
    3c04:	70 e0       	ldi	r23, 0x00	; 0
    3c06:	02 c0       	rjmp	.+4      	; 0x3c0c <vfprintf+0x42a>
    3c08:	6f ef       	ldi	r22, 0xFF	; 255
    3c0a:	7f ef       	ldi	r23, 0xFF	; 255
    3c0c:	c6 01       	movw	r24, r12
    3c0e:	55 d3       	rcall	.+1706   	; 0x42ba <strnlen>
    3c10:	8c 01       	movw	r16, r24
    3c12:	f9 2d       	mov	r31, r9
    3c14:	ff 77       	andi	r31, 0x7F	; 127
    3c16:	13 c0       	rjmp	.+38     	; 0x3c3e <vfprintf+0x45c>
    3c18:	56 01       	movw	r10, r12
    3c1a:	22 e0       	ldi	r18, 0x02	; 2
    3c1c:	a2 0e       	add	r10, r18
    3c1e:	b1 1c       	adc	r11, r1
    3c20:	f6 01       	movw	r30, r12
    3c22:	c0 80       	ld	r12, Z
    3c24:	d1 80       	ldd	r13, Z+1	; 0x01
    3c26:	96 fe       	sbrs	r9, 6
    3c28:	03 c0       	rjmp	.+6      	; 0x3c30 <vfprintf+0x44e>
    3c2a:	61 2f       	mov	r22, r17
    3c2c:	70 e0       	ldi	r23, 0x00	; 0
    3c2e:	02 c0       	rjmp	.+4      	; 0x3c34 <vfprintf+0x452>
    3c30:	6f ef       	ldi	r22, 0xFF	; 255
    3c32:	7f ef       	ldi	r23, 0xFF	; 255
    3c34:	c6 01       	movw	r24, r12
    3c36:	36 d3       	rcall	.+1644   	; 0x42a4 <strnlen_P>
    3c38:	8c 01       	movw	r16, r24
    3c3a:	f9 2d       	mov	r31, r9
    3c3c:	f0 68       	ori	r31, 0x80	; 128
    3c3e:	9f 2e       	mov	r9, r31
    3c40:	f3 fd       	sbrc	r31, 3
    3c42:	18 c0       	rjmp	.+48     	; 0x3c74 <vfprintf+0x492>
    3c44:	85 2d       	mov	r24, r5
    3c46:	90 e0       	ldi	r25, 0x00	; 0
    3c48:	08 17       	cp	r16, r24
    3c4a:	19 07       	cpc	r17, r25
    3c4c:	98 f4       	brcc	.+38     	; 0x3c74 <vfprintf+0x492>
    3c4e:	b7 01       	movw	r22, r14
    3c50:	80 e2       	ldi	r24, 0x20	; 32
    3c52:	90 e0       	ldi	r25, 0x00	; 0
    3c54:	87 d3       	rcall	.+1806   	; 0x4364 <fputc>
    3c56:	5a 94       	dec	r5
    3c58:	f5 cf       	rjmp	.-22     	; 0x3c44 <vfprintf+0x462>
    3c5a:	f6 01       	movw	r30, r12
    3c5c:	97 fc       	sbrc	r9, 7
    3c5e:	85 91       	lpm	r24, Z+
    3c60:	97 fe       	sbrs	r9, 7
    3c62:	81 91       	ld	r24, Z+
    3c64:	6f 01       	movw	r12, r30
    3c66:	b7 01       	movw	r22, r14
    3c68:	90 e0       	ldi	r25, 0x00	; 0
    3c6a:	7c d3       	rcall	.+1784   	; 0x4364 <fputc>
    3c6c:	51 10       	cpse	r5, r1
    3c6e:	5a 94       	dec	r5
    3c70:	01 50       	subi	r16, 0x01	; 1
    3c72:	11 09       	sbc	r17, r1
    3c74:	01 15       	cp	r16, r1
    3c76:	11 05       	cpc	r17, r1
    3c78:	81 f7       	brne	.-32     	; 0x3c5a <vfprintf+0x478>
    3c7a:	f0 c0       	rjmp	.+480    	; 0x3e5c <vfprintf+0x67a>
    3c7c:	84 36       	cpi	r24, 0x64	; 100
    3c7e:	11 f0       	breq	.+4      	; 0x3c84 <vfprintf+0x4a2>
    3c80:	89 36       	cpi	r24, 0x69	; 105
    3c82:	59 f5       	brne	.+86     	; 0x3cda <vfprintf+0x4f8>
    3c84:	56 01       	movw	r10, r12
    3c86:	97 fe       	sbrs	r9, 7
    3c88:	09 c0       	rjmp	.+18     	; 0x3c9c <vfprintf+0x4ba>
    3c8a:	24 e0       	ldi	r18, 0x04	; 4
    3c8c:	a2 0e       	add	r10, r18
    3c8e:	b1 1c       	adc	r11, r1
    3c90:	f6 01       	movw	r30, r12
    3c92:	60 81       	ld	r22, Z
    3c94:	71 81       	ldd	r23, Z+1	; 0x01
    3c96:	82 81       	ldd	r24, Z+2	; 0x02
    3c98:	93 81       	ldd	r25, Z+3	; 0x03
    3c9a:	0a c0       	rjmp	.+20     	; 0x3cb0 <vfprintf+0x4ce>
    3c9c:	f2 e0       	ldi	r31, 0x02	; 2
    3c9e:	af 0e       	add	r10, r31
    3ca0:	b1 1c       	adc	r11, r1
    3ca2:	f6 01       	movw	r30, r12
    3ca4:	60 81       	ld	r22, Z
    3ca6:	71 81       	ldd	r23, Z+1	; 0x01
    3ca8:	07 2e       	mov	r0, r23
    3caa:	00 0c       	add	r0, r0
    3cac:	88 0b       	sbc	r24, r24
    3cae:	99 0b       	sbc	r25, r25
    3cb0:	f9 2d       	mov	r31, r9
    3cb2:	ff 76       	andi	r31, 0x6F	; 111
    3cb4:	9f 2e       	mov	r9, r31
    3cb6:	97 ff       	sbrs	r25, 7
    3cb8:	09 c0       	rjmp	.+18     	; 0x3ccc <vfprintf+0x4ea>
    3cba:	90 95       	com	r25
    3cbc:	80 95       	com	r24
    3cbe:	70 95       	com	r23
    3cc0:	61 95       	neg	r22
    3cc2:	7f 4f       	sbci	r23, 0xFF	; 255
    3cc4:	8f 4f       	sbci	r24, 0xFF	; 255
    3cc6:	9f 4f       	sbci	r25, 0xFF	; 255
    3cc8:	f0 68       	ori	r31, 0x80	; 128
    3cca:	9f 2e       	mov	r9, r31
    3ccc:	2a e0       	ldi	r18, 0x0A	; 10
    3cce:	30 e0       	ldi	r19, 0x00	; 0
    3cd0:	a3 01       	movw	r20, r6
    3cd2:	11 d4       	rcall	.+2082   	; 0x44f6 <__ultoa_invert>
    3cd4:	c8 2e       	mov	r12, r24
    3cd6:	c6 18       	sub	r12, r6
    3cd8:	3e c0       	rjmp	.+124    	; 0x3d56 <vfprintf+0x574>
    3cda:	09 2d       	mov	r16, r9
    3cdc:	85 37       	cpi	r24, 0x75	; 117
    3cde:	21 f4       	brne	.+8      	; 0x3ce8 <vfprintf+0x506>
    3ce0:	0f 7e       	andi	r16, 0xEF	; 239
    3ce2:	2a e0       	ldi	r18, 0x0A	; 10
    3ce4:	30 e0       	ldi	r19, 0x00	; 0
    3ce6:	1d c0       	rjmp	.+58     	; 0x3d22 <vfprintf+0x540>
    3ce8:	09 7f       	andi	r16, 0xF9	; 249
    3cea:	8f 36       	cpi	r24, 0x6F	; 111
    3cec:	91 f0       	breq	.+36     	; 0x3d12 <vfprintf+0x530>
    3cee:	18 f4       	brcc	.+6      	; 0x3cf6 <vfprintf+0x514>
    3cf0:	88 35       	cpi	r24, 0x58	; 88
    3cf2:	59 f0       	breq	.+22     	; 0x3d0a <vfprintf+0x528>
    3cf4:	bc c0       	rjmp	.+376    	; 0x3e6e <vfprintf+0x68c>
    3cf6:	80 37       	cpi	r24, 0x70	; 112
    3cf8:	19 f0       	breq	.+6      	; 0x3d00 <vfprintf+0x51e>
    3cfa:	88 37       	cpi	r24, 0x78	; 120
    3cfc:	11 f0       	breq	.+4      	; 0x3d02 <vfprintf+0x520>
    3cfe:	b7 c0       	rjmp	.+366    	; 0x3e6e <vfprintf+0x68c>
    3d00:	00 61       	ori	r16, 0x10	; 16
    3d02:	04 ff       	sbrs	r16, 4
    3d04:	09 c0       	rjmp	.+18     	; 0x3d18 <vfprintf+0x536>
    3d06:	04 60       	ori	r16, 0x04	; 4
    3d08:	07 c0       	rjmp	.+14     	; 0x3d18 <vfprintf+0x536>
    3d0a:	94 fe       	sbrs	r9, 4
    3d0c:	08 c0       	rjmp	.+16     	; 0x3d1e <vfprintf+0x53c>
    3d0e:	06 60       	ori	r16, 0x06	; 6
    3d10:	06 c0       	rjmp	.+12     	; 0x3d1e <vfprintf+0x53c>
    3d12:	28 e0       	ldi	r18, 0x08	; 8
    3d14:	30 e0       	ldi	r19, 0x00	; 0
    3d16:	05 c0       	rjmp	.+10     	; 0x3d22 <vfprintf+0x540>
    3d18:	20 e1       	ldi	r18, 0x10	; 16
    3d1a:	30 e0       	ldi	r19, 0x00	; 0
    3d1c:	02 c0       	rjmp	.+4      	; 0x3d22 <vfprintf+0x540>
    3d1e:	20 e1       	ldi	r18, 0x10	; 16
    3d20:	32 e0       	ldi	r19, 0x02	; 2
    3d22:	56 01       	movw	r10, r12
    3d24:	07 ff       	sbrs	r16, 7
    3d26:	09 c0       	rjmp	.+18     	; 0x3d3a <vfprintf+0x558>
    3d28:	84 e0       	ldi	r24, 0x04	; 4
    3d2a:	a8 0e       	add	r10, r24
    3d2c:	b1 1c       	adc	r11, r1
    3d2e:	f6 01       	movw	r30, r12
    3d30:	60 81       	ld	r22, Z
    3d32:	71 81       	ldd	r23, Z+1	; 0x01
    3d34:	82 81       	ldd	r24, Z+2	; 0x02
    3d36:	93 81       	ldd	r25, Z+3	; 0x03
    3d38:	08 c0       	rjmp	.+16     	; 0x3d4a <vfprintf+0x568>
    3d3a:	f2 e0       	ldi	r31, 0x02	; 2
    3d3c:	af 0e       	add	r10, r31
    3d3e:	b1 1c       	adc	r11, r1
    3d40:	f6 01       	movw	r30, r12
    3d42:	60 81       	ld	r22, Z
    3d44:	71 81       	ldd	r23, Z+1	; 0x01
    3d46:	80 e0       	ldi	r24, 0x00	; 0
    3d48:	90 e0       	ldi	r25, 0x00	; 0
    3d4a:	a3 01       	movw	r20, r6
    3d4c:	d4 d3       	rcall	.+1960   	; 0x44f6 <__ultoa_invert>
    3d4e:	c8 2e       	mov	r12, r24
    3d50:	c6 18       	sub	r12, r6
    3d52:	0f 77       	andi	r16, 0x7F	; 127
    3d54:	90 2e       	mov	r9, r16
    3d56:	96 fe       	sbrs	r9, 6
    3d58:	0b c0       	rjmp	.+22     	; 0x3d70 <vfprintf+0x58e>
    3d5a:	09 2d       	mov	r16, r9
    3d5c:	0e 7f       	andi	r16, 0xFE	; 254
    3d5e:	c1 16       	cp	r12, r17
    3d60:	50 f4       	brcc	.+20     	; 0x3d76 <vfprintf+0x594>
    3d62:	94 fe       	sbrs	r9, 4
    3d64:	0a c0       	rjmp	.+20     	; 0x3d7a <vfprintf+0x598>
    3d66:	92 fc       	sbrc	r9, 2
    3d68:	08 c0       	rjmp	.+16     	; 0x3d7a <vfprintf+0x598>
    3d6a:	09 2d       	mov	r16, r9
    3d6c:	0e 7e       	andi	r16, 0xEE	; 238
    3d6e:	05 c0       	rjmp	.+10     	; 0x3d7a <vfprintf+0x598>
    3d70:	dc 2c       	mov	r13, r12
    3d72:	09 2d       	mov	r16, r9
    3d74:	03 c0       	rjmp	.+6      	; 0x3d7c <vfprintf+0x59a>
    3d76:	dc 2c       	mov	r13, r12
    3d78:	01 c0       	rjmp	.+2      	; 0x3d7c <vfprintf+0x59a>
    3d7a:	d1 2e       	mov	r13, r17
    3d7c:	04 ff       	sbrs	r16, 4
    3d7e:	0d c0       	rjmp	.+26     	; 0x3d9a <vfprintf+0x5b8>
    3d80:	fe 01       	movw	r30, r28
    3d82:	ec 0d       	add	r30, r12
    3d84:	f1 1d       	adc	r31, r1
    3d86:	80 81       	ld	r24, Z
    3d88:	80 33       	cpi	r24, 0x30	; 48
    3d8a:	11 f4       	brne	.+4      	; 0x3d90 <vfprintf+0x5ae>
    3d8c:	09 7e       	andi	r16, 0xE9	; 233
    3d8e:	09 c0       	rjmp	.+18     	; 0x3da2 <vfprintf+0x5c0>
    3d90:	02 ff       	sbrs	r16, 2
    3d92:	06 c0       	rjmp	.+12     	; 0x3da0 <vfprintf+0x5be>
    3d94:	d3 94       	inc	r13
    3d96:	d3 94       	inc	r13
    3d98:	04 c0       	rjmp	.+8      	; 0x3da2 <vfprintf+0x5c0>
    3d9a:	80 2f       	mov	r24, r16
    3d9c:	86 78       	andi	r24, 0x86	; 134
    3d9e:	09 f0       	breq	.+2      	; 0x3da2 <vfprintf+0x5c0>
    3da0:	d3 94       	inc	r13
    3da2:	03 fd       	sbrc	r16, 3
    3da4:	10 c0       	rjmp	.+32     	; 0x3dc6 <vfprintf+0x5e4>
    3da6:	00 ff       	sbrs	r16, 0
    3da8:	06 c0       	rjmp	.+12     	; 0x3db6 <vfprintf+0x5d4>
    3daa:	1c 2d       	mov	r17, r12
    3dac:	d5 14       	cp	r13, r5
    3dae:	78 f4       	brcc	.+30     	; 0x3dce <vfprintf+0x5ec>
    3db0:	15 0d       	add	r17, r5
    3db2:	1d 19       	sub	r17, r13
    3db4:	0c c0       	rjmp	.+24     	; 0x3dce <vfprintf+0x5ec>
    3db6:	d5 14       	cp	r13, r5
    3db8:	50 f4       	brcc	.+20     	; 0x3dce <vfprintf+0x5ec>
    3dba:	b7 01       	movw	r22, r14
    3dbc:	80 e2       	ldi	r24, 0x20	; 32
    3dbe:	90 e0       	ldi	r25, 0x00	; 0
    3dc0:	d1 d2       	rcall	.+1442   	; 0x4364 <fputc>
    3dc2:	d3 94       	inc	r13
    3dc4:	f8 cf       	rjmp	.-16     	; 0x3db6 <vfprintf+0x5d4>
    3dc6:	d5 14       	cp	r13, r5
    3dc8:	10 f4       	brcc	.+4      	; 0x3dce <vfprintf+0x5ec>
    3dca:	5d 18       	sub	r5, r13
    3dcc:	01 c0       	rjmp	.+2      	; 0x3dd0 <vfprintf+0x5ee>
    3dce:	51 2c       	mov	r5, r1
    3dd0:	04 ff       	sbrs	r16, 4
    3dd2:	0f c0       	rjmp	.+30     	; 0x3df2 <vfprintf+0x610>
    3dd4:	b7 01       	movw	r22, r14
    3dd6:	80 e3       	ldi	r24, 0x30	; 48
    3dd8:	90 e0       	ldi	r25, 0x00	; 0
    3dda:	c4 d2       	rcall	.+1416   	; 0x4364 <fputc>
    3ddc:	02 ff       	sbrs	r16, 2
    3dde:	16 c0       	rjmp	.+44     	; 0x3e0c <vfprintf+0x62a>
    3de0:	01 fd       	sbrc	r16, 1
    3de2:	03 c0       	rjmp	.+6      	; 0x3dea <vfprintf+0x608>
    3de4:	88 e7       	ldi	r24, 0x78	; 120
    3de6:	90 e0       	ldi	r25, 0x00	; 0
    3de8:	02 c0       	rjmp	.+4      	; 0x3dee <vfprintf+0x60c>
    3dea:	88 e5       	ldi	r24, 0x58	; 88
    3dec:	90 e0       	ldi	r25, 0x00	; 0
    3dee:	b7 01       	movw	r22, r14
    3df0:	0c c0       	rjmp	.+24     	; 0x3e0a <vfprintf+0x628>
    3df2:	80 2f       	mov	r24, r16
    3df4:	86 78       	andi	r24, 0x86	; 134
    3df6:	51 f0       	breq	.+20     	; 0x3e0c <vfprintf+0x62a>
    3df8:	01 ff       	sbrs	r16, 1
    3dfa:	02 c0       	rjmp	.+4      	; 0x3e00 <vfprintf+0x61e>
    3dfc:	8b e2       	ldi	r24, 0x2B	; 43
    3dfe:	01 c0       	rjmp	.+2      	; 0x3e02 <vfprintf+0x620>
    3e00:	80 e2       	ldi	r24, 0x20	; 32
    3e02:	07 fd       	sbrc	r16, 7
    3e04:	8d e2       	ldi	r24, 0x2D	; 45
    3e06:	b7 01       	movw	r22, r14
    3e08:	90 e0       	ldi	r25, 0x00	; 0
    3e0a:	ac d2       	rcall	.+1368   	; 0x4364 <fputc>
    3e0c:	c1 16       	cp	r12, r17
    3e0e:	30 f4       	brcc	.+12     	; 0x3e1c <vfprintf+0x63a>
    3e10:	b7 01       	movw	r22, r14
    3e12:	80 e3       	ldi	r24, 0x30	; 48
    3e14:	90 e0       	ldi	r25, 0x00	; 0
    3e16:	a6 d2       	rcall	.+1356   	; 0x4364 <fputc>
    3e18:	11 50       	subi	r17, 0x01	; 1
    3e1a:	f8 cf       	rjmp	.-16     	; 0x3e0c <vfprintf+0x62a>
    3e1c:	ca 94       	dec	r12
    3e1e:	f3 01       	movw	r30, r6
    3e20:	ec 0d       	add	r30, r12
    3e22:	f1 1d       	adc	r31, r1
    3e24:	80 81       	ld	r24, Z
    3e26:	b7 01       	movw	r22, r14
    3e28:	90 e0       	ldi	r25, 0x00	; 0
    3e2a:	9c d2       	rcall	.+1336   	; 0x4364 <fputc>
    3e2c:	c1 10       	cpse	r12, r1
    3e2e:	f6 cf       	rjmp	.-20     	; 0x3e1c <vfprintf+0x63a>
    3e30:	15 c0       	rjmp	.+42     	; 0x3e5c <vfprintf+0x67a>
    3e32:	f4 e0       	ldi	r31, 0x04	; 4
    3e34:	f5 15       	cp	r31, r5
    3e36:	50 f5       	brcc	.+84     	; 0x3e8c <vfprintf+0x6aa>
    3e38:	84 e0       	ldi	r24, 0x04	; 4
    3e3a:	58 1a       	sub	r5, r24
    3e3c:	93 fe       	sbrs	r9, 3
    3e3e:	1e c0       	rjmp	.+60     	; 0x3e7c <vfprintf+0x69a>
    3e40:	01 11       	cpse	r16, r1
    3e42:	25 c0       	rjmp	.+74     	; 0x3e8e <vfprintf+0x6ac>
    3e44:	2c 85       	ldd	r18, Y+12	; 0x0c
    3e46:	23 ff       	sbrs	r18, 3
    3e48:	27 c0       	rjmp	.+78     	; 0x3e98 <vfprintf+0x6b6>
    3e4a:	0c ef       	ldi	r16, 0xFC	; 252
    3e4c:	12 e0       	ldi	r17, 0x02	; 2
    3e4e:	39 2d       	mov	r19, r9
    3e50:	30 71       	andi	r19, 0x10	; 16
    3e52:	93 2e       	mov	r9, r19
    3e54:	f8 01       	movw	r30, r16
    3e56:	84 91       	lpm	r24, Z
    3e58:	81 11       	cpse	r24, r1
    3e5a:	21 c0       	rjmp	.+66     	; 0x3e9e <vfprintf+0x6bc>
    3e5c:	55 20       	and	r5, r5
    3e5e:	09 f4       	brne	.+2      	; 0x3e62 <vfprintf+0x680>
    3e60:	fc cc       	rjmp	.-1544   	; 0x385a <vfprintf+0x78>
    3e62:	b7 01       	movw	r22, r14
    3e64:	80 e2       	ldi	r24, 0x20	; 32
    3e66:	90 e0       	ldi	r25, 0x00	; 0
    3e68:	7d d2       	rcall	.+1274   	; 0x4364 <fputc>
    3e6a:	5a 94       	dec	r5
    3e6c:	f7 cf       	rjmp	.-18     	; 0x3e5c <vfprintf+0x67a>
    3e6e:	f7 01       	movw	r30, r14
    3e70:	86 81       	ldd	r24, Z+6	; 0x06
    3e72:	97 81       	ldd	r25, Z+7	; 0x07
    3e74:	23 c0       	rjmp	.+70     	; 0x3ebc <vfprintf+0x6da>
    3e76:	8f ef       	ldi	r24, 0xFF	; 255
    3e78:	9f ef       	ldi	r25, 0xFF	; 255
    3e7a:	20 c0       	rjmp	.+64     	; 0x3ebc <vfprintf+0x6da>
    3e7c:	b7 01       	movw	r22, r14
    3e7e:	80 e2       	ldi	r24, 0x20	; 32
    3e80:	90 e0       	ldi	r25, 0x00	; 0
    3e82:	70 d2       	rcall	.+1248   	; 0x4364 <fputc>
    3e84:	5a 94       	dec	r5
    3e86:	51 10       	cpse	r5, r1
    3e88:	f9 cf       	rjmp	.-14     	; 0x3e7c <vfprintf+0x69a>
    3e8a:	da cf       	rjmp	.-76     	; 0x3e40 <vfprintf+0x65e>
    3e8c:	51 2c       	mov	r5, r1
    3e8e:	b7 01       	movw	r22, r14
    3e90:	80 2f       	mov	r24, r16
    3e92:	90 e0       	ldi	r25, 0x00	; 0
    3e94:	67 d2       	rcall	.+1230   	; 0x4364 <fputc>
    3e96:	d6 cf       	rjmp	.-84     	; 0x3e44 <vfprintf+0x662>
    3e98:	00 e0       	ldi	r16, 0x00	; 0
    3e9a:	13 e0       	ldi	r17, 0x03	; 3
    3e9c:	d8 cf       	rjmp	.-80     	; 0x3e4e <vfprintf+0x66c>
    3e9e:	91 10       	cpse	r9, r1
    3ea0:	80 52       	subi	r24, 0x20	; 32
    3ea2:	b7 01       	movw	r22, r14
    3ea4:	90 e0       	ldi	r25, 0x00	; 0
    3ea6:	5e d2       	rcall	.+1212   	; 0x4364 <fputc>
    3ea8:	0f 5f       	subi	r16, 0xFF	; 255
    3eaa:	1f 4f       	sbci	r17, 0xFF	; 255
    3eac:	d3 cf       	rjmp	.-90     	; 0x3e54 <vfprintf+0x672>
    3eae:	23 e0       	ldi	r18, 0x03	; 3
    3eb0:	25 15       	cp	r18, r5
    3eb2:	10 f4       	brcc	.+4      	; 0x3eb8 <vfprintf+0x6d6>
    3eb4:	83 e0       	ldi	r24, 0x03	; 3
    3eb6:	c1 cf       	rjmp	.-126    	; 0x3e3a <vfprintf+0x658>
    3eb8:	51 2c       	mov	r5, r1
    3eba:	c4 cf       	rjmp	.-120    	; 0x3e44 <vfprintf+0x662>
    3ebc:	60 96       	adiw	r28, 0x10	; 16
    3ebe:	cd bf       	out	0x3d, r28	; 61
    3ec0:	de bf       	out	0x3e, r29	; 62
    3ec2:	df 91       	pop	r29
    3ec4:	cf 91       	pop	r28
    3ec6:	1f 91       	pop	r17
    3ec8:	0f 91       	pop	r16
    3eca:	ff 90       	pop	r15
    3ecc:	ef 90       	pop	r14
    3ece:	df 90       	pop	r13
    3ed0:	cf 90       	pop	r12
    3ed2:	bf 90       	pop	r11
    3ed4:	af 90       	pop	r10
    3ed6:	9f 90       	pop	r9
    3ed8:	8f 90       	pop	r8
    3eda:	7f 90       	pop	r7
    3edc:	6f 90       	pop	r6
    3ede:	5f 90       	pop	r5
    3ee0:	4f 90       	pop	r4
    3ee2:	3f 90       	pop	r3
    3ee4:	2f 90       	pop	r2
    3ee6:	08 95       	ret

00003ee8 <__udivmodsi4>:
    3ee8:	a1 e2       	ldi	r26, 0x21	; 33
    3eea:	1a 2e       	mov	r1, r26
    3eec:	aa 1b       	sub	r26, r26
    3eee:	bb 1b       	sub	r27, r27
    3ef0:	fd 01       	movw	r30, r26
    3ef2:	0d c0       	rjmp	.+26     	; 0x3f0e <__udivmodsi4_ep>

00003ef4 <__udivmodsi4_loop>:
    3ef4:	aa 1f       	adc	r26, r26
    3ef6:	bb 1f       	adc	r27, r27
    3ef8:	ee 1f       	adc	r30, r30
    3efa:	ff 1f       	adc	r31, r31
    3efc:	a2 17       	cp	r26, r18
    3efe:	b3 07       	cpc	r27, r19
    3f00:	e4 07       	cpc	r30, r20
    3f02:	f5 07       	cpc	r31, r21
    3f04:	20 f0       	brcs	.+8      	; 0x3f0e <__udivmodsi4_ep>
    3f06:	a2 1b       	sub	r26, r18
    3f08:	b3 0b       	sbc	r27, r19
    3f0a:	e4 0b       	sbc	r30, r20
    3f0c:	f5 0b       	sbc	r31, r21

00003f0e <__udivmodsi4_ep>:
    3f0e:	66 1f       	adc	r22, r22
    3f10:	77 1f       	adc	r23, r23
    3f12:	88 1f       	adc	r24, r24
    3f14:	99 1f       	adc	r25, r25
    3f16:	1a 94       	dec	r1
    3f18:	69 f7       	brne	.-38     	; 0x3ef4 <__udivmodsi4_loop>
    3f1a:	60 95       	com	r22
    3f1c:	70 95       	com	r23
    3f1e:	80 95       	com	r24
    3f20:	90 95       	com	r25
    3f22:	9b 01       	movw	r18, r22
    3f24:	ac 01       	movw	r20, r24
    3f26:	bd 01       	movw	r22, r26
    3f28:	cf 01       	movw	r24, r30
    3f2a:	08 95       	ret

00003f2c <__divmodsi4>:
    3f2c:	05 2e       	mov	r0, r21
    3f2e:	97 fb       	bst	r25, 7
    3f30:	16 f4       	brtc	.+4      	; 0x3f36 <__divmodsi4+0xa>
    3f32:	00 94       	com	r0
    3f34:	0f d0       	rcall	.+30     	; 0x3f54 <__negsi2>
    3f36:	57 fd       	sbrc	r21, 7
    3f38:	05 d0       	rcall	.+10     	; 0x3f44 <__divmodsi4_neg2>
    3f3a:	d6 df       	rcall	.-84     	; 0x3ee8 <__udivmodsi4>
    3f3c:	07 fc       	sbrc	r0, 7
    3f3e:	02 d0       	rcall	.+4      	; 0x3f44 <__divmodsi4_neg2>
    3f40:	46 f4       	brtc	.+16     	; 0x3f52 <__divmodsi4_exit>
    3f42:	08 c0       	rjmp	.+16     	; 0x3f54 <__negsi2>

00003f44 <__divmodsi4_neg2>:
    3f44:	50 95       	com	r21
    3f46:	40 95       	com	r20
    3f48:	30 95       	com	r19
    3f4a:	21 95       	neg	r18
    3f4c:	3f 4f       	sbci	r19, 0xFF	; 255
    3f4e:	4f 4f       	sbci	r20, 0xFF	; 255
    3f50:	5f 4f       	sbci	r21, 0xFF	; 255

00003f52 <__divmodsi4_exit>:
    3f52:	08 95       	ret

00003f54 <__negsi2>:
    3f54:	90 95       	com	r25
    3f56:	80 95       	com	r24
    3f58:	70 95       	com	r23
    3f5a:	61 95       	neg	r22
    3f5c:	7f 4f       	sbci	r23, 0xFF	; 255
    3f5e:	8f 4f       	sbci	r24, 0xFF	; 255
    3f60:	9f 4f       	sbci	r25, 0xFF	; 255
    3f62:	08 95       	ret

00003f64 <__tablejump2__>:
    3f64:	ee 0f       	add	r30, r30
    3f66:	ff 1f       	adc	r31, r31
    3f68:	88 1f       	adc	r24, r24
    3f6a:	8b bf       	out	0x3b, r24	; 59
    3f6c:	07 90       	elpm	r0, Z+
    3f6e:	f6 91       	elpm	r31, Z
    3f70:	e0 2d       	mov	r30, r0
    3f72:	1b be       	out	0x3b, r1	; 59
    3f74:	19 94       	eijmp

00003f76 <__muluhisi3>:
    3f76:	af d0       	rcall	.+350    	; 0x40d6 <__umulhisi3>
    3f78:	a5 9f       	mul	r26, r21
    3f7a:	90 0d       	add	r25, r0
    3f7c:	b4 9f       	mul	r27, r20
    3f7e:	90 0d       	add	r25, r0
    3f80:	a4 9f       	mul	r26, r20
    3f82:	80 0d       	add	r24, r0
    3f84:	91 1d       	adc	r25, r1
    3f86:	11 24       	eor	r1, r1
    3f88:	08 95       	ret

00003f8a <__muldi3>:
    3f8a:	df 93       	push	r29
    3f8c:	cf 93       	push	r28
    3f8e:	1f 93       	push	r17
    3f90:	0f 93       	push	r16
    3f92:	9a 9d       	mul	r25, r10
    3f94:	f0 2d       	mov	r31, r0
    3f96:	21 9f       	mul	r18, r17
    3f98:	f0 0d       	add	r31, r0
    3f9a:	8b 9d       	mul	r24, r11
    3f9c:	f0 0d       	add	r31, r0
    3f9e:	8a 9d       	mul	r24, r10
    3fa0:	e0 2d       	mov	r30, r0
    3fa2:	f1 0d       	add	r31, r1
    3fa4:	03 9f       	mul	r16, r19
    3fa6:	f0 0d       	add	r31, r0
    3fa8:	02 9f       	mul	r16, r18
    3faa:	e0 0d       	add	r30, r0
    3fac:	f1 1d       	adc	r31, r1
    3fae:	4e 9d       	mul	r20, r14
    3fb0:	e0 0d       	add	r30, r0
    3fb2:	f1 1d       	adc	r31, r1
    3fb4:	5e 9d       	mul	r21, r14
    3fb6:	f0 0d       	add	r31, r0
    3fb8:	4f 9d       	mul	r20, r15
    3fba:	f0 0d       	add	r31, r0
    3fbc:	7f 93       	push	r23
    3fbe:	6f 93       	push	r22
    3fc0:	bf 92       	push	r11
    3fc2:	af 92       	push	r10
    3fc4:	5f 93       	push	r21
    3fc6:	4f 93       	push	r20
    3fc8:	d5 01       	movw	r26, r10
    3fca:	85 d0       	rcall	.+266    	; 0x40d6 <__umulhisi3>
    3fcc:	8b 01       	movw	r16, r22
    3fce:	ac 01       	movw	r20, r24
    3fd0:	d7 01       	movw	r26, r14
    3fd2:	81 d0       	rcall	.+258    	; 0x40d6 <__umulhisi3>
    3fd4:	eb 01       	movw	r28, r22
    3fd6:	e8 0f       	add	r30, r24
    3fd8:	f9 1f       	adc	r31, r25
    3fda:	d6 01       	movw	r26, r12
    3fdc:	1f d0       	rcall	.+62     	; 0x401c <__muldi3_6>
    3fde:	2f 91       	pop	r18
    3fe0:	3f 91       	pop	r19
    3fe2:	d6 01       	movw	r26, r12
    3fe4:	78 d0       	rcall	.+240    	; 0x40d6 <__umulhisi3>
    3fe6:	c6 0f       	add	r28, r22
    3fe8:	d7 1f       	adc	r29, r23
    3fea:	e8 1f       	adc	r30, r24
    3fec:	f9 1f       	adc	r31, r25
    3fee:	af 91       	pop	r26
    3ff0:	bf 91       	pop	r27
    3ff2:	14 d0       	rcall	.+40     	; 0x401c <__muldi3_6>
    3ff4:	2f 91       	pop	r18
    3ff6:	3f 91       	pop	r19
    3ff8:	6e d0       	rcall	.+220    	; 0x40d6 <__umulhisi3>
    3ffa:	c6 0f       	add	r28, r22
    3ffc:	d7 1f       	adc	r29, r23
    3ffe:	e8 1f       	adc	r30, r24
    4000:	f9 1f       	adc	r31, r25
    4002:	d6 01       	movw	r26, r12
    4004:	68 d0       	rcall	.+208    	; 0x40d6 <__umulhisi3>
    4006:	e6 0f       	add	r30, r22
    4008:	f7 1f       	adc	r31, r23
    400a:	98 01       	movw	r18, r16
    400c:	be 01       	movw	r22, r28
    400e:	cf 01       	movw	r24, r30
    4010:	11 24       	eor	r1, r1
    4012:	0f 91       	pop	r16
    4014:	1f 91       	pop	r17
    4016:	cf 91       	pop	r28
    4018:	df 91       	pop	r29
    401a:	08 95       	ret

0000401c <__muldi3_6>:
    401c:	5c d0       	rcall	.+184    	; 0x40d6 <__umulhisi3>
    401e:	46 0f       	add	r20, r22
    4020:	57 1f       	adc	r21, r23
    4022:	c8 1f       	adc	r28, r24
    4024:	d9 1f       	adc	r29, r25
    4026:	08 f4       	brcc	.+2      	; 0x402a <__muldi3_6+0xe>
    4028:	31 96       	adiw	r30, 0x01	; 1
    402a:	08 95       	ret

0000402c <__ashldi3>:
    402c:	0f 93       	push	r16
    402e:	08 30       	cpi	r16, 0x08	; 8
    4030:	90 f0       	brcs	.+36     	; 0x4056 <__ashldi3+0x2a>
    4032:	98 2f       	mov	r25, r24
    4034:	87 2f       	mov	r24, r23
    4036:	76 2f       	mov	r23, r22
    4038:	65 2f       	mov	r22, r21
    403a:	54 2f       	mov	r21, r20
    403c:	43 2f       	mov	r20, r19
    403e:	32 2f       	mov	r19, r18
    4040:	22 27       	eor	r18, r18
    4042:	08 50       	subi	r16, 0x08	; 8
    4044:	f4 cf       	rjmp	.-24     	; 0x402e <__ashldi3+0x2>
    4046:	22 0f       	add	r18, r18
    4048:	33 1f       	adc	r19, r19
    404a:	44 1f       	adc	r20, r20
    404c:	55 1f       	adc	r21, r21
    404e:	66 1f       	adc	r22, r22
    4050:	77 1f       	adc	r23, r23
    4052:	88 1f       	adc	r24, r24
    4054:	99 1f       	adc	r25, r25
    4056:	0a 95       	dec	r16
    4058:	b2 f7       	brpl	.-20     	; 0x4046 <__ashldi3+0x1a>
    405a:	0f 91       	pop	r16
    405c:	08 95       	ret

0000405e <__ashrdi3>:
    405e:	97 fb       	bst	r25, 7
    4060:	10 f8       	bld	r1, 0

00004062 <__lshrdi3>:
    4062:	16 94       	lsr	r1
    4064:	00 08       	sbc	r0, r0
    4066:	0f 93       	push	r16
    4068:	08 30       	cpi	r16, 0x08	; 8
    406a:	98 f0       	brcs	.+38     	; 0x4092 <__lshrdi3+0x30>
    406c:	08 50       	subi	r16, 0x08	; 8
    406e:	23 2f       	mov	r18, r19
    4070:	34 2f       	mov	r19, r20
    4072:	45 2f       	mov	r20, r21
    4074:	56 2f       	mov	r21, r22
    4076:	67 2f       	mov	r22, r23
    4078:	78 2f       	mov	r23, r24
    407a:	89 2f       	mov	r24, r25
    407c:	90 2d       	mov	r25, r0
    407e:	f4 cf       	rjmp	.-24     	; 0x4068 <__lshrdi3+0x6>
    4080:	05 94       	asr	r0
    4082:	97 95       	ror	r25
    4084:	87 95       	ror	r24
    4086:	77 95       	ror	r23
    4088:	67 95       	ror	r22
    408a:	57 95       	ror	r21
    408c:	47 95       	ror	r20
    408e:	37 95       	ror	r19
    4090:	27 95       	ror	r18
    4092:	0a 95       	dec	r16
    4094:	aa f7       	brpl	.-22     	; 0x4080 <__lshrdi3+0x1e>
    4096:	0f 91       	pop	r16
    4098:	08 95       	ret

0000409a <__adddi3>:
    409a:	2a 0d       	add	r18, r10
    409c:	3b 1d       	adc	r19, r11
    409e:	4c 1d       	adc	r20, r12
    40a0:	5d 1d       	adc	r21, r13
    40a2:	6e 1d       	adc	r22, r14
    40a4:	7f 1d       	adc	r23, r15
    40a6:	80 1f       	adc	r24, r16
    40a8:	91 1f       	adc	r25, r17
    40aa:	08 95       	ret

000040ac <__subdi3>:
    40ac:	2a 19       	sub	r18, r10
    40ae:	3b 09       	sbc	r19, r11
    40b0:	4c 09       	sbc	r20, r12
    40b2:	5d 09       	sbc	r21, r13
    40b4:	6e 09       	sbc	r22, r14
    40b6:	7f 09       	sbc	r23, r15
    40b8:	80 0b       	sbc	r24, r16
    40ba:	91 0b       	sbc	r25, r17
    40bc:	08 95       	ret

000040be <__cmpdi2_s8>:
    40be:	00 24       	eor	r0, r0
    40c0:	a7 fd       	sbrc	r26, 7
    40c2:	00 94       	com	r0
    40c4:	2a 17       	cp	r18, r26
    40c6:	30 05       	cpc	r19, r0
    40c8:	40 05       	cpc	r20, r0
    40ca:	50 05       	cpc	r21, r0
    40cc:	60 05       	cpc	r22, r0
    40ce:	70 05       	cpc	r23, r0
    40d0:	80 05       	cpc	r24, r0
    40d2:	90 05       	cpc	r25, r0
    40d4:	08 95       	ret

000040d6 <__umulhisi3>:
    40d6:	a2 9f       	mul	r26, r18
    40d8:	b0 01       	movw	r22, r0
    40da:	b3 9f       	mul	r27, r19
    40dc:	c0 01       	movw	r24, r0
    40de:	a3 9f       	mul	r26, r19
    40e0:	70 0d       	add	r23, r0
    40e2:	81 1d       	adc	r24, r1
    40e4:	11 24       	eor	r1, r1
    40e6:	91 1d       	adc	r25, r1
    40e8:	b2 9f       	mul	r27, r18
    40ea:	70 0d       	add	r23, r0
    40ec:	81 1d       	adc	r24, r1
    40ee:	11 24       	eor	r1, r1
    40f0:	91 1d       	adc	r25, r1
    40f2:	08 95       	ret

000040f4 <__ftoa_engine>:
    40f4:	28 30       	cpi	r18, 0x08	; 8
    40f6:	08 f0       	brcs	.+2      	; 0x40fa <__ftoa_engine+0x6>
    40f8:	27 e0       	ldi	r18, 0x07	; 7
    40fa:	33 27       	eor	r19, r19
    40fc:	da 01       	movw	r26, r20
    40fe:	99 0f       	add	r25, r25
    4100:	31 1d       	adc	r19, r1
    4102:	87 fd       	sbrc	r24, 7
    4104:	91 60       	ori	r25, 0x01	; 1
    4106:	00 96       	adiw	r24, 0x00	; 0
    4108:	61 05       	cpc	r22, r1
    410a:	71 05       	cpc	r23, r1
    410c:	39 f4       	brne	.+14     	; 0x411c <__ftoa_engine+0x28>
    410e:	32 60       	ori	r19, 0x02	; 2
    4110:	2e 5f       	subi	r18, 0xFE	; 254
    4112:	3d 93       	st	X+, r19
    4114:	30 e3       	ldi	r19, 0x30	; 48
    4116:	2a 95       	dec	r18
    4118:	e1 f7       	brne	.-8      	; 0x4112 <__ftoa_engine+0x1e>
    411a:	08 95       	ret
    411c:	9f 3f       	cpi	r25, 0xFF	; 255
    411e:	30 f0       	brcs	.+12     	; 0x412c <__ftoa_engine+0x38>
    4120:	80 38       	cpi	r24, 0x80	; 128
    4122:	71 05       	cpc	r23, r1
    4124:	61 05       	cpc	r22, r1
    4126:	09 f0       	breq	.+2      	; 0x412a <__ftoa_engine+0x36>
    4128:	3c 5f       	subi	r19, 0xFC	; 252
    412a:	3c 5f       	subi	r19, 0xFC	; 252
    412c:	3d 93       	st	X+, r19
    412e:	91 30       	cpi	r25, 0x01	; 1
    4130:	08 f0       	brcs	.+2      	; 0x4134 <__ftoa_engine+0x40>
    4132:	80 68       	ori	r24, 0x80	; 128
    4134:	91 1d       	adc	r25, r1
    4136:	df 93       	push	r29
    4138:	cf 93       	push	r28
    413a:	1f 93       	push	r17
    413c:	0f 93       	push	r16
    413e:	ff 92       	push	r15
    4140:	ef 92       	push	r14
    4142:	19 2f       	mov	r17, r25
    4144:	98 7f       	andi	r25, 0xF8	; 248
    4146:	96 95       	lsr	r25
    4148:	e9 2f       	mov	r30, r25
    414a:	96 95       	lsr	r25
    414c:	96 95       	lsr	r25
    414e:	e9 0f       	add	r30, r25
    4150:	ff 27       	eor	r31, r31
    4152:	e2 5a       	subi	r30, 0xA2	; 162
    4154:	fc 4f       	sbci	r31, 0xFC	; 252
    4156:	99 27       	eor	r25, r25
    4158:	33 27       	eor	r19, r19
    415a:	ee 24       	eor	r14, r14
    415c:	ff 24       	eor	r15, r15
    415e:	a7 01       	movw	r20, r14
    4160:	e7 01       	movw	r28, r14
    4162:	05 90       	lpm	r0, Z+
    4164:	08 94       	sec
    4166:	07 94       	ror	r0
    4168:	28 f4       	brcc	.+10     	; 0x4174 <__ftoa_engine+0x80>
    416a:	36 0f       	add	r19, r22
    416c:	e7 1e       	adc	r14, r23
    416e:	f8 1e       	adc	r15, r24
    4170:	49 1f       	adc	r20, r25
    4172:	51 1d       	adc	r21, r1
    4174:	66 0f       	add	r22, r22
    4176:	77 1f       	adc	r23, r23
    4178:	88 1f       	adc	r24, r24
    417a:	99 1f       	adc	r25, r25
    417c:	06 94       	lsr	r0
    417e:	a1 f7       	brne	.-24     	; 0x4168 <__ftoa_engine+0x74>
    4180:	05 90       	lpm	r0, Z+
    4182:	07 94       	ror	r0
    4184:	28 f4       	brcc	.+10     	; 0x4190 <__ftoa_engine+0x9c>
    4186:	e7 0e       	add	r14, r23
    4188:	f8 1e       	adc	r15, r24
    418a:	49 1f       	adc	r20, r25
    418c:	56 1f       	adc	r21, r22
    418e:	c1 1d       	adc	r28, r1
    4190:	77 0f       	add	r23, r23
    4192:	88 1f       	adc	r24, r24
    4194:	99 1f       	adc	r25, r25
    4196:	66 1f       	adc	r22, r22
    4198:	06 94       	lsr	r0
    419a:	a1 f7       	brne	.-24     	; 0x4184 <__ftoa_engine+0x90>
    419c:	05 90       	lpm	r0, Z+
    419e:	07 94       	ror	r0
    41a0:	28 f4       	brcc	.+10     	; 0x41ac <__ftoa_engine+0xb8>
    41a2:	f8 0e       	add	r15, r24
    41a4:	49 1f       	adc	r20, r25
    41a6:	56 1f       	adc	r21, r22
    41a8:	c7 1f       	adc	r28, r23
    41aa:	d1 1d       	adc	r29, r1
    41ac:	88 0f       	add	r24, r24
    41ae:	99 1f       	adc	r25, r25
    41b0:	66 1f       	adc	r22, r22
    41b2:	77 1f       	adc	r23, r23
    41b4:	06 94       	lsr	r0
    41b6:	a1 f7       	brne	.-24     	; 0x41a0 <__ftoa_engine+0xac>
    41b8:	05 90       	lpm	r0, Z+
    41ba:	07 94       	ror	r0
    41bc:	20 f4       	brcc	.+8      	; 0x41c6 <__ftoa_engine+0xd2>
    41be:	49 0f       	add	r20, r25
    41c0:	56 1f       	adc	r21, r22
    41c2:	c7 1f       	adc	r28, r23
    41c4:	d8 1f       	adc	r29, r24
    41c6:	99 0f       	add	r25, r25
    41c8:	66 1f       	adc	r22, r22
    41ca:	77 1f       	adc	r23, r23
    41cc:	88 1f       	adc	r24, r24
    41ce:	06 94       	lsr	r0
    41d0:	a9 f7       	brne	.-22     	; 0x41bc <__ftoa_engine+0xc8>
    41d2:	84 91       	lpm	r24, Z
    41d4:	10 95       	com	r17
    41d6:	17 70       	andi	r17, 0x07	; 7
    41d8:	41 f0       	breq	.+16     	; 0x41ea <__ftoa_engine+0xf6>
    41da:	d6 95       	lsr	r29
    41dc:	c7 95       	ror	r28
    41de:	57 95       	ror	r21
    41e0:	47 95       	ror	r20
    41e2:	f7 94       	ror	r15
    41e4:	e7 94       	ror	r14
    41e6:	1a 95       	dec	r17
    41e8:	c1 f7       	brne	.-16     	; 0x41da <__ftoa_engine+0xe6>
    41ea:	e4 e0       	ldi	r30, 0x04	; 4
    41ec:	f3 e0       	ldi	r31, 0x03	; 3
    41ee:	68 94       	set
    41f0:	15 90       	lpm	r1, Z+
    41f2:	15 91       	lpm	r17, Z+
    41f4:	35 91       	lpm	r19, Z+
    41f6:	65 91       	lpm	r22, Z+
    41f8:	95 91       	lpm	r25, Z+
    41fa:	05 90       	lpm	r0, Z+
    41fc:	7f e2       	ldi	r23, 0x2F	; 47
    41fe:	73 95       	inc	r23
    4200:	e1 18       	sub	r14, r1
    4202:	f1 0a       	sbc	r15, r17
    4204:	43 0b       	sbc	r20, r19
    4206:	56 0b       	sbc	r21, r22
    4208:	c9 0b       	sbc	r28, r25
    420a:	d0 09       	sbc	r29, r0
    420c:	c0 f7       	brcc	.-16     	; 0x41fe <__ftoa_engine+0x10a>
    420e:	e1 0c       	add	r14, r1
    4210:	f1 1e       	adc	r15, r17
    4212:	43 1f       	adc	r20, r19
    4214:	56 1f       	adc	r21, r22
    4216:	c9 1f       	adc	r28, r25
    4218:	d0 1d       	adc	r29, r0
    421a:	7e f4       	brtc	.+30     	; 0x423a <__ftoa_engine+0x146>
    421c:	70 33       	cpi	r23, 0x30	; 48
    421e:	11 f4       	brne	.+4      	; 0x4224 <__ftoa_engine+0x130>
    4220:	8a 95       	dec	r24
    4222:	e6 cf       	rjmp	.-52     	; 0x41f0 <__ftoa_engine+0xfc>
    4224:	e8 94       	clt
    4226:	01 50       	subi	r16, 0x01	; 1
    4228:	30 f0       	brcs	.+12     	; 0x4236 <__ftoa_engine+0x142>
    422a:	08 0f       	add	r16, r24
    422c:	0a f4       	brpl	.+2      	; 0x4230 <__ftoa_engine+0x13c>
    422e:	00 27       	eor	r16, r16
    4230:	02 17       	cp	r16, r18
    4232:	08 f4       	brcc	.+2      	; 0x4236 <__ftoa_engine+0x142>
    4234:	20 2f       	mov	r18, r16
    4236:	23 95       	inc	r18
    4238:	02 2f       	mov	r16, r18
    423a:	7a 33       	cpi	r23, 0x3A	; 58
    423c:	28 f0       	brcs	.+10     	; 0x4248 <__ftoa_engine+0x154>
    423e:	79 e3       	ldi	r23, 0x39	; 57
    4240:	7d 93       	st	X+, r23
    4242:	2a 95       	dec	r18
    4244:	e9 f7       	brne	.-6      	; 0x4240 <__ftoa_engine+0x14c>
    4246:	10 c0       	rjmp	.+32     	; 0x4268 <__ftoa_engine+0x174>
    4248:	7d 93       	st	X+, r23
    424a:	2a 95       	dec	r18
    424c:	89 f6       	brne	.-94     	; 0x41f0 <__ftoa_engine+0xfc>
    424e:	06 94       	lsr	r0
    4250:	97 95       	ror	r25
    4252:	67 95       	ror	r22
    4254:	37 95       	ror	r19
    4256:	17 95       	ror	r17
    4258:	17 94       	ror	r1
    425a:	e1 18       	sub	r14, r1
    425c:	f1 0a       	sbc	r15, r17
    425e:	43 0b       	sbc	r20, r19
    4260:	56 0b       	sbc	r21, r22
    4262:	c9 0b       	sbc	r28, r25
    4264:	d0 09       	sbc	r29, r0
    4266:	98 f0       	brcs	.+38     	; 0x428e <__ftoa_engine+0x19a>
    4268:	23 95       	inc	r18
    426a:	7e 91       	ld	r23, -X
    426c:	73 95       	inc	r23
    426e:	7a 33       	cpi	r23, 0x3A	; 58
    4270:	08 f0       	brcs	.+2      	; 0x4274 <__ftoa_engine+0x180>
    4272:	70 e3       	ldi	r23, 0x30	; 48
    4274:	7c 93       	st	X, r23
    4276:	20 13       	cpse	r18, r16
    4278:	b8 f7       	brcc	.-18     	; 0x4268 <__ftoa_engine+0x174>
    427a:	7e 91       	ld	r23, -X
    427c:	70 61       	ori	r23, 0x10	; 16
    427e:	7d 93       	st	X+, r23
    4280:	30 f0       	brcs	.+12     	; 0x428e <__ftoa_engine+0x19a>
    4282:	83 95       	inc	r24
    4284:	71 e3       	ldi	r23, 0x31	; 49
    4286:	7d 93       	st	X+, r23
    4288:	70 e3       	ldi	r23, 0x30	; 48
    428a:	2a 95       	dec	r18
    428c:	e1 f7       	brne	.-8      	; 0x4286 <__ftoa_engine+0x192>
    428e:	11 24       	eor	r1, r1
    4290:	ef 90       	pop	r14
    4292:	ff 90       	pop	r15
    4294:	0f 91       	pop	r16
    4296:	1f 91       	pop	r17
    4298:	cf 91       	pop	r28
    429a:	df 91       	pop	r29
    429c:	99 27       	eor	r25, r25
    429e:	87 fd       	sbrc	r24, 7
    42a0:	90 95       	com	r25
    42a2:	08 95       	ret

000042a4 <strnlen_P>:
    42a4:	fc 01       	movw	r30, r24
    42a6:	05 90       	lpm	r0, Z+
    42a8:	61 50       	subi	r22, 0x01	; 1
    42aa:	70 40       	sbci	r23, 0x00	; 0
    42ac:	01 10       	cpse	r0, r1
    42ae:	d8 f7       	brcc	.-10     	; 0x42a6 <strnlen_P+0x2>
    42b0:	80 95       	com	r24
    42b2:	90 95       	com	r25
    42b4:	8e 0f       	add	r24, r30
    42b6:	9f 1f       	adc	r25, r31
    42b8:	08 95       	ret

000042ba <strnlen>:
    42ba:	fc 01       	movw	r30, r24
    42bc:	61 50       	subi	r22, 0x01	; 1
    42be:	70 40       	sbci	r23, 0x00	; 0
    42c0:	01 90       	ld	r0, Z+
    42c2:	01 10       	cpse	r0, r1
    42c4:	d8 f7       	brcc	.-10     	; 0x42bc <strnlen+0x2>
    42c6:	80 95       	com	r24
    42c8:	90 95       	com	r25
    42ca:	8e 0f       	add	r24, r30
    42cc:	9f 1f       	adc	r25, r31
    42ce:	08 95       	ret

000042d0 <fdevopen>:
    42d0:	0f 93       	push	r16
    42d2:	1f 93       	push	r17
    42d4:	cf 93       	push	r28
    42d6:	df 93       	push	r29
    42d8:	00 97       	sbiw	r24, 0x00	; 0
    42da:	31 f4       	brne	.+12     	; 0x42e8 <fdevopen+0x18>
    42dc:	61 15       	cp	r22, r1
    42de:	71 05       	cpc	r23, r1
    42e0:	19 f4       	brne	.+6      	; 0x42e8 <fdevopen+0x18>
    42e2:	80 e0       	ldi	r24, 0x00	; 0
    42e4:	90 e0       	ldi	r25, 0x00	; 0
    42e6:	39 c0       	rjmp	.+114    	; 0x435a <fdevopen+0x8a>
    42e8:	8b 01       	movw	r16, r22
    42ea:	ec 01       	movw	r28, r24
    42ec:	6e e0       	ldi	r22, 0x0E	; 14
    42ee:	70 e0       	ldi	r23, 0x00	; 0
    42f0:	81 e0       	ldi	r24, 0x01	; 1
    42f2:	90 e0       	ldi	r25, 0x00	; 0
    42f4:	5e d1       	rcall	.+700    	; 0x45b2 <calloc>
    42f6:	fc 01       	movw	r30, r24
    42f8:	89 2b       	or	r24, r25
    42fa:	99 f3       	breq	.-26     	; 0x42e2 <fdevopen+0x12>
    42fc:	80 e8       	ldi	r24, 0x80	; 128
    42fe:	83 83       	std	Z+3, r24	; 0x03
    4300:	01 15       	cp	r16, r1
    4302:	11 05       	cpc	r17, r1
    4304:	71 f0       	breq	.+28     	; 0x4322 <fdevopen+0x52>
    4306:	02 87       	std	Z+10, r16	; 0x0a
    4308:	13 87       	std	Z+11, r17	; 0x0b
    430a:	81 e8       	ldi	r24, 0x81	; 129
    430c:	83 83       	std	Z+3, r24	; 0x03
    430e:	80 91 ca 20 	lds	r24, 0x20CA	; 0x8020ca <__iob>
    4312:	90 91 cb 20 	lds	r25, 0x20CB	; 0x8020cb <__iob+0x1>
    4316:	89 2b       	or	r24, r25
    4318:	21 f4       	brne	.+8      	; 0x4322 <fdevopen+0x52>
    431a:	e0 93 ca 20 	sts	0x20CA, r30	; 0x8020ca <__iob>
    431e:	f0 93 cb 20 	sts	0x20CB, r31	; 0x8020cb <__iob+0x1>
    4322:	20 97       	sbiw	r28, 0x00	; 0
    4324:	c9 f0       	breq	.+50     	; 0x4358 <fdevopen+0x88>
    4326:	c0 87       	std	Z+8, r28	; 0x08
    4328:	d1 87       	std	Z+9, r29	; 0x09
    432a:	83 81       	ldd	r24, Z+3	; 0x03
    432c:	82 60       	ori	r24, 0x02	; 2
    432e:	83 83       	std	Z+3, r24	; 0x03
    4330:	80 91 cc 20 	lds	r24, 0x20CC	; 0x8020cc <__iob+0x2>
    4334:	90 91 cd 20 	lds	r25, 0x20CD	; 0x8020cd <__iob+0x3>
    4338:	89 2b       	or	r24, r25
    433a:	71 f4       	brne	.+28     	; 0x4358 <fdevopen+0x88>
    433c:	e0 93 cc 20 	sts	0x20CC, r30	; 0x8020cc <__iob+0x2>
    4340:	f0 93 cd 20 	sts	0x20CD, r31	; 0x8020cd <__iob+0x3>
    4344:	80 91 ce 20 	lds	r24, 0x20CE	; 0x8020ce <__iob+0x4>
    4348:	90 91 cf 20 	lds	r25, 0x20CF	; 0x8020cf <__iob+0x5>
    434c:	89 2b       	or	r24, r25
    434e:	21 f4       	brne	.+8      	; 0x4358 <fdevopen+0x88>
    4350:	e0 93 ce 20 	sts	0x20CE, r30	; 0x8020ce <__iob+0x4>
    4354:	f0 93 cf 20 	sts	0x20CF, r31	; 0x8020cf <__iob+0x5>
    4358:	cf 01       	movw	r24, r30
    435a:	df 91       	pop	r29
    435c:	cf 91       	pop	r28
    435e:	1f 91       	pop	r17
    4360:	0f 91       	pop	r16
    4362:	08 95       	ret

00004364 <fputc>:
    4364:	0f 93       	push	r16
    4366:	1f 93       	push	r17
    4368:	cf 93       	push	r28
    436a:	df 93       	push	r29
    436c:	fb 01       	movw	r30, r22
    436e:	23 81       	ldd	r18, Z+3	; 0x03
    4370:	21 fd       	sbrc	r18, 1
    4372:	03 c0       	rjmp	.+6      	; 0x437a <fputc+0x16>
    4374:	8f ef       	ldi	r24, 0xFF	; 255
    4376:	9f ef       	ldi	r25, 0xFF	; 255
    4378:	2c c0       	rjmp	.+88     	; 0x43d2 <fputc+0x6e>
    437a:	22 ff       	sbrs	r18, 2
    437c:	16 c0       	rjmp	.+44     	; 0x43aa <fputc+0x46>
    437e:	46 81       	ldd	r20, Z+6	; 0x06
    4380:	57 81       	ldd	r21, Z+7	; 0x07
    4382:	24 81       	ldd	r18, Z+4	; 0x04
    4384:	35 81       	ldd	r19, Z+5	; 0x05
    4386:	42 17       	cp	r20, r18
    4388:	53 07       	cpc	r21, r19
    438a:	44 f4       	brge	.+16     	; 0x439c <fputc+0x38>
    438c:	a0 81       	ld	r26, Z
    438e:	b1 81       	ldd	r27, Z+1	; 0x01
    4390:	9d 01       	movw	r18, r26
    4392:	2f 5f       	subi	r18, 0xFF	; 255
    4394:	3f 4f       	sbci	r19, 0xFF	; 255
    4396:	20 83       	st	Z, r18
    4398:	31 83       	std	Z+1, r19	; 0x01
    439a:	8c 93       	st	X, r24
    439c:	26 81       	ldd	r18, Z+6	; 0x06
    439e:	37 81       	ldd	r19, Z+7	; 0x07
    43a0:	2f 5f       	subi	r18, 0xFF	; 255
    43a2:	3f 4f       	sbci	r19, 0xFF	; 255
    43a4:	26 83       	std	Z+6, r18	; 0x06
    43a6:	37 83       	std	Z+7, r19	; 0x07
    43a8:	14 c0       	rjmp	.+40     	; 0x43d2 <fputc+0x6e>
    43aa:	8b 01       	movw	r16, r22
    43ac:	ec 01       	movw	r28, r24
    43ae:	fb 01       	movw	r30, r22
    43b0:	00 84       	ldd	r0, Z+8	; 0x08
    43b2:	f1 85       	ldd	r31, Z+9	; 0x09
    43b4:	e0 2d       	mov	r30, r0
    43b6:	19 95       	eicall
    43b8:	89 2b       	or	r24, r25
    43ba:	e1 f6       	brne	.-72     	; 0x4374 <fputc+0x10>
    43bc:	d8 01       	movw	r26, r16
    43be:	16 96       	adiw	r26, 0x06	; 6
    43c0:	8d 91       	ld	r24, X+
    43c2:	9c 91       	ld	r25, X
    43c4:	17 97       	sbiw	r26, 0x07	; 7
    43c6:	01 96       	adiw	r24, 0x01	; 1
    43c8:	16 96       	adiw	r26, 0x06	; 6
    43ca:	8d 93       	st	X+, r24
    43cc:	9c 93       	st	X, r25
    43ce:	17 97       	sbiw	r26, 0x07	; 7
    43d0:	ce 01       	movw	r24, r28
    43d2:	df 91       	pop	r29
    43d4:	cf 91       	pop	r28
    43d6:	1f 91       	pop	r17
    43d8:	0f 91       	pop	r16
    43da:	08 95       	ret

000043dc <printf>:
    43dc:	cf 93       	push	r28
    43de:	df 93       	push	r29
    43e0:	cd b7       	in	r28, 0x3d	; 61
    43e2:	de b7       	in	r29, 0x3e	; 62
    43e4:	ae 01       	movw	r20, r28
    43e6:	4a 5f       	subi	r20, 0xFA	; 250
    43e8:	5f 4f       	sbci	r21, 0xFF	; 255
    43ea:	fa 01       	movw	r30, r20
    43ec:	61 91       	ld	r22, Z+
    43ee:	71 91       	ld	r23, Z+
    43f0:	af 01       	movw	r20, r30
    43f2:	80 91 cc 20 	lds	r24, 0x20CC	; 0x8020cc <__iob+0x2>
    43f6:	90 91 cd 20 	lds	r25, 0x20CD	; 0x8020cd <__iob+0x3>
    43fa:	f3 d9       	rcall	.-3098   	; 0x37e2 <vfprintf>
    43fc:	df 91       	pop	r29
    43fe:	cf 91       	pop	r28
    4400:	08 95       	ret

00004402 <puts>:
    4402:	0f 93       	push	r16
    4404:	1f 93       	push	r17
    4406:	cf 93       	push	r28
    4408:	df 93       	push	r29
    440a:	e0 91 cc 20 	lds	r30, 0x20CC	; 0x8020cc <__iob+0x2>
    440e:	f0 91 cd 20 	lds	r31, 0x20CD	; 0x8020cd <__iob+0x3>
    4412:	23 81       	ldd	r18, Z+3	; 0x03
    4414:	21 ff       	sbrs	r18, 1
    4416:	1b c0       	rjmp	.+54     	; 0x444e <puts+0x4c>
    4418:	8c 01       	movw	r16, r24
    441a:	d0 e0       	ldi	r29, 0x00	; 0
    441c:	c0 e0       	ldi	r28, 0x00	; 0
    441e:	f8 01       	movw	r30, r16
    4420:	81 91       	ld	r24, Z+
    4422:	8f 01       	movw	r16, r30
    4424:	60 91 cc 20 	lds	r22, 0x20CC	; 0x8020cc <__iob+0x2>
    4428:	70 91 cd 20 	lds	r23, 0x20CD	; 0x8020cd <__iob+0x3>
    442c:	db 01       	movw	r26, r22
    442e:	18 96       	adiw	r26, 0x08	; 8
    4430:	ed 91       	ld	r30, X+
    4432:	fc 91       	ld	r31, X
    4434:	19 97       	sbiw	r26, 0x09	; 9
    4436:	88 23       	and	r24, r24
    4438:	31 f0       	breq	.+12     	; 0x4446 <puts+0x44>
    443a:	19 95       	eicall
    443c:	89 2b       	or	r24, r25
    443e:	79 f3       	breq	.-34     	; 0x441e <puts+0x1c>
    4440:	df ef       	ldi	r29, 0xFF	; 255
    4442:	cf ef       	ldi	r28, 0xFF	; 255
    4444:	ec cf       	rjmp	.-40     	; 0x441e <puts+0x1c>
    4446:	8a e0       	ldi	r24, 0x0A	; 10
    4448:	19 95       	eicall
    444a:	89 2b       	or	r24, r25
    444c:	19 f0       	breq	.+6      	; 0x4454 <puts+0x52>
    444e:	8f ef       	ldi	r24, 0xFF	; 255
    4450:	9f ef       	ldi	r25, 0xFF	; 255
    4452:	02 c0       	rjmp	.+4      	; 0x4458 <puts+0x56>
    4454:	8d 2f       	mov	r24, r29
    4456:	9c 2f       	mov	r25, r28
    4458:	df 91       	pop	r29
    445a:	cf 91       	pop	r28
    445c:	1f 91       	pop	r17
    445e:	0f 91       	pop	r16
    4460:	08 95       	ret

00004462 <sprintf>:
    4462:	0f 93       	push	r16
    4464:	1f 93       	push	r17
    4466:	cf 93       	push	r28
    4468:	df 93       	push	r29
    446a:	cd b7       	in	r28, 0x3d	; 61
    446c:	de b7       	in	r29, 0x3e	; 62
    446e:	2e 97       	sbiw	r28, 0x0e	; 14
    4470:	cd bf       	out	0x3d, r28	; 61
    4472:	de bf       	out	0x3e, r29	; 62
    4474:	0e 89       	ldd	r16, Y+22	; 0x16
    4476:	1f 89       	ldd	r17, Y+23	; 0x17
    4478:	86 e0       	ldi	r24, 0x06	; 6
    447a:	8c 83       	std	Y+4, r24	; 0x04
    447c:	09 83       	std	Y+1, r16	; 0x01
    447e:	1a 83       	std	Y+2, r17	; 0x02
    4480:	8f ef       	ldi	r24, 0xFF	; 255
    4482:	9f e7       	ldi	r25, 0x7F	; 127
    4484:	8d 83       	std	Y+5, r24	; 0x05
    4486:	9e 83       	std	Y+6, r25	; 0x06
    4488:	ae 01       	movw	r20, r28
    448a:	46 5e       	subi	r20, 0xE6	; 230
    448c:	5f 4f       	sbci	r21, 0xFF	; 255
    448e:	68 8d       	ldd	r22, Y+24	; 0x18
    4490:	79 8d       	ldd	r23, Y+25	; 0x19
    4492:	ce 01       	movw	r24, r28
    4494:	01 96       	adiw	r24, 0x01	; 1
    4496:	a5 d9       	rcall	.-3254   	; 0x37e2 <vfprintf>
    4498:	ef 81       	ldd	r30, Y+7	; 0x07
    449a:	f8 85       	ldd	r31, Y+8	; 0x08
    449c:	e0 0f       	add	r30, r16
    449e:	f1 1f       	adc	r31, r17
    44a0:	10 82       	st	Z, r1
    44a2:	2e 96       	adiw	r28, 0x0e	; 14
    44a4:	cd bf       	out	0x3d, r28	; 61
    44a6:	de bf       	out	0x3e, r29	; 62
    44a8:	df 91       	pop	r29
    44aa:	cf 91       	pop	r28
    44ac:	1f 91       	pop	r17
    44ae:	0f 91       	pop	r16
    44b0:	08 95       	ret

000044b2 <vsprintf>:
    44b2:	0f 93       	push	r16
    44b4:	1f 93       	push	r17
    44b6:	cf 93       	push	r28
    44b8:	df 93       	push	r29
    44ba:	cd b7       	in	r28, 0x3d	; 61
    44bc:	de b7       	in	r29, 0x3e	; 62
    44be:	2e 97       	sbiw	r28, 0x0e	; 14
    44c0:	cd bf       	out	0x3d, r28	; 61
    44c2:	de bf       	out	0x3e, r29	; 62
    44c4:	8c 01       	movw	r16, r24
    44c6:	86 e0       	ldi	r24, 0x06	; 6
    44c8:	8c 83       	std	Y+4, r24	; 0x04
    44ca:	09 83       	std	Y+1, r16	; 0x01
    44cc:	1a 83       	std	Y+2, r17	; 0x02
    44ce:	8f ef       	ldi	r24, 0xFF	; 255
    44d0:	9f e7       	ldi	r25, 0x7F	; 127
    44d2:	8d 83       	std	Y+5, r24	; 0x05
    44d4:	9e 83       	std	Y+6, r25	; 0x06
    44d6:	ce 01       	movw	r24, r28
    44d8:	01 96       	adiw	r24, 0x01	; 1
    44da:	83 d9       	rcall	.-3322   	; 0x37e2 <vfprintf>
    44dc:	ef 81       	ldd	r30, Y+7	; 0x07
    44de:	f8 85       	ldd	r31, Y+8	; 0x08
    44e0:	e0 0f       	add	r30, r16
    44e2:	f1 1f       	adc	r31, r17
    44e4:	10 82       	st	Z, r1
    44e6:	2e 96       	adiw	r28, 0x0e	; 14
    44e8:	cd bf       	out	0x3d, r28	; 61
    44ea:	de bf       	out	0x3e, r29	; 62
    44ec:	df 91       	pop	r29
    44ee:	cf 91       	pop	r28
    44f0:	1f 91       	pop	r17
    44f2:	0f 91       	pop	r16
    44f4:	08 95       	ret

000044f6 <__ultoa_invert>:
    44f6:	fa 01       	movw	r30, r20
    44f8:	aa 27       	eor	r26, r26
    44fa:	28 30       	cpi	r18, 0x08	; 8
    44fc:	51 f1       	breq	.+84     	; 0x4552 <__ultoa_invert+0x5c>
    44fe:	20 31       	cpi	r18, 0x10	; 16
    4500:	81 f1       	breq	.+96     	; 0x4562 <__ultoa_invert+0x6c>
    4502:	e8 94       	clt
    4504:	6f 93       	push	r22
    4506:	6e 7f       	andi	r22, 0xFE	; 254
    4508:	6e 5f       	subi	r22, 0xFE	; 254
    450a:	7f 4f       	sbci	r23, 0xFF	; 255
    450c:	8f 4f       	sbci	r24, 0xFF	; 255
    450e:	9f 4f       	sbci	r25, 0xFF	; 255
    4510:	af 4f       	sbci	r26, 0xFF	; 255
    4512:	b1 e0       	ldi	r27, 0x01	; 1
    4514:	3e d0       	rcall	.+124    	; 0x4592 <__ultoa_invert+0x9c>
    4516:	b4 e0       	ldi	r27, 0x04	; 4
    4518:	3c d0       	rcall	.+120    	; 0x4592 <__ultoa_invert+0x9c>
    451a:	67 0f       	add	r22, r23
    451c:	78 1f       	adc	r23, r24
    451e:	89 1f       	adc	r24, r25
    4520:	9a 1f       	adc	r25, r26
    4522:	a1 1d       	adc	r26, r1
    4524:	68 0f       	add	r22, r24
    4526:	79 1f       	adc	r23, r25
    4528:	8a 1f       	adc	r24, r26
    452a:	91 1d       	adc	r25, r1
    452c:	a1 1d       	adc	r26, r1
    452e:	6a 0f       	add	r22, r26
    4530:	71 1d       	adc	r23, r1
    4532:	81 1d       	adc	r24, r1
    4534:	91 1d       	adc	r25, r1
    4536:	a1 1d       	adc	r26, r1
    4538:	20 d0       	rcall	.+64     	; 0x457a <__ultoa_invert+0x84>
    453a:	09 f4       	brne	.+2      	; 0x453e <__ultoa_invert+0x48>
    453c:	68 94       	set
    453e:	3f 91       	pop	r19
    4540:	2a e0       	ldi	r18, 0x0A	; 10
    4542:	26 9f       	mul	r18, r22
    4544:	11 24       	eor	r1, r1
    4546:	30 19       	sub	r19, r0
    4548:	30 5d       	subi	r19, 0xD0	; 208
    454a:	31 93       	st	Z+, r19
    454c:	de f6       	brtc	.-74     	; 0x4504 <__ultoa_invert+0xe>
    454e:	cf 01       	movw	r24, r30
    4550:	08 95       	ret
    4552:	46 2f       	mov	r20, r22
    4554:	47 70       	andi	r20, 0x07	; 7
    4556:	40 5d       	subi	r20, 0xD0	; 208
    4558:	41 93       	st	Z+, r20
    455a:	b3 e0       	ldi	r27, 0x03	; 3
    455c:	0f d0       	rcall	.+30     	; 0x457c <__ultoa_invert+0x86>
    455e:	c9 f7       	brne	.-14     	; 0x4552 <__ultoa_invert+0x5c>
    4560:	f6 cf       	rjmp	.-20     	; 0x454e <__ultoa_invert+0x58>
    4562:	46 2f       	mov	r20, r22
    4564:	4f 70       	andi	r20, 0x0F	; 15
    4566:	40 5d       	subi	r20, 0xD0	; 208
    4568:	4a 33       	cpi	r20, 0x3A	; 58
    456a:	18 f0       	brcs	.+6      	; 0x4572 <__ultoa_invert+0x7c>
    456c:	49 5d       	subi	r20, 0xD9	; 217
    456e:	31 fd       	sbrc	r19, 1
    4570:	40 52       	subi	r20, 0x20	; 32
    4572:	41 93       	st	Z+, r20
    4574:	02 d0       	rcall	.+4      	; 0x457a <__ultoa_invert+0x84>
    4576:	a9 f7       	brne	.-22     	; 0x4562 <__ultoa_invert+0x6c>
    4578:	ea cf       	rjmp	.-44     	; 0x454e <__ultoa_invert+0x58>
    457a:	b4 e0       	ldi	r27, 0x04	; 4
    457c:	a6 95       	lsr	r26
    457e:	97 95       	ror	r25
    4580:	87 95       	ror	r24
    4582:	77 95       	ror	r23
    4584:	67 95       	ror	r22
    4586:	ba 95       	dec	r27
    4588:	c9 f7       	brne	.-14     	; 0x457c <__ultoa_invert+0x86>
    458a:	00 97       	sbiw	r24, 0x00	; 0
    458c:	61 05       	cpc	r22, r1
    458e:	71 05       	cpc	r23, r1
    4590:	08 95       	ret
    4592:	9b 01       	movw	r18, r22
    4594:	ac 01       	movw	r20, r24
    4596:	0a 2e       	mov	r0, r26
    4598:	06 94       	lsr	r0
    459a:	57 95       	ror	r21
    459c:	47 95       	ror	r20
    459e:	37 95       	ror	r19
    45a0:	27 95       	ror	r18
    45a2:	ba 95       	dec	r27
    45a4:	c9 f7       	brne	.-14     	; 0x4598 <__ultoa_invert+0xa2>
    45a6:	62 0f       	add	r22, r18
    45a8:	73 1f       	adc	r23, r19
    45aa:	84 1f       	adc	r24, r20
    45ac:	95 1f       	adc	r25, r21
    45ae:	a0 1d       	adc	r26, r0
    45b0:	08 95       	ret

000045b2 <calloc>:
    45b2:	0f 93       	push	r16
    45b4:	1f 93       	push	r17
    45b6:	cf 93       	push	r28
    45b8:	df 93       	push	r29
    45ba:	86 9f       	mul	r24, r22
    45bc:	80 01       	movw	r16, r0
    45be:	87 9f       	mul	r24, r23
    45c0:	10 0d       	add	r17, r0
    45c2:	96 9f       	mul	r25, r22
    45c4:	10 0d       	add	r17, r0
    45c6:	11 24       	eor	r1, r1
    45c8:	c8 01       	movw	r24, r16
    45ca:	0d d0       	rcall	.+26     	; 0x45e6 <malloc>
    45cc:	ec 01       	movw	r28, r24
    45ce:	00 97       	sbiw	r24, 0x00	; 0
    45d0:	21 f0       	breq	.+8      	; 0x45da <calloc+0x28>
    45d2:	a8 01       	movw	r20, r16
    45d4:	60 e0       	ldi	r22, 0x00	; 0
    45d6:	70 e0       	ldi	r23, 0x00	; 0
    45d8:	27 d1       	rcall	.+590    	; 0x4828 <memset>
    45da:	ce 01       	movw	r24, r28
    45dc:	df 91       	pop	r29
    45de:	cf 91       	pop	r28
    45e0:	1f 91       	pop	r17
    45e2:	0f 91       	pop	r16
    45e4:	08 95       	ret

000045e6 <malloc>:
    45e6:	0f 93       	push	r16
    45e8:	1f 93       	push	r17
    45ea:	cf 93       	push	r28
    45ec:	df 93       	push	r29
    45ee:	82 30       	cpi	r24, 0x02	; 2
    45f0:	91 05       	cpc	r25, r1
    45f2:	10 f4       	brcc	.+4      	; 0x45f8 <malloc+0x12>
    45f4:	82 e0       	ldi	r24, 0x02	; 2
    45f6:	90 e0       	ldi	r25, 0x00	; 0
    45f8:	e0 91 d2 20 	lds	r30, 0x20D2	; 0x8020d2 <__flp>
    45fc:	f0 91 d3 20 	lds	r31, 0x20D3	; 0x8020d3 <__flp+0x1>
    4600:	20 e0       	ldi	r18, 0x00	; 0
    4602:	30 e0       	ldi	r19, 0x00	; 0
    4604:	a0 e0       	ldi	r26, 0x00	; 0
    4606:	b0 e0       	ldi	r27, 0x00	; 0
    4608:	30 97       	sbiw	r30, 0x00	; 0
    460a:	19 f1       	breq	.+70     	; 0x4652 <malloc+0x6c>
    460c:	40 81       	ld	r20, Z
    460e:	51 81       	ldd	r21, Z+1	; 0x01
    4610:	02 81       	ldd	r16, Z+2	; 0x02
    4612:	13 81       	ldd	r17, Z+3	; 0x03
    4614:	48 17       	cp	r20, r24
    4616:	59 07       	cpc	r21, r25
    4618:	c8 f0       	brcs	.+50     	; 0x464c <malloc+0x66>
    461a:	84 17       	cp	r24, r20
    461c:	95 07       	cpc	r25, r21
    461e:	69 f4       	brne	.+26     	; 0x463a <malloc+0x54>
    4620:	10 97       	sbiw	r26, 0x00	; 0
    4622:	31 f0       	breq	.+12     	; 0x4630 <malloc+0x4a>
    4624:	12 96       	adiw	r26, 0x02	; 2
    4626:	0c 93       	st	X, r16
    4628:	12 97       	sbiw	r26, 0x02	; 2
    462a:	13 96       	adiw	r26, 0x03	; 3
    462c:	1c 93       	st	X, r17
    462e:	27 c0       	rjmp	.+78     	; 0x467e <malloc+0x98>
    4630:	00 93 d2 20 	sts	0x20D2, r16	; 0x8020d2 <__flp>
    4634:	10 93 d3 20 	sts	0x20D3, r17	; 0x8020d3 <__flp+0x1>
    4638:	22 c0       	rjmp	.+68     	; 0x467e <malloc+0x98>
    463a:	21 15       	cp	r18, r1
    463c:	31 05       	cpc	r19, r1
    463e:	19 f0       	breq	.+6      	; 0x4646 <malloc+0x60>
    4640:	42 17       	cp	r20, r18
    4642:	53 07       	cpc	r21, r19
    4644:	18 f4       	brcc	.+6      	; 0x464c <malloc+0x66>
    4646:	9a 01       	movw	r18, r20
    4648:	bd 01       	movw	r22, r26
    464a:	ef 01       	movw	r28, r30
    464c:	df 01       	movw	r26, r30
    464e:	f8 01       	movw	r30, r16
    4650:	db cf       	rjmp	.-74     	; 0x4608 <malloc+0x22>
    4652:	21 15       	cp	r18, r1
    4654:	31 05       	cpc	r19, r1
    4656:	f9 f0       	breq	.+62     	; 0x4696 <malloc+0xb0>
    4658:	28 1b       	sub	r18, r24
    465a:	39 0b       	sbc	r19, r25
    465c:	24 30       	cpi	r18, 0x04	; 4
    465e:	31 05       	cpc	r19, r1
    4660:	80 f4       	brcc	.+32     	; 0x4682 <malloc+0x9c>
    4662:	8a 81       	ldd	r24, Y+2	; 0x02
    4664:	9b 81       	ldd	r25, Y+3	; 0x03
    4666:	61 15       	cp	r22, r1
    4668:	71 05       	cpc	r23, r1
    466a:	21 f0       	breq	.+8      	; 0x4674 <malloc+0x8e>
    466c:	fb 01       	movw	r30, r22
    466e:	82 83       	std	Z+2, r24	; 0x02
    4670:	93 83       	std	Z+3, r25	; 0x03
    4672:	04 c0       	rjmp	.+8      	; 0x467c <malloc+0x96>
    4674:	80 93 d2 20 	sts	0x20D2, r24	; 0x8020d2 <__flp>
    4678:	90 93 d3 20 	sts	0x20D3, r25	; 0x8020d3 <__flp+0x1>
    467c:	fe 01       	movw	r30, r28
    467e:	32 96       	adiw	r30, 0x02	; 2
    4680:	44 c0       	rjmp	.+136    	; 0x470a <malloc+0x124>
    4682:	fe 01       	movw	r30, r28
    4684:	e2 0f       	add	r30, r18
    4686:	f3 1f       	adc	r31, r19
    4688:	81 93       	st	Z+, r24
    468a:	91 93       	st	Z+, r25
    468c:	22 50       	subi	r18, 0x02	; 2
    468e:	31 09       	sbc	r19, r1
    4690:	28 83       	st	Y, r18
    4692:	39 83       	std	Y+1, r19	; 0x01
    4694:	3a c0       	rjmp	.+116    	; 0x470a <malloc+0x124>
    4696:	20 91 d0 20 	lds	r18, 0x20D0	; 0x8020d0 <__brkval>
    469a:	30 91 d1 20 	lds	r19, 0x20D1	; 0x8020d1 <__brkval+0x1>
    469e:	23 2b       	or	r18, r19
    46a0:	41 f4       	brne	.+16     	; 0x46b2 <malloc+0xcc>
    46a2:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    46a6:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    46aa:	20 93 d0 20 	sts	0x20D0, r18	; 0x8020d0 <__brkval>
    46ae:	30 93 d1 20 	sts	0x20D1, r19	; 0x8020d1 <__brkval+0x1>
    46b2:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    46b6:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    46ba:	21 15       	cp	r18, r1
    46bc:	31 05       	cpc	r19, r1
    46be:	41 f4       	brne	.+16     	; 0x46d0 <malloc+0xea>
    46c0:	2d b7       	in	r18, 0x3d	; 61
    46c2:	3e b7       	in	r19, 0x3e	; 62
    46c4:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    46c8:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    46cc:	24 1b       	sub	r18, r20
    46ce:	35 0b       	sbc	r19, r21
    46d0:	e0 91 d0 20 	lds	r30, 0x20D0	; 0x8020d0 <__brkval>
    46d4:	f0 91 d1 20 	lds	r31, 0x20D1	; 0x8020d1 <__brkval+0x1>
    46d8:	e2 17       	cp	r30, r18
    46da:	f3 07       	cpc	r31, r19
    46dc:	a0 f4       	brcc	.+40     	; 0x4706 <malloc+0x120>
    46de:	2e 1b       	sub	r18, r30
    46e0:	3f 0b       	sbc	r19, r31
    46e2:	28 17       	cp	r18, r24
    46e4:	39 07       	cpc	r19, r25
    46e6:	78 f0       	brcs	.+30     	; 0x4706 <malloc+0x120>
    46e8:	ac 01       	movw	r20, r24
    46ea:	4e 5f       	subi	r20, 0xFE	; 254
    46ec:	5f 4f       	sbci	r21, 0xFF	; 255
    46ee:	24 17       	cp	r18, r20
    46f0:	35 07       	cpc	r19, r21
    46f2:	48 f0       	brcs	.+18     	; 0x4706 <malloc+0x120>
    46f4:	4e 0f       	add	r20, r30
    46f6:	5f 1f       	adc	r21, r31
    46f8:	40 93 d0 20 	sts	0x20D0, r20	; 0x8020d0 <__brkval>
    46fc:	50 93 d1 20 	sts	0x20D1, r21	; 0x8020d1 <__brkval+0x1>
    4700:	81 93       	st	Z+, r24
    4702:	91 93       	st	Z+, r25
    4704:	02 c0       	rjmp	.+4      	; 0x470a <malloc+0x124>
    4706:	e0 e0       	ldi	r30, 0x00	; 0
    4708:	f0 e0       	ldi	r31, 0x00	; 0
    470a:	cf 01       	movw	r24, r30
    470c:	df 91       	pop	r29
    470e:	cf 91       	pop	r28
    4710:	1f 91       	pop	r17
    4712:	0f 91       	pop	r16
    4714:	08 95       	ret

00004716 <free>:
    4716:	cf 93       	push	r28
    4718:	df 93       	push	r29
    471a:	00 97       	sbiw	r24, 0x00	; 0
    471c:	09 f4       	brne	.+2      	; 0x4720 <free+0xa>
    471e:	81 c0       	rjmp	.+258    	; 0x4822 <free+0x10c>
    4720:	fc 01       	movw	r30, r24
    4722:	32 97       	sbiw	r30, 0x02	; 2
    4724:	12 82       	std	Z+2, r1	; 0x02
    4726:	13 82       	std	Z+3, r1	; 0x03
    4728:	a0 91 d2 20 	lds	r26, 0x20D2	; 0x8020d2 <__flp>
    472c:	b0 91 d3 20 	lds	r27, 0x20D3	; 0x8020d3 <__flp+0x1>
    4730:	10 97       	sbiw	r26, 0x00	; 0
    4732:	81 f4       	brne	.+32     	; 0x4754 <free+0x3e>
    4734:	20 81       	ld	r18, Z
    4736:	31 81       	ldd	r19, Z+1	; 0x01
    4738:	82 0f       	add	r24, r18
    473a:	93 1f       	adc	r25, r19
    473c:	20 91 d0 20 	lds	r18, 0x20D0	; 0x8020d0 <__brkval>
    4740:	30 91 d1 20 	lds	r19, 0x20D1	; 0x8020d1 <__brkval+0x1>
    4744:	28 17       	cp	r18, r24
    4746:	39 07       	cpc	r19, r25
    4748:	51 f5       	brne	.+84     	; 0x479e <free+0x88>
    474a:	e0 93 d0 20 	sts	0x20D0, r30	; 0x8020d0 <__brkval>
    474e:	f0 93 d1 20 	sts	0x20D1, r31	; 0x8020d1 <__brkval+0x1>
    4752:	67 c0       	rjmp	.+206    	; 0x4822 <free+0x10c>
    4754:	ed 01       	movw	r28, r26
    4756:	20 e0       	ldi	r18, 0x00	; 0
    4758:	30 e0       	ldi	r19, 0x00	; 0
    475a:	ce 17       	cp	r28, r30
    475c:	df 07       	cpc	r29, r31
    475e:	40 f4       	brcc	.+16     	; 0x4770 <free+0x5a>
    4760:	4a 81       	ldd	r20, Y+2	; 0x02
    4762:	5b 81       	ldd	r21, Y+3	; 0x03
    4764:	9e 01       	movw	r18, r28
    4766:	41 15       	cp	r20, r1
    4768:	51 05       	cpc	r21, r1
    476a:	f1 f0       	breq	.+60     	; 0x47a8 <free+0x92>
    476c:	ea 01       	movw	r28, r20
    476e:	f5 cf       	rjmp	.-22     	; 0x475a <free+0x44>
    4770:	c2 83       	std	Z+2, r28	; 0x02
    4772:	d3 83       	std	Z+3, r29	; 0x03
    4774:	40 81       	ld	r20, Z
    4776:	51 81       	ldd	r21, Z+1	; 0x01
    4778:	84 0f       	add	r24, r20
    477a:	95 1f       	adc	r25, r21
    477c:	c8 17       	cp	r28, r24
    477e:	d9 07       	cpc	r29, r25
    4780:	59 f4       	brne	.+22     	; 0x4798 <free+0x82>
    4782:	88 81       	ld	r24, Y
    4784:	99 81       	ldd	r25, Y+1	; 0x01
    4786:	84 0f       	add	r24, r20
    4788:	95 1f       	adc	r25, r21
    478a:	02 96       	adiw	r24, 0x02	; 2
    478c:	80 83       	st	Z, r24
    478e:	91 83       	std	Z+1, r25	; 0x01
    4790:	8a 81       	ldd	r24, Y+2	; 0x02
    4792:	9b 81       	ldd	r25, Y+3	; 0x03
    4794:	82 83       	std	Z+2, r24	; 0x02
    4796:	93 83       	std	Z+3, r25	; 0x03
    4798:	21 15       	cp	r18, r1
    479a:	31 05       	cpc	r19, r1
    479c:	29 f4       	brne	.+10     	; 0x47a8 <free+0x92>
    479e:	e0 93 d2 20 	sts	0x20D2, r30	; 0x8020d2 <__flp>
    47a2:	f0 93 d3 20 	sts	0x20D3, r31	; 0x8020d3 <__flp+0x1>
    47a6:	3d c0       	rjmp	.+122    	; 0x4822 <free+0x10c>
    47a8:	e9 01       	movw	r28, r18
    47aa:	ea 83       	std	Y+2, r30	; 0x02
    47ac:	fb 83       	std	Y+3, r31	; 0x03
    47ae:	49 91       	ld	r20, Y+
    47b0:	59 91       	ld	r21, Y+
    47b2:	c4 0f       	add	r28, r20
    47b4:	d5 1f       	adc	r29, r21
    47b6:	ec 17       	cp	r30, r28
    47b8:	fd 07       	cpc	r31, r29
    47ba:	61 f4       	brne	.+24     	; 0x47d4 <free+0xbe>
    47bc:	80 81       	ld	r24, Z
    47be:	91 81       	ldd	r25, Z+1	; 0x01
    47c0:	84 0f       	add	r24, r20
    47c2:	95 1f       	adc	r25, r21
    47c4:	02 96       	adiw	r24, 0x02	; 2
    47c6:	e9 01       	movw	r28, r18
    47c8:	88 83       	st	Y, r24
    47ca:	99 83       	std	Y+1, r25	; 0x01
    47cc:	82 81       	ldd	r24, Z+2	; 0x02
    47ce:	93 81       	ldd	r25, Z+3	; 0x03
    47d0:	8a 83       	std	Y+2, r24	; 0x02
    47d2:	9b 83       	std	Y+3, r25	; 0x03
    47d4:	e0 e0       	ldi	r30, 0x00	; 0
    47d6:	f0 e0       	ldi	r31, 0x00	; 0
    47d8:	12 96       	adiw	r26, 0x02	; 2
    47da:	8d 91       	ld	r24, X+
    47dc:	9c 91       	ld	r25, X
    47de:	13 97       	sbiw	r26, 0x03	; 3
    47e0:	00 97       	sbiw	r24, 0x00	; 0
    47e2:	19 f0       	breq	.+6      	; 0x47ea <free+0xd4>
    47e4:	fd 01       	movw	r30, r26
    47e6:	dc 01       	movw	r26, r24
    47e8:	f7 cf       	rjmp	.-18     	; 0x47d8 <free+0xc2>
    47ea:	8d 91       	ld	r24, X+
    47ec:	9c 91       	ld	r25, X
    47ee:	11 97       	sbiw	r26, 0x01	; 1
    47f0:	9d 01       	movw	r18, r26
    47f2:	2e 5f       	subi	r18, 0xFE	; 254
    47f4:	3f 4f       	sbci	r19, 0xFF	; 255
    47f6:	82 0f       	add	r24, r18
    47f8:	93 1f       	adc	r25, r19
    47fa:	20 91 d0 20 	lds	r18, 0x20D0	; 0x8020d0 <__brkval>
    47fe:	30 91 d1 20 	lds	r19, 0x20D1	; 0x8020d1 <__brkval+0x1>
    4802:	28 17       	cp	r18, r24
    4804:	39 07       	cpc	r19, r25
    4806:	69 f4       	brne	.+26     	; 0x4822 <free+0x10c>
    4808:	30 97       	sbiw	r30, 0x00	; 0
    480a:	29 f4       	brne	.+10     	; 0x4816 <free+0x100>
    480c:	10 92 d2 20 	sts	0x20D2, r1	; 0x8020d2 <__flp>
    4810:	10 92 d3 20 	sts	0x20D3, r1	; 0x8020d3 <__flp+0x1>
    4814:	02 c0       	rjmp	.+4      	; 0x481a <free+0x104>
    4816:	12 82       	std	Z+2, r1	; 0x02
    4818:	13 82       	std	Z+3, r1	; 0x03
    481a:	a0 93 d0 20 	sts	0x20D0, r26	; 0x8020d0 <__brkval>
    481e:	b0 93 d1 20 	sts	0x20D1, r27	; 0x8020d1 <__brkval+0x1>
    4822:	df 91       	pop	r29
    4824:	cf 91       	pop	r28
    4826:	08 95       	ret

00004828 <memset>:
    4828:	dc 01       	movw	r26, r24
    482a:	01 c0       	rjmp	.+2      	; 0x482e <memset+0x6>
    482c:	6d 93       	st	X+, r22
    482e:	41 50       	subi	r20, 0x01	; 1
    4830:	50 40       	sbci	r21, 0x00	; 0
    4832:	e0 f7       	brcc	.-8      	; 0x482c <memset+0x4>
    4834:	08 95       	ret

00004836 <_exit>:
    4836:	f8 94       	cli

00004838 <__stop_program>:
    4838:	ff cf       	rjmp	.-2      	; 0x4838 <__stop_program>
