Release 14.5 Drc P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Mon Oct 08 17:58:12 2018

drc -z Infra_motor.ncd Infra_motor.pcf

WARNING:PhysDesignRules:372 - Gated clock. Clock net motor/s_not0001 is sourced
   by a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
DRC detected 0 errors and 1 warnings.  Please see the previously displayed
individual error or warning messages for more details.
