

================================================================
== Vitis HLS Report for 'node6'
================================================================
* Date:           Thu Jun 13 11:27:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   107664|   107664|  0.359 ms|  0.359 ms|  107664|  107664|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                               |                                     |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                    Instance                   |                Module               |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_node6_Pipeline_loop27_loop28_loop29_fu_34  |node6_Pipeline_loop27_loop28_loop29  |    53829|    53829|  0.179 ms|  0.179 ms|  53829|  53829|       no|
        |grp_node6_Pipeline_loop30_loop31_loop32_fu_40  |node6_Pipeline_loop30_loop31_loop32  |    53832|    53832|  0.179 ms|  0.179 ms|  53832|  53832|       no|
        +-----------------------------------------------+-------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      514|      863|    -|
|Memory               |      105|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      109|    -|
|Register             |        -|     -|        7|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      105|     2|      521|      974|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        7|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                   |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |grp_node6_Pipeline_loop27_loop28_loop29_fu_34  |node6_Pipeline_loop27_loop28_loop29  |        0|   1|  201|  344|    0|
    |grp_node6_Pipeline_loop30_loop31_loop32_fu_40  |node6_Pipeline_loop30_loop31_loop32  |        0|   1|  313|  519|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                          |                                     |        0|   2|  514|  863|    0|
    +-----------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v94_U  |node6_v94_RAM_AUTO_1R1W  |      105|  0|   0|    0|  53824|   32|     1|      1722368|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                         |      105|  0|   0|    0|  53824|   32|     1|      1722368|
    +-------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  26|          5|    1|          5|
    |ap_done       |   9|          2|    1|          2|
    |v112_write    |   9|          2|    1|          2|
    |v94_address0  |  14|          3|   16|         48|
    |v94_ce0       |  14|          3|    1|          3|
    |v94_ce1       |   9|          2|    1|          2|
    |v94_d0        |  14|          3|   32|         96|
    |v94_we0       |  14|          3|    1|          3|
    +--------------+----+-----------+-----+-----------+
    |Total         | 109|         23|   54|        161|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                   |  4|   0|    4|          0|
    |ap_done_reg                                                 |  1|   0|    1|          0|
    |grp_node6_Pipeline_loop27_loop28_loop29_fu_34_ap_start_reg  |  1|   0|    1|          0|
    |grp_node6_Pipeline_loop30_loop31_loop32_fu_40_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  7|   0|    7|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node6|  return value|
|v103_address0        |  out|   16|   ap_memory|          v103|         array|
|v103_ce0             |  out|    1|   ap_memory|          v103|         array|
|v103_q0              |   in|   32|   ap_memory|          v103|         array|
|v112_din             |  out|   32|     ap_fifo|          v112|       pointer|
|v112_num_data_valid  |   in|   17|     ap_fifo|          v112|       pointer|
|v112_fifo_cap        |   in|   17|     ap_fifo|          v112|       pointer|
|v112_full_n          |   in|    1|     ap_fifo|          v112|       pointer|
|v112_write           |  out|    1|     ap_fifo|          v112|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

