

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Wed Mar 29 09:30:49 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.691 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  110100481|  174055425|  1.101 sec|  1.741 sec|  110100482|  174055426|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                                                 |                                                                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                             Instance                                            |                                        Module                                        |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427         |tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH         |     7189|     7189|  71.890 us|  71.890 us|   7189|   7189|       no|
        |grp_load_layer_params_from_DRAM_fu_440                                                           |load_layer_params_from_DRAM                                                           |      617|      617|   6.170 us|   6.170 us|    617|    617|       no|
        |grp_conv_7x7_fu_465                                                                              |conv_7x7                                                                              |    11570|    11570|   0.116 ms|   0.116 ms|  11570|  11570|       no|
        |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491  |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1  |     1862|     1862|  18.620 us|  18.620 us|   1862|   1862|       no|
        |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509    |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1    |     1862|     1862|  18.620 us|  18.620 us|   1862|   1862|       no|
        +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+
        |                                |    Latency (cycles)   |   Iteration   |  Initiation Interval  | Trip |          |
        |            Loop Name           |    min    |    max    |    Latency    |  achieved |   target  | Count| Pipelined|
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL_TILE_DEPTH  |  110100480|  174055424|  13440 ~ 21247|          -|          -|  8192|        no|
        +--------------------------------+-----------+-----------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    381|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|  593|   39429|  13378|    -|
|Memory           |       30|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1815|    -|
|Register         |        -|    -|     900|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       30|  594|   40329|  15574|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       10|  270|      37|     29|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+-----+-------+------+-----+
    |                                             Instance                                            |                                        Module                                        | BRAM_18K| DSP |   FF  |  LUT | URAM|
    +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+-----+-------+------+-----+
    |control_s_axi_U                                                                                  |control_s_axi                                                                         |        0|    0|    316|   552|    0|
    |grp_conv_7x7_fu_465                                                                              |conv_7x7                                                                              |        0|  588|  33873|  4974|    0|
    |fm_m_axi_U                                                                                       |fm_m_axi                                                                              |        0|    0|    743|  1415|    0|
    |grp_load_layer_params_from_DRAM_fu_440                                                           |load_layer_params_from_DRAM                                                           |        0|    0|    378|  1060|    0|
    |mul_5ns_6ns_9_1_1_U1303                                                                          |mul_5ns_6ns_9_1_1                                                                     |        0|    0|      0|    26|    0|
    |grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427         |tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH         |        0|    1|    600|   736|    0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509    |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1    |        0|    2|   1388|  1600|    0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491  |tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1  |        0|    2|   1388|  1600|    0|
    |wt_m_axi_U                                                                                       |wt_m_axi                                                                              |        0|    0|    743|  1415|    0|
    +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+-----+-------+------+-----+
    |Total                                                                                            |                                                                                      |        0|  593|  39429| 13378|    0|
    +-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+---------+-----+-------+------+-----+

    * DSP: 
    +------------------------------------+------------------------------+--------------+
    |              Instance              |            Module            |  Expression  |
    +------------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_6ns_3s_11_1_1_U1304  |mac_muladd_5ns_6ns_3s_11_1_1  |  i0 * i1 + i2|
    +------------------------------------+------------------------------+--------------+

    * Memory: 
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_in_buf_V_U         |conv_in_buf_V_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_in_buf_V_1_U       |conv_in_buf_V_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_in_buf_V_2_U       |conv_in_buf_V_RAM_AUTO_1R1W       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_out_buf_V_U        |conv_out_buf_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_1_U      |conv_out_buf_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_2_U      |conv_out_buf_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_V_3_U      |conv_out_buf_V_RAM_AUTO_1R1W      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_wt_buf_ping_V_U    |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_1_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_2_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_3_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_4_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_5_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_6_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_U    |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_1_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_2_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_3_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_4_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_5_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_6_U  |conv_wt_buf_ping_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|    84|   16|     1|         1344|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                  |       30|  0|   0|    0| 10192|  336|    21|       163072|
    +------------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln130_13_fu_1088_p2           |         +|   0|  0|  19|          19|          19|
    |add_ln130_14_fu_963_p2            |         +|   0|  0|  19|          19|          19|
    |add_ln130_15_fu_968_p2            |         +|   0|  0|  19|          19|          19|
    |add_ln130_1_fu_862_p2             |         +|   0|  0|  13|          10|          10|
    |add_ln130_8_fu_1083_p2            |         +|   0|  0|  19|          19|          19|
    |add_ln130_fu_680_p2               |         +|   0|  0|  13|          10|          10|
    |add_ln46_1_fu_686_p2              |         +|   0|  0|  12|          11|          11|
    |add_ln46_fu_876_p2                |         +|   0|  0|  12|          11|          11|
    |add_ln62_1_fu_706_p2              |         +|   0|  0|  17|          14|           1|
    |add_ln62_fu_715_p2                |         +|   0|  0|  13|           5|           1|
    |add_ln65_1_fu_1000_p2             |         +|   0|  0|  12|          11|           1|
    |add_ln65_fu_791_p2                |         +|   0|  0|  14|           6|           1|
    |add_ln75_fu_995_p2                |         +|   0|  0|  13|           5|           1|
    |grp_fu_579_p2                     |         +|   0|  0|  13|           4|           1|
    |and_ln39_fu_785_p2                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op176_call_state10   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op186_call_state10   |       and|   0|  0|   2|           1|           1|
    |grp_fu_554_p2                     |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln62_fu_700_p2               |      icmp|   0|  0|  12|          14|          15|
    |icmp_ln65_fu_721_p2               |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln75_fu_779_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln78_fu_918_p2               |      icmp|   0|  0|   9|           5|           1|
    |p_mid129_fu_924_p2                |      icmp|   0|  0|  11|          11|          10|
    |ap_block_state10_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_797_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln24_1_fu_868_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln24_2_fu_882_p3           |    select|   0|  0|  11|           1|          11|
    |select_ln24_3_fu_898_p3           |    select|   0|  0|  11|           1|          11|
    |select_ln24_fu_802_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln39_1_fu_727_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln39_2_fu_756_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln39_3_fu_762_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln39_4_fu_768_p3           |    select|   0|  0|  11|           1|           1|
    |select_ln39_fu_738_p3             |    select|   0|  0|   6|           1|           1|
    |select_ln65_1_fu_1006_p3          |    select|   0|  0|  11|           1|           1|
    |select_ln65_fu_910_p3             |    select|   0|  0|   6|           1|           6|
    |xor_ln39_fu_774_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 381|         232|         227|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |                         Name                        | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                            |  65|         15|    1|         15|
    |ap_phi_mux_conv_bias_buf_ping_V_0_5_phi_fu_414_p8    |  14|          3|   16|         48|
    |ap_phi_mux_conv_bias_buf_ping_V_1_5_phi_fu_398_p8    |  14|          3|   16|         48|
    |ap_phi_mux_conv_bias_buf_ping_V_2_5_phi_fu_382_p8    |  14|          3|   16|         48|
    |ap_phi_mux_conv_bias_buf_ping_V_3_5_phi_fu_366_p8    |  14|          3|   16|         48|
    |conv_bias_buf_ping_V_0_3_reg_353                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_0_5_reg_411                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_1_3_reg_343                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_1_5_reg_395                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_2_3_reg_333                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_2_5_reg_379                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_3_3_reg_323                     |   9|          2|   16|         32|
    |conv_bias_buf_ping_V_3_5_reg_363                     |   9|          2|   16|         32|
    |conv_in_buf_V_1_address0                             |  14|          3|   12|         36|
    |conv_in_buf_V_1_address1                             |  14|          3|   12|         36|
    |conv_in_buf_V_1_ce0                                  |  14|          3|    1|          3|
    |conv_in_buf_V_1_ce1                                  |  14|          3|    1|          3|
    |conv_in_buf_V_1_we0                                  |   9|          2|    1|          2|
    |conv_in_buf_V_1_we1                                  |   9|          2|    1|          2|
    |conv_in_buf_V_2_address0                             |  14|          3|   12|         36|
    |conv_in_buf_V_2_address1                             |  14|          3|   12|         36|
    |conv_in_buf_V_2_ce0                                  |  14|          3|    1|          3|
    |conv_in_buf_V_2_ce1                                  |  14|          3|    1|          3|
    |conv_in_buf_V_2_we0                                  |   9|          2|    1|          2|
    |conv_in_buf_V_2_we1                                  |   9|          2|    1|          2|
    |conv_in_buf_V_address0                               |  14|          3|   12|         36|
    |conv_in_buf_V_address1                               |  14|          3|   12|         36|
    |conv_in_buf_V_ce0                                    |  14|          3|    1|          3|
    |conv_in_buf_V_ce1                                    |  14|          3|    1|          3|
    |conv_in_buf_V_we0                                    |   9|          2|    1|          2|
    |conv_in_buf_V_we1                                    |   9|          2|    1|          2|
    |conv_out_buf_V_1_address0                            |  20|          4|    9|         36|
    |conv_out_buf_V_1_ce0                                 |  20|          4|    1|          4|
    |conv_out_buf_V_1_we0                                 |   9|          2|    1|          2|
    |conv_out_buf_V_2_address0                            |  20|          4|    9|         36|
    |conv_out_buf_V_2_ce0                                 |  20|          4|    1|          4|
    |conv_out_buf_V_2_we0                                 |   9|          2|    1|          2|
    |conv_out_buf_V_3_address0                            |  20|          4|    9|         36|
    |conv_out_buf_V_3_ce0                                 |  20|          4|    1|          4|
    |conv_out_buf_V_3_we0                                 |   9|          2|    1|          2|
    |conv_out_buf_V_address0                              |  25|          5|    9|         45|
    |conv_out_buf_V_ce0                                   |  25|          5|    1|          5|
    |conv_out_buf_V_d0                                    |  14|          3|   16|         48|
    |conv_out_buf_V_we0                                   |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_1_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_1_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_1_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_1_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_2_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_2_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_2_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_2_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_3_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_3_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_3_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_3_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_4_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_4_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_4_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_4_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_5_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_5_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_5_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_5_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_6_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_6_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_6_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_6_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_address0                          |  14|          3|    7|         21|
    |conv_wt_buf_ping_V_ce0                               |  14|          3|    1|          3|
    |conv_wt_buf_ping_V_ce1                               |   9|          2|    1|          2|
    |conv_wt_buf_ping_V_we0                               |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_1_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_1_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_1_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_1_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_2_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_2_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_2_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_2_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_3_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_3_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_3_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_3_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_4_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_4_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_4_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_4_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_5_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_5_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_5_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_5_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_6_address0                        |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_6_ce0                             |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_6_ce1                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_6_we0                             |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_address0                          |  14|          3|    7|         21|
    |conv_wt_buf_pong_V_ce0                               |  14|          3|    1|          3|
    |conv_wt_buf_pong_V_ce1                               |   9|          2|    1|          2|
    |conv_wt_buf_pong_V_we0                               |   9|          2|    1|          2|
    |fm_ARVALID                                           |   9|          2|    1|          2|
    |fm_AWADDR                                            |  14|          3|   64|        192|
    |fm_AWLEN                                             |  14|          3|   32|         96|
    |fm_AWVALID                                           |  14|          3|    1|          3|
    |fm_BREADY                                            |  14|          3|    1|          3|
    |fm_RREADY                                            |   9|          2|    1|          2|
    |fm_WDATA                                             |  14|          3|   16|         48|
    |fm_WSTRB                                             |  14|          3|    2|          6|
    |fm_WVALID                                            |  14|          3|    1|          3|
    |grp_conv_7x7_fu_465_W_buf_0_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_0_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_1_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_1_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_2_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_2_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_3_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_3_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_4_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_4_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_5_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_5_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_6_q0                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_W_buf_6_q1                       |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_p_read                           |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_p_read1                          |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_p_read2                          |  14|          3|   16|         48|
    |grp_conv_7x7_fu_465_p_read3                          |  14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_440_kernel_group  |  20|          4|    4|         16|
    |grp_load_layer_params_from_DRAM_fu_440_p_read        |  20|          4|   16|         64|
    |grp_load_layer_params_from_DRAM_fu_440_p_read1       |  20|          4|   16|         64|
    |grp_load_layer_params_from_DRAM_fu_440_p_read2       |  20|          4|   16|         64|
    |grp_load_layer_params_from_DRAM_fu_440_p_read3       |  20|          4|   16|         64|
    |indvar_flatten166_fu_156                             |   9|          2|   11|         22|
    |indvar_flatten253_fu_164                             |   9|          2|   14|         28|
    |ti_fu_160                                            |   9|          2|    5|         10|
    |tj_fu_152                                            |   9|          2|    6|         12|
    |tk_fu_148                                            |   9|          2|    5|         10|
    |wt_ARVALID                                           |   9|          2|    1|          2|
    |wt_RREADY                                            |   9|          2|    1|          2|
    +-----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                |1815|        390|  995|       2905|
    +-----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                     Name                                                     | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln114_reg_1379                                                                                            |   4|   0|    4|          0|
    |add_ln130_13_reg_1419                                                                                         |  16|   0|   19|          3|
    |add_ln130_15_reg_1350                                                                                         |  16|   0|   19|          3|
    |add_ln130_reg_1223                                                                                            |   8|   0|   10|          2|
    |add_ln141_reg_1428                                                                                            |   4|   0|    4|          0|
    |add_ln39_reg_1274                                                                                             |  11|   0|   11|          0|
    |add_ln46_1_reg_1228                                                                                           |   8|   0|   11|          3|
    |add_ln62_1_reg_1241                                                                                           |  14|   0|   14|          0|
    |ap_CS_fsm                                                                                                     |  14|   0|   14|          0|
    |conv_bias_buf_ping_V_0_2_fu_184                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_0_3_reg_353                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_0_5_reg_411                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_1_2_fu_188                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_1_3_reg_343                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_1_5_reg_395                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_2_2_fu_192                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_2_3_reg_333                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_2_5_reg_379                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_3_2_fu_196                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_3_3_reg_323                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_3_5_reg_363                                                                              |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_0_1_fu_168                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_0_1_load_1_reg_1359                                                                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_0_1_load_reg_1384                                                                        |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_1_1_fu_172                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_1_1_load_1_reg_1364                                                                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_1_1_load_reg_1389                                                                        |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_2_1_fu_176                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_2_1_load_1_reg_1369                                                                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_2_1_load_reg_1394                                                                        |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_3_1_fu_180                                                                               |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_3_1_load_1_reg_1374                                                                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_3_1_load_reg_1399                                                                        |  16|   0|   16|          0|
    |empty_39_reg_1324                                                                                             |   4|   0|    4|          0|
    |empty_40_reg_1331                                                                                             |   1|   0|    1|          0|
    |grp_conv_7x7_fu_465_ap_start_reg                                                                              |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_fu_440_ap_start_reg                                                           |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_427_ap_start_reg         |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_1_fu_491_ap_start_reg  |   1|   0|    1|          0|
    |grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_1_fu_509_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln113_reg_1355                                                                                           |   1|   0|    1|          0|
    |icmp_ln140_reg_1424                                                                                           |   1|   0|    1|          0|
    |icmp_ln65_reg_1246                                                                                            |   1|   0|    1|          0|
    |icmp_ln78_reg_1315                                                                                            |   1|   0|    1|          0|
    |indvar_flatten166_fu_156                                                                                      |  11|   0|   11|          0|
    |indvar_flatten253_fu_164                                                                                      |  14|   0|   14|          0|
    |input_feature_map_read_reg_1203                                                                               |  64|   0|   64|          0|
    |layer_bias_read_reg_1193                                                                                      |  64|   0|   64|          0|
    |layer_weights_read_reg_1198                                                                                   |  64|   0|   64|          0|
    |mul_ln39_reg_1264                                                                                             |   9|   0|    9|          0|
    |output_feature_map_read_reg_1187                                                                              |  64|   0|   64|          0|
    |p_mid129_reg_1319                                                                                             |   1|   0|    1|          0|
    |select_ln24_1_reg_1287                                                                                        |   8|   0|   10|          2|
    |select_ln24_2_reg_1293                                                                                        |   8|   0|   11|          3|
    |select_ln24_3_reg_1298                                                                                        |   8|   0|   11|          3|
    |select_ln24_reg_1279                                                                                          |   5|   0|    5|          0|
    |select_ln39_1_reg_1257                                                                                        |   5|   0|    5|          0|
    |select_ln65_reg_1310                                                                                          |   6|   0|    6|          0|
    |shl_ln114_1_reg_1404                                                                                          |   4|   0|    6|          2|
    |shl_ln130_1_mid_reg_1345                                                                                      |   9|   0|   17|          8|
    |shl_ln130_2_mid_reg_1409                                                                                      |   9|   0|   19|         10|
    |shl_ln130_3_mid_reg_1414                                                                                      |   9|   0|   17|          8|
    |shl_ln130_6_reg_1233                                                                                          |   8|   0|   11|          3|
    |shl_ln130_mid_reg_1340                                                                                        |   9|   0|   19|         10|
    |shl_ln_reg_1335                                                                                               |   4|   0|    6|          2|
    |ti_fu_160                                                                                                     |   5|   0|    5|          0|
    |tj_fu_152                                                                                                     |   6|   0|    6|          0|
    |tk_fu_148                                                                                                     |   5|   0|    5|          0|
    |zext_ln65_reg_1304                                                                                            |   8|   0|   19|         11|
    +--------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                                         | 900|   0|  973|         73|
    +--------------------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|            fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|            fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WDATA         |  out|   32|       m_axi|            wt|       pointer|
|m_axi_wt_WSTRB         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RDATA         |   in|   32|       m_axi|            wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|            wt|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

