
slave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087a0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  080088b0  080088b0  000098b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d60  08008d60  0000a1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008d60  08008d60  00009d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d68  08008d68  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d68  08008d68  00009d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d6c  08008d6c  00009d6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008d70  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  200001d4  08008f44  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  08008f44  0000a460  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001056b  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c1d  00000000  00000000  0001a768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001148  00000000  00000000  0001d388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d78  00000000  00000000  0001e4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a26c  00000000  00000000  0001f248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015ccf  00000000  00000000  000394b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009373d  00000000  00000000  0004f183  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e28c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d0c  00000000  00000000  000e2904  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000042  00000000  00000000  000e8610  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	08008898 	.word	0x08008898

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	08008898 	.word	0x08008898

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_d2lz>:
 8000d84:	b538      	push	{r3, r4, r5, lr}
 8000d86:	2200      	movs	r2, #0
 8000d88:	2300      	movs	r3, #0
 8000d8a:	4604      	mov	r4, r0
 8000d8c:	460d      	mov	r5, r1
 8000d8e:	f7ff fe15 	bl	80009bc <__aeabi_dcmplt>
 8000d92:	b928      	cbnz	r0, 8000da0 <__aeabi_d2lz+0x1c>
 8000d94:	4620      	mov	r0, r4
 8000d96:	4629      	mov	r1, r5
 8000d98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d9c:	f000 b80a 	b.w	8000db4 <__aeabi_d2ulz>
 8000da0:	4620      	mov	r0, r4
 8000da2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000da6:	f000 f805 	bl	8000db4 <__aeabi_d2ulz>
 8000daa:	4240      	negs	r0, r0
 8000dac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000db0:	bd38      	pop	{r3, r4, r5, pc}
 8000db2:	bf00      	nop

08000db4 <__aeabi_d2ulz>:
 8000db4:	b5d0      	push	{r4, r6, r7, lr}
 8000db6:	2200      	movs	r2, #0
 8000db8:	4b0b      	ldr	r3, [pc, #44]	@ (8000de8 <__aeabi_d2ulz+0x34>)
 8000dba:	4606      	mov	r6, r0
 8000dbc:	460f      	mov	r7, r1
 8000dbe:	f7ff fb8b 	bl	80004d8 <__aeabi_dmul>
 8000dc2:	f7ff fe61 	bl	8000a88 <__aeabi_d2uiz>
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	f7ff fb0c 	bl	80003e4 <__aeabi_ui2d>
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4b07      	ldr	r3, [pc, #28]	@ (8000dec <__aeabi_d2ulz+0x38>)
 8000dd0:	f7ff fb82 	bl	80004d8 <__aeabi_dmul>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	4630      	mov	r0, r6
 8000dda:	4639      	mov	r1, r7
 8000ddc:	f7ff f9c4 	bl	8000168 <__aeabi_dsub>
 8000de0:	f7ff fe52 	bl	8000a88 <__aeabi_d2uiz>
 8000de4:	4621      	mov	r1, r4
 8000de6:	bdd0      	pop	{r4, r6, r7, pc}
 8000de8:	3df00000 	.word	0x3df00000
 8000dec:	41f00000 	.word	0x41f00000

08000df0 <BH1750_Start>:

uint8_t mcy=0;
uint8_t BUF[3];
/***开始信号**/
void BH1750_Start()
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_SET);                    //拉高数据线
 8000df4:	2201      	movs	r2, #1
 8000df6:	2180      	movs	r1, #128	@ 0x80
 8000df8:	480c      	ldr	r0, [pc, #48]	@ (8000e2c <BH1750_Start+0x3c>)
 8000dfa:	f001 feca 	bl	8002b92 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_SET);                   //拉高时钟线
 8000dfe:	2201      	movs	r2, #1
 8000e00:	2140      	movs	r1, #64	@ 0x40
 8000e02:	480a      	ldr	r0, [pc, #40]	@ (8000e2c <BH1750_Start+0x3c>)
 8000e04:	f001 fec5 	bl	8002b92 <HAL_GPIO_WritePin>
    delay_us(5);
 8000e08:	2005      	movs	r0, #5
 8000e0a:	f000 fc37 	bl	800167c <delay_us>
    HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_RESET);                    //产生下降沿
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2180      	movs	r1, #128	@ 0x80
 8000e12:	4806      	ldr	r0, [pc, #24]	@ (8000e2c <BH1750_Start+0x3c>)
 8000e14:	f001 febd 	bl	8002b92 <HAL_GPIO_WritePin>
    delay_us(5);
 8000e18:	2005      	movs	r0, #5
 8000e1a:	f000 fc2f 	bl	800167c <delay_us>
    HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_RESET);                    //拉低时钟线
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2140      	movs	r1, #64	@ 0x40
 8000e22:	4802      	ldr	r0, [pc, #8]	@ (8000e2c <BH1750_Start+0x3c>)
 8000e24:	f001 feb5 	bl	8002b92 <HAL_GPIO_WritePin>
}
 8000e28:	bf00      	nop
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40010c00 	.word	0x40010c00

08000e30 <BH1750_Stop>:

/*****停止信号******/
void BH1750_Stop()
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_RESET);                   //拉低数据线
 8000e34:	2200      	movs	r2, #0
 8000e36:	2180      	movs	r1, #128	@ 0x80
 8000e38:	480a      	ldr	r0, [pc, #40]	@ (8000e64 <BH1750_Stop+0x34>)
 8000e3a:	f001 feaa 	bl	8002b92 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_SET);                      //拉高时钟线
 8000e3e:	2201      	movs	r2, #1
 8000e40:	2140      	movs	r1, #64	@ 0x40
 8000e42:	4808      	ldr	r0, [pc, #32]	@ (8000e64 <BH1750_Stop+0x34>)
 8000e44:	f001 fea5 	bl	8002b92 <HAL_GPIO_WritePin>
    delay_us(5);
 8000e48:	2005      	movs	r0, #5
 8000e4a:	f000 fc17 	bl	800167c <delay_us>
    HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_SET);                    //产生上升沿
 8000e4e:	2201      	movs	r2, #1
 8000e50:	2180      	movs	r1, #128	@ 0x80
 8000e52:	4804      	ldr	r0, [pc, #16]	@ (8000e64 <BH1750_Stop+0x34>)
 8000e54:	f001 fe9d 	bl	8002b92 <HAL_GPIO_WritePin>
    delay_us(5);
 8000e58:	2005      	movs	r0, #5
 8000e5a:	f000 fc0f 	bl	800167c <delay_us>
}
 8000e5e:	bf00      	nop
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40010c00 	.word	0x40010c00

08000e68 <Init_BH1750>:
/*****初始化BH1750******/
void Init_BH1750()
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
		BH1750_Start();                                                 //起始信号
 8000e6c:	f7ff ffc0 	bl	8000df0 <BH1750_Start>
		BH1750_SendByte(SlaveAddress);                                  //发送设备地址+写信号
 8000e70:	2046      	movs	r0, #70	@ 0x46
 8000e72:	f000 f8fd 	bl	8001070 <BH1750_SendByte>
		BH1750_SendByte(0x01);                                  //内部寄存器地址
 8000e76:	2001      	movs	r0, #1
 8000e78:	f000 f8fa 	bl	8001070 <BH1750_SendByte>
		BH1750_Stop();                                                  //停止信号
 8000e7c:	f7ff ffd8 	bl	8000e30 <BH1750_Stop>

}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}

08000e84 <mread>:

//连续读出BH1750内部数据
void mread(void)
{
 8000e84:	b590      	push	{r4, r7, lr}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
	uint8_t i;
    BH1750_Start();                          //起始信号
 8000e8a:	f7ff ffb1 	bl	8000df0 <BH1750_Start>
    BH1750_SendByte(SlaveAddress+1);         //发送设备地址・+读信号
 8000e8e:	2047      	movs	r0, #71	@ 0x47
 8000e90:	f000 f8ee 	bl	8001070 <BH1750_SendByte>

	 for (i=0; i<3; i++)                      //连续读取6个地址数据到BUF
 8000e94:	2300      	movs	r3, #0
 8000e96:	71fb      	strb	r3, [r7, #7]
 8000e98:	e013      	b.n	8000ec2 <mread+0x3e>
     {
        BUF[i] = BH1750_RecvByte();
 8000e9a:	79fc      	ldrb	r4, [r7, #7]
 8000e9c:	f000 f934 	bl	8001108 <BH1750_RecvByte>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8000edc <mread+0x58>)
 8000ea6:	551a      	strb	r2, [r3, r4]
        if (i == 3)
 8000ea8:	79fb      	ldrb	r3, [r7, #7]
 8000eaa:	2b03      	cmp	r3, #3
 8000eac:	d103      	bne.n	8000eb6 <mread+0x32>
        {
           BH1750_SendACK(1);                //最后一个数据需要回NOACK
 8000eae:	2001      	movs	r0, #1
 8000eb0:	f000 f868 	bl	8000f84 <BH1750_SendACK>
 8000eb4:	e002      	b.n	8000ebc <mread+0x38>
        }
        else
        {
          BH1750_SendACK(0);                //回应ACK
 8000eb6:	2000      	movs	r0, #0
 8000eb8:	f000 f864 	bl	8000f84 <BH1750_SendACK>
	 for (i=0; i<3; i++)                      //连续读取6个地址数据到BUF
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	71fb      	strb	r3, [r7, #7]
 8000ec2:	79fb      	ldrb	r3, [r7, #7]
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	d9e8      	bls.n	8000e9a <mread+0x16>
        }
     }

    BH1750_Stop();                          //停止信号
 8000ec8:	f7ff ffb2 	bl	8000e30 <BH1750_Stop>
    Delay_mms(5);
 8000ecc:	2005      	movs	r0, #5
 8000ece:	f000 f83d 	bl	8000f4c <Delay_mms>

}
 8000ed2:	bf00      	nop
 8000ed4:	370c      	adds	r7, #12
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd90      	pop	{r4, r7, pc}
 8000eda:	bf00      	nop
 8000edc:	200001f4 	.word	0x200001f4

08000ee0 <Value_GY30>:

uint32_t Value_GY30(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
	uint16_t dis_data;
	uint16_t Value_GY_30;
    Single_Write_BH1750(0x01);   // power on
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	f000 f8fa 	bl	80010e0 <Single_Write_BH1750>
    Single_Write_BH1750(0x10);   // H- resolution mode
 8000eec:	2010      	movs	r0, #16
 8000eee:	f000 f8f7 	bl	80010e0 <Single_Write_BH1750>
    HAL_Delay(180);            //延时180ms
 8000ef2:	20b4      	movs	r0, #180	@ 0xb4
 8000ef4:	f000 ff7e 	bl	8001df4 <HAL_Delay>
    mread();       //连续读出数据，存储在BUF中
 8000ef8:	f7ff ffc4 	bl	8000e84 <mread>
    dis_data=BUF[0];
 8000efc:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <Value_GY30+0x64>)
 8000efe:	781b      	ldrb	r3, [r3, #0]
 8000f00:	80fb      	strh	r3, [r7, #6]
    dis_data=(dis_data<<8)+BUF[1];//字节合成数据
 8000f02:	88fb      	ldrh	r3, [r7, #6]
 8000f04:	021b      	lsls	r3, r3, #8
 8000f06:	b29b      	uxth	r3, r3
 8000f08:	4a0e      	ldr	r2, [pc, #56]	@ (8000f44 <Value_GY30+0x64>)
 8000f0a:	7852      	ldrb	r2, [r2, #1]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	80fb      	strh	r3, [r7, #6]
    Value_GY_30=(float)dis_data/1.2;
 8000f10:	88fb      	ldrh	r3, [r7, #6]
 8000f12:	4618      	mov	r0, r3
 8000f14:	f7ff fede 	bl	8000cd4 <__aeabi_ui2f>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f7ff fa84 	bl	8000428 <__aeabi_f2d>
 8000f20:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 8000f24:	4b08      	ldr	r3, [pc, #32]	@ (8000f48 <Value_GY30+0x68>)
 8000f26:	f7ff fc01 	bl	800072c <__aeabi_ddiv>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	460b      	mov	r3, r1
 8000f2e:	4610      	mov	r0, r2
 8000f30:	4619      	mov	r1, r3
 8000f32:	f7ff fda9 	bl	8000a88 <__aeabi_d2uiz>
 8000f36:	4603      	mov	r3, r0
 8000f38:	80bb      	strh	r3, [r7, #4]
    return Value_GY_30;
 8000f3a:	88bb      	ldrh	r3, [r7, #4]
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	200001f4 	.word	0x200001f4
 8000f48:	3ff33333 	.word	0x3ff33333

08000f4c <Delay_mms>:
//系统主频72MHZ
void Delay_mms(uint16_t tmp)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b085      	sub	sp, #20
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	80fb      	strh	r3, [r7, #6]
	  uint16_t i=0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	81fb      	strh	r3, [r7, #14]
	  while(tmp--)
 8000f5a:	e008      	b.n	8000f6e <Delay_mms+0x22>
	  {
		i=12000;
 8000f5c:	f642 63e0 	movw	r3, #12000	@ 0x2ee0
 8000f60:	81fb      	strh	r3, [r7, #14]
		while(i--);
 8000f62:	bf00      	nop
 8000f64:	89fb      	ldrh	r3, [r7, #14]
 8000f66:	1e5a      	subs	r2, r3, #1
 8000f68:	81fa      	strh	r2, [r7, #14]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d1fa      	bne.n	8000f64 <Delay_mms+0x18>
	  while(tmp--)
 8000f6e:	88fb      	ldrh	r3, [r7, #6]
 8000f70:	1e5a      	subs	r2, r3, #1
 8000f72:	80fa      	strh	r2, [r7, #6]
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d1f1      	bne.n	8000f5c <Delay_mms+0x10>
      }
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	3714      	adds	r7, #20
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bc80      	pop	{r7}
 8000f82:	4770      	bx	lr

08000f84 <BH1750_SendACK>:
/**************************************
发送应答信号
入口参数:ack (0:ACK 1:NAK)
**************************************/
void BH1750_SendACK(int ack)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  GPIO_InitStruct.Pin = scl|sda;
 8000f8c:	23c0      	movs	r3, #192	@ 0xc0
 8000f8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f90:	2301      	movs	r3, #1
 8000f92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	2302      	movs	r3, #2
 8000f96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f98:	f107 0308 	add.w	r3, r7, #8
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4814      	ldr	r0, [pc, #80]	@ (8000ff0 <BH1750_SendACK+0x6c>)
 8000fa0:	f001 fc5c 	bl	800285c <HAL_GPIO_Init>
  if(ack == 1)   //写应答信号
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d105      	bne.n	8000fb6 <BH1750_SendACK+0x32>
	  HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_SET);
 8000faa:	2201      	movs	r2, #1
 8000fac:	2180      	movs	r1, #128	@ 0x80
 8000fae:	4810      	ldr	r0, [pc, #64]	@ (8000ff0 <BH1750_SendACK+0x6c>)
 8000fb0:	f001 fdef 	bl	8002b92 <HAL_GPIO_WritePin>
 8000fb4:	e007      	b.n	8000fc6 <BH1750_SendACK+0x42>
  else if(ack == 0)
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d115      	bne.n	8000fe8 <BH1750_SendACK+0x64>
   	  HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_RESET);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	2180      	movs	r1, #128	@ 0x80
 8000fc0:	480b      	ldr	r0, [pc, #44]	@ (8000ff0 <BH1750_SendACK+0x6c>)
 8000fc2:	f001 fde6 	bl	8002b92 <HAL_GPIO_WritePin>
  else
	  return;

  HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_SET);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	2140      	movs	r1, #64	@ 0x40
 8000fca:	4809      	ldr	r0, [pc, #36]	@ (8000ff0 <BH1750_SendACK+0x6c>)
 8000fcc:	f001 fde1 	bl	8002b92 <HAL_GPIO_WritePin>
  delay_us(5);
 8000fd0:	2005      	movs	r0, #5
 8000fd2:	f000 fb53 	bl	800167c <delay_us>
  HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2140      	movs	r1, #64	@ 0x40
 8000fda:	4805      	ldr	r0, [pc, #20]	@ (8000ff0 <BH1750_SendACK+0x6c>)
 8000fdc:	f001 fdd9 	bl	8002b92 <HAL_GPIO_WritePin>
  delay_us(5);
 8000fe0:	2005      	movs	r0, #5
 8000fe2:	f000 fb4b 	bl	800167c <delay_us>
 8000fe6:	e000      	b.n	8000fea <BH1750_SendACK+0x66>
	  return;
 8000fe8:	bf00      	nop
}
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40010c00 	.word	0x40010c00

08000ff4 <BH1750_RecvACK>:

/**************************************
接收应答信号
**************************************/
int BH1750_RecvACK()
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;  /*输入上拉*/
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffe:	2302      	movs	r3, #2
 8001000:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pin = sda;
 8001002:	2380      	movs	r3, #128	@ 0x80
 8001004:	603b      	str	r3, [r7, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001006:	463b      	mov	r3, r7
 8001008:	4619      	mov	r1, r3
 800100a:	4817      	ldr	r0, [pc, #92]	@ (8001068 <BH1750_RecvACK+0x74>)
 800100c:	f001 fc26 	bl	800285c <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_SET);            //拉高时钟线
 8001010:	2201      	movs	r2, #1
 8001012:	2140      	movs	r1, #64	@ 0x40
 8001014:	4814      	ldr	r0, [pc, #80]	@ (8001068 <BH1750_RecvACK+0x74>)
 8001016:	f001 fdbc 	bl	8002b92 <HAL_GPIO_WritePin>
    delay_us(5);
 800101a:	2005      	movs	r0, #5
 800101c:	f000 fb2e 	bl	800167c <delay_us>

	if(HAL_GPIO_ReadPin( GPIOB, sda ) == 1 )//读应答信号
 8001020:	2180      	movs	r1, #128	@ 0x80
 8001022:	4811      	ldr	r0, [pc, #68]	@ (8001068 <BH1750_RecvACK+0x74>)
 8001024:	f001 fd9e 	bl	8002b64 <HAL_GPIO_ReadPin>
 8001028:	4603      	mov	r3, r0
 800102a:	2b01      	cmp	r3, #1
 800102c:	d103      	bne.n	8001036 <BH1750_RecvACK+0x42>
        mcy = 1 ;
 800102e:	4b0f      	ldr	r3, [pc, #60]	@ (800106c <BH1750_RecvACK+0x78>)
 8001030:	2201      	movs	r2, #1
 8001032:	701a      	strb	r2, [r3, #0]
 8001034:	e002      	b.n	800103c <BH1750_RecvACK+0x48>
    else
        mcy = 0 ;
 8001036:	4b0d      	ldr	r3, [pc, #52]	@ (800106c <BH1750_RecvACK+0x78>)
 8001038:	2200      	movs	r2, #0
 800103a:	701a      	strb	r2, [r3, #0]

    HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_RESET);                    //拉低时钟线
 800103c:	2200      	movs	r2, #0
 800103e:	2140      	movs	r1, #64	@ 0x40
 8001040:	4809      	ldr	r0, [pc, #36]	@ (8001068 <BH1750_RecvACK+0x74>)
 8001042:	f001 fda6 	bl	8002b92 <HAL_GPIO_WritePin>
    delay_us(5);
 8001046:	2005      	movs	r0, #5
 8001048:	f000 fb18 	bl	800167c <delay_us>

    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104c:	2301      	movs	r3, #1
 800104e:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init( GPIOB, &GPIO_InitStruct );
 8001050:	463b      	mov	r3, r7
 8001052:	4619      	mov	r1, r3
 8001054:	4804      	ldr	r0, [pc, #16]	@ (8001068 <BH1750_RecvACK+0x74>)
 8001056:	f001 fc01 	bl	800285c <HAL_GPIO_Init>

    return mcy;
 800105a:	4b04      	ldr	r3, [pc, #16]	@ (800106c <BH1750_RecvACK+0x78>)
 800105c:	781b      	ldrb	r3, [r3, #0]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40010c00 	.word	0x40010c00
 800106c:	200001f0 	.word	0x200001f0

08001070 <BH1750_SendByte>:

/**************************************
向iic总线发送一个字节数据
**************************************/
void BH1750_SendByte(uint8_t dat)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
    uint8_t i;

    for (i=0; i<8; i++)         //8位计数器
 800107a:	2300      	movs	r3, #0
 800107c:	73fb      	strb	r3, [r7, #15]
 800107e:	e024      	b.n	80010ca <BH1750_SendByte+0x5a>
    {
		if( 0X80 & dat )
 8001080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001084:	2b00      	cmp	r3, #0
 8001086:	da05      	bge.n	8001094 <BH1750_SendByte+0x24>
			HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_SET);
 8001088:	2201      	movs	r2, #1
 800108a:	2180      	movs	r1, #128	@ 0x80
 800108c:	4813      	ldr	r0, [pc, #76]	@ (80010dc <BH1750_SendByte+0x6c>)
 800108e:	f001 fd80 	bl	8002b92 <HAL_GPIO_WritePin>
 8001092:	e004      	b.n	800109e <BH1750_SendByte+0x2e>
        else
            HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_RESET);
 8001094:	2200      	movs	r2, #0
 8001096:	2180      	movs	r1, #128	@ 0x80
 8001098:	4810      	ldr	r0, [pc, #64]	@ (80010dc <BH1750_SendByte+0x6c>)
 800109a:	f001 fd7a 	bl	8002b92 <HAL_GPIO_WritePin>

		dat <<= 1;
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	71fb      	strb	r3, [r7, #7]
        HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_SET);               //拉高时钟线
 80010a4:	2201      	movs	r2, #1
 80010a6:	2140      	movs	r1, #64	@ 0x40
 80010a8:	480c      	ldr	r0, [pc, #48]	@ (80010dc <BH1750_SendByte+0x6c>)
 80010aa:	f001 fd72 	bl	8002b92 <HAL_GPIO_WritePin>
        delay_us(5);
 80010ae:	2005      	movs	r0, #5
 80010b0:	f000 fae4 	bl	800167c <delay_us>
        HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_RESET);                //拉低时钟线
 80010b4:	2200      	movs	r2, #0
 80010b6:	2140      	movs	r1, #64	@ 0x40
 80010b8:	4808      	ldr	r0, [pc, #32]	@ (80010dc <BH1750_SendByte+0x6c>)
 80010ba:	f001 fd6a 	bl	8002b92 <HAL_GPIO_WritePin>
        delay_us(5);
 80010be:	2005      	movs	r0, #5
 80010c0:	f000 fadc 	bl	800167c <delay_us>
    for (i=0; i<8; i++)         //8位计数器
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
 80010c6:	3301      	adds	r3, #1
 80010c8:	73fb      	strb	r3, [r7, #15]
 80010ca:	7bfb      	ldrb	r3, [r7, #15]
 80010cc:	2b07      	cmp	r3, #7
 80010ce:	d9d7      	bls.n	8001080 <BH1750_SendByte+0x10>
    }
        BH1750_RecvACK();
 80010d0:	f7ff ff90 	bl	8000ff4 <BH1750_RecvACK>
}
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40010c00 	.word	0x40010c00

080010e0 <Single_Write_BH1750>:
//我们对BH1750发送命令时，要先发送器件地址+写入位，然后发送指令
//读取数据的时候，需要先发送器件地址+读入位，然后读取两字节数据

//写入指令
void Single_Write_BH1750(uint8_t REG_Address)//REG_Address是要写入的指令
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	71fb      	strb	r3, [r7, #7]
	BH1750_Start();                  //起始信号
 80010ea:	f7ff fe81 	bl	8000df0 <BH1750_Start>
	BH1750_SendByte(SlaveAddress);  //发送器件地址+写信号
 80010ee:	2046      	movs	r0, #70	@ 0x46
 80010f0:	f7ff ffbe 	bl	8001070 <BH1750_SendByte>
	BH1750_SendByte(REG_Address);   //写入指令，内部寄存器地址
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff ffba 	bl	8001070 <BH1750_SendByte>
	BH1750_Stop();                   //结束信号
 80010fc:	f7ff fe98 	bl	8000e30 <BH1750_Stop>
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <BH1750_RecvByte>:
/**************************************
从iic总线读取一个字节地址
**************************************/
uint8_t BH1750_RecvByte()
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b086      	sub	sp, #24
 800110c:	af00      	add	r7, sp, #0
    uint8_t i;
    uint8_t dat = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	75bb      	strb	r3, [r7, #22]
    uint8_t bit;

	GPIO_InitTypeDef GPIO_InitStruct;

    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;   /*上拉输入*/
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pin = sda;
 8001116:	2380      	movs	r3, #128	@ 0x80
 8001118:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800111a:	2302      	movs	r3, #2
 800111c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init( GPIOB, &GPIO_InitStruct );
 800111e:	1d3b      	adds	r3, r7, #4
 8001120:	4619      	mov	r1, r3
 8001122:	4820      	ldr	r0, [pc, #128]	@ (80011a4 <BH1750_RecvByte+0x9c>)
 8001124:	f001 fb9a 	bl	800285c <HAL_GPIO_Init>

    HAL_GPIO_WritePin(GPIOB, sda,GPIO_PIN_SET);          //准备读取数据
 8001128:	2201      	movs	r2, #1
 800112a:	2180      	movs	r1, #128	@ 0x80
 800112c:	481d      	ldr	r0, [pc, #116]	@ (80011a4 <BH1750_RecvByte+0x9c>)
 800112e:	f001 fd30 	bl	8002b92 <HAL_GPIO_WritePin>
    for (i=0; i<8; i++)         //8位计数器
 8001132:	2300      	movs	r3, #0
 8001134:	75fb      	strb	r3, [r7, #23]
 8001136:	e025      	b.n	8001184 <BH1750_RecvByte+0x7c>
    {
        dat <<= 1;
 8001138:	7dbb      	ldrb	r3, [r7, #22]
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	75bb      	strb	r3, [r7, #22]
        HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_SET);               //拉高时钟线
 800113e:	2201      	movs	r2, #1
 8001140:	2140      	movs	r1, #64	@ 0x40
 8001142:	4818      	ldr	r0, [pc, #96]	@ (80011a4 <BH1750_RecvByte+0x9c>)
 8001144:	f001 fd25 	bl	8002b92 <HAL_GPIO_WritePin>
        delay_us(5);
 8001148:	2005      	movs	r0, #5
 800114a:	f000 fa97 	bl	800167c <delay_us>

	    if(HAL_GPIO_ReadPin( GPIOB, sda ) == GPIO_PIN_SET)
 800114e:	2180      	movs	r1, #128	@ 0x80
 8001150:	4814      	ldr	r0, [pc, #80]	@ (80011a4 <BH1750_RecvByte+0x9c>)
 8001152:	f001 fd07 	bl	8002b64 <HAL_GPIO_ReadPin>
 8001156:	4603      	mov	r3, r0
 8001158:	2b01      	cmp	r3, #1
 800115a:	d102      	bne.n	8001162 <BH1750_RecvByte+0x5a>
             bit = 0X01;
 800115c:	2301      	movs	r3, #1
 800115e:	757b      	strb	r3, [r7, #21]
 8001160:	e001      	b.n	8001166 <BH1750_RecvByte+0x5e>
        else
             bit = 0x00;
 8001162:	2300      	movs	r3, #0
 8001164:	757b      	strb	r3, [r7, #21]

        dat |= bit;             //读数据
 8001166:	7dba      	ldrb	r2, [r7, #22]
 8001168:	7d7b      	ldrb	r3, [r7, #21]
 800116a:	4313      	orrs	r3, r2
 800116c:	75bb      	strb	r3, [r7, #22]

        HAL_GPIO_WritePin(GPIOB, scl,GPIO_PIN_RESET);                //拉低时钟线
 800116e:	2200      	movs	r2, #0
 8001170:	2140      	movs	r1, #64	@ 0x40
 8001172:	480c      	ldr	r0, [pc, #48]	@ (80011a4 <BH1750_RecvByte+0x9c>)
 8001174:	f001 fd0d 	bl	8002b92 <HAL_GPIO_WritePin>
        delay_us(5);
 8001178:	2005      	movs	r0, #5
 800117a:	f000 fa7f 	bl	800167c <delay_us>
    for (i=0; i<8; i++)         //8位计数器
 800117e:	7dfb      	ldrb	r3, [r7, #23]
 8001180:	3301      	adds	r3, #1
 8001182:	75fb      	strb	r3, [r7, #23]
 8001184:	7dfb      	ldrb	r3, [r7, #23]
 8001186:	2b07      	cmp	r3, #7
 8001188:	d9d6      	bls.n	8001138 <BH1750_RecvByte+0x30>
    }

	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118a:	2301      	movs	r3, #1
 800118c:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init( GPIOB, &GPIO_InitStruct );
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	4619      	mov	r1, r3
 8001192:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <BH1750_RecvByte+0x9c>)
 8001194:	f001 fb62 	bl	800285c <HAL_GPIO_Init>
    return dat;
 8001198:	7dbb      	ldrb	r3, [r7, #22]
}
 800119a:	4618      	mov	r0, r3
 800119c:	3718      	adds	r7, #24
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	40010c00 	.word	0x40010c00

080011a8 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	2200      	movs	r2, #0
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	605a      	str	r2, [r3, #4]
 80011b6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <MX_ADC1_Init+0x74>)
 80011ba:	4a19      	ldr	r2, [pc, #100]	@ (8001220 <MX_ADC1_Init+0x78>)
 80011bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80011be:	4b17      	ldr	r3, [pc, #92]	@ (800121c <MX_ADC1_Init+0x74>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011c4:	4b15      	ldr	r3, [pc, #84]	@ (800121c <MX_ADC1_Init+0x74>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011ca:	4b14      	ldr	r3, [pc, #80]	@ (800121c <MX_ADC1_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_ADC1_Init+0x74>)
 80011d2:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80011d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011d8:	4b10      	ldr	r3, [pc, #64]	@ (800121c <MX_ADC1_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_ADC1_Init+0x74>)
 80011e0:	2201      	movs	r2, #1
 80011e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011e4:	480d      	ldr	r0, [pc, #52]	@ (800121c <MX_ADC1_Init+0x74>)
 80011e6:	f000 fe29 	bl	8001e3c <HAL_ADC_Init>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80011f0:	f000 fb55 	bl	800189e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011f8:	2301      	movs	r3, #1
 80011fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80011fc:	2300      	movs	r3, #0
 80011fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	4619      	mov	r1, r3
 8001204:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_ADC1_Init+0x74>)
 8001206:	f001 f8b1 	bl	800236c <HAL_ADC_ConfigChannel>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001210:	f000 fb45 	bl	800189e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	3710      	adds	r7, #16
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	200001f8 	.word	0x200001f8
 8001220:	40012400 	.word	0x40012400

08001224 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b088      	sub	sp, #32
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 0310 	add.w	r3, r7, #16
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a14      	ldr	r2, [pc, #80]	@ (8001290 <HAL_ADC_MspInit+0x6c>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d121      	bne.n	8001288 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001244:	4b13      	ldr	r3, [pc, #76]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4a12      	ldr	r2, [pc, #72]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800124a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800124e:	6193      	str	r3, [r2, #24]
 8001250:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800125c:	4b0d      	ldr	r3, [pc, #52]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800125e:	699b      	ldr	r3, [r3, #24]
 8001260:	4a0c      	ldr	r2, [pc, #48]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 8001262:	f043 0304 	orr.w	r3, r3, #4
 8001266:	6193      	str	r3, [r2, #24]
 8001268:	4b0a      	ldr	r3, [pc, #40]	@ (8001294 <HAL_ADC_MspInit+0x70>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	f003 0304 	and.w	r3, r3, #4
 8001270:	60bb      	str	r3, [r7, #8]
 8001272:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001274:	2301      	movs	r3, #1
 8001276:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001278:	2303      	movs	r3, #3
 800127a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800127c:	f107 0310 	add.w	r3, r7, #16
 8001280:	4619      	mov	r1, r3
 8001282:	4805      	ldr	r0, [pc, #20]	@ (8001298 <HAL_ADC_MspInit+0x74>)
 8001284:	f001 faea 	bl	800285c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001288:	bf00      	nop
 800128a:	3720      	adds	r7, #32
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40012400 	.word	0x40012400
 8001294:	40021000 	.word	0x40021000
 8001298:	40010800 	.word	0x40010800

0800129c <DHT11_REST>:
#include "main.h"

void DHT11_REST(void ) //主机发出起始信号
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
	DHT11_OUT();
 80012a0:	f000 f948 	bl	8001534 <DHT11_OUT>
	HAL_GPIO_WritePin (GPIOA ,GPIO_PIN_1 ,GPIO_PIN_RESET );
 80012a4:	2200      	movs	r2, #0
 80012a6:	2102      	movs	r1, #2
 80012a8:	4807      	ldr	r0, [pc, #28]	@ (80012c8 <DHT11_REST+0x2c>)
 80012aa:	f001 fc72 	bl	8002b92 <HAL_GPIO_WritePin>
	HAL_Delay (20);
 80012ae:	2014      	movs	r0, #20
 80012b0:	f000 fda0 	bl	8001df4 <HAL_Delay>
	HAL_GPIO_WritePin (GPIOA ,GPIO_PIN_1 ,GPIO_PIN_SET );
 80012b4:	2201      	movs	r2, #1
 80012b6:	2102      	movs	r1, #2
 80012b8:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <DHT11_REST+0x2c>)
 80012ba:	f001 fc6a 	bl	8002b92 <HAL_GPIO_WritePin>
	delay_us (30);
 80012be:	201e      	movs	r0, #30
 80012c0:	f000 f9dc 	bl	800167c <delay_us>
}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40010800 	.word	0x40010800

080012cc <DHT11_Check>:
//若有负信号输入，当信号引脚连接到GND或者其他低电平信号时，GPIO端口会检测到低电平并显示为0。
//这是因为负信号的优先级高于上拉电阻的电平设置。


uint8_t DHT11_Check(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
    uint8_t retry = 0;
 80012d2:	2300      	movs	r3, #0
 80012d4:	71fb      	strb	r3, [r7, #7]

    DHT11_IN();  // 设置数据引脚为输入模式
 80012d6:	f000 f949 	bl	800156c <DHT11_IN>

    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1 && retry < 80)
 80012da:	e005      	b.n	80012e8 <DHT11_Check+0x1c>
    {
        retry++;
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	3301      	adds	r3, #1
 80012e0:	71fb      	strb	r3, [r7, #7]
        delay_us(1);  // 延迟1微秒
 80012e2:	2001      	movs	r0, #1
 80012e4:	f000 f9ca 	bl	800167c <delay_us>
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 1 && retry < 80)
 80012e8:	2102      	movs	r1, #2
 80012ea:	4815      	ldr	r0, [pc, #84]	@ (8001340 <DHT11_Check+0x74>)
 80012ec:	f001 fc3a 	bl	8002b64 <HAL_GPIO_ReadPin>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b01      	cmp	r3, #1
 80012f4:	d102      	bne.n	80012fc <DHT11_Check+0x30>
 80012f6:	79fb      	ldrb	r3, [r7, #7]
 80012f8:	2b4f      	cmp	r3, #79	@ 0x4f
 80012fa:	d9ef      	bls.n	80012dc <DHT11_Check+0x10>
    }

    if (retry >= 80)
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b4f      	cmp	r3, #79	@ 0x4f
 8001300:	d901      	bls.n	8001306 <DHT11_Check+0x3a>
        return 1;  // 如果在规定时间内引脚仍为高电平，表示传感器未响应，返回错误代码 1
 8001302:	2301      	movs	r3, #1
 8001304:	e018      	b.n	8001338 <DHT11_Check+0x6c>
    else
        retry = 0;
 8001306:	2300      	movs	r3, #0
 8001308:	71fb      	strb	r3, [r7, #7]

    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0 && retry < 80)
 800130a:	e005      	b.n	8001318 <DHT11_Check+0x4c>
    {
        retry++;
 800130c:	79fb      	ldrb	r3, [r7, #7]
 800130e:	3301      	adds	r3, #1
 8001310:	71fb      	strb	r3, [r7, #7]
        delay_us(1);  // 延迟1微秒
 8001312:	2001      	movs	r0, #1
 8001314:	f000 f9b2 	bl	800167c <delay_us>
    while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) == 0 && retry < 80)
 8001318:	2102      	movs	r1, #2
 800131a:	4809      	ldr	r0, [pc, #36]	@ (8001340 <DHT11_Check+0x74>)
 800131c:	f001 fc22 	bl	8002b64 <HAL_GPIO_ReadPin>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d102      	bne.n	800132c <DHT11_Check+0x60>
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b4f      	cmp	r3, #79	@ 0x4f
 800132a:	d9ef      	bls.n	800130c <DHT11_Check+0x40>
    }

    if (retry >= 80)
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	2b4f      	cmp	r3, #79	@ 0x4f
 8001330:	d901      	bls.n	8001336 <DHT11_Check+0x6a>
        return 1;  // 如果在规定时间内引脚仍为低电平，表示传感器未响应，返回错误代码 1
 8001332:	2301      	movs	r3, #1
 8001334:	e000      	b.n	8001338 <DHT11_Check+0x6c>

    return 0;  // 传感器响应正常，返回成功代码 0
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	40010800 	.word	0x40010800

08001344 <DHT11_Read_Bit>:
//读取一个位,参考高低电平的时序
uint8_t DHT11_Read_Bit(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
	uint8_t retry=0;
 800134a:	2300      	movs	r3, #0
 800134c:	71fb      	strb	r3, [r7, #7]
	while((HAL_GPIO_ReadPin (GPIOA ,GPIO_PIN_1)==1) && (retry <100))
 800134e:	e005      	b.n	800135c <DHT11_Read_Bit+0x18>
	{
		retry ++;
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	3301      	adds	r3, #1
 8001354:	71fb      	strb	r3, [r7, #7]
		delay_us (1);
 8001356:	2001      	movs	r0, #1
 8001358:	f000 f990 	bl	800167c <delay_us>
	while((HAL_GPIO_ReadPin (GPIOA ,GPIO_PIN_1)==1) && (retry <100))
 800135c:	2102      	movs	r1, #2
 800135e:	4816      	ldr	r0, [pc, #88]	@ (80013b8 <DHT11_Read_Bit+0x74>)
 8001360:	f001 fc00 	bl	8002b64 <HAL_GPIO_ReadPin>
 8001364:	4603      	mov	r3, r0
 8001366:	2b01      	cmp	r3, #1
 8001368:	d102      	bne.n	8001370 <DHT11_Read_Bit+0x2c>
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2b63      	cmp	r3, #99	@ 0x63
 800136e:	d9ef      	bls.n	8001350 <DHT11_Read_Bit+0xc>
	}
	retry=0;
 8001370:	2300      	movs	r3, #0
 8001372:	71fb      	strb	r3, [r7, #7]
	while((HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_1)==0) && (retry <100))
 8001374:	e005      	b.n	8001382 <DHT11_Read_Bit+0x3e>
	{
		retry ++;
 8001376:	79fb      	ldrb	r3, [r7, #7]
 8001378:	3301      	adds	r3, #1
 800137a:	71fb      	strb	r3, [r7, #7]
		delay_us (1);
 800137c:	2001      	movs	r0, #1
 800137e:	f000 f97d 	bl	800167c <delay_us>
	while((HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_1)==0) && (retry <100))
 8001382:	2102      	movs	r1, #2
 8001384:	480c      	ldr	r0, [pc, #48]	@ (80013b8 <DHT11_Read_Bit+0x74>)
 8001386:	f001 fbed 	bl	8002b64 <HAL_GPIO_ReadPin>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d102      	bne.n	8001396 <DHT11_Read_Bit+0x52>
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	2b63      	cmp	r3, #99	@ 0x63
 8001394:	d9ef      	bls.n	8001376 <DHT11_Read_Bit+0x32>
	}
	delay_us (40);
 8001396:	2028      	movs	r0, #40	@ 0x28
 8001398:	f000 f970 	bl	800167c <delay_us>
	if(HAL_GPIO_ReadPin (GPIOA ,GPIO_PIN_1 )==1)
 800139c:	2102      	movs	r1, #2
 800139e:	4806      	ldr	r0, [pc, #24]	@ (80013b8 <DHT11_Read_Bit+0x74>)
 80013a0:	f001 fbe0 	bl	8002b64 <HAL_GPIO_ReadPin>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d101      	bne.n	80013ae <DHT11_Read_Bit+0x6a>
		return 1;// 返回读取到的位为高电平
 80013aa:	2301      	movs	r3, #1
 80013ac:	e000      	b.n	80013b0 <DHT11_Read_Bit+0x6c>
	else
		return 0;// 返回读取到的位为低电平
 80013ae:	2300      	movs	r3, #0
}
 80013b0:	4618      	mov	r0, r3
 80013b2:	3708      	adds	r7, #8
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	40010800 	.word	0x40010800

080013bc <DHT11_Read_Byte>:

//读取一个字节,接收数据
uint8_t DHT11_Read_Byte(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
	uint8_t dat=0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=0;i<8;i++)
 80013c6:	2300      	movs	r3, #0
 80013c8:	71bb      	strb	r3, [r7, #6]
 80013ca:	e00c      	b.n	80013e6 <DHT11_Read_Byte+0x2a>
	{
		dat <<= 1;
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	71fb      	strb	r3, [r7, #7]
		dat |= DHT11_Read_Bit();
 80013d2:	f7ff ffb7 	bl	8001344 <DHT11_Read_Bit>
 80013d6:	4603      	mov	r3, r0
 80013d8:	461a      	mov	r2, r3
 80013da:	79fb      	ldrb	r3, [r7, #7]
 80013dc:	4313      	orrs	r3, r2
 80013de:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=0;i<8;i++)
 80013e0:	79bb      	ldrb	r3, [r7, #6]
 80013e2:	3301      	adds	r3, #1
 80013e4:	71bb      	strb	r3, [r7, #6]
 80013e6:	79bb      	ldrb	r3, [r7, #6]
 80013e8:	2b07      	cmp	r3, #7
 80013ea:	d9ef      	bls.n	80013cc <DHT11_Read_Byte+0x10>
	}
	return dat;
 80013ec:	79fb      	ldrb	r3, [r7, #7]

}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <DHT11_Read_Data>:
//更据上面的数据格式,解码数据
uint8_t DHT11_Read_Data(uint8_t* humi, uint8_t* temp)
{
 80013f6:	b590      	push	{r4, r7, lr}
 80013f8:	b085      	sub	sp, #20
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
 80013fe:	6039      	str	r1, [r7, #0]
    uint8_t buf[5];  // 存储读取到的5个字节数据的缓冲区

    DHT11_REST();  // 初始化传感器通信
 8001400:	f7ff ff4c 	bl	800129c <DHT11_REST>

    if (DHT11_Check() == 0)  // 检查传感器是否正常响应
 8001404:	f7ff ff62 	bl	80012cc <DHT11_Check>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d124      	bne.n	8001458 <DHT11_Read_Data+0x62>
    {
        for (uint8_t i = 0; i < 5; i++)
 800140e:	2300      	movs	r3, #0
 8001410:	73fb      	strb	r3, [r7, #15]
 8001412:	e00c      	b.n	800142e <DHT11_Read_Data+0x38>
            buf[i] = DHT11_Read_Byte();  // 逐个字节读取传感器发送的数据
 8001414:	7bfc      	ldrb	r4, [r7, #15]
 8001416:	f7ff ffd1 	bl	80013bc <DHT11_Read_Byte>
 800141a:	4603      	mov	r3, r0
 800141c:	461a      	mov	r2, r3
 800141e:	f104 0310 	add.w	r3, r4, #16
 8001422:	443b      	add	r3, r7
 8001424:	f803 2c08 	strb.w	r2, [r3, #-8]
        for (uint8_t i = 0; i < 5; i++)
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	3301      	adds	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	2b04      	cmp	r3, #4
 8001432:	d9ef      	bls.n	8001414 <DHT11_Read_Data+0x1e>

        if ((buf[0] + buf[1] + buf[2] + buf[3]) == buf[4])  // 校验数据的准确性
 8001434:	7a3b      	ldrb	r3, [r7, #8]
 8001436:	461a      	mov	r2, r3
 8001438:	7a7b      	ldrb	r3, [r7, #9]
 800143a:	4413      	add	r3, r2
 800143c:	7aba      	ldrb	r2, [r7, #10]
 800143e:	4413      	add	r3, r2
 8001440:	7afa      	ldrb	r2, [r7, #11]
 8001442:	4413      	add	r3, r2
 8001444:	7b3a      	ldrb	r2, [r7, #12]
 8001446:	4293      	cmp	r3, r2
 8001448:	d108      	bne.n	800145c <DHT11_Read_Data+0x66>
        {
            *humi = buf[0];  // 将湿度值存储到指定的变量中
 800144a:	7a3a      	ldrb	r2, [r7, #8]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	701a      	strb	r2, [r3, #0]
            *temp = buf[2];  // 将温度值存储到指定的变量中
 8001450:	7aba      	ldrb	r2, [r7, #10]
 8001452:	683b      	ldr	r3, [r7, #0]
 8001454:	701a      	strb	r2, [r3, #0]
 8001456:	e001      	b.n	800145c <DHT11_Read_Data+0x66>
        }
    }
    else
    {
        return 1;  // 传感器响应异常，返回错误代码
 8001458:	2301      	movs	r3, #1
 800145a:	e000      	b.n	800145e <DHT11_Read_Data+0x68>
    }

    return 0;  // 读取数据成功，返回正常代码
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3714      	adds	r7, #20
 8001462:	46bd      	mov	sp, r7
 8001464:	bd90      	pop	{r4, r7, pc}
	...

08001468 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146e:	f107 0310 	add.w	r3, r7, #16
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
 8001476:	605a      	str	r2, [r3, #4]
 8001478:	609a      	str	r2, [r3, #8]
 800147a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800147c:	4b2a      	ldr	r3, [pc, #168]	@ (8001528 <MX_GPIO_Init+0xc0>)
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	4a29      	ldr	r2, [pc, #164]	@ (8001528 <MX_GPIO_Init+0xc0>)
 8001482:	f043 0320 	orr.w	r3, r3, #32
 8001486:	6193      	str	r3, [r2, #24]
 8001488:	4b27      	ldr	r3, [pc, #156]	@ (8001528 <MX_GPIO_Init+0xc0>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	f003 0320 	and.w	r3, r3, #32
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001494:	4b24      	ldr	r3, [pc, #144]	@ (8001528 <MX_GPIO_Init+0xc0>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	4a23      	ldr	r2, [pc, #140]	@ (8001528 <MX_GPIO_Init+0xc0>)
 800149a:	f043 0304 	orr.w	r3, r3, #4
 800149e:	6193      	str	r3, [r2, #24]
 80014a0:	4b21      	ldr	r3, [pc, #132]	@ (8001528 <MX_GPIO_Init+0xc0>)
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	f003 0304 	and.w	r3, r3, #4
 80014a8:	60bb      	str	r3, [r7, #8]
 80014aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001528 <MX_GPIO_Init+0xc0>)
 80014ae:	699b      	ldr	r3, [r3, #24]
 80014b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001528 <MX_GPIO_Init+0xc0>)
 80014b2:	f043 0308 	orr.w	r3, r3, #8
 80014b6:	6193      	str	r3, [r2, #24]
 80014b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001528 <MX_GPIO_Init+0xc0>)
 80014ba:	699b      	ldr	r3, [r3, #24]
 80014bc:	f003 0308 	and.w	r3, r3, #8
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80014c4:	2200      	movs	r2, #0
 80014c6:	2102      	movs	r1, #2
 80014c8:	4818      	ldr	r0, [pc, #96]	@ (800152c <MX_GPIO_Init+0xc4>)
 80014ca:	f001 fb62 	bl	8002b92 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80014d4:	4816      	ldr	r0, [pc, #88]	@ (8001530 <MX_GPIO_Init+0xc8>)
 80014d6:	f001 fb5c 	bl	8002b92 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_SET);
 80014da:	2201      	movs	r2, #1
 80014dc:	2130      	movs	r1, #48	@ 0x30
 80014de:	4814      	ldr	r0, [pc, #80]	@ (8001530 <MX_GPIO_Init+0xc8>)
 80014e0:	f001 fb57 	bl	8002b92 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80014e4:	2302      	movs	r3, #2
 80014e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e8:	2301      	movs	r3, #1
 80014ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f0:	2302      	movs	r3, #2
 80014f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f4:	f107 0310 	add.w	r3, r7, #16
 80014f8:	4619      	mov	r1, r3
 80014fa:	480c      	ldr	r0, [pc, #48]	@ (800152c <MX_GPIO_Init+0xc4>)
 80014fc:	f001 f9ae 	bl	800285c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_4|GPIO_PIN_5;
 8001500:	f241 0330 	movw	r3, #4144	@ 0x1030
 8001504:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001506:	2301      	movs	r3, #1
 8001508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150e:	2302      	movs	r3, #2
 8001510:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001512:	f107 0310 	add.w	r3, r7, #16
 8001516:	4619      	mov	r1, r3
 8001518:	4805      	ldr	r0, [pc, #20]	@ (8001530 <MX_GPIO_Init+0xc8>)
 800151a:	f001 f99f 	bl	800285c <HAL_GPIO_Init>

}
 800151e:	bf00      	nop
 8001520:	3720      	adds	r7, #32
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	40021000 	.word	0x40021000
 800152c:	40010800 	.word	0x40010800
 8001530:	40010c00 	.word	0x40010c00

08001534 <DHT11_OUT>:

/* USER CODE BEGIN 2 */
void DHT11_OUT(void)//输出引脚
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800153a:	463b      	mov	r3, r7
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001546:	2302      	movs	r3, #2
 8001548:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800154a:	2301      	movs	r3, #1
 800154c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800154e:	2301      	movs	r3, #1
 8001550:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001552:	2302      	movs	r3, #2
 8001554:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001556:	463b      	mov	r3, r7
 8001558:	4619      	mov	r1, r3
 800155a:	4803      	ldr	r0, [pc, #12]	@ (8001568 <DHT11_OUT+0x34>)
 800155c:	f001 f97e 	bl	800285c <HAL_GPIO_Init>
}
 8001560:	bf00      	nop
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	40010800 	.word	0x40010800

0800156c <DHT11_IN>:
void DHT11_IN(void )//输入引脚
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001572:	463b      	mov	r3, r7
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]
 8001578:	605a      	str	r2, [r3, #4]
 800157a:	609a      	str	r2, [r3, #8]
 800157c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 800157e:	2302      	movs	r3, #2
 8001580:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT ;
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001586:	2301      	movs	r3, #1
 8001588:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158a:	2302      	movs	r3, #2
 800158c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158e:	463b      	mov	r3, r7
 8001590:	4619      	mov	r1, r3
 8001592:	4803      	ldr	r0, [pc, #12]	@ (80015a0 <DHT11_IN+0x34>)
 8001594:	f001 f962 	bl	800285c <HAL_GPIO_Init>
}
 8001598:	bf00      	nop
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	40010800 	.word	0x40010800

080015a4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015a8:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015aa:	4a13      	ldr	r2, [pc, #76]	@ (80015f8 <MX_I2C1_Init+0x54>)
 80015ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80015ae:	4b11      	ldr	r3, [pc, #68]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015b0:	4a12      	ldr	r2, [pc, #72]	@ (80015fc <MX_I2C1_Init+0x58>)
 80015b2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015b4:	4b0f      	ldr	r3, [pc, #60]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015bc:	2200      	movs	r2, #0
 80015be:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80015c6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c8:	4b0a      	ldr	r3, [pc, #40]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015d4:	4b07      	ldr	r3, [pc, #28]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015da:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015dc:	2200      	movs	r2, #0
 80015de:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015e0:	4804      	ldr	r0, [pc, #16]	@ (80015f4 <MX_I2C1_Init+0x50>)
 80015e2:	f001 faef 	bl	8002bc4 <HAL_I2C_Init>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015ec:	f000 f957 	bl	800189e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	20000228 	.word	0x20000228
 80015f8:	40005400 	.word	0x40005400
 80015fc:	000186a0 	.word	0x000186a0

08001600 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b088      	sub	sp, #32
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
 8001610:	605a      	str	r2, [r3, #4]
 8001612:	609a      	str	r2, [r3, #8]
 8001614:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a15      	ldr	r2, [pc, #84]	@ (8001670 <HAL_I2C_MspInit+0x70>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d123      	bne.n	8001668 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001620:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <HAL_I2C_MspInit+0x74>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	4a13      	ldr	r2, [pc, #76]	@ (8001674 <HAL_I2C_MspInit+0x74>)
 8001626:	f043 0308 	orr.w	r3, r3, #8
 800162a:	6193      	str	r3, [r2, #24]
 800162c:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <HAL_I2C_MspInit+0x74>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	f003 0308 	and.w	r3, r3, #8
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001638:	23c0      	movs	r3, #192	@ 0xc0
 800163a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800163c:	2312      	movs	r3, #18
 800163e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001640:	2303      	movs	r3, #3
 8001642:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001644:	f107 0310 	add.w	r3, r7, #16
 8001648:	4619      	mov	r1, r3
 800164a:	480b      	ldr	r0, [pc, #44]	@ (8001678 <HAL_I2C_MspInit+0x78>)
 800164c:	f001 f906 	bl	800285c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001650:	4b08      	ldr	r3, [pc, #32]	@ (8001674 <HAL_I2C_MspInit+0x74>)
 8001652:	69db      	ldr	r3, [r3, #28]
 8001654:	4a07      	ldr	r2, [pc, #28]	@ (8001674 <HAL_I2C_MspInit+0x74>)
 8001656:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800165a:	61d3      	str	r3, [r2, #28]
 800165c:	4b05      	ldr	r3, [pc, #20]	@ (8001674 <HAL_I2C_MspInit+0x74>)
 800165e:	69db      	ldr	r3, [r3, #28]
 8001660:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001664:	60bb      	str	r3, [r7, #8]
 8001666:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001668:	bf00      	nop
 800166a:	3720      	adds	r7, #32
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40005400 	.word	0x40005400
 8001674:	40021000 	.word	0x40021000
 8001678:	40010c00 	.word	0x40010c00

0800167c <delay_us>:
/* USER CODE BEGIN 0 */


//TIM1定时器实现us级延时
void delay_us(uint16_t nus)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001686:	4b18      	ldr	r3, [pc, #96]	@ (80016e8 <delay_us+0x6c>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	2200      	movs	r2, #0
 800168c:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(&htim1);
 800168e:	4b16      	ldr	r3, [pc, #88]	@ (80016e8 <delay_us+0x6c>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <delay_us+0x6c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f042 0201 	orr.w	r2, r2, #1
 800169c:	601a      	str	r2, [r3, #0]
	//定时器1的计数器值达到或超过了参数nus指定的微秒数就跳出循环，在循环体内部，什么也不做，只是等待计数器值增加到足够的大小。
	while(__HAL_TIM_GET_COUNTER(&htim1) < nus)
 800169e:	bf00      	nop
 80016a0:	4b11      	ldr	r3, [pc, #68]	@ (80016e8 <delay_us+0x6c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016a6:	88fb      	ldrh	r3, [r7, #6]
 80016a8:	429a      	cmp	r2, r3
 80016aa:	d3f9      	bcc.n	80016a0 <delay_us+0x24>
	{
	}
	__HAL_TIM_DISABLE(&htim1);//当定时器1的计数器值达到或超过了指定的微秒数后，定时器1被禁用，停止计时。
 80016ac:	4b0e      	ldr	r3, [pc, #56]	@ (80016e8 <delay_us+0x6c>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	6a1a      	ldr	r2, [r3, #32]
 80016b2:	f241 1311 	movw	r3, #4369	@ 0x1111
 80016b6:	4013      	ands	r3, r2
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d10f      	bne.n	80016dc <delay_us+0x60>
 80016bc:	4b0a      	ldr	r3, [pc, #40]	@ (80016e8 <delay_us+0x6c>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	6a1a      	ldr	r2, [r3, #32]
 80016c2:	f240 4344 	movw	r3, #1092	@ 0x444
 80016c6:	4013      	ands	r3, r2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d107      	bne.n	80016dc <delay_us+0x60>
 80016cc:	4b06      	ldr	r3, [pc, #24]	@ (80016e8 <delay_us+0x6c>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	4b05      	ldr	r3, [pc, #20]	@ (80016e8 <delay_us+0x6c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 0201 	bic.w	r2, r2, #1
 80016da:	601a      	str	r2, [r3, #0]
}
 80016dc:	bf00      	nop
 80016de:	370c      	adds	r7, #12
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bc80      	pop	{r7}
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	20000280 	.word	0x20000280

080016ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016ec:	b5b0      	push	{r4, r5, r7, lr}
 80016ee:	b09e      	sub	sp, #120	@ 0x78
 80016f0:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  uint8_t temperature = 0;//给一个初始化，用于判断
 80016f2:	2300      	movs	r3, #0
 80016f4:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  uint8_t humidity = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
  uint32_t smoke_value = 0;
 80016fe:	2300      	movs	r3, #0
 8001700:	66fb      	str	r3, [r7, #108]	@ 0x6c
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001702:	f000 fb15 	bl	8001d30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001706:	f000 f86f 	bl	80017e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800170a:	f7ff fead 	bl	8001468 <MX_GPIO_Init>
  MX_TIM1_Init();
 800170e:	f000 f9f3 	bl	8001af8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001712:	f000 fa71 	bl	8001bf8 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001716:	f7ff fd47 	bl	80011a8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800171a:	f7ff ff43 	bl	80015a4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  //光照模块初始化
  Init_BH1750();
 800171e:	f7ff fba3 	bl	8000e68 <Init_BH1750>
  //上电先检测,电路是非有问题
  DHT11_REST(); //复位DHT11
 8001722:	f7ff fdbb 	bl	800129c <DHT11_REST>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	//烟雾传感器
	HAL_ADC_Start(&hadc1); //启动ADC1转换
 8001726:	482c      	ldr	r0, [pc, #176]	@ (80017d8 <main+0xec>)
 8001728:	f000 fc60 	bl	8001fec <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 50);  //等待ADC转换完成
 800172c:	2132      	movs	r1, #50	@ 0x32
 800172e:	482a      	ldr	r0, [pc, #168]	@ (80017d8 <main+0xec>)
 8001730:	f000 fd0a 	bl	8002148 <HAL_ADC_PollForConversion>
	smoke_value = HAL_ADC_GetValue(&hadc1) * 100 / 4095; //烟雾浓度的值，范围0-100
 8001734:	4828      	ldr	r0, [pc, #160]	@ (80017d8 <main+0xec>)
 8001736:	f000 fe0d 	bl	8002354 <HAL_ADC_GetValue>
 800173a:	4603      	mov	r3, r0
 800173c:	2264      	movs	r2, #100	@ 0x64
 800173e:	fb03 f202 	mul.w	r2, r3, r2
 8001742:	4b26      	ldr	r3, [pc, #152]	@ (80017dc <main+0xf0>)
 8001744:	fba3 1302 	umull	r1, r3, r3, r2
 8001748:	1ad2      	subs	r2, r2, r3
 800174a:	0852      	lsrs	r2, r2, #1
 800174c:	4413      	add	r3, r2
 800174e:	0adb      	lsrs	r3, r3, #11
 8001750:	66fb      	str	r3, [r7, #108]	@ 0x6c
	//printf("smoke = %ld %% \r\n", smoke_value);

	//dht11传感器
	DHT11_Read_Data(&humidity,&temperature);
 8001752:	f107 026b 	add.w	r2, r7, #107	@ 0x6b
 8001756:	f107 036a 	add.w	r3, r7, #106	@ 0x6a
 800175a:	4611      	mov	r1, r2
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fe4a 	bl	80013f6 <DHT11_Read_Data>

	//GY-302传感器
	//printf("Light intensity : %ld lx\r\n",Value_GY30());

	//sprintf函数：将格式化化后的字符串写入到字符数组中
	sprintf(data, "temperature:%d, humidity:%d, Light intensity:%ld, smoke:%ld\r\n",temperature, humidity, Value_GY30(), smoke_value);
 8001762:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8001766:	461c      	mov	r4, r3
 8001768:	f897 306a 	ldrb.w	r3, [r7, #106]	@ 0x6a
 800176c:	461d      	mov	r5, r3
 800176e:	f7ff fbb7 	bl	8000ee0 <Value_GY30>
 8001772:	4602      	mov	r2, r0
 8001774:	1d38      	adds	r0, r7, #4
 8001776:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001778:	9301      	str	r3, [sp, #4]
 800177a:	9200      	str	r2, [sp, #0]
 800177c:	462b      	mov	r3, r5
 800177e:	4622      	mov	r2, r4
 8001780:	4917      	ldr	r1, [pc, #92]	@ (80017e0 <main+0xf4>)
 8001782:	f003 fc5b 	bl	800503c <siprintf>
	printf(data);
 8001786:	1d3b      	adds	r3, r7, #4
 8001788:	4618      	mov	r0, r3
 800178a:	f003 fc45 	bl	8005018 <iprintf>

	//光照和灌溉
	if(Value_GY30() <= 20)
 800178e:	f7ff fba7 	bl	8000ee0 <Value_GY30>
 8001792:	4603      	mov	r3, r0
 8001794:	2b14      	cmp	r3, #20
 8001796:	d805      	bhi.n	80017a4 <main+0xb8>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, RESET);
 8001798:	2200      	movs	r2, #0
 800179a:	2110      	movs	r1, #16
 800179c:	4811      	ldr	r0, [pc, #68]	@ (80017e4 <main+0xf8>)
 800179e:	f001 f9f8 	bl	8002b92 <HAL_GPIO_WritePin>
 80017a2:	e004      	b.n	80017ae <main+0xc2>
	else
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, SET);
 80017a4:	2201      	movs	r2, #1
 80017a6:	2110      	movs	r1, #16
 80017a8:	480e      	ldr	r0, [pc, #56]	@ (80017e4 <main+0xf8>)
 80017aa:	f001 f9f2 	bl	8002b92 <HAL_GPIO_WritePin>

	if(temperature >= 30)
 80017ae:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80017b2:	2b1d      	cmp	r3, #29
 80017b4:	d905      	bls.n	80017c2 <main+0xd6>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, RESET);
 80017b6:	2200      	movs	r2, #0
 80017b8:	2120      	movs	r1, #32
 80017ba:	480a      	ldr	r0, [pc, #40]	@ (80017e4 <main+0xf8>)
 80017bc:	f001 f9e9 	bl	8002b92 <HAL_GPIO_WritePin>
 80017c0:	e004      	b.n	80017cc <main+0xe0>
	else
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, SET);
 80017c2:	2201      	movs	r2, #1
 80017c4:	2120      	movs	r1, #32
 80017c6:	4807      	ldr	r0, [pc, #28]	@ (80017e4 <main+0xf8>)
 80017c8:	f001 f9e3 	bl	8002b92 <HAL_GPIO_WritePin>

	HAL_Delay(5000);
 80017cc:	f241 3088 	movw	r0, #5000	@ 0x1388
 80017d0:	f000 fb10 	bl	8001df4 <HAL_Delay>
	HAL_ADC_Start(&hadc1); //启动ADC1转换
 80017d4:	e7a7      	b.n	8001726 <main+0x3a>
 80017d6:	bf00      	nop
 80017d8:	200001f8 	.word	0x200001f8
 80017dc:	00100101 	.word	0x00100101
 80017e0:	080088b0 	.word	0x080088b0
 80017e4:	40010c00 	.word	0x40010c00

080017e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b094      	sub	sp, #80	@ 0x50
 80017ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017f2:	2228      	movs	r2, #40	@ 0x28
 80017f4:	2100      	movs	r1, #0
 80017f6:	4618      	mov	r0, r3
 80017f8:	f003 fc83 	bl	8005102 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017fc:	f107 0314 	add.w	r3, r7, #20
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
 8001804:	605a      	str	r2, [r3, #4]
 8001806:	609a      	str	r2, [r3, #8]
 8001808:	60da      	str	r2, [r3, #12]
 800180a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800180c:	1d3b      	adds	r3, r7, #4
 800180e:	2200      	movs	r2, #0
 8001810:	601a      	str	r2, [r3, #0]
 8001812:	605a      	str	r2, [r3, #4]
 8001814:	609a      	str	r2, [r3, #8]
 8001816:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001818:	2301      	movs	r3, #1
 800181a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800181c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001820:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001822:	2300      	movs	r3, #0
 8001824:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001826:	2301      	movs	r3, #1
 8001828:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800182a:	2302      	movs	r3, #2
 800182c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800182e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001832:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001834:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001838:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800183a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800183e:	4618      	mov	r0, r3
 8001840:	f001 fb04 	bl	8002e4c <HAL_RCC_OscConfig>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800184a:	f000 f828 	bl	800189e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800184e:	230f      	movs	r3, #15
 8001850:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001852:	2302      	movs	r3, #2
 8001854:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001856:	2300      	movs	r3, #0
 8001858:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800185a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800185e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001860:	2300      	movs	r3, #0
 8001862:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001864:	f107 0314 	add.w	r3, r7, #20
 8001868:	2102      	movs	r1, #2
 800186a:	4618      	mov	r0, r3
 800186c:	f001 fd70 	bl	8003350 <HAL_RCC_ClockConfig>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001876:	f000 f812 	bl	800189e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800187a:	2302      	movs	r3, #2
 800187c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800187e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001882:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001884:	1d3b      	adds	r3, r7, #4
 8001886:	4618      	mov	r0, r3
 8001888:	f001 fef0 	bl	800366c <HAL_RCCEx_PeriphCLKConfig>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001892:	f000 f804 	bl	800189e <Error_Handler>
  }
}
 8001896:	bf00      	nop
 8001898:	3750      	adds	r7, #80	@ 0x50
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800189e:	b480      	push	{r7}
 80018a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018a2:	b672      	cpsid	i
}
 80018a4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018a6:	bf00      	nop
 80018a8:	e7fd      	b.n	80018a6 <Error_Handler+0x8>
	...

080018ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b085      	sub	sp, #20
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80018b2:	4b15      	ldr	r3, [pc, #84]	@ (8001908 <HAL_MspInit+0x5c>)
 80018b4:	699b      	ldr	r3, [r3, #24]
 80018b6:	4a14      	ldr	r2, [pc, #80]	@ (8001908 <HAL_MspInit+0x5c>)
 80018b8:	f043 0301 	orr.w	r3, r3, #1
 80018bc:	6193      	str	r3, [r2, #24]
 80018be:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_MspInit+0x5c>)
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001908 <HAL_MspInit+0x5c>)
 80018cc:	69db      	ldr	r3, [r3, #28]
 80018ce:	4a0e      	ldr	r2, [pc, #56]	@ (8001908 <HAL_MspInit+0x5c>)
 80018d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018d4:	61d3      	str	r3, [r2, #28]
 80018d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <HAL_MspInit+0x5c>)
 80018d8:	69db      	ldr	r3, [r3, #28]
 80018da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018de:	607b      	str	r3, [r7, #4]
 80018e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018e2:	4b0a      	ldr	r3, [pc, #40]	@ (800190c <HAL_MspInit+0x60>)
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	4a04      	ldr	r2, [pc, #16]	@ (800190c <HAL_MspInit+0x60>)
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018fe:	bf00      	nop
 8001900:	3714      	adds	r7, #20
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr
 8001908:	40021000 	.word	0x40021000
 800190c:	40010000 	.word	0x40010000

08001910 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001910:	b480      	push	{r7}
 8001912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001914:	bf00      	nop
 8001916:	e7fd      	b.n	8001914 <NMI_Handler+0x4>

08001918 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001918:	b480      	push	{r7}
 800191a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800191c:	bf00      	nop
 800191e:	e7fd      	b.n	800191c <HardFault_Handler+0x4>

08001920 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001924:	bf00      	nop
 8001926:	e7fd      	b.n	8001924 <MemManage_Handler+0x4>

08001928 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800192c:	bf00      	nop
 800192e:	e7fd      	b.n	800192c <BusFault_Handler+0x4>

08001930 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001930:	b480      	push	{r7}
 8001932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001934:	bf00      	nop
 8001936:	e7fd      	b.n	8001934 <UsageFault_Handler+0x4>

08001938 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800193c:	bf00      	nop
 800193e:	46bd      	mov	sp, r7
 8001940:	bc80      	pop	{r7}
 8001942:	4770      	bx	lr

08001944 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	bc80      	pop	{r7}
 800194e:	4770      	bx	lr

08001950 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001954:	bf00      	nop
 8001956:	46bd      	mov	sp, r7
 8001958:	bc80      	pop	{r7}
 800195a:	4770      	bx	lr

0800195c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001960:	f000 fa2c 	bl	8001dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}

08001968 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  return 1;
 800196c:	2301      	movs	r3, #1
}
 800196e:	4618      	mov	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	bc80      	pop	{r7}
 8001974:	4770      	bx	lr

08001976 <_kill>:

int _kill(int pid, int sig)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
 800197e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001980:	f003 fc12 	bl	80051a8 <__errno>
 8001984:	4603      	mov	r3, r0
 8001986:	2216      	movs	r2, #22
 8001988:	601a      	str	r2, [r3, #0]
  return -1;
 800198a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800198e:	4618      	mov	r0, r3
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <_exit>:

void _exit (int status)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800199e:	f04f 31ff 	mov.w	r1, #4294967295
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f7ff ffe7 	bl	8001976 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <_exit+0x12>

080019ac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	e00a      	b.n	80019d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019be:	f3af 8000 	nop.w
 80019c2:	4601      	mov	r1, r0
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	1c5a      	adds	r2, r3, #1
 80019c8:	60ba      	str	r2, [r7, #8]
 80019ca:	b2ca      	uxtb	r2, r1
 80019cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	3301      	adds	r3, #1
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	429a      	cmp	r2, r3
 80019da:	dbf0      	blt.n	80019be <_read+0x12>
  }

  return len;
 80019dc:	687b      	ldr	r3, [r7, #4]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b086      	sub	sp, #24
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	617b      	str	r3, [r7, #20]
 80019f6:	e009      	b.n	8001a0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	1c5a      	adds	r2, r3, #1
 80019fc:	60ba      	str	r2, [r7, #8]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f000 f8e7 	bl	8001bd4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	617b      	str	r3, [r7, #20]
 8001a0c:	697a      	ldr	r2, [r7, #20]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	429a      	cmp	r2, r3
 8001a12:	dbf1      	blt.n	80019f8 <_write+0x12>
  }
  return len;
 8001a14:	687b      	ldr	r3, [r7, #4]
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3718      	adds	r7, #24
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <_close>:

int _close(int file)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	370c      	adds	r7, #12
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bc80      	pop	{r7}
 8001a32:	4770      	bx	lr

08001a34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a44:	605a      	str	r2, [r3, #4]
  return 0;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr

08001a52 <_isatty>:

int _isatty(int file)
{
 8001a52:	b480      	push	{r7}
 8001a54:	b083      	sub	sp, #12
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a5a:	2301      	movs	r3, #1
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr

08001a66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a66:	b480      	push	{r7}
 8001a68:	b085      	sub	sp, #20
 8001a6a:	af00      	add	r7, sp, #0
 8001a6c:	60f8      	str	r0, [r7, #12]
 8001a6e:	60b9      	str	r1, [r7, #8]
 8001a70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	3714      	adds	r7, #20
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bc80      	pop	{r7}
 8001a7c:	4770      	bx	lr
	...

08001a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a88:	4a14      	ldr	r2, [pc, #80]	@ (8001adc <_sbrk+0x5c>)
 8001a8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ae0 <_sbrk+0x60>)
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a94:	4b13      	ldr	r3, [pc, #76]	@ (8001ae4 <_sbrk+0x64>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d102      	bne.n	8001aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <_sbrk+0x64>)
 8001a9e:	4a12      	ldr	r2, [pc, #72]	@ (8001ae8 <_sbrk+0x68>)
 8001aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aa2:	4b10      	ldr	r3, [pc, #64]	@ (8001ae4 <_sbrk+0x64>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d207      	bcs.n	8001ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab0:	f003 fb7a 	bl	80051a8 <__errno>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295
 8001abe:	e009      	b.n	8001ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac0:	4b08      	ldr	r3, [pc, #32]	@ (8001ae4 <_sbrk+0x64>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ac6:	4b07      	ldr	r3, [pc, #28]	@ (8001ae4 <_sbrk+0x64>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	4a05      	ldr	r2, [pc, #20]	@ (8001ae4 <_sbrk+0x64>)
 8001ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20005000 	.word	0x20005000
 8001ae0:	00000400 	.word	0x00000400
 8001ae4:	2000027c 	.word	0x2000027c
 8001ae8:	20000460 	.word	0x20000460

08001aec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001afe:	f107 0308 	add.w	r3, r7, #8
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b14:	4b1e      	ldr	r3, [pc, #120]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b16:	4a1f      	ldr	r2, [pc, #124]	@ (8001b94 <MX_TIM1_Init+0x9c>)
 8001b18:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8001b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b1c:	2247      	movs	r2, #71	@ 0x47
 8001b1e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b20:	4b1b      	ldr	r3, [pc, #108]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b26:	4b1a      	ldr	r3, [pc, #104]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b28:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b2c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b2e:	4b18      	ldr	r3, [pc, #96]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b34:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b3a:	4b15      	ldr	r3, [pc, #84]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b40:	4813      	ldr	r0, [pc, #76]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b42:	f001 feff 	bl	8003944 <HAL_TIM_Base_Init>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001b4c:	f7ff fea7 	bl	800189e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b56:	f107 0308 	add.w	r3, r7, #8
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	480c      	ldr	r0, [pc, #48]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b5e:	f001 ff40 	bl	80039e2 <HAL_TIM_ConfigClockSource>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001b68:	f7ff fe99 	bl	800189e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b74:	463b      	mov	r3, r7
 8001b76:	4619      	mov	r1, r3
 8001b78:	4805      	ldr	r0, [pc, #20]	@ (8001b90 <MX_TIM1_Init+0x98>)
 8001b7a:	f002 f8f1 	bl	8003d60 <HAL_TIMEx_MasterConfigSynchronization>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001b84:	f7ff fe8b 	bl	800189e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b88:	bf00      	nop
 8001b8a:	3718      	adds	r7, #24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	20000280 	.word	0x20000280
 8001b94:	40012c00 	.word	0x40012c00

08001b98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a09      	ldr	r2, [pc, #36]	@ (8001bcc <HAL_TIM_Base_MspInit+0x34>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d10b      	bne.n	8001bc2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001baa:	4b09      	ldr	r3, [pc, #36]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x38>)
 8001bac:	699b      	ldr	r3, [r3, #24]
 8001bae:	4a08      	ldr	r2, [pc, #32]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x38>)
 8001bb0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001bb4:	6193      	str	r3, [r2, #24]
 8001bb6:	4b06      	ldr	r3, [pc, #24]	@ (8001bd0 <HAL_TIM_Base_MspInit+0x38>)
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001bc2:	bf00      	nop
 8001bc4:	3714      	adds	r7, #20
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bc80      	pop	{r7}
 8001bca:	4770      	bx	lr
 8001bcc:	40012c00 	.word	0x40012c00
 8001bd0:	40021000 	.word	0x40021000

08001bd4 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1,(uint8_t *)&ch,1,0xFFFF);//阻塞方式打印,串口1
 8001bdc:	1d39      	adds	r1, r7, #4
 8001bde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001be2:	2201      	movs	r2, #1
 8001be4:	4803      	ldr	r0, [pc, #12]	@ (8001bf4 <__io_putchar+0x20>)
 8001be6:	f002 f969 	bl	8003ebc <HAL_UART_Transmit>
  return ch;
 8001bea:	687b      	ldr	r3, [r7, #4]
}
 8001bec:	4618      	mov	r0, r3
 8001bee:	3708      	adds	r7, #8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	200002c8 	.word	0x200002c8

08001bf8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001bfc:	4b11      	ldr	r3, [pc, #68]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001bfe:	4a12      	ldr	r2, [pc, #72]	@ (8001c48 <MX_USART1_UART_Init+0x50>)
 8001c00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c02:	4b10      	ldr	r3, [pc, #64]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c04:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c0a:	4b0e      	ldr	r3, [pc, #56]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c10:	4b0c      	ldr	r3, [pc, #48]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c12:	2200      	movs	r2, #0
 8001c14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c16:	4b0b      	ldr	r3, [pc, #44]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c18:	2200      	movs	r2, #0
 8001c1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c1c:	4b09      	ldr	r3, [pc, #36]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c1e:	220c      	movs	r2, #12
 8001c20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c22:	4b08      	ldr	r3, [pc, #32]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c2e:	4805      	ldr	r0, [pc, #20]	@ (8001c44 <MX_USART1_UART_Init+0x4c>)
 8001c30:	f002 f8f4 	bl	8003e1c <HAL_UART_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c3a:	f7ff fe30 	bl	800189e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c3e:	bf00      	nop
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200002c8 	.word	0x200002c8
 8001c48:	40013800 	.word	0x40013800

08001c4c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b088      	sub	sp, #32
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0310 	add.w	r3, r7, #16
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4a1c      	ldr	r2, [pc, #112]	@ (8001cd8 <HAL_UART_MspInit+0x8c>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d131      	bne.n	8001cd0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cdc <HAL_UART_MspInit+0x90>)
 8001c6e:	699b      	ldr	r3, [r3, #24]
 8001c70:	4a1a      	ldr	r2, [pc, #104]	@ (8001cdc <HAL_UART_MspInit+0x90>)
 8001c72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c76:	6193      	str	r3, [r2, #24]
 8001c78:	4b18      	ldr	r3, [pc, #96]	@ (8001cdc <HAL_UART_MspInit+0x90>)
 8001c7a:	699b      	ldr	r3, [r3, #24]
 8001c7c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c84:	4b15      	ldr	r3, [pc, #84]	@ (8001cdc <HAL_UART_MspInit+0x90>)
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	4a14      	ldr	r2, [pc, #80]	@ (8001cdc <HAL_UART_MspInit+0x90>)
 8001c8a:	f043 0304 	orr.w	r3, r3, #4
 8001c8e:	6193      	str	r3, [r2, #24]
 8001c90:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <HAL_UART_MspInit+0x90>)
 8001c92:	699b      	ldr	r3, [r3, #24]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	60bb      	str	r3, [r7, #8]
 8001c9a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001c9c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ca0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca2:	2302      	movs	r3, #2
 8001ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001caa:	f107 0310 	add.w	r3, r7, #16
 8001cae:	4619      	mov	r1, r3
 8001cb0:	480b      	ldr	r0, [pc, #44]	@ (8001ce0 <HAL_UART_MspInit+0x94>)
 8001cb2:	f000 fdd3 	bl	800285c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001cb6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc4:	f107 0310 	add.w	r3, r7, #16
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4805      	ldr	r0, [pc, #20]	@ (8001ce0 <HAL_UART_MspInit+0x94>)
 8001ccc:	f000 fdc6 	bl	800285c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001cd0:	bf00      	nop
 8001cd2:	3720      	adds	r7, #32
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40013800 	.word	0x40013800
 8001cdc:	40021000 	.word	0x40021000
 8001ce0:	40010800 	.word	0x40010800

08001ce4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ce4:	f7ff ff02 	bl	8001aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ce8:	480b      	ldr	r0, [pc, #44]	@ (8001d18 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001cea:	490c      	ldr	r1, [pc, #48]	@ (8001d1c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001cec:	4a0c      	ldr	r2, [pc, #48]	@ (8001d20 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cf0:	e002      	b.n	8001cf8 <LoopCopyDataInit>

08001cf2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cf2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cf4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cf6:	3304      	adds	r3, #4

08001cf8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cf8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cfc:	d3f9      	bcc.n	8001cf2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cfe:	4a09      	ldr	r2, [pc, #36]	@ (8001d24 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001d00:	4c09      	ldr	r4, [pc, #36]	@ (8001d28 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d04:	e001      	b.n	8001d0a <LoopFillZerobss>

08001d06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d08:	3204      	adds	r2, #4

08001d0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d0c:	d3fb      	bcc.n	8001d06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d0e:	f003 fa51 	bl	80051b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001d12:	f7ff fceb 	bl	80016ec <main>
  bx lr
 8001d16:	4770      	bx	lr
  ldr r0, =_sdata
 8001d18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d1c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001d20:	08008d70 	.word	0x08008d70
  ldr r2, =_sbss
 8001d24:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001d28:	20000460 	.word	0x20000460

08001d2c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d2c:	e7fe      	b.n	8001d2c <ADC1_2_IRQHandler>
	...

08001d30 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d34:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <HAL_Init+0x28>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a07      	ldr	r2, [pc, #28]	@ (8001d58 <HAL_Init+0x28>)
 8001d3a:	f043 0310 	orr.w	r3, r3, #16
 8001d3e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f000 fd57 	bl	80027f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d46:	200f      	movs	r0, #15
 8001d48:	f000 f808 	bl	8001d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d4c:	f7ff fdae 	bl	80018ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40022000 	.word	0x40022000

08001d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d64:	4b12      	ldr	r3, [pc, #72]	@ (8001db0 <HAL_InitTick+0x54>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4b12      	ldr	r3, [pc, #72]	@ (8001db4 <HAL_InitTick+0x58>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f000 fd61 	bl	8002842 <HAL_SYSTICK_Config>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e00e      	b.n	8001da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b0f      	cmp	r3, #15
 8001d8e:	d80a      	bhi.n	8001da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d90:	2200      	movs	r2, #0
 8001d92:	6879      	ldr	r1, [r7, #4]
 8001d94:	f04f 30ff 	mov.w	r0, #4294967295
 8001d98:	f000 fd37 	bl	800280a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d9c:	4a06      	ldr	r2, [pc, #24]	@ (8001db8 <HAL_InitTick+0x5c>)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001da2:	2300      	movs	r3, #0
 8001da4:	e000      	b.n	8001da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001da6:	2301      	movs	r3, #1
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3708      	adds	r7, #8
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	20000000 	.word	0x20000000
 8001db4:	20000008 	.word	0x20000008
 8001db8:	20000004 	.word	0x20000004

08001dbc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dc0:	4b05      	ldr	r3, [pc, #20]	@ (8001dd8 <HAL_IncTick+0x1c>)
 8001dc2:	781b      	ldrb	r3, [r3, #0]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	4b05      	ldr	r3, [pc, #20]	@ (8001ddc <HAL_IncTick+0x20>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4413      	add	r3, r2
 8001dcc:	4a03      	ldr	r2, [pc, #12]	@ (8001ddc <HAL_IncTick+0x20>)
 8001dce:	6013      	str	r3, [r2, #0]
}
 8001dd0:	bf00      	nop
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr
 8001dd8:	20000008 	.word	0x20000008
 8001ddc:	20000310 	.word	0x20000310

08001de0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001de0:	b480      	push	{r7}
 8001de2:	af00      	add	r7, sp, #0
  return uwTick;
 8001de4:	4b02      	ldr	r3, [pc, #8]	@ (8001df0 <HAL_GetTick+0x10>)
 8001de6:	681b      	ldr	r3, [r3, #0]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr
 8001df0:	20000310 	.word	0x20000310

08001df4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dfc:	f7ff fff0 	bl	8001de0 <HAL_GetTick>
 8001e00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e0c:	d005      	beq.n	8001e1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e38 <HAL_Delay+0x44>)
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	4413      	add	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e1a:	bf00      	nop
 8001e1c:	f7ff ffe0 	bl	8001de0 <HAL_GetTick>
 8001e20:	4602      	mov	r2, r0
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	1ad3      	subs	r3, r2, r3
 8001e26:	68fa      	ldr	r2, [r7, #12]
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d8f7      	bhi.n	8001e1c <HAL_Delay+0x28>
  {
  }
}
 8001e2c:	bf00      	nop
 8001e2e:	bf00      	nop
 8001e30:	3710      	adds	r7, #16
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000008 	.word	0x20000008

08001e3c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e44:	2300      	movs	r3, #0
 8001e46:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d101      	bne.n	8001e5e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e0be      	b.n	8001fdc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d109      	bne.n	8001e80 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2200      	movs	r2, #0
 8001e76:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e7a:	6878      	ldr	r0, [r7, #4]
 8001e7c:	f7ff f9d2 	bl	8001224 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001e80:	6878      	ldr	r0, [r7, #4]
 8001e82:	f000 fbc5 	bl	8002610 <ADC_ConversionStop_Disable>
 8001e86:	4603      	mov	r3, r0
 8001e88:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8e:	f003 0310 	and.w	r3, r3, #16
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f040 8099 	bne.w	8001fca <HAL_ADC_Init+0x18e>
 8001e98:	7dfb      	ldrb	r3, [r7, #23]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	f040 8095 	bne.w	8001fca <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ea4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001ea8:	f023 0302 	bic.w	r3, r3, #2
 8001eac:	f043 0202 	orr.w	r2, r3, #2
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ebc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	7b1b      	ldrb	r3, [r3, #12]
 8001ec2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ec4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ed4:	d003      	beq.n	8001ede <HAL_ADC_Init+0xa2>
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d102      	bne.n	8001ee4 <HAL_ADC_Init+0xa8>
 8001ede:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ee2:	e000      	b.n	8001ee6 <HAL_ADC_Init+0xaa>
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	7d1b      	ldrb	r3, [r3, #20]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d119      	bne.n	8001f28 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	7b1b      	ldrb	r3, [r3, #12]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d109      	bne.n	8001f10 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	699b      	ldr	r3, [r3, #24]
 8001f00:	3b01      	subs	r3, #1
 8001f02:	035a      	lsls	r2, r3, #13
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	e00b      	b.n	8001f28 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f14:	f043 0220 	orr.w	r2, r3, #32
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f20:	f043 0201 	orr.w	r2, r3, #1
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	693a      	ldr	r2, [r7, #16]
 8001f38:	430a      	orrs	r2, r1
 8001f3a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689a      	ldr	r2, [r3, #8]
 8001f42:	4b28      	ldr	r3, [pc, #160]	@ (8001fe4 <HAL_ADC_Init+0x1a8>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6812      	ldr	r2, [r2, #0]
 8001f4a:	68b9      	ldr	r1, [r7, #8]
 8001f4c:	430b      	orrs	r3, r1
 8001f4e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f58:	d003      	beq.n	8001f62 <HAL_ADC_Init+0x126>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d104      	bne.n	8001f6c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	691b      	ldr	r3, [r3, #16]
 8001f66:	3b01      	subs	r3, #1
 8001f68:	051b      	lsls	r3, r3, #20
 8001f6a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f72:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	68fa      	ldr	r2, [r7, #12]
 8001f7c:	430a      	orrs	r2, r1
 8001f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	689a      	ldr	r2, [r3, #8]
 8001f86:	4b18      	ldr	r3, [pc, #96]	@ (8001fe8 <HAL_ADC_Init+0x1ac>)
 8001f88:	4013      	ands	r3, r2
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d10b      	bne.n	8001fa8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f9a:	f023 0303 	bic.w	r3, r3, #3
 8001f9e:	f043 0201 	orr.w	r2, r3, #1
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fa6:	e018      	b.n	8001fda <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fac:	f023 0312 	bic.w	r3, r3, #18
 8001fb0:	f043 0210 	orr.w	r2, r3, #16
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fbc:	f043 0201 	orr.w	r2, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001fc4:	2301      	movs	r3, #1
 8001fc6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001fc8:	e007      	b.n	8001fda <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fce:	f043 0210 	orr.w	r2, r3, #16
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001fda:	7dfb      	ldrb	r3, [r7, #23]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3718      	adds	r7, #24
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	ffe1f7fd 	.word	0xffe1f7fd
 8001fe8:	ff1f0efe 	.word	0xff1f0efe

08001fec <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_ADC_Start+0x1a>
 8002002:	2302      	movs	r3, #2
 8002004:	e098      	b.n	8002138 <HAL_ADC_Start+0x14c>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 faa4 	bl	800255c <ADC_Enable>
 8002014:	4603      	mov	r3, r0
 8002016:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	2b00      	cmp	r3, #0
 800201c:	f040 8087 	bne.w	800212e <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002024:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002028:	f023 0301 	bic.w	r3, r3, #1
 800202c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a41      	ldr	r2, [pc, #260]	@ (8002140 <HAL_ADC_Start+0x154>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d105      	bne.n	800204a <HAL_ADC_Start+0x5e>
 800203e:	4b41      	ldr	r3, [pc, #260]	@ (8002144 <HAL_ADC_Start+0x158>)
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d115      	bne.n	8002076 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800204e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002060:	2b00      	cmp	r3, #0
 8002062:	d026      	beq.n	80020b2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002068:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800206c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002074:	e01d      	b.n	80020b2 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800207a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a2f      	ldr	r2, [pc, #188]	@ (8002144 <HAL_ADC_Start+0x158>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d004      	beq.n	8002096 <HAL_ADC_Start+0xaa>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a2b      	ldr	r2, [pc, #172]	@ (8002140 <HAL_ADC_Start+0x154>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d10d      	bne.n	80020b2 <HAL_ADC_Start+0xc6>
 8002096:	4b2b      	ldr	r3, [pc, #172]	@ (8002144 <HAL_ADC_Start+0x158>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d007      	beq.n	80020b2 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020aa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d006      	beq.n	80020cc <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c2:	f023 0206 	bic.w	r2, r3, #6
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80020ca:	e002      	b.n	80020d2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f06f 0202 	mvn.w	r2, #2
 80020e2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80020ee:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80020f2:	d113      	bne.n	800211c <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80020f8:	4a11      	ldr	r2, [pc, #68]	@ (8002140 <HAL_ADC_Start+0x154>)
 80020fa:	4293      	cmp	r3, r2
 80020fc:	d105      	bne.n	800210a <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80020fe:	4b11      	ldr	r3, [pc, #68]	@ (8002144 <HAL_ADC_Start+0x158>)
 8002100:	685b      	ldr	r3, [r3, #4]
 8002102:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002106:	2b00      	cmp	r3, #0
 8002108:	d108      	bne.n	800211c <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689a      	ldr	r2, [r3, #8]
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002118:	609a      	str	r2, [r3, #8]
 800211a:	e00c      	b.n	8002136 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	689a      	ldr	r2, [r3, #8]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800212a:	609a      	str	r2, [r3, #8]
 800212c:	e003      	b.n	8002136 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002136:	7bfb      	ldrb	r3, [r7, #15]
}
 8002138:	4618      	mov	r0, r3
 800213a:	3710      	adds	r7, #16
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40012800 	.word	0x40012800
 8002144:	40012400 	.word	0x40012400

08002148 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002148:	b590      	push	{r4, r7, lr}
 800214a:	b087      	sub	sp, #28
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
 8002150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800215a:	2300      	movs	r3, #0
 800215c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800215e:	f7ff fe3f 	bl	8001de0 <HAL_GetTick>
 8002162:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00b      	beq.n	800218a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002176:	f043 0220 	orr.w	r2, r3, #32
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e0d3      	b.n	8002332 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002194:	2b00      	cmp	r3, #0
 8002196:	d131      	bne.n	80021fc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800219e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d12a      	bne.n	80021fc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021a6:	e021      	b.n	80021ec <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021ae:	d01d      	beq.n	80021ec <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d007      	beq.n	80021c6 <HAL_ADC_PollForConversion+0x7e>
 80021b6:	f7ff fe13 	bl	8001de0 <HAL_GetTick>
 80021ba:	4602      	mov	r2, r0
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d212      	bcs.n	80021ec <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0302 	and.w	r3, r3, #2
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d10b      	bne.n	80021ec <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d8:	f043 0204 	orr.w	r2, r3, #4
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e0a2      	b.n	8002332 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 0302 	and.w	r3, r3, #2
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d0d6      	beq.n	80021a8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021fa:	e070      	b.n	80022de <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80021fc:	4b4f      	ldr	r3, [pc, #316]	@ (800233c <HAL_ADC_PollForConversion+0x1f4>)
 80021fe:	681c      	ldr	r4, [r3, #0]
 8002200:	2002      	movs	r0, #2
 8002202:	f001 fae9 	bl	80037d8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002206:	4603      	mov	r3, r0
 8002208:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6919      	ldr	r1, [r3, #16]
 8002212:	4b4b      	ldr	r3, [pc, #300]	@ (8002340 <HAL_ADC_PollForConversion+0x1f8>)
 8002214:	400b      	ands	r3, r1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d118      	bne.n	800224c <HAL_ADC_PollForConversion+0x104>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68d9      	ldr	r1, [r3, #12]
 8002220:	4b48      	ldr	r3, [pc, #288]	@ (8002344 <HAL_ADC_PollForConversion+0x1fc>)
 8002222:	400b      	ands	r3, r1
 8002224:	2b00      	cmp	r3, #0
 8002226:	d111      	bne.n	800224c <HAL_ADC_PollForConversion+0x104>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	6919      	ldr	r1, [r3, #16]
 800222e:	4b46      	ldr	r3, [pc, #280]	@ (8002348 <HAL_ADC_PollForConversion+0x200>)
 8002230:	400b      	ands	r3, r1
 8002232:	2b00      	cmp	r3, #0
 8002234:	d108      	bne.n	8002248 <HAL_ADC_PollForConversion+0x100>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68d9      	ldr	r1, [r3, #12]
 800223c:	4b43      	ldr	r3, [pc, #268]	@ (800234c <HAL_ADC_PollForConversion+0x204>)
 800223e:	400b      	ands	r3, r1
 8002240:	2b00      	cmp	r3, #0
 8002242:	d101      	bne.n	8002248 <HAL_ADC_PollForConversion+0x100>
 8002244:	2314      	movs	r3, #20
 8002246:	e020      	b.n	800228a <HAL_ADC_PollForConversion+0x142>
 8002248:	2329      	movs	r3, #41	@ 0x29
 800224a:	e01e      	b.n	800228a <HAL_ADC_PollForConversion+0x142>
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6919      	ldr	r1, [r3, #16]
 8002252:	4b3d      	ldr	r3, [pc, #244]	@ (8002348 <HAL_ADC_PollForConversion+0x200>)
 8002254:	400b      	ands	r3, r1
 8002256:	2b00      	cmp	r3, #0
 8002258:	d106      	bne.n	8002268 <HAL_ADC_PollForConversion+0x120>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	68d9      	ldr	r1, [r3, #12]
 8002260:	4b3a      	ldr	r3, [pc, #232]	@ (800234c <HAL_ADC_PollForConversion+0x204>)
 8002262:	400b      	ands	r3, r1
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00d      	beq.n	8002284 <HAL_ADC_PollForConversion+0x13c>
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	6919      	ldr	r1, [r3, #16]
 800226e:	4b38      	ldr	r3, [pc, #224]	@ (8002350 <HAL_ADC_PollForConversion+0x208>)
 8002270:	400b      	ands	r3, r1
 8002272:	2b00      	cmp	r3, #0
 8002274:	d108      	bne.n	8002288 <HAL_ADC_PollForConversion+0x140>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68d9      	ldr	r1, [r3, #12]
 800227c:	4b34      	ldr	r3, [pc, #208]	@ (8002350 <HAL_ADC_PollForConversion+0x208>)
 800227e:	400b      	ands	r3, r1
 8002280:	2b00      	cmp	r3, #0
 8002282:	d101      	bne.n	8002288 <HAL_ADC_PollForConversion+0x140>
 8002284:	2354      	movs	r3, #84	@ 0x54
 8002286:	e000      	b.n	800228a <HAL_ADC_PollForConversion+0x142>
 8002288:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800228a:	fb02 f303 	mul.w	r3, r2, r3
 800228e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002290:	e021      	b.n	80022d6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002298:	d01a      	beq.n	80022d0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d007      	beq.n	80022b0 <HAL_ADC_PollForConversion+0x168>
 80022a0:	f7ff fd9e 	bl	8001de0 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	683a      	ldr	r2, [r7, #0]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d20f      	bcs.n	80022d0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	693a      	ldr	r2, [r7, #16]
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d90b      	bls.n	80022d0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022bc:	f043 0204 	orr.w	r2, r3, #4
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80022cc:	2303      	movs	r3, #3
 80022ce:	e030      	b.n	8002332 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	3301      	adds	r3, #1
 80022d4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	429a      	cmp	r2, r3
 80022dc:	d8d9      	bhi.n	8002292 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f06f 0212 	mvn.w	r2, #18
 80022e6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022ec:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80022fe:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002302:	d115      	bne.n	8002330 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002308:	2b00      	cmp	r3, #0
 800230a:	d111      	bne.n	8002330 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002310:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d105      	bne.n	8002330 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002328:	f043 0201 	orr.w	r2, r3, #1
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002330:	2300      	movs	r3, #0
}
 8002332:	4618      	mov	r0, r3
 8002334:	371c      	adds	r7, #28
 8002336:	46bd      	mov	sp, r7
 8002338:	bd90      	pop	{r4, r7, pc}
 800233a:	bf00      	nop
 800233c:	20000000 	.word	0x20000000
 8002340:	24924924 	.word	0x24924924
 8002344:	00924924 	.word	0x00924924
 8002348:	12492492 	.word	0x12492492
 800234c:	00492492 	.word	0x00492492
 8002350:	00249249 	.word	0x00249249

08002354 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002362:	4618      	mov	r0, r3
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	bc80      	pop	{r7}
 800236a:	4770      	bx	lr

0800236c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002384:	2b01      	cmp	r3, #1
 8002386:	d101      	bne.n	800238c <HAL_ADC_ConfigChannel+0x20>
 8002388:	2302      	movs	r3, #2
 800238a:	e0dc      	b.n	8002546 <HAL_ADC_ConfigChannel+0x1da>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2201      	movs	r2, #1
 8002390:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	2b06      	cmp	r3, #6
 800239a:	d81c      	bhi.n	80023d6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685a      	ldr	r2, [r3, #4]
 80023a6:	4613      	mov	r3, r2
 80023a8:	009b      	lsls	r3, r3, #2
 80023aa:	4413      	add	r3, r2
 80023ac:	3b05      	subs	r3, #5
 80023ae:	221f      	movs	r2, #31
 80023b0:	fa02 f303 	lsl.w	r3, r2, r3
 80023b4:	43db      	mvns	r3, r3
 80023b6:	4019      	ands	r1, r3
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	6818      	ldr	r0, [r3, #0]
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	4613      	mov	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	4413      	add	r3, r2
 80023c6:	3b05      	subs	r3, #5
 80023c8:	fa00 f203 	lsl.w	r2, r0, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	430a      	orrs	r2, r1
 80023d2:	635a      	str	r2, [r3, #52]	@ 0x34
 80023d4:	e03c      	b.n	8002450 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b0c      	cmp	r3, #12
 80023dc:	d81c      	bhi.n	8002418 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	4613      	mov	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	3b23      	subs	r3, #35	@ 0x23
 80023f0:	221f      	movs	r2, #31
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	43db      	mvns	r3, r3
 80023f8:	4019      	ands	r1, r3
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	6818      	ldr	r0, [r3, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	685a      	ldr	r2, [r3, #4]
 8002402:	4613      	mov	r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	4413      	add	r3, r2
 8002408:	3b23      	subs	r3, #35	@ 0x23
 800240a:	fa00 f203 	lsl.w	r2, r0, r3
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	631a      	str	r2, [r3, #48]	@ 0x30
 8002416:	e01b      	b.n	8002450 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685a      	ldr	r2, [r3, #4]
 8002422:	4613      	mov	r3, r2
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	4413      	add	r3, r2
 8002428:	3b41      	subs	r3, #65	@ 0x41
 800242a:	221f      	movs	r2, #31
 800242c:	fa02 f303 	lsl.w	r3, r2, r3
 8002430:	43db      	mvns	r3, r3
 8002432:	4019      	ands	r1, r3
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	6818      	ldr	r0, [r3, #0]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685a      	ldr	r2, [r3, #4]
 800243c:	4613      	mov	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	4413      	add	r3, r2
 8002442:	3b41      	subs	r3, #65	@ 0x41
 8002444:	fa00 f203 	lsl.w	r2, r0, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2b09      	cmp	r3, #9
 8002456:	d91c      	bls.n	8002492 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68d9      	ldr	r1, [r3, #12]
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	4613      	mov	r3, r2
 8002464:	005b      	lsls	r3, r3, #1
 8002466:	4413      	add	r3, r2
 8002468:	3b1e      	subs	r3, #30
 800246a:	2207      	movs	r2, #7
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	43db      	mvns	r3, r3
 8002472:	4019      	ands	r1, r3
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	6898      	ldr	r0, [r3, #8]
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	4613      	mov	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4413      	add	r3, r2
 8002482:	3b1e      	subs	r3, #30
 8002484:	fa00 f203 	lsl.w	r2, r0, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	60da      	str	r2, [r3, #12]
 8002490:	e019      	b.n	80024c6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	6919      	ldr	r1, [r3, #16]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	4613      	mov	r3, r2
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	4413      	add	r3, r2
 80024a2:	2207      	movs	r2, #7
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	4019      	ands	r1, r3
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	6898      	ldr	r0, [r3, #8]
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4613      	mov	r3, r2
 80024b6:	005b      	lsls	r3, r3, #1
 80024b8:	4413      	add	r3, r2
 80024ba:	fa00 f203 	lsl.w	r2, r0, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	430a      	orrs	r2, r1
 80024c4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2b10      	cmp	r3, #16
 80024cc:	d003      	beq.n	80024d6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80024d2:	2b11      	cmp	r3, #17
 80024d4:	d132      	bne.n	800253c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a1d      	ldr	r2, [pc, #116]	@ (8002550 <HAL_ADC_ConfigChannel+0x1e4>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d125      	bne.n	800252c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d126      	bne.n	800253c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80024fc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2b10      	cmp	r3, #16
 8002504:	d11a      	bne.n	800253c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002506:	4b13      	ldr	r3, [pc, #76]	@ (8002554 <HAL_ADC_ConfigChannel+0x1e8>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a13      	ldr	r2, [pc, #76]	@ (8002558 <HAL_ADC_ConfigChannel+0x1ec>)
 800250c:	fba2 2303 	umull	r2, r3, r2, r3
 8002510:	0c9a      	lsrs	r2, r3, #18
 8002512:	4613      	mov	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800251c:	e002      	b.n	8002524 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	3b01      	subs	r3, #1
 8002522:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002524:	68bb      	ldr	r3, [r7, #8]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d1f9      	bne.n	800251e <HAL_ADC_ConfigChannel+0x1b2>
 800252a:	e007      	b.n	800253c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002530:	f043 0220 	orr.w	r2, r3, #32
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002538:	2301      	movs	r3, #1
 800253a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2200      	movs	r2, #0
 8002540:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002544:	7bfb      	ldrb	r3, [r7, #15]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	bc80      	pop	{r7}
 800254e:	4770      	bx	lr
 8002550:	40012400 	.word	0x40012400
 8002554:	20000000 	.word	0x20000000
 8002558:	431bde83 	.word	0x431bde83

0800255c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002564:	2300      	movs	r3, #0
 8002566:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002568:	2300      	movs	r3, #0
 800256a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	689b      	ldr	r3, [r3, #8]
 8002572:	f003 0301 	and.w	r3, r3, #1
 8002576:	2b01      	cmp	r3, #1
 8002578:	d040      	beq.n	80025fc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f042 0201 	orr.w	r2, r2, #1
 8002588:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800258a:	4b1f      	ldr	r3, [pc, #124]	@ (8002608 <ADC_Enable+0xac>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	4a1f      	ldr	r2, [pc, #124]	@ (800260c <ADC_Enable+0xb0>)
 8002590:	fba2 2303 	umull	r2, r3, r2, r3
 8002594:	0c9b      	lsrs	r3, r3, #18
 8002596:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002598:	e002      	b.n	80025a0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	3b01      	subs	r3, #1
 800259e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1f9      	bne.n	800259a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80025a6:	f7ff fc1b 	bl	8001de0 <HAL_GetTick>
 80025aa:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025ac:	e01f      	b.n	80025ee <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80025ae:	f7ff fc17 	bl	8001de0 <HAL_GetTick>
 80025b2:	4602      	mov	r2, r0
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d918      	bls.n	80025ee <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	689b      	ldr	r3, [r3, #8]
 80025c2:	f003 0301 	and.w	r3, r3, #1
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d011      	beq.n	80025ee <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ce:	f043 0210 	orr.w	r2, r3, #16
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025da:	f043 0201 	orr.w	r2, r3, #1
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e007      	b.n	80025fe <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f003 0301 	and.w	r3, r3, #1
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d1d8      	bne.n	80025ae <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80025fc:	2300      	movs	r3, #0
}
 80025fe:	4618      	mov	r0, r3
 8002600:	3710      	adds	r7, #16
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}
 8002606:	bf00      	nop
 8002608:	20000000 	.word	0x20000000
 800260c:	431bde83 	.word	0x431bde83

08002610 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b084      	sub	sp, #16
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b01      	cmp	r3, #1
 8002628:	d12e      	bne.n	8002688 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 0201 	bic.w	r2, r2, #1
 8002638:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800263a:	f7ff fbd1 	bl	8001de0 <HAL_GetTick>
 800263e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002640:	e01b      	b.n	800267a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002642:	f7ff fbcd 	bl	8001de0 <HAL_GetTick>
 8002646:	4602      	mov	r2, r0
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	1ad3      	subs	r3, r2, r3
 800264c:	2b02      	cmp	r3, #2
 800264e:	d914      	bls.n	800267a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	689b      	ldr	r3, [r3, #8]
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	2b01      	cmp	r3, #1
 800265c:	d10d      	bne.n	800267a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002662:	f043 0210 	orr.w	r2, r3, #16
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800266e:	f043 0201 	orr.w	r2, r3, #1
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e007      	b.n	800268a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	689b      	ldr	r3, [r3, #8]
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	2b01      	cmp	r3, #1
 8002686:	d0dc      	beq.n	8002642 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002688:	2300      	movs	r3, #0
}
 800268a:	4618      	mov	r0, r3
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
	...

08002694 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002694:	b480      	push	{r7}
 8002696:	b085      	sub	sp, #20
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f003 0307 	and.w	r3, r3, #7
 80026a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026a4:	4b0c      	ldr	r3, [pc, #48]	@ (80026d8 <__NVIC_SetPriorityGrouping+0x44>)
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026b0:	4013      	ands	r3, r2
 80026b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026c6:	4a04      	ldr	r2, [pc, #16]	@ (80026d8 <__NVIC_SetPriorityGrouping+0x44>)
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	60d3      	str	r3, [r2, #12]
}
 80026cc:	bf00      	nop
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bc80      	pop	{r7}
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	e000ed00 	.word	0xe000ed00

080026dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026e0:	4b04      	ldr	r3, [pc, #16]	@ (80026f4 <__NVIC_GetPriorityGrouping+0x18>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	0a1b      	lsrs	r3, r3, #8
 80026e6:	f003 0307 	and.w	r3, r3, #7
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	46bd      	mov	sp, r7
 80026ee:	bc80      	pop	{r7}
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	6039      	str	r1, [r7, #0]
 8002702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002708:	2b00      	cmp	r3, #0
 800270a:	db0a      	blt.n	8002722 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	b2da      	uxtb	r2, r3
 8002710:	490c      	ldr	r1, [pc, #48]	@ (8002744 <__NVIC_SetPriority+0x4c>)
 8002712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002716:	0112      	lsls	r2, r2, #4
 8002718:	b2d2      	uxtb	r2, r2
 800271a:	440b      	add	r3, r1
 800271c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002720:	e00a      	b.n	8002738 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	b2da      	uxtb	r2, r3
 8002726:	4908      	ldr	r1, [pc, #32]	@ (8002748 <__NVIC_SetPriority+0x50>)
 8002728:	79fb      	ldrb	r3, [r7, #7]
 800272a:	f003 030f 	and.w	r3, r3, #15
 800272e:	3b04      	subs	r3, #4
 8002730:	0112      	lsls	r2, r2, #4
 8002732:	b2d2      	uxtb	r2, r2
 8002734:	440b      	add	r3, r1
 8002736:	761a      	strb	r2, [r3, #24]
}
 8002738:	bf00      	nop
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	e000e100 	.word	0xe000e100
 8002748:	e000ed00 	.word	0xe000ed00

0800274c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800274c:	b480      	push	{r7}
 800274e:	b089      	sub	sp, #36	@ 0x24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002760:	69fb      	ldr	r3, [r7, #28]
 8002762:	f1c3 0307 	rsb	r3, r3, #7
 8002766:	2b04      	cmp	r3, #4
 8002768:	bf28      	it	cs
 800276a:	2304      	movcs	r3, #4
 800276c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	3304      	adds	r3, #4
 8002772:	2b06      	cmp	r3, #6
 8002774:	d902      	bls.n	800277c <NVIC_EncodePriority+0x30>
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	3b03      	subs	r3, #3
 800277a:	e000      	b.n	800277e <NVIC_EncodePriority+0x32>
 800277c:	2300      	movs	r3, #0
 800277e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002780:	f04f 32ff 	mov.w	r2, #4294967295
 8002784:	69bb      	ldr	r3, [r7, #24]
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	401a      	ands	r2, r3
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002794:	f04f 31ff 	mov.w	r1, #4294967295
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa01 f303 	lsl.w	r3, r1, r3
 800279e:	43d9      	mvns	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a4:	4313      	orrs	r3, r2
         );
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3724      	adds	r7, #36	@ 0x24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3b01      	subs	r3, #1
 80027bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027c0:	d301      	bcc.n	80027c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027c2:	2301      	movs	r3, #1
 80027c4:	e00f      	b.n	80027e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027c6:	4a0a      	ldr	r2, [pc, #40]	@ (80027f0 <SysTick_Config+0x40>)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3b01      	subs	r3, #1
 80027cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027ce:	210f      	movs	r1, #15
 80027d0:	f04f 30ff 	mov.w	r0, #4294967295
 80027d4:	f7ff ff90 	bl	80026f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027d8:	4b05      	ldr	r3, [pc, #20]	@ (80027f0 <SysTick_Config+0x40>)
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80027de:	4b04      	ldr	r3, [pc, #16]	@ (80027f0 <SysTick_Config+0x40>)
 80027e0:	2207      	movs	r2, #7
 80027e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3708      	adds	r7, #8
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	e000e010 	.word	0xe000e010

080027f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	f7ff ff49 	bl	8002694 <__NVIC_SetPriorityGrouping>
}
 8002802:	bf00      	nop
 8002804:	3708      	adds	r7, #8
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}

0800280a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800280a:	b580      	push	{r7, lr}
 800280c:	b086      	sub	sp, #24
 800280e:	af00      	add	r7, sp, #0
 8002810:	4603      	mov	r3, r0
 8002812:	60b9      	str	r1, [r7, #8]
 8002814:	607a      	str	r2, [r7, #4]
 8002816:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800281c:	f7ff ff5e 	bl	80026dc <__NVIC_GetPriorityGrouping>
 8002820:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	68b9      	ldr	r1, [r7, #8]
 8002826:	6978      	ldr	r0, [r7, #20]
 8002828:	f7ff ff90 	bl	800274c <NVIC_EncodePriority>
 800282c:	4602      	mov	r2, r0
 800282e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002832:	4611      	mov	r1, r2
 8002834:	4618      	mov	r0, r3
 8002836:	f7ff ff5f 	bl	80026f8 <__NVIC_SetPriority>
}
 800283a:	bf00      	nop
 800283c:	3718      	adds	r7, #24
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002842:	b580      	push	{r7, lr}
 8002844:	b082      	sub	sp, #8
 8002846:	af00      	add	r7, sp, #0
 8002848:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f7ff ffb0 	bl	80027b0 <SysTick_Config>
 8002850:	4603      	mov	r3, r0
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
	...

0800285c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800285c:	b480      	push	{r7}
 800285e:	b08b      	sub	sp, #44	@ 0x2c
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002866:	2300      	movs	r3, #0
 8002868:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800286a:	2300      	movs	r3, #0
 800286c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800286e:	e169      	b.n	8002b44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002870:	2201      	movs	r2, #1
 8002872:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	69fa      	ldr	r2, [r7, #28]
 8002880:	4013      	ands	r3, r2
 8002882:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002884:	69ba      	ldr	r2, [r7, #24]
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	429a      	cmp	r2, r3
 800288a:	f040 8158 	bne.w	8002b3e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	4a9a      	ldr	r2, [pc, #616]	@ (8002afc <HAL_GPIO_Init+0x2a0>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d05e      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 8002898:	4a98      	ldr	r2, [pc, #608]	@ (8002afc <HAL_GPIO_Init+0x2a0>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d875      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 800289e:	4a98      	ldr	r2, [pc, #608]	@ (8002b00 <HAL_GPIO_Init+0x2a4>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d058      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028a4:	4a96      	ldr	r2, [pc, #600]	@ (8002b00 <HAL_GPIO_Init+0x2a4>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d86f      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028aa:	4a96      	ldr	r2, [pc, #600]	@ (8002b04 <HAL_GPIO_Init+0x2a8>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d052      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028b0:	4a94      	ldr	r2, [pc, #592]	@ (8002b04 <HAL_GPIO_Init+0x2a8>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d869      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028b6:	4a94      	ldr	r2, [pc, #592]	@ (8002b08 <HAL_GPIO_Init+0x2ac>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d04c      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028bc:	4a92      	ldr	r2, [pc, #584]	@ (8002b08 <HAL_GPIO_Init+0x2ac>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d863      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028c2:	4a92      	ldr	r2, [pc, #584]	@ (8002b0c <HAL_GPIO_Init+0x2b0>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d046      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
 80028c8:	4a90      	ldr	r2, [pc, #576]	@ (8002b0c <HAL_GPIO_Init+0x2b0>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d85d      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028ce:	2b12      	cmp	r3, #18
 80028d0:	d82a      	bhi.n	8002928 <HAL_GPIO_Init+0xcc>
 80028d2:	2b12      	cmp	r3, #18
 80028d4:	d859      	bhi.n	800298a <HAL_GPIO_Init+0x12e>
 80028d6:	a201      	add	r2, pc, #4	@ (adr r2, 80028dc <HAL_GPIO_Init+0x80>)
 80028d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028dc:	08002957 	.word	0x08002957
 80028e0:	08002931 	.word	0x08002931
 80028e4:	08002943 	.word	0x08002943
 80028e8:	08002985 	.word	0x08002985
 80028ec:	0800298b 	.word	0x0800298b
 80028f0:	0800298b 	.word	0x0800298b
 80028f4:	0800298b 	.word	0x0800298b
 80028f8:	0800298b 	.word	0x0800298b
 80028fc:	0800298b 	.word	0x0800298b
 8002900:	0800298b 	.word	0x0800298b
 8002904:	0800298b 	.word	0x0800298b
 8002908:	0800298b 	.word	0x0800298b
 800290c:	0800298b 	.word	0x0800298b
 8002910:	0800298b 	.word	0x0800298b
 8002914:	0800298b 	.word	0x0800298b
 8002918:	0800298b 	.word	0x0800298b
 800291c:	0800298b 	.word	0x0800298b
 8002920:	08002939 	.word	0x08002939
 8002924:	0800294d 	.word	0x0800294d
 8002928:	4a79      	ldr	r2, [pc, #484]	@ (8002b10 <HAL_GPIO_Init+0x2b4>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d013      	beq.n	8002956 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800292e:	e02c      	b.n	800298a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	68db      	ldr	r3, [r3, #12]
 8002934:	623b      	str	r3, [r7, #32]
          break;
 8002936:	e029      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	68db      	ldr	r3, [r3, #12]
 800293c:	3304      	adds	r3, #4
 800293e:	623b      	str	r3, [r7, #32]
          break;
 8002940:	e024      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	3308      	adds	r3, #8
 8002948:	623b      	str	r3, [r7, #32]
          break;
 800294a:	e01f      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	330c      	adds	r3, #12
 8002952:	623b      	str	r3, [r7, #32]
          break;
 8002954:	e01a      	b.n	800298c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d102      	bne.n	8002964 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800295e:	2304      	movs	r3, #4
 8002960:	623b      	str	r3, [r7, #32]
          break;
 8002962:	e013      	b.n	800298c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	689b      	ldr	r3, [r3, #8]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d105      	bne.n	8002978 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800296c:	2308      	movs	r3, #8
 800296e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	69fa      	ldr	r2, [r7, #28]
 8002974:	611a      	str	r2, [r3, #16]
          break;
 8002976:	e009      	b.n	800298c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002978:	2308      	movs	r3, #8
 800297a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	69fa      	ldr	r2, [r7, #28]
 8002980:	615a      	str	r2, [r3, #20]
          break;
 8002982:	e003      	b.n	800298c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002984:	2300      	movs	r3, #0
 8002986:	623b      	str	r3, [r7, #32]
          break;
 8002988:	e000      	b.n	800298c <HAL_GPIO_Init+0x130>
          break;
 800298a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	2bff      	cmp	r3, #255	@ 0xff
 8002990:	d801      	bhi.n	8002996 <HAL_GPIO_Init+0x13a>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	e001      	b.n	800299a <HAL_GPIO_Init+0x13e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	3304      	adds	r3, #4
 800299a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	2bff      	cmp	r3, #255	@ 0xff
 80029a0:	d802      	bhi.n	80029a8 <HAL_GPIO_Init+0x14c>
 80029a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	e002      	b.n	80029ae <HAL_GPIO_Init+0x152>
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	3b08      	subs	r3, #8
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	681a      	ldr	r2, [r3, #0]
 80029b4:	210f      	movs	r1, #15
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	fa01 f303 	lsl.w	r3, r1, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	401a      	ands	r2, r3
 80029c0:	6a39      	ldr	r1, [r7, #32]
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	fa01 f303 	lsl.w	r3, r1, r3
 80029c8:	431a      	orrs	r2, r3
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	f000 80b1 	beq.w	8002b3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029dc:	4b4d      	ldr	r3, [pc, #308]	@ (8002b14 <HAL_GPIO_Init+0x2b8>)
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002b14 <HAL_GPIO_Init+0x2b8>)
 80029e2:	f043 0301 	orr.w	r3, r3, #1
 80029e6:	6193      	str	r3, [r2, #24]
 80029e8:	4b4a      	ldr	r3, [pc, #296]	@ (8002b14 <HAL_GPIO_Init+0x2b8>)
 80029ea:	699b      	ldr	r3, [r3, #24]
 80029ec:	f003 0301 	and.w	r3, r3, #1
 80029f0:	60bb      	str	r3, [r7, #8]
 80029f2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80029f4:	4a48      	ldr	r2, [pc, #288]	@ (8002b18 <HAL_GPIO_Init+0x2bc>)
 80029f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f8:	089b      	lsrs	r3, r3, #2
 80029fa:	3302      	adds	r3, #2
 80029fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a04:	f003 0303 	and.w	r3, r3, #3
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	220f      	movs	r2, #15
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4013      	ands	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	4a40      	ldr	r2, [pc, #256]	@ (8002b1c <HAL_GPIO_Init+0x2c0>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d013      	beq.n	8002a48 <HAL_GPIO_Init+0x1ec>
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a3f      	ldr	r2, [pc, #252]	@ (8002b20 <HAL_GPIO_Init+0x2c4>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d00d      	beq.n	8002a44 <HAL_GPIO_Init+0x1e8>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	4a3e      	ldr	r2, [pc, #248]	@ (8002b24 <HAL_GPIO_Init+0x2c8>)
 8002a2c:	4293      	cmp	r3, r2
 8002a2e:	d007      	beq.n	8002a40 <HAL_GPIO_Init+0x1e4>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4a3d      	ldr	r2, [pc, #244]	@ (8002b28 <HAL_GPIO_Init+0x2cc>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d101      	bne.n	8002a3c <HAL_GPIO_Init+0x1e0>
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e006      	b.n	8002a4a <HAL_GPIO_Init+0x1ee>
 8002a3c:	2304      	movs	r3, #4
 8002a3e:	e004      	b.n	8002a4a <HAL_GPIO_Init+0x1ee>
 8002a40:	2302      	movs	r3, #2
 8002a42:	e002      	b.n	8002a4a <HAL_GPIO_Init+0x1ee>
 8002a44:	2301      	movs	r3, #1
 8002a46:	e000      	b.n	8002a4a <HAL_GPIO_Init+0x1ee>
 8002a48:	2300      	movs	r3, #0
 8002a4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a4c:	f002 0203 	and.w	r2, r2, #3
 8002a50:	0092      	lsls	r2, r2, #2
 8002a52:	4093      	lsls	r3, r2
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a5a:	492f      	ldr	r1, [pc, #188]	@ (8002b18 <HAL_GPIO_Init+0x2bc>)
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5e:	089b      	lsrs	r3, r3, #2
 8002a60:	3302      	adds	r3, #2
 8002a62:	68fa      	ldr	r2, [r7, #12]
 8002a64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d006      	beq.n	8002a82 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a74:	4b2d      	ldr	r3, [pc, #180]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	492c      	ldr	r1, [pc, #176]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	608b      	str	r3, [r1, #8]
 8002a80:	e006      	b.n	8002a90 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a82:	4b2a      	ldr	r3, [pc, #168]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	43db      	mvns	r3, r3
 8002a8a:	4928      	ldr	r1, [pc, #160]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d006      	beq.n	8002aaa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a9c:	4b23      	ldr	r3, [pc, #140]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002a9e:	68da      	ldr	r2, [r3, #12]
 8002aa0:	4922      	ldr	r1, [pc, #136]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	60cb      	str	r3, [r1, #12]
 8002aa8:	e006      	b.n	8002ab8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002aaa:	4b20      	ldr	r3, [pc, #128]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002aac:	68da      	ldr	r2, [r3, #12]
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	491e      	ldr	r1, [pc, #120]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d006      	beq.n	8002ad2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002ac4:	4b19      	ldr	r3, [pc, #100]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	4918      	ldr	r1, [pc, #96]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002aca:	69bb      	ldr	r3, [r7, #24]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	604b      	str	r3, [r1, #4]
 8002ad0:	e006      	b.n	8002ae0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ad2:	4b16      	ldr	r3, [pc, #88]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002ad4:	685a      	ldr	r2, [r3, #4]
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	4914      	ldr	r1, [pc, #80]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002adc:	4013      	ands	r3, r2
 8002ade:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d021      	beq.n	8002b30 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002aec:	4b0f      	ldr	r3, [pc, #60]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	490e      	ldr	r1, [pc, #56]	@ (8002b2c <HAL_GPIO_Init+0x2d0>)
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	4313      	orrs	r3, r2
 8002af6:	600b      	str	r3, [r1, #0]
 8002af8:	e021      	b.n	8002b3e <HAL_GPIO_Init+0x2e2>
 8002afa:	bf00      	nop
 8002afc:	10320000 	.word	0x10320000
 8002b00:	10310000 	.word	0x10310000
 8002b04:	10220000 	.word	0x10220000
 8002b08:	10210000 	.word	0x10210000
 8002b0c:	10120000 	.word	0x10120000
 8002b10:	10110000 	.word	0x10110000
 8002b14:	40021000 	.word	0x40021000
 8002b18:	40010000 	.word	0x40010000
 8002b1c:	40010800 	.word	0x40010800
 8002b20:	40010c00 	.word	0x40010c00
 8002b24:	40011000 	.word	0x40011000
 8002b28:	40011400 	.word	0x40011400
 8002b2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b30:	4b0b      	ldr	r3, [pc, #44]	@ (8002b60 <HAL_GPIO_Init+0x304>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	43db      	mvns	r3, r3
 8002b38:	4909      	ldr	r1, [pc, #36]	@ (8002b60 <HAL_GPIO_Init+0x304>)
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b40:	3301      	adds	r3, #1
 8002b42:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f47f ae8e 	bne.w	8002870 <HAL_GPIO_Init+0x14>
  }
}
 8002b54:	bf00      	nop
 8002b56:	bf00      	nop
 8002b58:	372c      	adds	r7, #44	@ 0x2c
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bc80      	pop	{r7}
 8002b5e:	4770      	bx	lr
 8002b60:	40010400 	.word	0x40010400

08002b64 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	689a      	ldr	r2, [r3, #8]
 8002b74:	887b      	ldrh	r3, [r7, #2]
 8002b76:	4013      	ands	r3, r2
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d002      	beq.n	8002b82 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	73fb      	strb	r3, [r7, #15]
 8002b80:	e001      	b.n	8002b86 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002b82:	2300      	movs	r3, #0
 8002b84:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3714      	adds	r7, #20
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bc80      	pop	{r7}
 8002b90:	4770      	bx	lr

08002b92 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b92:	b480      	push	{r7}
 8002b94:	b083      	sub	sp, #12
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	807b      	strh	r3, [r7, #2]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ba2:	787b      	ldrb	r3, [r7, #1]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d003      	beq.n	8002bb0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ba8:	887a      	ldrh	r2, [r7, #2]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002bae:	e003      	b.n	8002bb8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002bb0:	887b      	ldrh	r3, [r7, #2]
 8002bb2:	041a      	lsls	r2, r3, #16
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	611a      	str	r2, [r3, #16]
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bc80      	pop	{r7}
 8002bc0:	4770      	bx	lr
	...

08002bc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e12b      	b.n	8002e2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d106      	bne.n	8002bf0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f7fe fd08 	bl	8001600 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2224      	movs	r2, #36	@ 0x24
 8002bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0201 	bic.w	r2, r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c28:	f000 fcda 	bl	80035e0 <HAL_RCC_GetPCLK1Freq>
 8002c2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	4a81      	ldr	r2, [pc, #516]	@ (8002e38 <HAL_I2C_Init+0x274>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d807      	bhi.n	8002c48 <HAL_I2C_Init+0x84>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4a80      	ldr	r2, [pc, #512]	@ (8002e3c <HAL_I2C_Init+0x278>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	bf94      	ite	ls
 8002c40:	2301      	movls	r3, #1
 8002c42:	2300      	movhi	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	e006      	b.n	8002c56 <HAL_I2C_Init+0x92>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4a7d      	ldr	r2, [pc, #500]	@ (8002e40 <HAL_I2C_Init+0x27c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	bf94      	ite	ls
 8002c50:	2301      	movls	r3, #1
 8002c52:	2300      	movhi	r3, #0
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e0e7      	b.n	8002e2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	4a78      	ldr	r2, [pc, #480]	@ (8002e44 <HAL_I2C_Init+0x280>)
 8002c62:	fba2 2303 	umull	r2, r3, r2, r3
 8002c66:	0c9b      	lsrs	r3, r3, #18
 8002c68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	4a6a      	ldr	r2, [pc, #424]	@ (8002e38 <HAL_I2C_Init+0x274>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d802      	bhi.n	8002c98 <HAL_I2C_Init+0xd4>
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	3301      	adds	r3, #1
 8002c96:	e009      	b.n	8002cac <HAL_I2C_Init+0xe8>
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ca2:	4a69      	ldr	r2, [pc, #420]	@ (8002e48 <HAL_I2C_Init+0x284>)
 8002ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca8:	099b      	lsrs	r3, r3, #6
 8002caa:	3301      	adds	r3, #1
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	430b      	orrs	r3, r1
 8002cb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002cbe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	495c      	ldr	r1, [pc, #368]	@ (8002e38 <HAL_I2C_Init+0x274>)
 8002cc8:	428b      	cmp	r3, r1
 8002cca:	d819      	bhi.n	8002d00 <HAL_I2C_Init+0x13c>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1e59      	subs	r1, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cda:	1c59      	adds	r1, r3, #1
 8002cdc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ce0:	400b      	ands	r3, r1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00a      	beq.n	8002cfc <HAL_I2C_Init+0x138>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1e59      	subs	r1, r3, #1
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cfa:	e051      	b.n	8002da0 <HAL_I2C_Init+0x1dc>
 8002cfc:	2304      	movs	r3, #4
 8002cfe:	e04f      	b.n	8002da0 <HAL_I2C_Init+0x1dc>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d111      	bne.n	8002d2c <HAL_I2C_Init+0x168>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	1e58      	subs	r0, r3, #1
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6859      	ldr	r1, [r3, #4]
 8002d10:	460b      	mov	r3, r1
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	440b      	add	r3, r1
 8002d16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	bf0c      	ite	eq
 8002d24:	2301      	moveq	r3, #1
 8002d26:	2300      	movne	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	e012      	b.n	8002d52 <HAL_I2C_Init+0x18e>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	1e58      	subs	r0, r3, #1
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6859      	ldr	r1, [r3, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	0099      	lsls	r1, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d42:	3301      	adds	r3, #1
 8002d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bf0c      	ite	eq
 8002d4c:	2301      	moveq	r3, #1
 8002d4e:	2300      	movne	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <HAL_I2C_Init+0x196>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e022      	b.n	8002da0 <HAL_I2C_Init+0x1dc>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10e      	bne.n	8002d80 <HAL_I2C_Init+0x1bc>
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	1e58      	subs	r0, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6859      	ldr	r1, [r3, #4]
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	440b      	add	r3, r1
 8002d70:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d74:	3301      	adds	r3, #1
 8002d76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d7e:	e00f      	b.n	8002da0 <HAL_I2C_Init+0x1dc>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	1e58      	subs	r0, r3, #1
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	0099      	lsls	r1, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d96:	3301      	adds	r3, #1
 8002d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	6809      	ldr	r1, [r1, #0]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	69da      	ldr	r2, [r3, #28]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002dce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6911      	ldr	r1, [r2, #16]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	68d2      	ldr	r2, [r2, #12]
 8002dda:	4311      	orrs	r1, r2
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6812      	ldr	r2, [r2, #0]
 8002de0:	430b      	orrs	r3, r1
 8002de2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	695a      	ldr	r2, [r3, #20]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	431a      	orrs	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	000186a0 	.word	0x000186a0
 8002e3c:	001e847f 	.word	0x001e847f
 8002e40:	003d08ff 	.word	0x003d08ff
 8002e44:	431bde83 	.word	0x431bde83
 8002e48:	10624dd3 	.word	0x10624dd3

08002e4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e272      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 0301 	and.w	r3, r3, #1
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	f000 8087 	beq.w	8002f7a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002e6c:	4b92      	ldr	r3, [pc, #584]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f003 030c 	and.w	r3, r3, #12
 8002e74:	2b04      	cmp	r3, #4
 8002e76:	d00c      	beq.n	8002e92 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e78:	4b8f      	ldr	r3, [pc, #572]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f003 030c 	and.w	r3, r3, #12
 8002e80:	2b08      	cmp	r3, #8
 8002e82:	d112      	bne.n	8002eaa <HAL_RCC_OscConfig+0x5e>
 8002e84:	4b8c      	ldr	r3, [pc, #560]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e90:	d10b      	bne.n	8002eaa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e92:	4b89      	ldr	r3, [pc, #548]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d06c      	beq.n	8002f78 <HAL_RCC_OscConfig+0x12c>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d168      	bne.n	8002f78 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e24c      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002eb2:	d106      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x76>
 8002eb4:	4b80      	ldr	r3, [pc, #512]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a7f      	ldr	r2, [pc, #508]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002eba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ebe:	6013      	str	r3, [r2, #0]
 8002ec0:	e02e      	b.n	8002f20 <HAL_RCC_OscConfig+0xd4>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	685b      	ldr	r3, [r3, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d10c      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x98>
 8002eca:	4b7b      	ldr	r3, [pc, #492]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a7a      	ldr	r2, [pc, #488]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ed0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	4b78      	ldr	r3, [pc, #480]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a77      	ldr	r2, [pc, #476]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002edc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ee0:	6013      	str	r3, [r2, #0]
 8002ee2:	e01d      	b.n	8002f20 <HAL_RCC_OscConfig+0xd4>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eec:	d10c      	bne.n	8002f08 <HAL_RCC_OscConfig+0xbc>
 8002eee:	4b72      	ldr	r3, [pc, #456]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a71      	ldr	r2, [pc, #452]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002ef4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ef8:	6013      	str	r3, [r2, #0]
 8002efa:	4b6f      	ldr	r3, [pc, #444]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4a6e      	ldr	r2, [pc, #440]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f04:	6013      	str	r3, [r2, #0]
 8002f06:	e00b      	b.n	8002f20 <HAL_RCC_OscConfig+0xd4>
 8002f08:	4b6b      	ldr	r3, [pc, #428]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a6a      	ldr	r2, [pc, #424]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f12:	6013      	str	r3, [r2, #0]
 8002f14:	4b68      	ldr	r3, [pc, #416]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a67      	ldr	r2, [pc, #412]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f1e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d013      	beq.n	8002f50 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f28:	f7fe ff5a 	bl	8001de0 <HAL_GetTick>
 8002f2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f2e:	e008      	b.n	8002f42 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f30:	f7fe ff56 	bl	8001de0 <HAL_GetTick>
 8002f34:	4602      	mov	r2, r0
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	1ad3      	subs	r3, r2, r3
 8002f3a:	2b64      	cmp	r3, #100	@ 0x64
 8002f3c:	d901      	bls.n	8002f42 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f3e:	2303      	movs	r3, #3
 8002f40:	e200      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f42:	4b5d      	ldr	r3, [pc, #372]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d0f0      	beq.n	8002f30 <HAL_RCC_OscConfig+0xe4>
 8002f4e:	e014      	b.n	8002f7a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f50:	f7fe ff46 	bl	8001de0 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f58:	f7fe ff42 	bl	8001de0 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b64      	cmp	r3, #100	@ 0x64
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e1ec      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f6a:	4b53      	ldr	r3, [pc, #332]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f0      	bne.n	8002f58 <HAL_RCC_OscConfig+0x10c>
 8002f76:	e000      	b.n	8002f7a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f78:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0302 	and.w	r3, r3, #2
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d063      	beq.n	800304e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f86:	4b4c      	ldr	r3, [pc, #304]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f003 030c 	and.w	r3, r3, #12
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d00b      	beq.n	8002faa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f92:	4b49      	ldr	r3, [pc, #292]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	f003 030c 	and.w	r3, r3, #12
 8002f9a:	2b08      	cmp	r3, #8
 8002f9c:	d11c      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x18c>
 8002f9e:	4b46      	ldr	r3, [pc, #280]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d116      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002faa:	4b43      	ldr	r3, [pc, #268]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0302 	and.w	r3, r3, #2
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d005      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x176>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d001      	beq.n	8002fc2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e1c0      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	695b      	ldr	r3, [r3, #20]
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4939      	ldr	r1, [pc, #228]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8002fd2:	4313      	orrs	r3, r2
 8002fd4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fd6:	e03a      	b.n	800304e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	691b      	ldr	r3, [r3, #16]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d020      	beq.n	8003022 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fe0:	4b36      	ldr	r3, [pc, #216]	@ (80030bc <HAL_RCC_OscConfig+0x270>)
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe6:	f7fe fefb 	bl	8001de0 <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fec:	e008      	b.n	8003000 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fee:	f7fe fef7 	bl	8001de0 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e1a1      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003000:	4b2d      	ldr	r3, [pc, #180]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d0f0      	beq.n	8002fee <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800300c:	4b2a      	ldr	r3, [pc, #168]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	4927      	ldr	r1, [pc, #156]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 800301c:	4313      	orrs	r3, r2
 800301e:	600b      	str	r3, [r1, #0]
 8003020:	e015      	b.n	800304e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003022:	4b26      	ldr	r3, [pc, #152]	@ (80030bc <HAL_RCC_OscConfig+0x270>)
 8003024:	2200      	movs	r2, #0
 8003026:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003028:	f7fe feda 	bl	8001de0 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003030:	f7fe fed6 	bl	8001de0 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e180      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003042:	4b1d      	ldr	r3, [pc, #116]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f0      	bne.n	8003030 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0308 	and.w	r3, r3, #8
 8003056:	2b00      	cmp	r3, #0
 8003058:	d03a      	beq.n	80030d0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d019      	beq.n	8003096 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003062:	4b17      	ldr	r3, [pc, #92]	@ (80030c0 <HAL_RCC_OscConfig+0x274>)
 8003064:	2201      	movs	r2, #1
 8003066:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003068:	f7fe feba 	bl	8001de0 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003070:	f7fe feb6 	bl	8001de0 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e160      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003082:	4b0d      	ldr	r3, [pc, #52]	@ (80030b8 <HAL_RCC_OscConfig+0x26c>)
 8003084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0f0      	beq.n	8003070 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800308e:	2001      	movs	r0, #1
 8003090:	f000 face 	bl	8003630 <RCC_Delay>
 8003094:	e01c      	b.n	80030d0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003096:	4b0a      	ldr	r3, [pc, #40]	@ (80030c0 <HAL_RCC_OscConfig+0x274>)
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800309c:	f7fe fea0 	bl	8001de0 <HAL_GetTick>
 80030a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030a2:	e00f      	b.n	80030c4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030a4:	f7fe fe9c 	bl	8001de0 <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d908      	bls.n	80030c4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e146      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
 80030b6:	bf00      	nop
 80030b8:	40021000 	.word	0x40021000
 80030bc:	42420000 	.word	0x42420000
 80030c0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c4:	4b92      	ldr	r3, [pc, #584]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c8:	f003 0302 	and.w	r3, r3, #2
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1e9      	bne.n	80030a4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f003 0304 	and.w	r3, r3, #4
 80030d8:	2b00      	cmp	r3, #0
 80030da:	f000 80a6 	beq.w	800322a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030de:	2300      	movs	r3, #0
 80030e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030e2:	4b8b      	ldr	r3, [pc, #556]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030e4:	69db      	ldr	r3, [r3, #28]
 80030e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10d      	bne.n	800310a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030ee:	4b88      	ldr	r3, [pc, #544]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	4a87      	ldr	r2, [pc, #540]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030f8:	61d3      	str	r3, [r2, #28]
 80030fa:	4b85      	ldr	r3, [pc, #532]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80030fc:	69db      	ldr	r3, [r3, #28]
 80030fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003102:	60bb      	str	r3, [r7, #8]
 8003104:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003106:	2301      	movs	r3, #1
 8003108:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800310a:	4b82      	ldr	r3, [pc, #520]	@ (8003314 <HAL_RCC_OscConfig+0x4c8>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003112:	2b00      	cmp	r3, #0
 8003114:	d118      	bne.n	8003148 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003116:	4b7f      	ldr	r3, [pc, #508]	@ (8003314 <HAL_RCC_OscConfig+0x4c8>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a7e      	ldr	r2, [pc, #504]	@ (8003314 <HAL_RCC_OscConfig+0x4c8>)
 800311c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003120:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003122:	f7fe fe5d 	bl	8001de0 <HAL_GetTick>
 8003126:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003128:	e008      	b.n	800313c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800312a:	f7fe fe59 	bl	8001de0 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b64      	cmp	r3, #100	@ 0x64
 8003136:	d901      	bls.n	800313c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003138:	2303      	movs	r3, #3
 800313a:	e103      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800313c:	4b75      	ldr	r3, [pc, #468]	@ (8003314 <HAL_RCC_OscConfig+0x4c8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0f0      	beq.n	800312a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68db      	ldr	r3, [r3, #12]
 800314c:	2b01      	cmp	r3, #1
 800314e:	d106      	bne.n	800315e <HAL_RCC_OscConfig+0x312>
 8003150:	4b6f      	ldr	r3, [pc, #444]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003152:	6a1b      	ldr	r3, [r3, #32]
 8003154:	4a6e      	ldr	r2, [pc, #440]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003156:	f043 0301 	orr.w	r3, r3, #1
 800315a:	6213      	str	r3, [r2, #32]
 800315c:	e02d      	b.n	80031ba <HAL_RCC_OscConfig+0x36e>
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	68db      	ldr	r3, [r3, #12]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d10c      	bne.n	8003180 <HAL_RCC_OscConfig+0x334>
 8003166:	4b6a      	ldr	r3, [pc, #424]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	4a69      	ldr	r2, [pc, #420]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800316c:	f023 0301 	bic.w	r3, r3, #1
 8003170:	6213      	str	r3, [r2, #32]
 8003172:	4b67      	ldr	r3, [pc, #412]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003174:	6a1b      	ldr	r3, [r3, #32]
 8003176:	4a66      	ldr	r2, [pc, #408]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003178:	f023 0304 	bic.w	r3, r3, #4
 800317c:	6213      	str	r3, [r2, #32]
 800317e:	e01c      	b.n	80031ba <HAL_RCC_OscConfig+0x36e>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	68db      	ldr	r3, [r3, #12]
 8003184:	2b05      	cmp	r3, #5
 8003186:	d10c      	bne.n	80031a2 <HAL_RCC_OscConfig+0x356>
 8003188:	4b61      	ldr	r3, [pc, #388]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800318a:	6a1b      	ldr	r3, [r3, #32]
 800318c:	4a60      	ldr	r2, [pc, #384]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	f043 0304 	orr.w	r3, r3, #4
 8003192:	6213      	str	r3, [r2, #32]
 8003194:	4b5e      	ldr	r3, [pc, #376]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003196:	6a1b      	ldr	r3, [r3, #32]
 8003198:	4a5d      	ldr	r2, [pc, #372]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800319a:	f043 0301 	orr.w	r3, r3, #1
 800319e:	6213      	str	r3, [r2, #32]
 80031a0:	e00b      	b.n	80031ba <HAL_RCC_OscConfig+0x36e>
 80031a2:	4b5b      	ldr	r3, [pc, #364]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031a4:	6a1b      	ldr	r3, [r3, #32]
 80031a6:	4a5a      	ldr	r2, [pc, #360]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031a8:	f023 0301 	bic.w	r3, r3, #1
 80031ac:	6213      	str	r3, [r2, #32]
 80031ae:	4b58      	ldr	r3, [pc, #352]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031b0:	6a1b      	ldr	r3, [r3, #32]
 80031b2:	4a57      	ldr	r2, [pc, #348]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031b4:	f023 0304 	bic.w	r3, r3, #4
 80031b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68db      	ldr	r3, [r3, #12]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d015      	beq.n	80031ee <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031c2:	f7fe fe0d 	bl	8001de0 <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031c8:	e00a      	b.n	80031e0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ca:	f7fe fe09 	bl	8001de0 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031d8:	4293      	cmp	r3, r2
 80031da:	d901      	bls.n	80031e0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80031dc:	2303      	movs	r3, #3
 80031de:	e0b1      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e0:	4b4b      	ldr	r3, [pc, #300]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	f003 0302 	and.w	r3, r3, #2
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d0ee      	beq.n	80031ca <HAL_RCC_OscConfig+0x37e>
 80031ec:	e014      	b.n	8003218 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ee:	f7fe fdf7 	bl	8001de0 <HAL_GetTick>
 80031f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031f4:	e00a      	b.n	800320c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031f6:	f7fe fdf3 	bl	8001de0 <HAL_GetTick>
 80031fa:	4602      	mov	r2, r0
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	1ad3      	subs	r3, r2, r3
 8003200:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003204:	4293      	cmp	r3, r2
 8003206:	d901      	bls.n	800320c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003208:	2303      	movs	r3, #3
 800320a:	e09b      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800320c:	4b40      	ldr	r3, [pc, #256]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800320e:	6a1b      	ldr	r3, [r3, #32]
 8003210:	f003 0302 	and.w	r3, r3, #2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1ee      	bne.n	80031f6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003218:	7dfb      	ldrb	r3, [r7, #23]
 800321a:	2b01      	cmp	r3, #1
 800321c:	d105      	bne.n	800322a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800321e:	4b3c      	ldr	r3, [pc, #240]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003220:	69db      	ldr	r3, [r3, #28]
 8003222:	4a3b      	ldr	r2, [pc, #236]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003228:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	69db      	ldr	r3, [r3, #28]
 800322e:	2b00      	cmp	r3, #0
 8003230:	f000 8087 	beq.w	8003342 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003234:	4b36      	ldr	r3, [pc, #216]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f003 030c 	and.w	r3, r3, #12
 800323c:	2b08      	cmp	r3, #8
 800323e:	d061      	beq.n	8003304 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	69db      	ldr	r3, [r3, #28]
 8003244:	2b02      	cmp	r3, #2
 8003246:	d146      	bne.n	80032d6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003248:	4b33      	ldr	r3, [pc, #204]	@ (8003318 <HAL_RCC_OscConfig+0x4cc>)
 800324a:	2200      	movs	r2, #0
 800324c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800324e:	f7fe fdc7 	bl	8001de0 <HAL_GetTick>
 8003252:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003254:	e008      	b.n	8003268 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003256:	f7fe fdc3 	bl	8001de0 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	2b02      	cmp	r3, #2
 8003262:	d901      	bls.n	8003268 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003264:	2303      	movs	r3, #3
 8003266:	e06d      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003268:	4b29      	ldr	r3, [pc, #164]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1f0      	bne.n	8003256 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800327c:	d108      	bne.n	8003290 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800327e:	4b24      	ldr	r3, [pc, #144]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	4921      	ldr	r1, [pc, #132]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 800328c:	4313      	orrs	r3, r2
 800328e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003290:	4b1f      	ldr	r3, [pc, #124]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a19      	ldr	r1, [r3, #32]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	430b      	orrs	r3, r1
 80032a2:	491b      	ldr	r1, [pc, #108]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80032a4:	4313      	orrs	r3, r2
 80032a6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003318 <HAL_RCC_OscConfig+0x4cc>)
 80032aa:	2201      	movs	r2, #1
 80032ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ae:	f7fe fd97 	bl	8001de0 <HAL_GetTick>
 80032b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032b4:	e008      	b.n	80032c8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b6:	f7fe fd93 	bl	8001de0 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	693b      	ldr	r3, [r7, #16]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d901      	bls.n	80032c8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80032c4:	2303      	movs	r3, #3
 80032c6:	e03d      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80032c8:	4b11      	ldr	r3, [pc, #68]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d0f0      	beq.n	80032b6 <HAL_RCC_OscConfig+0x46a>
 80032d4:	e035      	b.n	8003342 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d6:	4b10      	ldr	r3, [pc, #64]	@ (8003318 <HAL_RCC_OscConfig+0x4cc>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032dc:	f7fe fd80 	bl	8001de0 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032e4:	f7fe fd7c 	bl	8001de0 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e026      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032f6:	4b06      	ldr	r3, [pc, #24]	@ (8003310 <HAL_RCC_OscConfig+0x4c4>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d1f0      	bne.n	80032e4 <HAL_RCC_OscConfig+0x498>
 8003302:	e01e      	b.n	8003342 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	69db      	ldr	r3, [r3, #28]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d107      	bne.n	800331c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e019      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
 8003310:	40021000 	.word	0x40021000
 8003314:	40007000 	.word	0x40007000
 8003318:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800331c:	4b0b      	ldr	r3, [pc, #44]	@ (800334c <HAL_RCC_OscConfig+0x500>)
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6a1b      	ldr	r3, [r3, #32]
 800332c:	429a      	cmp	r2, r3
 800332e:	d106      	bne.n	800333e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800333a:	429a      	cmp	r2, r3
 800333c:	d001      	beq.n	8003342 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800333e:	2301      	movs	r3, #1
 8003340:	e000      	b.n	8003344 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003342:	2300      	movs	r3, #0
}
 8003344:	4618      	mov	r0, r3
 8003346:	3718      	adds	r7, #24
 8003348:	46bd      	mov	sp, r7
 800334a:	bd80      	pop	{r7, pc}
 800334c:	40021000 	.word	0x40021000

08003350 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d101      	bne.n	8003364 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003360:	2301      	movs	r3, #1
 8003362:	e0d0      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003364:	4b6a      	ldr	r3, [pc, #424]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	683a      	ldr	r2, [r7, #0]
 800336e:	429a      	cmp	r2, r3
 8003370:	d910      	bls.n	8003394 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003372:	4b67      	ldr	r3, [pc, #412]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f023 0207 	bic.w	r2, r3, #7
 800337a:	4965      	ldr	r1, [pc, #404]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	4313      	orrs	r3, r2
 8003380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003382:	4b63      	ldr	r3, [pc, #396]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f003 0307 	and.w	r3, r3, #7
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	429a      	cmp	r2, r3
 800338e:	d001      	beq.n	8003394 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e0b8      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	2b00      	cmp	r3, #0
 800339e:	d020      	beq.n	80033e2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0304 	and.w	r3, r3, #4
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d005      	beq.n	80033b8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033ac:	4b59      	ldr	r3, [pc, #356]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033ae:	685b      	ldr	r3, [r3, #4]
 80033b0:	4a58      	ldr	r2, [pc, #352]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033b2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80033b6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033c4:	4b53      	ldr	r3, [pc, #332]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	4a52      	ldr	r2, [pc, #328]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033ca:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80033ce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033d0:	4b50      	ldr	r3, [pc, #320]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033d2:	685b      	ldr	r3, [r3, #4]
 80033d4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	494d      	ldr	r1, [pc, #308]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033de:	4313      	orrs	r3, r2
 80033e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 0301 	and.w	r3, r3, #1
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d040      	beq.n	8003470 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d107      	bne.n	8003406 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033f6:	4b47      	ldr	r3, [pc, #284]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d115      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e07f      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b02      	cmp	r3, #2
 800340c:	d107      	bne.n	800341e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800340e:	4b41      	ldr	r3, [pc, #260]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d109      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e073      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800341e:	4b3d      	ldr	r3, [pc, #244]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0302 	and.w	r3, r3, #2
 8003426:	2b00      	cmp	r3, #0
 8003428:	d101      	bne.n	800342e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e06b      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800342e:	4b39      	ldr	r3, [pc, #228]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f023 0203 	bic.w	r2, r3, #3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	4936      	ldr	r1, [pc, #216]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 800343c:	4313      	orrs	r3, r2
 800343e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003440:	f7fe fcce 	bl	8001de0 <HAL_GetTick>
 8003444:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003446:	e00a      	b.n	800345e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003448:	f7fe fcca 	bl	8001de0 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003456:	4293      	cmp	r3, r2
 8003458:	d901      	bls.n	800345e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e053      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345e:	4b2d      	ldr	r3, [pc, #180]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	f003 020c 	and.w	r2, r3, #12
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	429a      	cmp	r2, r3
 800346e:	d1eb      	bne.n	8003448 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003470:	4b27      	ldr	r3, [pc, #156]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 0307 	and.w	r3, r3, #7
 8003478:	683a      	ldr	r2, [r7, #0]
 800347a:	429a      	cmp	r2, r3
 800347c:	d210      	bcs.n	80034a0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347e:	4b24      	ldr	r3, [pc, #144]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f023 0207 	bic.w	r2, r3, #7
 8003486:	4922      	ldr	r1, [pc, #136]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	4313      	orrs	r3, r2
 800348c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800348e:	4b20      	ldr	r3, [pc, #128]	@ (8003510 <HAL_RCC_ClockConfig+0x1c0>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0307 	and.w	r3, r3, #7
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	429a      	cmp	r2, r3
 800349a:	d001      	beq.n	80034a0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	e032      	b.n	8003506 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034ac:	4b19      	ldr	r3, [pc, #100]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	4916      	ldr	r1, [pc, #88]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034ba:	4313      	orrs	r3, r2
 80034bc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0308 	and.w	r3, r3, #8
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d009      	beq.n	80034de <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80034ca:	4b12      	ldr	r3, [pc, #72]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	691b      	ldr	r3, [r3, #16]
 80034d6:	00db      	lsls	r3, r3, #3
 80034d8:	490e      	ldr	r1, [pc, #56]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80034de:	f000 f821 	bl	8003524 <HAL_RCC_GetSysClockFreq>
 80034e2:	4602      	mov	r2, r0
 80034e4:	4b0b      	ldr	r3, [pc, #44]	@ (8003514 <HAL_RCC_ClockConfig+0x1c4>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	091b      	lsrs	r3, r3, #4
 80034ea:	f003 030f 	and.w	r3, r3, #15
 80034ee:	490a      	ldr	r1, [pc, #40]	@ (8003518 <HAL_RCC_ClockConfig+0x1c8>)
 80034f0:	5ccb      	ldrb	r3, [r1, r3]
 80034f2:	fa22 f303 	lsr.w	r3, r2, r3
 80034f6:	4a09      	ldr	r2, [pc, #36]	@ (800351c <HAL_RCC_ClockConfig+0x1cc>)
 80034f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80034fa:	4b09      	ldr	r3, [pc, #36]	@ (8003520 <HAL_RCC_ClockConfig+0x1d0>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4618      	mov	r0, r3
 8003500:	f7fe fc2c 	bl	8001d5c <HAL_InitTick>

  return HAL_OK;
 8003504:	2300      	movs	r3, #0
}
 8003506:	4618      	mov	r0, r3
 8003508:	3710      	adds	r7, #16
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40022000 	.word	0x40022000
 8003514:	40021000 	.word	0x40021000
 8003518:	080088f0 	.word	0x080088f0
 800351c:	20000000 	.word	0x20000000
 8003520:	20000004 	.word	0x20000004

08003524 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003524:	b480      	push	{r7}
 8003526:	b087      	sub	sp, #28
 8003528:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800352a:	2300      	movs	r3, #0
 800352c:	60fb      	str	r3, [r7, #12]
 800352e:	2300      	movs	r3, #0
 8003530:	60bb      	str	r3, [r7, #8]
 8003532:	2300      	movs	r3, #0
 8003534:	617b      	str	r3, [r7, #20]
 8003536:	2300      	movs	r3, #0
 8003538:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800353a:	2300      	movs	r3, #0
 800353c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800353e:	4b1e      	ldr	r3, [pc, #120]	@ (80035b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f003 030c 	and.w	r3, r3, #12
 800354a:	2b04      	cmp	r3, #4
 800354c:	d002      	beq.n	8003554 <HAL_RCC_GetSysClockFreq+0x30>
 800354e:	2b08      	cmp	r3, #8
 8003550:	d003      	beq.n	800355a <HAL_RCC_GetSysClockFreq+0x36>
 8003552:	e027      	b.n	80035a4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003554:	4b19      	ldr	r3, [pc, #100]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x98>)
 8003556:	613b      	str	r3, [r7, #16]
      break;
 8003558:	e027      	b.n	80035aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	0c9b      	lsrs	r3, r3, #18
 800355e:	f003 030f 	and.w	r3, r3, #15
 8003562:	4a17      	ldr	r2, [pc, #92]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003564:	5cd3      	ldrb	r3, [r2, r3]
 8003566:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d010      	beq.n	8003594 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003572:	4b11      	ldr	r3, [pc, #68]	@ (80035b8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	0c5b      	lsrs	r3, r3, #17
 8003578:	f003 0301 	and.w	r3, r3, #1
 800357c:	4a11      	ldr	r2, [pc, #68]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800357e:	5cd3      	ldrb	r3, [r2, r3]
 8003580:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	4a0d      	ldr	r2, [pc, #52]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x98>)
 8003586:	fb03 f202 	mul.w	r2, r3, r2
 800358a:	68bb      	ldr	r3, [r7, #8]
 800358c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003590:	617b      	str	r3, [r7, #20]
 8003592:	e004      	b.n	800359e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	4a0c      	ldr	r2, [pc, #48]	@ (80035c8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003598:	fb02 f303 	mul.w	r3, r2, r3
 800359c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	613b      	str	r3, [r7, #16]
      break;
 80035a2:	e002      	b.n	80035aa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035a4:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x98>)
 80035a6:	613b      	str	r3, [r7, #16]
      break;
 80035a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035aa:	693b      	ldr	r3, [r7, #16]
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	371c      	adds	r7, #28
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bc80      	pop	{r7}
 80035b4:	4770      	bx	lr
 80035b6:	bf00      	nop
 80035b8:	40021000 	.word	0x40021000
 80035bc:	007a1200 	.word	0x007a1200
 80035c0:	08008908 	.word	0x08008908
 80035c4:	08008918 	.word	0x08008918
 80035c8:	003d0900 	.word	0x003d0900

080035cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035d0:	4b02      	ldr	r3, [pc, #8]	@ (80035dc <HAL_RCC_GetHCLKFreq+0x10>)
 80035d2:	681b      	ldr	r3, [r3, #0]
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bc80      	pop	{r7}
 80035da:	4770      	bx	lr
 80035dc:	20000000 	.word	0x20000000

080035e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035e4:	f7ff fff2 	bl	80035cc <HAL_RCC_GetHCLKFreq>
 80035e8:	4602      	mov	r2, r0
 80035ea:	4b05      	ldr	r3, [pc, #20]	@ (8003600 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	0a1b      	lsrs	r3, r3, #8
 80035f0:	f003 0307 	and.w	r3, r3, #7
 80035f4:	4903      	ldr	r1, [pc, #12]	@ (8003604 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035f6:	5ccb      	ldrb	r3, [r1, r3]
 80035f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40021000 	.word	0x40021000
 8003604:	08008900 	.word	0x08008900

08003608 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800360c:	f7ff ffde 	bl	80035cc <HAL_RCC_GetHCLKFreq>
 8003610:	4602      	mov	r2, r0
 8003612:	4b05      	ldr	r3, [pc, #20]	@ (8003628 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	0adb      	lsrs	r3, r3, #11
 8003618:	f003 0307 	and.w	r3, r3, #7
 800361c:	4903      	ldr	r1, [pc, #12]	@ (800362c <HAL_RCC_GetPCLK2Freq+0x24>)
 800361e:	5ccb      	ldrb	r3, [r1, r3]
 8003620:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003624:	4618      	mov	r0, r3
 8003626:	bd80      	pop	{r7, pc}
 8003628:	40021000 	.word	0x40021000
 800362c:	08008900 	.word	0x08008900

08003630 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003630:	b480      	push	{r7}
 8003632:	b085      	sub	sp, #20
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003638:	4b0a      	ldr	r3, [pc, #40]	@ (8003664 <RCC_Delay+0x34>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a0a      	ldr	r2, [pc, #40]	@ (8003668 <RCC_Delay+0x38>)
 800363e:	fba2 2303 	umull	r2, r3, r2, r3
 8003642:	0a5b      	lsrs	r3, r3, #9
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	fb02 f303 	mul.w	r3, r2, r3
 800364a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800364c:	bf00      	nop
  }
  while (Delay --);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	1e5a      	subs	r2, r3, #1
 8003652:	60fa      	str	r2, [r7, #12]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1f9      	bne.n	800364c <RCC_Delay+0x1c>
}
 8003658:	bf00      	nop
 800365a:	bf00      	nop
 800365c:	3714      	adds	r7, #20
 800365e:	46bd      	mov	sp, r7
 8003660:	bc80      	pop	{r7}
 8003662:	4770      	bx	lr
 8003664:	20000000 	.word	0x20000000
 8003668:	10624dd3 	.word	0x10624dd3

0800366c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	613b      	str	r3, [r7, #16]
 8003678:	2300      	movs	r3, #0
 800367a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	d07d      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003688:	2300      	movs	r3, #0
 800368a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800368c:	4b4f      	ldr	r3, [pc, #316]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800368e:	69db      	ldr	r3, [r3, #28]
 8003690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d10d      	bne.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003698:	4b4c      	ldr	r3, [pc, #304]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	4a4b      	ldr	r2, [pc, #300]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800369e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036a2:	61d3      	str	r3, [r2, #28]
 80036a4:	4b49      	ldr	r3, [pc, #292]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036a6:	69db      	ldr	r3, [r3, #28]
 80036a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ac:	60bb      	str	r3, [r7, #8]
 80036ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036b0:	2301      	movs	r3, #1
 80036b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b4:	4b46      	ldr	r3, [pc, #280]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d118      	bne.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036c0:	4b43      	ldr	r3, [pc, #268]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a42      	ldr	r2, [pc, #264]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036cc:	f7fe fb88 	bl	8001de0 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d2:	e008      	b.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d4:	f7fe fb84 	bl	8001de0 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b64      	cmp	r3, #100	@ 0x64
 80036e0:	d901      	bls.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e06d      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036e6:	4b3a      	ldr	r3, [pc, #232]	@ (80037d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036f2:	4b36      	ldr	r3, [pc, #216]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d02e      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	429a      	cmp	r2, r3
 800370e:	d027      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003710:	4b2e      	ldr	r3, [pc, #184]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003718:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800371a:	4b2e      	ldr	r3, [pc, #184]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800371c:	2201      	movs	r2, #1
 800371e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003720:	4b2c      	ldr	r3, [pc, #176]	@ (80037d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003722:	2200      	movs	r2, #0
 8003724:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003726:	4a29      	ldr	r2, [pc, #164]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d014      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003736:	f7fe fb53 	bl	8001de0 <HAL_GetTick>
 800373a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800373c:	e00a      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800373e:	f7fe fb4f 	bl	8001de0 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	f241 3288 	movw	r2, #5000	@ 0x1388
 800374c:	4293      	cmp	r3, r2
 800374e:	d901      	bls.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003750:	2303      	movs	r3, #3
 8003752:	e036      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003754:	4b1d      	ldr	r3, [pc, #116]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003756:	6a1b      	ldr	r3, [r3, #32]
 8003758:	f003 0302 	and.w	r3, r3, #2
 800375c:	2b00      	cmp	r3, #0
 800375e:	d0ee      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003760:	4b1a      	ldr	r3, [pc, #104]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	4917      	ldr	r1, [pc, #92]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800376e:	4313      	orrs	r3, r2
 8003770:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003772:	7dfb      	ldrb	r3, [r7, #23]
 8003774:	2b01      	cmp	r3, #1
 8003776:	d105      	bne.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003778:	4b14      	ldr	r3, [pc, #80]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800377a:	69db      	ldr	r3, [r3, #28]
 800377c:	4a13      	ldr	r2, [pc, #76]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800377e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003782:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d008      	beq.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003790:	4b0e      	ldr	r3, [pc, #56]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	490b      	ldr	r1, [pc, #44]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0310 	and.w	r3, r3, #16
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d008      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80037ae:	4b07      	ldr	r3, [pc, #28]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	4904      	ldr	r1, [pc, #16]	@ (80037cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3718      	adds	r7, #24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}
 80037ca:	bf00      	nop
 80037cc:	40021000 	.word	0x40021000
 80037d0:	40007000 	.word	0x40007000
 80037d4:	42420440 	.word	0x42420440

080037d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b088      	sub	sp, #32
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	617b      	str	r3, [r7, #20]
 80037e4:	2300      	movs	r3, #0
 80037e6:	61fb      	str	r3, [r7, #28]
 80037e8:	2300      	movs	r3, #0
 80037ea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80037ec:	2300      	movs	r3, #0
 80037ee:	60fb      	str	r3, [r7, #12]
 80037f0:	2300      	movs	r3, #0
 80037f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b10      	cmp	r3, #16
 80037f8:	d00a      	beq.n	8003810 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2b10      	cmp	r3, #16
 80037fe:	f200 808a 	bhi.w	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b01      	cmp	r3, #1
 8003806:	d045      	beq.n	8003894 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2b02      	cmp	r3, #2
 800380c:	d075      	beq.n	80038fa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800380e:	e082      	b.n	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003810:	4b46      	ldr	r3, [pc, #280]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003816:	4b45      	ldr	r3, [pc, #276]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800381e:	2b00      	cmp	r3, #0
 8003820:	d07b      	beq.n	800391a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	0c9b      	lsrs	r3, r3, #18
 8003826:	f003 030f 	and.w	r3, r3, #15
 800382a:	4a41      	ldr	r2, [pc, #260]	@ (8003930 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800382c:	5cd3      	ldrb	r3, [r2, r3]
 800382e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d015      	beq.n	8003866 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800383a:	4b3c      	ldr	r3, [pc, #240]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	0c5b      	lsrs	r3, r3, #17
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	4a3b      	ldr	r2, [pc, #236]	@ (8003934 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003846:	5cd3      	ldrb	r3, [r2, r3]
 8003848:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d00d      	beq.n	8003870 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003854:	4a38      	ldr	r2, [pc, #224]	@ (8003938 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	fbb2 f2f3 	udiv	r2, r2, r3
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	fb02 f303 	mul.w	r3, r2, r3
 8003862:	61fb      	str	r3, [r7, #28]
 8003864:	e004      	b.n	8003870 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	4a34      	ldr	r2, [pc, #208]	@ (800393c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800386a:	fb02 f303 	mul.w	r3, r2, r3
 800386e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003870:	4b2e      	ldr	r3, [pc, #184]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003878:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800387c:	d102      	bne.n	8003884 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	61bb      	str	r3, [r7, #24]
      break;
 8003882:	e04a      	b.n	800391a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	005b      	lsls	r3, r3, #1
 8003888:	4a2d      	ldr	r2, [pc, #180]	@ (8003940 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800388a:	fba2 2303 	umull	r2, r3, r2, r3
 800388e:	085b      	lsrs	r3, r3, #1
 8003890:	61bb      	str	r3, [r7, #24]
      break;
 8003892:	e042      	b.n	800391a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003894:	4b25      	ldr	r3, [pc, #148]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038a4:	d108      	bne.n	80038b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d003      	beq.n	80038b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80038b0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80038b4:	61bb      	str	r3, [r7, #24]
 80038b6:	e01f      	b.n	80038f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038be:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038c2:	d109      	bne.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80038c4:	4b19      	ldr	r3, [pc, #100]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d003      	beq.n	80038d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80038d0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80038d4:	61bb      	str	r3, [r7, #24]
 80038d6:	e00f      	b.n	80038f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038e2:	d11c      	bne.n	800391e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80038e4:	4b11      	ldr	r3, [pc, #68]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d016      	beq.n	800391e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80038f0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80038f4:	61bb      	str	r3, [r7, #24]
      break;
 80038f6:	e012      	b.n	800391e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80038f8:	e011      	b.n	800391e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80038fa:	f7ff fe85 	bl	8003608 <HAL_RCC_GetPCLK2Freq>
 80038fe:	4602      	mov	r2, r0
 8003900:	4b0a      	ldr	r3, [pc, #40]	@ (800392c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	0b9b      	lsrs	r3, r3, #14
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	3301      	adds	r3, #1
 800390c:	005b      	lsls	r3, r3, #1
 800390e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003912:	61bb      	str	r3, [r7, #24]
      break;
 8003914:	e004      	b.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003916:	bf00      	nop
 8003918:	e002      	b.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800391a:	bf00      	nop
 800391c:	e000      	b.n	8003920 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800391e:	bf00      	nop
    }
  }
  return (frequency);
 8003920:	69bb      	ldr	r3, [r7, #24]
}
 8003922:	4618      	mov	r0, r3
 8003924:	3720      	adds	r7, #32
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	40021000 	.word	0x40021000
 8003930:	0800891c 	.word	0x0800891c
 8003934:	0800892c 	.word	0x0800892c
 8003938:	007a1200 	.word	0x007a1200
 800393c:	003d0900 	.word	0x003d0900
 8003940:	aaaaaaab 	.word	0xaaaaaaab

08003944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	e041      	b.n	80039da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800395c:	b2db      	uxtb	r3, r3
 800395e:	2b00      	cmp	r3, #0
 8003960:	d106      	bne.n	8003970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f7fe f914 	bl	8001b98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2202      	movs	r2, #2
 8003974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3304      	adds	r3, #4
 8003980:	4619      	mov	r1, r3
 8003982:	4610      	mov	r0, r2
 8003984:	f000 f8f4 	bl	8003b70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3708      	adds	r7, #8
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}

080039e2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80039e2:	b580      	push	{r7, lr}
 80039e4:	b084      	sub	sp, #16
 80039e6:	af00      	add	r7, sp, #0
 80039e8:	6078      	str	r0, [r7, #4]
 80039ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039ec:	2300      	movs	r3, #0
 80039ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d101      	bne.n	80039fe <HAL_TIM_ConfigClockSource+0x1c>
 80039fa:	2302      	movs	r3, #2
 80039fc:	e0b4      	b.n	8003b68 <HAL_TIM_ConfigClockSource+0x186>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	2202      	movs	r2, #2
 8003a0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	689b      	ldr	r3, [r3, #8]
 8003a14:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003a1c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a24:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	68ba      	ldr	r2, [r7, #8]
 8003a2c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a36:	d03e      	beq.n	8003ab6 <HAL_TIM_ConfigClockSource+0xd4>
 8003a38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a3c:	f200 8087 	bhi.w	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
 8003a40:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a44:	f000 8086 	beq.w	8003b54 <HAL_TIM_ConfigClockSource+0x172>
 8003a48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a4c:	d87f      	bhi.n	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
 8003a4e:	2b70      	cmp	r3, #112	@ 0x70
 8003a50:	d01a      	beq.n	8003a88 <HAL_TIM_ConfigClockSource+0xa6>
 8003a52:	2b70      	cmp	r3, #112	@ 0x70
 8003a54:	d87b      	bhi.n	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
 8003a56:	2b60      	cmp	r3, #96	@ 0x60
 8003a58:	d050      	beq.n	8003afc <HAL_TIM_ConfigClockSource+0x11a>
 8003a5a:	2b60      	cmp	r3, #96	@ 0x60
 8003a5c:	d877      	bhi.n	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
 8003a5e:	2b50      	cmp	r3, #80	@ 0x50
 8003a60:	d03c      	beq.n	8003adc <HAL_TIM_ConfigClockSource+0xfa>
 8003a62:	2b50      	cmp	r3, #80	@ 0x50
 8003a64:	d873      	bhi.n	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
 8003a66:	2b40      	cmp	r3, #64	@ 0x40
 8003a68:	d058      	beq.n	8003b1c <HAL_TIM_ConfigClockSource+0x13a>
 8003a6a:	2b40      	cmp	r3, #64	@ 0x40
 8003a6c:	d86f      	bhi.n	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
 8003a6e:	2b30      	cmp	r3, #48	@ 0x30
 8003a70:	d064      	beq.n	8003b3c <HAL_TIM_ConfigClockSource+0x15a>
 8003a72:	2b30      	cmp	r3, #48	@ 0x30
 8003a74:	d86b      	bhi.n	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
 8003a76:	2b20      	cmp	r3, #32
 8003a78:	d060      	beq.n	8003b3c <HAL_TIM_ConfigClockSource+0x15a>
 8003a7a:	2b20      	cmp	r3, #32
 8003a7c:	d867      	bhi.n	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d05c      	beq.n	8003b3c <HAL_TIM_ConfigClockSource+0x15a>
 8003a82:	2b10      	cmp	r3, #16
 8003a84:	d05a      	beq.n	8003b3c <HAL_TIM_ConfigClockSource+0x15a>
 8003a86:	e062      	b.n	8003b4e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003a98:	f000 f943 	bl	8003d22 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	689b      	ldr	r3, [r3, #8]
 8003aa2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003aa4:	68bb      	ldr	r3, [r7, #8]
 8003aa6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003aaa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68ba      	ldr	r2, [r7, #8]
 8003ab2:	609a      	str	r2, [r3, #8]
      break;
 8003ab4:	e04f      	b.n	8003b56 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ac6:	f000 f92c 	bl	8003d22 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	689a      	ldr	r2, [r3, #8]
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ad8:	609a      	str	r2, [r3, #8]
      break;
 8003ada:	e03c      	b.n	8003b56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ae8:	461a      	mov	r2, r3
 8003aea:	f000 f8a3 	bl	8003c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	2150      	movs	r1, #80	@ 0x50
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 f8fa 	bl	8003cee <TIM_ITRx_SetConfig>
      break;
 8003afa:	e02c      	b.n	8003b56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003b08:	461a      	mov	r2, r3
 8003b0a:	f000 f8c1 	bl	8003c90 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2160      	movs	r1, #96	@ 0x60
 8003b14:	4618      	mov	r0, r3
 8003b16:	f000 f8ea 	bl	8003cee <TIM_ITRx_SetConfig>
      break;
 8003b1a:	e01c      	b.n	8003b56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003b28:	461a      	mov	r2, r3
 8003b2a:	f000 f883 	bl	8003c34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2140      	movs	r1, #64	@ 0x40
 8003b34:	4618      	mov	r0, r3
 8003b36:	f000 f8da 	bl	8003cee <TIM_ITRx_SetConfig>
      break;
 8003b3a:	e00c      	b.n	8003b56 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f000 f8d1 	bl	8003cee <TIM_ITRx_SetConfig>
      break;
 8003b4c:	e003      	b.n	8003b56 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	73fb      	strb	r3, [r7, #15]
      break;
 8003b52:	e000      	b.n	8003b56 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003b54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3710      	adds	r7, #16
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b085      	sub	sp, #20
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	4a29      	ldr	r2, [pc, #164]	@ (8003c28 <TIM_Base_SetConfig+0xb8>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d00b      	beq.n	8003ba0 <TIM_Base_SetConfig+0x30>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b8e:	d007      	beq.n	8003ba0 <TIM_Base_SetConfig+0x30>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a26      	ldr	r2, [pc, #152]	@ (8003c2c <TIM_Base_SetConfig+0xbc>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d003      	beq.n	8003ba0 <TIM_Base_SetConfig+0x30>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	4a25      	ldr	r2, [pc, #148]	@ (8003c30 <TIM_Base_SetConfig+0xc0>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d108      	bne.n	8003bb2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c28 <TIM_Base_SetConfig+0xb8>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d00b      	beq.n	8003bd2 <TIM_Base_SetConfig+0x62>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bc0:	d007      	beq.n	8003bd2 <TIM_Base_SetConfig+0x62>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a19      	ldr	r2, [pc, #100]	@ (8003c2c <TIM_Base_SetConfig+0xbc>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d003      	beq.n	8003bd2 <TIM_Base_SetConfig+0x62>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a18      	ldr	r2, [pc, #96]	@ (8003c30 <TIM_Base_SetConfig+0xc0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d108      	bne.n	8003be4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	4313      	orrs	r3, r2
 8003be2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	68fa      	ldr	r2, [r7, #12]
 8003bf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	689a      	ldr	r2, [r3, #8]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a07      	ldr	r2, [pc, #28]	@ (8003c28 <TIM_Base_SetConfig+0xb8>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d103      	bne.n	8003c18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	691a      	ldr	r2, [r3, #16]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2201      	movs	r2, #1
 8003c1c:	615a      	str	r2, [r3, #20]
}
 8003c1e:	bf00      	nop
 8003c20:	3714      	adds	r7, #20
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr
 8003c28:	40012c00 	.word	0x40012c00
 8003c2c:	40000400 	.word	0x40000400
 8003c30:	40000800 	.word	0x40000800

08003c34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6a1b      	ldr	r3, [r3, #32]
 8003c4a:	f023 0201 	bic.w	r2, r3, #1
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	699b      	ldr	r3, [r3, #24]
 8003c56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	011b      	lsls	r3, r3, #4
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f023 030a 	bic.w	r3, r3, #10
 8003c70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	697a      	ldr	r2, [r7, #20]
 8003c84:	621a      	str	r2, [r3, #32]
}
 8003c86:	bf00      	nop
 8003c88:	371c      	adds	r7, #28
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bc80      	pop	{r7}
 8003c8e:	4770      	bx	lr

08003c90 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b087      	sub	sp, #28
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	60f8      	str	r0, [r7, #12]
 8003c98:	60b9      	str	r1, [r7, #8]
 8003c9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	6a1b      	ldr	r3, [r3, #32]
 8003ca6:	f023 0210 	bic.w	r2, r3, #16
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003cba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	031b      	lsls	r3, r3, #12
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003ccc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	011b      	lsls	r3, r3, #4
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	697a      	ldr	r2, [r7, #20]
 8003ce2:	621a      	str	r2, [r3, #32]
}
 8003ce4:	bf00      	nop
 8003ce6:	371c      	adds	r7, #28
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bc80      	pop	{r7}
 8003cec:	4770      	bx	lr

08003cee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b085      	sub	sp, #20
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
 8003cf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d06:	683a      	ldr	r2, [r7, #0]
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f043 0307 	orr.w	r3, r3, #7
 8003d10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68fa      	ldr	r2, [r7, #12]
 8003d16:	609a      	str	r2, [r3, #8]
}
 8003d18:	bf00      	nop
 8003d1a:	3714      	adds	r7, #20
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bc80      	pop	{r7}
 8003d20:	4770      	bx	lr

08003d22 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d22:	b480      	push	{r7}
 8003d24:	b087      	sub	sp, #28
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	60f8      	str	r0, [r7, #12]
 8003d2a:	60b9      	str	r1, [r7, #8]
 8003d2c:	607a      	str	r2, [r7, #4]
 8003d2e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	689b      	ldr	r3, [r3, #8]
 8003d34:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d3c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	021a      	lsls	r2, r3, #8
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	431a      	orrs	r2, r3
 8003d46:	68bb      	ldr	r3, [r7, #8]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	697a      	ldr	r2, [r7, #20]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	697a      	ldr	r2, [r7, #20]
 8003d54:	609a      	str	r2, [r3, #8]
}
 8003d56:	bf00      	nop
 8003d58:	371c      	adds	r7, #28
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bc80      	pop	{r7}
 8003d5e:	4770      	bx	lr

08003d60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d101      	bne.n	8003d78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d74:	2302      	movs	r3, #2
 8003d76:	e046      	b.n	8003e06 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	2202      	movs	r2, #2
 8003d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68fa      	ldr	r2, [r7, #12]
 8003db0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	4a16      	ldr	r2, [pc, #88]	@ (8003e10 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d00e      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dc4:	d009      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a12      	ldr	r2, [pc, #72]	@ (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d004      	beq.n	8003dda <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a10      	ldr	r2, [pc, #64]	@ (8003e18 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d10c      	bne.n	8003df4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003de0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	68ba      	ldr	r2, [r7, #8]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	68ba      	ldr	r2, [r7, #8]
 8003df2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3714      	adds	r7, #20
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bc80      	pop	{r7}
 8003e0e:	4770      	bx	lr
 8003e10:	40012c00 	.word	0x40012c00
 8003e14:	40000400 	.word	0x40000400
 8003e18:	40000800 	.word	0x40000800

08003e1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b082      	sub	sp, #8
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e042      	b.n	8003eb4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d106      	bne.n	8003e48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e42:	6878      	ldr	r0, [r7, #4]
 8003e44:	f7fd ff02 	bl	8001c4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2224      	movs	r2, #36	@ 0x24
 8003e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68da      	ldr	r2, [r3, #12]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003e5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f000 f91d 	bl	80040a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	691a      	ldr	r2, [r3, #16]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	695a      	ldr	r2, [r3, #20]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68da      	ldr	r2, [r3, #12]
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2220      	movs	r2, #32
 8003ea0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2220      	movs	r2, #32
 8003ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b08a      	sub	sp, #40	@ 0x28
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	603b      	str	r3, [r7, #0]
 8003ec8:	4613      	mov	r3, r2
 8003eca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	2b20      	cmp	r3, #32
 8003eda:	d16d      	bne.n	8003fb8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003edc:	68bb      	ldr	r3, [r7, #8]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d002      	beq.n	8003ee8 <HAL_UART_Transmit+0x2c>
 8003ee2:	88fb      	ldrh	r3, [r7, #6]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d101      	bne.n	8003eec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e066      	b.n	8003fba <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	2221      	movs	r2, #33	@ 0x21
 8003ef6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003efa:	f7fd ff71 	bl	8001de0 <HAL_GetTick>
 8003efe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	88fa      	ldrh	r2, [r7, #6]
 8003f04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	88fa      	ldrh	r2, [r7, #6]
 8003f0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f14:	d108      	bne.n	8003f28 <HAL_UART_Transmit+0x6c>
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d104      	bne.n	8003f28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	61bb      	str	r3, [r7, #24]
 8003f26:	e003      	b.n	8003f30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003f28:	68bb      	ldr	r3, [r7, #8]
 8003f2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f30:	e02a      	b.n	8003f88 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	2180      	movs	r1, #128	@ 0x80
 8003f3c:	68f8      	ldr	r0, [r7, #12]
 8003f3e:	f000 f840 	bl	8003fc2 <UART_WaitOnFlagUntilTimeout>
 8003f42:	4603      	mov	r3, r0
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d001      	beq.n	8003f4c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003f48:	2303      	movs	r3, #3
 8003f4a:	e036      	b.n	8003fba <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d10b      	bne.n	8003f6a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f52:	69bb      	ldr	r3, [r7, #24]
 8003f54:	881b      	ldrh	r3, [r3, #0]
 8003f56:	461a      	mov	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f60:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	3302      	adds	r3, #2
 8003f66:	61bb      	str	r3, [r7, #24]
 8003f68:	e007      	b.n	8003f7a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f6a:	69fb      	ldr	r3, [r7, #28]
 8003f6c:	781a      	ldrb	r2, [r3, #0]
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003f74:	69fb      	ldr	r3, [r7, #28]
 8003f76:	3301      	adds	r3, #1
 8003f78:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	3b01      	subs	r3, #1
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1cf      	bne.n	8003f32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	9300      	str	r3, [sp, #0]
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	2200      	movs	r2, #0
 8003f9a:	2140      	movs	r1, #64	@ 0x40
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f000 f810 	bl	8003fc2 <UART_WaitOnFlagUntilTimeout>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d001      	beq.n	8003fac <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e006      	b.n	8003fba <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2220      	movs	r2, #32
 8003fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	e000      	b.n	8003fba <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003fb8:	2302      	movs	r3, #2
  }
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3720      	adds	r7, #32
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}

08003fc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003fc2:	b580      	push	{r7, lr}
 8003fc4:	b090      	sub	sp, #64	@ 0x40
 8003fc6:	af00      	add	r7, sp, #0
 8003fc8:	60f8      	str	r0, [r7, #12]
 8003fca:	60b9      	str	r1, [r7, #8]
 8003fcc:	603b      	str	r3, [r7, #0]
 8003fce:	4613      	mov	r3, r2
 8003fd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fd2:	e050      	b.n	8004076 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fda:	d04c      	beq.n	8004076 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003fdc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d007      	beq.n	8003ff2 <UART_WaitOnFlagUntilTimeout+0x30>
 8003fe2:	f7fd fefd 	bl	8001de0 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d241      	bcs.n	8004076 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	330c      	adds	r3, #12
 8003ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ffc:	e853 3f00 	ldrex	r3, [r3]
 8004000:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004004:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8004008:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	330c      	adds	r3, #12
 8004010:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004012:	637a      	str	r2, [r7, #52]	@ 0x34
 8004014:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004016:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004018:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800401a:	e841 2300 	strex	r3, r2, [r1]
 800401e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004022:	2b00      	cmp	r3, #0
 8004024:	d1e5      	bne.n	8003ff2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	3314      	adds	r3, #20
 800402c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800402e:	697b      	ldr	r3, [r7, #20]
 8004030:	e853 3f00 	ldrex	r3, [r3]
 8004034:	613b      	str	r3, [r7, #16]
   return(result);
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	f023 0301 	bic.w	r3, r3, #1
 800403c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	3314      	adds	r3, #20
 8004044:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004046:	623a      	str	r2, [r7, #32]
 8004048:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800404a:	69f9      	ldr	r1, [r7, #28]
 800404c:	6a3a      	ldr	r2, [r7, #32]
 800404e:	e841 2300 	strex	r3, r2, [r1]
 8004052:	61bb      	str	r3, [r7, #24]
   return(result);
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1e5      	bne.n	8004026 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2220      	movs	r2, #32
 800405e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2220      	movs	r2, #32
 8004066:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8004072:	2303      	movs	r3, #3
 8004074:	e00f      	b.n	8004096 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	4013      	ands	r3, r2
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	429a      	cmp	r2, r3
 8004084:	bf0c      	ite	eq
 8004086:	2301      	moveq	r3, #1
 8004088:	2300      	movne	r3, #0
 800408a:	b2db      	uxtb	r3, r3
 800408c:	461a      	mov	r2, r3
 800408e:	79fb      	ldrb	r3, [r7, #7]
 8004090:	429a      	cmp	r2, r3
 8004092:	d09f      	beq.n	8003fd4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004094:	2300      	movs	r3, #0
}
 8004096:	4618      	mov	r0, r3
 8004098:	3740      	adds	r7, #64	@ 0x40
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}
	...

080040a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b084      	sub	sp, #16
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68da      	ldr	r2, [r3, #12]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	430a      	orrs	r2, r1
 80040bc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	689a      	ldr	r2, [r3, #8]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	431a      	orrs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	4313      	orrs	r3, r2
 80040ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80040da:	f023 030c 	bic.w	r3, r3, #12
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	6812      	ldr	r2, [r2, #0]
 80040e2:	68b9      	ldr	r1, [r7, #8]
 80040e4:	430b      	orrs	r3, r1
 80040e6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695b      	ldr	r3, [r3, #20]
 80040ee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	699a      	ldr	r2, [r3, #24]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	430a      	orrs	r2, r1
 80040fc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a2c      	ldr	r2, [pc, #176]	@ (80041b4 <UART_SetConfig+0x114>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d103      	bne.n	8004110 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004108:	f7ff fa7e 	bl	8003608 <HAL_RCC_GetPCLK2Freq>
 800410c:	60f8      	str	r0, [r7, #12]
 800410e:	e002      	b.n	8004116 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004110:	f7ff fa66 	bl	80035e0 <HAL_RCC_GetPCLK1Freq>
 8004114:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	4613      	mov	r3, r2
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	4413      	add	r3, r2
 800411e:	009a      	lsls	r2, r3, #2
 8004120:	441a      	add	r2, r3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	fbb2 f3f3 	udiv	r3, r2, r3
 800412c:	4a22      	ldr	r2, [pc, #136]	@ (80041b8 <UART_SetConfig+0x118>)
 800412e:	fba2 2303 	umull	r2, r3, r2, r3
 8004132:	095b      	lsrs	r3, r3, #5
 8004134:	0119      	lsls	r1, r3, #4
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	4613      	mov	r3, r2
 800413a:	009b      	lsls	r3, r3, #2
 800413c:	4413      	add	r3, r2
 800413e:	009a      	lsls	r2, r3, #2
 8004140:	441a      	add	r2, r3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	fbb2 f2f3 	udiv	r2, r2, r3
 800414c:	4b1a      	ldr	r3, [pc, #104]	@ (80041b8 <UART_SetConfig+0x118>)
 800414e:	fba3 0302 	umull	r0, r3, r3, r2
 8004152:	095b      	lsrs	r3, r3, #5
 8004154:	2064      	movs	r0, #100	@ 0x64
 8004156:	fb00 f303 	mul.w	r3, r0, r3
 800415a:	1ad3      	subs	r3, r2, r3
 800415c:	011b      	lsls	r3, r3, #4
 800415e:	3332      	adds	r3, #50	@ 0x32
 8004160:	4a15      	ldr	r2, [pc, #84]	@ (80041b8 <UART_SetConfig+0x118>)
 8004162:	fba2 2303 	umull	r2, r3, r2, r3
 8004166:	095b      	lsrs	r3, r3, #5
 8004168:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800416c:	4419      	add	r1, r3
 800416e:	68fa      	ldr	r2, [r7, #12]
 8004170:	4613      	mov	r3, r2
 8004172:	009b      	lsls	r3, r3, #2
 8004174:	4413      	add	r3, r2
 8004176:	009a      	lsls	r2, r3, #2
 8004178:	441a      	add	r2, r3
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	009b      	lsls	r3, r3, #2
 8004180:	fbb2 f2f3 	udiv	r2, r2, r3
 8004184:	4b0c      	ldr	r3, [pc, #48]	@ (80041b8 <UART_SetConfig+0x118>)
 8004186:	fba3 0302 	umull	r0, r3, r3, r2
 800418a:	095b      	lsrs	r3, r3, #5
 800418c:	2064      	movs	r0, #100	@ 0x64
 800418e:	fb00 f303 	mul.w	r3, r0, r3
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	011b      	lsls	r3, r3, #4
 8004196:	3332      	adds	r3, #50	@ 0x32
 8004198:	4a07      	ldr	r2, [pc, #28]	@ (80041b8 <UART_SetConfig+0x118>)
 800419a:	fba2 2303 	umull	r2, r3, r2, r3
 800419e:	095b      	lsrs	r3, r3, #5
 80041a0:	f003 020f 	and.w	r2, r3, #15
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	440a      	add	r2, r1
 80041aa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80041ac:	bf00      	nop
 80041ae:	3710      	adds	r7, #16
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40013800 	.word	0x40013800
 80041b8:	51eb851f 	.word	0x51eb851f

080041bc <__cvt>:
 80041bc:	2b00      	cmp	r3, #0
 80041be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041c2:	461d      	mov	r5, r3
 80041c4:	bfbb      	ittet	lt
 80041c6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80041ca:	461d      	movlt	r5, r3
 80041cc:	2300      	movge	r3, #0
 80041ce:	232d      	movlt	r3, #45	@ 0x2d
 80041d0:	b088      	sub	sp, #32
 80041d2:	4614      	mov	r4, r2
 80041d4:	bfb8      	it	lt
 80041d6:	4614      	movlt	r4, r2
 80041d8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80041da:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80041dc:	7013      	strb	r3, [r2, #0]
 80041de:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80041e0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80041e4:	f023 0820 	bic.w	r8, r3, #32
 80041e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80041ec:	d005      	beq.n	80041fa <__cvt+0x3e>
 80041ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80041f2:	d100      	bne.n	80041f6 <__cvt+0x3a>
 80041f4:	3601      	adds	r6, #1
 80041f6:	2302      	movs	r3, #2
 80041f8:	e000      	b.n	80041fc <__cvt+0x40>
 80041fa:	2303      	movs	r3, #3
 80041fc:	aa07      	add	r2, sp, #28
 80041fe:	9204      	str	r2, [sp, #16]
 8004200:	aa06      	add	r2, sp, #24
 8004202:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004206:	e9cd 3600 	strd	r3, r6, [sp]
 800420a:	4622      	mov	r2, r4
 800420c:	462b      	mov	r3, r5
 800420e:	f001 f893 	bl	8005338 <_dtoa_r>
 8004212:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004216:	4607      	mov	r7, r0
 8004218:	d119      	bne.n	800424e <__cvt+0x92>
 800421a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800421c:	07db      	lsls	r3, r3, #31
 800421e:	d50e      	bpl.n	800423e <__cvt+0x82>
 8004220:	eb00 0906 	add.w	r9, r0, r6
 8004224:	2200      	movs	r2, #0
 8004226:	2300      	movs	r3, #0
 8004228:	4620      	mov	r0, r4
 800422a:	4629      	mov	r1, r5
 800422c:	f7fc fbbc 	bl	80009a8 <__aeabi_dcmpeq>
 8004230:	b108      	cbz	r0, 8004236 <__cvt+0x7a>
 8004232:	f8cd 901c 	str.w	r9, [sp, #28]
 8004236:	2230      	movs	r2, #48	@ 0x30
 8004238:	9b07      	ldr	r3, [sp, #28]
 800423a:	454b      	cmp	r3, r9
 800423c:	d31e      	bcc.n	800427c <__cvt+0xc0>
 800423e:	4638      	mov	r0, r7
 8004240:	9b07      	ldr	r3, [sp, #28]
 8004242:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004244:	1bdb      	subs	r3, r3, r7
 8004246:	6013      	str	r3, [r2, #0]
 8004248:	b008      	add	sp, #32
 800424a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800424e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004252:	eb00 0906 	add.w	r9, r0, r6
 8004256:	d1e5      	bne.n	8004224 <__cvt+0x68>
 8004258:	7803      	ldrb	r3, [r0, #0]
 800425a:	2b30      	cmp	r3, #48	@ 0x30
 800425c:	d10a      	bne.n	8004274 <__cvt+0xb8>
 800425e:	2200      	movs	r2, #0
 8004260:	2300      	movs	r3, #0
 8004262:	4620      	mov	r0, r4
 8004264:	4629      	mov	r1, r5
 8004266:	f7fc fb9f 	bl	80009a8 <__aeabi_dcmpeq>
 800426a:	b918      	cbnz	r0, 8004274 <__cvt+0xb8>
 800426c:	f1c6 0601 	rsb	r6, r6, #1
 8004270:	f8ca 6000 	str.w	r6, [sl]
 8004274:	f8da 3000 	ldr.w	r3, [sl]
 8004278:	4499      	add	r9, r3
 800427a:	e7d3      	b.n	8004224 <__cvt+0x68>
 800427c:	1c59      	adds	r1, r3, #1
 800427e:	9107      	str	r1, [sp, #28]
 8004280:	701a      	strb	r2, [r3, #0]
 8004282:	e7d9      	b.n	8004238 <__cvt+0x7c>

08004284 <__exponent>:
 8004284:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004286:	2900      	cmp	r1, #0
 8004288:	bfb6      	itet	lt
 800428a:	232d      	movlt	r3, #45	@ 0x2d
 800428c:	232b      	movge	r3, #43	@ 0x2b
 800428e:	4249      	neglt	r1, r1
 8004290:	2909      	cmp	r1, #9
 8004292:	7002      	strb	r2, [r0, #0]
 8004294:	7043      	strb	r3, [r0, #1]
 8004296:	dd29      	ble.n	80042ec <__exponent+0x68>
 8004298:	f10d 0307 	add.w	r3, sp, #7
 800429c:	461d      	mov	r5, r3
 800429e:	270a      	movs	r7, #10
 80042a0:	fbb1 f6f7 	udiv	r6, r1, r7
 80042a4:	461a      	mov	r2, r3
 80042a6:	fb07 1416 	mls	r4, r7, r6, r1
 80042aa:	3430      	adds	r4, #48	@ 0x30
 80042ac:	f802 4c01 	strb.w	r4, [r2, #-1]
 80042b0:	460c      	mov	r4, r1
 80042b2:	2c63      	cmp	r4, #99	@ 0x63
 80042b4:	4631      	mov	r1, r6
 80042b6:	f103 33ff 	add.w	r3, r3, #4294967295
 80042ba:	dcf1      	bgt.n	80042a0 <__exponent+0x1c>
 80042bc:	3130      	adds	r1, #48	@ 0x30
 80042be:	1e94      	subs	r4, r2, #2
 80042c0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80042c4:	4623      	mov	r3, r4
 80042c6:	1c41      	adds	r1, r0, #1
 80042c8:	42ab      	cmp	r3, r5
 80042ca:	d30a      	bcc.n	80042e2 <__exponent+0x5e>
 80042cc:	f10d 0309 	add.w	r3, sp, #9
 80042d0:	1a9b      	subs	r3, r3, r2
 80042d2:	42ac      	cmp	r4, r5
 80042d4:	bf88      	it	hi
 80042d6:	2300      	movhi	r3, #0
 80042d8:	3302      	adds	r3, #2
 80042da:	4403      	add	r3, r0
 80042dc:	1a18      	subs	r0, r3, r0
 80042de:	b003      	add	sp, #12
 80042e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042e2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80042e6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80042ea:	e7ed      	b.n	80042c8 <__exponent+0x44>
 80042ec:	2330      	movs	r3, #48	@ 0x30
 80042ee:	3130      	adds	r1, #48	@ 0x30
 80042f0:	7083      	strb	r3, [r0, #2]
 80042f2:	70c1      	strb	r1, [r0, #3]
 80042f4:	1d03      	adds	r3, r0, #4
 80042f6:	e7f1      	b.n	80042dc <__exponent+0x58>

080042f8 <_printf_float>:
 80042f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042fc:	b091      	sub	sp, #68	@ 0x44
 80042fe:	460c      	mov	r4, r1
 8004300:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004304:	4616      	mov	r6, r2
 8004306:	461f      	mov	r7, r3
 8004308:	4605      	mov	r5, r0
 800430a:	f000 ff03 	bl	8005114 <_localeconv_r>
 800430e:	6803      	ldr	r3, [r0, #0]
 8004310:	4618      	mov	r0, r3
 8004312:	9308      	str	r3, [sp, #32]
 8004314:	f7fb ff1c 	bl	8000150 <strlen>
 8004318:	2300      	movs	r3, #0
 800431a:	930e      	str	r3, [sp, #56]	@ 0x38
 800431c:	f8d8 3000 	ldr.w	r3, [r8]
 8004320:	9009      	str	r0, [sp, #36]	@ 0x24
 8004322:	3307      	adds	r3, #7
 8004324:	f023 0307 	bic.w	r3, r3, #7
 8004328:	f103 0208 	add.w	r2, r3, #8
 800432c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004330:	f8d4 b000 	ldr.w	fp, [r4]
 8004334:	f8c8 2000 	str.w	r2, [r8]
 8004338:	e9d3 8900 	ldrd	r8, r9, [r3]
 800433c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004340:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004342:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004346:	f04f 32ff 	mov.w	r2, #4294967295
 800434a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800434e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004352:	4b9c      	ldr	r3, [pc, #624]	@ (80045c4 <_printf_float+0x2cc>)
 8004354:	f7fc fb5a 	bl	8000a0c <__aeabi_dcmpun>
 8004358:	bb70      	cbnz	r0, 80043b8 <_printf_float+0xc0>
 800435a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800435e:	f04f 32ff 	mov.w	r2, #4294967295
 8004362:	4b98      	ldr	r3, [pc, #608]	@ (80045c4 <_printf_float+0x2cc>)
 8004364:	f7fc fb34 	bl	80009d0 <__aeabi_dcmple>
 8004368:	bb30      	cbnz	r0, 80043b8 <_printf_float+0xc0>
 800436a:	2200      	movs	r2, #0
 800436c:	2300      	movs	r3, #0
 800436e:	4640      	mov	r0, r8
 8004370:	4649      	mov	r1, r9
 8004372:	f7fc fb23 	bl	80009bc <__aeabi_dcmplt>
 8004376:	b110      	cbz	r0, 800437e <_printf_float+0x86>
 8004378:	232d      	movs	r3, #45	@ 0x2d
 800437a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800437e:	4a92      	ldr	r2, [pc, #584]	@ (80045c8 <_printf_float+0x2d0>)
 8004380:	4b92      	ldr	r3, [pc, #584]	@ (80045cc <_printf_float+0x2d4>)
 8004382:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004386:	bf94      	ite	ls
 8004388:	4690      	movls	r8, r2
 800438a:	4698      	movhi	r8, r3
 800438c:	2303      	movs	r3, #3
 800438e:	f04f 0900 	mov.w	r9, #0
 8004392:	6123      	str	r3, [r4, #16]
 8004394:	f02b 0304 	bic.w	r3, fp, #4
 8004398:	6023      	str	r3, [r4, #0]
 800439a:	4633      	mov	r3, r6
 800439c:	4621      	mov	r1, r4
 800439e:	4628      	mov	r0, r5
 80043a0:	9700      	str	r7, [sp, #0]
 80043a2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80043a4:	f000 f9d4 	bl	8004750 <_printf_common>
 80043a8:	3001      	adds	r0, #1
 80043aa:	f040 8090 	bne.w	80044ce <_printf_float+0x1d6>
 80043ae:	f04f 30ff 	mov.w	r0, #4294967295
 80043b2:	b011      	add	sp, #68	@ 0x44
 80043b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043b8:	4642      	mov	r2, r8
 80043ba:	464b      	mov	r3, r9
 80043bc:	4640      	mov	r0, r8
 80043be:	4649      	mov	r1, r9
 80043c0:	f7fc fb24 	bl	8000a0c <__aeabi_dcmpun>
 80043c4:	b148      	cbz	r0, 80043da <_printf_float+0xe2>
 80043c6:	464b      	mov	r3, r9
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	bfb8      	it	lt
 80043cc:	232d      	movlt	r3, #45	@ 0x2d
 80043ce:	4a80      	ldr	r2, [pc, #512]	@ (80045d0 <_printf_float+0x2d8>)
 80043d0:	bfb8      	it	lt
 80043d2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80043d6:	4b7f      	ldr	r3, [pc, #508]	@ (80045d4 <_printf_float+0x2dc>)
 80043d8:	e7d3      	b.n	8004382 <_printf_float+0x8a>
 80043da:	6863      	ldr	r3, [r4, #4]
 80043dc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80043e0:	1c5a      	adds	r2, r3, #1
 80043e2:	d13f      	bne.n	8004464 <_printf_float+0x16c>
 80043e4:	2306      	movs	r3, #6
 80043e6:	6063      	str	r3, [r4, #4]
 80043e8:	2200      	movs	r2, #0
 80043ea:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80043ee:	6023      	str	r3, [r4, #0]
 80043f0:	9206      	str	r2, [sp, #24]
 80043f2:	aa0e      	add	r2, sp, #56	@ 0x38
 80043f4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80043f8:	aa0d      	add	r2, sp, #52	@ 0x34
 80043fa:	9203      	str	r2, [sp, #12]
 80043fc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004400:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004404:	6863      	ldr	r3, [r4, #4]
 8004406:	4642      	mov	r2, r8
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	4628      	mov	r0, r5
 800440c:	464b      	mov	r3, r9
 800440e:	910a      	str	r1, [sp, #40]	@ 0x28
 8004410:	f7ff fed4 	bl	80041bc <__cvt>
 8004414:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004416:	4680      	mov	r8, r0
 8004418:	2947      	cmp	r1, #71	@ 0x47
 800441a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800441c:	d128      	bne.n	8004470 <_printf_float+0x178>
 800441e:	1cc8      	adds	r0, r1, #3
 8004420:	db02      	blt.n	8004428 <_printf_float+0x130>
 8004422:	6863      	ldr	r3, [r4, #4]
 8004424:	4299      	cmp	r1, r3
 8004426:	dd40      	ble.n	80044aa <_printf_float+0x1b2>
 8004428:	f1aa 0a02 	sub.w	sl, sl, #2
 800442c:	fa5f fa8a 	uxtb.w	sl, sl
 8004430:	4652      	mov	r2, sl
 8004432:	3901      	subs	r1, #1
 8004434:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004438:	910d      	str	r1, [sp, #52]	@ 0x34
 800443a:	f7ff ff23 	bl	8004284 <__exponent>
 800443e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004440:	4681      	mov	r9, r0
 8004442:	1813      	adds	r3, r2, r0
 8004444:	2a01      	cmp	r2, #1
 8004446:	6123      	str	r3, [r4, #16]
 8004448:	dc02      	bgt.n	8004450 <_printf_float+0x158>
 800444a:	6822      	ldr	r2, [r4, #0]
 800444c:	07d2      	lsls	r2, r2, #31
 800444e:	d501      	bpl.n	8004454 <_printf_float+0x15c>
 8004450:	3301      	adds	r3, #1
 8004452:	6123      	str	r3, [r4, #16]
 8004454:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004458:	2b00      	cmp	r3, #0
 800445a:	d09e      	beq.n	800439a <_printf_float+0xa2>
 800445c:	232d      	movs	r3, #45	@ 0x2d
 800445e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004462:	e79a      	b.n	800439a <_printf_float+0xa2>
 8004464:	2947      	cmp	r1, #71	@ 0x47
 8004466:	d1bf      	bne.n	80043e8 <_printf_float+0xf0>
 8004468:	2b00      	cmp	r3, #0
 800446a:	d1bd      	bne.n	80043e8 <_printf_float+0xf0>
 800446c:	2301      	movs	r3, #1
 800446e:	e7ba      	b.n	80043e6 <_printf_float+0xee>
 8004470:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004474:	d9dc      	bls.n	8004430 <_printf_float+0x138>
 8004476:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800447a:	d118      	bne.n	80044ae <_printf_float+0x1b6>
 800447c:	2900      	cmp	r1, #0
 800447e:	6863      	ldr	r3, [r4, #4]
 8004480:	dd0b      	ble.n	800449a <_printf_float+0x1a2>
 8004482:	6121      	str	r1, [r4, #16]
 8004484:	b913      	cbnz	r3, 800448c <_printf_float+0x194>
 8004486:	6822      	ldr	r2, [r4, #0]
 8004488:	07d0      	lsls	r0, r2, #31
 800448a:	d502      	bpl.n	8004492 <_printf_float+0x19a>
 800448c:	3301      	adds	r3, #1
 800448e:	440b      	add	r3, r1
 8004490:	6123      	str	r3, [r4, #16]
 8004492:	f04f 0900 	mov.w	r9, #0
 8004496:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004498:	e7dc      	b.n	8004454 <_printf_float+0x15c>
 800449a:	b913      	cbnz	r3, 80044a2 <_printf_float+0x1aa>
 800449c:	6822      	ldr	r2, [r4, #0]
 800449e:	07d2      	lsls	r2, r2, #31
 80044a0:	d501      	bpl.n	80044a6 <_printf_float+0x1ae>
 80044a2:	3302      	adds	r3, #2
 80044a4:	e7f4      	b.n	8004490 <_printf_float+0x198>
 80044a6:	2301      	movs	r3, #1
 80044a8:	e7f2      	b.n	8004490 <_printf_float+0x198>
 80044aa:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80044ae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80044b0:	4299      	cmp	r1, r3
 80044b2:	db05      	blt.n	80044c0 <_printf_float+0x1c8>
 80044b4:	6823      	ldr	r3, [r4, #0]
 80044b6:	6121      	str	r1, [r4, #16]
 80044b8:	07d8      	lsls	r0, r3, #31
 80044ba:	d5ea      	bpl.n	8004492 <_printf_float+0x19a>
 80044bc:	1c4b      	adds	r3, r1, #1
 80044be:	e7e7      	b.n	8004490 <_printf_float+0x198>
 80044c0:	2900      	cmp	r1, #0
 80044c2:	bfcc      	ite	gt
 80044c4:	2201      	movgt	r2, #1
 80044c6:	f1c1 0202 	rsble	r2, r1, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	e7e0      	b.n	8004490 <_printf_float+0x198>
 80044ce:	6823      	ldr	r3, [r4, #0]
 80044d0:	055a      	lsls	r2, r3, #21
 80044d2:	d407      	bmi.n	80044e4 <_printf_float+0x1ec>
 80044d4:	6923      	ldr	r3, [r4, #16]
 80044d6:	4642      	mov	r2, r8
 80044d8:	4631      	mov	r1, r6
 80044da:	4628      	mov	r0, r5
 80044dc:	47b8      	blx	r7
 80044de:	3001      	adds	r0, #1
 80044e0:	d12b      	bne.n	800453a <_printf_float+0x242>
 80044e2:	e764      	b.n	80043ae <_printf_float+0xb6>
 80044e4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80044e8:	f240 80dc 	bls.w	80046a4 <_printf_float+0x3ac>
 80044ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044f0:	2200      	movs	r2, #0
 80044f2:	2300      	movs	r3, #0
 80044f4:	f7fc fa58 	bl	80009a8 <__aeabi_dcmpeq>
 80044f8:	2800      	cmp	r0, #0
 80044fa:	d033      	beq.n	8004564 <_printf_float+0x26c>
 80044fc:	2301      	movs	r3, #1
 80044fe:	4631      	mov	r1, r6
 8004500:	4628      	mov	r0, r5
 8004502:	4a35      	ldr	r2, [pc, #212]	@ (80045d8 <_printf_float+0x2e0>)
 8004504:	47b8      	blx	r7
 8004506:	3001      	adds	r0, #1
 8004508:	f43f af51 	beq.w	80043ae <_printf_float+0xb6>
 800450c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004510:	4543      	cmp	r3, r8
 8004512:	db02      	blt.n	800451a <_printf_float+0x222>
 8004514:	6823      	ldr	r3, [r4, #0]
 8004516:	07d8      	lsls	r0, r3, #31
 8004518:	d50f      	bpl.n	800453a <_printf_float+0x242>
 800451a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800451e:	4631      	mov	r1, r6
 8004520:	4628      	mov	r0, r5
 8004522:	47b8      	blx	r7
 8004524:	3001      	adds	r0, #1
 8004526:	f43f af42 	beq.w	80043ae <_printf_float+0xb6>
 800452a:	f04f 0900 	mov.w	r9, #0
 800452e:	f108 38ff 	add.w	r8, r8, #4294967295
 8004532:	f104 0a1a 	add.w	sl, r4, #26
 8004536:	45c8      	cmp	r8, r9
 8004538:	dc09      	bgt.n	800454e <_printf_float+0x256>
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	079b      	lsls	r3, r3, #30
 800453e:	f100 8102 	bmi.w	8004746 <_printf_float+0x44e>
 8004542:	68e0      	ldr	r0, [r4, #12]
 8004544:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004546:	4298      	cmp	r0, r3
 8004548:	bfb8      	it	lt
 800454a:	4618      	movlt	r0, r3
 800454c:	e731      	b.n	80043b2 <_printf_float+0xba>
 800454e:	2301      	movs	r3, #1
 8004550:	4652      	mov	r2, sl
 8004552:	4631      	mov	r1, r6
 8004554:	4628      	mov	r0, r5
 8004556:	47b8      	blx	r7
 8004558:	3001      	adds	r0, #1
 800455a:	f43f af28 	beq.w	80043ae <_printf_float+0xb6>
 800455e:	f109 0901 	add.w	r9, r9, #1
 8004562:	e7e8      	b.n	8004536 <_printf_float+0x23e>
 8004564:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004566:	2b00      	cmp	r3, #0
 8004568:	dc38      	bgt.n	80045dc <_printf_float+0x2e4>
 800456a:	2301      	movs	r3, #1
 800456c:	4631      	mov	r1, r6
 800456e:	4628      	mov	r0, r5
 8004570:	4a19      	ldr	r2, [pc, #100]	@ (80045d8 <_printf_float+0x2e0>)
 8004572:	47b8      	blx	r7
 8004574:	3001      	adds	r0, #1
 8004576:	f43f af1a 	beq.w	80043ae <_printf_float+0xb6>
 800457a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800457e:	ea59 0303 	orrs.w	r3, r9, r3
 8004582:	d102      	bne.n	800458a <_printf_float+0x292>
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	07d9      	lsls	r1, r3, #31
 8004588:	d5d7      	bpl.n	800453a <_printf_float+0x242>
 800458a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800458e:	4631      	mov	r1, r6
 8004590:	4628      	mov	r0, r5
 8004592:	47b8      	blx	r7
 8004594:	3001      	adds	r0, #1
 8004596:	f43f af0a 	beq.w	80043ae <_printf_float+0xb6>
 800459a:	f04f 0a00 	mov.w	sl, #0
 800459e:	f104 0b1a 	add.w	fp, r4, #26
 80045a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80045a4:	425b      	negs	r3, r3
 80045a6:	4553      	cmp	r3, sl
 80045a8:	dc01      	bgt.n	80045ae <_printf_float+0x2b6>
 80045aa:	464b      	mov	r3, r9
 80045ac:	e793      	b.n	80044d6 <_printf_float+0x1de>
 80045ae:	2301      	movs	r3, #1
 80045b0:	465a      	mov	r2, fp
 80045b2:	4631      	mov	r1, r6
 80045b4:	4628      	mov	r0, r5
 80045b6:	47b8      	blx	r7
 80045b8:	3001      	adds	r0, #1
 80045ba:	f43f aef8 	beq.w	80043ae <_printf_float+0xb6>
 80045be:	f10a 0a01 	add.w	sl, sl, #1
 80045c2:	e7ee      	b.n	80045a2 <_printf_float+0x2aa>
 80045c4:	7fefffff 	.word	0x7fefffff
 80045c8:	0800892e 	.word	0x0800892e
 80045cc:	08008932 	.word	0x08008932
 80045d0:	08008936 	.word	0x08008936
 80045d4:	0800893a 	.word	0x0800893a
 80045d8:	0800893e 	.word	0x0800893e
 80045dc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045de:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80045e2:	4553      	cmp	r3, sl
 80045e4:	bfa8      	it	ge
 80045e6:	4653      	movge	r3, sl
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	4699      	mov	r9, r3
 80045ec:	dc36      	bgt.n	800465c <_printf_float+0x364>
 80045ee:	f04f 0b00 	mov.w	fp, #0
 80045f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045f6:	f104 021a 	add.w	r2, r4, #26
 80045fa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045fc:	930a      	str	r3, [sp, #40]	@ 0x28
 80045fe:	eba3 0309 	sub.w	r3, r3, r9
 8004602:	455b      	cmp	r3, fp
 8004604:	dc31      	bgt.n	800466a <_printf_float+0x372>
 8004606:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004608:	459a      	cmp	sl, r3
 800460a:	dc3a      	bgt.n	8004682 <_printf_float+0x38a>
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	07da      	lsls	r2, r3, #31
 8004610:	d437      	bmi.n	8004682 <_printf_float+0x38a>
 8004612:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004614:	ebaa 0903 	sub.w	r9, sl, r3
 8004618:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800461a:	ebaa 0303 	sub.w	r3, sl, r3
 800461e:	4599      	cmp	r9, r3
 8004620:	bfa8      	it	ge
 8004622:	4699      	movge	r9, r3
 8004624:	f1b9 0f00 	cmp.w	r9, #0
 8004628:	dc33      	bgt.n	8004692 <_printf_float+0x39a>
 800462a:	f04f 0800 	mov.w	r8, #0
 800462e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004632:	f104 0b1a 	add.w	fp, r4, #26
 8004636:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004638:	ebaa 0303 	sub.w	r3, sl, r3
 800463c:	eba3 0309 	sub.w	r3, r3, r9
 8004640:	4543      	cmp	r3, r8
 8004642:	f77f af7a 	ble.w	800453a <_printf_float+0x242>
 8004646:	2301      	movs	r3, #1
 8004648:	465a      	mov	r2, fp
 800464a:	4631      	mov	r1, r6
 800464c:	4628      	mov	r0, r5
 800464e:	47b8      	blx	r7
 8004650:	3001      	adds	r0, #1
 8004652:	f43f aeac 	beq.w	80043ae <_printf_float+0xb6>
 8004656:	f108 0801 	add.w	r8, r8, #1
 800465a:	e7ec      	b.n	8004636 <_printf_float+0x33e>
 800465c:	4642      	mov	r2, r8
 800465e:	4631      	mov	r1, r6
 8004660:	4628      	mov	r0, r5
 8004662:	47b8      	blx	r7
 8004664:	3001      	adds	r0, #1
 8004666:	d1c2      	bne.n	80045ee <_printf_float+0x2f6>
 8004668:	e6a1      	b.n	80043ae <_printf_float+0xb6>
 800466a:	2301      	movs	r3, #1
 800466c:	4631      	mov	r1, r6
 800466e:	4628      	mov	r0, r5
 8004670:	920a      	str	r2, [sp, #40]	@ 0x28
 8004672:	47b8      	blx	r7
 8004674:	3001      	adds	r0, #1
 8004676:	f43f ae9a 	beq.w	80043ae <_printf_float+0xb6>
 800467a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800467c:	f10b 0b01 	add.w	fp, fp, #1
 8004680:	e7bb      	b.n	80045fa <_printf_float+0x302>
 8004682:	4631      	mov	r1, r6
 8004684:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004688:	4628      	mov	r0, r5
 800468a:	47b8      	blx	r7
 800468c:	3001      	adds	r0, #1
 800468e:	d1c0      	bne.n	8004612 <_printf_float+0x31a>
 8004690:	e68d      	b.n	80043ae <_printf_float+0xb6>
 8004692:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004694:	464b      	mov	r3, r9
 8004696:	4631      	mov	r1, r6
 8004698:	4628      	mov	r0, r5
 800469a:	4442      	add	r2, r8
 800469c:	47b8      	blx	r7
 800469e:	3001      	adds	r0, #1
 80046a0:	d1c3      	bne.n	800462a <_printf_float+0x332>
 80046a2:	e684      	b.n	80043ae <_printf_float+0xb6>
 80046a4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80046a8:	f1ba 0f01 	cmp.w	sl, #1
 80046ac:	dc01      	bgt.n	80046b2 <_printf_float+0x3ba>
 80046ae:	07db      	lsls	r3, r3, #31
 80046b0:	d536      	bpl.n	8004720 <_printf_float+0x428>
 80046b2:	2301      	movs	r3, #1
 80046b4:	4642      	mov	r2, r8
 80046b6:	4631      	mov	r1, r6
 80046b8:	4628      	mov	r0, r5
 80046ba:	47b8      	blx	r7
 80046bc:	3001      	adds	r0, #1
 80046be:	f43f ae76 	beq.w	80043ae <_printf_float+0xb6>
 80046c2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046c6:	4631      	mov	r1, r6
 80046c8:	4628      	mov	r0, r5
 80046ca:	47b8      	blx	r7
 80046cc:	3001      	adds	r0, #1
 80046ce:	f43f ae6e 	beq.w	80043ae <_printf_float+0xb6>
 80046d2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80046d6:	2200      	movs	r2, #0
 80046d8:	2300      	movs	r3, #0
 80046da:	f10a 3aff 	add.w	sl, sl, #4294967295
 80046de:	f7fc f963 	bl	80009a8 <__aeabi_dcmpeq>
 80046e2:	b9c0      	cbnz	r0, 8004716 <_printf_float+0x41e>
 80046e4:	4653      	mov	r3, sl
 80046e6:	f108 0201 	add.w	r2, r8, #1
 80046ea:	4631      	mov	r1, r6
 80046ec:	4628      	mov	r0, r5
 80046ee:	47b8      	blx	r7
 80046f0:	3001      	adds	r0, #1
 80046f2:	d10c      	bne.n	800470e <_printf_float+0x416>
 80046f4:	e65b      	b.n	80043ae <_printf_float+0xb6>
 80046f6:	2301      	movs	r3, #1
 80046f8:	465a      	mov	r2, fp
 80046fa:	4631      	mov	r1, r6
 80046fc:	4628      	mov	r0, r5
 80046fe:	47b8      	blx	r7
 8004700:	3001      	adds	r0, #1
 8004702:	f43f ae54 	beq.w	80043ae <_printf_float+0xb6>
 8004706:	f108 0801 	add.w	r8, r8, #1
 800470a:	45d0      	cmp	r8, sl
 800470c:	dbf3      	blt.n	80046f6 <_printf_float+0x3fe>
 800470e:	464b      	mov	r3, r9
 8004710:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004714:	e6e0      	b.n	80044d8 <_printf_float+0x1e0>
 8004716:	f04f 0800 	mov.w	r8, #0
 800471a:	f104 0b1a 	add.w	fp, r4, #26
 800471e:	e7f4      	b.n	800470a <_printf_float+0x412>
 8004720:	2301      	movs	r3, #1
 8004722:	4642      	mov	r2, r8
 8004724:	e7e1      	b.n	80046ea <_printf_float+0x3f2>
 8004726:	2301      	movs	r3, #1
 8004728:	464a      	mov	r2, r9
 800472a:	4631      	mov	r1, r6
 800472c:	4628      	mov	r0, r5
 800472e:	47b8      	blx	r7
 8004730:	3001      	adds	r0, #1
 8004732:	f43f ae3c 	beq.w	80043ae <_printf_float+0xb6>
 8004736:	f108 0801 	add.w	r8, r8, #1
 800473a:	68e3      	ldr	r3, [r4, #12]
 800473c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800473e:	1a5b      	subs	r3, r3, r1
 8004740:	4543      	cmp	r3, r8
 8004742:	dcf0      	bgt.n	8004726 <_printf_float+0x42e>
 8004744:	e6fd      	b.n	8004542 <_printf_float+0x24a>
 8004746:	f04f 0800 	mov.w	r8, #0
 800474a:	f104 0919 	add.w	r9, r4, #25
 800474e:	e7f4      	b.n	800473a <_printf_float+0x442>

08004750 <_printf_common>:
 8004750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004754:	4616      	mov	r6, r2
 8004756:	4698      	mov	r8, r3
 8004758:	688a      	ldr	r2, [r1, #8]
 800475a:	690b      	ldr	r3, [r1, #16]
 800475c:	4607      	mov	r7, r0
 800475e:	4293      	cmp	r3, r2
 8004760:	bfb8      	it	lt
 8004762:	4613      	movlt	r3, r2
 8004764:	6033      	str	r3, [r6, #0]
 8004766:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800476a:	460c      	mov	r4, r1
 800476c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004770:	b10a      	cbz	r2, 8004776 <_printf_common+0x26>
 8004772:	3301      	adds	r3, #1
 8004774:	6033      	str	r3, [r6, #0]
 8004776:	6823      	ldr	r3, [r4, #0]
 8004778:	0699      	lsls	r1, r3, #26
 800477a:	bf42      	ittt	mi
 800477c:	6833      	ldrmi	r3, [r6, #0]
 800477e:	3302      	addmi	r3, #2
 8004780:	6033      	strmi	r3, [r6, #0]
 8004782:	6825      	ldr	r5, [r4, #0]
 8004784:	f015 0506 	ands.w	r5, r5, #6
 8004788:	d106      	bne.n	8004798 <_printf_common+0x48>
 800478a:	f104 0a19 	add.w	sl, r4, #25
 800478e:	68e3      	ldr	r3, [r4, #12]
 8004790:	6832      	ldr	r2, [r6, #0]
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	42ab      	cmp	r3, r5
 8004796:	dc2b      	bgt.n	80047f0 <_printf_common+0xa0>
 8004798:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800479c:	6822      	ldr	r2, [r4, #0]
 800479e:	3b00      	subs	r3, #0
 80047a0:	bf18      	it	ne
 80047a2:	2301      	movne	r3, #1
 80047a4:	0692      	lsls	r2, r2, #26
 80047a6:	d430      	bmi.n	800480a <_printf_common+0xba>
 80047a8:	4641      	mov	r1, r8
 80047aa:	4638      	mov	r0, r7
 80047ac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80047b0:	47c8      	blx	r9
 80047b2:	3001      	adds	r0, #1
 80047b4:	d023      	beq.n	80047fe <_printf_common+0xae>
 80047b6:	6823      	ldr	r3, [r4, #0]
 80047b8:	6922      	ldr	r2, [r4, #16]
 80047ba:	f003 0306 	and.w	r3, r3, #6
 80047be:	2b04      	cmp	r3, #4
 80047c0:	bf14      	ite	ne
 80047c2:	2500      	movne	r5, #0
 80047c4:	6833      	ldreq	r3, [r6, #0]
 80047c6:	f04f 0600 	mov.w	r6, #0
 80047ca:	bf08      	it	eq
 80047cc:	68e5      	ldreq	r5, [r4, #12]
 80047ce:	f104 041a 	add.w	r4, r4, #26
 80047d2:	bf08      	it	eq
 80047d4:	1aed      	subeq	r5, r5, r3
 80047d6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80047da:	bf08      	it	eq
 80047dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047e0:	4293      	cmp	r3, r2
 80047e2:	bfc4      	itt	gt
 80047e4:	1a9b      	subgt	r3, r3, r2
 80047e6:	18ed      	addgt	r5, r5, r3
 80047e8:	42b5      	cmp	r5, r6
 80047ea:	d11a      	bne.n	8004822 <_printf_common+0xd2>
 80047ec:	2000      	movs	r0, #0
 80047ee:	e008      	b.n	8004802 <_printf_common+0xb2>
 80047f0:	2301      	movs	r3, #1
 80047f2:	4652      	mov	r2, sl
 80047f4:	4641      	mov	r1, r8
 80047f6:	4638      	mov	r0, r7
 80047f8:	47c8      	blx	r9
 80047fa:	3001      	adds	r0, #1
 80047fc:	d103      	bne.n	8004806 <_printf_common+0xb6>
 80047fe:	f04f 30ff 	mov.w	r0, #4294967295
 8004802:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004806:	3501      	adds	r5, #1
 8004808:	e7c1      	b.n	800478e <_printf_common+0x3e>
 800480a:	2030      	movs	r0, #48	@ 0x30
 800480c:	18e1      	adds	r1, r4, r3
 800480e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004812:	1c5a      	adds	r2, r3, #1
 8004814:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004818:	4422      	add	r2, r4
 800481a:	3302      	adds	r3, #2
 800481c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004820:	e7c2      	b.n	80047a8 <_printf_common+0x58>
 8004822:	2301      	movs	r3, #1
 8004824:	4622      	mov	r2, r4
 8004826:	4641      	mov	r1, r8
 8004828:	4638      	mov	r0, r7
 800482a:	47c8      	blx	r9
 800482c:	3001      	adds	r0, #1
 800482e:	d0e6      	beq.n	80047fe <_printf_common+0xae>
 8004830:	3601      	adds	r6, #1
 8004832:	e7d9      	b.n	80047e8 <_printf_common+0x98>

08004834 <_printf_i>:
 8004834:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004838:	7e0f      	ldrb	r7, [r1, #24]
 800483a:	4691      	mov	r9, r2
 800483c:	2f78      	cmp	r7, #120	@ 0x78
 800483e:	4680      	mov	r8, r0
 8004840:	460c      	mov	r4, r1
 8004842:	469a      	mov	sl, r3
 8004844:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004846:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800484a:	d807      	bhi.n	800485c <_printf_i+0x28>
 800484c:	2f62      	cmp	r7, #98	@ 0x62
 800484e:	d80a      	bhi.n	8004866 <_printf_i+0x32>
 8004850:	2f00      	cmp	r7, #0
 8004852:	f000 80d3 	beq.w	80049fc <_printf_i+0x1c8>
 8004856:	2f58      	cmp	r7, #88	@ 0x58
 8004858:	f000 80ba 	beq.w	80049d0 <_printf_i+0x19c>
 800485c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004860:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004864:	e03a      	b.n	80048dc <_printf_i+0xa8>
 8004866:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800486a:	2b15      	cmp	r3, #21
 800486c:	d8f6      	bhi.n	800485c <_printf_i+0x28>
 800486e:	a101      	add	r1, pc, #4	@ (adr r1, 8004874 <_printf_i+0x40>)
 8004870:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004874:	080048cd 	.word	0x080048cd
 8004878:	080048e1 	.word	0x080048e1
 800487c:	0800485d 	.word	0x0800485d
 8004880:	0800485d 	.word	0x0800485d
 8004884:	0800485d 	.word	0x0800485d
 8004888:	0800485d 	.word	0x0800485d
 800488c:	080048e1 	.word	0x080048e1
 8004890:	0800485d 	.word	0x0800485d
 8004894:	0800485d 	.word	0x0800485d
 8004898:	0800485d 	.word	0x0800485d
 800489c:	0800485d 	.word	0x0800485d
 80048a0:	080049e3 	.word	0x080049e3
 80048a4:	0800490b 	.word	0x0800490b
 80048a8:	0800499d 	.word	0x0800499d
 80048ac:	0800485d 	.word	0x0800485d
 80048b0:	0800485d 	.word	0x0800485d
 80048b4:	08004a05 	.word	0x08004a05
 80048b8:	0800485d 	.word	0x0800485d
 80048bc:	0800490b 	.word	0x0800490b
 80048c0:	0800485d 	.word	0x0800485d
 80048c4:	0800485d 	.word	0x0800485d
 80048c8:	080049a5 	.word	0x080049a5
 80048cc:	6833      	ldr	r3, [r6, #0]
 80048ce:	1d1a      	adds	r2, r3, #4
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	6032      	str	r2, [r6, #0]
 80048d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048dc:	2301      	movs	r3, #1
 80048de:	e09e      	b.n	8004a1e <_printf_i+0x1ea>
 80048e0:	6833      	ldr	r3, [r6, #0]
 80048e2:	6820      	ldr	r0, [r4, #0]
 80048e4:	1d19      	adds	r1, r3, #4
 80048e6:	6031      	str	r1, [r6, #0]
 80048e8:	0606      	lsls	r6, r0, #24
 80048ea:	d501      	bpl.n	80048f0 <_printf_i+0xbc>
 80048ec:	681d      	ldr	r5, [r3, #0]
 80048ee:	e003      	b.n	80048f8 <_printf_i+0xc4>
 80048f0:	0645      	lsls	r5, r0, #25
 80048f2:	d5fb      	bpl.n	80048ec <_printf_i+0xb8>
 80048f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048f8:	2d00      	cmp	r5, #0
 80048fa:	da03      	bge.n	8004904 <_printf_i+0xd0>
 80048fc:	232d      	movs	r3, #45	@ 0x2d
 80048fe:	426d      	negs	r5, r5
 8004900:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004904:	230a      	movs	r3, #10
 8004906:	4859      	ldr	r0, [pc, #356]	@ (8004a6c <_printf_i+0x238>)
 8004908:	e011      	b.n	800492e <_printf_i+0xfa>
 800490a:	6821      	ldr	r1, [r4, #0]
 800490c:	6833      	ldr	r3, [r6, #0]
 800490e:	0608      	lsls	r0, r1, #24
 8004910:	f853 5b04 	ldr.w	r5, [r3], #4
 8004914:	d402      	bmi.n	800491c <_printf_i+0xe8>
 8004916:	0649      	lsls	r1, r1, #25
 8004918:	bf48      	it	mi
 800491a:	b2ad      	uxthmi	r5, r5
 800491c:	2f6f      	cmp	r7, #111	@ 0x6f
 800491e:	6033      	str	r3, [r6, #0]
 8004920:	bf14      	ite	ne
 8004922:	230a      	movne	r3, #10
 8004924:	2308      	moveq	r3, #8
 8004926:	4851      	ldr	r0, [pc, #324]	@ (8004a6c <_printf_i+0x238>)
 8004928:	2100      	movs	r1, #0
 800492a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800492e:	6866      	ldr	r6, [r4, #4]
 8004930:	2e00      	cmp	r6, #0
 8004932:	bfa8      	it	ge
 8004934:	6821      	ldrge	r1, [r4, #0]
 8004936:	60a6      	str	r6, [r4, #8]
 8004938:	bfa4      	itt	ge
 800493a:	f021 0104 	bicge.w	r1, r1, #4
 800493e:	6021      	strge	r1, [r4, #0]
 8004940:	b90d      	cbnz	r5, 8004946 <_printf_i+0x112>
 8004942:	2e00      	cmp	r6, #0
 8004944:	d04b      	beq.n	80049de <_printf_i+0x1aa>
 8004946:	4616      	mov	r6, r2
 8004948:	fbb5 f1f3 	udiv	r1, r5, r3
 800494c:	fb03 5711 	mls	r7, r3, r1, r5
 8004950:	5dc7      	ldrb	r7, [r0, r7]
 8004952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004956:	462f      	mov	r7, r5
 8004958:	42bb      	cmp	r3, r7
 800495a:	460d      	mov	r5, r1
 800495c:	d9f4      	bls.n	8004948 <_printf_i+0x114>
 800495e:	2b08      	cmp	r3, #8
 8004960:	d10b      	bne.n	800497a <_printf_i+0x146>
 8004962:	6823      	ldr	r3, [r4, #0]
 8004964:	07df      	lsls	r7, r3, #31
 8004966:	d508      	bpl.n	800497a <_printf_i+0x146>
 8004968:	6923      	ldr	r3, [r4, #16]
 800496a:	6861      	ldr	r1, [r4, #4]
 800496c:	4299      	cmp	r1, r3
 800496e:	bfde      	ittt	le
 8004970:	2330      	movle	r3, #48	@ 0x30
 8004972:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004976:	f106 36ff 	addle.w	r6, r6, #4294967295
 800497a:	1b92      	subs	r2, r2, r6
 800497c:	6122      	str	r2, [r4, #16]
 800497e:	464b      	mov	r3, r9
 8004980:	4621      	mov	r1, r4
 8004982:	4640      	mov	r0, r8
 8004984:	f8cd a000 	str.w	sl, [sp]
 8004988:	aa03      	add	r2, sp, #12
 800498a:	f7ff fee1 	bl	8004750 <_printf_common>
 800498e:	3001      	adds	r0, #1
 8004990:	d14a      	bne.n	8004a28 <_printf_i+0x1f4>
 8004992:	f04f 30ff 	mov.w	r0, #4294967295
 8004996:	b004      	add	sp, #16
 8004998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800499c:	6823      	ldr	r3, [r4, #0]
 800499e:	f043 0320 	orr.w	r3, r3, #32
 80049a2:	6023      	str	r3, [r4, #0]
 80049a4:	2778      	movs	r7, #120	@ 0x78
 80049a6:	4832      	ldr	r0, [pc, #200]	@ (8004a70 <_printf_i+0x23c>)
 80049a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80049ac:	6823      	ldr	r3, [r4, #0]
 80049ae:	6831      	ldr	r1, [r6, #0]
 80049b0:	061f      	lsls	r7, r3, #24
 80049b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80049b6:	d402      	bmi.n	80049be <_printf_i+0x18a>
 80049b8:	065f      	lsls	r7, r3, #25
 80049ba:	bf48      	it	mi
 80049bc:	b2ad      	uxthmi	r5, r5
 80049be:	6031      	str	r1, [r6, #0]
 80049c0:	07d9      	lsls	r1, r3, #31
 80049c2:	bf44      	itt	mi
 80049c4:	f043 0320 	orrmi.w	r3, r3, #32
 80049c8:	6023      	strmi	r3, [r4, #0]
 80049ca:	b11d      	cbz	r5, 80049d4 <_printf_i+0x1a0>
 80049cc:	2310      	movs	r3, #16
 80049ce:	e7ab      	b.n	8004928 <_printf_i+0xf4>
 80049d0:	4826      	ldr	r0, [pc, #152]	@ (8004a6c <_printf_i+0x238>)
 80049d2:	e7e9      	b.n	80049a8 <_printf_i+0x174>
 80049d4:	6823      	ldr	r3, [r4, #0]
 80049d6:	f023 0320 	bic.w	r3, r3, #32
 80049da:	6023      	str	r3, [r4, #0]
 80049dc:	e7f6      	b.n	80049cc <_printf_i+0x198>
 80049de:	4616      	mov	r6, r2
 80049e0:	e7bd      	b.n	800495e <_printf_i+0x12a>
 80049e2:	6833      	ldr	r3, [r6, #0]
 80049e4:	6825      	ldr	r5, [r4, #0]
 80049e6:	1d18      	adds	r0, r3, #4
 80049e8:	6961      	ldr	r1, [r4, #20]
 80049ea:	6030      	str	r0, [r6, #0]
 80049ec:	062e      	lsls	r6, r5, #24
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	d501      	bpl.n	80049f6 <_printf_i+0x1c2>
 80049f2:	6019      	str	r1, [r3, #0]
 80049f4:	e002      	b.n	80049fc <_printf_i+0x1c8>
 80049f6:	0668      	lsls	r0, r5, #25
 80049f8:	d5fb      	bpl.n	80049f2 <_printf_i+0x1be>
 80049fa:	8019      	strh	r1, [r3, #0]
 80049fc:	2300      	movs	r3, #0
 80049fe:	4616      	mov	r6, r2
 8004a00:	6123      	str	r3, [r4, #16]
 8004a02:	e7bc      	b.n	800497e <_printf_i+0x14a>
 8004a04:	6833      	ldr	r3, [r6, #0]
 8004a06:	2100      	movs	r1, #0
 8004a08:	1d1a      	adds	r2, r3, #4
 8004a0a:	6032      	str	r2, [r6, #0]
 8004a0c:	681e      	ldr	r6, [r3, #0]
 8004a0e:	6862      	ldr	r2, [r4, #4]
 8004a10:	4630      	mov	r0, r6
 8004a12:	f000 fbf6 	bl	8005202 <memchr>
 8004a16:	b108      	cbz	r0, 8004a1c <_printf_i+0x1e8>
 8004a18:	1b80      	subs	r0, r0, r6
 8004a1a:	6060      	str	r0, [r4, #4]
 8004a1c:	6863      	ldr	r3, [r4, #4]
 8004a1e:	6123      	str	r3, [r4, #16]
 8004a20:	2300      	movs	r3, #0
 8004a22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a26:	e7aa      	b.n	800497e <_printf_i+0x14a>
 8004a28:	4632      	mov	r2, r6
 8004a2a:	4649      	mov	r1, r9
 8004a2c:	4640      	mov	r0, r8
 8004a2e:	6923      	ldr	r3, [r4, #16]
 8004a30:	47d0      	blx	sl
 8004a32:	3001      	adds	r0, #1
 8004a34:	d0ad      	beq.n	8004992 <_printf_i+0x15e>
 8004a36:	6823      	ldr	r3, [r4, #0]
 8004a38:	079b      	lsls	r3, r3, #30
 8004a3a:	d413      	bmi.n	8004a64 <_printf_i+0x230>
 8004a3c:	68e0      	ldr	r0, [r4, #12]
 8004a3e:	9b03      	ldr	r3, [sp, #12]
 8004a40:	4298      	cmp	r0, r3
 8004a42:	bfb8      	it	lt
 8004a44:	4618      	movlt	r0, r3
 8004a46:	e7a6      	b.n	8004996 <_printf_i+0x162>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	4632      	mov	r2, r6
 8004a4c:	4649      	mov	r1, r9
 8004a4e:	4640      	mov	r0, r8
 8004a50:	47d0      	blx	sl
 8004a52:	3001      	adds	r0, #1
 8004a54:	d09d      	beq.n	8004992 <_printf_i+0x15e>
 8004a56:	3501      	adds	r5, #1
 8004a58:	68e3      	ldr	r3, [r4, #12]
 8004a5a:	9903      	ldr	r1, [sp, #12]
 8004a5c:	1a5b      	subs	r3, r3, r1
 8004a5e:	42ab      	cmp	r3, r5
 8004a60:	dcf2      	bgt.n	8004a48 <_printf_i+0x214>
 8004a62:	e7eb      	b.n	8004a3c <_printf_i+0x208>
 8004a64:	2500      	movs	r5, #0
 8004a66:	f104 0619 	add.w	r6, r4, #25
 8004a6a:	e7f5      	b.n	8004a58 <_printf_i+0x224>
 8004a6c:	08008940 	.word	0x08008940
 8004a70:	08008951 	.word	0x08008951

08004a74 <_scanf_float>:
 8004a74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a78:	b087      	sub	sp, #28
 8004a7a:	9303      	str	r3, [sp, #12]
 8004a7c:	688b      	ldr	r3, [r1, #8]
 8004a7e:	4617      	mov	r7, r2
 8004a80:	1e5a      	subs	r2, r3, #1
 8004a82:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004a86:	bf82      	ittt	hi
 8004a88:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004a8c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004a90:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004a94:	460a      	mov	r2, r1
 8004a96:	f04f 0500 	mov.w	r5, #0
 8004a9a:	bf88      	it	hi
 8004a9c:	608b      	strhi	r3, [r1, #8]
 8004a9e:	680b      	ldr	r3, [r1, #0]
 8004aa0:	4680      	mov	r8, r0
 8004aa2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004aa6:	f842 3b1c 	str.w	r3, [r2], #28
 8004aaa:	460c      	mov	r4, r1
 8004aac:	bf98      	it	ls
 8004aae:	f04f 0b00 	movls.w	fp, #0
 8004ab2:	4616      	mov	r6, r2
 8004ab4:	46aa      	mov	sl, r5
 8004ab6:	46a9      	mov	r9, r5
 8004ab8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004abc:	9201      	str	r2, [sp, #4]
 8004abe:	9502      	str	r5, [sp, #8]
 8004ac0:	68a2      	ldr	r2, [r4, #8]
 8004ac2:	b152      	cbz	r2, 8004ada <_scanf_float+0x66>
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	2b4e      	cmp	r3, #78	@ 0x4e
 8004aca:	d865      	bhi.n	8004b98 <_scanf_float+0x124>
 8004acc:	2b40      	cmp	r3, #64	@ 0x40
 8004ace:	d83d      	bhi.n	8004b4c <_scanf_float+0xd8>
 8004ad0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004ad4:	b2c8      	uxtb	r0, r1
 8004ad6:	280e      	cmp	r0, #14
 8004ad8:	d93b      	bls.n	8004b52 <_scanf_float+0xde>
 8004ada:	f1b9 0f00 	cmp.w	r9, #0
 8004ade:	d003      	beq.n	8004ae8 <_scanf_float+0x74>
 8004ae0:	6823      	ldr	r3, [r4, #0]
 8004ae2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ae6:	6023      	str	r3, [r4, #0]
 8004ae8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004aec:	f1ba 0f01 	cmp.w	sl, #1
 8004af0:	f200 8118 	bhi.w	8004d24 <_scanf_float+0x2b0>
 8004af4:	9b01      	ldr	r3, [sp, #4]
 8004af6:	429e      	cmp	r6, r3
 8004af8:	f200 8109 	bhi.w	8004d0e <_scanf_float+0x29a>
 8004afc:	2001      	movs	r0, #1
 8004afe:	b007      	add	sp, #28
 8004b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b04:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004b08:	2a0d      	cmp	r2, #13
 8004b0a:	d8e6      	bhi.n	8004ada <_scanf_float+0x66>
 8004b0c:	a101      	add	r1, pc, #4	@ (adr r1, 8004b14 <_scanf_float+0xa0>)
 8004b0e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004b12:	bf00      	nop
 8004b14:	08004c5b 	.word	0x08004c5b
 8004b18:	08004adb 	.word	0x08004adb
 8004b1c:	08004adb 	.word	0x08004adb
 8004b20:	08004adb 	.word	0x08004adb
 8004b24:	08004cbb 	.word	0x08004cbb
 8004b28:	08004c93 	.word	0x08004c93
 8004b2c:	08004adb 	.word	0x08004adb
 8004b30:	08004adb 	.word	0x08004adb
 8004b34:	08004c69 	.word	0x08004c69
 8004b38:	08004adb 	.word	0x08004adb
 8004b3c:	08004adb 	.word	0x08004adb
 8004b40:	08004adb 	.word	0x08004adb
 8004b44:	08004adb 	.word	0x08004adb
 8004b48:	08004c21 	.word	0x08004c21
 8004b4c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004b50:	e7da      	b.n	8004b08 <_scanf_float+0x94>
 8004b52:	290e      	cmp	r1, #14
 8004b54:	d8c1      	bhi.n	8004ada <_scanf_float+0x66>
 8004b56:	a001      	add	r0, pc, #4	@ (adr r0, 8004b5c <_scanf_float+0xe8>)
 8004b58:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004b5c:	08004c11 	.word	0x08004c11
 8004b60:	08004adb 	.word	0x08004adb
 8004b64:	08004c11 	.word	0x08004c11
 8004b68:	08004ca7 	.word	0x08004ca7
 8004b6c:	08004adb 	.word	0x08004adb
 8004b70:	08004bb9 	.word	0x08004bb9
 8004b74:	08004bf7 	.word	0x08004bf7
 8004b78:	08004bf7 	.word	0x08004bf7
 8004b7c:	08004bf7 	.word	0x08004bf7
 8004b80:	08004bf7 	.word	0x08004bf7
 8004b84:	08004bf7 	.word	0x08004bf7
 8004b88:	08004bf7 	.word	0x08004bf7
 8004b8c:	08004bf7 	.word	0x08004bf7
 8004b90:	08004bf7 	.word	0x08004bf7
 8004b94:	08004bf7 	.word	0x08004bf7
 8004b98:	2b6e      	cmp	r3, #110	@ 0x6e
 8004b9a:	d809      	bhi.n	8004bb0 <_scanf_float+0x13c>
 8004b9c:	2b60      	cmp	r3, #96	@ 0x60
 8004b9e:	d8b1      	bhi.n	8004b04 <_scanf_float+0x90>
 8004ba0:	2b54      	cmp	r3, #84	@ 0x54
 8004ba2:	d07b      	beq.n	8004c9c <_scanf_float+0x228>
 8004ba4:	2b59      	cmp	r3, #89	@ 0x59
 8004ba6:	d198      	bne.n	8004ada <_scanf_float+0x66>
 8004ba8:	2d07      	cmp	r5, #7
 8004baa:	d196      	bne.n	8004ada <_scanf_float+0x66>
 8004bac:	2508      	movs	r5, #8
 8004bae:	e02c      	b.n	8004c0a <_scanf_float+0x196>
 8004bb0:	2b74      	cmp	r3, #116	@ 0x74
 8004bb2:	d073      	beq.n	8004c9c <_scanf_float+0x228>
 8004bb4:	2b79      	cmp	r3, #121	@ 0x79
 8004bb6:	e7f6      	b.n	8004ba6 <_scanf_float+0x132>
 8004bb8:	6821      	ldr	r1, [r4, #0]
 8004bba:	05c8      	lsls	r0, r1, #23
 8004bbc:	d51b      	bpl.n	8004bf6 <_scanf_float+0x182>
 8004bbe:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8004bc2:	6021      	str	r1, [r4, #0]
 8004bc4:	f109 0901 	add.w	r9, r9, #1
 8004bc8:	f1bb 0f00 	cmp.w	fp, #0
 8004bcc:	d003      	beq.n	8004bd6 <_scanf_float+0x162>
 8004bce:	3201      	adds	r2, #1
 8004bd0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004bd4:	60a2      	str	r2, [r4, #8]
 8004bd6:	68a3      	ldr	r3, [r4, #8]
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	60a3      	str	r3, [r4, #8]
 8004bdc:	6923      	ldr	r3, [r4, #16]
 8004bde:	3301      	adds	r3, #1
 8004be0:	6123      	str	r3, [r4, #16]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	3b01      	subs	r3, #1
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	607b      	str	r3, [r7, #4]
 8004bea:	f340 8087 	ble.w	8004cfc <_scanf_float+0x288>
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	603b      	str	r3, [r7, #0]
 8004bf4:	e764      	b.n	8004ac0 <_scanf_float+0x4c>
 8004bf6:	eb1a 0105 	adds.w	r1, sl, r5
 8004bfa:	f47f af6e 	bne.w	8004ada <_scanf_float+0x66>
 8004bfe:	460d      	mov	r5, r1
 8004c00:	468a      	mov	sl, r1
 8004c02:	6822      	ldr	r2, [r4, #0]
 8004c04:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8004c08:	6022      	str	r2, [r4, #0]
 8004c0a:	f806 3b01 	strb.w	r3, [r6], #1
 8004c0e:	e7e2      	b.n	8004bd6 <_scanf_float+0x162>
 8004c10:	6822      	ldr	r2, [r4, #0]
 8004c12:	0610      	lsls	r0, r2, #24
 8004c14:	f57f af61 	bpl.w	8004ada <_scanf_float+0x66>
 8004c18:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004c1c:	6022      	str	r2, [r4, #0]
 8004c1e:	e7f4      	b.n	8004c0a <_scanf_float+0x196>
 8004c20:	f1ba 0f00 	cmp.w	sl, #0
 8004c24:	d10e      	bne.n	8004c44 <_scanf_float+0x1d0>
 8004c26:	f1b9 0f00 	cmp.w	r9, #0
 8004c2a:	d10e      	bne.n	8004c4a <_scanf_float+0x1d6>
 8004c2c:	6822      	ldr	r2, [r4, #0]
 8004c2e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004c32:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004c36:	d108      	bne.n	8004c4a <_scanf_float+0x1d6>
 8004c38:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004c3c:	f04f 0a01 	mov.w	sl, #1
 8004c40:	6022      	str	r2, [r4, #0]
 8004c42:	e7e2      	b.n	8004c0a <_scanf_float+0x196>
 8004c44:	f1ba 0f02 	cmp.w	sl, #2
 8004c48:	d055      	beq.n	8004cf6 <_scanf_float+0x282>
 8004c4a:	2d01      	cmp	r5, #1
 8004c4c:	d002      	beq.n	8004c54 <_scanf_float+0x1e0>
 8004c4e:	2d04      	cmp	r5, #4
 8004c50:	f47f af43 	bne.w	8004ada <_scanf_float+0x66>
 8004c54:	3501      	adds	r5, #1
 8004c56:	b2ed      	uxtb	r5, r5
 8004c58:	e7d7      	b.n	8004c0a <_scanf_float+0x196>
 8004c5a:	f1ba 0f01 	cmp.w	sl, #1
 8004c5e:	f47f af3c 	bne.w	8004ada <_scanf_float+0x66>
 8004c62:	f04f 0a02 	mov.w	sl, #2
 8004c66:	e7d0      	b.n	8004c0a <_scanf_float+0x196>
 8004c68:	b97d      	cbnz	r5, 8004c8a <_scanf_float+0x216>
 8004c6a:	f1b9 0f00 	cmp.w	r9, #0
 8004c6e:	f47f af37 	bne.w	8004ae0 <_scanf_float+0x6c>
 8004c72:	6822      	ldr	r2, [r4, #0]
 8004c74:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8004c78:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8004c7c:	f040 8103 	bne.w	8004e86 <_scanf_float+0x412>
 8004c80:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004c84:	2501      	movs	r5, #1
 8004c86:	6022      	str	r2, [r4, #0]
 8004c88:	e7bf      	b.n	8004c0a <_scanf_float+0x196>
 8004c8a:	2d03      	cmp	r5, #3
 8004c8c:	d0e2      	beq.n	8004c54 <_scanf_float+0x1e0>
 8004c8e:	2d05      	cmp	r5, #5
 8004c90:	e7de      	b.n	8004c50 <_scanf_float+0x1dc>
 8004c92:	2d02      	cmp	r5, #2
 8004c94:	f47f af21 	bne.w	8004ada <_scanf_float+0x66>
 8004c98:	2503      	movs	r5, #3
 8004c9a:	e7b6      	b.n	8004c0a <_scanf_float+0x196>
 8004c9c:	2d06      	cmp	r5, #6
 8004c9e:	f47f af1c 	bne.w	8004ada <_scanf_float+0x66>
 8004ca2:	2507      	movs	r5, #7
 8004ca4:	e7b1      	b.n	8004c0a <_scanf_float+0x196>
 8004ca6:	6822      	ldr	r2, [r4, #0]
 8004ca8:	0591      	lsls	r1, r2, #22
 8004caa:	f57f af16 	bpl.w	8004ada <_scanf_float+0x66>
 8004cae:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8004cb2:	6022      	str	r2, [r4, #0]
 8004cb4:	f8cd 9008 	str.w	r9, [sp, #8]
 8004cb8:	e7a7      	b.n	8004c0a <_scanf_float+0x196>
 8004cba:	6822      	ldr	r2, [r4, #0]
 8004cbc:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8004cc0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8004cc4:	d006      	beq.n	8004cd4 <_scanf_float+0x260>
 8004cc6:	0550      	lsls	r0, r2, #21
 8004cc8:	f57f af07 	bpl.w	8004ada <_scanf_float+0x66>
 8004ccc:	f1b9 0f00 	cmp.w	r9, #0
 8004cd0:	f000 80d9 	beq.w	8004e86 <_scanf_float+0x412>
 8004cd4:	0591      	lsls	r1, r2, #22
 8004cd6:	bf58      	it	pl
 8004cd8:	9902      	ldrpl	r1, [sp, #8]
 8004cda:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8004cde:	bf58      	it	pl
 8004ce0:	eba9 0101 	subpl.w	r1, r9, r1
 8004ce4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8004ce8:	f04f 0900 	mov.w	r9, #0
 8004cec:	bf58      	it	pl
 8004cee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004cf2:	6022      	str	r2, [r4, #0]
 8004cf4:	e789      	b.n	8004c0a <_scanf_float+0x196>
 8004cf6:	f04f 0a03 	mov.w	sl, #3
 8004cfa:	e786      	b.n	8004c0a <_scanf_float+0x196>
 8004cfc:	4639      	mov	r1, r7
 8004cfe:	4640      	mov	r0, r8
 8004d00:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8004d04:	4798      	blx	r3
 8004d06:	2800      	cmp	r0, #0
 8004d08:	f43f aeda 	beq.w	8004ac0 <_scanf_float+0x4c>
 8004d0c:	e6e5      	b.n	8004ada <_scanf_float+0x66>
 8004d0e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d12:	463a      	mov	r2, r7
 8004d14:	4640      	mov	r0, r8
 8004d16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004d1a:	4798      	blx	r3
 8004d1c:	6923      	ldr	r3, [r4, #16]
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	6123      	str	r3, [r4, #16]
 8004d22:	e6e7      	b.n	8004af4 <_scanf_float+0x80>
 8004d24:	1e6b      	subs	r3, r5, #1
 8004d26:	2b06      	cmp	r3, #6
 8004d28:	d824      	bhi.n	8004d74 <_scanf_float+0x300>
 8004d2a:	2d02      	cmp	r5, #2
 8004d2c:	d836      	bhi.n	8004d9c <_scanf_float+0x328>
 8004d2e:	9b01      	ldr	r3, [sp, #4]
 8004d30:	429e      	cmp	r6, r3
 8004d32:	f67f aee3 	bls.w	8004afc <_scanf_float+0x88>
 8004d36:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d3a:	463a      	mov	r2, r7
 8004d3c:	4640      	mov	r0, r8
 8004d3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004d42:	4798      	blx	r3
 8004d44:	6923      	ldr	r3, [r4, #16]
 8004d46:	3b01      	subs	r3, #1
 8004d48:	6123      	str	r3, [r4, #16]
 8004d4a:	e7f0      	b.n	8004d2e <_scanf_float+0x2ba>
 8004d4c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d50:	463a      	mov	r2, r7
 8004d52:	4640      	mov	r0, r8
 8004d54:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8004d58:	4798      	blx	r3
 8004d5a:	6923      	ldr	r3, [r4, #16]
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	6123      	str	r3, [r4, #16]
 8004d60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004d64:	fa5f fa8a 	uxtb.w	sl, sl
 8004d68:	f1ba 0f02 	cmp.w	sl, #2
 8004d6c:	d1ee      	bne.n	8004d4c <_scanf_float+0x2d8>
 8004d6e:	3d03      	subs	r5, #3
 8004d70:	b2ed      	uxtb	r5, r5
 8004d72:	1b76      	subs	r6, r6, r5
 8004d74:	6823      	ldr	r3, [r4, #0]
 8004d76:	05da      	lsls	r2, r3, #23
 8004d78:	d530      	bpl.n	8004ddc <_scanf_float+0x368>
 8004d7a:	055b      	lsls	r3, r3, #21
 8004d7c:	d511      	bpl.n	8004da2 <_scanf_float+0x32e>
 8004d7e:	9b01      	ldr	r3, [sp, #4]
 8004d80:	429e      	cmp	r6, r3
 8004d82:	f67f aebb 	bls.w	8004afc <_scanf_float+0x88>
 8004d86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004d8a:	463a      	mov	r2, r7
 8004d8c:	4640      	mov	r0, r8
 8004d8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004d92:	4798      	blx	r3
 8004d94:	6923      	ldr	r3, [r4, #16]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	6123      	str	r3, [r4, #16]
 8004d9a:	e7f0      	b.n	8004d7e <_scanf_float+0x30a>
 8004d9c:	46aa      	mov	sl, r5
 8004d9e:	46b3      	mov	fp, r6
 8004da0:	e7de      	b.n	8004d60 <_scanf_float+0x2ec>
 8004da2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004da6:	6923      	ldr	r3, [r4, #16]
 8004da8:	2965      	cmp	r1, #101	@ 0x65
 8004daa:	f103 33ff 	add.w	r3, r3, #4294967295
 8004dae:	f106 35ff 	add.w	r5, r6, #4294967295
 8004db2:	6123      	str	r3, [r4, #16]
 8004db4:	d00c      	beq.n	8004dd0 <_scanf_float+0x35c>
 8004db6:	2945      	cmp	r1, #69	@ 0x45
 8004db8:	d00a      	beq.n	8004dd0 <_scanf_float+0x35c>
 8004dba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004dbe:	463a      	mov	r2, r7
 8004dc0:	4640      	mov	r0, r8
 8004dc2:	4798      	blx	r3
 8004dc4:	6923      	ldr	r3, [r4, #16]
 8004dc6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	1eb5      	subs	r5, r6, #2
 8004dce:	6123      	str	r3, [r4, #16]
 8004dd0:	463a      	mov	r2, r7
 8004dd2:	4640      	mov	r0, r8
 8004dd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8004dd8:	4798      	blx	r3
 8004dda:	462e      	mov	r6, r5
 8004ddc:	6822      	ldr	r2, [r4, #0]
 8004dde:	f012 0210 	ands.w	r2, r2, #16
 8004de2:	d001      	beq.n	8004de8 <_scanf_float+0x374>
 8004de4:	2000      	movs	r0, #0
 8004de6:	e68a      	b.n	8004afe <_scanf_float+0x8a>
 8004de8:	7032      	strb	r2, [r6, #0]
 8004dea:	6823      	ldr	r3, [r4, #0]
 8004dec:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004df0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004df4:	d11c      	bne.n	8004e30 <_scanf_float+0x3bc>
 8004df6:	9b02      	ldr	r3, [sp, #8]
 8004df8:	454b      	cmp	r3, r9
 8004dfa:	eba3 0209 	sub.w	r2, r3, r9
 8004dfe:	d123      	bne.n	8004e48 <_scanf_float+0x3d4>
 8004e00:	2200      	movs	r2, #0
 8004e02:	4640      	mov	r0, r8
 8004e04:	9901      	ldr	r1, [sp, #4]
 8004e06:	f002 fbff 	bl	8007608 <_strtod_r>
 8004e0a:	9b03      	ldr	r3, [sp, #12]
 8004e0c:	6825      	ldr	r5, [r4, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f015 0f02 	tst.w	r5, #2
 8004e14:	4606      	mov	r6, r0
 8004e16:	460f      	mov	r7, r1
 8004e18:	f103 0204 	add.w	r2, r3, #4
 8004e1c:	d01f      	beq.n	8004e5e <_scanf_float+0x3ea>
 8004e1e:	9903      	ldr	r1, [sp, #12]
 8004e20:	600a      	str	r2, [r1, #0]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	e9c3 6700 	strd	r6, r7, [r3]
 8004e28:	68e3      	ldr	r3, [r4, #12]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	60e3      	str	r3, [r4, #12]
 8004e2e:	e7d9      	b.n	8004de4 <_scanf_float+0x370>
 8004e30:	9b04      	ldr	r3, [sp, #16]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d0e4      	beq.n	8004e00 <_scanf_float+0x38c>
 8004e36:	9905      	ldr	r1, [sp, #20]
 8004e38:	230a      	movs	r3, #10
 8004e3a:	4640      	mov	r0, r8
 8004e3c:	3101      	adds	r1, #1
 8004e3e:	f002 fc63 	bl	8007708 <_strtol_r>
 8004e42:	9b04      	ldr	r3, [sp, #16]
 8004e44:	9e05      	ldr	r6, [sp, #20]
 8004e46:	1ac2      	subs	r2, r0, r3
 8004e48:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8004e4c:	429e      	cmp	r6, r3
 8004e4e:	bf28      	it	cs
 8004e50:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8004e54:	4630      	mov	r0, r6
 8004e56:	490d      	ldr	r1, [pc, #52]	@ (8004e8c <_scanf_float+0x418>)
 8004e58:	f000 f8f0 	bl	800503c <siprintf>
 8004e5c:	e7d0      	b.n	8004e00 <_scanf_float+0x38c>
 8004e5e:	076d      	lsls	r5, r5, #29
 8004e60:	d4dd      	bmi.n	8004e1e <_scanf_float+0x3aa>
 8004e62:	9d03      	ldr	r5, [sp, #12]
 8004e64:	602a      	str	r2, [r5, #0]
 8004e66:	681d      	ldr	r5, [r3, #0]
 8004e68:	4602      	mov	r2, r0
 8004e6a:	460b      	mov	r3, r1
 8004e6c:	f7fb fdce 	bl	8000a0c <__aeabi_dcmpun>
 8004e70:	b120      	cbz	r0, 8004e7c <_scanf_float+0x408>
 8004e72:	4807      	ldr	r0, [pc, #28]	@ (8004e90 <_scanf_float+0x41c>)
 8004e74:	f000 f9d4 	bl	8005220 <nanf>
 8004e78:	6028      	str	r0, [r5, #0]
 8004e7a:	e7d5      	b.n	8004e28 <_scanf_float+0x3b4>
 8004e7c:	4630      	mov	r0, r6
 8004e7e:	4639      	mov	r1, r7
 8004e80:	f7fb fe22 	bl	8000ac8 <__aeabi_d2f>
 8004e84:	e7f8      	b.n	8004e78 <_scanf_float+0x404>
 8004e86:	f04f 0900 	mov.w	r9, #0
 8004e8a:	e62d      	b.n	8004ae8 <_scanf_float+0x74>
 8004e8c:	08008962 	.word	0x08008962
 8004e90:	08008cfd 	.word	0x08008cfd

08004e94 <std>:
 8004e94:	2300      	movs	r3, #0
 8004e96:	b510      	push	{r4, lr}
 8004e98:	4604      	mov	r4, r0
 8004e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8004e9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004ea2:	6083      	str	r3, [r0, #8]
 8004ea4:	8181      	strh	r1, [r0, #12]
 8004ea6:	6643      	str	r3, [r0, #100]	@ 0x64
 8004ea8:	81c2      	strh	r2, [r0, #14]
 8004eaa:	6183      	str	r3, [r0, #24]
 8004eac:	4619      	mov	r1, r3
 8004eae:	2208      	movs	r2, #8
 8004eb0:	305c      	adds	r0, #92	@ 0x5c
 8004eb2:	f000 f926 	bl	8005102 <memset>
 8004eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8004eec <std+0x58>)
 8004eb8:	6224      	str	r4, [r4, #32]
 8004eba:	6263      	str	r3, [r4, #36]	@ 0x24
 8004ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef0 <std+0x5c>)
 8004ebe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef4 <std+0x60>)
 8004ec2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef8 <std+0x64>)
 8004ec6:	6323      	str	r3, [r4, #48]	@ 0x30
 8004ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8004efc <std+0x68>)
 8004eca:	429c      	cmp	r4, r3
 8004ecc:	d006      	beq.n	8004edc <std+0x48>
 8004ece:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004ed2:	4294      	cmp	r4, r2
 8004ed4:	d002      	beq.n	8004edc <std+0x48>
 8004ed6:	33d0      	adds	r3, #208	@ 0xd0
 8004ed8:	429c      	cmp	r4, r3
 8004eda:	d105      	bne.n	8004ee8 <std+0x54>
 8004edc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ee4:	f000 b98a 	b.w	80051fc <__retarget_lock_init_recursive>
 8004ee8:	bd10      	pop	{r4, pc}
 8004eea:	bf00      	nop
 8004eec:	0800507d 	.word	0x0800507d
 8004ef0:	0800509f 	.word	0x0800509f
 8004ef4:	080050d7 	.word	0x080050d7
 8004ef8:	080050fb 	.word	0x080050fb
 8004efc:	20000314 	.word	0x20000314

08004f00 <stdio_exit_handler>:
 8004f00:	4a02      	ldr	r2, [pc, #8]	@ (8004f0c <stdio_exit_handler+0xc>)
 8004f02:	4903      	ldr	r1, [pc, #12]	@ (8004f10 <stdio_exit_handler+0x10>)
 8004f04:	4803      	ldr	r0, [pc, #12]	@ (8004f14 <stdio_exit_handler+0x14>)
 8004f06:	f000 b869 	b.w	8004fdc <_fwalk_sglue>
 8004f0a:	bf00      	nop
 8004f0c:	2000000c 	.word	0x2000000c
 8004f10:	08007d3d 	.word	0x08007d3d
 8004f14:	2000001c 	.word	0x2000001c

08004f18 <cleanup_stdio>:
 8004f18:	6841      	ldr	r1, [r0, #4]
 8004f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8004f4c <cleanup_stdio+0x34>)
 8004f1c:	b510      	push	{r4, lr}
 8004f1e:	4299      	cmp	r1, r3
 8004f20:	4604      	mov	r4, r0
 8004f22:	d001      	beq.n	8004f28 <cleanup_stdio+0x10>
 8004f24:	f002 ff0a 	bl	8007d3c <_fflush_r>
 8004f28:	68a1      	ldr	r1, [r4, #8]
 8004f2a:	4b09      	ldr	r3, [pc, #36]	@ (8004f50 <cleanup_stdio+0x38>)
 8004f2c:	4299      	cmp	r1, r3
 8004f2e:	d002      	beq.n	8004f36 <cleanup_stdio+0x1e>
 8004f30:	4620      	mov	r0, r4
 8004f32:	f002 ff03 	bl	8007d3c <_fflush_r>
 8004f36:	68e1      	ldr	r1, [r4, #12]
 8004f38:	4b06      	ldr	r3, [pc, #24]	@ (8004f54 <cleanup_stdio+0x3c>)
 8004f3a:	4299      	cmp	r1, r3
 8004f3c:	d004      	beq.n	8004f48 <cleanup_stdio+0x30>
 8004f3e:	4620      	mov	r0, r4
 8004f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f44:	f002 befa 	b.w	8007d3c <_fflush_r>
 8004f48:	bd10      	pop	{r4, pc}
 8004f4a:	bf00      	nop
 8004f4c:	20000314 	.word	0x20000314
 8004f50:	2000037c 	.word	0x2000037c
 8004f54:	200003e4 	.word	0x200003e4

08004f58 <global_stdio_init.part.0>:
 8004f58:	b510      	push	{r4, lr}
 8004f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f88 <global_stdio_init.part.0+0x30>)
 8004f5c:	4c0b      	ldr	r4, [pc, #44]	@ (8004f8c <global_stdio_init.part.0+0x34>)
 8004f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8004f90 <global_stdio_init.part.0+0x38>)
 8004f60:	4620      	mov	r0, r4
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	2104      	movs	r1, #4
 8004f66:	2200      	movs	r2, #0
 8004f68:	f7ff ff94 	bl	8004e94 <std>
 8004f6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004f70:	2201      	movs	r2, #1
 8004f72:	2109      	movs	r1, #9
 8004f74:	f7ff ff8e 	bl	8004e94 <std>
 8004f78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004f7c:	2202      	movs	r2, #2
 8004f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f82:	2112      	movs	r1, #18
 8004f84:	f7ff bf86 	b.w	8004e94 <std>
 8004f88:	2000044c 	.word	0x2000044c
 8004f8c:	20000314 	.word	0x20000314
 8004f90:	08004f01 	.word	0x08004f01

08004f94 <__sfp_lock_acquire>:
 8004f94:	4801      	ldr	r0, [pc, #4]	@ (8004f9c <__sfp_lock_acquire+0x8>)
 8004f96:	f000 b932 	b.w	80051fe <__retarget_lock_acquire_recursive>
 8004f9a:	bf00      	nop
 8004f9c:	20000455 	.word	0x20000455

08004fa0 <__sfp_lock_release>:
 8004fa0:	4801      	ldr	r0, [pc, #4]	@ (8004fa8 <__sfp_lock_release+0x8>)
 8004fa2:	f000 b92d 	b.w	8005200 <__retarget_lock_release_recursive>
 8004fa6:	bf00      	nop
 8004fa8:	20000455 	.word	0x20000455

08004fac <__sinit>:
 8004fac:	b510      	push	{r4, lr}
 8004fae:	4604      	mov	r4, r0
 8004fb0:	f7ff fff0 	bl	8004f94 <__sfp_lock_acquire>
 8004fb4:	6a23      	ldr	r3, [r4, #32]
 8004fb6:	b11b      	cbz	r3, 8004fc0 <__sinit+0x14>
 8004fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004fbc:	f7ff bff0 	b.w	8004fa0 <__sfp_lock_release>
 8004fc0:	4b04      	ldr	r3, [pc, #16]	@ (8004fd4 <__sinit+0x28>)
 8004fc2:	6223      	str	r3, [r4, #32]
 8004fc4:	4b04      	ldr	r3, [pc, #16]	@ (8004fd8 <__sinit+0x2c>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1f5      	bne.n	8004fb8 <__sinit+0xc>
 8004fcc:	f7ff ffc4 	bl	8004f58 <global_stdio_init.part.0>
 8004fd0:	e7f2      	b.n	8004fb8 <__sinit+0xc>
 8004fd2:	bf00      	nop
 8004fd4:	08004f19 	.word	0x08004f19
 8004fd8:	2000044c 	.word	0x2000044c

08004fdc <_fwalk_sglue>:
 8004fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fe0:	4607      	mov	r7, r0
 8004fe2:	4688      	mov	r8, r1
 8004fe4:	4614      	mov	r4, r2
 8004fe6:	2600      	movs	r6, #0
 8004fe8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004fec:	f1b9 0901 	subs.w	r9, r9, #1
 8004ff0:	d505      	bpl.n	8004ffe <_fwalk_sglue+0x22>
 8004ff2:	6824      	ldr	r4, [r4, #0]
 8004ff4:	2c00      	cmp	r4, #0
 8004ff6:	d1f7      	bne.n	8004fe8 <_fwalk_sglue+0xc>
 8004ff8:	4630      	mov	r0, r6
 8004ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ffe:	89ab      	ldrh	r3, [r5, #12]
 8005000:	2b01      	cmp	r3, #1
 8005002:	d907      	bls.n	8005014 <_fwalk_sglue+0x38>
 8005004:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005008:	3301      	adds	r3, #1
 800500a:	d003      	beq.n	8005014 <_fwalk_sglue+0x38>
 800500c:	4629      	mov	r1, r5
 800500e:	4638      	mov	r0, r7
 8005010:	47c0      	blx	r8
 8005012:	4306      	orrs	r6, r0
 8005014:	3568      	adds	r5, #104	@ 0x68
 8005016:	e7e9      	b.n	8004fec <_fwalk_sglue+0x10>

08005018 <iprintf>:
 8005018:	b40f      	push	{r0, r1, r2, r3}
 800501a:	b507      	push	{r0, r1, r2, lr}
 800501c:	4906      	ldr	r1, [pc, #24]	@ (8005038 <iprintf+0x20>)
 800501e:	ab04      	add	r3, sp, #16
 8005020:	6808      	ldr	r0, [r1, #0]
 8005022:	f853 2b04 	ldr.w	r2, [r3], #4
 8005026:	6881      	ldr	r1, [r0, #8]
 8005028:	9301      	str	r3, [sp, #4]
 800502a:	f002 fcef 	bl	8007a0c <_vfiprintf_r>
 800502e:	b003      	add	sp, #12
 8005030:	f85d eb04 	ldr.w	lr, [sp], #4
 8005034:	b004      	add	sp, #16
 8005036:	4770      	bx	lr
 8005038:	20000018 	.word	0x20000018

0800503c <siprintf>:
 800503c:	b40e      	push	{r1, r2, r3}
 800503e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005042:	b500      	push	{lr}
 8005044:	b09c      	sub	sp, #112	@ 0x70
 8005046:	ab1d      	add	r3, sp, #116	@ 0x74
 8005048:	9002      	str	r0, [sp, #8]
 800504a:	9006      	str	r0, [sp, #24]
 800504c:	9107      	str	r1, [sp, #28]
 800504e:	9104      	str	r1, [sp, #16]
 8005050:	4808      	ldr	r0, [pc, #32]	@ (8005074 <siprintf+0x38>)
 8005052:	4909      	ldr	r1, [pc, #36]	@ (8005078 <siprintf+0x3c>)
 8005054:	f853 2b04 	ldr.w	r2, [r3], #4
 8005058:	9105      	str	r1, [sp, #20]
 800505a:	6800      	ldr	r0, [r0, #0]
 800505c:	a902      	add	r1, sp, #8
 800505e:	9301      	str	r3, [sp, #4]
 8005060:	f002 fbb0 	bl	80077c4 <_svfiprintf_r>
 8005064:	2200      	movs	r2, #0
 8005066:	9b02      	ldr	r3, [sp, #8]
 8005068:	701a      	strb	r2, [r3, #0]
 800506a:	b01c      	add	sp, #112	@ 0x70
 800506c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005070:	b003      	add	sp, #12
 8005072:	4770      	bx	lr
 8005074:	20000018 	.word	0x20000018
 8005078:	ffff0208 	.word	0xffff0208

0800507c <__sread>:
 800507c:	b510      	push	{r4, lr}
 800507e:	460c      	mov	r4, r1
 8005080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005084:	f000 f86c 	bl	8005160 <_read_r>
 8005088:	2800      	cmp	r0, #0
 800508a:	bfab      	itete	ge
 800508c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800508e:	89a3      	ldrhlt	r3, [r4, #12]
 8005090:	181b      	addge	r3, r3, r0
 8005092:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005096:	bfac      	ite	ge
 8005098:	6563      	strge	r3, [r4, #84]	@ 0x54
 800509a:	81a3      	strhlt	r3, [r4, #12]
 800509c:	bd10      	pop	{r4, pc}

0800509e <__swrite>:
 800509e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050a2:	461f      	mov	r7, r3
 80050a4:	898b      	ldrh	r3, [r1, #12]
 80050a6:	4605      	mov	r5, r0
 80050a8:	05db      	lsls	r3, r3, #23
 80050aa:	460c      	mov	r4, r1
 80050ac:	4616      	mov	r6, r2
 80050ae:	d505      	bpl.n	80050bc <__swrite+0x1e>
 80050b0:	2302      	movs	r3, #2
 80050b2:	2200      	movs	r2, #0
 80050b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050b8:	f000 f840 	bl	800513c <_lseek_r>
 80050bc:	89a3      	ldrh	r3, [r4, #12]
 80050be:	4632      	mov	r2, r6
 80050c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80050c4:	81a3      	strh	r3, [r4, #12]
 80050c6:	4628      	mov	r0, r5
 80050c8:	463b      	mov	r3, r7
 80050ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050d2:	f000 b857 	b.w	8005184 <_write_r>

080050d6 <__sseek>:
 80050d6:	b510      	push	{r4, lr}
 80050d8:	460c      	mov	r4, r1
 80050da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050de:	f000 f82d 	bl	800513c <_lseek_r>
 80050e2:	1c43      	adds	r3, r0, #1
 80050e4:	89a3      	ldrh	r3, [r4, #12]
 80050e6:	bf15      	itete	ne
 80050e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80050ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80050ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80050f2:	81a3      	strheq	r3, [r4, #12]
 80050f4:	bf18      	it	ne
 80050f6:	81a3      	strhne	r3, [r4, #12]
 80050f8:	bd10      	pop	{r4, pc}

080050fa <__sclose>:
 80050fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050fe:	f000 b80d 	b.w	800511c <_close_r>

08005102 <memset>:
 8005102:	4603      	mov	r3, r0
 8005104:	4402      	add	r2, r0
 8005106:	4293      	cmp	r3, r2
 8005108:	d100      	bne.n	800510c <memset+0xa>
 800510a:	4770      	bx	lr
 800510c:	f803 1b01 	strb.w	r1, [r3], #1
 8005110:	e7f9      	b.n	8005106 <memset+0x4>
	...

08005114 <_localeconv_r>:
 8005114:	4800      	ldr	r0, [pc, #0]	@ (8005118 <_localeconv_r+0x4>)
 8005116:	4770      	bx	lr
 8005118:	20000158 	.word	0x20000158

0800511c <_close_r>:
 800511c:	b538      	push	{r3, r4, r5, lr}
 800511e:	2300      	movs	r3, #0
 8005120:	4d05      	ldr	r5, [pc, #20]	@ (8005138 <_close_r+0x1c>)
 8005122:	4604      	mov	r4, r0
 8005124:	4608      	mov	r0, r1
 8005126:	602b      	str	r3, [r5, #0]
 8005128:	f7fc fc79 	bl	8001a1e <_close>
 800512c:	1c43      	adds	r3, r0, #1
 800512e:	d102      	bne.n	8005136 <_close_r+0x1a>
 8005130:	682b      	ldr	r3, [r5, #0]
 8005132:	b103      	cbz	r3, 8005136 <_close_r+0x1a>
 8005134:	6023      	str	r3, [r4, #0]
 8005136:	bd38      	pop	{r3, r4, r5, pc}
 8005138:	20000450 	.word	0x20000450

0800513c <_lseek_r>:
 800513c:	b538      	push	{r3, r4, r5, lr}
 800513e:	4604      	mov	r4, r0
 8005140:	4608      	mov	r0, r1
 8005142:	4611      	mov	r1, r2
 8005144:	2200      	movs	r2, #0
 8005146:	4d05      	ldr	r5, [pc, #20]	@ (800515c <_lseek_r+0x20>)
 8005148:	602a      	str	r2, [r5, #0]
 800514a:	461a      	mov	r2, r3
 800514c:	f7fc fc8b 	bl	8001a66 <_lseek>
 8005150:	1c43      	adds	r3, r0, #1
 8005152:	d102      	bne.n	800515a <_lseek_r+0x1e>
 8005154:	682b      	ldr	r3, [r5, #0]
 8005156:	b103      	cbz	r3, 800515a <_lseek_r+0x1e>
 8005158:	6023      	str	r3, [r4, #0]
 800515a:	bd38      	pop	{r3, r4, r5, pc}
 800515c:	20000450 	.word	0x20000450

08005160 <_read_r>:
 8005160:	b538      	push	{r3, r4, r5, lr}
 8005162:	4604      	mov	r4, r0
 8005164:	4608      	mov	r0, r1
 8005166:	4611      	mov	r1, r2
 8005168:	2200      	movs	r2, #0
 800516a:	4d05      	ldr	r5, [pc, #20]	@ (8005180 <_read_r+0x20>)
 800516c:	602a      	str	r2, [r5, #0]
 800516e:	461a      	mov	r2, r3
 8005170:	f7fc fc1c 	bl	80019ac <_read>
 8005174:	1c43      	adds	r3, r0, #1
 8005176:	d102      	bne.n	800517e <_read_r+0x1e>
 8005178:	682b      	ldr	r3, [r5, #0]
 800517a:	b103      	cbz	r3, 800517e <_read_r+0x1e>
 800517c:	6023      	str	r3, [r4, #0]
 800517e:	bd38      	pop	{r3, r4, r5, pc}
 8005180:	20000450 	.word	0x20000450

08005184 <_write_r>:
 8005184:	b538      	push	{r3, r4, r5, lr}
 8005186:	4604      	mov	r4, r0
 8005188:	4608      	mov	r0, r1
 800518a:	4611      	mov	r1, r2
 800518c:	2200      	movs	r2, #0
 800518e:	4d05      	ldr	r5, [pc, #20]	@ (80051a4 <_write_r+0x20>)
 8005190:	602a      	str	r2, [r5, #0]
 8005192:	461a      	mov	r2, r3
 8005194:	f7fc fc27 	bl	80019e6 <_write>
 8005198:	1c43      	adds	r3, r0, #1
 800519a:	d102      	bne.n	80051a2 <_write_r+0x1e>
 800519c:	682b      	ldr	r3, [r5, #0]
 800519e:	b103      	cbz	r3, 80051a2 <_write_r+0x1e>
 80051a0:	6023      	str	r3, [r4, #0]
 80051a2:	bd38      	pop	{r3, r4, r5, pc}
 80051a4:	20000450 	.word	0x20000450

080051a8 <__errno>:
 80051a8:	4b01      	ldr	r3, [pc, #4]	@ (80051b0 <__errno+0x8>)
 80051aa:	6818      	ldr	r0, [r3, #0]
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	20000018 	.word	0x20000018

080051b4 <__libc_init_array>:
 80051b4:	b570      	push	{r4, r5, r6, lr}
 80051b6:	2600      	movs	r6, #0
 80051b8:	4d0c      	ldr	r5, [pc, #48]	@ (80051ec <__libc_init_array+0x38>)
 80051ba:	4c0d      	ldr	r4, [pc, #52]	@ (80051f0 <__libc_init_array+0x3c>)
 80051bc:	1b64      	subs	r4, r4, r5
 80051be:	10a4      	asrs	r4, r4, #2
 80051c0:	42a6      	cmp	r6, r4
 80051c2:	d109      	bne.n	80051d8 <__libc_init_array+0x24>
 80051c4:	f003 fb68 	bl	8008898 <_init>
 80051c8:	2600      	movs	r6, #0
 80051ca:	4d0a      	ldr	r5, [pc, #40]	@ (80051f4 <__libc_init_array+0x40>)
 80051cc:	4c0a      	ldr	r4, [pc, #40]	@ (80051f8 <__libc_init_array+0x44>)
 80051ce:	1b64      	subs	r4, r4, r5
 80051d0:	10a4      	asrs	r4, r4, #2
 80051d2:	42a6      	cmp	r6, r4
 80051d4:	d105      	bne.n	80051e2 <__libc_init_array+0x2e>
 80051d6:	bd70      	pop	{r4, r5, r6, pc}
 80051d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80051dc:	4798      	blx	r3
 80051de:	3601      	adds	r6, #1
 80051e0:	e7ee      	b.n	80051c0 <__libc_init_array+0xc>
 80051e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80051e6:	4798      	blx	r3
 80051e8:	3601      	adds	r6, #1
 80051ea:	e7f2      	b.n	80051d2 <__libc_init_array+0x1e>
 80051ec:	08008d68 	.word	0x08008d68
 80051f0:	08008d68 	.word	0x08008d68
 80051f4:	08008d68 	.word	0x08008d68
 80051f8:	08008d6c 	.word	0x08008d6c

080051fc <__retarget_lock_init_recursive>:
 80051fc:	4770      	bx	lr

080051fe <__retarget_lock_acquire_recursive>:
 80051fe:	4770      	bx	lr

08005200 <__retarget_lock_release_recursive>:
 8005200:	4770      	bx	lr

08005202 <memchr>:
 8005202:	4603      	mov	r3, r0
 8005204:	b510      	push	{r4, lr}
 8005206:	b2c9      	uxtb	r1, r1
 8005208:	4402      	add	r2, r0
 800520a:	4293      	cmp	r3, r2
 800520c:	4618      	mov	r0, r3
 800520e:	d101      	bne.n	8005214 <memchr+0x12>
 8005210:	2000      	movs	r0, #0
 8005212:	e003      	b.n	800521c <memchr+0x1a>
 8005214:	7804      	ldrb	r4, [r0, #0]
 8005216:	3301      	adds	r3, #1
 8005218:	428c      	cmp	r4, r1
 800521a:	d1f6      	bne.n	800520a <memchr+0x8>
 800521c:	bd10      	pop	{r4, pc}
	...

08005220 <nanf>:
 8005220:	4800      	ldr	r0, [pc, #0]	@ (8005224 <nanf+0x4>)
 8005222:	4770      	bx	lr
 8005224:	7fc00000 	.word	0x7fc00000

08005228 <quorem>:
 8005228:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	6903      	ldr	r3, [r0, #16]
 800522e:	690c      	ldr	r4, [r1, #16]
 8005230:	4607      	mov	r7, r0
 8005232:	42a3      	cmp	r3, r4
 8005234:	db7e      	blt.n	8005334 <quorem+0x10c>
 8005236:	3c01      	subs	r4, #1
 8005238:	00a3      	lsls	r3, r4, #2
 800523a:	f100 0514 	add.w	r5, r0, #20
 800523e:	f101 0814 	add.w	r8, r1, #20
 8005242:	9300      	str	r3, [sp, #0]
 8005244:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005248:	9301      	str	r3, [sp, #4]
 800524a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800524e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005252:	3301      	adds	r3, #1
 8005254:	429a      	cmp	r2, r3
 8005256:	fbb2 f6f3 	udiv	r6, r2, r3
 800525a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800525e:	d32e      	bcc.n	80052be <quorem+0x96>
 8005260:	f04f 0a00 	mov.w	sl, #0
 8005264:	46c4      	mov	ip, r8
 8005266:	46ae      	mov	lr, r5
 8005268:	46d3      	mov	fp, sl
 800526a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800526e:	b298      	uxth	r0, r3
 8005270:	fb06 a000 	mla	r0, r6, r0, sl
 8005274:	0c1b      	lsrs	r3, r3, #16
 8005276:	0c02      	lsrs	r2, r0, #16
 8005278:	fb06 2303 	mla	r3, r6, r3, r2
 800527c:	f8de 2000 	ldr.w	r2, [lr]
 8005280:	b280      	uxth	r0, r0
 8005282:	b292      	uxth	r2, r2
 8005284:	1a12      	subs	r2, r2, r0
 8005286:	445a      	add	r2, fp
 8005288:	f8de 0000 	ldr.w	r0, [lr]
 800528c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005290:	b29b      	uxth	r3, r3
 8005292:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005296:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800529a:	b292      	uxth	r2, r2
 800529c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80052a0:	45e1      	cmp	r9, ip
 80052a2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80052a6:	f84e 2b04 	str.w	r2, [lr], #4
 80052aa:	d2de      	bcs.n	800526a <quorem+0x42>
 80052ac:	9b00      	ldr	r3, [sp, #0]
 80052ae:	58eb      	ldr	r3, [r5, r3]
 80052b0:	b92b      	cbnz	r3, 80052be <quorem+0x96>
 80052b2:	9b01      	ldr	r3, [sp, #4]
 80052b4:	3b04      	subs	r3, #4
 80052b6:	429d      	cmp	r5, r3
 80052b8:	461a      	mov	r2, r3
 80052ba:	d32f      	bcc.n	800531c <quorem+0xf4>
 80052bc:	613c      	str	r4, [r7, #16]
 80052be:	4638      	mov	r0, r7
 80052c0:	f001 f9c2 	bl	8006648 <__mcmp>
 80052c4:	2800      	cmp	r0, #0
 80052c6:	db25      	blt.n	8005314 <quorem+0xec>
 80052c8:	4629      	mov	r1, r5
 80052ca:	2000      	movs	r0, #0
 80052cc:	f858 2b04 	ldr.w	r2, [r8], #4
 80052d0:	f8d1 c000 	ldr.w	ip, [r1]
 80052d4:	fa1f fe82 	uxth.w	lr, r2
 80052d8:	fa1f f38c 	uxth.w	r3, ip
 80052dc:	eba3 030e 	sub.w	r3, r3, lr
 80052e0:	4403      	add	r3, r0
 80052e2:	0c12      	lsrs	r2, r2, #16
 80052e4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80052e8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80052f2:	45c1      	cmp	r9, r8
 80052f4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80052f8:	f841 3b04 	str.w	r3, [r1], #4
 80052fc:	d2e6      	bcs.n	80052cc <quorem+0xa4>
 80052fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005302:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005306:	b922      	cbnz	r2, 8005312 <quorem+0xea>
 8005308:	3b04      	subs	r3, #4
 800530a:	429d      	cmp	r5, r3
 800530c:	461a      	mov	r2, r3
 800530e:	d30b      	bcc.n	8005328 <quorem+0x100>
 8005310:	613c      	str	r4, [r7, #16]
 8005312:	3601      	adds	r6, #1
 8005314:	4630      	mov	r0, r6
 8005316:	b003      	add	sp, #12
 8005318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800531c:	6812      	ldr	r2, [r2, #0]
 800531e:	3b04      	subs	r3, #4
 8005320:	2a00      	cmp	r2, #0
 8005322:	d1cb      	bne.n	80052bc <quorem+0x94>
 8005324:	3c01      	subs	r4, #1
 8005326:	e7c6      	b.n	80052b6 <quorem+0x8e>
 8005328:	6812      	ldr	r2, [r2, #0]
 800532a:	3b04      	subs	r3, #4
 800532c:	2a00      	cmp	r2, #0
 800532e:	d1ef      	bne.n	8005310 <quorem+0xe8>
 8005330:	3c01      	subs	r4, #1
 8005332:	e7ea      	b.n	800530a <quorem+0xe2>
 8005334:	2000      	movs	r0, #0
 8005336:	e7ee      	b.n	8005316 <quorem+0xee>

08005338 <_dtoa_r>:
 8005338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800533c:	4614      	mov	r4, r2
 800533e:	461d      	mov	r5, r3
 8005340:	69c7      	ldr	r7, [r0, #28]
 8005342:	b097      	sub	sp, #92	@ 0x5c
 8005344:	4683      	mov	fp, r0
 8005346:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800534a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800534c:	b97f      	cbnz	r7, 800536e <_dtoa_r+0x36>
 800534e:	2010      	movs	r0, #16
 8005350:	f000 fe02 	bl	8005f58 <malloc>
 8005354:	4602      	mov	r2, r0
 8005356:	f8cb 001c 	str.w	r0, [fp, #28]
 800535a:	b920      	cbnz	r0, 8005366 <_dtoa_r+0x2e>
 800535c:	21ef      	movs	r1, #239	@ 0xef
 800535e:	4ba8      	ldr	r3, [pc, #672]	@ (8005600 <_dtoa_r+0x2c8>)
 8005360:	48a8      	ldr	r0, [pc, #672]	@ (8005604 <_dtoa_r+0x2cc>)
 8005362:	f002 fdf7 	bl	8007f54 <__assert_func>
 8005366:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800536a:	6007      	str	r7, [r0, #0]
 800536c:	60c7      	str	r7, [r0, #12]
 800536e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005372:	6819      	ldr	r1, [r3, #0]
 8005374:	b159      	cbz	r1, 800538e <_dtoa_r+0x56>
 8005376:	685a      	ldr	r2, [r3, #4]
 8005378:	2301      	movs	r3, #1
 800537a:	4093      	lsls	r3, r2
 800537c:	604a      	str	r2, [r1, #4]
 800537e:	608b      	str	r3, [r1, #8]
 8005380:	4658      	mov	r0, fp
 8005382:	f000 fedf 	bl	8006144 <_Bfree>
 8005386:	2200      	movs	r2, #0
 8005388:	f8db 301c 	ldr.w	r3, [fp, #28]
 800538c:	601a      	str	r2, [r3, #0]
 800538e:	1e2b      	subs	r3, r5, #0
 8005390:	bfaf      	iteee	ge
 8005392:	2300      	movge	r3, #0
 8005394:	2201      	movlt	r2, #1
 8005396:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800539a:	9303      	strlt	r3, [sp, #12]
 800539c:	bfa8      	it	ge
 800539e:	6033      	strge	r3, [r6, #0]
 80053a0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80053a4:	4b98      	ldr	r3, [pc, #608]	@ (8005608 <_dtoa_r+0x2d0>)
 80053a6:	bfb8      	it	lt
 80053a8:	6032      	strlt	r2, [r6, #0]
 80053aa:	ea33 0308 	bics.w	r3, r3, r8
 80053ae:	d112      	bne.n	80053d6 <_dtoa_r+0x9e>
 80053b0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80053b4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80053b6:	6013      	str	r3, [r2, #0]
 80053b8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80053bc:	4323      	orrs	r3, r4
 80053be:	f000 8550 	beq.w	8005e62 <_dtoa_r+0xb2a>
 80053c2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80053c4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800560c <_dtoa_r+0x2d4>
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f000 8552 	beq.w	8005e72 <_dtoa_r+0xb3a>
 80053ce:	f10a 0303 	add.w	r3, sl, #3
 80053d2:	f000 bd4c 	b.w	8005e6e <_dtoa_r+0xb36>
 80053d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80053da:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80053de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80053e2:	2200      	movs	r2, #0
 80053e4:	2300      	movs	r3, #0
 80053e6:	f7fb fadf 	bl	80009a8 <__aeabi_dcmpeq>
 80053ea:	4607      	mov	r7, r0
 80053ec:	b158      	cbz	r0, 8005406 <_dtoa_r+0xce>
 80053ee:	2301      	movs	r3, #1
 80053f0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80053f2:	6013      	str	r3, [r2, #0]
 80053f4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80053f6:	b113      	cbz	r3, 80053fe <_dtoa_r+0xc6>
 80053f8:	4b85      	ldr	r3, [pc, #532]	@ (8005610 <_dtoa_r+0x2d8>)
 80053fa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80053fc:	6013      	str	r3, [r2, #0]
 80053fe:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005614 <_dtoa_r+0x2dc>
 8005402:	f000 bd36 	b.w	8005e72 <_dtoa_r+0xb3a>
 8005406:	ab14      	add	r3, sp, #80	@ 0x50
 8005408:	9301      	str	r3, [sp, #4]
 800540a:	ab15      	add	r3, sp, #84	@ 0x54
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	4658      	mov	r0, fp
 8005410:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005414:	f001 fa30 	bl	8006878 <__d2b>
 8005418:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800541c:	4681      	mov	r9, r0
 800541e:	2e00      	cmp	r6, #0
 8005420:	d077      	beq.n	8005512 <_dtoa_r+0x1da>
 8005422:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005426:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005428:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800542c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005430:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005434:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005438:	9712      	str	r7, [sp, #72]	@ 0x48
 800543a:	4619      	mov	r1, r3
 800543c:	2200      	movs	r2, #0
 800543e:	4b76      	ldr	r3, [pc, #472]	@ (8005618 <_dtoa_r+0x2e0>)
 8005440:	f7fa fe92 	bl	8000168 <__aeabi_dsub>
 8005444:	a368      	add	r3, pc, #416	@ (adr r3, 80055e8 <_dtoa_r+0x2b0>)
 8005446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800544a:	f7fb f845 	bl	80004d8 <__aeabi_dmul>
 800544e:	a368      	add	r3, pc, #416	@ (adr r3, 80055f0 <_dtoa_r+0x2b8>)
 8005450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005454:	f7fa fe8a 	bl	800016c <__adddf3>
 8005458:	4604      	mov	r4, r0
 800545a:	4630      	mov	r0, r6
 800545c:	460d      	mov	r5, r1
 800545e:	f7fa ffd1 	bl	8000404 <__aeabi_i2d>
 8005462:	a365      	add	r3, pc, #404	@ (adr r3, 80055f8 <_dtoa_r+0x2c0>)
 8005464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005468:	f7fb f836 	bl	80004d8 <__aeabi_dmul>
 800546c:	4602      	mov	r2, r0
 800546e:	460b      	mov	r3, r1
 8005470:	4620      	mov	r0, r4
 8005472:	4629      	mov	r1, r5
 8005474:	f7fa fe7a 	bl	800016c <__adddf3>
 8005478:	4604      	mov	r4, r0
 800547a:	460d      	mov	r5, r1
 800547c:	f7fb fadc 	bl	8000a38 <__aeabi_d2iz>
 8005480:	2200      	movs	r2, #0
 8005482:	4607      	mov	r7, r0
 8005484:	2300      	movs	r3, #0
 8005486:	4620      	mov	r0, r4
 8005488:	4629      	mov	r1, r5
 800548a:	f7fb fa97 	bl	80009bc <__aeabi_dcmplt>
 800548e:	b140      	cbz	r0, 80054a2 <_dtoa_r+0x16a>
 8005490:	4638      	mov	r0, r7
 8005492:	f7fa ffb7 	bl	8000404 <__aeabi_i2d>
 8005496:	4622      	mov	r2, r4
 8005498:	462b      	mov	r3, r5
 800549a:	f7fb fa85 	bl	80009a8 <__aeabi_dcmpeq>
 800549e:	b900      	cbnz	r0, 80054a2 <_dtoa_r+0x16a>
 80054a0:	3f01      	subs	r7, #1
 80054a2:	2f16      	cmp	r7, #22
 80054a4:	d853      	bhi.n	800554e <_dtoa_r+0x216>
 80054a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80054aa:	4b5c      	ldr	r3, [pc, #368]	@ (800561c <_dtoa_r+0x2e4>)
 80054ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80054b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b4:	f7fb fa82 	bl	80009bc <__aeabi_dcmplt>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	d04a      	beq.n	8005552 <_dtoa_r+0x21a>
 80054bc:	2300      	movs	r3, #0
 80054be:	3f01      	subs	r7, #1
 80054c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80054c2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80054c4:	1b9b      	subs	r3, r3, r6
 80054c6:	1e5a      	subs	r2, r3, #1
 80054c8:	bf46      	itte	mi
 80054ca:	f1c3 0801 	rsbmi	r8, r3, #1
 80054ce:	2300      	movmi	r3, #0
 80054d0:	f04f 0800 	movpl.w	r8, #0
 80054d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80054d6:	bf48      	it	mi
 80054d8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80054da:	2f00      	cmp	r7, #0
 80054dc:	db3b      	blt.n	8005556 <_dtoa_r+0x21e>
 80054de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054e0:	970e      	str	r7, [sp, #56]	@ 0x38
 80054e2:	443b      	add	r3, r7
 80054e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80054e6:	2300      	movs	r3, #0
 80054e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80054ea:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80054ec:	2b09      	cmp	r3, #9
 80054ee:	d866      	bhi.n	80055be <_dtoa_r+0x286>
 80054f0:	2b05      	cmp	r3, #5
 80054f2:	bfc4      	itt	gt
 80054f4:	3b04      	subgt	r3, #4
 80054f6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80054f8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80054fa:	bfc8      	it	gt
 80054fc:	2400      	movgt	r4, #0
 80054fe:	f1a3 0302 	sub.w	r3, r3, #2
 8005502:	bfd8      	it	le
 8005504:	2401      	movle	r4, #1
 8005506:	2b03      	cmp	r3, #3
 8005508:	d864      	bhi.n	80055d4 <_dtoa_r+0x29c>
 800550a:	e8df f003 	tbb	[pc, r3]
 800550e:	382b      	.short	0x382b
 8005510:	5636      	.short	0x5636
 8005512:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005516:	441e      	add	r6, r3
 8005518:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800551c:	2b20      	cmp	r3, #32
 800551e:	bfc1      	itttt	gt
 8005520:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005524:	fa08 f803 	lslgt.w	r8, r8, r3
 8005528:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800552c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005530:	bfd6      	itet	le
 8005532:	f1c3 0320 	rsble	r3, r3, #32
 8005536:	ea48 0003 	orrgt.w	r0, r8, r3
 800553a:	fa04 f003 	lslle.w	r0, r4, r3
 800553e:	f7fa ff51 	bl	80003e4 <__aeabi_ui2d>
 8005542:	2201      	movs	r2, #1
 8005544:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005548:	3e01      	subs	r6, #1
 800554a:	9212      	str	r2, [sp, #72]	@ 0x48
 800554c:	e775      	b.n	800543a <_dtoa_r+0x102>
 800554e:	2301      	movs	r3, #1
 8005550:	e7b6      	b.n	80054c0 <_dtoa_r+0x188>
 8005552:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005554:	e7b5      	b.n	80054c2 <_dtoa_r+0x18a>
 8005556:	427b      	negs	r3, r7
 8005558:	930a      	str	r3, [sp, #40]	@ 0x28
 800555a:	2300      	movs	r3, #0
 800555c:	eba8 0807 	sub.w	r8, r8, r7
 8005560:	930e      	str	r3, [sp, #56]	@ 0x38
 8005562:	e7c2      	b.n	80054ea <_dtoa_r+0x1b2>
 8005564:	2300      	movs	r3, #0
 8005566:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005568:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800556a:	2b00      	cmp	r3, #0
 800556c:	dc35      	bgt.n	80055da <_dtoa_r+0x2a2>
 800556e:	2301      	movs	r3, #1
 8005570:	461a      	mov	r2, r3
 8005572:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005576:	9221      	str	r2, [sp, #132]	@ 0x84
 8005578:	e00b      	b.n	8005592 <_dtoa_r+0x25a>
 800557a:	2301      	movs	r3, #1
 800557c:	e7f3      	b.n	8005566 <_dtoa_r+0x22e>
 800557e:	2300      	movs	r3, #0
 8005580:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005582:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005584:	18fb      	adds	r3, r7, r3
 8005586:	9308      	str	r3, [sp, #32]
 8005588:	3301      	adds	r3, #1
 800558a:	2b01      	cmp	r3, #1
 800558c:	9307      	str	r3, [sp, #28]
 800558e:	bfb8      	it	lt
 8005590:	2301      	movlt	r3, #1
 8005592:	2100      	movs	r1, #0
 8005594:	2204      	movs	r2, #4
 8005596:	f8db 001c 	ldr.w	r0, [fp, #28]
 800559a:	f102 0514 	add.w	r5, r2, #20
 800559e:	429d      	cmp	r5, r3
 80055a0:	d91f      	bls.n	80055e2 <_dtoa_r+0x2aa>
 80055a2:	6041      	str	r1, [r0, #4]
 80055a4:	4658      	mov	r0, fp
 80055a6:	f000 fd8d 	bl	80060c4 <_Balloc>
 80055aa:	4682      	mov	sl, r0
 80055ac:	2800      	cmp	r0, #0
 80055ae:	d139      	bne.n	8005624 <_dtoa_r+0x2ec>
 80055b0:	4602      	mov	r2, r0
 80055b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80055b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005620 <_dtoa_r+0x2e8>)
 80055b8:	e6d2      	b.n	8005360 <_dtoa_r+0x28>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e7e0      	b.n	8005580 <_dtoa_r+0x248>
 80055be:	2401      	movs	r4, #1
 80055c0:	2300      	movs	r3, #0
 80055c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80055c4:	9320      	str	r3, [sp, #128]	@ 0x80
 80055c6:	f04f 33ff 	mov.w	r3, #4294967295
 80055ca:	2200      	movs	r2, #0
 80055cc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80055d0:	2312      	movs	r3, #18
 80055d2:	e7d0      	b.n	8005576 <_dtoa_r+0x23e>
 80055d4:	2301      	movs	r3, #1
 80055d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80055d8:	e7f5      	b.n	80055c6 <_dtoa_r+0x28e>
 80055da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80055dc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80055e0:	e7d7      	b.n	8005592 <_dtoa_r+0x25a>
 80055e2:	3101      	adds	r1, #1
 80055e4:	0052      	lsls	r2, r2, #1
 80055e6:	e7d8      	b.n	800559a <_dtoa_r+0x262>
 80055e8:	636f4361 	.word	0x636f4361
 80055ec:	3fd287a7 	.word	0x3fd287a7
 80055f0:	8b60c8b3 	.word	0x8b60c8b3
 80055f4:	3fc68a28 	.word	0x3fc68a28
 80055f8:	509f79fb 	.word	0x509f79fb
 80055fc:	3fd34413 	.word	0x3fd34413
 8005600:	08008974 	.word	0x08008974
 8005604:	0800898b 	.word	0x0800898b
 8005608:	7ff00000 	.word	0x7ff00000
 800560c:	08008970 	.word	0x08008970
 8005610:	0800893f 	.word	0x0800893f
 8005614:	0800893e 	.word	0x0800893e
 8005618:	3ff80000 	.word	0x3ff80000
 800561c:	08008a88 	.word	0x08008a88
 8005620:	080089e3 	.word	0x080089e3
 8005624:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005628:	6018      	str	r0, [r3, #0]
 800562a:	9b07      	ldr	r3, [sp, #28]
 800562c:	2b0e      	cmp	r3, #14
 800562e:	f200 80a4 	bhi.w	800577a <_dtoa_r+0x442>
 8005632:	2c00      	cmp	r4, #0
 8005634:	f000 80a1 	beq.w	800577a <_dtoa_r+0x442>
 8005638:	2f00      	cmp	r7, #0
 800563a:	dd33      	ble.n	80056a4 <_dtoa_r+0x36c>
 800563c:	4b86      	ldr	r3, [pc, #536]	@ (8005858 <_dtoa_r+0x520>)
 800563e:	f007 020f 	and.w	r2, r7, #15
 8005642:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005646:	05f8      	lsls	r0, r7, #23
 8005648:	e9d3 3400 	ldrd	r3, r4, [r3]
 800564c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005650:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005654:	d516      	bpl.n	8005684 <_dtoa_r+0x34c>
 8005656:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800565a:	4b80      	ldr	r3, [pc, #512]	@ (800585c <_dtoa_r+0x524>)
 800565c:	2603      	movs	r6, #3
 800565e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005662:	f7fb f863 	bl	800072c <__aeabi_ddiv>
 8005666:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800566a:	f004 040f 	and.w	r4, r4, #15
 800566e:	4d7b      	ldr	r5, [pc, #492]	@ (800585c <_dtoa_r+0x524>)
 8005670:	b954      	cbnz	r4, 8005688 <_dtoa_r+0x350>
 8005672:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005676:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800567a:	f7fb f857 	bl	800072c <__aeabi_ddiv>
 800567e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005682:	e028      	b.n	80056d6 <_dtoa_r+0x39e>
 8005684:	2602      	movs	r6, #2
 8005686:	e7f2      	b.n	800566e <_dtoa_r+0x336>
 8005688:	07e1      	lsls	r1, r4, #31
 800568a:	d508      	bpl.n	800569e <_dtoa_r+0x366>
 800568c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005690:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005694:	f7fa ff20 	bl	80004d8 <__aeabi_dmul>
 8005698:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800569c:	3601      	adds	r6, #1
 800569e:	1064      	asrs	r4, r4, #1
 80056a0:	3508      	adds	r5, #8
 80056a2:	e7e5      	b.n	8005670 <_dtoa_r+0x338>
 80056a4:	f000 80d2 	beq.w	800584c <_dtoa_r+0x514>
 80056a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80056ac:	427c      	negs	r4, r7
 80056ae:	4b6a      	ldr	r3, [pc, #424]	@ (8005858 <_dtoa_r+0x520>)
 80056b0:	f004 020f 	and.w	r2, r4, #15
 80056b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80056b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056bc:	f7fa ff0c 	bl	80004d8 <__aeabi_dmul>
 80056c0:	2602      	movs	r6, #2
 80056c2:	2300      	movs	r3, #0
 80056c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056c8:	4d64      	ldr	r5, [pc, #400]	@ (800585c <_dtoa_r+0x524>)
 80056ca:	1124      	asrs	r4, r4, #4
 80056cc:	2c00      	cmp	r4, #0
 80056ce:	f040 80b2 	bne.w	8005836 <_dtoa_r+0x4fe>
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1d3      	bne.n	800567e <_dtoa_r+0x346>
 80056d6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80056da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f000 80b7 	beq.w	8005850 <_dtoa_r+0x518>
 80056e2:	2200      	movs	r2, #0
 80056e4:	4620      	mov	r0, r4
 80056e6:	4629      	mov	r1, r5
 80056e8:	4b5d      	ldr	r3, [pc, #372]	@ (8005860 <_dtoa_r+0x528>)
 80056ea:	f7fb f967 	bl	80009bc <__aeabi_dcmplt>
 80056ee:	2800      	cmp	r0, #0
 80056f0:	f000 80ae 	beq.w	8005850 <_dtoa_r+0x518>
 80056f4:	9b07      	ldr	r3, [sp, #28]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f000 80aa 	beq.w	8005850 <_dtoa_r+0x518>
 80056fc:	9b08      	ldr	r3, [sp, #32]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	dd37      	ble.n	8005772 <_dtoa_r+0x43a>
 8005702:	1e7b      	subs	r3, r7, #1
 8005704:	4620      	mov	r0, r4
 8005706:	9304      	str	r3, [sp, #16]
 8005708:	2200      	movs	r2, #0
 800570a:	4629      	mov	r1, r5
 800570c:	4b55      	ldr	r3, [pc, #340]	@ (8005864 <_dtoa_r+0x52c>)
 800570e:	f7fa fee3 	bl	80004d8 <__aeabi_dmul>
 8005712:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005716:	9c08      	ldr	r4, [sp, #32]
 8005718:	3601      	adds	r6, #1
 800571a:	4630      	mov	r0, r6
 800571c:	f7fa fe72 	bl	8000404 <__aeabi_i2d>
 8005720:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005724:	f7fa fed8 	bl	80004d8 <__aeabi_dmul>
 8005728:	2200      	movs	r2, #0
 800572a:	4b4f      	ldr	r3, [pc, #316]	@ (8005868 <_dtoa_r+0x530>)
 800572c:	f7fa fd1e 	bl	800016c <__adddf3>
 8005730:	4605      	mov	r5, r0
 8005732:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005736:	2c00      	cmp	r4, #0
 8005738:	f040 809a 	bne.w	8005870 <_dtoa_r+0x538>
 800573c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005740:	2200      	movs	r2, #0
 8005742:	4b4a      	ldr	r3, [pc, #296]	@ (800586c <_dtoa_r+0x534>)
 8005744:	f7fa fd10 	bl	8000168 <__aeabi_dsub>
 8005748:	4602      	mov	r2, r0
 800574a:	460b      	mov	r3, r1
 800574c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005750:	462a      	mov	r2, r5
 8005752:	4633      	mov	r3, r6
 8005754:	f7fb f950 	bl	80009f8 <__aeabi_dcmpgt>
 8005758:	2800      	cmp	r0, #0
 800575a:	f040 828e 	bne.w	8005c7a <_dtoa_r+0x942>
 800575e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005762:	462a      	mov	r2, r5
 8005764:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005768:	f7fb f928 	bl	80009bc <__aeabi_dcmplt>
 800576c:	2800      	cmp	r0, #0
 800576e:	f040 8127 	bne.w	80059c0 <_dtoa_r+0x688>
 8005772:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005776:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800577a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800577c:	2b00      	cmp	r3, #0
 800577e:	f2c0 8163 	blt.w	8005a48 <_dtoa_r+0x710>
 8005782:	2f0e      	cmp	r7, #14
 8005784:	f300 8160 	bgt.w	8005a48 <_dtoa_r+0x710>
 8005788:	4b33      	ldr	r3, [pc, #204]	@ (8005858 <_dtoa_r+0x520>)
 800578a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800578e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005792:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005796:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005798:	2b00      	cmp	r3, #0
 800579a:	da03      	bge.n	80057a4 <_dtoa_r+0x46c>
 800579c:	9b07      	ldr	r3, [sp, #28]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	f340 8100 	ble.w	80059a4 <_dtoa_r+0x66c>
 80057a4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80057a8:	4656      	mov	r6, sl
 80057aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ae:	4620      	mov	r0, r4
 80057b0:	4629      	mov	r1, r5
 80057b2:	f7fa ffbb 	bl	800072c <__aeabi_ddiv>
 80057b6:	f7fb f93f 	bl	8000a38 <__aeabi_d2iz>
 80057ba:	4680      	mov	r8, r0
 80057bc:	f7fa fe22 	bl	8000404 <__aeabi_i2d>
 80057c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057c4:	f7fa fe88 	bl	80004d8 <__aeabi_dmul>
 80057c8:	4602      	mov	r2, r0
 80057ca:	460b      	mov	r3, r1
 80057cc:	4620      	mov	r0, r4
 80057ce:	4629      	mov	r1, r5
 80057d0:	f7fa fcca 	bl	8000168 <__aeabi_dsub>
 80057d4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80057d8:	9d07      	ldr	r5, [sp, #28]
 80057da:	f806 4b01 	strb.w	r4, [r6], #1
 80057de:	eba6 040a 	sub.w	r4, r6, sl
 80057e2:	42a5      	cmp	r5, r4
 80057e4:	4602      	mov	r2, r0
 80057e6:	460b      	mov	r3, r1
 80057e8:	f040 8116 	bne.w	8005a18 <_dtoa_r+0x6e0>
 80057ec:	f7fa fcbe 	bl	800016c <__adddf3>
 80057f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057f4:	4604      	mov	r4, r0
 80057f6:	460d      	mov	r5, r1
 80057f8:	f7fb f8fe 	bl	80009f8 <__aeabi_dcmpgt>
 80057fc:	2800      	cmp	r0, #0
 80057fe:	f040 80f8 	bne.w	80059f2 <_dtoa_r+0x6ba>
 8005802:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005806:	4620      	mov	r0, r4
 8005808:	4629      	mov	r1, r5
 800580a:	f7fb f8cd 	bl	80009a8 <__aeabi_dcmpeq>
 800580e:	b118      	cbz	r0, 8005818 <_dtoa_r+0x4e0>
 8005810:	f018 0f01 	tst.w	r8, #1
 8005814:	f040 80ed 	bne.w	80059f2 <_dtoa_r+0x6ba>
 8005818:	4649      	mov	r1, r9
 800581a:	4658      	mov	r0, fp
 800581c:	f000 fc92 	bl	8006144 <_Bfree>
 8005820:	2300      	movs	r3, #0
 8005822:	7033      	strb	r3, [r6, #0]
 8005824:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005826:	3701      	adds	r7, #1
 8005828:	601f      	str	r7, [r3, #0]
 800582a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800582c:	2b00      	cmp	r3, #0
 800582e:	f000 8320 	beq.w	8005e72 <_dtoa_r+0xb3a>
 8005832:	601e      	str	r6, [r3, #0]
 8005834:	e31d      	b.n	8005e72 <_dtoa_r+0xb3a>
 8005836:	07e2      	lsls	r2, r4, #31
 8005838:	d505      	bpl.n	8005846 <_dtoa_r+0x50e>
 800583a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800583e:	f7fa fe4b 	bl	80004d8 <__aeabi_dmul>
 8005842:	2301      	movs	r3, #1
 8005844:	3601      	adds	r6, #1
 8005846:	1064      	asrs	r4, r4, #1
 8005848:	3508      	adds	r5, #8
 800584a:	e73f      	b.n	80056cc <_dtoa_r+0x394>
 800584c:	2602      	movs	r6, #2
 800584e:	e742      	b.n	80056d6 <_dtoa_r+0x39e>
 8005850:	9c07      	ldr	r4, [sp, #28]
 8005852:	9704      	str	r7, [sp, #16]
 8005854:	e761      	b.n	800571a <_dtoa_r+0x3e2>
 8005856:	bf00      	nop
 8005858:	08008a88 	.word	0x08008a88
 800585c:	08008a60 	.word	0x08008a60
 8005860:	3ff00000 	.word	0x3ff00000
 8005864:	40240000 	.word	0x40240000
 8005868:	401c0000 	.word	0x401c0000
 800586c:	40140000 	.word	0x40140000
 8005870:	4b70      	ldr	r3, [pc, #448]	@ (8005a34 <_dtoa_r+0x6fc>)
 8005872:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005874:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005878:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800587c:	4454      	add	r4, sl
 800587e:	2900      	cmp	r1, #0
 8005880:	d045      	beq.n	800590e <_dtoa_r+0x5d6>
 8005882:	2000      	movs	r0, #0
 8005884:	496c      	ldr	r1, [pc, #432]	@ (8005a38 <_dtoa_r+0x700>)
 8005886:	f7fa ff51 	bl	800072c <__aeabi_ddiv>
 800588a:	4633      	mov	r3, r6
 800588c:	462a      	mov	r2, r5
 800588e:	f7fa fc6b 	bl	8000168 <__aeabi_dsub>
 8005892:	4656      	mov	r6, sl
 8005894:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005898:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800589c:	f7fb f8cc 	bl	8000a38 <__aeabi_d2iz>
 80058a0:	4605      	mov	r5, r0
 80058a2:	f7fa fdaf 	bl	8000404 <__aeabi_i2d>
 80058a6:	4602      	mov	r2, r0
 80058a8:	460b      	mov	r3, r1
 80058aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058ae:	f7fa fc5b 	bl	8000168 <__aeabi_dsub>
 80058b2:	4602      	mov	r2, r0
 80058b4:	460b      	mov	r3, r1
 80058b6:	3530      	adds	r5, #48	@ 0x30
 80058b8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058c0:	f806 5b01 	strb.w	r5, [r6], #1
 80058c4:	f7fb f87a 	bl	80009bc <__aeabi_dcmplt>
 80058c8:	2800      	cmp	r0, #0
 80058ca:	d163      	bne.n	8005994 <_dtoa_r+0x65c>
 80058cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058d0:	2000      	movs	r0, #0
 80058d2:	495a      	ldr	r1, [pc, #360]	@ (8005a3c <_dtoa_r+0x704>)
 80058d4:	f7fa fc48 	bl	8000168 <__aeabi_dsub>
 80058d8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80058dc:	f7fb f86e 	bl	80009bc <__aeabi_dcmplt>
 80058e0:	2800      	cmp	r0, #0
 80058e2:	f040 8087 	bne.w	80059f4 <_dtoa_r+0x6bc>
 80058e6:	42a6      	cmp	r6, r4
 80058e8:	f43f af43 	beq.w	8005772 <_dtoa_r+0x43a>
 80058ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80058f0:	2200      	movs	r2, #0
 80058f2:	4b53      	ldr	r3, [pc, #332]	@ (8005a40 <_dtoa_r+0x708>)
 80058f4:	f7fa fdf0 	bl	80004d8 <__aeabi_dmul>
 80058f8:	2200      	movs	r2, #0
 80058fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80058fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005902:	4b4f      	ldr	r3, [pc, #316]	@ (8005a40 <_dtoa_r+0x708>)
 8005904:	f7fa fde8 	bl	80004d8 <__aeabi_dmul>
 8005908:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800590c:	e7c4      	b.n	8005898 <_dtoa_r+0x560>
 800590e:	4631      	mov	r1, r6
 8005910:	4628      	mov	r0, r5
 8005912:	f7fa fde1 	bl	80004d8 <__aeabi_dmul>
 8005916:	4656      	mov	r6, sl
 8005918:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800591c:	9413      	str	r4, [sp, #76]	@ 0x4c
 800591e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005922:	f7fb f889 	bl	8000a38 <__aeabi_d2iz>
 8005926:	4605      	mov	r5, r0
 8005928:	f7fa fd6c 	bl	8000404 <__aeabi_i2d>
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005934:	f7fa fc18 	bl	8000168 <__aeabi_dsub>
 8005938:	4602      	mov	r2, r0
 800593a:	460b      	mov	r3, r1
 800593c:	3530      	adds	r5, #48	@ 0x30
 800593e:	f806 5b01 	strb.w	r5, [r6], #1
 8005942:	42a6      	cmp	r6, r4
 8005944:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005948:	f04f 0200 	mov.w	r2, #0
 800594c:	d124      	bne.n	8005998 <_dtoa_r+0x660>
 800594e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005952:	4b39      	ldr	r3, [pc, #228]	@ (8005a38 <_dtoa_r+0x700>)
 8005954:	f7fa fc0a 	bl	800016c <__adddf3>
 8005958:	4602      	mov	r2, r0
 800595a:	460b      	mov	r3, r1
 800595c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005960:	f7fb f84a 	bl	80009f8 <__aeabi_dcmpgt>
 8005964:	2800      	cmp	r0, #0
 8005966:	d145      	bne.n	80059f4 <_dtoa_r+0x6bc>
 8005968:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800596c:	2000      	movs	r0, #0
 800596e:	4932      	ldr	r1, [pc, #200]	@ (8005a38 <_dtoa_r+0x700>)
 8005970:	f7fa fbfa 	bl	8000168 <__aeabi_dsub>
 8005974:	4602      	mov	r2, r0
 8005976:	460b      	mov	r3, r1
 8005978:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800597c:	f7fb f81e 	bl	80009bc <__aeabi_dcmplt>
 8005980:	2800      	cmp	r0, #0
 8005982:	f43f aef6 	beq.w	8005772 <_dtoa_r+0x43a>
 8005986:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005988:	1e73      	subs	r3, r6, #1
 800598a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800598c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005990:	2b30      	cmp	r3, #48	@ 0x30
 8005992:	d0f8      	beq.n	8005986 <_dtoa_r+0x64e>
 8005994:	9f04      	ldr	r7, [sp, #16]
 8005996:	e73f      	b.n	8005818 <_dtoa_r+0x4e0>
 8005998:	4b29      	ldr	r3, [pc, #164]	@ (8005a40 <_dtoa_r+0x708>)
 800599a:	f7fa fd9d 	bl	80004d8 <__aeabi_dmul>
 800599e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a2:	e7bc      	b.n	800591e <_dtoa_r+0x5e6>
 80059a4:	d10c      	bne.n	80059c0 <_dtoa_r+0x688>
 80059a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059aa:	2200      	movs	r2, #0
 80059ac:	4b25      	ldr	r3, [pc, #148]	@ (8005a44 <_dtoa_r+0x70c>)
 80059ae:	f7fa fd93 	bl	80004d8 <__aeabi_dmul>
 80059b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059b6:	f7fb f815 	bl	80009e4 <__aeabi_dcmpge>
 80059ba:	2800      	cmp	r0, #0
 80059bc:	f000 815b 	beq.w	8005c76 <_dtoa_r+0x93e>
 80059c0:	2400      	movs	r4, #0
 80059c2:	4625      	mov	r5, r4
 80059c4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80059c6:	4656      	mov	r6, sl
 80059c8:	43db      	mvns	r3, r3
 80059ca:	9304      	str	r3, [sp, #16]
 80059cc:	2700      	movs	r7, #0
 80059ce:	4621      	mov	r1, r4
 80059d0:	4658      	mov	r0, fp
 80059d2:	f000 fbb7 	bl	8006144 <_Bfree>
 80059d6:	2d00      	cmp	r5, #0
 80059d8:	d0dc      	beq.n	8005994 <_dtoa_r+0x65c>
 80059da:	b12f      	cbz	r7, 80059e8 <_dtoa_r+0x6b0>
 80059dc:	42af      	cmp	r7, r5
 80059de:	d003      	beq.n	80059e8 <_dtoa_r+0x6b0>
 80059e0:	4639      	mov	r1, r7
 80059e2:	4658      	mov	r0, fp
 80059e4:	f000 fbae 	bl	8006144 <_Bfree>
 80059e8:	4629      	mov	r1, r5
 80059ea:	4658      	mov	r0, fp
 80059ec:	f000 fbaa 	bl	8006144 <_Bfree>
 80059f0:	e7d0      	b.n	8005994 <_dtoa_r+0x65c>
 80059f2:	9704      	str	r7, [sp, #16]
 80059f4:	4633      	mov	r3, r6
 80059f6:	461e      	mov	r6, r3
 80059f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80059fc:	2a39      	cmp	r2, #57	@ 0x39
 80059fe:	d107      	bne.n	8005a10 <_dtoa_r+0x6d8>
 8005a00:	459a      	cmp	sl, r3
 8005a02:	d1f8      	bne.n	80059f6 <_dtoa_r+0x6be>
 8005a04:	9a04      	ldr	r2, [sp, #16]
 8005a06:	3201      	adds	r2, #1
 8005a08:	9204      	str	r2, [sp, #16]
 8005a0a:	2230      	movs	r2, #48	@ 0x30
 8005a0c:	f88a 2000 	strb.w	r2, [sl]
 8005a10:	781a      	ldrb	r2, [r3, #0]
 8005a12:	3201      	adds	r2, #1
 8005a14:	701a      	strb	r2, [r3, #0]
 8005a16:	e7bd      	b.n	8005994 <_dtoa_r+0x65c>
 8005a18:	2200      	movs	r2, #0
 8005a1a:	4b09      	ldr	r3, [pc, #36]	@ (8005a40 <_dtoa_r+0x708>)
 8005a1c:	f7fa fd5c 	bl	80004d8 <__aeabi_dmul>
 8005a20:	2200      	movs	r2, #0
 8005a22:	2300      	movs	r3, #0
 8005a24:	4604      	mov	r4, r0
 8005a26:	460d      	mov	r5, r1
 8005a28:	f7fa ffbe 	bl	80009a8 <__aeabi_dcmpeq>
 8005a2c:	2800      	cmp	r0, #0
 8005a2e:	f43f aebc 	beq.w	80057aa <_dtoa_r+0x472>
 8005a32:	e6f1      	b.n	8005818 <_dtoa_r+0x4e0>
 8005a34:	08008a88 	.word	0x08008a88
 8005a38:	3fe00000 	.word	0x3fe00000
 8005a3c:	3ff00000 	.word	0x3ff00000
 8005a40:	40240000 	.word	0x40240000
 8005a44:	40140000 	.word	0x40140000
 8005a48:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005a4a:	2a00      	cmp	r2, #0
 8005a4c:	f000 80db 	beq.w	8005c06 <_dtoa_r+0x8ce>
 8005a50:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005a52:	2a01      	cmp	r2, #1
 8005a54:	f300 80bf 	bgt.w	8005bd6 <_dtoa_r+0x89e>
 8005a58:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005a5a:	2a00      	cmp	r2, #0
 8005a5c:	f000 80b7 	beq.w	8005bce <_dtoa_r+0x896>
 8005a60:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005a64:	4646      	mov	r6, r8
 8005a66:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005a68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	441a      	add	r2, r3
 8005a6e:	4658      	mov	r0, fp
 8005a70:	4498      	add	r8, r3
 8005a72:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a74:	f000 fc64 	bl	8006340 <__i2b>
 8005a78:	4605      	mov	r5, r0
 8005a7a:	b15e      	cbz	r6, 8005a94 <_dtoa_r+0x75c>
 8005a7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	dd08      	ble.n	8005a94 <_dtoa_r+0x75c>
 8005a82:	42b3      	cmp	r3, r6
 8005a84:	bfa8      	it	ge
 8005a86:	4633      	movge	r3, r6
 8005a88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005a8a:	eba8 0803 	sub.w	r8, r8, r3
 8005a8e:	1af6      	subs	r6, r6, r3
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005a96:	b1f3      	cbz	r3, 8005ad6 <_dtoa_r+0x79e>
 8005a98:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	f000 80b7 	beq.w	8005c0e <_dtoa_r+0x8d6>
 8005aa0:	b18c      	cbz	r4, 8005ac6 <_dtoa_r+0x78e>
 8005aa2:	4629      	mov	r1, r5
 8005aa4:	4622      	mov	r2, r4
 8005aa6:	4658      	mov	r0, fp
 8005aa8:	f000 fd08 	bl	80064bc <__pow5mult>
 8005aac:	464a      	mov	r2, r9
 8005aae:	4601      	mov	r1, r0
 8005ab0:	4605      	mov	r5, r0
 8005ab2:	4658      	mov	r0, fp
 8005ab4:	f000 fc5a 	bl	800636c <__multiply>
 8005ab8:	4649      	mov	r1, r9
 8005aba:	9004      	str	r0, [sp, #16]
 8005abc:	4658      	mov	r0, fp
 8005abe:	f000 fb41 	bl	8006144 <_Bfree>
 8005ac2:	9b04      	ldr	r3, [sp, #16]
 8005ac4:	4699      	mov	r9, r3
 8005ac6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ac8:	1b1a      	subs	r2, r3, r4
 8005aca:	d004      	beq.n	8005ad6 <_dtoa_r+0x79e>
 8005acc:	4649      	mov	r1, r9
 8005ace:	4658      	mov	r0, fp
 8005ad0:	f000 fcf4 	bl	80064bc <__pow5mult>
 8005ad4:	4681      	mov	r9, r0
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	4658      	mov	r0, fp
 8005ada:	f000 fc31 	bl	8006340 <__i2b>
 8005ade:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ae0:	4604      	mov	r4, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	f000 81c9 	beq.w	8005e7a <_dtoa_r+0xb42>
 8005ae8:	461a      	mov	r2, r3
 8005aea:	4601      	mov	r1, r0
 8005aec:	4658      	mov	r0, fp
 8005aee:	f000 fce5 	bl	80064bc <__pow5mult>
 8005af2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005af4:	4604      	mov	r4, r0
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	f300 808f 	bgt.w	8005c1a <_dtoa_r+0x8e2>
 8005afc:	9b02      	ldr	r3, [sp, #8]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	f040 8087 	bne.w	8005c12 <_dtoa_r+0x8da>
 8005b04:	9b03      	ldr	r3, [sp, #12]
 8005b06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	f040 8083 	bne.w	8005c16 <_dtoa_r+0x8de>
 8005b10:	9b03      	ldr	r3, [sp, #12]
 8005b12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005b16:	0d1b      	lsrs	r3, r3, #20
 8005b18:	051b      	lsls	r3, r3, #20
 8005b1a:	b12b      	cbz	r3, 8005b28 <_dtoa_r+0x7f0>
 8005b1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b1e:	f108 0801 	add.w	r8, r8, #1
 8005b22:	3301      	adds	r3, #1
 8005b24:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b26:	2301      	movs	r3, #1
 8005b28:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 81aa 	beq.w	8005e86 <_dtoa_r+0xb4e>
 8005b32:	6923      	ldr	r3, [r4, #16]
 8005b34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005b38:	6918      	ldr	r0, [r3, #16]
 8005b3a:	f000 fbb5 	bl	80062a8 <__hi0bits>
 8005b3e:	f1c0 0020 	rsb	r0, r0, #32
 8005b42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b44:	4418      	add	r0, r3
 8005b46:	f010 001f 	ands.w	r0, r0, #31
 8005b4a:	d071      	beq.n	8005c30 <_dtoa_r+0x8f8>
 8005b4c:	f1c0 0320 	rsb	r3, r0, #32
 8005b50:	2b04      	cmp	r3, #4
 8005b52:	dd65      	ble.n	8005c20 <_dtoa_r+0x8e8>
 8005b54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b56:	f1c0 001c 	rsb	r0, r0, #28
 8005b5a:	4403      	add	r3, r0
 8005b5c:	4480      	add	r8, r0
 8005b5e:	4406      	add	r6, r0
 8005b60:	9309      	str	r3, [sp, #36]	@ 0x24
 8005b62:	f1b8 0f00 	cmp.w	r8, #0
 8005b66:	dd05      	ble.n	8005b74 <_dtoa_r+0x83c>
 8005b68:	4649      	mov	r1, r9
 8005b6a:	4642      	mov	r2, r8
 8005b6c:	4658      	mov	r0, fp
 8005b6e:	f000 fcff 	bl	8006570 <__lshift>
 8005b72:	4681      	mov	r9, r0
 8005b74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	dd05      	ble.n	8005b86 <_dtoa_r+0x84e>
 8005b7a:	4621      	mov	r1, r4
 8005b7c:	461a      	mov	r2, r3
 8005b7e:	4658      	mov	r0, fp
 8005b80:	f000 fcf6 	bl	8006570 <__lshift>
 8005b84:	4604      	mov	r4, r0
 8005b86:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d053      	beq.n	8005c34 <_dtoa_r+0x8fc>
 8005b8c:	4621      	mov	r1, r4
 8005b8e:	4648      	mov	r0, r9
 8005b90:	f000 fd5a 	bl	8006648 <__mcmp>
 8005b94:	2800      	cmp	r0, #0
 8005b96:	da4d      	bge.n	8005c34 <_dtoa_r+0x8fc>
 8005b98:	1e7b      	subs	r3, r7, #1
 8005b9a:	4649      	mov	r1, r9
 8005b9c:	9304      	str	r3, [sp, #16]
 8005b9e:	220a      	movs	r2, #10
 8005ba0:	2300      	movs	r3, #0
 8005ba2:	4658      	mov	r0, fp
 8005ba4:	f000 faf0 	bl	8006188 <__multadd>
 8005ba8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005baa:	4681      	mov	r9, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	f000 816c 	beq.w	8005e8a <_dtoa_r+0xb52>
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	4629      	mov	r1, r5
 8005bb6:	220a      	movs	r2, #10
 8005bb8:	4658      	mov	r0, fp
 8005bba:	f000 fae5 	bl	8006188 <__multadd>
 8005bbe:	9b08      	ldr	r3, [sp, #32]
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	dc61      	bgt.n	8005c8a <_dtoa_r+0x952>
 8005bc6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005bc8:	2b02      	cmp	r3, #2
 8005bca:	dc3b      	bgt.n	8005c44 <_dtoa_r+0x90c>
 8005bcc:	e05d      	b.n	8005c8a <_dtoa_r+0x952>
 8005bce:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005bd0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005bd4:	e746      	b.n	8005a64 <_dtoa_r+0x72c>
 8005bd6:	9b07      	ldr	r3, [sp, #28]
 8005bd8:	1e5c      	subs	r4, r3, #1
 8005bda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bdc:	42a3      	cmp	r3, r4
 8005bde:	bfbf      	itttt	lt
 8005be0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005be2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8005be4:	1ae3      	sublt	r3, r4, r3
 8005be6:	18d2      	addlt	r2, r2, r3
 8005be8:	bfa8      	it	ge
 8005bea:	1b1c      	subge	r4, r3, r4
 8005bec:	9b07      	ldr	r3, [sp, #28]
 8005bee:	bfbe      	ittt	lt
 8005bf0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005bf2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8005bf4:	2400      	movlt	r4, #0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	bfb5      	itete	lt
 8005bfa:	eba8 0603 	sublt.w	r6, r8, r3
 8005bfe:	4646      	movge	r6, r8
 8005c00:	2300      	movlt	r3, #0
 8005c02:	9b07      	ldrge	r3, [sp, #28]
 8005c04:	e730      	b.n	8005a68 <_dtoa_r+0x730>
 8005c06:	4646      	mov	r6, r8
 8005c08:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005c0a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005c0c:	e735      	b.n	8005a7a <_dtoa_r+0x742>
 8005c0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c10:	e75c      	b.n	8005acc <_dtoa_r+0x794>
 8005c12:	2300      	movs	r3, #0
 8005c14:	e788      	b.n	8005b28 <_dtoa_r+0x7f0>
 8005c16:	9b02      	ldr	r3, [sp, #8]
 8005c18:	e786      	b.n	8005b28 <_dtoa_r+0x7f0>
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	930a      	str	r3, [sp, #40]	@ 0x28
 8005c1e:	e788      	b.n	8005b32 <_dtoa_r+0x7fa>
 8005c20:	d09f      	beq.n	8005b62 <_dtoa_r+0x82a>
 8005c22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c24:	331c      	adds	r3, #28
 8005c26:	441a      	add	r2, r3
 8005c28:	4498      	add	r8, r3
 8005c2a:	441e      	add	r6, r3
 8005c2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005c2e:	e798      	b.n	8005b62 <_dtoa_r+0x82a>
 8005c30:	4603      	mov	r3, r0
 8005c32:	e7f6      	b.n	8005c22 <_dtoa_r+0x8ea>
 8005c34:	9b07      	ldr	r3, [sp, #28]
 8005c36:	9704      	str	r7, [sp, #16]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	dc20      	bgt.n	8005c7e <_dtoa_r+0x946>
 8005c3c:	9308      	str	r3, [sp, #32]
 8005c3e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	dd1e      	ble.n	8005c82 <_dtoa_r+0x94a>
 8005c44:	9b08      	ldr	r3, [sp, #32]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f47f aebc 	bne.w	80059c4 <_dtoa_r+0x68c>
 8005c4c:	4621      	mov	r1, r4
 8005c4e:	2205      	movs	r2, #5
 8005c50:	4658      	mov	r0, fp
 8005c52:	f000 fa99 	bl	8006188 <__multadd>
 8005c56:	4601      	mov	r1, r0
 8005c58:	4604      	mov	r4, r0
 8005c5a:	4648      	mov	r0, r9
 8005c5c:	f000 fcf4 	bl	8006648 <__mcmp>
 8005c60:	2800      	cmp	r0, #0
 8005c62:	f77f aeaf 	ble.w	80059c4 <_dtoa_r+0x68c>
 8005c66:	2331      	movs	r3, #49	@ 0x31
 8005c68:	4656      	mov	r6, sl
 8005c6a:	f806 3b01 	strb.w	r3, [r6], #1
 8005c6e:	9b04      	ldr	r3, [sp, #16]
 8005c70:	3301      	adds	r3, #1
 8005c72:	9304      	str	r3, [sp, #16]
 8005c74:	e6aa      	b.n	80059cc <_dtoa_r+0x694>
 8005c76:	9c07      	ldr	r4, [sp, #28]
 8005c78:	9704      	str	r7, [sp, #16]
 8005c7a:	4625      	mov	r5, r4
 8005c7c:	e7f3      	b.n	8005c66 <_dtoa_r+0x92e>
 8005c7e:	9b07      	ldr	r3, [sp, #28]
 8005c80:	9308      	str	r3, [sp, #32]
 8005c82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f000 8104 	beq.w	8005e92 <_dtoa_r+0xb5a>
 8005c8a:	2e00      	cmp	r6, #0
 8005c8c:	dd05      	ble.n	8005c9a <_dtoa_r+0x962>
 8005c8e:	4629      	mov	r1, r5
 8005c90:	4632      	mov	r2, r6
 8005c92:	4658      	mov	r0, fp
 8005c94:	f000 fc6c 	bl	8006570 <__lshift>
 8005c98:	4605      	mov	r5, r0
 8005c9a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d05a      	beq.n	8005d56 <_dtoa_r+0xa1e>
 8005ca0:	4658      	mov	r0, fp
 8005ca2:	6869      	ldr	r1, [r5, #4]
 8005ca4:	f000 fa0e 	bl	80060c4 <_Balloc>
 8005ca8:	4606      	mov	r6, r0
 8005caa:	b928      	cbnz	r0, 8005cb8 <_dtoa_r+0x980>
 8005cac:	4602      	mov	r2, r0
 8005cae:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005cb2:	4b83      	ldr	r3, [pc, #524]	@ (8005ec0 <_dtoa_r+0xb88>)
 8005cb4:	f7ff bb54 	b.w	8005360 <_dtoa_r+0x28>
 8005cb8:	692a      	ldr	r2, [r5, #16]
 8005cba:	f105 010c 	add.w	r1, r5, #12
 8005cbe:	3202      	adds	r2, #2
 8005cc0:	0092      	lsls	r2, r2, #2
 8005cc2:	300c      	adds	r0, #12
 8005cc4:	f002 f932 	bl	8007f2c <memcpy>
 8005cc8:	2201      	movs	r2, #1
 8005cca:	4631      	mov	r1, r6
 8005ccc:	4658      	mov	r0, fp
 8005cce:	f000 fc4f 	bl	8006570 <__lshift>
 8005cd2:	462f      	mov	r7, r5
 8005cd4:	4605      	mov	r5, r0
 8005cd6:	f10a 0301 	add.w	r3, sl, #1
 8005cda:	9307      	str	r3, [sp, #28]
 8005cdc:	9b08      	ldr	r3, [sp, #32]
 8005cde:	4453      	add	r3, sl
 8005ce0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ce2:	9b02      	ldr	r3, [sp, #8]
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005cea:	9b07      	ldr	r3, [sp, #28]
 8005cec:	4621      	mov	r1, r4
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	4648      	mov	r0, r9
 8005cf2:	9302      	str	r3, [sp, #8]
 8005cf4:	f7ff fa98 	bl	8005228 <quorem>
 8005cf8:	4639      	mov	r1, r7
 8005cfa:	9008      	str	r0, [sp, #32]
 8005cfc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005d00:	4648      	mov	r0, r9
 8005d02:	f000 fca1 	bl	8006648 <__mcmp>
 8005d06:	462a      	mov	r2, r5
 8005d08:	9009      	str	r0, [sp, #36]	@ 0x24
 8005d0a:	4621      	mov	r1, r4
 8005d0c:	4658      	mov	r0, fp
 8005d0e:	f000 fcb7 	bl	8006680 <__mdiff>
 8005d12:	68c2      	ldr	r2, [r0, #12]
 8005d14:	4606      	mov	r6, r0
 8005d16:	bb02      	cbnz	r2, 8005d5a <_dtoa_r+0xa22>
 8005d18:	4601      	mov	r1, r0
 8005d1a:	4648      	mov	r0, r9
 8005d1c:	f000 fc94 	bl	8006648 <__mcmp>
 8005d20:	4602      	mov	r2, r0
 8005d22:	4631      	mov	r1, r6
 8005d24:	4658      	mov	r0, fp
 8005d26:	920c      	str	r2, [sp, #48]	@ 0x30
 8005d28:	f000 fa0c 	bl	8006144 <_Bfree>
 8005d2c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005d2e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005d30:	9e07      	ldr	r6, [sp, #28]
 8005d32:	ea43 0102 	orr.w	r1, r3, r2
 8005d36:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005d38:	4319      	orrs	r1, r3
 8005d3a:	d110      	bne.n	8005d5e <_dtoa_r+0xa26>
 8005d3c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005d40:	d029      	beq.n	8005d96 <_dtoa_r+0xa5e>
 8005d42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	dd02      	ble.n	8005d4e <_dtoa_r+0xa16>
 8005d48:	9b08      	ldr	r3, [sp, #32]
 8005d4a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8005d4e:	9b02      	ldr	r3, [sp, #8]
 8005d50:	f883 8000 	strb.w	r8, [r3]
 8005d54:	e63b      	b.n	80059ce <_dtoa_r+0x696>
 8005d56:	4628      	mov	r0, r5
 8005d58:	e7bb      	b.n	8005cd2 <_dtoa_r+0x99a>
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	e7e1      	b.n	8005d22 <_dtoa_r+0x9ea>
 8005d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	db04      	blt.n	8005d6e <_dtoa_r+0xa36>
 8005d64:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8005d66:	430b      	orrs	r3, r1
 8005d68:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8005d6a:	430b      	orrs	r3, r1
 8005d6c:	d120      	bne.n	8005db0 <_dtoa_r+0xa78>
 8005d6e:	2a00      	cmp	r2, #0
 8005d70:	dded      	ble.n	8005d4e <_dtoa_r+0xa16>
 8005d72:	4649      	mov	r1, r9
 8005d74:	2201      	movs	r2, #1
 8005d76:	4658      	mov	r0, fp
 8005d78:	f000 fbfa 	bl	8006570 <__lshift>
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	4681      	mov	r9, r0
 8005d80:	f000 fc62 	bl	8006648 <__mcmp>
 8005d84:	2800      	cmp	r0, #0
 8005d86:	dc03      	bgt.n	8005d90 <_dtoa_r+0xa58>
 8005d88:	d1e1      	bne.n	8005d4e <_dtoa_r+0xa16>
 8005d8a:	f018 0f01 	tst.w	r8, #1
 8005d8e:	d0de      	beq.n	8005d4e <_dtoa_r+0xa16>
 8005d90:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005d94:	d1d8      	bne.n	8005d48 <_dtoa_r+0xa10>
 8005d96:	2339      	movs	r3, #57	@ 0x39
 8005d98:	9a02      	ldr	r2, [sp, #8]
 8005d9a:	7013      	strb	r3, [r2, #0]
 8005d9c:	4633      	mov	r3, r6
 8005d9e:	461e      	mov	r6, r3
 8005da0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005da4:	3b01      	subs	r3, #1
 8005da6:	2a39      	cmp	r2, #57	@ 0x39
 8005da8:	d052      	beq.n	8005e50 <_dtoa_r+0xb18>
 8005daa:	3201      	adds	r2, #1
 8005dac:	701a      	strb	r2, [r3, #0]
 8005dae:	e60e      	b.n	80059ce <_dtoa_r+0x696>
 8005db0:	2a00      	cmp	r2, #0
 8005db2:	dd07      	ble.n	8005dc4 <_dtoa_r+0xa8c>
 8005db4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005db8:	d0ed      	beq.n	8005d96 <_dtoa_r+0xa5e>
 8005dba:	9a02      	ldr	r2, [sp, #8]
 8005dbc:	f108 0301 	add.w	r3, r8, #1
 8005dc0:	7013      	strb	r3, [r2, #0]
 8005dc2:	e604      	b.n	80059ce <_dtoa_r+0x696>
 8005dc4:	9b07      	ldr	r3, [sp, #28]
 8005dc6:	9a07      	ldr	r2, [sp, #28]
 8005dc8:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005dcc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d028      	beq.n	8005e24 <_dtoa_r+0xaec>
 8005dd2:	4649      	mov	r1, r9
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	220a      	movs	r2, #10
 8005dd8:	4658      	mov	r0, fp
 8005dda:	f000 f9d5 	bl	8006188 <__multadd>
 8005dde:	42af      	cmp	r7, r5
 8005de0:	4681      	mov	r9, r0
 8005de2:	f04f 0300 	mov.w	r3, #0
 8005de6:	f04f 020a 	mov.w	r2, #10
 8005dea:	4639      	mov	r1, r7
 8005dec:	4658      	mov	r0, fp
 8005dee:	d107      	bne.n	8005e00 <_dtoa_r+0xac8>
 8005df0:	f000 f9ca 	bl	8006188 <__multadd>
 8005df4:	4607      	mov	r7, r0
 8005df6:	4605      	mov	r5, r0
 8005df8:	9b07      	ldr	r3, [sp, #28]
 8005dfa:	3301      	adds	r3, #1
 8005dfc:	9307      	str	r3, [sp, #28]
 8005dfe:	e774      	b.n	8005cea <_dtoa_r+0x9b2>
 8005e00:	f000 f9c2 	bl	8006188 <__multadd>
 8005e04:	4629      	mov	r1, r5
 8005e06:	4607      	mov	r7, r0
 8005e08:	2300      	movs	r3, #0
 8005e0a:	220a      	movs	r2, #10
 8005e0c:	4658      	mov	r0, fp
 8005e0e:	f000 f9bb 	bl	8006188 <__multadd>
 8005e12:	4605      	mov	r5, r0
 8005e14:	e7f0      	b.n	8005df8 <_dtoa_r+0xac0>
 8005e16:	9b08      	ldr	r3, [sp, #32]
 8005e18:	2700      	movs	r7, #0
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	bfcc      	ite	gt
 8005e1e:	461e      	movgt	r6, r3
 8005e20:	2601      	movle	r6, #1
 8005e22:	4456      	add	r6, sl
 8005e24:	4649      	mov	r1, r9
 8005e26:	2201      	movs	r2, #1
 8005e28:	4658      	mov	r0, fp
 8005e2a:	f000 fba1 	bl	8006570 <__lshift>
 8005e2e:	4621      	mov	r1, r4
 8005e30:	4681      	mov	r9, r0
 8005e32:	f000 fc09 	bl	8006648 <__mcmp>
 8005e36:	2800      	cmp	r0, #0
 8005e38:	dcb0      	bgt.n	8005d9c <_dtoa_r+0xa64>
 8005e3a:	d102      	bne.n	8005e42 <_dtoa_r+0xb0a>
 8005e3c:	f018 0f01 	tst.w	r8, #1
 8005e40:	d1ac      	bne.n	8005d9c <_dtoa_r+0xa64>
 8005e42:	4633      	mov	r3, r6
 8005e44:	461e      	mov	r6, r3
 8005e46:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005e4a:	2a30      	cmp	r2, #48	@ 0x30
 8005e4c:	d0fa      	beq.n	8005e44 <_dtoa_r+0xb0c>
 8005e4e:	e5be      	b.n	80059ce <_dtoa_r+0x696>
 8005e50:	459a      	cmp	sl, r3
 8005e52:	d1a4      	bne.n	8005d9e <_dtoa_r+0xa66>
 8005e54:	9b04      	ldr	r3, [sp, #16]
 8005e56:	3301      	adds	r3, #1
 8005e58:	9304      	str	r3, [sp, #16]
 8005e5a:	2331      	movs	r3, #49	@ 0x31
 8005e5c:	f88a 3000 	strb.w	r3, [sl]
 8005e60:	e5b5      	b.n	80059ce <_dtoa_r+0x696>
 8005e62:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005e64:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8005ec4 <_dtoa_r+0xb8c>
 8005e68:	b11b      	cbz	r3, 8005e72 <_dtoa_r+0xb3a>
 8005e6a:	f10a 0308 	add.w	r3, sl, #8
 8005e6e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005e70:	6013      	str	r3, [r2, #0]
 8005e72:	4650      	mov	r0, sl
 8005e74:	b017      	add	sp, #92	@ 0x5c
 8005e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e7a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	f77f ae3d 	ble.w	8005afc <_dtoa_r+0x7c4>
 8005e82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005e84:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e86:	2001      	movs	r0, #1
 8005e88:	e65b      	b.n	8005b42 <_dtoa_r+0x80a>
 8005e8a:	9b08      	ldr	r3, [sp, #32]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f77f aed6 	ble.w	8005c3e <_dtoa_r+0x906>
 8005e92:	4656      	mov	r6, sl
 8005e94:	4621      	mov	r1, r4
 8005e96:	4648      	mov	r0, r9
 8005e98:	f7ff f9c6 	bl	8005228 <quorem>
 8005e9c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005ea0:	9b08      	ldr	r3, [sp, #32]
 8005ea2:	f806 8b01 	strb.w	r8, [r6], #1
 8005ea6:	eba6 020a 	sub.w	r2, r6, sl
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	ddb3      	ble.n	8005e16 <_dtoa_r+0xade>
 8005eae:	4649      	mov	r1, r9
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	220a      	movs	r2, #10
 8005eb4:	4658      	mov	r0, fp
 8005eb6:	f000 f967 	bl	8006188 <__multadd>
 8005eba:	4681      	mov	r9, r0
 8005ebc:	e7ea      	b.n	8005e94 <_dtoa_r+0xb5c>
 8005ebe:	bf00      	nop
 8005ec0:	080089e3 	.word	0x080089e3
 8005ec4:	08008967 	.word	0x08008967

08005ec8 <_free_r>:
 8005ec8:	b538      	push	{r3, r4, r5, lr}
 8005eca:	4605      	mov	r5, r0
 8005ecc:	2900      	cmp	r1, #0
 8005ece:	d040      	beq.n	8005f52 <_free_r+0x8a>
 8005ed0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ed4:	1f0c      	subs	r4, r1, #4
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	bfb8      	it	lt
 8005eda:	18e4      	addlt	r4, r4, r3
 8005edc:	f000 f8e6 	bl	80060ac <__malloc_lock>
 8005ee0:	4a1c      	ldr	r2, [pc, #112]	@ (8005f54 <_free_r+0x8c>)
 8005ee2:	6813      	ldr	r3, [r2, #0]
 8005ee4:	b933      	cbnz	r3, 8005ef4 <_free_r+0x2c>
 8005ee6:	6063      	str	r3, [r4, #4]
 8005ee8:	6014      	str	r4, [r2, #0]
 8005eea:	4628      	mov	r0, r5
 8005eec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ef0:	f000 b8e2 	b.w	80060b8 <__malloc_unlock>
 8005ef4:	42a3      	cmp	r3, r4
 8005ef6:	d908      	bls.n	8005f0a <_free_r+0x42>
 8005ef8:	6820      	ldr	r0, [r4, #0]
 8005efa:	1821      	adds	r1, r4, r0
 8005efc:	428b      	cmp	r3, r1
 8005efe:	bf01      	itttt	eq
 8005f00:	6819      	ldreq	r1, [r3, #0]
 8005f02:	685b      	ldreq	r3, [r3, #4]
 8005f04:	1809      	addeq	r1, r1, r0
 8005f06:	6021      	streq	r1, [r4, #0]
 8005f08:	e7ed      	b.n	8005ee6 <_free_r+0x1e>
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	685b      	ldr	r3, [r3, #4]
 8005f0e:	b10b      	cbz	r3, 8005f14 <_free_r+0x4c>
 8005f10:	42a3      	cmp	r3, r4
 8005f12:	d9fa      	bls.n	8005f0a <_free_r+0x42>
 8005f14:	6811      	ldr	r1, [r2, #0]
 8005f16:	1850      	adds	r0, r2, r1
 8005f18:	42a0      	cmp	r0, r4
 8005f1a:	d10b      	bne.n	8005f34 <_free_r+0x6c>
 8005f1c:	6820      	ldr	r0, [r4, #0]
 8005f1e:	4401      	add	r1, r0
 8005f20:	1850      	adds	r0, r2, r1
 8005f22:	4283      	cmp	r3, r0
 8005f24:	6011      	str	r1, [r2, #0]
 8005f26:	d1e0      	bne.n	8005eea <_free_r+0x22>
 8005f28:	6818      	ldr	r0, [r3, #0]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	4408      	add	r0, r1
 8005f2e:	6010      	str	r0, [r2, #0]
 8005f30:	6053      	str	r3, [r2, #4]
 8005f32:	e7da      	b.n	8005eea <_free_r+0x22>
 8005f34:	d902      	bls.n	8005f3c <_free_r+0x74>
 8005f36:	230c      	movs	r3, #12
 8005f38:	602b      	str	r3, [r5, #0]
 8005f3a:	e7d6      	b.n	8005eea <_free_r+0x22>
 8005f3c:	6820      	ldr	r0, [r4, #0]
 8005f3e:	1821      	adds	r1, r4, r0
 8005f40:	428b      	cmp	r3, r1
 8005f42:	bf01      	itttt	eq
 8005f44:	6819      	ldreq	r1, [r3, #0]
 8005f46:	685b      	ldreq	r3, [r3, #4]
 8005f48:	1809      	addeq	r1, r1, r0
 8005f4a:	6021      	streq	r1, [r4, #0]
 8005f4c:	6063      	str	r3, [r4, #4]
 8005f4e:	6054      	str	r4, [r2, #4]
 8005f50:	e7cb      	b.n	8005eea <_free_r+0x22>
 8005f52:	bd38      	pop	{r3, r4, r5, pc}
 8005f54:	2000045c 	.word	0x2000045c

08005f58 <malloc>:
 8005f58:	4b02      	ldr	r3, [pc, #8]	@ (8005f64 <malloc+0xc>)
 8005f5a:	4601      	mov	r1, r0
 8005f5c:	6818      	ldr	r0, [r3, #0]
 8005f5e:	f000 b825 	b.w	8005fac <_malloc_r>
 8005f62:	bf00      	nop
 8005f64:	20000018 	.word	0x20000018

08005f68 <sbrk_aligned>:
 8005f68:	b570      	push	{r4, r5, r6, lr}
 8005f6a:	4e0f      	ldr	r6, [pc, #60]	@ (8005fa8 <sbrk_aligned+0x40>)
 8005f6c:	460c      	mov	r4, r1
 8005f6e:	6831      	ldr	r1, [r6, #0]
 8005f70:	4605      	mov	r5, r0
 8005f72:	b911      	cbnz	r1, 8005f7a <sbrk_aligned+0x12>
 8005f74:	f001 ffca 	bl	8007f0c <_sbrk_r>
 8005f78:	6030      	str	r0, [r6, #0]
 8005f7a:	4621      	mov	r1, r4
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	f001 ffc5 	bl	8007f0c <_sbrk_r>
 8005f82:	1c43      	adds	r3, r0, #1
 8005f84:	d103      	bne.n	8005f8e <sbrk_aligned+0x26>
 8005f86:	f04f 34ff 	mov.w	r4, #4294967295
 8005f8a:	4620      	mov	r0, r4
 8005f8c:	bd70      	pop	{r4, r5, r6, pc}
 8005f8e:	1cc4      	adds	r4, r0, #3
 8005f90:	f024 0403 	bic.w	r4, r4, #3
 8005f94:	42a0      	cmp	r0, r4
 8005f96:	d0f8      	beq.n	8005f8a <sbrk_aligned+0x22>
 8005f98:	1a21      	subs	r1, r4, r0
 8005f9a:	4628      	mov	r0, r5
 8005f9c:	f001 ffb6 	bl	8007f0c <_sbrk_r>
 8005fa0:	3001      	adds	r0, #1
 8005fa2:	d1f2      	bne.n	8005f8a <sbrk_aligned+0x22>
 8005fa4:	e7ef      	b.n	8005f86 <sbrk_aligned+0x1e>
 8005fa6:	bf00      	nop
 8005fa8:	20000458 	.word	0x20000458

08005fac <_malloc_r>:
 8005fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fb0:	1ccd      	adds	r5, r1, #3
 8005fb2:	f025 0503 	bic.w	r5, r5, #3
 8005fb6:	3508      	adds	r5, #8
 8005fb8:	2d0c      	cmp	r5, #12
 8005fba:	bf38      	it	cc
 8005fbc:	250c      	movcc	r5, #12
 8005fbe:	2d00      	cmp	r5, #0
 8005fc0:	4606      	mov	r6, r0
 8005fc2:	db01      	blt.n	8005fc8 <_malloc_r+0x1c>
 8005fc4:	42a9      	cmp	r1, r5
 8005fc6:	d904      	bls.n	8005fd2 <_malloc_r+0x26>
 8005fc8:	230c      	movs	r3, #12
 8005fca:	6033      	str	r3, [r6, #0]
 8005fcc:	2000      	movs	r0, #0
 8005fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fd2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80060a8 <_malloc_r+0xfc>
 8005fd6:	f000 f869 	bl	80060ac <__malloc_lock>
 8005fda:	f8d8 3000 	ldr.w	r3, [r8]
 8005fde:	461c      	mov	r4, r3
 8005fe0:	bb44      	cbnz	r4, 8006034 <_malloc_r+0x88>
 8005fe2:	4629      	mov	r1, r5
 8005fe4:	4630      	mov	r0, r6
 8005fe6:	f7ff ffbf 	bl	8005f68 <sbrk_aligned>
 8005fea:	1c43      	adds	r3, r0, #1
 8005fec:	4604      	mov	r4, r0
 8005fee:	d158      	bne.n	80060a2 <_malloc_r+0xf6>
 8005ff0:	f8d8 4000 	ldr.w	r4, [r8]
 8005ff4:	4627      	mov	r7, r4
 8005ff6:	2f00      	cmp	r7, #0
 8005ff8:	d143      	bne.n	8006082 <_malloc_r+0xd6>
 8005ffa:	2c00      	cmp	r4, #0
 8005ffc:	d04b      	beq.n	8006096 <_malloc_r+0xea>
 8005ffe:	6823      	ldr	r3, [r4, #0]
 8006000:	4639      	mov	r1, r7
 8006002:	4630      	mov	r0, r6
 8006004:	eb04 0903 	add.w	r9, r4, r3
 8006008:	f001 ff80 	bl	8007f0c <_sbrk_r>
 800600c:	4581      	cmp	r9, r0
 800600e:	d142      	bne.n	8006096 <_malloc_r+0xea>
 8006010:	6821      	ldr	r1, [r4, #0]
 8006012:	4630      	mov	r0, r6
 8006014:	1a6d      	subs	r5, r5, r1
 8006016:	4629      	mov	r1, r5
 8006018:	f7ff ffa6 	bl	8005f68 <sbrk_aligned>
 800601c:	3001      	adds	r0, #1
 800601e:	d03a      	beq.n	8006096 <_malloc_r+0xea>
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	442b      	add	r3, r5
 8006024:	6023      	str	r3, [r4, #0]
 8006026:	f8d8 3000 	ldr.w	r3, [r8]
 800602a:	685a      	ldr	r2, [r3, #4]
 800602c:	bb62      	cbnz	r2, 8006088 <_malloc_r+0xdc>
 800602e:	f8c8 7000 	str.w	r7, [r8]
 8006032:	e00f      	b.n	8006054 <_malloc_r+0xa8>
 8006034:	6822      	ldr	r2, [r4, #0]
 8006036:	1b52      	subs	r2, r2, r5
 8006038:	d420      	bmi.n	800607c <_malloc_r+0xd0>
 800603a:	2a0b      	cmp	r2, #11
 800603c:	d917      	bls.n	800606e <_malloc_r+0xc2>
 800603e:	1961      	adds	r1, r4, r5
 8006040:	42a3      	cmp	r3, r4
 8006042:	6025      	str	r5, [r4, #0]
 8006044:	bf18      	it	ne
 8006046:	6059      	strne	r1, [r3, #4]
 8006048:	6863      	ldr	r3, [r4, #4]
 800604a:	bf08      	it	eq
 800604c:	f8c8 1000 	streq.w	r1, [r8]
 8006050:	5162      	str	r2, [r4, r5]
 8006052:	604b      	str	r3, [r1, #4]
 8006054:	4630      	mov	r0, r6
 8006056:	f000 f82f 	bl	80060b8 <__malloc_unlock>
 800605a:	f104 000b 	add.w	r0, r4, #11
 800605e:	1d23      	adds	r3, r4, #4
 8006060:	f020 0007 	bic.w	r0, r0, #7
 8006064:	1ac2      	subs	r2, r0, r3
 8006066:	bf1c      	itt	ne
 8006068:	1a1b      	subne	r3, r3, r0
 800606a:	50a3      	strne	r3, [r4, r2]
 800606c:	e7af      	b.n	8005fce <_malloc_r+0x22>
 800606e:	6862      	ldr	r2, [r4, #4]
 8006070:	42a3      	cmp	r3, r4
 8006072:	bf0c      	ite	eq
 8006074:	f8c8 2000 	streq.w	r2, [r8]
 8006078:	605a      	strne	r2, [r3, #4]
 800607a:	e7eb      	b.n	8006054 <_malloc_r+0xa8>
 800607c:	4623      	mov	r3, r4
 800607e:	6864      	ldr	r4, [r4, #4]
 8006080:	e7ae      	b.n	8005fe0 <_malloc_r+0x34>
 8006082:	463c      	mov	r4, r7
 8006084:	687f      	ldr	r7, [r7, #4]
 8006086:	e7b6      	b.n	8005ff6 <_malloc_r+0x4a>
 8006088:	461a      	mov	r2, r3
 800608a:	685b      	ldr	r3, [r3, #4]
 800608c:	42a3      	cmp	r3, r4
 800608e:	d1fb      	bne.n	8006088 <_malloc_r+0xdc>
 8006090:	2300      	movs	r3, #0
 8006092:	6053      	str	r3, [r2, #4]
 8006094:	e7de      	b.n	8006054 <_malloc_r+0xa8>
 8006096:	230c      	movs	r3, #12
 8006098:	4630      	mov	r0, r6
 800609a:	6033      	str	r3, [r6, #0]
 800609c:	f000 f80c 	bl	80060b8 <__malloc_unlock>
 80060a0:	e794      	b.n	8005fcc <_malloc_r+0x20>
 80060a2:	6005      	str	r5, [r0, #0]
 80060a4:	e7d6      	b.n	8006054 <_malloc_r+0xa8>
 80060a6:	bf00      	nop
 80060a8:	2000045c 	.word	0x2000045c

080060ac <__malloc_lock>:
 80060ac:	4801      	ldr	r0, [pc, #4]	@ (80060b4 <__malloc_lock+0x8>)
 80060ae:	f7ff b8a6 	b.w	80051fe <__retarget_lock_acquire_recursive>
 80060b2:	bf00      	nop
 80060b4:	20000454 	.word	0x20000454

080060b8 <__malloc_unlock>:
 80060b8:	4801      	ldr	r0, [pc, #4]	@ (80060c0 <__malloc_unlock+0x8>)
 80060ba:	f7ff b8a1 	b.w	8005200 <__retarget_lock_release_recursive>
 80060be:	bf00      	nop
 80060c0:	20000454 	.word	0x20000454

080060c4 <_Balloc>:
 80060c4:	b570      	push	{r4, r5, r6, lr}
 80060c6:	69c6      	ldr	r6, [r0, #28]
 80060c8:	4604      	mov	r4, r0
 80060ca:	460d      	mov	r5, r1
 80060cc:	b976      	cbnz	r6, 80060ec <_Balloc+0x28>
 80060ce:	2010      	movs	r0, #16
 80060d0:	f7ff ff42 	bl	8005f58 <malloc>
 80060d4:	4602      	mov	r2, r0
 80060d6:	61e0      	str	r0, [r4, #28]
 80060d8:	b920      	cbnz	r0, 80060e4 <_Balloc+0x20>
 80060da:	216b      	movs	r1, #107	@ 0x6b
 80060dc:	4b17      	ldr	r3, [pc, #92]	@ (800613c <_Balloc+0x78>)
 80060de:	4818      	ldr	r0, [pc, #96]	@ (8006140 <_Balloc+0x7c>)
 80060e0:	f001 ff38 	bl	8007f54 <__assert_func>
 80060e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80060e8:	6006      	str	r6, [r0, #0]
 80060ea:	60c6      	str	r6, [r0, #12]
 80060ec:	69e6      	ldr	r6, [r4, #28]
 80060ee:	68f3      	ldr	r3, [r6, #12]
 80060f0:	b183      	cbz	r3, 8006114 <_Balloc+0x50>
 80060f2:	69e3      	ldr	r3, [r4, #28]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80060fa:	b9b8      	cbnz	r0, 800612c <_Balloc+0x68>
 80060fc:	2101      	movs	r1, #1
 80060fe:	fa01 f605 	lsl.w	r6, r1, r5
 8006102:	1d72      	adds	r2, r6, #5
 8006104:	4620      	mov	r0, r4
 8006106:	0092      	lsls	r2, r2, #2
 8006108:	f001 ff42 	bl	8007f90 <_calloc_r>
 800610c:	b160      	cbz	r0, 8006128 <_Balloc+0x64>
 800610e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006112:	e00e      	b.n	8006132 <_Balloc+0x6e>
 8006114:	2221      	movs	r2, #33	@ 0x21
 8006116:	2104      	movs	r1, #4
 8006118:	4620      	mov	r0, r4
 800611a:	f001 ff39 	bl	8007f90 <_calloc_r>
 800611e:	69e3      	ldr	r3, [r4, #28]
 8006120:	60f0      	str	r0, [r6, #12]
 8006122:	68db      	ldr	r3, [r3, #12]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1e4      	bne.n	80060f2 <_Balloc+0x2e>
 8006128:	2000      	movs	r0, #0
 800612a:	bd70      	pop	{r4, r5, r6, pc}
 800612c:	6802      	ldr	r2, [r0, #0]
 800612e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006132:	2300      	movs	r3, #0
 8006134:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006138:	e7f7      	b.n	800612a <_Balloc+0x66>
 800613a:	bf00      	nop
 800613c:	08008974 	.word	0x08008974
 8006140:	080089f4 	.word	0x080089f4

08006144 <_Bfree>:
 8006144:	b570      	push	{r4, r5, r6, lr}
 8006146:	69c6      	ldr	r6, [r0, #28]
 8006148:	4605      	mov	r5, r0
 800614a:	460c      	mov	r4, r1
 800614c:	b976      	cbnz	r6, 800616c <_Bfree+0x28>
 800614e:	2010      	movs	r0, #16
 8006150:	f7ff ff02 	bl	8005f58 <malloc>
 8006154:	4602      	mov	r2, r0
 8006156:	61e8      	str	r0, [r5, #28]
 8006158:	b920      	cbnz	r0, 8006164 <_Bfree+0x20>
 800615a:	218f      	movs	r1, #143	@ 0x8f
 800615c:	4b08      	ldr	r3, [pc, #32]	@ (8006180 <_Bfree+0x3c>)
 800615e:	4809      	ldr	r0, [pc, #36]	@ (8006184 <_Bfree+0x40>)
 8006160:	f001 fef8 	bl	8007f54 <__assert_func>
 8006164:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006168:	6006      	str	r6, [r0, #0]
 800616a:	60c6      	str	r6, [r0, #12]
 800616c:	b13c      	cbz	r4, 800617e <_Bfree+0x3a>
 800616e:	69eb      	ldr	r3, [r5, #28]
 8006170:	6862      	ldr	r2, [r4, #4]
 8006172:	68db      	ldr	r3, [r3, #12]
 8006174:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006178:	6021      	str	r1, [r4, #0]
 800617a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800617e:	bd70      	pop	{r4, r5, r6, pc}
 8006180:	08008974 	.word	0x08008974
 8006184:	080089f4 	.word	0x080089f4

08006188 <__multadd>:
 8006188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800618c:	4607      	mov	r7, r0
 800618e:	460c      	mov	r4, r1
 8006190:	461e      	mov	r6, r3
 8006192:	2000      	movs	r0, #0
 8006194:	690d      	ldr	r5, [r1, #16]
 8006196:	f101 0c14 	add.w	ip, r1, #20
 800619a:	f8dc 3000 	ldr.w	r3, [ip]
 800619e:	3001      	adds	r0, #1
 80061a0:	b299      	uxth	r1, r3
 80061a2:	fb02 6101 	mla	r1, r2, r1, r6
 80061a6:	0c1e      	lsrs	r6, r3, #16
 80061a8:	0c0b      	lsrs	r3, r1, #16
 80061aa:	fb02 3306 	mla	r3, r2, r6, r3
 80061ae:	b289      	uxth	r1, r1
 80061b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80061b4:	4285      	cmp	r5, r0
 80061b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80061ba:	f84c 1b04 	str.w	r1, [ip], #4
 80061be:	dcec      	bgt.n	800619a <__multadd+0x12>
 80061c0:	b30e      	cbz	r6, 8006206 <__multadd+0x7e>
 80061c2:	68a3      	ldr	r3, [r4, #8]
 80061c4:	42ab      	cmp	r3, r5
 80061c6:	dc19      	bgt.n	80061fc <__multadd+0x74>
 80061c8:	6861      	ldr	r1, [r4, #4]
 80061ca:	4638      	mov	r0, r7
 80061cc:	3101      	adds	r1, #1
 80061ce:	f7ff ff79 	bl	80060c4 <_Balloc>
 80061d2:	4680      	mov	r8, r0
 80061d4:	b928      	cbnz	r0, 80061e2 <__multadd+0x5a>
 80061d6:	4602      	mov	r2, r0
 80061d8:	21ba      	movs	r1, #186	@ 0xba
 80061da:	4b0c      	ldr	r3, [pc, #48]	@ (800620c <__multadd+0x84>)
 80061dc:	480c      	ldr	r0, [pc, #48]	@ (8006210 <__multadd+0x88>)
 80061de:	f001 feb9 	bl	8007f54 <__assert_func>
 80061e2:	6922      	ldr	r2, [r4, #16]
 80061e4:	f104 010c 	add.w	r1, r4, #12
 80061e8:	3202      	adds	r2, #2
 80061ea:	0092      	lsls	r2, r2, #2
 80061ec:	300c      	adds	r0, #12
 80061ee:	f001 fe9d 	bl	8007f2c <memcpy>
 80061f2:	4621      	mov	r1, r4
 80061f4:	4638      	mov	r0, r7
 80061f6:	f7ff ffa5 	bl	8006144 <_Bfree>
 80061fa:	4644      	mov	r4, r8
 80061fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006200:	3501      	adds	r5, #1
 8006202:	615e      	str	r6, [r3, #20]
 8006204:	6125      	str	r5, [r4, #16]
 8006206:	4620      	mov	r0, r4
 8006208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800620c:	080089e3 	.word	0x080089e3
 8006210:	080089f4 	.word	0x080089f4

08006214 <__s2b>:
 8006214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006218:	4615      	mov	r5, r2
 800621a:	2209      	movs	r2, #9
 800621c:	461f      	mov	r7, r3
 800621e:	3308      	adds	r3, #8
 8006220:	460c      	mov	r4, r1
 8006222:	fb93 f3f2 	sdiv	r3, r3, r2
 8006226:	4606      	mov	r6, r0
 8006228:	2201      	movs	r2, #1
 800622a:	2100      	movs	r1, #0
 800622c:	429a      	cmp	r2, r3
 800622e:	db09      	blt.n	8006244 <__s2b+0x30>
 8006230:	4630      	mov	r0, r6
 8006232:	f7ff ff47 	bl	80060c4 <_Balloc>
 8006236:	b940      	cbnz	r0, 800624a <__s2b+0x36>
 8006238:	4602      	mov	r2, r0
 800623a:	21d3      	movs	r1, #211	@ 0xd3
 800623c:	4b18      	ldr	r3, [pc, #96]	@ (80062a0 <__s2b+0x8c>)
 800623e:	4819      	ldr	r0, [pc, #100]	@ (80062a4 <__s2b+0x90>)
 8006240:	f001 fe88 	bl	8007f54 <__assert_func>
 8006244:	0052      	lsls	r2, r2, #1
 8006246:	3101      	adds	r1, #1
 8006248:	e7f0      	b.n	800622c <__s2b+0x18>
 800624a:	9b08      	ldr	r3, [sp, #32]
 800624c:	2d09      	cmp	r5, #9
 800624e:	6143      	str	r3, [r0, #20]
 8006250:	f04f 0301 	mov.w	r3, #1
 8006254:	6103      	str	r3, [r0, #16]
 8006256:	dd16      	ble.n	8006286 <__s2b+0x72>
 8006258:	f104 0909 	add.w	r9, r4, #9
 800625c:	46c8      	mov	r8, r9
 800625e:	442c      	add	r4, r5
 8006260:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006264:	4601      	mov	r1, r0
 8006266:	220a      	movs	r2, #10
 8006268:	4630      	mov	r0, r6
 800626a:	3b30      	subs	r3, #48	@ 0x30
 800626c:	f7ff ff8c 	bl	8006188 <__multadd>
 8006270:	45a0      	cmp	r8, r4
 8006272:	d1f5      	bne.n	8006260 <__s2b+0x4c>
 8006274:	f1a5 0408 	sub.w	r4, r5, #8
 8006278:	444c      	add	r4, r9
 800627a:	1b2d      	subs	r5, r5, r4
 800627c:	1963      	adds	r3, r4, r5
 800627e:	42bb      	cmp	r3, r7
 8006280:	db04      	blt.n	800628c <__s2b+0x78>
 8006282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006286:	2509      	movs	r5, #9
 8006288:	340a      	adds	r4, #10
 800628a:	e7f6      	b.n	800627a <__s2b+0x66>
 800628c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006290:	4601      	mov	r1, r0
 8006292:	220a      	movs	r2, #10
 8006294:	4630      	mov	r0, r6
 8006296:	3b30      	subs	r3, #48	@ 0x30
 8006298:	f7ff ff76 	bl	8006188 <__multadd>
 800629c:	e7ee      	b.n	800627c <__s2b+0x68>
 800629e:	bf00      	nop
 80062a0:	080089e3 	.word	0x080089e3
 80062a4:	080089f4 	.word	0x080089f4

080062a8 <__hi0bits>:
 80062a8:	4603      	mov	r3, r0
 80062aa:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80062ae:	bf3a      	itte	cc
 80062b0:	0403      	lslcc	r3, r0, #16
 80062b2:	2010      	movcc	r0, #16
 80062b4:	2000      	movcs	r0, #0
 80062b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80062ba:	bf3c      	itt	cc
 80062bc:	021b      	lslcc	r3, r3, #8
 80062be:	3008      	addcc	r0, #8
 80062c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062c4:	bf3c      	itt	cc
 80062c6:	011b      	lslcc	r3, r3, #4
 80062c8:	3004      	addcc	r0, #4
 80062ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062ce:	bf3c      	itt	cc
 80062d0:	009b      	lslcc	r3, r3, #2
 80062d2:	3002      	addcc	r0, #2
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	db05      	blt.n	80062e4 <__hi0bits+0x3c>
 80062d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80062dc:	f100 0001 	add.w	r0, r0, #1
 80062e0:	bf08      	it	eq
 80062e2:	2020      	moveq	r0, #32
 80062e4:	4770      	bx	lr

080062e6 <__lo0bits>:
 80062e6:	6803      	ldr	r3, [r0, #0]
 80062e8:	4602      	mov	r2, r0
 80062ea:	f013 0007 	ands.w	r0, r3, #7
 80062ee:	d00b      	beq.n	8006308 <__lo0bits+0x22>
 80062f0:	07d9      	lsls	r1, r3, #31
 80062f2:	d421      	bmi.n	8006338 <__lo0bits+0x52>
 80062f4:	0798      	lsls	r0, r3, #30
 80062f6:	bf49      	itett	mi
 80062f8:	085b      	lsrmi	r3, r3, #1
 80062fa:	089b      	lsrpl	r3, r3, #2
 80062fc:	2001      	movmi	r0, #1
 80062fe:	6013      	strmi	r3, [r2, #0]
 8006300:	bf5c      	itt	pl
 8006302:	2002      	movpl	r0, #2
 8006304:	6013      	strpl	r3, [r2, #0]
 8006306:	4770      	bx	lr
 8006308:	b299      	uxth	r1, r3
 800630a:	b909      	cbnz	r1, 8006310 <__lo0bits+0x2a>
 800630c:	2010      	movs	r0, #16
 800630e:	0c1b      	lsrs	r3, r3, #16
 8006310:	b2d9      	uxtb	r1, r3
 8006312:	b909      	cbnz	r1, 8006318 <__lo0bits+0x32>
 8006314:	3008      	adds	r0, #8
 8006316:	0a1b      	lsrs	r3, r3, #8
 8006318:	0719      	lsls	r1, r3, #28
 800631a:	bf04      	itt	eq
 800631c:	091b      	lsreq	r3, r3, #4
 800631e:	3004      	addeq	r0, #4
 8006320:	0799      	lsls	r1, r3, #30
 8006322:	bf04      	itt	eq
 8006324:	089b      	lsreq	r3, r3, #2
 8006326:	3002      	addeq	r0, #2
 8006328:	07d9      	lsls	r1, r3, #31
 800632a:	d403      	bmi.n	8006334 <__lo0bits+0x4e>
 800632c:	085b      	lsrs	r3, r3, #1
 800632e:	f100 0001 	add.w	r0, r0, #1
 8006332:	d003      	beq.n	800633c <__lo0bits+0x56>
 8006334:	6013      	str	r3, [r2, #0]
 8006336:	4770      	bx	lr
 8006338:	2000      	movs	r0, #0
 800633a:	4770      	bx	lr
 800633c:	2020      	movs	r0, #32
 800633e:	4770      	bx	lr

08006340 <__i2b>:
 8006340:	b510      	push	{r4, lr}
 8006342:	460c      	mov	r4, r1
 8006344:	2101      	movs	r1, #1
 8006346:	f7ff febd 	bl	80060c4 <_Balloc>
 800634a:	4602      	mov	r2, r0
 800634c:	b928      	cbnz	r0, 800635a <__i2b+0x1a>
 800634e:	f240 1145 	movw	r1, #325	@ 0x145
 8006352:	4b04      	ldr	r3, [pc, #16]	@ (8006364 <__i2b+0x24>)
 8006354:	4804      	ldr	r0, [pc, #16]	@ (8006368 <__i2b+0x28>)
 8006356:	f001 fdfd 	bl	8007f54 <__assert_func>
 800635a:	2301      	movs	r3, #1
 800635c:	6144      	str	r4, [r0, #20]
 800635e:	6103      	str	r3, [r0, #16]
 8006360:	bd10      	pop	{r4, pc}
 8006362:	bf00      	nop
 8006364:	080089e3 	.word	0x080089e3
 8006368:	080089f4 	.word	0x080089f4

0800636c <__multiply>:
 800636c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006370:	4614      	mov	r4, r2
 8006372:	690a      	ldr	r2, [r1, #16]
 8006374:	6923      	ldr	r3, [r4, #16]
 8006376:	460f      	mov	r7, r1
 8006378:	429a      	cmp	r2, r3
 800637a:	bfa2      	ittt	ge
 800637c:	4623      	movge	r3, r4
 800637e:	460c      	movge	r4, r1
 8006380:	461f      	movge	r7, r3
 8006382:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006386:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800638a:	68a3      	ldr	r3, [r4, #8]
 800638c:	6861      	ldr	r1, [r4, #4]
 800638e:	eb0a 0609 	add.w	r6, sl, r9
 8006392:	42b3      	cmp	r3, r6
 8006394:	b085      	sub	sp, #20
 8006396:	bfb8      	it	lt
 8006398:	3101      	addlt	r1, #1
 800639a:	f7ff fe93 	bl	80060c4 <_Balloc>
 800639e:	b930      	cbnz	r0, 80063ae <__multiply+0x42>
 80063a0:	4602      	mov	r2, r0
 80063a2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80063a6:	4b43      	ldr	r3, [pc, #268]	@ (80064b4 <__multiply+0x148>)
 80063a8:	4843      	ldr	r0, [pc, #268]	@ (80064b8 <__multiply+0x14c>)
 80063aa:	f001 fdd3 	bl	8007f54 <__assert_func>
 80063ae:	f100 0514 	add.w	r5, r0, #20
 80063b2:	462b      	mov	r3, r5
 80063b4:	2200      	movs	r2, #0
 80063b6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80063ba:	4543      	cmp	r3, r8
 80063bc:	d321      	bcc.n	8006402 <__multiply+0x96>
 80063be:	f107 0114 	add.w	r1, r7, #20
 80063c2:	f104 0214 	add.w	r2, r4, #20
 80063c6:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80063ca:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80063ce:	9302      	str	r3, [sp, #8]
 80063d0:	1b13      	subs	r3, r2, r4
 80063d2:	3b15      	subs	r3, #21
 80063d4:	f023 0303 	bic.w	r3, r3, #3
 80063d8:	3304      	adds	r3, #4
 80063da:	f104 0715 	add.w	r7, r4, #21
 80063de:	42ba      	cmp	r2, r7
 80063e0:	bf38      	it	cc
 80063e2:	2304      	movcc	r3, #4
 80063e4:	9301      	str	r3, [sp, #4]
 80063e6:	9b02      	ldr	r3, [sp, #8]
 80063e8:	9103      	str	r1, [sp, #12]
 80063ea:	428b      	cmp	r3, r1
 80063ec:	d80c      	bhi.n	8006408 <__multiply+0x9c>
 80063ee:	2e00      	cmp	r6, #0
 80063f0:	dd03      	ble.n	80063fa <__multiply+0x8e>
 80063f2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d05a      	beq.n	80064b0 <__multiply+0x144>
 80063fa:	6106      	str	r6, [r0, #16]
 80063fc:	b005      	add	sp, #20
 80063fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006402:	f843 2b04 	str.w	r2, [r3], #4
 8006406:	e7d8      	b.n	80063ba <__multiply+0x4e>
 8006408:	f8b1 a000 	ldrh.w	sl, [r1]
 800640c:	f1ba 0f00 	cmp.w	sl, #0
 8006410:	d023      	beq.n	800645a <__multiply+0xee>
 8006412:	46a9      	mov	r9, r5
 8006414:	f04f 0c00 	mov.w	ip, #0
 8006418:	f104 0e14 	add.w	lr, r4, #20
 800641c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006420:	f8d9 3000 	ldr.w	r3, [r9]
 8006424:	fa1f fb87 	uxth.w	fp, r7
 8006428:	b29b      	uxth	r3, r3
 800642a:	fb0a 330b 	mla	r3, sl, fp, r3
 800642e:	4463      	add	r3, ip
 8006430:	f8d9 c000 	ldr.w	ip, [r9]
 8006434:	0c3f      	lsrs	r7, r7, #16
 8006436:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800643a:	fb0a c707 	mla	r7, sl, r7, ip
 800643e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006442:	b29b      	uxth	r3, r3
 8006444:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006448:	4572      	cmp	r2, lr
 800644a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800644e:	f849 3b04 	str.w	r3, [r9], #4
 8006452:	d8e3      	bhi.n	800641c <__multiply+0xb0>
 8006454:	9b01      	ldr	r3, [sp, #4]
 8006456:	f845 c003 	str.w	ip, [r5, r3]
 800645a:	9b03      	ldr	r3, [sp, #12]
 800645c:	3104      	adds	r1, #4
 800645e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006462:	f1b9 0f00 	cmp.w	r9, #0
 8006466:	d021      	beq.n	80064ac <__multiply+0x140>
 8006468:	46ae      	mov	lr, r5
 800646a:	f04f 0a00 	mov.w	sl, #0
 800646e:	682b      	ldr	r3, [r5, #0]
 8006470:	f104 0c14 	add.w	ip, r4, #20
 8006474:	f8bc b000 	ldrh.w	fp, [ip]
 8006478:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800647c:	b29b      	uxth	r3, r3
 800647e:	fb09 770b 	mla	r7, r9, fp, r7
 8006482:	4457      	add	r7, sl
 8006484:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006488:	f84e 3b04 	str.w	r3, [lr], #4
 800648c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006490:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006494:	f8be 3000 	ldrh.w	r3, [lr]
 8006498:	4562      	cmp	r2, ip
 800649a:	fb09 330a 	mla	r3, r9, sl, r3
 800649e:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80064a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80064a6:	d8e5      	bhi.n	8006474 <__multiply+0x108>
 80064a8:	9f01      	ldr	r7, [sp, #4]
 80064aa:	51eb      	str	r3, [r5, r7]
 80064ac:	3504      	adds	r5, #4
 80064ae:	e79a      	b.n	80063e6 <__multiply+0x7a>
 80064b0:	3e01      	subs	r6, #1
 80064b2:	e79c      	b.n	80063ee <__multiply+0x82>
 80064b4:	080089e3 	.word	0x080089e3
 80064b8:	080089f4 	.word	0x080089f4

080064bc <__pow5mult>:
 80064bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064c0:	4615      	mov	r5, r2
 80064c2:	f012 0203 	ands.w	r2, r2, #3
 80064c6:	4607      	mov	r7, r0
 80064c8:	460e      	mov	r6, r1
 80064ca:	d007      	beq.n	80064dc <__pow5mult+0x20>
 80064cc:	4c25      	ldr	r4, [pc, #148]	@ (8006564 <__pow5mult+0xa8>)
 80064ce:	3a01      	subs	r2, #1
 80064d0:	2300      	movs	r3, #0
 80064d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80064d6:	f7ff fe57 	bl	8006188 <__multadd>
 80064da:	4606      	mov	r6, r0
 80064dc:	10ad      	asrs	r5, r5, #2
 80064de:	d03d      	beq.n	800655c <__pow5mult+0xa0>
 80064e0:	69fc      	ldr	r4, [r7, #28]
 80064e2:	b97c      	cbnz	r4, 8006504 <__pow5mult+0x48>
 80064e4:	2010      	movs	r0, #16
 80064e6:	f7ff fd37 	bl	8005f58 <malloc>
 80064ea:	4602      	mov	r2, r0
 80064ec:	61f8      	str	r0, [r7, #28]
 80064ee:	b928      	cbnz	r0, 80064fc <__pow5mult+0x40>
 80064f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80064f4:	4b1c      	ldr	r3, [pc, #112]	@ (8006568 <__pow5mult+0xac>)
 80064f6:	481d      	ldr	r0, [pc, #116]	@ (800656c <__pow5mult+0xb0>)
 80064f8:	f001 fd2c 	bl	8007f54 <__assert_func>
 80064fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006500:	6004      	str	r4, [r0, #0]
 8006502:	60c4      	str	r4, [r0, #12]
 8006504:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006508:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800650c:	b94c      	cbnz	r4, 8006522 <__pow5mult+0x66>
 800650e:	f240 2171 	movw	r1, #625	@ 0x271
 8006512:	4638      	mov	r0, r7
 8006514:	f7ff ff14 	bl	8006340 <__i2b>
 8006518:	2300      	movs	r3, #0
 800651a:	4604      	mov	r4, r0
 800651c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006520:	6003      	str	r3, [r0, #0]
 8006522:	f04f 0900 	mov.w	r9, #0
 8006526:	07eb      	lsls	r3, r5, #31
 8006528:	d50a      	bpl.n	8006540 <__pow5mult+0x84>
 800652a:	4631      	mov	r1, r6
 800652c:	4622      	mov	r2, r4
 800652e:	4638      	mov	r0, r7
 8006530:	f7ff ff1c 	bl	800636c <__multiply>
 8006534:	4680      	mov	r8, r0
 8006536:	4631      	mov	r1, r6
 8006538:	4638      	mov	r0, r7
 800653a:	f7ff fe03 	bl	8006144 <_Bfree>
 800653e:	4646      	mov	r6, r8
 8006540:	106d      	asrs	r5, r5, #1
 8006542:	d00b      	beq.n	800655c <__pow5mult+0xa0>
 8006544:	6820      	ldr	r0, [r4, #0]
 8006546:	b938      	cbnz	r0, 8006558 <__pow5mult+0x9c>
 8006548:	4622      	mov	r2, r4
 800654a:	4621      	mov	r1, r4
 800654c:	4638      	mov	r0, r7
 800654e:	f7ff ff0d 	bl	800636c <__multiply>
 8006552:	6020      	str	r0, [r4, #0]
 8006554:	f8c0 9000 	str.w	r9, [r0]
 8006558:	4604      	mov	r4, r0
 800655a:	e7e4      	b.n	8006526 <__pow5mult+0x6a>
 800655c:	4630      	mov	r0, r6
 800655e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006562:	bf00      	nop
 8006564:	08008a50 	.word	0x08008a50
 8006568:	08008974 	.word	0x08008974
 800656c:	080089f4 	.word	0x080089f4

08006570 <__lshift>:
 8006570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006574:	460c      	mov	r4, r1
 8006576:	4607      	mov	r7, r0
 8006578:	4691      	mov	r9, r2
 800657a:	6923      	ldr	r3, [r4, #16]
 800657c:	6849      	ldr	r1, [r1, #4]
 800657e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006582:	68a3      	ldr	r3, [r4, #8]
 8006584:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006588:	f108 0601 	add.w	r6, r8, #1
 800658c:	42b3      	cmp	r3, r6
 800658e:	db0b      	blt.n	80065a8 <__lshift+0x38>
 8006590:	4638      	mov	r0, r7
 8006592:	f7ff fd97 	bl	80060c4 <_Balloc>
 8006596:	4605      	mov	r5, r0
 8006598:	b948      	cbnz	r0, 80065ae <__lshift+0x3e>
 800659a:	4602      	mov	r2, r0
 800659c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80065a0:	4b27      	ldr	r3, [pc, #156]	@ (8006640 <__lshift+0xd0>)
 80065a2:	4828      	ldr	r0, [pc, #160]	@ (8006644 <__lshift+0xd4>)
 80065a4:	f001 fcd6 	bl	8007f54 <__assert_func>
 80065a8:	3101      	adds	r1, #1
 80065aa:	005b      	lsls	r3, r3, #1
 80065ac:	e7ee      	b.n	800658c <__lshift+0x1c>
 80065ae:	2300      	movs	r3, #0
 80065b0:	f100 0114 	add.w	r1, r0, #20
 80065b4:	f100 0210 	add.w	r2, r0, #16
 80065b8:	4618      	mov	r0, r3
 80065ba:	4553      	cmp	r3, sl
 80065bc:	db33      	blt.n	8006626 <__lshift+0xb6>
 80065be:	6920      	ldr	r0, [r4, #16]
 80065c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065c4:	f104 0314 	add.w	r3, r4, #20
 80065c8:	f019 091f 	ands.w	r9, r9, #31
 80065cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80065d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80065d4:	d02b      	beq.n	800662e <__lshift+0xbe>
 80065d6:	468a      	mov	sl, r1
 80065d8:	2200      	movs	r2, #0
 80065da:	f1c9 0e20 	rsb	lr, r9, #32
 80065de:	6818      	ldr	r0, [r3, #0]
 80065e0:	fa00 f009 	lsl.w	r0, r0, r9
 80065e4:	4310      	orrs	r0, r2
 80065e6:	f84a 0b04 	str.w	r0, [sl], #4
 80065ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80065ee:	459c      	cmp	ip, r3
 80065f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80065f4:	d8f3      	bhi.n	80065de <__lshift+0x6e>
 80065f6:	ebac 0304 	sub.w	r3, ip, r4
 80065fa:	3b15      	subs	r3, #21
 80065fc:	f023 0303 	bic.w	r3, r3, #3
 8006600:	3304      	adds	r3, #4
 8006602:	f104 0015 	add.w	r0, r4, #21
 8006606:	4584      	cmp	ip, r0
 8006608:	bf38      	it	cc
 800660a:	2304      	movcc	r3, #4
 800660c:	50ca      	str	r2, [r1, r3]
 800660e:	b10a      	cbz	r2, 8006614 <__lshift+0xa4>
 8006610:	f108 0602 	add.w	r6, r8, #2
 8006614:	3e01      	subs	r6, #1
 8006616:	4638      	mov	r0, r7
 8006618:	4621      	mov	r1, r4
 800661a:	612e      	str	r6, [r5, #16]
 800661c:	f7ff fd92 	bl	8006144 <_Bfree>
 8006620:	4628      	mov	r0, r5
 8006622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006626:	f842 0f04 	str.w	r0, [r2, #4]!
 800662a:	3301      	adds	r3, #1
 800662c:	e7c5      	b.n	80065ba <__lshift+0x4a>
 800662e:	3904      	subs	r1, #4
 8006630:	f853 2b04 	ldr.w	r2, [r3], #4
 8006634:	459c      	cmp	ip, r3
 8006636:	f841 2f04 	str.w	r2, [r1, #4]!
 800663a:	d8f9      	bhi.n	8006630 <__lshift+0xc0>
 800663c:	e7ea      	b.n	8006614 <__lshift+0xa4>
 800663e:	bf00      	nop
 8006640:	080089e3 	.word	0x080089e3
 8006644:	080089f4 	.word	0x080089f4

08006648 <__mcmp>:
 8006648:	4603      	mov	r3, r0
 800664a:	690a      	ldr	r2, [r1, #16]
 800664c:	6900      	ldr	r0, [r0, #16]
 800664e:	b530      	push	{r4, r5, lr}
 8006650:	1a80      	subs	r0, r0, r2
 8006652:	d10e      	bne.n	8006672 <__mcmp+0x2a>
 8006654:	3314      	adds	r3, #20
 8006656:	3114      	adds	r1, #20
 8006658:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800665c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006660:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006664:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006668:	4295      	cmp	r5, r2
 800666a:	d003      	beq.n	8006674 <__mcmp+0x2c>
 800666c:	d205      	bcs.n	800667a <__mcmp+0x32>
 800666e:	f04f 30ff 	mov.w	r0, #4294967295
 8006672:	bd30      	pop	{r4, r5, pc}
 8006674:	42a3      	cmp	r3, r4
 8006676:	d3f3      	bcc.n	8006660 <__mcmp+0x18>
 8006678:	e7fb      	b.n	8006672 <__mcmp+0x2a>
 800667a:	2001      	movs	r0, #1
 800667c:	e7f9      	b.n	8006672 <__mcmp+0x2a>
	...

08006680 <__mdiff>:
 8006680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006684:	4689      	mov	r9, r1
 8006686:	4606      	mov	r6, r0
 8006688:	4611      	mov	r1, r2
 800668a:	4648      	mov	r0, r9
 800668c:	4614      	mov	r4, r2
 800668e:	f7ff ffdb 	bl	8006648 <__mcmp>
 8006692:	1e05      	subs	r5, r0, #0
 8006694:	d112      	bne.n	80066bc <__mdiff+0x3c>
 8006696:	4629      	mov	r1, r5
 8006698:	4630      	mov	r0, r6
 800669a:	f7ff fd13 	bl	80060c4 <_Balloc>
 800669e:	4602      	mov	r2, r0
 80066a0:	b928      	cbnz	r0, 80066ae <__mdiff+0x2e>
 80066a2:	f240 2137 	movw	r1, #567	@ 0x237
 80066a6:	4b3e      	ldr	r3, [pc, #248]	@ (80067a0 <__mdiff+0x120>)
 80066a8:	483e      	ldr	r0, [pc, #248]	@ (80067a4 <__mdiff+0x124>)
 80066aa:	f001 fc53 	bl	8007f54 <__assert_func>
 80066ae:	2301      	movs	r3, #1
 80066b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80066b4:	4610      	mov	r0, r2
 80066b6:	b003      	add	sp, #12
 80066b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066bc:	bfbc      	itt	lt
 80066be:	464b      	movlt	r3, r9
 80066c0:	46a1      	movlt	r9, r4
 80066c2:	4630      	mov	r0, r6
 80066c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80066c8:	bfba      	itte	lt
 80066ca:	461c      	movlt	r4, r3
 80066cc:	2501      	movlt	r5, #1
 80066ce:	2500      	movge	r5, #0
 80066d0:	f7ff fcf8 	bl	80060c4 <_Balloc>
 80066d4:	4602      	mov	r2, r0
 80066d6:	b918      	cbnz	r0, 80066e0 <__mdiff+0x60>
 80066d8:	f240 2145 	movw	r1, #581	@ 0x245
 80066dc:	4b30      	ldr	r3, [pc, #192]	@ (80067a0 <__mdiff+0x120>)
 80066de:	e7e3      	b.n	80066a8 <__mdiff+0x28>
 80066e0:	f100 0b14 	add.w	fp, r0, #20
 80066e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80066e8:	f109 0310 	add.w	r3, r9, #16
 80066ec:	60c5      	str	r5, [r0, #12]
 80066ee:	f04f 0c00 	mov.w	ip, #0
 80066f2:	f109 0514 	add.w	r5, r9, #20
 80066f6:	46d9      	mov	r9, fp
 80066f8:	6926      	ldr	r6, [r4, #16]
 80066fa:	f104 0e14 	add.w	lr, r4, #20
 80066fe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006702:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006706:	9301      	str	r3, [sp, #4]
 8006708:	9b01      	ldr	r3, [sp, #4]
 800670a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800670e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006712:	b281      	uxth	r1, r0
 8006714:	9301      	str	r3, [sp, #4]
 8006716:	fa1f f38a 	uxth.w	r3, sl
 800671a:	1a5b      	subs	r3, r3, r1
 800671c:	0c00      	lsrs	r0, r0, #16
 800671e:	4463      	add	r3, ip
 8006720:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006724:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006728:	b29b      	uxth	r3, r3
 800672a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800672e:	4576      	cmp	r6, lr
 8006730:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006734:	f849 3b04 	str.w	r3, [r9], #4
 8006738:	d8e6      	bhi.n	8006708 <__mdiff+0x88>
 800673a:	1b33      	subs	r3, r6, r4
 800673c:	3b15      	subs	r3, #21
 800673e:	f023 0303 	bic.w	r3, r3, #3
 8006742:	3415      	adds	r4, #21
 8006744:	3304      	adds	r3, #4
 8006746:	42a6      	cmp	r6, r4
 8006748:	bf38      	it	cc
 800674a:	2304      	movcc	r3, #4
 800674c:	441d      	add	r5, r3
 800674e:	445b      	add	r3, fp
 8006750:	461e      	mov	r6, r3
 8006752:	462c      	mov	r4, r5
 8006754:	4544      	cmp	r4, r8
 8006756:	d30e      	bcc.n	8006776 <__mdiff+0xf6>
 8006758:	f108 0103 	add.w	r1, r8, #3
 800675c:	1b49      	subs	r1, r1, r5
 800675e:	f021 0103 	bic.w	r1, r1, #3
 8006762:	3d03      	subs	r5, #3
 8006764:	45a8      	cmp	r8, r5
 8006766:	bf38      	it	cc
 8006768:	2100      	movcc	r1, #0
 800676a:	440b      	add	r3, r1
 800676c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006770:	b199      	cbz	r1, 800679a <__mdiff+0x11a>
 8006772:	6117      	str	r7, [r2, #16]
 8006774:	e79e      	b.n	80066b4 <__mdiff+0x34>
 8006776:	46e6      	mov	lr, ip
 8006778:	f854 1b04 	ldr.w	r1, [r4], #4
 800677c:	fa1f fc81 	uxth.w	ip, r1
 8006780:	44f4      	add	ip, lr
 8006782:	0c08      	lsrs	r0, r1, #16
 8006784:	4471      	add	r1, lr
 8006786:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800678a:	b289      	uxth	r1, r1
 800678c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006790:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006794:	f846 1b04 	str.w	r1, [r6], #4
 8006798:	e7dc      	b.n	8006754 <__mdiff+0xd4>
 800679a:	3f01      	subs	r7, #1
 800679c:	e7e6      	b.n	800676c <__mdiff+0xec>
 800679e:	bf00      	nop
 80067a0:	080089e3 	.word	0x080089e3
 80067a4:	080089f4 	.word	0x080089f4

080067a8 <__ulp>:
 80067a8:	4b0e      	ldr	r3, [pc, #56]	@ (80067e4 <__ulp+0x3c>)
 80067aa:	400b      	ands	r3, r1
 80067ac:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	dc08      	bgt.n	80067c6 <__ulp+0x1e>
 80067b4:	425b      	negs	r3, r3
 80067b6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80067ba:	ea4f 5223 	mov.w	r2, r3, asr #20
 80067be:	da04      	bge.n	80067ca <__ulp+0x22>
 80067c0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80067c4:	4113      	asrs	r3, r2
 80067c6:	2200      	movs	r2, #0
 80067c8:	e008      	b.n	80067dc <__ulp+0x34>
 80067ca:	f1a2 0314 	sub.w	r3, r2, #20
 80067ce:	2b1e      	cmp	r3, #30
 80067d0:	bfd6      	itet	le
 80067d2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80067d6:	2201      	movgt	r2, #1
 80067d8:	40da      	lsrle	r2, r3
 80067da:	2300      	movs	r3, #0
 80067dc:	4619      	mov	r1, r3
 80067de:	4610      	mov	r0, r2
 80067e0:	4770      	bx	lr
 80067e2:	bf00      	nop
 80067e4:	7ff00000 	.word	0x7ff00000

080067e8 <__b2d>:
 80067e8:	6902      	ldr	r2, [r0, #16]
 80067ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ec:	f100 0614 	add.w	r6, r0, #20
 80067f0:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80067f4:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80067f8:	4f1e      	ldr	r7, [pc, #120]	@ (8006874 <__b2d+0x8c>)
 80067fa:	4620      	mov	r0, r4
 80067fc:	f7ff fd54 	bl	80062a8 <__hi0bits>
 8006800:	4603      	mov	r3, r0
 8006802:	f1c0 0020 	rsb	r0, r0, #32
 8006806:	2b0a      	cmp	r3, #10
 8006808:	f1a2 0504 	sub.w	r5, r2, #4
 800680c:	6008      	str	r0, [r1, #0]
 800680e:	dc12      	bgt.n	8006836 <__b2d+0x4e>
 8006810:	42ae      	cmp	r6, r5
 8006812:	bf2c      	ite	cs
 8006814:	2200      	movcs	r2, #0
 8006816:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800681a:	f1c3 0c0b 	rsb	ip, r3, #11
 800681e:	3315      	adds	r3, #21
 8006820:	fa24 fe0c 	lsr.w	lr, r4, ip
 8006824:	fa04 f303 	lsl.w	r3, r4, r3
 8006828:	fa22 f20c 	lsr.w	r2, r2, ip
 800682c:	ea4e 0107 	orr.w	r1, lr, r7
 8006830:	431a      	orrs	r2, r3
 8006832:	4610      	mov	r0, r2
 8006834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006836:	42ae      	cmp	r6, r5
 8006838:	bf36      	itet	cc
 800683a:	f1a2 0508 	subcc.w	r5, r2, #8
 800683e:	2200      	movcs	r2, #0
 8006840:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006844:	3b0b      	subs	r3, #11
 8006846:	d012      	beq.n	800686e <__b2d+0x86>
 8006848:	f1c3 0720 	rsb	r7, r3, #32
 800684c:	fa22 f107 	lsr.w	r1, r2, r7
 8006850:	409c      	lsls	r4, r3
 8006852:	430c      	orrs	r4, r1
 8006854:	42b5      	cmp	r5, r6
 8006856:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800685a:	bf94      	ite	ls
 800685c:	2400      	movls	r4, #0
 800685e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8006862:	409a      	lsls	r2, r3
 8006864:	40fc      	lsrs	r4, r7
 8006866:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800686a:	4322      	orrs	r2, r4
 800686c:	e7e1      	b.n	8006832 <__b2d+0x4a>
 800686e:	ea44 0107 	orr.w	r1, r4, r7
 8006872:	e7de      	b.n	8006832 <__b2d+0x4a>
 8006874:	3ff00000 	.word	0x3ff00000

08006878 <__d2b>:
 8006878:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800687c:	2101      	movs	r1, #1
 800687e:	4690      	mov	r8, r2
 8006880:	4699      	mov	r9, r3
 8006882:	9e08      	ldr	r6, [sp, #32]
 8006884:	f7ff fc1e 	bl	80060c4 <_Balloc>
 8006888:	4604      	mov	r4, r0
 800688a:	b930      	cbnz	r0, 800689a <__d2b+0x22>
 800688c:	4602      	mov	r2, r0
 800688e:	f240 310f 	movw	r1, #783	@ 0x30f
 8006892:	4b23      	ldr	r3, [pc, #140]	@ (8006920 <__d2b+0xa8>)
 8006894:	4823      	ldr	r0, [pc, #140]	@ (8006924 <__d2b+0xac>)
 8006896:	f001 fb5d 	bl	8007f54 <__assert_func>
 800689a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800689e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80068a2:	b10d      	cbz	r5, 80068a8 <__d2b+0x30>
 80068a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068a8:	9301      	str	r3, [sp, #4]
 80068aa:	f1b8 0300 	subs.w	r3, r8, #0
 80068ae:	d024      	beq.n	80068fa <__d2b+0x82>
 80068b0:	4668      	mov	r0, sp
 80068b2:	9300      	str	r3, [sp, #0]
 80068b4:	f7ff fd17 	bl	80062e6 <__lo0bits>
 80068b8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80068bc:	b1d8      	cbz	r0, 80068f6 <__d2b+0x7e>
 80068be:	f1c0 0320 	rsb	r3, r0, #32
 80068c2:	fa02 f303 	lsl.w	r3, r2, r3
 80068c6:	430b      	orrs	r3, r1
 80068c8:	40c2      	lsrs	r2, r0
 80068ca:	6163      	str	r3, [r4, #20]
 80068cc:	9201      	str	r2, [sp, #4]
 80068ce:	9b01      	ldr	r3, [sp, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	bf0c      	ite	eq
 80068d4:	2201      	moveq	r2, #1
 80068d6:	2202      	movne	r2, #2
 80068d8:	61a3      	str	r3, [r4, #24]
 80068da:	6122      	str	r2, [r4, #16]
 80068dc:	b1ad      	cbz	r5, 800690a <__d2b+0x92>
 80068de:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80068e2:	4405      	add	r5, r0
 80068e4:	6035      	str	r5, [r6, #0]
 80068e6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80068ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068ec:	6018      	str	r0, [r3, #0]
 80068ee:	4620      	mov	r0, r4
 80068f0:	b002      	add	sp, #8
 80068f2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80068f6:	6161      	str	r1, [r4, #20]
 80068f8:	e7e9      	b.n	80068ce <__d2b+0x56>
 80068fa:	a801      	add	r0, sp, #4
 80068fc:	f7ff fcf3 	bl	80062e6 <__lo0bits>
 8006900:	9b01      	ldr	r3, [sp, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	6163      	str	r3, [r4, #20]
 8006906:	3020      	adds	r0, #32
 8006908:	e7e7      	b.n	80068da <__d2b+0x62>
 800690a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800690e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006912:	6030      	str	r0, [r6, #0]
 8006914:	6918      	ldr	r0, [r3, #16]
 8006916:	f7ff fcc7 	bl	80062a8 <__hi0bits>
 800691a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800691e:	e7e4      	b.n	80068ea <__d2b+0x72>
 8006920:	080089e3 	.word	0x080089e3
 8006924:	080089f4 	.word	0x080089f4

08006928 <__ratio>:
 8006928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800692c:	b085      	sub	sp, #20
 800692e:	e9cd 1000 	strd	r1, r0, [sp]
 8006932:	a902      	add	r1, sp, #8
 8006934:	f7ff ff58 	bl	80067e8 <__b2d>
 8006938:	468b      	mov	fp, r1
 800693a:	4606      	mov	r6, r0
 800693c:	460f      	mov	r7, r1
 800693e:	9800      	ldr	r0, [sp, #0]
 8006940:	a903      	add	r1, sp, #12
 8006942:	f7ff ff51 	bl	80067e8 <__b2d>
 8006946:	460d      	mov	r5, r1
 8006948:	9b01      	ldr	r3, [sp, #4]
 800694a:	4689      	mov	r9, r1
 800694c:	6919      	ldr	r1, [r3, #16]
 800694e:	9b00      	ldr	r3, [sp, #0]
 8006950:	4604      	mov	r4, r0
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	4630      	mov	r0, r6
 8006956:	1ac9      	subs	r1, r1, r3
 8006958:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800695c:	1a9b      	subs	r3, r3, r2
 800695e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006962:	2b00      	cmp	r3, #0
 8006964:	bfcd      	iteet	gt
 8006966:	463a      	movgt	r2, r7
 8006968:	462a      	movle	r2, r5
 800696a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800696e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8006972:	bfd8      	it	le
 8006974:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006978:	464b      	mov	r3, r9
 800697a:	4622      	mov	r2, r4
 800697c:	4659      	mov	r1, fp
 800697e:	f7f9 fed5 	bl	800072c <__aeabi_ddiv>
 8006982:	b005      	add	sp, #20
 8006984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006988 <__copybits>:
 8006988:	3901      	subs	r1, #1
 800698a:	b570      	push	{r4, r5, r6, lr}
 800698c:	1149      	asrs	r1, r1, #5
 800698e:	6914      	ldr	r4, [r2, #16]
 8006990:	3101      	adds	r1, #1
 8006992:	f102 0314 	add.w	r3, r2, #20
 8006996:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800699a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800699e:	1f05      	subs	r5, r0, #4
 80069a0:	42a3      	cmp	r3, r4
 80069a2:	d30c      	bcc.n	80069be <__copybits+0x36>
 80069a4:	1aa3      	subs	r3, r4, r2
 80069a6:	3b11      	subs	r3, #17
 80069a8:	f023 0303 	bic.w	r3, r3, #3
 80069ac:	3211      	adds	r2, #17
 80069ae:	42a2      	cmp	r2, r4
 80069b0:	bf88      	it	hi
 80069b2:	2300      	movhi	r3, #0
 80069b4:	4418      	add	r0, r3
 80069b6:	2300      	movs	r3, #0
 80069b8:	4288      	cmp	r0, r1
 80069ba:	d305      	bcc.n	80069c8 <__copybits+0x40>
 80069bc:	bd70      	pop	{r4, r5, r6, pc}
 80069be:	f853 6b04 	ldr.w	r6, [r3], #4
 80069c2:	f845 6f04 	str.w	r6, [r5, #4]!
 80069c6:	e7eb      	b.n	80069a0 <__copybits+0x18>
 80069c8:	f840 3b04 	str.w	r3, [r0], #4
 80069cc:	e7f4      	b.n	80069b8 <__copybits+0x30>

080069ce <__any_on>:
 80069ce:	f100 0214 	add.w	r2, r0, #20
 80069d2:	6900      	ldr	r0, [r0, #16]
 80069d4:	114b      	asrs	r3, r1, #5
 80069d6:	4298      	cmp	r0, r3
 80069d8:	b510      	push	{r4, lr}
 80069da:	db11      	blt.n	8006a00 <__any_on+0x32>
 80069dc:	dd0a      	ble.n	80069f4 <__any_on+0x26>
 80069de:	f011 011f 	ands.w	r1, r1, #31
 80069e2:	d007      	beq.n	80069f4 <__any_on+0x26>
 80069e4:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80069e8:	fa24 f001 	lsr.w	r0, r4, r1
 80069ec:	fa00 f101 	lsl.w	r1, r0, r1
 80069f0:	428c      	cmp	r4, r1
 80069f2:	d10b      	bne.n	8006a0c <__any_on+0x3e>
 80069f4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d803      	bhi.n	8006a04 <__any_on+0x36>
 80069fc:	2000      	movs	r0, #0
 80069fe:	bd10      	pop	{r4, pc}
 8006a00:	4603      	mov	r3, r0
 8006a02:	e7f7      	b.n	80069f4 <__any_on+0x26>
 8006a04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a08:	2900      	cmp	r1, #0
 8006a0a:	d0f5      	beq.n	80069f8 <__any_on+0x2a>
 8006a0c:	2001      	movs	r0, #1
 8006a0e:	e7f6      	b.n	80069fe <__any_on+0x30>

08006a10 <sulp>:
 8006a10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a14:	460f      	mov	r7, r1
 8006a16:	4690      	mov	r8, r2
 8006a18:	f7ff fec6 	bl	80067a8 <__ulp>
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	460d      	mov	r5, r1
 8006a20:	f1b8 0f00 	cmp.w	r8, #0
 8006a24:	d011      	beq.n	8006a4a <sulp+0x3a>
 8006a26:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006a2a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	dd0b      	ble.n	8006a4a <sulp+0x3a>
 8006a32:	2400      	movs	r4, #0
 8006a34:	051b      	lsls	r3, r3, #20
 8006a36:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006a3a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006a3e:	4622      	mov	r2, r4
 8006a40:	462b      	mov	r3, r5
 8006a42:	f7f9 fd49 	bl	80004d8 <__aeabi_dmul>
 8006a46:	4604      	mov	r4, r0
 8006a48:	460d      	mov	r5, r1
 8006a4a:	4620      	mov	r0, r4
 8006a4c:	4629      	mov	r1, r5
 8006a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a52:	0000      	movs	r0, r0
 8006a54:	0000      	movs	r0, r0
	...

08006a58 <_strtod_l>:
 8006a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a5c:	b09f      	sub	sp, #124	@ 0x7c
 8006a5e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006a60:	2200      	movs	r2, #0
 8006a62:	460c      	mov	r4, r1
 8006a64:	921a      	str	r2, [sp, #104]	@ 0x68
 8006a66:	f04f 0a00 	mov.w	sl, #0
 8006a6a:	f04f 0b00 	mov.w	fp, #0
 8006a6e:	460a      	mov	r2, r1
 8006a70:	9005      	str	r0, [sp, #20]
 8006a72:	9219      	str	r2, [sp, #100]	@ 0x64
 8006a74:	7811      	ldrb	r1, [r2, #0]
 8006a76:	292b      	cmp	r1, #43	@ 0x2b
 8006a78:	d048      	beq.n	8006b0c <_strtod_l+0xb4>
 8006a7a:	d836      	bhi.n	8006aea <_strtod_l+0x92>
 8006a7c:	290d      	cmp	r1, #13
 8006a7e:	d830      	bhi.n	8006ae2 <_strtod_l+0x8a>
 8006a80:	2908      	cmp	r1, #8
 8006a82:	d830      	bhi.n	8006ae6 <_strtod_l+0x8e>
 8006a84:	2900      	cmp	r1, #0
 8006a86:	d039      	beq.n	8006afc <_strtod_l+0xa4>
 8006a88:	2200      	movs	r2, #0
 8006a8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006a8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006a8e:	782a      	ldrb	r2, [r5, #0]
 8006a90:	2a30      	cmp	r2, #48	@ 0x30
 8006a92:	f040 80b1 	bne.w	8006bf8 <_strtod_l+0x1a0>
 8006a96:	786a      	ldrb	r2, [r5, #1]
 8006a98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006a9c:	2a58      	cmp	r2, #88	@ 0x58
 8006a9e:	d16c      	bne.n	8006b7a <_strtod_l+0x122>
 8006aa0:	9302      	str	r3, [sp, #8]
 8006aa2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006aa4:	4a8e      	ldr	r2, [pc, #568]	@ (8006ce0 <_strtod_l+0x288>)
 8006aa6:	9301      	str	r3, [sp, #4]
 8006aa8:	ab1a      	add	r3, sp, #104	@ 0x68
 8006aaa:	9300      	str	r3, [sp, #0]
 8006aac:	9805      	ldr	r0, [sp, #20]
 8006aae:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006ab0:	a919      	add	r1, sp, #100	@ 0x64
 8006ab2:	f001 fae9 	bl	8008088 <__gethex>
 8006ab6:	f010 060f 	ands.w	r6, r0, #15
 8006aba:	4604      	mov	r4, r0
 8006abc:	d005      	beq.n	8006aca <_strtod_l+0x72>
 8006abe:	2e06      	cmp	r6, #6
 8006ac0:	d126      	bne.n	8006b10 <_strtod_l+0xb8>
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	3501      	adds	r5, #1
 8006ac6:	9519      	str	r5, [sp, #100]	@ 0x64
 8006ac8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006aca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	f040 8584 	bne.w	80075da <_strtod_l+0xb82>
 8006ad2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ad4:	b1bb      	cbz	r3, 8006b06 <_strtod_l+0xae>
 8006ad6:	4650      	mov	r0, sl
 8006ad8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8006adc:	b01f      	add	sp, #124	@ 0x7c
 8006ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ae2:	2920      	cmp	r1, #32
 8006ae4:	d1d0      	bne.n	8006a88 <_strtod_l+0x30>
 8006ae6:	3201      	adds	r2, #1
 8006ae8:	e7c3      	b.n	8006a72 <_strtod_l+0x1a>
 8006aea:	292d      	cmp	r1, #45	@ 0x2d
 8006aec:	d1cc      	bne.n	8006a88 <_strtod_l+0x30>
 8006aee:	2101      	movs	r1, #1
 8006af0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8006af2:	1c51      	adds	r1, r2, #1
 8006af4:	9119      	str	r1, [sp, #100]	@ 0x64
 8006af6:	7852      	ldrb	r2, [r2, #1]
 8006af8:	2a00      	cmp	r2, #0
 8006afa:	d1c7      	bne.n	8006a8c <_strtod_l+0x34>
 8006afc:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006afe:	9419      	str	r4, [sp, #100]	@ 0x64
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	f040 8568 	bne.w	80075d6 <_strtod_l+0xb7e>
 8006b06:	4650      	mov	r0, sl
 8006b08:	4659      	mov	r1, fp
 8006b0a:	e7e7      	b.n	8006adc <_strtod_l+0x84>
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	e7ef      	b.n	8006af0 <_strtod_l+0x98>
 8006b10:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006b12:	b13a      	cbz	r2, 8006b24 <_strtod_l+0xcc>
 8006b14:	2135      	movs	r1, #53	@ 0x35
 8006b16:	a81c      	add	r0, sp, #112	@ 0x70
 8006b18:	f7ff ff36 	bl	8006988 <__copybits>
 8006b1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006b1e:	9805      	ldr	r0, [sp, #20]
 8006b20:	f7ff fb10 	bl	8006144 <_Bfree>
 8006b24:	3e01      	subs	r6, #1
 8006b26:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006b28:	2e04      	cmp	r6, #4
 8006b2a:	d806      	bhi.n	8006b3a <_strtod_l+0xe2>
 8006b2c:	e8df f006 	tbb	[pc, r6]
 8006b30:	201d0314 	.word	0x201d0314
 8006b34:	14          	.byte	0x14
 8006b35:	00          	.byte	0x00
 8006b36:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8006b3a:	05e1      	lsls	r1, r4, #23
 8006b3c:	bf48      	it	mi
 8006b3e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8006b42:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8006b46:	0d1b      	lsrs	r3, r3, #20
 8006b48:	051b      	lsls	r3, r3, #20
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1bd      	bne.n	8006aca <_strtod_l+0x72>
 8006b4e:	f7fe fb2b 	bl	80051a8 <__errno>
 8006b52:	2322      	movs	r3, #34	@ 0x22
 8006b54:	6003      	str	r3, [r0, #0]
 8006b56:	e7b8      	b.n	8006aca <_strtod_l+0x72>
 8006b58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006b5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8006b60:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006b64:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006b68:	e7e7      	b.n	8006b3a <_strtod_l+0xe2>
 8006b6a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8006ce4 <_strtod_l+0x28c>
 8006b6e:	e7e4      	b.n	8006b3a <_strtod_l+0xe2>
 8006b70:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8006b74:	f04f 3aff 	mov.w	sl, #4294967295
 8006b78:	e7df      	b.n	8006b3a <_strtod_l+0xe2>
 8006b7a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b7c:	1c5a      	adds	r2, r3, #1
 8006b7e:	9219      	str	r2, [sp, #100]	@ 0x64
 8006b80:	785b      	ldrb	r3, [r3, #1]
 8006b82:	2b30      	cmp	r3, #48	@ 0x30
 8006b84:	d0f9      	beq.n	8006b7a <_strtod_l+0x122>
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d09f      	beq.n	8006aca <_strtod_l+0x72>
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006b90:	220a      	movs	r2, #10
 8006b92:	930c      	str	r3, [sp, #48]	@ 0x30
 8006b94:	2300      	movs	r3, #0
 8006b96:	461f      	mov	r7, r3
 8006b98:	9308      	str	r3, [sp, #32]
 8006b9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b9c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8006b9e:	7805      	ldrb	r5, [r0, #0]
 8006ba0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8006ba4:	b2d9      	uxtb	r1, r3
 8006ba6:	2909      	cmp	r1, #9
 8006ba8:	d928      	bls.n	8006bfc <_strtod_l+0x1a4>
 8006baa:	2201      	movs	r2, #1
 8006bac:	494e      	ldr	r1, [pc, #312]	@ (8006ce8 <_strtod_l+0x290>)
 8006bae:	f001 f99b 	bl	8007ee8 <strncmp>
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	d032      	beq.n	8006c1c <_strtod_l+0x1c4>
 8006bb6:	2000      	movs	r0, #0
 8006bb8:	462a      	mov	r2, r5
 8006bba:	4681      	mov	r9, r0
 8006bbc:	463d      	mov	r5, r7
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	2a65      	cmp	r2, #101	@ 0x65
 8006bc2:	d001      	beq.n	8006bc8 <_strtod_l+0x170>
 8006bc4:	2a45      	cmp	r2, #69	@ 0x45
 8006bc6:	d114      	bne.n	8006bf2 <_strtod_l+0x19a>
 8006bc8:	b91d      	cbnz	r5, 8006bd2 <_strtod_l+0x17a>
 8006bca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006bcc:	4302      	orrs	r2, r0
 8006bce:	d095      	beq.n	8006afc <_strtod_l+0xa4>
 8006bd0:	2500      	movs	r5, #0
 8006bd2:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8006bd4:	1c62      	adds	r2, r4, #1
 8006bd6:	9219      	str	r2, [sp, #100]	@ 0x64
 8006bd8:	7862      	ldrb	r2, [r4, #1]
 8006bda:	2a2b      	cmp	r2, #43	@ 0x2b
 8006bdc:	d077      	beq.n	8006cce <_strtod_l+0x276>
 8006bde:	2a2d      	cmp	r2, #45	@ 0x2d
 8006be0:	d07b      	beq.n	8006cda <_strtod_l+0x282>
 8006be2:	f04f 0c00 	mov.w	ip, #0
 8006be6:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8006bea:	2909      	cmp	r1, #9
 8006bec:	f240 8082 	bls.w	8006cf4 <_strtod_l+0x29c>
 8006bf0:	9419      	str	r4, [sp, #100]	@ 0x64
 8006bf2:	f04f 0800 	mov.w	r8, #0
 8006bf6:	e0a2      	b.n	8006d3e <_strtod_l+0x2e6>
 8006bf8:	2300      	movs	r3, #0
 8006bfa:	e7c7      	b.n	8006b8c <_strtod_l+0x134>
 8006bfc:	2f08      	cmp	r7, #8
 8006bfe:	bfd5      	itete	le
 8006c00:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8006c02:	9908      	ldrgt	r1, [sp, #32]
 8006c04:	fb02 3301 	mlale	r3, r2, r1, r3
 8006c08:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006c0c:	f100 0001 	add.w	r0, r0, #1
 8006c10:	bfd4      	ite	le
 8006c12:	930a      	strle	r3, [sp, #40]	@ 0x28
 8006c14:	9308      	strgt	r3, [sp, #32]
 8006c16:	3701      	adds	r7, #1
 8006c18:	9019      	str	r0, [sp, #100]	@ 0x64
 8006c1a:	e7bf      	b.n	8006b9c <_strtod_l+0x144>
 8006c1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c1e:	1c5a      	adds	r2, r3, #1
 8006c20:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c22:	785a      	ldrb	r2, [r3, #1]
 8006c24:	b37f      	cbz	r7, 8006c86 <_strtod_l+0x22e>
 8006c26:	4681      	mov	r9, r0
 8006c28:	463d      	mov	r5, r7
 8006c2a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8006c2e:	2b09      	cmp	r3, #9
 8006c30:	d912      	bls.n	8006c58 <_strtod_l+0x200>
 8006c32:	2301      	movs	r3, #1
 8006c34:	e7c4      	b.n	8006bc0 <_strtod_l+0x168>
 8006c36:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c38:	3001      	adds	r0, #1
 8006c3a:	1c5a      	adds	r2, r3, #1
 8006c3c:	9219      	str	r2, [sp, #100]	@ 0x64
 8006c3e:	785a      	ldrb	r2, [r3, #1]
 8006c40:	2a30      	cmp	r2, #48	@ 0x30
 8006c42:	d0f8      	beq.n	8006c36 <_strtod_l+0x1de>
 8006c44:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8006c48:	2b08      	cmp	r3, #8
 8006c4a:	f200 84cb 	bhi.w	80075e4 <_strtod_l+0xb8c>
 8006c4e:	4681      	mov	r9, r0
 8006c50:	2000      	movs	r0, #0
 8006c52:	4605      	mov	r5, r0
 8006c54:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006c56:	930c      	str	r3, [sp, #48]	@ 0x30
 8006c58:	3a30      	subs	r2, #48	@ 0x30
 8006c5a:	f100 0301 	add.w	r3, r0, #1
 8006c5e:	d02a      	beq.n	8006cb6 <_strtod_l+0x25e>
 8006c60:	4499      	add	r9, r3
 8006c62:	210a      	movs	r1, #10
 8006c64:	462b      	mov	r3, r5
 8006c66:	eb00 0c05 	add.w	ip, r0, r5
 8006c6a:	4563      	cmp	r3, ip
 8006c6c:	d10d      	bne.n	8006c8a <_strtod_l+0x232>
 8006c6e:	1c69      	adds	r1, r5, #1
 8006c70:	4401      	add	r1, r0
 8006c72:	4428      	add	r0, r5
 8006c74:	2808      	cmp	r0, #8
 8006c76:	dc16      	bgt.n	8006ca6 <_strtod_l+0x24e>
 8006c78:	230a      	movs	r3, #10
 8006c7a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006c7c:	fb03 2300 	mla	r3, r3, r0, r2
 8006c80:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c82:	2300      	movs	r3, #0
 8006c84:	e018      	b.n	8006cb8 <_strtod_l+0x260>
 8006c86:	4638      	mov	r0, r7
 8006c88:	e7da      	b.n	8006c40 <_strtod_l+0x1e8>
 8006c8a:	2b08      	cmp	r3, #8
 8006c8c:	f103 0301 	add.w	r3, r3, #1
 8006c90:	dc03      	bgt.n	8006c9a <_strtod_l+0x242>
 8006c92:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8006c94:	434e      	muls	r6, r1
 8006c96:	960a      	str	r6, [sp, #40]	@ 0x28
 8006c98:	e7e7      	b.n	8006c6a <_strtod_l+0x212>
 8006c9a:	2b10      	cmp	r3, #16
 8006c9c:	bfde      	ittt	le
 8006c9e:	9e08      	ldrle	r6, [sp, #32]
 8006ca0:	434e      	mulle	r6, r1
 8006ca2:	9608      	strle	r6, [sp, #32]
 8006ca4:	e7e1      	b.n	8006c6a <_strtod_l+0x212>
 8006ca6:	280f      	cmp	r0, #15
 8006ca8:	dceb      	bgt.n	8006c82 <_strtod_l+0x22a>
 8006caa:	230a      	movs	r3, #10
 8006cac:	9808      	ldr	r0, [sp, #32]
 8006cae:	fb03 2300 	mla	r3, r3, r0, r2
 8006cb2:	9308      	str	r3, [sp, #32]
 8006cb4:	e7e5      	b.n	8006c82 <_strtod_l+0x22a>
 8006cb6:	4629      	mov	r1, r5
 8006cb8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006cba:	460d      	mov	r5, r1
 8006cbc:	1c50      	adds	r0, r2, #1
 8006cbe:	9019      	str	r0, [sp, #100]	@ 0x64
 8006cc0:	7852      	ldrb	r2, [r2, #1]
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	e7b1      	b.n	8006c2a <_strtod_l+0x1d2>
 8006cc6:	f04f 0900 	mov.w	r9, #0
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e77d      	b.n	8006bca <_strtod_l+0x172>
 8006cce:	f04f 0c00 	mov.w	ip, #0
 8006cd2:	1ca2      	adds	r2, r4, #2
 8006cd4:	9219      	str	r2, [sp, #100]	@ 0x64
 8006cd6:	78a2      	ldrb	r2, [r4, #2]
 8006cd8:	e785      	b.n	8006be6 <_strtod_l+0x18e>
 8006cda:	f04f 0c01 	mov.w	ip, #1
 8006cde:	e7f8      	b.n	8006cd2 <_strtod_l+0x27a>
 8006ce0:	08008b68 	.word	0x08008b68
 8006ce4:	7ff00000 	.word	0x7ff00000
 8006ce8:	08008b50 	.word	0x08008b50
 8006cec:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006cee:	1c51      	adds	r1, r2, #1
 8006cf0:	9119      	str	r1, [sp, #100]	@ 0x64
 8006cf2:	7852      	ldrb	r2, [r2, #1]
 8006cf4:	2a30      	cmp	r2, #48	@ 0x30
 8006cf6:	d0f9      	beq.n	8006cec <_strtod_l+0x294>
 8006cf8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8006cfc:	2908      	cmp	r1, #8
 8006cfe:	f63f af78 	bhi.w	8006bf2 <_strtod_l+0x19a>
 8006d02:	f04f 080a 	mov.w	r8, #10
 8006d06:	3a30      	subs	r2, #48	@ 0x30
 8006d08:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d0c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8006d0e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8006d10:	1c56      	adds	r6, r2, #1
 8006d12:	9619      	str	r6, [sp, #100]	@ 0x64
 8006d14:	7852      	ldrb	r2, [r2, #1]
 8006d16:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8006d1a:	f1be 0f09 	cmp.w	lr, #9
 8006d1e:	d939      	bls.n	8006d94 <_strtod_l+0x33c>
 8006d20:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006d22:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8006d26:	1a76      	subs	r6, r6, r1
 8006d28:	2e08      	cmp	r6, #8
 8006d2a:	dc03      	bgt.n	8006d34 <_strtod_l+0x2dc>
 8006d2c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006d2e:	4588      	cmp	r8, r1
 8006d30:	bfa8      	it	ge
 8006d32:	4688      	movge	r8, r1
 8006d34:	f1bc 0f00 	cmp.w	ip, #0
 8006d38:	d001      	beq.n	8006d3e <_strtod_l+0x2e6>
 8006d3a:	f1c8 0800 	rsb	r8, r8, #0
 8006d3e:	2d00      	cmp	r5, #0
 8006d40:	d14e      	bne.n	8006de0 <_strtod_l+0x388>
 8006d42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d44:	4308      	orrs	r0, r1
 8006d46:	f47f aec0 	bne.w	8006aca <_strtod_l+0x72>
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f47f aed6 	bne.w	8006afc <_strtod_l+0xa4>
 8006d50:	2a69      	cmp	r2, #105	@ 0x69
 8006d52:	d028      	beq.n	8006da6 <_strtod_l+0x34e>
 8006d54:	dc25      	bgt.n	8006da2 <_strtod_l+0x34a>
 8006d56:	2a49      	cmp	r2, #73	@ 0x49
 8006d58:	d025      	beq.n	8006da6 <_strtod_l+0x34e>
 8006d5a:	2a4e      	cmp	r2, #78	@ 0x4e
 8006d5c:	f47f aece 	bne.w	8006afc <_strtod_l+0xa4>
 8006d60:	499a      	ldr	r1, [pc, #616]	@ (8006fcc <_strtod_l+0x574>)
 8006d62:	a819      	add	r0, sp, #100	@ 0x64
 8006d64:	f001 fbb2 	bl	80084cc <__match>
 8006d68:	2800      	cmp	r0, #0
 8006d6a:	f43f aec7 	beq.w	8006afc <_strtod_l+0xa4>
 8006d6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006d70:	781b      	ldrb	r3, [r3, #0]
 8006d72:	2b28      	cmp	r3, #40	@ 0x28
 8006d74:	d12e      	bne.n	8006dd4 <_strtod_l+0x37c>
 8006d76:	4996      	ldr	r1, [pc, #600]	@ (8006fd0 <_strtod_l+0x578>)
 8006d78:	aa1c      	add	r2, sp, #112	@ 0x70
 8006d7a:	a819      	add	r0, sp, #100	@ 0x64
 8006d7c:	f001 fbba 	bl	80084f4 <__hexnan>
 8006d80:	2805      	cmp	r0, #5
 8006d82:	d127      	bne.n	8006dd4 <_strtod_l+0x37c>
 8006d84:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006d86:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8006d8a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8006d8e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8006d92:	e69a      	b.n	8006aca <_strtod_l+0x72>
 8006d94:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006d96:	fb08 2101 	mla	r1, r8, r1, r2
 8006d9a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8006d9e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006da0:	e7b5      	b.n	8006d0e <_strtod_l+0x2b6>
 8006da2:	2a6e      	cmp	r2, #110	@ 0x6e
 8006da4:	e7da      	b.n	8006d5c <_strtod_l+0x304>
 8006da6:	498b      	ldr	r1, [pc, #556]	@ (8006fd4 <_strtod_l+0x57c>)
 8006da8:	a819      	add	r0, sp, #100	@ 0x64
 8006daa:	f001 fb8f 	bl	80084cc <__match>
 8006dae:	2800      	cmp	r0, #0
 8006db0:	f43f aea4 	beq.w	8006afc <_strtod_l+0xa4>
 8006db4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006db6:	4988      	ldr	r1, [pc, #544]	@ (8006fd8 <_strtod_l+0x580>)
 8006db8:	3b01      	subs	r3, #1
 8006dba:	a819      	add	r0, sp, #100	@ 0x64
 8006dbc:	9319      	str	r3, [sp, #100]	@ 0x64
 8006dbe:	f001 fb85 	bl	80084cc <__match>
 8006dc2:	b910      	cbnz	r0, 8006dca <_strtod_l+0x372>
 8006dc4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	9319      	str	r3, [sp, #100]	@ 0x64
 8006dca:	f04f 0a00 	mov.w	sl, #0
 8006dce:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 8006fdc <_strtod_l+0x584>
 8006dd2:	e67a      	b.n	8006aca <_strtod_l+0x72>
 8006dd4:	4882      	ldr	r0, [pc, #520]	@ (8006fe0 <_strtod_l+0x588>)
 8006dd6:	f001 f8b7 	bl	8007f48 <nan>
 8006dda:	4682      	mov	sl, r0
 8006ddc:	468b      	mov	fp, r1
 8006dde:	e674      	b.n	8006aca <_strtod_l+0x72>
 8006de0:	eba8 0309 	sub.w	r3, r8, r9
 8006de4:	2f00      	cmp	r7, #0
 8006de6:	bf08      	it	eq
 8006de8:	462f      	moveq	r7, r5
 8006dea:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006dec:	2d10      	cmp	r5, #16
 8006dee:	462c      	mov	r4, r5
 8006df0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006df2:	bfa8      	it	ge
 8006df4:	2410      	movge	r4, #16
 8006df6:	f7f9 faf5 	bl	80003e4 <__aeabi_ui2d>
 8006dfa:	2d09      	cmp	r5, #9
 8006dfc:	4682      	mov	sl, r0
 8006dfe:	468b      	mov	fp, r1
 8006e00:	dc11      	bgt.n	8006e26 <_strtod_l+0x3ce>
 8006e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f43f ae60 	beq.w	8006aca <_strtod_l+0x72>
 8006e0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e0c:	dd76      	ble.n	8006efc <_strtod_l+0x4a4>
 8006e0e:	2b16      	cmp	r3, #22
 8006e10:	dc5d      	bgt.n	8006ece <_strtod_l+0x476>
 8006e12:	4974      	ldr	r1, [pc, #464]	@ (8006fe4 <_strtod_l+0x58c>)
 8006e14:	4652      	mov	r2, sl
 8006e16:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e1a:	465b      	mov	r3, fp
 8006e1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e20:	f7f9 fb5a 	bl	80004d8 <__aeabi_dmul>
 8006e24:	e7d9      	b.n	8006dda <_strtod_l+0x382>
 8006e26:	4b6f      	ldr	r3, [pc, #444]	@ (8006fe4 <_strtod_l+0x58c>)
 8006e28:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006e2c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8006e30:	f7f9 fb52 	bl	80004d8 <__aeabi_dmul>
 8006e34:	4682      	mov	sl, r0
 8006e36:	9808      	ldr	r0, [sp, #32]
 8006e38:	468b      	mov	fp, r1
 8006e3a:	f7f9 fad3 	bl	80003e4 <__aeabi_ui2d>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	460b      	mov	r3, r1
 8006e42:	4650      	mov	r0, sl
 8006e44:	4659      	mov	r1, fp
 8006e46:	f7f9 f991 	bl	800016c <__adddf3>
 8006e4a:	2d0f      	cmp	r5, #15
 8006e4c:	4682      	mov	sl, r0
 8006e4e:	468b      	mov	fp, r1
 8006e50:	ddd7      	ble.n	8006e02 <_strtod_l+0x3aa>
 8006e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e54:	1b2c      	subs	r4, r5, r4
 8006e56:	441c      	add	r4, r3
 8006e58:	2c00      	cmp	r4, #0
 8006e5a:	f340 8096 	ble.w	8006f8a <_strtod_l+0x532>
 8006e5e:	f014 030f 	ands.w	r3, r4, #15
 8006e62:	d00a      	beq.n	8006e7a <_strtod_l+0x422>
 8006e64:	495f      	ldr	r1, [pc, #380]	@ (8006fe4 <_strtod_l+0x58c>)
 8006e66:	4652      	mov	r2, sl
 8006e68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006e6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e70:	465b      	mov	r3, fp
 8006e72:	f7f9 fb31 	bl	80004d8 <__aeabi_dmul>
 8006e76:	4682      	mov	sl, r0
 8006e78:	468b      	mov	fp, r1
 8006e7a:	f034 040f 	bics.w	r4, r4, #15
 8006e7e:	d073      	beq.n	8006f68 <_strtod_l+0x510>
 8006e80:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8006e84:	dd48      	ble.n	8006f18 <_strtod_l+0x4c0>
 8006e86:	2400      	movs	r4, #0
 8006e88:	46a0      	mov	r8, r4
 8006e8a:	46a1      	mov	r9, r4
 8006e8c:	940a      	str	r4, [sp, #40]	@ 0x28
 8006e8e:	2322      	movs	r3, #34	@ 0x22
 8006e90:	f04f 0a00 	mov.w	sl, #0
 8006e94:	9a05      	ldr	r2, [sp, #20]
 8006e96:	f8df b144 	ldr.w	fp, [pc, #324]	@ 8006fdc <_strtod_l+0x584>
 8006e9a:	6013      	str	r3, [r2, #0]
 8006e9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f43f ae13 	beq.w	8006aca <_strtod_l+0x72>
 8006ea4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8006ea6:	9805      	ldr	r0, [sp, #20]
 8006ea8:	f7ff f94c 	bl	8006144 <_Bfree>
 8006eac:	4649      	mov	r1, r9
 8006eae:	9805      	ldr	r0, [sp, #20]
 8006eb0:	f7ff f948 	bl	8006144 <_Bfree>
 8006eb4:	4641      	mov	r1, r8
 8006eb6:	9805      	ldr	r0, [sp, #20]
 8006eb8:	f7ff f944 	bl	8006144 <_Bfree>
 8006ebc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ebe:	9805      	ldr	r0, [sp, #20]
 8006ec0:	f7ff f940 	bl	8006144 <_Bfree>
 8006ec4:	4621      	mov	r1, r4
 8006ec6:	9805      	ldr	r0, [sp, #20]
 8006ec8:	f7ff f93c 	bl	8006144 <_Bfree>
 8006ecc:	e5fd      	b.n	8006aca <_strtod_l+0x72>
 8006ece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ed0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	dbbc      	blt.n	8006e52 <_strtod_l+0x3fa>
 8006ed8:	4c42      	ldr	r4, [pc, #264]	@ (8006fe4 <_strtod_l+0x58c>)
 8006eda:	f1c5 050f 	rsb	r5, r5, #15
 8006ede:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006ee2:	4652      	mov	r2, sl
 8006ee4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006ee8:	465b      	mov	r3, fp
 8006eea:	f7f9 faf5 	bl	80004d8 <__aeabi_dmul>
 8006eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef0:	1b5d      	subs	r5, r3, r5
 8006ef2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006ef6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006efa:	e791      	b.n	8006e20 <_strtod_l+0x3c8>
 8006efc:	3316      	adds	r3, #22
 8006efe:	dba8      	blt.n	8006e52 <_strtod_l+0x3fa>
 8006f00:	4b38      	ldr	r3, [pc, #224]	@ (8006fe4 <_strtod_l+0x58c>)
 8006f02:	eba9 0808 	sub.w	r8, r9, r8
 8006f06:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8006f0a:	4650      	mov	r0, sl
 8006f0c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8006f10:	4659      	mov	r1, fp
 8006f12:	f7f9 fc0b 	bl	800072c <__aeabi_ddiv>
 8006f16:	e760      	b.n	8006dda <_strtod_l+0x382>
 8006f18:	4b33      	ldr	r3, [pc, #204]	@ (8006fe8 <_strtod_l+0x590>)
 8006f1a:	4650      	mov	r0, sl
 8006f1c:	9308      	str	r3, [sp, #32]
 8006f1e:	2300      	movs	r3, #0
 8006f20:	4659      	mov	r1, fp
 8006f22:	461e      	mov	r6, r3
 8006f24:	1124      	asrs	r4, r4, #4
 8006f26:	2c01      	cmp	r4, #1
 8006f28:	dc21      	bgt.n	8006f6e <_strtod_l+0x516>
 8006f2a:	b10b      	cbz	r3, 8006f30 <_strtod_l+0x4d8>
 8006f2c:	4682      	mov	sl, r0
 8006f2e:	468b      	mov	fp, r1
 8006f30:	492d      	ldr	r1, [pc, #180]	@ (8006fe8 <_strtod_l+0x590>)
 8006f32:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8006f36:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8006f3a:	4652      	mov	r2, sl
 8006f3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006f40:	465b      	mov	r3, fp
 8006f42:	f7f9 fac9 	bl	80004d8 <__aeabi_dmul>
 8006f46:	4b25      	ldr	r3, [pc, #148]	@ (8006fdc <_strtod_l+0x584>)
 8006f48:	460a      	mov	r2, r1
 8006f4a:	400b      	ands	r3, r1
 8006f4c:	4927      	ldr	r1, [pc, #156]	@ (8006fec <_strtod_l+0x594>)
 8006f4e:	4682      	mov	sl, r0
 8006f50:	428b      	cmp	r3, r1
 8006f52:	d898      	bhi.n	8006e86 <_strtod_l+0x42e>
 8006f54:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8006f58:	428b      	cmp	r3, r1
 8006f5a:	bf86      	itte	hi
 8006f5c:	f04f 3aff 	movhi.w	sl, #4294967295
 8006f60:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8006ff0 <_strtod_l+0x598>
 8006f64:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8006f68:	2300      	movs	r3, #0
 8006f6a:	9308      	str	r3, [sp, #32]
 8006f6c:	e07a      	b.n	8007064 <_strtod_l+0x60c>
 8006f6e:	07e2      	lsls	r2, r4, #31
 8006f70:	d505      	bpl.n	8006f7e <_strtod_l+0x526>
 8006f72:	9b08      	ldr	r3, [sp, #32]
 8006f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f78:	f7f9 faae 	bl	80004d8 <__aeabi_dmul>
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	9a08      	ldr	r2, [sp, #32]
 8006f80:	3601      	adds	r6, #1
 8006f82:	3208      	adds	r2, #8
 8006f84:	1064      	asrs	r4, r4, #1
 8006f86:	9208      	str	r2, [sp, #32]
 8006f88:	e7cd      	b.n	8006f26 <_strtod_l+0x4ce>
 8006f8a:	d0ed      	beq.n	8006f68 <_strtod_l+0x510>
 8006f8c:	4264      	negs	r4, r4
 8006f8e:	f014 020f 	ands.w	r2, r4, #15
 8006f92:	d00a      	beq.n	8006faa <_strtod_l+0x552>
 8006f94:	4b13      	ldr	r3, [pc, #76]	@ (8006fe4 <_strtod_l+0x58c>)
 8006f96:	4650      	mov	r0, sl
 8006f98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f9c:	4659      	mov	r1, fp
 8006f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fa2:	f7f9 fbc3 	bl	800072c <__aeabi_ddiv>
 8006fa6:	4682      	mov	sl, r0
 8006fa8:	468b      	mov	fp, r1
 8006faa:	1124      	asrs	r4, r4, #4
 8006fac:	d0dc      	beq.n	8006f68 <_strtod_l+0x510>
 8006fae:	2c1f      	cmp	r4, #31
 8006fb0:	dd20      	ble.n	8006ff4 <_strtod_l+0x59c>
 8006fb2:	2400      	movs	r4, #0
 8006fb4:	46a0      	mov	r8, r4
 8006fb6:	46a1      	mov	r9, r4
 8006fb8:	940a      	str	r4, [sp, #40]	@ 0x28
 8006fba:	2322      	movs	r3, #34	@ 0x22
 8006fbc:	9a05      	ldr	r2, [sp, #20]
 8006fbe:	f04f 0a00 	mov.w	sl, #0
 8006fc2:	f04f 0b00 	mov.w	fp, #0
 8006fc6:	6013      	str	r3, [r2, #0]
 8006fc8:	e768      	b.n	8006e9c <_strtod_l+0x444>
 8006fca:	bf00      	nop
 8006fcc:	0800893b 	.word	0x0800893b
 8006fd0:	08008b54 	.word	0x08008b54
 8006fd4:	08008933 	.word	0x08008933
 8006fd8:	0800896a 	.word	0x0800896a
 8006fdc:	7ff00000 	.word	0x7ff00000
 8006fe0:	08008cfd 	.word	0x08008cfd
 8006fe4:	08008a88 	.word	0x08008a88
 8006fe8:	08008a60 	.word	0x08008a60
 8006fec:	7ca00000 	.word	0x7ca00000
 8006ff0:	7fefffff 	.word	0x7fefffff
 8006ff4:	f014 0310 	ands.w	r3, r4, #16
 8006ff8:	bf18      	it	ne
 8006ffa:	236a      	movne	r3, #106	@ 0x6a
 8006ffc:	4650      	mov	r0, sl
 8006ffe:	9308      	str	r3, [sp, #32]
 8007000:	4659      	mov	r1, fp
 8007002:	2300      	movs	r3, #0
 8007004:	4ea9      	ldr	r6, [pc, #676]	@ (80072ac <_strtod_l+0x854>)
 8007006:	07e2      	lsls	r2, r4, #31
 8007008:	d504      	bpl.n	8007014 <_strtod_l+0x5bc>
 800700a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800700e:	f7f9 fa63 	bl	80004d8 <__aeabi_dmul>
 8007012:	2301      	movs	r3, #1
 8007014:	1064      	asrs	r4, r4, #1
 8007016:	f106 0608 	add.w	r6, r6, #8
 800701a:	d1f4      	bne.n	8007006 <_strtod_l+0x5ae>
 800701c:	b10b      	cbz	r3, 8007022 <_strtod_l+0x5ca>
 800701e:	4682      	mov	sl, r0
 8007020:	468b      	mov	fp, r1
 8007022:	9b08      	ldr	r3, [sp, #32]
 8007024:	b1b3      	cbz	r3, 8007054 <_strtod_l+0x5fc>
 8007026:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800702a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800702e:	2b00      	cmp	r3, #0
 8007030:	4659      	mov	r1, fp
 8007032:	dd0f      	ble.n	8007054 <_strtod_l+0x5fc>
 8007034:	2b1f      	cmp	r3, #31
 8007036:	dd57      	ble.n	80070e8 <_strtod_l+0x690>
 8007038:	2b34      	cmp	r3, #52	@ 0x34
 800703a:	bfd8      	it	le
 800703c:	f04f 33ff 	movle.w	r3, #4294967295
 8007040:	f04f 0a00 	mov.w	sl, #0
 8007044:	bfcf      	iteee	gt
 8007046:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800704a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800704e:	4093      	lslle	r3, r2
 8007050:	ea03 0b01 	andle.w	fp, r3, r1
 8007054:	2200      	movs	r2, #0
 8007056:	2300      	movs	r3, #0
 8007058:	4650      	mov	r0, sl
 800705a:	4659      	mov	r1, fp
 800705c:	f7f9 fca4 	bl	80009a8 <__aeabi_dcmpeq>
 8007060:	2800      	cmp	r0, #0
 8007062:	d1a6      	bne.n	8006fb2 <_strtod_l+0x55a>
 8007064:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007066:	463a      	mov	r2, r7
 8007068:	9300      	str	r3, [sp, #0]
 800706a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800706c:	462b      	mov	r3, r5
 800706e:	9805      	ldr	r0, [sp, #20]
 8007070:	f7ff f8d0 	bl	8006214 <__s2b>
 8007074:	900a      	str	r0, [sp, #40]	@ 0x28
 8007076:	2800      	cmp	r0, #0
 8007078:	f43f af05 	beq.w	8006e86 <_strtod_l+0x42e>
 800707c:	2400      	movs	r4, #0
 800707e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007080:	eba9 0308 	sub.w	r3, r9, r8
 8007084:	2a00      	cmp	r2, #0
 8007086:	bfa8      	it	ge
 8007088:	2300      	movge	r3, #0
 800708a:	46a0      	mov	r8, r4
 800708c:	9312      	str	r3, [sp, #72]	@ 0x48
 800708e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007092:	9316      	str	r3, [sp, #88]	@ 0x58
 8007094:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007096:	9805      	ldr	r0, [sp, #20]
 8007098:	6859      	ldr	r1, [r3, #4]
 800709a:	f7ff f813 	bl	80060c4 <_Balloc>
 800709e:	4681      	mov	r9, r0
 80070a0:	2800      	cmp	r0, #0
 80070a2:	f43f aef4 	beq.w	8006e8e <_strtod_l+0x436>
 80070a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070a8:	300c      	adds	r0, #12
 80070aa:	691a      	ldr	r2, [r3, #16]
 80070ac:	f103 010c 	add.w	r1, r3, #12
 80070b0:	3202      	adds	r2, #2
 80070b2:	0092      	lsls	r2, r2, #2
 80070b4:	f000 ff3a 	bl	8007f2c <memcpy>
 80070b8:	ab1c      	add	r3, sp, #112	@ 0x70
 80070ba:	9301      	str	r3, [sp, #4]
 80070bc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	4652      	mov	r2, sl
 80070c2:	465b      	mov	r3, fp
 80070c4:	9805      	ldr	r0, [sp, #20]
 80070c6:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80070ca:	f7ff fbd5 	bl	8006878 <__d2b>
 80070ce:	901a      	str	r0, [sp, #104]	@ 0x68
 80070d0:	2800      	cmp	r0, #0
 80070d2:	f43f aedc 	beq.w	8006e8e <_strtod_l+0x436>
 80070d6:	2101      	movs	r1, #1
 80070d8:	9805      	ldr	r0, [sp, #20]
 80070da:	f7ff f931 	bl	8006340 <__i2b>
 80070de:	4680      	mov	r8, r0
 80070e0:	b948      	cbnz	r0, 80070f6 <_strtod_l+0x69e>
 80070e2:	f04f 0800 	mov.w	r8, #0
 80070e6:	e6d2      	b.n	8006e8e <_strtod_l+0x436>
 80070e8:	f04f 32ff 	mov.w	r2, #4294967295
 80070ec:	fa02 f303 	lsl.w	r3, r2, r3
 80070f0:	ea03 0a0a 	and.w	sl, r3, sl
 80070f4:	e7ae      	b.n	8007054 <_strtod_l+0x5fc>
 80070f6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80070f8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80070fa:	2d00      	cmp	r5, #0
 80070fc:	bfab      	itete	ge
 80070fe:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8007100:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007102:	18ef      	addge	r7, r5, r3
 8007104:	1b5e      	sublt	r6, r3, r5
 8007106:	9b08      	ldr	r3, [sp, #32]
 8007108:	bfa8      	it	ge
 800710a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800710c:	eba5 0503 	sub.w	r5, r5, r3
 8007110:	4415      	add	r5, r2
 8007112:	4b67      	ldr	r3, [pc, #412]	@ (80072b0 <_strtod_l+0x858>)
 8007114:	f105 35ff 	add.w	r5, r5, #4294967295
 8007118:	bfb8      	it	lt
 800711a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800711c:	429d      	cmp	r5, r3
 800711e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007122:	da50      	bge.n	80071c6 <_strtod_l+0x76e>
 8007124:	1b5b      	subs	r3, r3, r5
 8007126:	2b1f      	cmp	r3, #31
 8007128:	f04f 0101 	mov.w	r1, #1
 800712c:	eba2 0203 	sub.w	r2, r2, r3
 8007130:	dc3d      	bgt.n	80071ae <_strtod_l+0x756>
 8007132:	fa01 f303 	lsl.w	r3, r1, r3
 8007136:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007138:	2300      	movs	r3, #0
 800713a:	9310      	str	r3, [sp, #64]	@ 0x40
 800713c:	18bd      	adds	r5, r7, r2
 800713e:	9b08      	ldr	r3, [sp, #32]
 8007140:	42af      	cmp	r7, r5
 8007142:	4416      	add	r6, r2
 8007144:	441e      	add	r6, r3
 8007146:	463b      	mov	r3, r7
 8007148:	bfa8      	it	ge
 800714a:	462b      	movge	r3, r5
 800714c:	42b3      	cmp	r3, r6
 800714e:	bfa8      	it	ge
 8007150:	4633      	movge	r3, r6
 8007152:	2b00      	cmp	r3, #0
 8007154:	bfc2      	ittt	gt
 8007156:	1aed      	subgt	r5, r5, r3
 8007158:	1af6      	subgt	r6, r6, r3
 800715a:	1aff      	subgt	r7, r7, r3
 800715c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800715e:	2b00      	cmp	r3, #0
 8007160:	dd16      	ble.n	8007190 <_strtod_l+0x738>
 8007162:	4641      	mov	r1, r8
 8007164:	461a      	mov	r2, r3
 8007166:	9805      	ldr	r0, [sp, #20]
 8007168:	f7ff f9a8 	bl	80064bc <__pow5mult>
 800716c:	4680      	mov	r8, r0
 800716e:	2800      	cmp	r0, #0
 8007170:	d0b7      	beq.n	80070e2 <_strtod_l+0x68a>
 8007172:	4601      	mov	r1, r0
 8007174:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007176:	9805      	ldr	r0, [sp, #20]
 8007178:	f7ff f8f8 	bl	800636c <__multiply>
 800717c:	900e      	str	r0, [sp, #56]	@ 0x38
 800717e:	2800      	cmp	r0, #0
 8007180:	f43f ae85 	beq.w	8006e8e <_strtod_l+0x436>
 8007184:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007186:	9805      	ldr	r0, [sp, #20]
 8007188:	f7fe ffdc 	bl	8006144 <_Bfree>
 800718c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800718e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007190:	2d00      	cmp	r5, #0
 8007192:	dc1d      	bgt.n	80071d0 <_strtod_l+0x778>
 8007194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007196:	2b00      	cmp	r3, #0
 8007198:	dd23      	ble.n	80071e2 <_strtod_l+0x78a>
 800719a:	4649      	mov	r1, r9
 800719c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800719e:	9805      	ldr	r0, [sp, #20]
 80071a0:	f7ff f98c 	bl	80064bc <__pow5mult>
 80071a4:	4681      	mov	r9, r0
 80071a6:	b9e0      	cbnz	r0, 80071e2 <_strtod_l+0x78a>
 80071a8:	f04f 0900 	mov.w	r9, #0
 80071ac:	e66f      	b.n	8006e8e <_strtod_l+0x436>
 80071ae:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80071b2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80071b6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80071ba:	35e2      	adds	r5, #226	@ 0xe2
 80071bc:	fa01 f305 	lsl.w	r3, r1, r5
 80071c0:	9310      	str	r3, [sp, #64]	@ 0x40
 80071c2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80071c4:	e7ba      	b.n	800713c <_strtod_l+0x6e4>
 80071c6:	2300      	movs	r3, #0
 80071c8:	9310      	str	r3, [sp, #64]	@ 0x40
 80071ca:	2301      	movs	r3, #1
 80071cc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80071ce:	e7b5      	b.n	800713c <_strtod_l+0x6e4>
 80071d0:	462a      	mov	r2, r5
 80071d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80071d4:	9805      	ldr	r0, [sp, #20]
 80071d6:	f7ff f9cb 	bl	8006570 <__lshift>
 80071da:	901a      	str	r0, [sp, #104]	@ 0x68
 80071dc:	2800      	cmp	r0, #0
 80071de:	d1d9      	bne.n	8007194 <_strtod_l+0x73c>
 80071e0:	e655      	b.n	8006e8e <_strtod_l+0x436>
 80071e2:	2e00      	cmp	r6, #0
 80071e4:	dd07      	ble.n	80071f6 <_strtod_l+0x79e>
 80071e6:	4649      	mov	r1, r9
 80071e8:	4632      	mov	r2, r6
 80071ea:	9805      	ldr	r0, [sp, #20]
 80071ec:	f7ff f9c0 	bl	8006570 <__lshift>
 80071f0:	4681      	mov	r9, r0
 80071f2:	2800      	cmp	r0, #0
 80071f4:	d0d8      	beq.n	80071a8 <_strtod_l+0x750>
 80071f6:	2f00      	cmp	r7, #0
 80071f8:	dd08      	ble.n	800720c <_strtod_l+0x7b4>
 80071fa:	4641      	mov	r1, r8
 80071fc:	463a      	mov	r2, r7
 80071fe:	9805      	ldr	r0, [sp, #20]
 8007200:	f7ff f9b6 	bl	8006570 <__lshift>
 8007204:	4680      	mov	r8, r0
 8007206:	2800      	cmp	r0, #0
 8007208:	f43f ae41 	beq.w	8006e8e <_strtod_l+0x436>
 800720c:	464a      	mov	r2, r9
 800720e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007210:	9805      	ldr	r0, [sp, #20]
 8007212:	f7ff fa35 	bl	8006680 <__mdiff>
 8007216:	4604      	mov	r4, r0
 8007218:	2800      	cmp	r0, #0
 800721a:	f43f ae38 	beq.w	8006e8e <_strtod_l+0x436>
 800721e:	68c3      	ldr	r3, [r0, #12]
 8007220:	4641      	mov	r1, r8
 8007222:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007224:	2300      	movs	r3, #0
 8007226:	60c3      	str	r3, [r0, #12]
 8007228:	f7ff fa0e 	bl	8006648 <__mcmp>
 800722c:	2800      	cmp	r0, #0
 800722e:	da45      	bge.n	80072bc <_strtod_l+0x864>
 8007230:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007232:	ea53 030a 	orrs.w	r3, r3, sl
 8007236:	d16b      	bne.n	8007310 <_strtod_l+0x8b8>
 8007238:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800723c:	2b00      	cmp	r3, #0
 800723e:	d167      	bne.n	8007310 <_strtod_l+0x8b8>
 8007240:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007244:	0d1b      	lsrs	r3, r3, #20
 8007246:	051b      	lsls	r3, r3, #20
 8007248:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800724c:	d960      	bls.n	8007310 <_strtod_l+0x8b8>
 800724e:	6963      	ldr	r3, [r4, #20]
 8007250:	b913      	cbnz	r3, 8007258 <_strtod_l+0x800>
 8007252:	6923      	ldr	r3, [r4, #16]
 8007254:	2b01      	cmp	r3, #1
 8007256:	dd5b      	ble.n	8007310 <_strtod_l+0x8b8>
 8007258:	4621      	mov	r1, r4
 800725a:	2201      	movs	r2, #1
 800725c:	9805      	ldr	r0, [sp, #20]
 800725e:	f7ff f987 	bl	8006570 <__lshift>
 8007262:	4641      	mov	r1, r8
 8007264:	4604      	mov	r4, r0
 8007266:	f7ff f9ef 	bl	8006648 <__mcmp>
 800726a:	2800      	cmp	r0, #0
 800726c:	dd50      	ble.n	8007310 <_strtod_l+0x8b8>
 800726e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007272:	9a08      	ldr	r2, [sp, #32]
 8007274:	0d1b      	lsrs	r3, r3, #20
 8007276:	051b      	lsls	r3, r3, #20
 8007278:	2a00      	cmp	r2, #0
 800727a:	d06a      	beq.n	8007352 <_strtod_l+0x8fa>
 800727c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007280:	d867      	bhi.n	8007352 <_strtod_l+0x8fa>
 8007282:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8007286:	f67f ae98 	bls.w	8006fba <_strtod_l+0x562>
 800728a:	4650      	mov	r0, sl
 800728c:	4659      	mov	r1, fp
 800728e:	4b09      	ldr	r3, [pc, #36]	@ (80072b4 <_strtod_l+0x85c>)
 8007290:	2200      	movs	r2, #0
 8007292:	f7f9 f921 	bl	80004d8 <__aeabi_dmul>
 8007296:	4b08      	ldr	r3, [pc, #32]	@ (80072b8 <_strtod_l+0x860>)
 8007298:	4682      	mov	sl, r0
 800729a:	400b      	ands	r3, r1
 800729c:	468b      	mov	fp, r1
 800729e:	2b00      	cmp	r3, #0
 80072a0:	f47f ae00 	bne.w	8006ea4 <_strtod_l+0x44c>
 80072a4:	2322      	movs	r3, #34	@ 0x22
 80072a6:	9a05      	ldr	r2, [sp, #20]
 80072a8:	6013      	str	r3, [r2, #0]
 80072aa:	e5fb      	b.n	8006ea4 <_strtod_l+0x44c>
 80072ac:	08008b80 	.word	0x08008b80
 80072b0:	fffffc02 	.word	0xfffffc02
 80072b4:	39500000 	.word	0x39500000
 80072b8:	7ff00000 	.word	0x7ff00000
 80072bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80072c0:	d165      	bne.n	800738e <_strtod_l+0x936>
 80072c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80072c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072c8:	b35a      	cbz	r2, 8007322 <_strtod_l+0x8ca>
 80072ca:	4a99      	ldr	r2, [pc, #612]	@ (8007530 <_strtod_l+0xad8>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d12b      	bne.n	8007328 <_strtod_l+0x8d0>
 80072d0:	9b08      	ldr	r3, [sp, #32]
 80072d2:	4651      	mov	r1, sl
 80072d4:	b303      	cbz	r3, 8007318 <_strtod_l+0x8c0>
 80072d6:	465a      	mov	r2, fp
 80072d8:	4b96      	ldr	r3, [pc, #600]	@ (8007534 <_strtod_l+0xadc>)
 80072da:	4013      	ands	r3, r2
 80072dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80072e0:	f04f 32ff 	mov.w	r2, #4294967295
 80072e4:	d81b      	bhi.n	800731e <_strtod_l+0x8c6>
 80072e6:	0d1b      	lsrs	r3, r3, #20
 80072e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80072ec:	fa02 f303 	lsl.w	r3, r2, r3
 80072f0:	4299      	cmp	r1, r3
 80072f2:	d119      	bne.n	8007328 <_strtod_l+0x8d0>
 80072f4:	4b90      	ldr	r3, [pc, #576]	@ (8007538 <_strtod_l+0xae0>)
 80072f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d102      	bne.n	8007302 <_strtod_l+0x8aa>
 80072fc:	3101      	adds	r1, #1
 80072fe:	f43f adc6 	beq.w	8006e8e <_strtod_l+0x436>
 8007302:	f04f 0a00 	mov.w	sl, #0
 8007306:	4b8b      	ldr	r3, [pc, #556]	@ (8007534 <_strtod_l+0xadc>)
 8007308:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800730a:	401a      	ands	r2, r3
 800730c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007310:	9b08      	ldr	r3, [sp, #32]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d1b9      	bne.n	800728a <_strtod_l+0x832>
 8007316:	e5c5      	b.n	8006ea4 <_strtod_l+0x44c>
 8007318:	f04f 33ff 	mov.w	r3, #4294967295
 800731c:	e7e8      	b.n	80072f0 <_strtod_l+0x898>
 800731e:	4613      	mov	r3, r2
 8007320:	e7e6      	b.n	80072f0 <_strtod_l+0x898>
 8007322:	ea53 030a 	orrs.w	r3, r3, sl
 8007326:	d0a2      	beq.n	800726e <_strtod_l+0x816>
 8007328:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800732a:	b1db      	cbz	r3, 8007364 <_strtod_l+0x90c>
 800732c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800732e:	4213      	tst	r3, r2
 8007330:	d0ee      	beq.n	8007310 <_strtod_l+0x8b8>
 8007332:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007334:	4650      	mov	r0, sl
 8007336:	4659      	mov	r1, fp
 8007338:	9a08      	ldr	r2, [sp, #32]
 800733a:	b1bb      	cbz	r3, 800736c <_strtod_l+0x914>
 800733c:	f7ff fb68 	bl	8006a10 <sulp>
 8007340:	4602      	mov	r2, r0
 8007342:	460b      	mov	r3, r1
 8007344:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007348:	f7f8 ff10 	bl	800016c <__adddf3>
 800734c:	4682      	mov	sl, r0
 800734e:	468b      	mov	fp, r1
 8007350:	e7de      	b.n	8007310 <_strtod_l+0x8b8>
 8007352:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8007356:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800735a:	f04f 3aff 	mov.w	sl, #4294967295
 800735e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007362:	e7d5      	b.n	8007310 <_strtod_l+0x8b8>
 8007364:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007366:	ea13 0f0a 	tst.w	r3, sl
 800736a:	e7e1      	b.n	8007330 <_strtod_l+0x8d8>
 800736c:	f7ff fb50 	bl	8006a10 <sulp>
 8007370:	4602      	mov	r2, r0
 8007372:	460b      	mov	r3, r1
 8007374:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007378:	f7f8 fef6 	bl	8000168 <__aeabi_dsub>
 800737c:	2200      	movs	r2, #0
 800737e:	2300      	movs	r3, #0
 8007380:	4682      	mov	sl, r0
 8007382:	468b      	mov	fp, r1
 8007384:	f7f9 fb10 	bl	80009a8 <__aeabi_dcmpeq>
 8007388:	2800      	cmp	r0, #0
 800738a:	d0c1      	beq.n	8007310 <_strtod_l+0x8b8>
 800738c:	e615      	b.n	8006fba <_strtod_l+0x562>
 800738e:	4641      	mov	r1, r8
 8007390:	4620      	mov	r0, r4
 8007392:	f7ff fac9 	bl	8006928 <__ratio>
 8007396:	2200      	movs	r2, #0
 8007398:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800739c:	4606      	mov	r6, r0
 800739e:	460f      	mov	r7, r1
 80073a0:	f7f9 fb16 	bl	80009d0 <__aeabi_dcmple>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d06d      	beq.n	8007484 <_strtod_l+0xa2c>
 80073a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d178      	bne.n	80074a0 <_strtod_l+0xa48>
 80073ae:	f1ba 0f00 	cmp.w	sl, #0
 80073b2:	d156      	bne.n	8007462 <_strtod_l+0xa0a>
 80073b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d158      	bne.n	8007470 <_strtod_l+0xa18>
 80073be:	2200      	movs	r2, #0
 80073c0:	4630      	mov	r0, r6
 80073c2:	4639      	mov	r1, r7
 80073c4:	4b5d      	ldr	r3, [pc, #372]	@ (800753c <_strtod_l+0xae4>)
 80073c6:	f7f9 faf9 	bl	80009bc <__aeabi_dcmplt>
 80073ca:	2800      	cmp	r0, #0
 80073cc:	d157      	bne.n	800747e <_strtod_l+0xa26>
 80073ce:	4630      	mov	r0, r6
 80073d0:	4639      	mov	r1, r7
 80073d2:	2200      	movs	r2, #0
 80073d4:	4b5a      	ldr	r3, [pc, #360]	@ (8007540 <_strtod_l+0xae8>)
 80073d6:	f7f9 f87f 	bl	80004d8 <__aeabi_dmul>
 80073da:	4606      	mov	r6, r0
 80073dc:	460f      	mov	r7, r1
 80073de:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80073e2:	9606      	str	r6, [sp, #24]
 80073e4:	9307      	str	r3, [sp, #28]
 80073e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80073ea:	4d52      	ldr	r5, [pc, #328]	@ (8007534 <_strtod_l+0xadc>)
 80073ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80073f0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073f2:	401d      	ands	r5, r3
 80073f4:	4b53      	ldr	r3, [pc, #332]	@ (8007544 <_strtod_l+0xaec>)
 80073f6:	429d      	cmp	r5, r3
 80073f8:	f040 80aa 	bne.w	8007550 <_strtod_l+0xaf8>
 80073fc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80073fe:	4650      	mov	r0, sl
 8007400:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8007404:	4659      	mov	r1, fp
 8007406:	f7ff f9cf 	bl	80067a8 <__ulp>
 800740a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800740e:	f7f9 f863 	bl	80004d8 <__aeabi_dmul>
 8007412:	4652      	mov	r2, sl
 8007414:	465b      	mov	r3, fp
 8007416:	f7f8 fea9 	bl	800016c <__adddf3>
 800741a:	460b      	mov	r3, r1
 800741c:	4945      	ldr	r1, [pc, #276]	@ (8007534 <_strtod_l+0xadc>)
 800741e:	4a4a      	ldr	r2, [pc, #296]	@ (8007548 <_strtod_l+0xaf0>)
 8007420:	4019      	ands	r1, r3
 8007422:	4291      	cmp	r1, r2
 8007424:	4682      	mov	sl, r0
 8007426:	d942      	bls.n	80074ae <_strtod_l+0xa56>
 8007428:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800742a:	4b43      	ldr	r3, [pc, #268]	@ (8007538 <_strtod_l+0xae0>)
 800742c:	429a      	cmp	r2, r3
 800742e:	d103      	bne.n	8007438 <_strtod_l+0x9e0>
 8007430:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007432:	3301      	adds	r3, #1
 8007434:	f43f ad2b 	beq.w	8006e8e <_strtod_l+0x436>
 8007438:	f04f 3aff 	mov.w	sl, #4294967295
 800743c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8007538 <_strtod_l+0xae0>
 8007440:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007442:	9805      	ldr	r0, [sp, #20]
 8007444:	f7fe fe7e 	bl	8006144 <_Bfree>
 8007448:	4649      	mov	r1, r9
 800744a:	9805      	ldr	r0, [sp, #20]
 800744c:	f7fe fe7a 	bl	8006144 <_Bfree>
 8007450:	4641      	mov	r1, r8
 8007452:	9805      	ldr	r0, [sp, #20]
 8007454:	f7fe fe76 	bl	8006144 <_Bfree>
 8007458:	4621      	mov	r1, r4
 800745a:	9805      	ldr	r0, [sp, #20]
 800745c:	f7fe fe72 	bl	8006144 <_Bfree>
 8007460:	e618      	b.n	8007094 <_strtod_l+0x63c>
 8007462:	f1ba 0f01 	cmp.w	sl, #1
 8007466:	d103      	bne.n	8007470 <_strtod_l+0xa18>
 8007468:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800746a:	2b00      	cmp	r3, #0
 800746c:	f43f ada5 	beq.w	8006fba <_strtod_l+0x562>
 8007470:	2200      	movs	r2, #0
 8007472:	4b36      	ldr	r3, [pc, #216]	@ (800754c <_strtod_l+0xaf4>)
 8007474:	2600      	movs	r6, #0
 8007476:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800747a:	4f30      	ldr	r7, [pc, #192]	@ (800753c <_strtod_l+0xae4>)
 800747c:	e7b3      	b.n	80073e6 <_strtod_l+0x98e>
 800747e:	2600      	movs	r6, #0
 8007480:	4f2f      	ldr	r7, [pc, #188]	@ (8007540 <_strtod_l+0xae8>)
 8007482:	e7ac      	b.n	80073de <_strtod_l+0x986>
 8007484:	4630      	mov	r0, r6
 8007486:	4639      	mov	r1, r7
 8007488:	4b2d      	ldr	r3, [pc, #180]	@ (8007540 <_strtod_l+0xae8>)
 800748a:	2200      	movs	r2, #0
 800748c:	f7f9 f824 	bl	80004d8 <__aeabi_dmul>
 8007490:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007492:	4606      	mov	r6, r0
 8007494:	460f      	mov	r7, r1
 8007496:	2b00      	cmp	r3, #0
 8007498:	d0a1      	beq.n	80073de <_strtod_l+0x986>
 800749a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800749e:	e7a2      	b.n	80073e6 <_strtod_l+0x98e>
 80074a0:	2200      	movs	r2, #0
 80074a2:	4b26      	ldr	r3, [pc, #152]	@ (800753c <_strtod_l+0xae4>)
 80074a4:	4616      	mov	r6, r2
 80074a6:	461f      	mov	r7, r3
 80074a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80074ac:	e79b      	b.n	80073e6 <_strtod_l+0x98e>
 80074ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80074b2:	9b08      	ldr	r3, [sp, #32]
 80074b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d1c1      	bne.n	8007440 <_strtod_l+0x9e8>
 80074bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80074c0:	0d1b      	lsrs	r3, r3, #20
 80074c2:	051b      	lsls	r3, r3, #20
 80074c4:	429d      	cmp	r5, r3
 80074c6:	d1bb      	bne.n	8007440 <_strtod_l+0x9e8>
 80074c8:	4630      	mov	r0, r6
 80074ca:	4639      	mov	r1, r7
 80074cc:	f7f9 fc5a 	bl	8000d84 <__aeabi_d2lz>
 80074d0:	f7f8 ffd4 	bl	800047c <__aeabi_l2d>
 80074d4:	4602      	mov	r2, r0
 80074d6:	460b      	mov	r3, r1
 80074d8:	4630      	mov	r0, r6
 80074da:	4639      	mov	r1, r7
 80074dc:	f7f8 fe44 	bl	8000168 <__aeabi_dsub>
 80074e0:	460b      	mov	r3, r1
 80074e2:	4602      	mov	r2, r0
 80074e4:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80074e8:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80074ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074ee:	ea46 060a 	orr.w	r6, r6, sl
 80074f2:	431e      	orrs	r6, r3
 80074f4:	d069      	beq.n	80075ca <_strtod_l+0xb72>
 80074f6:	a30a      	add	r3, pc, #40	@ (adr r3, 8007520 <_strtod_l+0xac8>)
 80074f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fc:	f7f9 fa5e 	bl	80009bc <__aeabi_dcmplt>
 8007500:	2800      	cmp	r0, #0
 8007502:	f47f accf 	bne.w	8006ea4 <_strtod_l+0x44c>
 8007506:	a308      	add	r3, pc, #32	@ (adr r3, 8007528 <_strtod_l+0xad0>)
 8007508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007510:	f7f9 fa72 	bl	80009f8 <__aeabi_dcmpgt>
 8007514:	2800      	cmp	r0, #0
 8007516:	d093      	beq.n	8007440 <_strtod_l+0x9e8>
 8007518:	e4c4      	b.n	8006ea4 <_strtod_l+0x44c>
 800751a:	bf00      	nop
 800751c:	f3af 8000 	nop.w
 8007520:	94a03595 	.word	0x94a03595
 8007524:	3fdfffff 	.word	0x3fdfffff
 8007528:	35afe535 	.word	0x35afe535
 800752c:	3fe00000 	.word	0x3fe00000
 8007530:	000fffff 	.word	0x000fffff
 8007534:	7ff00000 	.word	0x7ff00000
 8007538:	7fefffff 	.word	0x7fefffff
 800753c:	3ff00000 	.word	0x3ff00000
 8007540:	3fe00000 	.word	0x3fe00000
 8007544:	7fe00000 	.word	0x7fe00000
 8007548:	7c9fffff 	.word	0x7c9fffff
 800754c:	bff00000 	.word	0xbff00000
 8007550:	9b08      	ldr	r3, [sp, #32]
 8007552:	b323      	cbz	r3, 800759e <_strtod_l+0xb46>
 8007554:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007558:	d821      	bhi.n	800759e <_strtod_l+0xb46>
 800755a:	a327      	add	r3, pc, #156	@ (adr r3, 80075f8 <_strtod_l+0xba0>)
 800755c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007560:	4630      	mov	r0, r6
 8007562:	4639      	mov	r1, r7
 8007564:	f7f9 fa34 	bl	80009d0 <__aeabi_dcmple>
 8007568:	b1a0      	cbz	r0, 8007594 <_strtod_l+0xb3c>
 800756a:	4639      	mov	r1, r7
 800756c:	4630      	mov	r0, r6
 800756e:	f7f9 fa8b 	bl	8000a88 <__aeabi_d2uiz>
 8007572:	2801      	cmp	r0, #1
 8007574:	bf38      	it	cc
 8007576:	2001      	movcc	r0, #1
 8007578:	f7f8 ff34 	bl	80003e4 <__aeabi_ui2d>
 800757c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800757e:	4606      	mov	r6, r0
 8007580:	460f      	mov	r7, r1
 8007582:	b9fb      	cbnz	r3, 80075c4 <_strtod_l+0xb6c>
 8007584:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007588:	9014      	str	r0, [sp, #80]	@ 0x50
 800758a:	9315      	str	r3, [sp, #84]	@ 0x54
 800758c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007590:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007594:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007596:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800759a:	1b5b      	subs	r3, r3, r5
 800759c:	9311      	str	r3, [sp, #68]	@ 0x44
 800759e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80075a2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80075a6:	f7ff f8ff 	bl	80067a8 <__ulp>
 80075aa:	4602      	mov	r2, r0
 80075ac:	460b      	mov	r3, r1
 80075ae:	4650      	mov	r0, sl
 80075b0:	4659      	mov	r1, fp
 80075b2:	f7f8 ff91 	bl	80004d8 <__aeabi_dmul>
 80075b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80075ba:	f7f8 fdd7 	bl	800016c <__adddf3>
 80075be:	4682      	mov	sl, r0
 80075c0:	468b      	mov	fp, r1
 80075c2:	e776      	b.n	80074b2 <_strtod_l+0xa5a>
 80075c4:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80075c8:	e7e0      	b.n	800758c <_strtod_l+0xb34>
 80075ca:	a30d      	add	r3, pc, #52	@ (adr r3, 8007600 <_strtod_l+0xba8>)
 80075cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d0:	f7f9 f9f4 	bl	80009bc <__aeabi_dcmplt>
 80075d4:	e79e      	b.n	8007514 <_strtod_l+0xabc>
 80075d6:	2300      	movs	r3, #0
 80075d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80075dc:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80075de:	6013      	str	r3, [r2, #0]
 80075e0:	f7ff ba77 	b.w	8006ad2 <_strtod_l+0x7a>
 80075e4:	2a65      	cmp	r2, #101	@ 0x65
 80075e6:	f43f ab6e 	beq.w	8006cc6 <_strtod_l+0x26e>
 80075ea:	2a45      	cmp	r2, #69	@ 0x45
 80075ec:	f43f ab6b 	beq.w	8006cc6 <_strtod_l+0x26e>
 80075f0:	2301      	movs	r3, #1
 80075f2:	f7ff bba6 	b.w	8006d42 <_strtod_l+0x2ea>
 80075f6:	bf00      	nop
 80075f8:	ffc00000 	.word	0xffc00000
 80075fc:	41dfffff 	.word	0x41dfffff
 8007600:	94a03595 	.word	0x94a03595
 8007604:	3fcfffff 	.word	0x3fcfffff

08007608 <_strtod_r>:
 8007608:	4b01      	ldr	r3, [pc, #4]	@ (8007610 <_strtod_r+0x8>)
 800760a:	f7ff ba25 	b.w	8006a58 <_strtod_l>
 800760e:	bf00      	nop
 8007610:	20000068 	.word	0x20000068

08007614 <_strtol_l.constprop.0>:
 8007614:	2b24      	cmp	r3, #36	@ 0x24
 8007616:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800761a:	4686      	mov	lr, r0
 800761c:	4690      	mov	r8, r2
 800761e:	d801      	bhi.n	8007624 <_strtol_l.constprop.0+0x10>
 8007620:	2b01      	cmp	r3, #1
 8007622:	d106      	bne.n	8007632 <_strtol_l.constprop.0+0x1e>
 8007624:	f7fd fdc0 	bl	80051a8 <__errno>
 8007628:	2316      	movs	r3, #22
 800762a:	6003      	str	r3, [r0, #0]
 800762c:	2000      	movs	r0, #0
 800762e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007632:	460d      	mov	r5, r1
 8007634:	4833      	ldr	r0, [pc, #204]	@ (8007704 <_strtol_l.constprop.0+0xf0>)
 8007636:	462a      	mov	r2, r5
 8007638:	f815 4b01 	ldrb.w	r4, [r5], #1
 800763c:	5d06      	ldrb	r6, [r0, r4]
 800763e:	f016 0608 	ands.w	r6, r6, #8
 8007642:	d1f8      	bne.n	8007636 <_strtol_l.constprop.0+0x22>
 8007644:	2c2d      	cmp	r4, #45	@ 0x2d
 8007646:	d12d      	bne.n	80076a4 <_strtol_l.constprop.0+0x90>
 8007648:	2601      	movs	r6, #1
 800764a:	782c      	ldrb	r4, [r5, #0]
 800764c:	1c95      	adds	r5, r2, #2
 800764e:	f033 0210 	bics.w	r2, r3, #16
 8007652:	d109      	bne.n	8007668 <_strtol_l.constprop.0+0x54>
 8007654:	2c30      	cmp	r4, #48	@ 0x30
 8007656:	d12a      	bne.n	80076ae <_strtol_l.constprop.0+0x9a>
 8007658:	782a      	ldrb	r2, [r5, #0]
 800765a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800765e:	2a58      	cmp	r2, #88	@ 0x58
 8007660:	d125      	bne.n	80076ae <_strtol_l.constprop.0+0x9a>
 8007662:	2310      	movs	r3, #16
 8007664:	786c      	ldrb	r4, [r5, #1]
 8007666:	3502      	adds	r5, #2
 8007668:	2200      	movs	r2, #0
 800766a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800766e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007672:	fbbc f9f3 	udiv	r9, ip, r3
 8007676:	4610      	mov	r0, r2
 8007678:	fb03 ca19 	mls	sl, r3, r9, ip
 800767c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007680:	2f09      	cmp	r7, #9
 8007682:	d81b      	bhi.n	80076bc <_strtol_l.constprop.0+0xa8>
 8007684:	463c      	mov	r4, r7
 8007686:	42a3      	cmp	r3, r4
 8007688:	dd27      	ble.n	80076da <_strtol_l.constprop.0+0xc6>
 800768a:	1c57      	adds	r7, r2, #1
 800768c:	d007      	beq.n	800769e <_strtol_l.constprop.0+0x8a>
 800768e:	4581      	cmp	r9, r0
 8007690:	d320      	bcc.n	80076d4 <_strtol_l.constprop.0+0xc0>
 8007692:	d101      	bne.n	8007698 <_strtol_l.constprop.0+0x84>
 8007694:	45a2      	cmp	sl, r4
 8007696:	db1d      	blt.n	80076d4 <_strtol_l.constprop.0+0xc0>
 8007698:	2201      	movs	r2, #1
 800769a:	fb00 4003 	mla	r0, r0, r3, r4
 800769e:	f815 4b01 	ldrb.w	r4, [r5], #1
 80076a2:	e7eb      	b.n	800767c <_strtol_l.constprop.0+0x68>
 80076a4:	2c2b      	cmp	r4, #43	@ 0x2b
 80076a6:	bf04      	itt	eq
 80076a8:	782c      	ldrbeq	r4, [r5, #0]
 80076aa:	1c95      	addeq	r5, r2, #2
 80076ac:	e7cf      	b.n	800764e <_strtol_l.constprop.0+0x3a>
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1da      	bne.n	8007668 <_strtol_l.constprop.0+0x54>
 80076b2:	2c30      	cmp	r4, #48	@ 0x30
 80076b4:	bf0c      	ite	eq
 80076b6:	2308      	moveq	r3, #8
 80076b8:	230a      	movne	r3, #10
 80076ba:	e7d5      	b.n	8007668 <_strtol_l.constprop.0+0x54>
 80076bc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80076c0:	2f19      	cmp	r7, #25
 80076c2:	d801      	bhi.n	80076c8 <_strtol_l.constprop.0+0xb4>
 80076c4:	3c37      	subs	r4, #55	@ 0x37
 80076c6:	e7de      	b.n	8007686 <_strtol_l.constprop.0+0x72>
 80076c8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80076cc:	2f19      	cmp	r7, #25
 80076ce:	d804      	bhi.n	80076da <_strtol_l.constprop.0+0xc6>
 80076d0:	3c57      	subs	r4, #87	@ 0x57
 80076d2:	e7d8      	b.n	8007686 <_strtol_l.constprop.0+0x72>
 80076d4:	f04f 32ff 	mov.w	r2, #4294967295
 80076d8:	e7e1      	b.n	800769e <_strtol_l.constprop.0+0x8a>
 80076da:	1c53      	adds	r3, r2, #1
 80076dc:	d108      	bne.n	80076f0 <_strtol_l.constprop.0+0xdc>
 80076de:	2322      	movs	r3, #34	@ 0x22
 80076e0:	4660      	mov	r0, ip
 80076e2:	f8ce 3000 	str.w	r3, [lr]
 80076e6:	f1b8 0f00 	cmp.w	r8, #0
 80076ea:	d0a0      	beq.n	800762e <_strtol_l.constprop.0+0x1a>
 80076ec:	1e69      	subs	r1, r5, #1
 80076ee:	e006      	b.n	80076fe <_strtol_l.constprop.0+0xea>
 80076f0:	b106      	cbz	r6, 80076f4 <_strtol_l.constprop.0+0xe0>
 80076f2:	4240      	negs	r0, r0
 80076f4:	f1b8 0f00 	cmp.w	r8, #0
 80076f8:	d099      	beq.n	800762e <_strtol_l.constprop.0+0x1a>
 80076fa:	2a00      	cmp	r2, #0
 80076fc:	d1f6      	bne.n	80076ec <_strtol_l.constprop.0+0xd8>
 80076fe:	f8c8 1000 	str.w	r1, [r8]
 8007702:	e794      	b.n	800762e <_strtol_l.constprop.0+0x1a>
 8007704:	08008ba9 	.word	0x08008ba9

08007708 <_strtol_r>:
 8007708:	f7ff bf84 	b.w	8007614 <_strtol_l.constprop.0>

0800770c <__ssputs_r>:
 800770c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007710:	461f      	mov	r7, r3
 8007712:	688e      	ldr	r6, [r1, #8]
 8007714:	4682      	mov	sl, r0
 8007716:	42be      	cmp	r6, r7
 8007718:	460c      	mov	r4, r1
 800771a:	4690      	mov	r8, r2
 800771c:	680b      	ldr	r3, [r1, #0]
 800771e:	d82d      	bhi.n	800777c <__ssputs_r+0x70>
 8007720:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007724:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007728:	d026      	beq.n	8007778 <__ssputs_r+0x6c>
 800772a:	6965      	ldr	r5, [r4, #20]
 800772c:	6909      	ldr	r1, [r1, #16]
 800772e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007732:	eba3 0901 	sub.w	r9, r3, r1
 8007736:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800773a:	1c7b      	adds	r3, r7, #1
 800773c:	444b      	add	r3, r9
 800773e:	106d      	asrs	r5, r5, #1
 8007740:	429d      	cmp	r5, r3
 8007742:	bf38      	it	cc
 8007744:	461d      	movcc	r5, r3
 8007746:	0553      	lsls	r3, r2, #21
 8007748:	d527      	bpl.n	800779a <__ssputs_r+0x8e>
 800774a:	4629      	mov	r1, r5
 800774c:	f7fe fc2e 	bl	8005fac <_malloc_r>
 8007750:	4606      	mov	r6, r0
 8007752:	b360      	cbz	r0, 80077ae <__ssputs_r+0xa2>
 8007754:	464a      	mov	r2, r9
 8007756:	6921      	ldr	r1, [r4, #16]
 8007758:	f000 fbe8 	bl	8007f2c <memcpy>
 800775c:	89a3      	ldrh	r3, [r4, #12]
 800775e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007762:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007766:	81a3      	strh	r3, [r4, #12]
 8007768:	6126      	str	r6, [r4, #16]
 800776a:	444e      	add	r6, r9
 800776c:	6026      	str	r6, [r4, #0]
 800776e:	463e      	mov	r6, r7
 8007770:	6165      	str	r5, [r4, #20]
 8007772:	eba5 0509 	sub.w	r5, r5, r9
 8007776:	60a5      	str	r5, [r4, #8]
 8007778:	42be      	cmp	r6, r7
 800777a:	d900      	bls.n	800777e <__ssputs_r+0x72>
 800777c:	463e      	mov	r6, r7
 800777e:	4632      	mov	r2, r6
 8007780:	4641      	mov	r1, r8
 8007782:	6820      	ldr	r0, [r4, #0]
 8007784:	f000 fb96 	bl	8007eb4 <memmove>
 8007788:	2000      	movs	r0, #0
 800778a:	68a3      	ldr	r3, [r4, #8]
 800778c:	1b9b      	subs	r3, r3, r6
 800778e:	60a3      	str	r3, [r4, #8]
 8007790:	6823      	ldr	r3, [r4, #0]
 8007792:	4433      	add	r3, r6
 8007794:	6023      	str	r3, [r4, #0]
 8007796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800779a:	462a      	mov	r2, r5
 800779c:	f000 ff57 	bl	800864e <_realloc_r>
 80077a0:	4606      	mov	r6, r0
 80077a2:	2800      	cmp	r0, #0
 80077a4:	d1e0      	bne.n	8007768 <__ssputs_r+0x5c>
 80077a6:	4650      	mov	r0, sl
 80077a8:	6921      	ldr	r1, [r4, #16]
 80077aa:	f7fe fb8d 	bl	8005ec8 <_free_r>
 80077ae:	230c      	movs	r3, #12
 80077b0:	f8ca 3000 	str.w	r3, [sl]
 80077b4:	89a3      	ldrh	r3, [r4, #12]
 80077b6:	f04f 30ff 	mov.w	r0, #4294967295
 80077ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077be:	81a3      	strh	r3, [r4, #12]
 80077c0:	e7e9      	b.n	8007796 <__ssputs_r+0x8a>
	...

080077c4 <_svfiprintf_r>:
 80077c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077c8:	4698      	mov	r8, r3
 80077ca:	898b      	ldrh	r3, [r1, #12]
 80077cc:	4607      	mov	r7, r0
 80077ce:	061b      	lsls	r3, r3, #24
 80077d0:	460d      	mov	r5, r1
 80077d2:	4614      	mov	r4, r2
 80077d4:	b09d      	sub	sp, #116	@ 0x74
 80077d6:	d510      	bpl.n	80077fa <_svfiprintf_r+0x36>
 80077d8:	690b      	ldr	r3, [r1, #16]
 80077da:	b973      	cbnz	r3, 80077fa <_svfiprintf_r+0x36>
 80077dc:	2140      	movs	r1, #64	@ 0x40
 80077de:	f7fe fbe5 	bl	8005fac <_malloc_r>
 80077e2:	6028      	str	r0, [r5, #0]
 80077e4:	6128      	str	r0, [r5, #16]
 80077e6:	b930      	cbnz	r0, 80077f6 <_svfiprintf_r+0x32>
 80077e8:	230c      	movs	r3, #12
 80077ea:	603b      	str	r3, [r7, #0]
 80077ec:	f04f 30ff 	mov.w	r0, #4294967295
 80077f0:	b01d      	add	sp, #116	@ 0x74
 80077f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f6:	2340      	movs	r3, #64	@ 0x40
 80077f8:	616b      	str	r3, [r5, #20]
 80077fa:	2300      	movs	r3, #0
 80077fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80077fe:	2320      	movs	r3, #32
 8007800:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007804:	2330      	movs	r3, #48	@ 0x30
 8007806:	f04f 0901 	mov.w	r9, #1
 800780a:	f8cd 800c 	str.w	r8, [sp, #12]
 800780e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80079a8 <_svfiprintf_r+0x1e4>
 8007812:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007816:	4623      	mov	r3, r4
 8007818:	469a      	mov	sl, r3
 800781a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800781e:	b10a      	cbz	r2, 8007824 <_svfiprintf_r+0x60>
 8007820:	2a25      	cmp	r2, #37	@ 0x25
 8007822:	d1f9      	bne.n	8007818 <_svfiprintf_r+0x54>
 8007824:	ebba 0b04 	subs.w	fp, sl, r4
 8007828:	d00b      	beq.n	8007842 <_svfiprintf_r+0x7e>
 800782a:	465b      	mov	r3, fp
 800782c:	4622      	mov	r2, r4
 800782e:	4629      	mov	r1, r5
 8007830:	4638      	mov	r0, r7
 8007832:	f7ff ff6b 	bl	800770c <__ssputs_r>
 8007836:	3001      	adds	r0, #1
 8007838:	f000 80a7 	beq.w	800798a <_svfiprintf_r+0x1c6>
 800783c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800783e:	445a      	add	r2, fp
 8007840:	9209      	str	r2, [sp, #36]	@ 0x24
 8007842:	f89a 3000 	ldrb.w	r3, [sl]
 8007846:	2b00      	cmp	r3, #0
 8007848:	f000 809f 	beq.w	800798a <_svfiprintf_r+0x1c6>
 800784c:	2300      	movs	r3, #0
 800784e:	f04f 32ff 	mov.w	r2, #4294967295
 8007852:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007856:	f10a 0a01 	add.w	sl, sl, #1
 800785a:	9304      	str	r3, [sp, #16]
 800785c:	9307      	str	r3, [sp, #28]
 800785e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007862:	931a      	str	r3, [sp, #104]	@ 0x68
 8007864:	4654      	mov	r4, sl
 8007866:	2205      	movs	r2, #5
 8007868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800786c:	484e      	ldr	r0, [pc, #312]	@ (80079a8 <_svfiprintf_r+0x1e4>)
 800786e:	f7fd fcc8 	bl	8005202 <memchr>
 8007872:	9a04      	ldr	r2, [sp, #16]
 8007874:	b9d8      	cbnz	r0, 80078ae <_svfiprintf_r+0xea>
 8007876:	06d0      	lsls	r0, r2, #27
 8007878:	bf44      	itt	mi
 800787a:	2320      	movmi	r3, #32
 800787c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007880:	0711      	lsls	r1, r2, #28
 8007882:	bf44      	itt	mi
 8007884:	232b      	movmi	r3, #43	@ 0x2b
 8007886:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800788a:	f89a 3000 	ldrb.w	r3, [sl]
 800788e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007890:	d015      	beq.n	80078be <_svfiprintf_r+0xfa>
 8007892:	4654      	mov	r4, sl
 8007894:	2000      	movs	r0, #0
 8007896:	f04f 0c0a 	mov.w	ip, #10
 800789a:	9a07      	ldr	r2, [sp, #28]
 800789c:	4621      	mov	r1, r4
 800789e:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078a2:	3b30      	subs	r3, #48	@ 0x30
 80078a4:	2b09      	cmp	r3, #9
 80078a6:	d94b      	bls.n	8007940 <_svfiprintf_r+0x17c>
 80078a8:	b1b0      	cbz	r0, 80078d8 <_svfiprintf_r+0x114>
 80078aa:	9207      	str	r2, [sp, #28]
 80078ac:	e014      	b.n	80078d8 <_svfiprintf_r+0x114>
 80078ae:	eba0 0308 	sub.w	r3, r0, r8
 80078b2:	fa09 f303 	lsl.w	r3, r9, r3
 80078b6:	4313      	orrs	r3, r2
 80078b8:	46a2      	mov	sl, r4
 80078ba:	9304      	str	r3, [sp, #16]
 80078bc:	e7d2      	b.n	8007864 <_svfiprintf_r+0xa0>
 80078be:	9b03      	ldr	r3, [sp, #12]
 80078c0:	1d19      	adds	r1, r3, #4
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	9103      	str	r1, [sp, #12]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	bfbb      	ittet	lt
 80078ca:	425b      	neglt	r3, r3
 80078cc:	f042 0202 	orrlt.w	r2, r2, #2
 80078d0:	9307      	strge	r3, [sp, #28]
 80078d2:	9307      	strlt	r3, [sp, #28]
 80078d4:	bfb8      	it	lt
 80078d6:	9204      	strlt	r2, [sp, #16]
 80078d8:	7823      	ldrb	r3, [r4, #0]
 80078da:	2b2e      	cmp	r3, #46	@ 0x2e
 80078dc:	d10a      	bne.n	80078f4 <_svfiprintf_r+0x130>
 80078de:	7863      	ldrb	r3, [r4, #1]
 80078e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80078e2:	d132      	bne.n	800794a <_svfiprintf_r+0x186>
 80078e4:	9b03      	ldr	r3, [sp, #12]
 80078e6:	3402      	adds	r4, #2
 80078e8:	1d1a      	adds	r2, r3, #4
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	9203      	str	r2, [sp, #12]
 80078ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80078f2:	9305      	str	r3, [sp, #20]
 80078f4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80079ac <_svfiprintf_r+0x1e8>
 80078f8:	2203      	movs	r2, #3
 80078fa:	4650      	mov	r0, sl
 80078fc:	7821      	ldrb	r1, [r4, #0]
 80078fe:	f7fd fc80 	bl	8005202 <memchr>
 8007902:	b138      	cbz	r0, 8007914 <_svfiprintf_r+0x150>
 8007904:	2240      	movs	r2, #64	@ 0x40
 8007906:	9b04      	ldr	r3, [sp, #16]
 8007908:	eba0 000a 	sub.w	r0, r0, sl
 800790c:	4082      	lsls	r2, r0
 800790e:	4313      	orrs	r3, r2
 8007910:	3401      	adds	r4, #1
 8007912:	9304      	str	r3, [sp, #16]
 8007914:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007918:	2206      	movs	r2, #6
 800791a:	4825      	ldr	r0, [pc, #148]	@ (80079b0 <_svfiprintf_r+0x1ec>)
 800791c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007920:	f7fd fc6f 	bl	8005202 <memchr>
 8007924:	2800      	cmp	r0, #0
 8007926:	d036      	beq.n	8007996 <_svfiprintf_r+0x1d2>
 8007928:	4b22      	ldr	r3, [pc, #136]	@ (80079b4 <_svfiprintf_r+0x1f0>)
 800792a:	bb1b      	cbnz	r3, 8007974 <_svfiprintf_r+0x1b0>
 800792c:	9b03      	ldr	r3, [sp, #12]
 800792e:	3307      	adds	r3, #7
 8007930:	f023 0307 	bic.w	r3, r3, #7
 8007934:	3308      	adds	r3, #8
 8007936:	9303      	str	r3, [sp, #12]
 8007938:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800793a:	4433      	add	r3, r6
 800793c:	9309      	str	r3, [sp, #36]	@ 0x24
 800793e:	e76a      	b.n	8007816 <_svfiprintf_r+0x52>
 8007940:	460c      	mov	r4, r1
 8007942:	2001      	movs	r0, #1
 8007944:	fb0c 3202 	mla	r2, ip, r2, r3
 8007948:	e7a8      	b.n	800789c <_svfiprintf_r+0xd8>
 800794a:	2300      	movs	r3, #0
 800794c:	f04f 0c0a 	mov.w	ip, #10
 8007950:	4619      	mov	r1, r3
 8007952:	3401      	adds	r4, #1
 8007954:	9305      	str	r3, [sp, #20]
 8007956:	4620      	mov	r0, r4
 8007958:	f810 2b01 	ldrb.w	r2, [r0], #1
 800795c:	3a30      	subs	r2, #48	@ 0x30
 800795e:	2a09      	cmp	r2, #9
 8007960:	d903      	bls.n	800796a <_svfiprintf_r+0x1a6>
 8007962:	2b00      	cmp	r3, #0
 8007964:	d0c6      	beq.n	80078f4 <_svfiprintf_r+0x130>
 8007966:	9105      	str	r1, [sp, #20]
 8007968:	e7c4      	b.n	80078f4 <_svfiprintf_r+0x130>
 800796a:	4604      	mov	r4, r0
 800796c:	2301      	movs	r3, #1
 800796e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007972:	e7f0      	b.n	8007956 <_svfiprintf_r+0x192>
 8007974:	ab03      	add	r3, sp, #12
 8007976:	9300      	str	r3, [sp, #0]
 8007978:	462a      	mov	r2, r5
 800797a:	4638      	mov	r0, r7
 800797c:	4b0e      	ldr	r3, [pc, #56]	@ (80079b8 <_svfiprintf_r+0x1f4>)
 800797e:	a904      	add	r1, sp, #16
 8007980:	f7fc fcba 	bl	80042f8 <_printf_float>
 8007984:	1c42      	adds	r2, r0, #1
 8007986:	4606      	mov	r6, r0
 8007988:	d1d6      	bne.n	8007938 <_svfiprintf_r+0x174>
 800798a:	89ab      	ldrh	r3, [r5, #12]
 800798c:	065b      	lsls	r3, r3, #25
 800798e:	f53f af2d 	bmi.w	80077ec <_svfiprintf_r+0x28>
 8007992:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007994:	e72c      	b.n	80077f0 <_svfiprintf_r+0x2c>
 8007996:	ab03      	add	r3, sp, #12
 8007998:	9300      	str	r3, [sp, #0]
 800799a:	462a      	mov	r2, r5
 800799c:	4638      	mov	r0, r7
 800799e:	4b06      	ldr	r3, [pc, #24]	@ (80079b8 <_svfiprintf_r+0x1f4>)
 80079a0:	a904      	add	r1, sp, #16
 80079a2:	f7fc ff47 	bl	8004834 <_printf_i>
 80079a6:	e7ed      	b.n	8007984 <_svfiprintf_r+0x1c0>
 80079a8:	08008ca9 	.word	0x08008ca9
 80079ac:	08008caf 	.word	0x08008caf
 80079b0:	08008cb3 	.word	0x08008cb3
 80079b4:	080042f9 	.word	0x080042f9
 80079b8:	0800770d 	.word	0x0800770d

080079bc <__sfputc_r>:
 80079bc:	6893      	ldr	r3, [r2, #8]
 80079be:	b410      	push	{r4}
 80079c0:	3b01      	subs	r3, #1
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	6093      	str	r3, [r2, #8]
 80079c6:	da07      	bge.n	80079d8 <__sfputc_r+0x1c>
 80079c8:	6994      	ldr	r4, [r2, #24]
 80079ca:	42a3      	cmp	r3, r4
 80079cc:	db01      	blt.n	80079d2 <__sfputc_r+0x16>
 80079ce:	290a      	cmp	r1, #10
 80079d0:	d102      	bne.n	80079d8 <__sfputc_r+0x1c>
 80079d2:	bc10      	pop	{r4}
 80079d4:	f000 b9da 	b.w	8007d8c <__swbuf_r>
 80079d8:	6813      	ldr	r3, [r2, #0]
 80079da:	1c58      	adds	r0, r3, #1
 80079dc:	6010      	str	r0, [r2, #0]
 80079de:	7019      	strb	r1, [r3, #0]
 80079e0:	4608      	mov	r0, r1
 80079e2:	bc10      	pop	{r4}
 80079e4:	4770      	bx	lr

080079e6 <__sfputs_r>:
 80079e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079e8:	4606      	mov	r6, r0
 80079ea:	460f      	mov	r7, r1
 80079ec:	4614      	mov	r4, r2
 80079ee:	18d5      	adds	r5, r2, r3
 80079f0:	42ac      	cmp	r4, r5
 80079f2:	d101      	bne.n	80079f8 <__sfputs_r+0x12>
 80079f4:	2000      	movs	r0, #0
 80079f6:	e007      	b.n	8007a08 <__sfputs_r+0x22>
 80079f8:	463a      	mov	r2, r7
 80079fa:	4630      	mov	r0, r6
 80079fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a00:	f7ff ffdc 	bl	80079bc <__sfputc_r>
 8007a04:	1c43      	adds	r3, r0, #1
 8007a06:	d1f3      	bne.n	80079f0 <__sfputs_r+0xa>
 8007a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007a0c <_vfiprintf_r>:
 8007a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a10:	460d      	mov	r5, r1
 8007a12:	4614      	mov	r4, r2
 8007a14:	4698      	mov	r8, r3
 8007a16:	4606      	mov	r6, r0
 8007a18:	b09d      	sub	sp, #116	@ 0x74
 8007a1a:	b118      	cbz	r0, 8007a24 <_vfiprintf_r+0x18>
 8007a1c:	6a03      	ldr	r3, [r0, #32]
 8007a1e:	b90b      	cbnz	r3, 8007a24 <_vfiprintf_r+0x18>
 8007a20:	f7fd fac4 	bl	8004fac <__sinit>
 8007a24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a26:	07d9      	lsls	r1, r3, #31
 8007a28:	d405      	bmi.n	8007a36 <_vfiprintf_r+0x2a>
 8007a2a:	89ab      	ldrh	r3, [r5, #12]
 8007a2c:	059a      	lsls	r2, r3, #22
 8007a2e:	d402      	bmi.n	8007a36 <_vfiprintf_r+0x2a>
 8007a30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a32:	f7fd fbe4 	bl	80051fe <__retarget_lock_acquire_recursive>
 8007a36:	89ab      	ldrh	r3, [r5, #12]
 8007a38:	071b      	lsls	r3, r3, #28
 8007a3a:	d501      	bpl.n	8007a40 <_vfiprintf_r+0x34>
 8007a3c:	692b      	ldr	r3, [r5, #16]
 8007a3e:	b99b      	cbnz	r3, 8007a68 <_vfiprintf_r+0x5c>
 8007a40:	4629      	mov	r1, r5
 8007a42:	4630      	mov	r0, r6
 8007a44:	f000 f9e0 	bl	8007e08 <__swsetup_r>
 8007a48:	b170      	cbz	r0, 8007a68 <_vfiprintf_r+0x5c>
 8007a4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a4c:	07dc      	lsls	r4, r3, #31
 8007a4e:	d504      	bpl.n	8007a5a <_vfiprintf_r+0x4e>
 8007a50:	f04f 30ff 	mov.w	r0, #4294967295
 8007a54:	b01d      	add	sp, #116	@ 0x74
 8007a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a5a:	89ab      	ldrh	r3, [r5, #12]
 8007a5c:	0598      	lsls	r0, r3, #22
 8007a5e:	d4f7      	bmi.n	8007a50 <_vfiprintf_r+0x44>
 8007a60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a62:	f7fd fbcd 	bl	8005200 <__retarget_lock_release_recursive>
 8007a66:	e7f3      	b.n	8007a50 <_vfiprintf_r+0x44>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a6c:	2320      	movs	r3, #32
 8007a6e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007a72:	2330      	movs	r3, #48	@ 0x30
 8007a74:	f04f 0901 	mov.w	r9, #1
 8007a78:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a7c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007c28 <_vfiprintf_r+0x21c>
 8007a80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007a84:	4623      	mov	r3, r4
 8007a86:	469a      	mov	sl, r3
 8007a88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a8c:	b10a      	cbz	r2, 8007a92 <_vfiprintf_r+0x86>
 8007a8e:	2a25      	cmp	r2, #37	@ 0x25
 8007a90:	d1f9      	bne.n	8007a86 <_vfiprintf_r+0x7a>
 8007a92:	ebba 0b04 	subs.w	fp, sl, r4
 8007a96:	d00b      	beq.n	8007ab0 <_vfiprintf_r+0xa4>
 8007a98:	465b      	mov	r3, fp
 8007a9a:	4622      	mov	r2, r4
 8007a9c:	4629      	mov	r1, r5
 8007a9e:	4630      	mov	r0, r6
 8007aa0:	f7ff ffa1 	bl	80079e6 <__sfputs_r>
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	f000 80a7 	beq.w	8007bf8 <_vfiprintf_r+0x1ec>
 8007aaa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007aac:	445a      	add	r2, fp
 8007aae:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ab0:	f89a 3000 	ldrb.w	r3, [sl]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	f000 809f 	beq.w	8007bf8 <_vfiprintf_r+0x1ec>
 8007aba:	2300      	movs	r3, #0
 8007abc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ac4:	f10a 0a01 	add.w	sl, sl, #1
 8007ac8:	9304      	str	r3, [sp, #16]
 8007aca:	9307      	str	r3, [sp, #28]
 8007acc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007ad0:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ad2:	4654      	mov	r4, sl
 8007ad4:	2205      	movs	r2, #5
 8007ad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ada:	4853      	ldr	r0, [pc, #332]	@ (8007c28 <_vfiprintf_r+0x21c>)
 8007adc:	f7fd fb91 	bl	8005202 <memchr>
 8007ae0:	9a04      	ldr	r2, [sp, #16]
 8007ae2:	b9d8      	cbnz	r0, 8007b1c <_vfiprintf_r+0x110>
 8007ae4:	06d1      	lsls	r1, r2, #27
 8007ae6:	bf44      	itt	mi
 8007ae8:	2320      	movmi	r3, #32
 8007aea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007aee:	0713      	lsls	r3, r2, #28
 8007af0:	bf44      	itt	mi
 8007af2:	232b      	movmi	r3, #43	@ 0x2b
 8007af4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007af8:	f89a 3000 	ldrb.w	r3, [sl]
 8007afc:	2b2a      	cmp	r3, #42	@ 0x2a
 8007afe:	d015      	beq.n	8007b2c <_vfiprintf_r+0x120>
 8007b00:	4654      	mov	r4, sl
 8007b02:	2000      	movs	r0, #0
 8007b04:	f04f 0c0a 	mov.w	ip, #10
 8007b08:	9a07      	ldr	r2, [sp, #28]
 8007b0a:	4621      	mov	r1, r4
 8007b0c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b10:	3b30      	subs	r3, #48	@ 0x30
 8007b12:	2b09      	cmp	r3, #9
 8007b14:	d94b      	bls.n	8007bae <_vfiprintf_r+0x1a2>
 8007b16:	b1b0      	cbz	r0, 8007b46 <_vfiprintf_r+0x13a>
 8007b18:	9207      	str	r2, [sp, #28]
 8007b1a:	e014      	b.n	8007b46 <_vfiprintf_r+0x13a>
 8007b1c:	eba0 0308 	sub.w	r3, r0, r8
 8007b20:	fa09 f303 	lsl.w	r3, r9, r3
 8007b24:	4313      	orrs	r3, r2
 8007b26:	46a2      	mov	sl, r4
 8007b28:	9304      	str	r3, [sp, #16]
 8007b2a:	e7d2      	b.n	8007ad2 <_vfiprintf_r+0xc6>
 8007b2c:	9b03      	ldr	r3, [sp, #12]
 8007b2e:	1d19      	adds	r1, r3, #4
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	9103      	str	r1, [sp, #12]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	bfbb      	ittet	lt
 8007b38:	425b      	neglt	r3, r3
 8007b3a:	f042 0202 	orrlt.w	r2, r2, #2
 8007b3e:	9307      	strge	r3, [sp, #28]
 8007b40:	9307      	strlt	r3, [sp, #28]
 8007b42:	bfb8      	it	lt
 8007b44:	9204      	strlt	r2, [sp, #16]
 8007b46:	7823      	ldrb	r3, [r4, #0]
 8007b48:	2b2e      	cmp	r3, #46	@ 0x2e
 8007b4a:	d10a      	bne.n	8007b62 <_vfiprintf_r+0x156>
 8007b4c:	7863      	ldrb	r3, [r4, #1]
 8007b4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b50:	d132      	bne.n	8007bb8 <_vfiprintf_r+0x1ac>
 8007b52:	9b03      	ldr	r3, [sp, #12]
 8007b54:	3402      	adds	r4, #2
 8007b56:	1d1a      	adds	r2, r3, #4
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	9203      	str	r2, [sp, #12]
 8007b5c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007b60:	9305      	str	r3, [sp, #20]
 8007b62:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007c2c <_vfiprintf_r+0x220>
 8007b66:	2203      	movs	r2, #3
 8007b68:	4650      	mov	r0, sl
 8007b6a:	7821      	ldrb	r1, [r4, #0]
 8007b6c:	f7fd fb49 	bl	8005202 <memchr>
 8007b70:	b138      	cbz	r0, 8007b82 <_vfiprintf_r+0x176>
 8007b72:	2240      	movs	r2, #64	@ 0x40
 8007b74:	9b04      	ldr	r3, [sp, #16]
 8007b76:	eba0 000a 	sub.w	r0, r0, sl
 8007b7a:	4082      	lsls	r2, r0
 8007b7c:	4313      	orrs	r3, r2
 8007b7e:	3401      	adds	r4, #1
 8007b80:	9304      	str	r3, [sp, #16]
 8007b82:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b86:	2206      	movs	r2, #6
 8007b88:	4829      	ldr	r0, [pc, #164]	@ (8007c30 <_vfiprintf_r+0x224>)
 8007b8a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007b8e:	f7fd fb38 	bl	8005202 <memchr>
 8007b92:	2800      	cmp	r0, #0
 8007b94:	d03f      	beq.n	8007c16 <_vfiprintf_r+0x20a>
 8007b96:	4b27      	ldr	r3, [pc, #156]	@ (8007c34 <_vfiprintf_r+0x228>)
 8007b98:	bb1b      	cbnz	r3, 8007be2 <_vfiprintf_r+0x1d6>
 8007b9a:	9b03      	ldr	r3, [sp, #12]
 8007b9c:	3307      	adds	r3, #7
 8007b9e:	f023 0307 	bic.w	r3, r3, #7
 8007ba2:	3308      	adds	r3, #8
 8007ba4:	9303      	str	r3, [sp, #12]
 8007ba6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ba8:	443b      	add	r3, r7
 8007baa:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bac:	e76a      	b.n	8007a84 <_vfiprintf_r+0x78>
 8007bae:	460c      	mov	r4, r1
 8007bb0:	2001      	movs	r0, #1
 8007bb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007bb6:	e7a8      	b.n	8007b0a <_vfiprintf_r+0xfe>
 8007bb8:	2300      	movs	r3, #0
 8007bba:	f04f 0c0a 	mov.w	ip, #10
 8007bbe:	4619      	mov	r1, r3
 8007bc0:	3401      	adds	r4, #1
 8007bc2:	9305      	str	r3, [sp, #20]
 8007bc4:	4620      	mov	r0, r4
 8007bc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bca:	3a30      	subs	r2, #48	@ 0x30
 8007bcc:	2a09      	cmp	r2, #9
 8007bce:	d903      	bls.n	8007bd8 <_vfiprintf_r+0x1cc>
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d0c6      	beq.n	8007b62 <_vfiprintf_r+0x156>
 8007bd4:	9105      	str	r1, [sp, #20]
 8007bd6:	e7c4      	b.n	8007b62 <_vfiprintf_r+0x156>
 8007bd8:	4604      	mov	r4, r0
 8007bda:	2301      	movs	r3, #1
 8007bdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007be0:	e7f0      	b.n	8007bc4 <_vfiprintf_r+0x1b8>
 8007be2:	ab03      	add	r3, sp, #12
 8007be4:	9300      	str	r3, [sp, #0]
 8007be6:	462a      	mov	r2, r5
 8007be8:	4630      	mov	r0, r6
 8007bea:	4b13      	ldr	r3, [pc, #76]	@ (8007c38 <_vfiprintf_r+0x22c>)
 8007bec:	a904      	add	r1, sp, #16
 8007bee:	f7fc fb83 	bl	80042f8 <_printf_float>
 8007bf2:	4607      	mov	r7, r0
 8007bf4:	1c78      	adds	r0, r7, #1
 8007bf6:	d1d6      	bne.n	8007ba6 <_vfiprintf_r+0x19a>
 8007bf8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007bfa:	07d9      	lsls	r1, r3, #31
 8007bfc:	d405      	bmi.n	8007c0a <_vfiprintf_r+0x1fe>
 8007bfe:	89ab      	ldrh	r3, [r5, #12]
 8007c00:	059a      	lsls	r2, r3, #22
 8007c02:	d402      	bmi.n	8007c0a <_vfiprintf_r+0x1fe>
 8007c04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c06:	f7fd fafb 	bl	8005200 <__retarget_lock_release_recursive>
 8007c0a:	89ab      	ldrh	r3, [r5, #12]
 8007c0c:	065b      	lsls	r3, r3, #25
 8007c0e:	f53f af1f 	bmi.w	8007a50 <_vfiprintf_r+0x44>
 8007c12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c14:	e71e      	b.n	8007a54 <_vfiprintf_r+0x48>
 8007c16:	ab03      	add	r3, sp, #12
 8007c18:	9300      	str	r3, [sp, #0]
 8007c1a:	462a      	mov	r2, r5
 8007c1c:	4630      	mov	r0, r6
 8007c1e:	4b06      	ldr	r3, [pc, #24]	@ (8007c38 <_vfiprintf_r+0x22c>)
 8007c20:	a904      	add	r1, sp, #16
 8007c22:	f7fc fe07 	bl	8004834 <_printf_i>
 8007c26:	e7e4      	b.n	8007bf2 <_vfiprintf_r+0x1e6>
 8007c28:	08008ca9 	.word	0x08008ca9
 8007c2c:	08008caf 	.word	0x08008caf
 8007c30:	08008cb3 	.word	0x08008cb3
 8007c34:	080042f9 	.word	0x080042f9
 8007c38:	080079e7 	.word	0x080079e7

08007c3c <__sflush_r>:
 8007c3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c42:	0716      	lsls	r6, r2, #28
 8007c44:	4605      	mov	r5, r0
 8007c46:	460c      	mov	r4, r1
 8007c48:	d454      	bmi.n	8007cf4 <__sflush_r+0xb8>
 8007c4a:	684b      	ldr	r3, [r1, #4]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	dc02      	bgt.n	8007c56 <__sflush_r+0x1a>
 8007c50:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	dd48      	ble.n	8007ce8 <__sflush_r+0xac>
 8007c56:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c58:	2e00      	cmp	r6, #0
 8007c5a:	d045      	beq.n	8007ce8 <__sflush_r+0xac>
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007c62:	682f      	ldr	r7, [r5, #0]
 8007c64:	6a21      	ldr	r1, [r4, #32]
 8007c66:	602b      	str	r3, [r5, #0]
 8007c68:	d030      	beq.n	8007ccc <__sflush_r+0x90>
 8007c6a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007c6c:	89a3      	ldrh	r3, [r4, #12]
 8007c6e:	0759      	lsls	r1, r3, #29
 8007c70:	d505      	bpl.n	8007c7e <__sflush_r+0x42>
 8007c72:	6863      	ldr	r3, [r4, #4]
 8007c74:	1ad2      	subs	r2, r2, r3
 8007c76:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007c78:	b10b      	cbz	r3, 8007c7e <__sflush_r+0x42>
 8007c7a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007c7c:	1ad2      	subs	r2, r2, r3
 8007c7e:	2300      	movs	r3, #0
 8007c80:	4628      	mov	r0, r5
 8007c82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007c84:	6a21      	ldr	r1, [r4, #32]
 8007c86:	47b0      	blx	r6
 8007c88:	1c43      	adds	r3, r0, #1
 8007c8a:	89a3      	ldrh	r3, [r4, #12]
 8007c8c:	d106      	bne.n	8007c9c <__sflush_r+0x60>
 8007c8e:	6829      	ldr	r1, [r5, #0]
 8007c90:	291d      	cmp	r1, #29
 8007c92:	d82b      	bhi.n	8007cec <__sflush_r+0xb0>
 8007c94:	4a28      	ldr	r2, [pc, #160]	@ (8007d38 <__sflush_r+0xfc>)
 8007c96:	410a      	asrs	r2, r1
 8007c98:	07d6      	lsls	r6, r2, #31
 8007c9a:	d427      	bmi.n	8007cec <__sflush_r+0xb0>
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	6062      	str	r2, [r4, #4]
 8007ca0:	6922      	ldr	r2, [r4, #16]
 8007ca2:	04d9      	lsls	r1, r3, #19
 8007ca4:	6022      	str	r2, [r4, #0]
 8007ca6:	d504      	bpl.n	8007cb2 <__sflush_r+0x76>
 8007ca8:	1c42      	adds	r2, r0, #1
 8007caa:	d101      	bne.n	8007cb0 <__sflush_r+0x74>
 8007cac:	682b      	ldr	r3, [r5, #0]
 8007cae:	b903      	cbnz	r3, 8007cb2 <__sflush_r+0x76>
 8007cb0:	6560      	str	r0, [r4, #84]	@ 0x54
 8007cb2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007cb4:	602f      	str	r7, [r5, #0]
 8007cb6:	b1b9      	cbz	r1, 8007ce8 <__sflush_r+0xac>
 8007cb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007cbc:	4299      	cmp	r1, r3
 8007cbe:	d002      	beq.n	8007cc6 <__sflush_r+0x8a>
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	f7fe f901 	bl	8005ec8 <_free_r>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	6363      	str	r3, [r4, #52]	@ 0x34
 8007cca:	e00d      	b.n	8007ce8 <__sflush_r+0xac>
 8007ccc:	2301      	movs	r3, #1
 8007cce:	4628      	mov	r0, r5
 8007cd0:	47b0      	blx	r6
 8007cd2:	4602      	mov	r2, r0
 8007cd4:	1c50      	adds	r0, r2, #1
 8007cd6:	d1c9      	bne.n	8007c6c <__sflush_r+0x30>
 8007cd8:	682b      	ldr	r3, [r5, #0]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d0c6      	beq.n	8007c6c <__sflush_r+0x30>
 8007cde:	2b1d      	cmp	r3, #29
 8007ce0:	d001      	beq.n	8007ce6 <__sflush_r+0xaa>
 8007ce2:	2b16      	cmp	r3, #22
 8007ce4:	d11d      	bne.n	8007d22 <__sflush_r+0xe6>
 8007ce6:	602f      	str	r7, [r5, #0]
 8007ce8:	2000      	movs	r0, #0
 8007cea:	e021      	b.n	8007d30 <__sflush_r+0xf4>
 8007cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cf0:	b21b      	sxth	r3, r3
 8007cf2:	e01a      	b.n	8007d2a <__sflush_r+0xee>
 8007cf4:	690f      	ldr	r7, [r1, #16]
 8007cf6:	2f00      	cmp	r7, #0
 8007cf8:	d0f6      	beq.n	8007ce8 <__sflush_r+0xac>
 8007cfa:	0793      	lsls	r3, r2, #30
 8007cfc:	bf18      	it	ne
 8007cfe:	2300      	movne	r3, #0
 8007d00:	680e      	ldr	r6, [r1, #0]
 8007d02:	bf08      	it	eq
 8007d04:	694b      	ldreq	r3, [r1, #20]
 8007d06:	1bf6      	subs	r6, r6, r7
 8007d08:	600f      	str	r7, [r1, #0]
 8007d0a:	608b      	str	r3, [r1, #8]
 8007d0c:	2e00      	cmp	r6, #0
 8007d0e:	ddeb      	ble.n	8007ce8 <__sflush_r+0xac>
 8007d10:	4633      	mov	r3, r6
 8007d12:	463a      	mov	r2, r7
 8007d14:	4628      	mov	r0, r5
 8007d16:	6a21      	ldr	r1, [r4, #32]
 8007d18:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007d1c:	47e0      	blx	ip
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	dc07      	bgt.n	8007d32 <__sflush_r+0xf6>
 8007d22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8007d2e:	81a3      	strh	r3, [r4, #12]
 8007d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d32:	4407      	add	r7, r0
 8007d34:	1a36      	subs	r6, r6, r0
 8007d36:	e7e9      	b.n	8007d0c <__sflush_r+0xd0>
 8007d38:	dfbffffe 	.word	0xdfbffffe

08007d3c <_fflush_r>:
 8007d3c:	b538      	push	{r3, r4, r5, lr}
 8007d3e:	690b      	ldr	r3, [r1, #16]
 8007d40:	4605      	mov	r5, r0
 8007d42:	460c      	mov	r4, r1
 8007d44:	b913      	cbnz	r3, 8007d4c <_fflush_r+0x10>
 8007d46:	2500      	movs	r5, #0
 8007d48:	4628      	mov	r0, r5
 8007d4a:	bd38      	pop	{r3, r4, r5, pc}
 8007d4c:	b118      	cbz	r0, 8007d56 <_fflush_r+0x1a>
 8007d4e:	6a03      	ldr	r3, [r0, #32]
 8007d50:	b90b      	cbnz	r3, 8007d56 <_fflush_r+0x1a>
 8007d52:	f7fd f92b 	bl	8004fac <__sinit>
 8007d56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d0f3      	beq.n	8007d46 <_fflush_r+0xa>
 8007d5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007d60:	07d0      	lsls	r0, r2, #31
 8007d62:	d404      	bmi.n	8007d6e <_fflush_r+0x32>
 8007d64:	0599      	lsls	r1, r3, #22
 8007d66:	d402      	bmi.n	8007d6e <_fflush_r+0x32>
 8007d68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d6a:	f7fd fa48 	bl	80051fe <__retarget_lock_acquire_recursive>
 8007d6e:	4628      	mov	r0, r5
 8007d70:	4621      	mov	r1, r4
 8007d72:	f7ff ff63 	bl	8007c3c <__sflush_r>
 8007d76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d78:	4605      	mov	r5, r0
 8007d7a:	07da      	lsls	r2, r3, #31
 8007d7c:	d4e4      	bmi.n	8007d48 <_fflush_r+0xc>
 8007d7e:	89a3      	ldrh	r3, [r4, #12]
 8007d80:	059b      	lsls	r3, r3, #22
 8007d82:	d4e1      	bmi.n	8007d48 <_fflush_r+0xc>
 8007d84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d86:	f7fd fa3b 	bl	8005200 <__retarget_lock_release_recursive>
 8007d8a:	e7dd      	b.n	8007d48 <_fflush_r+0xc>

08007d8c <__swbuf_r>:
 8007d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d8e:	460e      	mov	r6, r1
 8007d90:	4614      	mov	r4, r2
 8007d92:	4605      	mov	r5, r0
 8007d94:	b118      	cbz	r0, 8007d9e <__swbuf_r+0x12>
 8007d96:	6a03      	ldr	r3, [r0, #32]
 8007d98:	b90b      	cbnz	r3, 8007d9e <__swbuf_r+0x12>
 8007d9a:	f7fd f907 	bl	8004fac <__sinit>
 8007d9e:	69a3      	ldr	r3, [r4, #24]
 8007da0:	60a3      	str	r3, [r4, #8]
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	071a      	lsls	r2, r3, #28
 8007da6:	d501      	bpl.n	8007dac <__swbuf_r+0x20>
 8007da8:	6923      	ldr	r3, [r4, #16]
 8007daa:	b943      	cbnz	r3, 8007dbe <__swbuf_r+0x32>
 8007dac:	4621      	mov	r1, r4
 8007dae:	4628      	mov	r0, r5
 8007db0:	f000 f82a 	bl	8007e08 <__swsetup_r>
 8007db4:	b118      	cbz	r0, 8007dbe <__swbuf_r+0x32>
 8007db6:	f04f 37ff 	mov.w	r7, #4294967295
 8007dba:	4638      	mov	r0, r7
 8007dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dbe:	6823      	ldr	r3, [r4, #0]
 8007dc0:	6922      	ldr	r2, [r4, #16]
 8007dc2:	b2f6      	uxtb	r6, r6
 8007dc4:	1a98      	subs	r0, r3, r2
 8007dc6:	6963      	ldr	r3, [r4, #20]
 8007dc8:	4637      	mov	r7, r6
 8007dca:	4283      	cmp	r3, r0
 8007dcc:	dc05      	bgt.n	8007dda <__swbuf_r+0x4e>
 8007dce:	4621      	mov	r1, r4
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	f7ff ffb3 	bl	8007d3c <_fflush_r>
 8007dd6:	2800      	cmp	r0, #0
 8007dd8:	d1ed      	bne.n	8007db6 <__swbuf_r+0x2a>
 8007dda:	68a3      	ldr	r3, [r4, #8]
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	60a3      	str	r3, [r4, #8]
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	6022      	str	r2, [r4, #0]
 8007de6:	701e      	strb	r6, [r3, #0]
 8007de8:	6962      	ldr	r2, [r4, #20]
 8007dea:	1c43      	adds	r3, r0, #1
 8007dec:	429a      	cmp	r2, r3
 8007dee:	d004      	beq.n	8007dfa <__swbuf_r+0x6e>
 8007df0:	89a3      	ldrh	r3, [r4, #12]
 8007df2:	07db      	lsls	r3, r3, #31
 8007df4:	d5e1      	bpl.n	8007dba <__swbuf_r+0x2e>
 8007df6:	2e0a      	cmp	r6, #10
 8007df8:	d1df      	bne.n	8007dba <__swbuf_r+0x2e>
 8007dfa:	4621      	mov	r1, r4
 8007dfc:	4628      	mov	r0, r5
 8007dfe:	f7ff ff9d 	bl	8007d3c <_fflush_r>
 8007e02:	2800      	cmp	r0, #0
 8007e04:	d0d9      	beq.n	8007dba <__swbuf_r+0x2e>
 8007e06:	e7d6      	b.n	8007db6 <__swbuf_r+0x2a>

08007e08 <__swsetup_r>:
 8007e08:	b538      	push	{r3, r4, r5, lr}
 8007e0a:	4b29      	ldr	r3, [pc, #164]	@ (8007eb0 <__swsetup_r+0xa8>)
 8007e0c:	4605      	mov	r5, r0
 8007e0e:	6818      	ldr	r0, [r3, #0]
 8007e10:	460c      	mov	r4, r1
 8007e12:	b118      	cbz	r0, 8007e1c <__swsetup_r+0x14>
 8007e14:	6a03      	ldr	r3, [r0, #32]
 8007e16:	b90b      	cbnz	r3, 8007e1c <__swsetup_r+0x14>
 8007e18:	f7fd f8c8 	bl	8004fac <__sinit>
 8007e1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e20:	0719      	lsls	r1, r3, #28
 8007e22:	d422      	bmi.n	8007e6a <__swsetup_r+0x62>
 8007e24:	06da      	lsls	r2, r3, #27
 8007e26:	d407      	bmi.n	8007e38 <__swsetup_r+0x30>
 8007e28:	2209      	movs	r2, #9
 8007e2a:	602a      	str	r2, [r5, #0]
 8007e2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e30:	f04f 30ff 	mov.w	r0, #4294967295
 8007e34:	81a3      	strh	r3, [r4, #12]
 8007e36:	e033      	b.n	8007ea0 <__swsetup_r+0x98>
 8007e38:	0758      	lsls	r0, r3, #29
 8007e3a:	d512      	bpl.n	8007e62 <__swsetup_r+0x5a>
 8007e3c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e3e:	b141      	cbz	r1, 8007e52 <__swsetup_r+0x4a>
 8007e40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e44:	4299      	cmp	r1, r3
 8007e46:	d002      	beq.n	8007e4e <__swsetup_r+0x46>
 8007e48:	4628      	mov	r0, r5
 8007e4a:	f7fe f83d 	bl	8005ec8 <_free_r>
 8007e4e:	2300      	movs	r3, #0
 8007e50:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e58:	81a3      	strh	r3, [r4, #12]
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	6063      	str	r3, [r4, #4]
 8007e5e:	6923      	ldr	r3, [r4, #16]
 8007e60:	6023      	str	r3, [r4, #0]
 8007e62:	89a3      	ldrh	r3, [r4, #12]
 8007e64:	f043 0308 	orr.w	r3, r3, #8
 8007e68:	81a3      	strh	r3, [r4, #12]
 8007e6a:	6923      	ldr	r3, [r4, #16]
 8007e6c:	b94b      	cbnz	r3, 8007e82 <__swsetup_r+0x7a>
 8007e6e:	89a3      	ldrh	r3, [r4, #12]
 8007e70:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e78:	d003      	beq.n	8007e82 <__swsetup_r+0x7a>
 8007e7a:	4621      	mov	r1, r4
 8007e7c:	4628      	mov	r0, r5
 8007e7e:	f000 fc58 	bl	8008732 <__smakebuf_r>
 8007e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e86:	f013 0201 	ands.w	r2, r3, #1
 8007e8a:	d00a      	beq.n	8007ea2 <__swsetup_r+0x9a>
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	60a2      	str	r2, [r4, #8]
 8007e90:	6962      	ldr	r2, [r4, #20]
 8007e92:	4252      	negs	r2, r2
 8007e94:	61a2      	str	r2, [r4, #24]
 8007e96:	6922      	ldr	r2, [r4, #16]
 8007e98:	b942      	cbnz	r2, 8007eac <__swsetup_r+0xa4>
 8007e9a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e9e:	d1c5      	bne.n	8007e2c <__swsetup_r+0x24>
 8007ea0:	bd38      	pop	{r3, r4, r5, pc}
 8007ea2:	0799      	lsls	r1, r3, #30
 8007ea4:	bf58      	it	pl
 8007ea6:	6962      	ldrpl	r2, [r4, #20]
 8007ea8:	60a2      	str	r2, [r4, #8]
 8007eaa:	e7f4      	b.n	8007e96 <__swsetup_r+0x8e>
 8007eac:	2000      	movs	r0, #0
 8007eae:	e7f7      	b.n	8007ea0 <__swsetup_r+0x98>
 8007eb0:	20000018 	.word	0x20000018

08007eb4 <memmove>:
 8007eb4:	4288      	cmp	r0, r1
 8007eb6:	b510      	push	{r4, lr}
 8007eb8:	eb01 0402 	add.w	r4, r1, r2
 8007ebc:	d902      	bls.n	8007ec4 <memmove+0x10>
 8007ebe:	4284      	cmp	r4, r0
 8007ec0:	4623      	mov	r3, r4
 8007ec2:	d807      	bhi.n	8007ed4 <memmove+0x20>
 8007ec4:	1e43      	subs	r3, r0, #1
 8007ec6:	42a1      	cmp	r1, r4
 8007ec8:	d008      	beq.n	8007edc <memmove+0x28>
 8007eca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ece:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007ed2:	e7f8      	b.n	8007ec6 <memmove+0x12>
 8007ed4:	4601      	mov	r1, r0
 8007ed6:	4402      	add	r2, r0
 8007ed8:	428a      	cmp	r2, r1
 8007eda:	d100      	bne.n	8007ede <memmove+0x2a>
 8007edc:	bd10      	pop	{r4, pc}
 8007ede:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ee2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ee6:	e7f7      	b.n	8007ed8 <memmove+0x24>

08007ee8 <strncmp>:
 8007ee8:	b510      	push	{r4, lr}
 8007eea:	b16a      	cbz	r2, 8007f08 <strncmp+0x20>
 8007eec:	3901      	subs	r1, #1
 8007eee:	1884      	adds	r4, r0, r2
 8007ef0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007ef4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d103      	bne.n	8007f04 <strncmp+0x1c>
 8007efc:	42a0      	cmp	r0, r4
 8007efe:	d001      	beq.n	8007f04 <strncmp+0x1c>
 8007f00:	2a00      	cmp	r2, #0
 8007f02:	d1f5      	bne.n	8007ef0 <strncmp+0x8>
 8007f04:	1ad0      	subs	r0, r2, r3
 8007f06:	bd10      	pop	{r4, pc}
 8007f08:	4610      	mov	r0, r2
 8007f0a:	e7fc      	b.n	8007f06 <strncmp+0x1e>

08007f0c <_sbrk_r>:
 8007f0c:	b538      	push	{r3, r4, r5, lr}
 8007f0e:	2300      	movs	r3, #0
 8007f10:	4d05      	ldr	r5, [pc, #20]	@ (8007f28 <_sbrk_r+0x1c>)
 8007f12:	4604      	mov	r4, r0
 8007f14:	4608      	mov	r0, r1
 8007f16:	602b      	str	r3, [r5, #0]
 8007f18:	f7f9 fdb2 	bl	8001a80 <_sbrk>
 8007f1c:	1c43      	adds	r3, r0, #1
 8007f1e:	d102      	bne.n	8007f26 <_sbrk_r+0x1a>
 8007f20:	682b      	ldr	r3, [r5, #0]
 8007f22:	b103      	cbz	r3, 8007f26 <_sbrk_r+0x1a>
 8007f24:	6023      	str	r3, [r4, #0]
 8007f26:	bd38      	pop	{r3, r4, r5, pc}
 8007f28:	20000450 	.word	0x20000450

08007f2c <memcpy>:
 8007f2c:	440a      	add	r2, r1
 8007f2e:	4291      	cmp	r1, r2
 8007f30:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f34:	d100      	bne.n	8007f38 <memcpy+0xc>
 8007f36:	4770      	bx	lr
 8007f38:	b510      	push	{r4, lr}
 8007f3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f3e:	4291      	cmp	r1, r2
 8007f40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f44:	d1f9      	bne.n	8007f3a <memcpy+0xe>
 8007f46:	bd10      	pop	{r4, pc}

08007f48 <nan>:
 8007f48:	2000      	movs	r0, #0
 8007f4a:	4901      	ldr	r1, [pc, #4]	@ (8007f50 <nan+0x8>)
 8007f4c:	4770      	bx	lr
 8007f4e:	bf00      	nop
 8007f50:	7ff80000 	.word	0x7ff80000

08007f54 <__assert_func>:
 8007f54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f56:	4614      	mov	r4, r2
 8007f58:	461a      	mov	r2, r3
 8007f5a:	4b09      	ldr	r3, [pc, #36]	@ (8007f80 <__assert_func+0x2c>)
 8007f5c:	4605      	mov	r5, r0
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68d8      	ldr	r0, [r3, #12]
 8007f62:	b954      	cbnz	r4, 8007f7a <__assert_func+0x26>
 8007f64:	4b07      	ldr	r3, [pc, #28]	@ (8007f84 <__assert_func+0x30>)
 8007f66:	461c      	mov	r4, r3
 8007f68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f6c:	9100      	str	r1, [sp, #0]
 8007f6e:	462b      	mov	r3, r5
 8007f70:	4905      	ldr	r1, [pc, #20]	@ (8007f88 <__assert_func+0x34>)
 8007f72:	f000 fba7 	bl	80086c4 <fiprintf>
 8007f76:	f000 fc3b 	bl	80087f0 <abort>
 8007f7a:	4b04      	ldr	r3, [pc, #16]	@ (8007f8c <__assert_func+0x38>)
 8007f7c:	e7f4      	b.n	8007f68 <__assert_func+0x14>
 8007f7e:	bf00      	nop
 8007f80:	20000018 	.word	0x20000018
 8007f84:	08008cfd 	.word	0x08008cfd
 8007f88:	08008ccf 	.word	0x08008ccf
 8007f8c:	08008cc2 	.word	0x08008cc2

08007f90 <_calloc_r>:
 8007f90:	b570      	push	{r4, r5, r6, lr}
 8007f92:	fba1 5402 	umull	r5, r4, r1, r2
 8007f96:	b93c      	cbnz	r4, 8007fa8 <_calloc_r+0x18>
 8007f98:	4629      	mov	r1, r5
 8007f9a:	f7fe f807 	bl	8005fac <_malloc_r>
 8007f9e:	4606      	mov	r6, r0
 8007fa0:	b928      	cbnz	r0, 8007fae <_calloc_r+0x1e>
 8007fa2:	2600      	movs	r6, #0
 8007fa4:	4630      	mov	r0, r6
 8007fa6:	bd70      	pop	{r4, r5, r6, pc}
 8007fa8:	220c      	movs	r2, #12
 8007faa:	6002      	str	r2, [r0, #0]
 8007fac:	e7f9      	b.n	8007fa2 <_calloc_r+0x12>
 8007fae:	462a      	mov	r2, r5
 8007fb0:	4621      	mov	r1, r4
 8007fb2:	f7fd f8a6 	bl	8005102 <memset>
 8007fb6:	e7f5      	b.n	8007fa4 <_calloc_r+0x14>

08007fb8 <rshift>:
 8007fb8:	6903      	ldr	r3, [r0, #16]
 8007fba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007fbe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007fc2:	f100 0414 	add.w	r4, r0, #20
 8007fc6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007fca:	dd46      	ble.n	800805a <rshift+0xa2>
 8007fcc:	f011 011f 	ands.w	r1, r1, #31
 8007fd0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007fd4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007fd8:	d10c      	bne.n	8007ff4 <rshift+0x3c>
 8007fda:	4629      	mov	r1, r5
 8007fdc:	f100 0710 	add.w	r7, r0, #16
 8007fe0:	42b1      	cmp	r1, r6
 8007fe2:	d335      	bcc.n	8008050 <rshift+0x98>
 8007fe4:	1a9b      	subs	r3, r3, r2
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	1eea      	subs	r2, r5, #3
 8007fea:	4296      	cmp	r6, r2
 8007fec:	bf38      	it	cc
 8007fee:	2300      	movcc	r3, #0
 8007ff0:	4423      	add	r3, r4
 8007ff2:	e015      	b.n	8008020 <rshift+0x68>
 8007ff4:	46a1      	mov	r9, r4
 8007ff6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007ffa:	f1c1 0820 	rsb	r8, r1, #32
 8007ffe:	40cf      	lsrs	r7, r1
 8008000:	f105 0e04 	add.w	lr, r5, #4
 8008004:	4576      	cmp	r6, lr
 8008006:	46f4      	mov	ip, lr
 8008008:	d816      	bhi.n	8008038 <rshift+0x80>
 800800a:	1a9a      	subs	r2, r3, r2
 800800c:	0092      	lsls	r2, r2, #2
 800800e:	3a04      	subs	r2, #4
 8008010:	3501      	adds	r5, #1
 8008012:	42ae      	cmp	r6, r5
 8008014:	bf38      	it	cc
 8008016:	2200      	movcc	r2, #0
 8008018:	18a3      	adds	r3, r4, r2
 800801a:	50a7      	str	r7, [r4, r2]
 800801c:	b107      	cbz	r7, 8008020 <rshift+0x68>
 800801e:	3304      	adds	r3, #4
 8008020:	42a3      	cmp	r3, r4
 8008022:	eba3 0204 	sub.w	r2, r3, r4
 8008026:	bf08      	it	eq
 8008028:	2300      	moveq	r3, #0
 800802a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800802e:	6102      	str	r2, [r0, #16]
 8008030:	bf08      	it	eq
 8008032:	6143      	streq	r3, [r0, #20]
 8008034:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008038:	f8dc c000 	ldr.w	ip, [ip]
 800803c:	fa0c fc08 	lsl.w	ip, ip, r8
 8008040:	ea4c 0707 	orr.w	r7, ip, r7
 8008044:	f849 7b04 	str.w	r7, [r9], #4
 8008048:	f85e 7b04 	ldr.w	r7, [lr], #4
 800804c:	40cf      	lsrs	r7, r1
 800804e:	e7d9      	b.n	8008004 <rshift+0x4c>
 8008050:	f851 cb04 	ldr.w	ip, [r1], #4
 8008054:	f847 cf04 	str.w	ip, [r7, #4]!
 8008058:	e7c2      	b.n	8007fe0 <rshift+0x28>
 800805a:	4623      	mov	r3, r4
 800805c:	e7e0      	b.n	8008020 <rshift+0x68>

0800805e <__hexdig_fun>:
 800805e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008062:	2b09      	cmp	r3, #9
 8008064:	d802      	bhi.n	800806c <__hexdig_fun+0xe>
 8008066:	3820      	subs	r0, #32
 8008068:	b2c0      	uxtb	r0, r0
 800806a:	4770      	bx	lr
 800806c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008070:	2b05      	cmp	r3, #5
 8008072:	d801      	bhi.n	8008078 <__hexdig_fun+0x1a>
 8008074:	3847      	subs	r0, #71	@ 0x47
 8008076:	e7f7      	b.n	8008068 <__hexdig_fun+0xa>
 8008078:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800807c:	2b05      	cmp	r3, #5
 800807e:	d801      	bhi.n	8008084 <__hexdig_fun+0x26>
 8008080:	3827      	subs	r0, #39	@ 0x27
 8008082:	e7f1      	b.n	8008068 <__hexdig_fun+0xa>
 8008084:	2000      	movs	r0, #0
 8008086:	4770      	bx	lr

08008088 <__gethex>:
 8008088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800808c:	468a      	mov	sl, r1
 800808e:	4690      	mov	r8, r2
 8008090:	b085      	sub	sp, #20
 8008092:	9302      	str	r3, [sp, #8]
 8008094:	680b      	ldr	r3, [r1, #0]
 8008096:	9001      	str	r0, [sp, #4]
 8008098:	1c9c      	adds	r4, r3, #2
 800809a:	46a1      	mov	r9, r4
 800809c:	f814 0b01 	ldrb.w	r0, [r4], #1
 80080a0:	2830      	cmp	r0, #48	@ 0x30
 80080a2:	d0fa      	beq.n	800809a <__gethex+0x12>
 80080a4:	eba9 0303 	sub.w	r3, r9, r3
 80080a8:	f1a3 0b02 	sub.w	fp, r3, #2
 80080ac:	f7ff ffd7 	bl	800805e <__hexdig_fun>
 80080b0:	4605      	mov	r5, r0
 80080b2:	2800      	cmp	r0, #0
 80080b4:	d168      	bne.n	8008188 <__gethex+0x100>
 80080b6:	2201      	movs	r2, #1
 80080b8:	4648      	mov	r0, r9
 80080ba:	499f      	ldr	r1, [pc, #636]	@ (8008338 <__gethex+0x2b0>)
 80080bc:	f7ff ff14 	bl	8007ee8 <strncmp>
 80080c0:	4607      	mov	r7, r0
 80080c2:	2800      	cmp	r0, #0
 80080c4:	d167      	bne.n	8008196 <__gethex+0x10e>
 80080c6:	f899 0001 	ldrb.w	r0, [r9, #1]
 80080ca:	4626      	mov	r6, r4
 80080cc:	f7ff ffc7 	bl	800805e <__hexdig_fun>
 80080d0:	2800      	cmp	r0, #0
 80080d2:	d062      	beq.n	800819a <__gethex+0x112>
 80080d4:	4623      	mov	r3, r4
 80080d6:	7818      	ldrb	r0, [r3, #0]
 80080d8:	4699      	mov	r9, r3
 80080da:	2830      	cmp	r0, #48	@ 0x30
 80080dc:	f103 0301 	add.w	r3, r3, #1
 80080e0:	d0f9      	beq.n	80080d6 <__gethex+0x4e>
 80080e2:	f7ff ffbc 	bl	800805e <__hexdig_fun>
 80080e6:	fab0 f580 	clz	r5, r0
 80080ea:	f04f 0b01 	mov.w	fp, #1
 80080ee:	096d      	lsrs	r5, r5, #5
 80080f0:	464a      	mov	r2, r9
 80080f2:	4616      	mov	r6, r2
 80080f4:	7830      	ldrb	r0, [r6, #0]
 80080f6:	3201      	adds	r2, #1
 80080f8:	f7ff ffb1 	bl	800805e <__hexdig_fun>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d1f8      	bne.n	80080f2 <__gethex+0x6a>
 8008100:	2201      	movs	r2, #1
 8008102:	4630      	mov	r0, r6
 8008104:	498c      	ldr	r1, [pc, #560]	@ (8008338 <__gethex+0x2b0>)
 8008106:	f7ff feef 	bl	8007ee8 <strncmp>
 800810a:	2800      	cmp	r0, #0
 800810c:	d13f      	bne.n	800818e <__gethex+0x106>
 800810e:	b944      	cbnz	r4, 8008122 <__gethex+0x9a>
 8008110:	1c74      	adds	r4, r6, #1
 8008112:	4622      	mov	r2, r4
 8008114:	4616      	mov	r6, r2
 8008116:	7830      	ldrb	r0, [r6, #0]
 8008118:	3201      	adds	r2, #1
 800811a:	f7ff ffa0 	bl	800805e <__hexdig_fun>
 800811e:	2800      	cmp	r0, #0
 8008120:	d1f8      	bne.n	8008114 <__gethex+0x8c>
 8008122:	1ba4      	subs	r4, r4, r6
 8008124:	00a7      	lsls	r7, r4, #2
 8008126:	7833      	ldrb	r3, [r6, #0]
 8008128:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800812c:	2b50      	cmp	r3, #80	@ 0x50
 800812e:	d13e      	bne.n	80081ae <__gethex+0x126>
 8008130:	7873      	ldrb	r3, [r6, #1]
 8008132:	2b2b      	cmp	r3, #43	@ 0x2b
 8008134:	d033      	beq.n	800819e <__gethex+0x116>
 8008136:	2b2d      	cmp	r3, #45	@ 0x2d
 8008138:	d034      	beq.n	80081a4 <__gethex+0x11c>
 800813a:	2400      	movs	r4, #0
 800813c:	1c71      	adds	r1, r6, #1
 800813e:	7808      	ldrb	r0, [r1, #0]
 8008140:	f7ff ff8d 	bl	800805e <__hexdig_fun>
 8008144:	1e43      	subs	r3, r0, #1
 8008146:	b2db      	uxtb	r3, r3
 8008148:	2b18      	cmp	r3, #24
 800814a:	d830      	bhi.n	80081ae <__gethex+0x126>
 800814c:	f1a0 0210 	sub.w	r2, r0, #16
 8008150:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008154:	f7ff ff83 	bl	800805e <__hexdig_fun>
 8008158:	f100 3cff 	add.w	ip, r0, #4294967295
 800815c:	fa5f fc8c 	uxtb.w	ip, ip
 8008160:	f1bc 0f18 	cmp.w	ip, #24
 8008164:	f04f 030a 	mov.w	r3, #10
 8008168:	d91e      	bls.n	80081a8 <__gethex+0x120>
 800816a:	b104      	cbz	r4, 800816e <__gethex+0xe6>
 800816c:	4252      	negs	r2, r2
 800816e:	4417      	add	r7, r2
 8008170:	f8ca 1000 	str.w	r1, [sl]
 8008174:	b1ed      	cbz	r5, 80081b2 <__gethex+0x12a>
 8008176:	f1bb 0f00 	cmp.w	fp, #0
 800817a:	bf0c      	ite	eq
 800817c:	2506      	moveq	r5, #6
 800817e:	2500      	movne	r5, #0
 8008180:	4628      	mov	r0, r5
 8008182:	b005      	add	sp, #20
 8008184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008188:	2500      	movs	r5, #0
 800818a:	462c      	mov	r4, r5
 800818c:	e7b0      	b.n	80080f0 <__gethex+0x68>
 800818e:	2c00      	cmp	r4, #0
 8008190:	d1c7      	bne.n	8008122 <__gethex+0x9a>
 8008192:	4627      	mov	r7, r4
 8008194:	e7c7      	b.n	8008126 <__gethex+0x9e>
 8008196:	464e      	mov	r6, r9
 8008198:	462f      	mov	r7, r5
 800819a:	2501      	movs	r5, #1
 800819c:	e7c3      	b.n	8008126 <__gethex+0x9e>
 800819e:	2400      	movs	r4, #0
 80081a0:	1cb1      	adds	r1, r6, #2
 80081a2:	e7cc      	b.n	800813e <__gethex+0xb6>
 80081a4:	2401      	movs	r4, #1
 80081a6:	e7fb      	b.n	80081a0 <__gethex+0x118>
 80081a8:	fb03 0002 	mla	r0, r3, r2, r0
 80081ac:	e7ce      	b.n	800814c <__gethex+0xc4>
 80081ae:	4631      	mov	r1, r6
 80081b0:	e7de      	b.n	8008170 <__gethex+0xe8>
 80081b2:	4629      	mov	r1, r5
 80081b4:	eba6 0309 	sub.w	r3, r6, r9
 80081b8:	3b01      	subs	r3, #1
 80081ba:	2b07      	cmp	r3, #7
 80081bc:	dc0a      	bgt.n	80081d4 <__gethex+0x14c>
 80081be:	9801      	ldr	r0, [sp, #4]
 80081c0:	f7fd ff80 	bl	80060c4 <_Balloc>
 80081c4:	4604      	mov	r4, r0
 80081c6:	b940      	cbnz	r0, 80081da <__gethex+0x152>
 80081c8:	4602      	mov	r2, r0
 80081ca:	21e4      	movs	r1, #228	@ 0xe4
 80081cc:	4b5b      	ldr	r3, [pc, #364]	@ (800833c <__gethex+0x2b4>)
 80081ce:	485c      	ldr	r0, [pc, #368]	@ (8008340 <__gethex+0x2b8>)
 80081d0:	f7ff fec0 	bl	8007f54 <__assert_func>
 80081d4:	3101      	adds	r1, #1
 80081d6:	105b      	asrs	r3, r3, #1
 80081d8:	e7ef      	b.n	80081ba <__gethex+0x132>
 80081da:	2300      	movs	r3, #0
 80081dc:	f100 0a14 	add.w	sl, r0, #20
 80081e0:	4655      	mov	r5, sl
 80081e2:	469b      	mov	fp, r3
 80081e4:	45b1      	cmp	r9, r6
 80081e6:	d337      	bcc.n	8008258 <__gethex+0x1d0>
 80081e8:	f845 bb04 	str.w	fp, [r5], #4
 80081ec:	eba5 050a 	sub.w	r5, r5, sl
 80081f0:	10ad      	asrs	r5, r5, #2
 80081f2:	6125      	str	r5, [r4, #16]
 80081f4:	4658      	mov	r0, fp
 80081f6:	f7fe f857 	bl	80062a8 <__hi0bits>
 80081fa:	016d      	lsls	r5, r5, #5
 80081fc:	f8d8 6000 	ldr.w	r6, [r8]
 8008200:	1a2d      	subs	r5, r5, r0
 8008202:	42b5      	cmp	r5, r6
 8008204:	dd54      	ble.n	80082b0 <__gethex+0x228>
 8008206:	1bad      	subs	r5, r5, r6
 8008208:	4629      	mov	r1, r5
 800820a:	4620      	mov	r0, r4
 800820c:	f7fe fbdf 	bl	80069ce <__any_on>
 8008210:	4681      	mov	r9, r0
 8008212:	b178      	cbz	r0, 8008234 <__gethex+0x1ac>
 8008214:	f04f 0901 	mov.w	r9, #1
 8008218:	1e6b      	subs	r3, r5, #1
 800821a:	1159      	asrs	r1, r3, #5
 800821c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008220:	f003 021f 	and.w	r2, r3, #31
 8008224:	fa09 f202 	lsl.w	r2, r9, r2
 8008228:	420a      	tst	r2, r1
 800822a:	d003      	beq.n	8008234 <__gethex+0x1ac>
 800822c:	454b      	cmp	r3, r9
 800822e:	dc36      	bgt.n	800829e <__gethex+0x216>
 8008230:	f04f 0902 	mov.w	r9, #2
 8008234:	4629      	mov	r1, r5
 8008236:	4620      	mov	r0, r4
 8008238:	f7ff febe 	bl	8007fb8 <rshift>
 800823c:	442f      	add	r7, r5
 800823e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008242:	42bb      	cmp	r3, r7
 8008244:	da42      	bge.n	80082cc <__gethex+0x244>
 8008246:	4621      	mov	r1, r4
 8008248:	9801      	ldr	r0, [sp, #4]
 800824a:	f7fd ff7b 	bl	8006144 <_Bfree>
 800824e:	2300      	movs	r3, #0
 8008250:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008252:	25a3      	movs	r5, #163	@ 0xa3
 8008254:	6013      	str	r3, [r2, #0]
 8008256:	e793      	b.n	8008180 <__gethex+0xf8>
 8008258:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800825c:	2a2e      	cmp	r2, #46	@ 0x2e
 800825e:	d012      	beq.n	8008286 <__gethex+0x1fe>
 8008260:	2b20      	cmp	r3, #32
 8008262:	d104      	bne.n	800826e <__gethex+0x1e6>
 8008264:	f845 bb04 	str.w	fp, [r5], #4
 8008268:	f04f 0b00 	mov.w	fp, #0
 800826c:	465b      	mov	r3, fp
 800826e:	7830      	ldrb	r0, [r6, #0]
 8008270:	9303      	str	r3, [sp, #12]
 8008272:	f7ff fef4 	bl	800805e <__hexdig_fun>
 8008276:	9b03      	ldr	r3, [sp, #12]
 8008278:	f000 000f 	and.w	r0, r0, #15
 800827c:	4098      	lsls	r0, r3
 800827e:	ea4b 0b00 	orr.w	fp, fp, r0
 8008282:	3304      	adds	r3, #4
 8008284:	e7ae      	b.n	80081e4 <__gethex+0x15c>
 8008286:	45b1      	cmp	r9, r6
 8008288:	d8ea      	bhi.n	8008260 <__gethex+0x1d8>
 800828a:	2201      	movs	r2, #1
 800828c:	4630      	mov	r0, r6
 800828e:	492a      	ldr	r1, [pc, #168]	@ (8008338 <__gethex+0x2b0>)
 8008290:	9303      	str	r3, [sp, #12]
 8008292:	f7ff fe29 	bl	8007ee8 <strncmp>
 8008296:	9b03      	ldr	r3, [sp, #12]
 8008298:	2800      	cmp	r0, #0
 800829a:	d1e1      	bne.n	8008260 <__gethex+0x1d8>
 800829c:	e7a2      	b.n	80081e4 <__gethex+0x15c>
 800829e:	4620      	mov	r0, r4
 80082a0:	1ea9      	subs	r1, r5, #2
 80082a2:	f7fe fb94 	bl	80069ce <__any_on>
 80082a6:	2800      	cmp	r0, #0
 80082a8:	d0c2      	beq.n	8008230 <__gethex+0x1a8>
 80082aa:	f04f 0903 	mov.w	r9, #3
 80082ae:	e7c1      	b.n	8008234 <__gethex+0x1ac>
 80082b0:	da09      	bge.n	80082c6 <__gethex+0x23e>
 80082b2:	1b75      	subs	r5, r6, r5
 80082b4:	4621      	mov	r1, r4
 80082b6:	462a      	mov	r2, r5
 80082b8:	9801      	ldr	r0, [sp, #4]
 80082ba:	f7fe f959 	bl	8006570 <__lshift>
 80082be:	4604      	mov	r4, r0
 80082c0:	1b7f      	subs	r7, r7, r5
 80082c2:	f100 0a14 	add.w	sl, r0, #20
 80082c6:	f04f 0900 	mov.w	r9, #0
 80082ca:	e7b8      	b.n	800823e <__gethex+0x1b6>
 80082cc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80082d0:	42bd      	cmp	r5, r7
 80082d2:	dd6f      	ble.n	80083b4 <__gethex+0x32c>
 80082d4:	1bed      	subs	r5, r5, r7
 80082d6:	42ae      	cmp	r6, r5
 80082d8:	dc34      	bgt.n	8008344 <__gethex+0x2bc>
 80082da:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d022      	beq.n	8008328 <__gethex+0x2a0>
 80082e2:	2b03      	cmp	r3, #3
 80082e4:	d024      	beq.n	8008330 <__gethex+0x2a8>
 80082e6:	2b01      	cmp	r3, #1
 80082e8:	d115      	bne.n	8008316 <__gethex+0x28e>
 80082ea:	42ae      	cmp	r6, r5
 80082ec:	d113      	bne.n	8008316 <__gethex+0x28e>
 80082ee:	2e01      	cmp	r6, #1
 80082f0:	d10b      	bne.n	800830a <__gethex+0x282>
 80082f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80082f6:	9a02      	ldr	r2, [sp, #8]
 80082f8:	2562      	movs	r5, #98	@ 0x62
 80082fa:	6013      	str	r3, [r2, #0]
 80082fc:	2301      	movs	r3, #1
 80082fe:	6123      	str	r3, [r4, #16]
 8008300:	f8ca 3000 	str.w	r3, [sl]
 8008304:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008306:	601c      	str	r4, [r3, #0]
 8008308:	e73a      	b.n	8008180 <__gethex+0xf8>
 800830a:	4620      	mov	r0, r4
 800830c:	1e71      	subs	r1, r6, #1
 800830e:	f7fe fb5e 	bl	80069ce <__any_on>
 8008312:	2800      	cmp	r0, #0
 8008314:	d1ed      	bne.n	80082f2 <__gethex+0x26a>
 8008316:	4621      	mov	r1, r4
 8008318:	9801      	ldr	r0, [sp, #4]
 800831a:	f7fd ff13 	bl	8006144 <_Bfree>
 800831e:	2300      	movs	r3, #0
 8008320:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008322:	2550      	movs	r5, #80	@ 0x50
 8008324:	6013      	str	r3, [r2, #0]
 8008326:	e72b      	b.n	8008180 <__gethex+0xf8>
 8008328:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800832a:	2b00      	cmp	r3, #0
 800832c:	d1f3      	bne.n	8008316 <__gethex+0x28e>
 800832e:	e7e0      	b.n	80082f2 <__gethex+0x26a>
 8008330:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008332:	2b00      	cmp	r3, #0
 8008334:	d1dd      	bne.n	80082f2 <__gethex+0x26a>
 8008336:	e7ee      	b.n	8008316 <__gethex+0x28e>
 8008338:	08008b50 	.word	0x08008b50
 800833c:	080089e3 	.word	0x080089e3
 8008340:	08008cfe 	.word	0x08008cfe
 8008344:	1e6f      	subs	r7, r5, #1
 8008346:	f1b9 0f00 	cmp.w	r9, #0
 800834a:	d130      	bne.n	80083ae <__gethex+0x326>
 800834c:	b127      	cbz	r7, 8008358 <__gethex+0x2d0>
 800834e:	4639      	mov	r1, r7
 8008350:	4620      	mov	r0, r4
 8008352:	f7fe fb3c 	bl	80069ce <__any_on>
 8008356:	4681      	mov	r9, r0
 8008358:	2301      	movs	r3, #1
 800835a:	4629      	mov	r1, r5
 800835c:	1b76      	subs	r6, r6, r5
 800835e:	2502      	movs	r5, #2
 8008360:	117a      	asrs	r2, r7, #5
 8008362:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008366:	f007 071f 	and.w	r7, r7, #31
 800836a:	40bb      	lsls	r3, r7
 800836c:	4213      	tst	r3, r2
 800836e:	4620      	mov	r0, r4
 8008370:	bf18      	it	ne
 8008372:	f049 0902 	orrne.w	r9, r9, #2
 8008376:	f7ff fe1f 	bl	8007fb8 <rshift>
 800837a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800837e:	f1b9 0f00 	cmp.w	r9, #0
 8008382:	d047      	beq.n	8008414 <__gethex+0x38c>
 8008384:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008388:	2b02      	cmp	r3, #2
 800838a:	d015      	beq.n	80083b8 <__gethex+0x330>
 800838c:	2b03      	cmp	r3, #3
 800838e:	d017      	beq.n	80083c0 <__gethex+0x338>
 8008390:	2b01      	cmp	r3, #1
 8008392:	d109      	bne.n	80083a8 <__gethex+0x320>
 8008394:	f019 0f02 	tst.w	r9, #2
 8008398:	d006      	beq.n	80083a8 <__gethex+0x320>
 800839a:	f8da 3000 	ldr.w	r3, [sl]
 800839e:	ea49 0903 	orr.w	r9, r9, r3
 80083a2:	f019 0f01 	tst.w	r9, #1
 80083a6:	d10e      	bne.n	80083c6 <__gethex+0x33e>
 80083a8:	f045 0510 	orr.w	r5, r5, #16
 80083ac:	e032      	b.n	8008414 <__gethex+0x38c>
 80083ae:	f04f 0901 	mov.w	r9, #1
 80083b2:	e7d1      	b.n	8008358 <__gethex+0x2d0>
 80083b4:	2501      	movs	r5, #1
 80083b6:	e7e2      	b.n	800837e <__gethex+0x2f6>
 80083b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083ba:	f1c3 0301 	rsb	r3, r3, #1
 80083be:	930f      	str	r3, [sp, #60]	@ 0x3c
 80083c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d0f0      	beq.n	80083a8 <__gethex+0x320>
 80083c6:	f04f 0c00 	mov.w	ip, #0
 80083ca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80083ce:	f104 0314 	add.w	r3, r4, #20
 80083d2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80083d6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80083da:	4618      	mov	r0, r3
 80083dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80083e0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80083e4:	d01b      	beq.n	800841e <__gethex+0x396>
 80083e6:	3201      	adds	r2, #1
 80083e8:	6002      	str	r2, [r0, #0]
 80083ea:	2d02      	cmp	r5, #2
 80083ec:	f104 0314 	add.w	r3, r4, #20
 80083f0:	d13c      	bne.n	800846c <__gethex+0x3e4>
 80083f2:	f8d8 2000 	ldr.w	r2, [r8]
 80083f6:	3a01      	subs	r2, #1
 80083f8:	42b2      	cmp	r2, r6
 80083fa:	d109      	bne.n	8008410 <__gethex+0x388>
 80083fc:	2201      	movs	r2, #1
 80083fe:	1171      	asrs	r1, r6, #5
 8008400:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008404:	f006 061f 	and.w	r6, r6, #31
 8008408:	fa02 f606 	lsl.w	r6, r2, r6
 800840c:	421e      	tst	r6, r3
 800840e:	d13a      	bne.n	8008486 <__gethex+0x3fe>
 8008410:	f045 0520 	orr.w	r5, r5, #32
 8008414:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008416:	601c      	str	r4, [r3, #0]
 8008418:	9b02      	ldr	r3, [sp, #8]
 800841a:	601f      	str	r7, [r3, #0]
 800841c:	e6b0      	b.n	8008180 <__gethex+0xf8>
 800841e:	4299      	cmp	r1, r3
 8008420:	f843 cc04 	str.w	ip, [r3, #-4]
 8008424:	d8d9      	bhi.n	80083da <__gethex+0x352>
 8008426:	68a3      	ldr	r3, [r4, #8]
 8008428:	459b      	cmp	fp, r3
 800842a:	db17      	blt.n	800845c <__gethex+0x3d4>
 800842c:	6861      	ldr	r1, [r4, #4]
 800842e:	9801      	ldr	r0, [sp, #4]
 8008430:	3101      	adds	r1, #1
 8008432:	f7fd fe47 	bl	80060c4 <_Balloc>
 8008436:	4681      	mov	r9, r0
 8008438:	b918      	cbnz	r0, 8008442 <__gethex+0x3ba>
 800843a:	4602      	mov	r2, r0
 800843c:	2184      	movs	r1, #132	@ 0x84
 800843e:	4b19      	ldr	r3, [pc, #100]	@ (80084a4 <__gethex+0x41c>)
 8008440:	e6c5      	b.n	80081ce <__gethex+0x146>
 8008442:	6922      	ldr	r2, [r4, #16]
 8008444:	f104 010c 	add.w	r1, r4, #12
 8008448:	3202      	adds	r2, #2
 800844a:	0092      	lsls	r2, r2, #2
 800844c:	300c      	adds	r0, #12
 800844e:	f7ff fd6d 	bl	8007f2c <memcpy>
 8008452:	4621      	mov	r1, r4
 8008454:	9801      	ldr	r0, [sp, #4]
 8008456:	f7fd fe75 	bl	8006144 <_Bfree>
 800845a:	464c      	mov	r4, r9
 800845c:	6923      	ldr	r3, [r4, #16]
 800845e:	1c5a      	adds	r2, r3, #1
 8008460:	6122      	str	r2, [r4, #16]
 8008462:	2201      	movs	r2, #1
 8008464:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008468:	615a      	str	r2, [r3, #20]
 800846a:	e7be      	b.n	80083ea <__gethex+0x362>
 800846c:	6922      	ldr	r2, [r4, #16]
 800846e:	455a      	cmp	r2, fp
 8008470:	dd0b      	ble.n	800848a <__gethex+0x402>
 8008472:	2101      	movs	r1, #1
 8008474:	4620      	mov	r0, r4
 8008476:	f7ff fd9f 	bl	8007fb8 <rshift>
 800847a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800847e:	3701      	adds	r7, #1
 8008480:	42bb      	cmp	r3, r7
 8008482:	f6ff aee0 	blt.w	8008246 <__gethex+0x1be>
 8008486:	2501      	movs	r5, #1
 8008488:	e7c2      	b.n	8008410 <__gethex+0x388>
 800848a:	f016 061f 	ands.w	r6, r6, #31
 800848e:	d0fa      	beq.n	8008486 <__gethex+0x3fe>
 8008490:	4453      	add	r3, sl
 8008492:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8008496:	f7fd ff07 	bl	80062a8 <__hi0bits>
 800849a:	f1c6 0620 	rsb	r6, r6, #32
 800849e:	42b0      	cmp	r0, r6
 80084a0:	dbe7      	blt.n	8008472 <__gethex+0x3ea>
 80084a2:	e7f0      	b.n	8008486 <__gethex+0x3fe>
 80084a4:	080089e3 	.word	0x080089e3

080084a8 <L_shift>:
 80084a8:	f1c2 0208 	rsb	r2, r2, #8
 80084ac:	0092      	lsls	r2, r2, #2
 80084ae:	b570      	push	{r4, r5, r6, lr}
 80084b0:	f1c2 0620 	rsb	r6, r2, #32
 80084b4:	6843      	ldr	r3, [r0, #4]
 80084b6:	6804      	ldr	r4, [r0, #0]
 80084b8:	fa03 f506 	lsl.w	r5, r3, r6
 80084bc:	432c      	orrs	r4, r5
 80084be:	40d3      	lsrs	r3, r2
 80084c0:	6004      	str	r4, [r0, #0]
 80084c2:	f840 3f04 	str.w	r3, [r0, #4]!
 80084c6:	4288      	cmp	r0, r1
 80084c8:	d3f4      	bcc.n	80084b4 <L_shift+0xc>
 80084ca:	bd70      	pop	{r4, r5, r6, pc}

080084cc <__match>:
 80084cc:	b530      	push	{r4, r5, lr}
 80084ce:	6803      	ldr	r3, [r0, #0]
 80084d0:	3301      	adds	r3, #1
 80084d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80084d6:	b914      	cbnz	r4, 80084de <__match+0x12>
 80084d8:	6003      	str	r3, [r0, #0]
 80084da:	2001      	movs	r0, #1
 80084dc:	bd30      	pop	{r4, r5, pc}
 80084de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80084e2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80084e6:	2d19      	cmp	r5, #25
 80084e8:	bf98      	it	ls
 80084ea:	3220      	addls	r2, #32
 80084ec:	42a2      	cmp	r2, r4
 80084ee:	d0f0      	beq.n	80084d2 <__match+0x6>
 80084f0:	2000      	movs	r0, #0
 80084f2:	e7f3      	b.n	80084dc <__match+0x10>

080084f4 <__hexnan>:
 80084f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f8:	2500      	movs	r5, #0
 80084fa:	680b      	ldr	r3, [r1, #0]
 80084fc:	4682      	mov	sl, r0
 80084fe:	115e      	asrs	r6, r3, #5
 8008500:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008504:	f013 031f 	ands.w	r3, r3, #31
 8008508:	bf18      	it	ne
 800850a:	3604      	addne	r6, #4
 800850c:	1f37      	subs	r7, r6, #4
 800850e:	4690      	mov	r8, r2
 8008510:	46b9      	mov	r9, r7
 8008512:	463c      	mov	r4, r7
 8008514:	46ab      	mov	fp, r5
 8008516:	b087      	sub	sp, #28
 8008518:	6801      	ldr	r1, [r0, #0]
 800851a:	9301      	str	r3, [sp, #4]
 800851c:	f846 5c04 	str.w	r5, [r6, #-4]
 8008520:	9502      	str	r5, [sp, #8]
 8008522:	784a      	ldrb	r2, [r1, #1]
 8008524:	1c4b      	adds	r3, r1, #1
 8008526:	9303      	str	r3, [sp, #12]
 8008528:	b342      	cbz	r2, 800857c <__hexnan+0x88>
 800852a:	4610      	mov	r0, r2
 800852c:	9105      	str	r1, [sp, #20]
 800852e:	9204      	str	r2, [sp, #16]
 8008530:	f7ff fd95 	bl	800805e <__hexdig_fun>
 8008534:	2800      	cmp	r0, #0
 8008536:	d151      	bne.n	80085dc <__hexnan+0xe8>
 8008538:	9a04      	ldr	r2, [sp, #16]
 800853a:	9905      	ldr	r1, [sp, #20]
 800853c:	2a20      	cmp	r2, #32
 800853e:	d818      	bhi.n	8008572 <__hexnan+0x7e>
 8008540:	9b02      	ldr	r3, [sp, #8]
 8008542:	459b      	cmp	fp, r3
 8008544:	dd13      	ble.n	800856e <__hexnan+0x7a>
 8008546:	454c      	cmp	r4, r9
 8008548:	d206      	bcs.n	8008558 <__hexnan+0x64>
 800854a:	2d07      	cmp	r5, #7
 800854c:	dc04      	bgt.n	8008558 <__hexnan+0x64>
 800854e:	462a      	mov	r2, r5
 8008550:	4649      	mov	r1, r9
 8008552:	4620      	mov	r0, r4
 8008554:	f7ff ffa8 	bl	80084a8 <L_shift>
 8008558:	4544      	cmp	r4, r8
 800855a:	d952      	bls.n	8008602 <__hexnan+0x10e>
 800855c:	2300      	movs	r3, #0
 800855e:	f1a4 0904 	sub.w	r9, r4, #4
 8008562:	f844 3c04 	str.w	r3, [r4, #-4]
 8008566:	461d      	mov	r5, r3
 8008568:	464c      	mov	r4, r9
 800856a:	f8cd b008 	str.w	fp, [sp, #8]
 800856e:	9903      	ldr	r1, [sp, #12]
 8008570:	e7d7      	b.n	8008522 <__hexnan+0x2e>
 8008572:	2a29      	cmp	r2, #41	@ 0x29
 8008574:	d157      	bne.n	8008626 <__hexnan+0x132>
 8008576:	3102      	adds	r1, #2
 8008578:	f8ca 1000 	str.w	r1, [sl]
 800857c:	f1bb 0f00 	cmp.w	fp, #0
 8008580:	d051      	beq.n	8008626 <__hexnan+0x132>
 8008582:	454c      	cmp	r4, r9
 8008584:	d206      	bcs.n	8008594 <__hexnan+0xa0>
 8008586:	2d07      	cmp	r5, #7
 8008588:	dc04      	bgt.n	8008594 <__hexnan+0xa0>
 800858a:	462a      	mov	r2, r5
 800858c:	4649      	mov	r1, r9
 800858e:	4620      	mov	r0, r4
 8008590:	f7ff ff8a 	bl	80084a8 <L_shift>
 8008594:	4544      	cmp	r4, r8
 8008596:	d936      	bls.n	8008606 <__hexnan+0x112>
 8008598:	4623      	mov	r3, r4
 800859a:	f1a8 0204 	sub.w	r2, r8, #4
 800859e:	f853 1b04 	ldr.w	r1, [r3], #4
 80085a2:	429f      	cmp	r7, r3
 80085a4:	f842 1f04 	str.w	r1, [r2, #4]!
 80085a8:	d2f9      	bcs.n	800859e <__hexnan+0xaa>
 80085aa:	1b3b      	subs	r3, r7, r4
 80085ac:	f023 0303 	bic.w	r3, r3, #3
 80085b0:	3304      	adds	r3, #4
 80085b2:	3401      	adds	r4, #1
 80085b4:	3e03      	subs	r6, #3
 80085b6:	42b4      	cmp	r4, r6
 80085b8:	bf88      	it	hi
 80085ba:	2304      	movhi	r3, #4
 80085bc:	2200      	movs	r2, #0
 80085be:	4443      	add	r3, r8
 80085c0:	f843 2b04 	str.w	r2, [r3], #4
 80085c4:	429f      	cmp	r7, r3
 80085c6:	d2fb      	bcs.n	80085c0 <__hexnan+0xcc>
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	b91b      	cbnz	r3, 80085d4 <__hexnan+0xe0>
 80085cc:	4547      	cmp	r7, r8
 80085ce:	d128      	bne.n	8008622 <__hexnan+0x12e>
 80085d0:	2301      	movs	r3, #1
 80085d2:	603b      	str	r3, [r7, #0]
 80085d4:	2005      	movs	r0, #5
 80085d6:	b007      	add	sp, #28
 80085d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085dc:	3501      	adds	r5, #1
 80085de:	2d08      	cmp	r5, #8
 80085e0:	f10b 0b01 	add.w	fp, fp, #1
 80085e4:	dd06      	ble.n	80085f4 <__hexnan+0x100>
 80085e6:	4544      	cmp	r4, r8
 80085e8:	d9c1      	bls.n	800856e <__hexnan+0x7a>
 80085ea:	2300      	movs	r3, #0
 80085ec:	2501      	movs	r5, #1
 80085ee:	f844 3c04 	str.w	r3, [r4, #-4]
 80085f2:	3c04      	subs	r4, #4
 80085f4:	6822      	ldr	r2, [r4, #0]
 80085f6:	f000 000f 	and.w	r0, r0, #15
 80085fa:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80085fe:	6020      	str	r0, [r4, #0]
 8008600:	e7b5      	b.n	800856e <__hexnan+0x7a>
 8008602:	2508      	movs	r5, #8
 8008604:	e7b3      	b.n	800856e <__hexnan+0x7a>
 8008606:	9b01      	ldr	r3, [sp, #4]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d0dd      	beq.n	80085c8 <__hexnan+0xd4>
 800860c:	f04f 32ff 	mov.w	r2, #4294967295
 8008610:	f1c3 0320 	rsb	r3, r3, #32
 8008614:	40da      	lsrs	r2, r3
 8008616:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800861a:	4013      	ands	r3, r2
 800861c:	f846 3c04 	str.w	r3, [r6, #-4]
 8008620:	e7d2      	b.n	80085c8 <__hexnan+0xd4>
 8008622:	3f04      	subs	r7, #4
 8008624:	e7d0      	b.n	80085c8 <__hexnan+0xd4>
 8008626:	2004      	movs	r0, #4
 8008628:	e7d5      	b.n	80085d6 <__hexnan+0xe2>

0800862a <__ascii_mbtowc>:
 800862a:	b082      	sub	sp, #8
 800862c:	b901      	cbnz	r1, 8008630 <__ascii_mbtowc+0x6>
 800862e:	a901      	add	r1, sp, #4
 8008630:	b142      	cbz	r2, 8008644 <__ascii_mbtowc+0x1a>
 8008632:	b14b      	cbz	r3, 8008648 <__ascii_mbtowc+0x1e>
 8008634:	7813      	ldrb	r3, [r2, #0]
 8008636:	600b      	str	r3, [r1, #0]
 8008638:	7812      	ldrb	r2, [r2, #0]
 800863a:	1e10      	subs	r0, r2, #0
 800863c:	bf18      	it	ne
 800863e:	2001      	movne	r0, #1
 8008640:	b002      	add	sp, #8
 8008642:	4770      	bx	lr
 8008644:	4610      	mov	r0, r2
 8008646:	e7fb      	b.n	8008640 <__ascii_mbtowc+0x16>
 8008648:	f06f 0001 	mvn.w	r0, #1
 800864c:	e7f8      	b.n	8008640 <__ascii_mbtowc+0x16>

0800864e <_realloc_r>:
 800864e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008652:	4680      	mov	r8, r0
 8008654:	4615      	mov	r5, r2
 8008656:	460c      	mov	r4, r1
 8008658:	b921      	cbnz	r1, 8008664 <_realloc_r+0x16>
 800865a:	4611      	mov	r1, r2
 800865c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008660:	f7fd bca4 	b.w	8005fac <_malloc_r>
 8008664:	b92a      	cbnz	r2, 8008672 <_realloc_r+0x24>
 8008666:	f7fd fc2f 	bl	8005ec8 <_free_r>
 800866a:	2400      	movs	r4, #0
 800866c:	4620      	mov	r0, r4
 800866e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008672:	f000 f8c4 	bl	80087fe <_malloc_usable_size_r>
 8008676:	4285      	cmp	r5, r0
 8008678:	4606      	mov	r6, r0
 800867a:	d802      	bhi.n	8008682 <_realloc_r+0x34>
 800867c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008680:	d8f4      	bhi.n	800866c <_realloc_r+0x1e>
 8008682:	4629      	mov	r1, r5
 8008684:	4640      	mov	r0, r8
 8008686:	f7fd fc91 	bl	8005fac <_malloc_r>
 800868a:	4607      	mov	r7, r0
 800868c:	2800      	cmp	r0, #0
 800868e:	d0ec      	beq.n	800866a <_realloc_r+0x1c>
 8008690:	42b5      	cmp	r5, r6
 8008692:	462a      	mov	r2, r5
 8008694:	4621      	mov	r1, r4
 8008696:	bf28      	it	cs
 8008698:	4632      	movcs	r2, r6
 800869a:	f7ff fc47 	bl	8007f2c <memcpy>
 800869e:	4621      	mov	r1, r4
 80086a0:	4640      	mov	r0, r8
 80086a2:	f7fd fc11 	bl	8005ec8 <_free_r>
 80086a6:	463c      	mov	r4, r7
 80086a8:	e7e0      	b.n	800866c <_realloc_r+0x1e>

080086aa <__ascii_wctomb>:
 80086aa:	4603      	mov	r3, r0
 80086ac:	4608      	mov	r0, r1
 80086ae:	b141      	cbz	r1, 80086c2 <__ascii_wctomb+0x18>
 80086b0:	2aff      	cmp	r2, #255	@ 0xff
 80086b2:	d904      	bls.n	80086be <__ascii_wctomb+0x14>
 80086b4:	228a      	movs	r2, #138	@ 0x8a
 80086b6:	f04f 30ff 	mov.w	r0, #4294967295
 80086ba:	601a      	str	r2, [r3, #0]
 80086bc:	4770      	bx	lr
 80086be:	2001      	movs	r0, #1
 80086c0:	700a      	strb	r2, [r1, #0]
 80086c2:	4770      	bx	lr

080086c4 <fiprintf>:
 80086c4:	b40e      	push	{r1, r2, r3}
 80086c6:	b503      	push	{r0, r1, lr}
 80086c8:	4601      	mov	r1, r0
 80086ca:	ab03      	add	r3, sp, #12
 80086cc:	4805      	ldr	r0, [pc, #20]	@ (80086e4 <fiprintf+0x20>)
 80086ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80086d2:	6800      	ldr	r0, [r0, #0]
 80086d4:	9301      	str	r3, [sp, #4]
 80086d6:	f7ff f999 	bl	8007a0c <_vfiprintf_r>
 80086da:	b002      	add	sp, #8
 80086dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80086e0:	b003      	add	sp, #12
 80086e2:	4770      	bx	lr
 80086e4:	20000018 	.word	0x20000018

080086e8 <__swhatbuf_r>:
 80086e8:	b570      	push	{r4, r5, r6, lr}
 80086ea:	460c      	mov	r4, r1
 80086ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086f0:	4615      	mov	r5, r2
 80086f2:	2900      	cmp	r1, #0
 80086f4:	461e      	mov	r6, r3
 80086f6:	b096      	sub	sp, #88	@ 0x58
 80086f8:	da0c      	bge.n	8008714 <__swhatbuf_r+0x2c>
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	2100      	movs	r1, #0
 80086fe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008702:	bf14      	ite	ne
 8008704:	2340      	movne	r3, #64	@ 0x40
 8008706:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800870a:	2000      	movs	r0, #0
 800870c:	6031      	str	r1, [r6, #0]
 800870e:	602b      	str	r3, [r5, #0]
 8008710:	b016      	add	sp, #88	@ 0x58
 8008712:	bd70      	pop	{r4, r5, r6, pc}
 8008714:	466a      	mov	r2, sp
 8008716:	f000 f849 	bl	80087ac <_fstat_r>
 800871a:	2800      	cmp	r0, #0
 800871c:	dbed      	blt.n	80086fa <__swhatbuf_r+0x12>
 800871e:	9901      	ldr	r1, [sp, #4]
 8008720:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008724:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008728:	4259      	negs	r1, r3
 800872a:	4159      	adcs	r1, r3
 800872c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008730:	e7eb      	b.n	800870a <__swhatbuf_r+0x22>

08008732 <__smakebuf_r>:
 8008732:	898b      	ldrh	r3, [r1, #12]
 8008734:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008736:	079d      	lsls	r5, r3, #30
 8008738:	4606      	mov	r6, r0
 800873a:	460c      	mov	r4, r1
 800873c:	d507      	bpl.n	800874e <__smakebuf_r+0x1c>
 800873e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008742:	6023      	str	r3, [r4, #0]
 8008744:	6123      	str	r3, [r4, #16]
 8008746:	2301      	movs	r3, #1
 8008748:	6163      	str	r3, [r4, #20]
 800874a:	b003      	add	sp, #12
 800874c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800874e:	466a      	mov	r2, sp
 8008750:	ab01      	add	r3, sp, #4
 8008752:	f7ff ffc9 	bl	80086e8 <__swhatbuf_r>
 8008756:	9f00      	ldr	r7, [sp, #0]
 8008758:	4605      	mov	r5, r0
 800875a:	4639      	mov	r1, r7
 800875c:	4630      	mov	r0, r6
 800875e:	f7fd fc25 	bl	8005fac <_malloc_r>
 8008762:	b948      	cbnz	r0, 8008778 <__smakebuf_r+0x46>
 8008764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008768:	059a      	lsls	r2, r3, #22
 800876a:	d4ee      	bmi.n	800874a <__smakebuf_r+0x18>
 800876c:	f023 0303 	bic.w	r3, r3, #3
 8008770:	f043 0302 	orr.w	r3, r3, #2
 8008774:	81a3      	strh	r3, [r4, #12]
 8008776:	e7e2      	b.n	800873e <__smakebuf_r+0xc>
 8008778:	89a3      	ldrh	r3, [r4, #12]
 800877a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800877e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008782:	81a3      	strh	r3, [r4, #12]
 8008784:	9b01      	ldr	r3, [sp, #4]
 8008786:	6020      	str	r0, [r4, #0]
 8008788:	b15b      	cbz	r3, 80087a2 <__smakebuf_r+0x70>
 800878a:	4630      	mov	r0, r6
 800878c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008790:	f000 f81e 	bl	80087d0 <_isatty_r>
 8008794:	b128      	cbz	r0, 80087a2 <__smakebuf_r+0x70>
 8008796:	89a3      	ldrh	r3, [r4, #12]
 8008798:	f023 0303 	bic.w	r3, r3, #3
 800879c:	f043 0301 	orr.w	r3, r3, #1
 80087a0:	81a3      	strh	r3, [r4, #12]
 80087a2:	89a3      	ldrh	r3, [r4, #12]
 80087a4:	431d      	orrs	r5, r3
 80087a6:	81a5      	strh	r5, [r4, #12]
 80087a8:	e7cf      	b.n	800874a <__smakebuf_r+0x18>
	...

080087ac <_fstat_r>:
 80087ac:	b538      	push	{r3, r4, r5, lr}
 80087ae:	2300      	movs	r3, #0
 80087b0:	4d06      	ldr	r5, [pc, #24]	@ (80087cc <_fstat_r+0x20>)
 80087b2:	4604      	mov	r4, r0
 80087b4:	4608      	mov	r0, r1
 80087b6:	4611      	mov	r1, r2
 80087b8:	602b      	str	r3, [r5, #0]
 80087ba:	f7f9 f93b 	bl	8001a34 <_fstat>
 80087be:	1c43      	adds	r3, r0, #1
 80087c0:	d102      	bne.n	80087c8 <_fstat_r+0x1c>
 80087c2:	682b      	ldr	r3, [r5, #0]
 80087c4:	b103      	cbz	r3, 80087c8 <_fstat_r+0x1c>
 80087c6:	6023      	str	r3, [r4, #0]
 80087c8:	bd38      	pop	{r3, r4, r5, pc}
 80087ca:	bf00      	nop
 80087cc:	20000450 	.word	0x20000450

080087d0 <_isatty_r>:
 80087d0:	b538      	push	{r3, r4, r5, lr}
 80087d2:	2300      	movs	r3, #0
 80087d4:	4d05      	ldr	r5, [pc, #20]	@ (80087ec <_isatty_r+0x1c>)
 80087d6:	4604      	mov	r4, r0
 80087d8:	4608      	mov	r0, r1
 80087da:	602b      	str	r3, [r5, #0]
 80087dc:	f7f9 f939 	bl	8001a52 <_isatty>
 80087e0:	1c43      	adds	r3, r0, #1
 80087e2:	d102      	bne.n	80087ea <_isatty_r+0x1a>
 80087e4:	682b      	ldr	r3, [r5, #0]
 80087e6:	b103      	cbz	r3, 80087ea <_isatty_r+0x1a>
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	bd38      	pop	{r3, r4, r5, pc}
 80087ec:	20000450 	.word	0x20000450

080087f0 <abort>:
 80087f0:	2006      	movs	r0, #6
 80087f2:	b508      	push	{r3, lr}
 80087f4:	f000 f834 	bl	8008860 <raise>
 80087f8:	2001      	movs	r0, #1
 80087fa:	f7f9 f8cc 	bl	8001996 <_exit>

080087fe <_malloc_usable_size_r>:
 80087fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008802:	1f18      	subs	r0, r3, #4
 8008804:	2b00      	cmp	r3, #0
 8008806:	bfbc      	itt	lt
 8008808:	580b      	ldrlt	r3, [r1, r0]
 800880a:	18c0      	addlt	r0, r0, r3
 800880c:	4770      	bx	lr

0800880e <_raise_r>:
 800880e:	291f      	cmp	r1, #31
 8008810:	b538      	push	{r3, r4, r5, lr}
 8008812:	4605      	mov	r5, r0
 8008814:	460c      	mov	r4, r1
 8008816:	d904      	bls.n	8008822 <_raise_r+0x14>
 8008818:	2316      	movs	r3, #22
 800881a:	6003      	str	r3, [r0, #0]
 800881c:	f04f 30ff 	mov.w	r0, #4294967295
 8008820:	bd38      	pop	{r3, r4, r5, pc}
 8008822:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008824:	b112      	cbz	r2, 800882c <_raise_r+0x1e>
 8008826:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800882a:	b94b      	cbnz	r3, 8008840 <_raise_r+0x32>
 800882c:	4628      	mov	r0, r5
 800882e:	f000 f831 	bl	8008894 <_getpid_r>
 8008832:	4622      	mov	r2, r4
 8008834:	4601      	mov	r1, r0
 8008836:	4628      	mov	r0, r5
 8008838:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800883c:	f000 b818 	b.w	8008870 <_kill_r>
 8008840:	2b01      	cmp	r3, #1
 8008842:	d00a      	beq.n	800885a <_raise_r+0x4c>
 8008844:	1c59      	adds	r1, r3, #1
 8008846:	d103      	bne.n	8008850 <_raise_r+0x42>
 8008848:	2316      	movs	r3, #22
 800884a:	6003      	str	r3, [r0, #0]
 800884c:	2001      	movs	r0, #1
 800884e:	e7e7      	b.n	8008820 <_raise_r+0x12>
 8008850:	2100      	movs	r1, #0
 8008852:	4620      	mov	r0, r4
 8008854:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008858:	4798      	blx	r3
 800885a:	2000      	movs	r0, #0
 800885c:	e7e0      	b.n	8008820 <_raise_r+0x12>
	...

08008860 <raise>:
 8008860:	4b02      	ldr	r3, [pc, #8]	@ (800886c <raise+0xc>)
 8008862:	4601      	mov	r1, r0
 8008864:	6818      	ldr	r0, [r3, #0]
 8008866:	f7ff bfd2 	b.w	800880e <_raise_r>
 800886a:	bf00      	nop
 800886c:	20000018 	.word	0x20000018

08008870 <_kill_r>:
 8008870:	b538      	push	{r3, r4, r5, lr}
 8008872:	2300      	movs	r3, #0
 8008874:	4d06      	ldr	r5, [pc, #24]	@ (8008890 <_kill_r+0x20>)
 8008876:	4604      	mov	r4, r0
 8008878:	4608      	mov	r0, r1
 800887a:	4611      	mov	r1, r2
 800887c:	602b      	str	r3, [r5, #0]
 800887e:	f7f9 f87a 	bl	8001976 <_kill>
 8008882:	1c43      	adds	r3, r0, #1
 8008884:	d102      	bne.n	800888c <_kill_r+0x1c>
 8008886:	682b      	ldr	r3, [r5, #0]
 8008888:	b103      	cbz	r3, 800888c <_kill_r+0x1c>
 800888a:	6023      	str	r3, [r4, #0]
 800888c:	bd38      	pop	{r3, r4, r5, pc}
 800888e:	bf00      	nop
 8008890:	20000450 	.word	0x20000450

08008894 <_getpid_r>:
 8008894:	f7f9 b868 	b.w	8001968 <_getpid>

08008898 <_init>:
 8008898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800889a:	bf00      	nop
 800889c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800889e:	bc08      	pop	{r3}
 80088a0:	469e      	mov	lr, r3
 80088a2:	4770      	bx	lr

080088a4 <_fini>:
 80088a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088a6:	bf00      	nop
 80088a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088aa:	bc08      	pop	{r3}
 80088ac:	469e      	mov	lr, r3
 80088ae:	4770      	bx	lr
