FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2019 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
/* bench 5301.3.0 3fb10302ce19 */
/* bench 5301.3.1 0ea8a1da62a4 */
/* bench 5301.3.2 173abcb7d0a9 */
/* bench 5301.3.3 3dc0fc6d2e49 */
/* bench 5301.3.4 425af996cc9c */
/* bench 5301.3.5 7eb0f648348d */
/* bench 5301.3.6 9bbc26eceb45 */
/* bench 5301.3.7 9ec0c29833f3 */
/* bench 5301.3.8 4a750a17e32e */
/* bench 5301.3.9 319fc7b57bca */
/* bench 5301.3.10 68f2c2acde26 */
/* bench 5301.3.11 5e14699105b7 */
/* bench 5301.3.12 0c978e4c1d0a */
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
/* bench 12588.3.0 94fe74568004 */
/* bench 12588.3.1 7e1de61ce303 */
/* bench 12588.3.2 680fff12df54 */
/* bench 12588.3.3 e1ba04c47173 */
/* bench 12588.3.4 055350443b2c */
/* bench 12588.3.5 d6a498bea2ed */
/* bench 12588.3.6 d630402bbb32 */
/* bench 12588.3.7 e510d048fc77 */
/* bench 12588.3.8 eb07ce2fd051 */
/* bench 12588.3.9 dc307d25ddf7 */
/* bench 12588.3.10 3bd4157becf8 */
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */

#ifndef __IRQSRCS_NBIF_7_4_H__
#define __IRQSRCS_NBIF_7_4_H__

#define NBIF_7_4__SRCID__CHIP_ERR_INT_EVENT            0x5E        // Error generated
#define NBIF_7_4__SRCID__DOORBELL_INTERRUPT            0x5F        // Interrupt for doorbell event during VDDGFX off
#define NBIF_7_4__SRCID__RAS_CONTROLLER_INTERRUPT      0x60        // Interrupt for ras_intr_valid from RAS controller
#define NBIF_7_4__SRCID__ERREVENT_ATHUB_INTERRUPT      0x61        // Interrupt for SDP ErrEvent received from ATHUB
#define NBIF_7_4__SRCID__PF_VF_MSGBUF_VALID            0x87        // Valid message in PF->VF mailbox message buffer (The interrupt is sent on behalf of PF)
#define NBIF_7_4__SRCID__PF_VF_MSGBUF_ACK              0x88        // Acknowledge message in PF->VF mailbox message buffer (The interrupt is sent on behalf of VF)
#define NBIF_7_4__SRCID__VF_PF_MSGBUF_VALID            0x89        // Valid message in VF->PF mailbox message buffer (The interrupt is sent on behalf of VF)
#define NBIF_7_4__SRCID__VF_PF_MSGBUF_ACK              0x8A        // Acknowledge message in VF->PF mailbox message buffer (The interrupt is sent on behalf of PF)
#define NBIF_7_4__SRCID__CHIP_DPA_INT_EVENT            0xA0        // BIF_CHIP_DPA_INT_EVENT
#define NBIF_7_4__SRCID__CHIP_SLOT_POWER_CHG_INT_EVENT 0xA1        // BIF_CHIP_SLOT_POWER_CHG_INT_EVENT
#define NBIF_7_4__SRCID__ATOMIC_UR_OPCODE              0xCE        // BIF receives unsupported atomic opcode from MC
#define NBIF_7_4__SRCID__ATOMIC_REQESTEREN_LOW         0xCF        // BIF receive atomic request from MC while AtomicOp Requester is not enabled in PCIE config space
/* bench 2006.1.0 6495f69bda11 */
/* bench 2006.1.1 be6662a3c79c */
/* bench 2006.1.2 40cbb9ef0b34 */
/* bench 2006.1.3 b6607eb896bc */
/* bench 2006.1.4 60c07c252145 */
#endif // __IRQSRCS_NBIF_7_4_H__
