#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 28 18:50:08 2020
# Process ID: 31790
# Current directory: /home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/fpga/vivado/Artix-7
# Command line: vivado -nojournal -log vivado.log -mode batch -source ../knn.tcl -tclargs iob_knn ../../../../hardware/src/iob_knn.v ../../../../hardware/src/mult.v ../../../../hardware/src/dist.v ../../../../hardware/src/modulo.v ../../../../hardware/src/sorter3.v ../../../../hardware/src/pipeline_sorter.v ../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include  DATA_W=32  HW_K=10  N_SOLVERS=32 xc7a35tcpg236-1
# Log file: /home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/fpga/vivado/Artix-7/vivado.log
# Journal file: 
#-----------------------------------------------------------
source ../knn.tcl
# set TOP [lindex $argv 0]
# set PART xc7a35tcpg236-1
# set VSRC [lindex $argv 1]
# set HW_INCLUDE [lindex $argv 2]
# set HW_DEFINE [lindex $argv 3]
# puts $VSRC
../../../../hardware/src/iob_knn.v ../../../../hardware/src/mult.v ../../../../hardware/src/dist.v ../../../../hardware/src/modulo.v ../../../../hardware/src/sorter3.v ../../../../hardware/src/pipeline_sorter.v
# foreach file [split $VSRC \ ] {
#     puts $file
#     if {$file != "" && $file != " " && $file != "\n"} {
#         read_verilog -sv $file
#     }
# }
../../../../hardware/src/iob_knn.v
../../../../hardware/src/mult.v
../../../../hardware/src/dist.v
../../../../hardware/src/modulo.v
../../../../hardware/src/sorter3.v
../../../../hardware/src/pipeline_sorter.v
# set_property part $PART [current_project]
# synth_design -include_dirs $HW_INCLUDE -verilog_define $HW_DEFINE -part $PART -top $TOP -mode out_of_context -flatten_hierarchy none -verbose
Command: synth_design -include_dirs {../../../../hardware/include ../../../../submodules/LIB/hardware/include ../../../../submodules/INTERCON/hardware/include} -verilog_define {DATA_W=32  HW_K=10  N_SOLVERS=32} -part xc7a35tcpg236-1 -top iob_knn -mode out_of_context -flatten_hierarchy none -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31798
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2121.438 ; gain = 0.000 ; free physical = 704 ; free virtual = 12299
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'iob_knn' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v:6]
	Parameter ADDR_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 32 - type: integer 
	Parameter HW_K bound to: 10 - type: integer 
	Parameter N_SOLVERS bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'knn' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/modulo.v:4]
	Parameter W bound to: 32 - type: integer 
	Parameter HW_K bound to: 10 - type: integer 
	Parameter N_SOLVERS bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_sorter' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/pipeline_sorter.v:4]
	Parameter W bound to: 32 - type: integer 
	Parameter HW_K bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dist_calc' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:4]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/mult.v:4]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult' (1#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/mult.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dist_calc' (2#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:4]
INFO: [Synth 8-6157] synthesizing module 'sorter' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/sorter3.v:4]
	Parameter W bound to: 32 - type: integer 
	Parameter HW_K bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sorter' (3#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/sorter3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_sorter' (4#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/pipeline_sorter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'knn' (5#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/modulo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'iob_knn' (6#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.438 ; gain = 0.000 ; free physical = 797 ; free virtual = 12393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2121.438 ; gain = 0.000 ; free physical = 795 ; free virtual = 12391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 795 ; free virtual = 12390
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'sqr2_reg' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'sqr1_reg' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'a_int_reg' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'idx_out_reg' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/sorter3.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 715 ; free virtual = 12311
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 32    
	   3 Input   16 Bit       Adders := 64    
	   2 Input    3 Bit       Adders := 32    
+---Registers : 
	               33 Bit    Registers := 352   
	               32 Bit    Registers := 98    
	               16 Bit    Registers := 482   
	                3 Bit    Registers := 32    
	                1 Bit    Registers := 291   
+---Muxes : 
	   2 Input   33 Bit        Muxes := 288   
	   2 Input   16 Bit        Muxes := 353   
	   2 Input    1 Bit        Muxes := 165   
	  11 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP DATA_OUT0, operation Mode is: A*B.
DSP Report: operator DATA_OUT0 is absorbed into DSP DATA_OUT0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 554 ; free virtual = 12155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 554 ; free virtual = 12154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 507 ; free virtual = 12108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 505 ; free virtual = 12107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 504 ; free virtual = 12105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 507 ; free virtual = 12105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  2272|
|2     |DSP48E1 |    32|
|3     |LUT1    |    32|
|4     |LUT2    |  2722|
|5     |LUT3    | 14592|
|6     |LUT4    | 10384|
|7     |LUT5    |  1060|
|8     |LUT6    |  1778|
|9     |MUXF7   |   576|
|10    |FDCE    |  1666|
|11    |FDPE    |     1|
|12    |FDRE    | 11328|
|13    |FDSE    | 10368|
|14    |LD      |  3072|
+------+--------+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------+------+
|      |Instance                           |Module              |Cells |
+------+-----------------------------------+--------------------+------+
|1     |top                                |                    | 59883|
|2     |  knn0                             |knn                 | 59760|
|3     |    \genblk1[0].pipeline_sorter0   |pipeline_sorter__1  |  1827|
|4     |      dist_calc0                   |dist_calc__1        |   331|
|5     |        mult0                      |mult__1             |     1|
|6     |      sorter0                      |sorter__1           |  1455|
|7     |    \genblk1[1].pipeline_sorter0   |pipeline_sorter__2  |  1827|
|8     |      dist_calc0                   |dist_calc__2        |   331|
|9     |        mult0                      |mult__2             |     1|
|10    |      sorter0                      |sorter__2           |  1455|
|11    |    \genblk1[2].pipeline_sorter0   |pipeline_sorter__3  |  1827|
|12    |      dist_calc0                   |dist_calc__3        |   331|
|13    |        mult0                      |mult__3             |     1|
|14    |      sorter0                      |sorter__3           |  1455|
|15    |    \genblk1[3].pipeline_sorter0   |pipeline_sorter__4  |  1827|
|16    |      dist_calc0                   |dist_calc__4        |   331|
|17    |        mult0                      |mult__4             |     1|
|18    |      sorter0                      |sorter__4           |  1455|
|19    |    \genblk1[4].pipeline_sorter0   |pipeline_sorter__5  |  1827|
|20    |      dist_calc0                   |dist_calc__5        |   331|
|21    |        mult0                      |mult__5             |     1|
|22    |      sorter0                      |sorter__5           |  1455|
|23    |    \genblk1[5].pipeline_sorter0   |pipeline_sorter__6  |  1827|
|24    |      dist_calc0                   |dist_calc__6        |   331|
|25    |        mult0                      |mult__6             |     1|
|26    |      sorter0                      |sorter__6           |  1455|
|27    |    \genblk1[6].pipeline_sorter0   |pipeline_sorter__7  |  1827|
|28    |      dist_calc0                   |dist_calc__7        |   331|
|29    |        mult0                      |mult__7             |     1|
|30    |      sorter0                      |sorter__7           |  1455|
|31    |    \genblk1[7].pipeline_sorter0   |pipeline_sorter__8  |  1827|
|32    |      dist_calc0                   |dist_calc__8        |   331|
|33    |        mult0                      |mult__8             |     1|
|34    |      sorter0                      |sorter__8           |  1455|
|35    |    \genblk1[8].pipeline_sorter0   |pipeline_sorter__9  |  1827|
|36    |      dist_calc0                   |dist_calc__9        |   331|
|37    |        mult0                      |mult__9             |     1|
|38    |      sorter0                      |sorter__9           |  1455|
|39    |    \genblk1[9].pipeline_sorter0   |pipeline_sorter__10 |  1827|
|40    |      dist_calc0                   |dist_calc__10       |   331|
|41    |        mult0                      |mult__10            |     1|
|42    |      sorter0                      |sorter__10          |  1455|
|43    |    \genblk1[10].pipeline_sorter0  |pipeline_sorter__11 |  1827|
|44    |      dist_calc0                   |dist_calc__11       |   331|
|45    |        mult0                      |mult__11            |     1|
|46    |      sorter0                      |sorter__11          |  1455|
|47    |    \genblk1[11].pipeline_sorter0  |pipeline_sorter__12 |  1827|
|48    |      dist_calc0                   |dist_calc__12       |   331|
|49    |        mult0                      |mult__12            |     1|
|50    |      sorter0                      |sorter__12          |  1455|
|51    |    \genblk1[12].pipeline_sorter0  |pipeline_sorter__13 |  1827|
|52    |      dist_calc0                   |dist_calc__13       |   331|
|53    |        mult0                      |mult__13            |     1|
|54    |      sorter0                      |sorter__13          |  1455|
|55    |    \genblk1[13].pipeline_sorter0  |pipeline_sorter__14 |  1827|
|56    |      dist_calc0                   |dist_calc__14       |   331|
|57    |        mult0                      |mult__14            |     1|
|58    |      sorter0                      |sorter__14          |  1455|
|59    |    \genblk1[14].pipeline_sorter0  |pipeline_sorter__15 |  1827|
|60    |      dist_calc0                   |dist_calc__15       |   331|
|61    |        mult0                      |mult__15            |     1|
|62    |      sorter0                      |sorter__15          |  1455|
|63    |    \genblk1[15].pipeline_sorter0  |pipeline_sorter__16 |  1827|
|64    |      dist_calc0                   |dist_calc__16       |   331|
|65    |        mult0                      |mult__16            |     1|
|66    |      sorter0                      |sorter__16          |  1455|
|67    |    \genblk1[16].pipeline_sorter0  |pipeline_sorter__17 |  1827|
|68    |      dist_calc0                   |dist_calc__17       |   331|
|69    |        mult0                      |mult__17            |     1|
|70    |      sorter0                      |sorter__17          |  1455|
|71    |    \genblk1[17].pipeline_sorter0  |pipeline_sorter__18 |  1827|
|72    |      dist_calc0                   |dist_calc__18       |   331|
|73    |        mult0                      |mult__18            |     1|
|74    |      sorter0                      |sorter__18          |  1455|
|75    |    \genblk1[18].pipeline_sorter0  |pipeline_sorter__19 |  1827|
|76    |      dist_calc0                   |dist_calc__19       |   331|
|77    |        mult0                      |mult__19            |     1|
|78    |      sorter0                      |sorter__19          |  1455|
|79    |    \genblk1[19].pipeline_sorter0  |pipeline_sorter__20 |  1827|
|80    |      dist_calc0                   |dist_calc__20       |   331|
|81    |        mult0                      |mult__20            |     1|
|82    |      sorter0                      |sorter__20          |  1455|
|83    |    \genblk1[20].pipeline_sorter0  |pipeline_sorter__21 |  1827|
|84    |      dist_calc0                   |dist_calc__21       |   331|
|85    |        mult0                      |mult__21            |     1|
|86    |      sorter0                      |sorter__21          |  1455|
|87    |    \genblk1[21].pipeline_sorter0  |pipeline_sorter__22 |  1827|
|88    |      dist_calc0                   |dist_calc__22       |   331|
|89    |        mult0                      |mult__22            |     1|
|90    |      sorter0                      |sorter__22          |  1455|
|91    |    \genblk1[22].pipeline_sorter0  |pipeline_sorter__23 |  1827|
|92    |      dist_calc0                   |dist_calc__23       |   331|
|93    |        mult0                      |mult__23            |     1|
|94    |      sorter0                      |sorter__23          |  1455|
|95    |    \genblk1[23].pipeline_sorter0  |pipeline_sorter__24 |  1827|
|96    |      dist_calc0                   |dist_calc__24       |   331|
|97    |        mult0                      |mult__24            |     1|
|98    |      sorter0                      |sorter__24          |  1455|
|99    |    \genblk1[24].pipeline_sorter0  |pipeline_sorter__25 |  1827|
|100   |      dist_calc0                   |dist_calc__25       |   331|
|101   |        mult0                      |mult__25            |     1|
|102   |      sorter0                      |sorter__25          |  1455|
|103   |    \genblk1[25].pipeline_sorter0  |pipeline_sorter__26 |  1827|
|104   |      dist_calc0                   |dist_calc__26       |   331|
|105   |        mult0                      |mult__26            |     1|
|106   |      sorter0                      |sorter__26          |  1455|
|107   |    \genblk1[26].pipeline_sorter0  |pipeline_sorter__27 |  1827|
|108   |      dist_calc0                   |dist_calc__27       |   331|
|109   |        mult0                      |mult__27            |     1|
|110   |      sorter0                      |sorter__27          |  1455|
|111   |    \genblk1[27].pipeline_sorter0  |pipeline_sorter__28 |  1827|
|112   |      dist_calc0                   |dist_calc__28       |   331|
|113   |        mult0                      |mult__28            |     1|
|114   |      sorter0                      |sorter__28          |  1455|
|115   |    \genblk1[28].pipeline_sorter0  |pipeline_sorter__29 |  1827|
|116   |      dist_calc0                   |dist_calc__29       |   331|
|117   |        mult0                      |mult__29            |     1|
|118   |      sorter0                      |sorter__29          |  1455|
|119   |    \genblk1[29].pipeline_sorter0  |pipeline_sorter__30 |  1827|
|120   |      dist_calc0                   |dist_calc__30       |   331|
|121   |        mult0                      |mult__30            |     1|
|122   |      sorter0                      |sorter__30          |  1455|
|123   |    \genblk1[30].pipeline_sorter0  |pipeline_sorter__31 |  1827|
|124   |      dist_calc0                   |dist_calc__31       |   331|
|125   |        mult0                      |mult__31            |     1|
|126   |      sorter0                      |sorter__31          |  1455|
|127   |    \genblk1[31].pipeline_sorter0  |pipeline_sorter     |  1827|
|128   |      dist_calc0                   |dist_calc           |   331|
|129   |        mult0                      |mult                |     1|
|130   |      sorter0                      |sorter              |  1455|
+------+-----------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 507 ; free virtual = 12105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.336 ; gain = 7.898 ; free physical = 508 ; free virtual = 12106
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 2129.344 ; gain = 7.898 ; free physical = 508 ; free virtual = 12106
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2129.344 ; gain = 0.000 ; free physical = 543 ; free virtual = 12151
INFO: [Netlist 29-17] Analyzing 5952 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2180.910 ; gain = 0.000 ; free physical = 454 ; free virtual = 12063
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3072 instances were transformed.
  LD => LDCE: 3072 instances

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2180.910 ; gain = 59.578 ; free physical = 623 ; free virtual = 12232
# read_xdc ../knn.xdc
Parsing XDC File [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/fpga/vivado/knn.xdc]
Finished Parsing XDC File [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/fpga/vivado/knn.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2218.863 ; gain = 37.953 ; free physical = 619 ; free virtual = 12228

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14fbecf98

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2529.832 ; gain = 310.969 ; free physical = 198 ; free virtual = 11808

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14fbecf98

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 192 ; free virtual = 11717
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14fbecf98

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 192 ; free virtual = 11717
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 110b72be1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 189 ; free virtual = 11713
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 110b72be1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 191 ; free virtual = 11715
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 110b72be1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 190 ; free virtual = 11715
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 110b72be1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 190 ; free virtual = 11715
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 192 ; free virtual = 11715
Ending Logic Optimization Task | Checksum: 108348923

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 192 ; free virtual = 11715

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 108348923

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 192 ; free virtual = 11716

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 108348923

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 192 ; free virtual = 11716

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 192 ; free virtual = 11716
Ending Netlist Obfuscation Task | Checksum: 108348923

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2671.738 ; gain = 0.000 ; free physical = 192 ; free virtual = 11716
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2671.738 ; gain = 490.828 ; free physical = 192 ; free virtual = 11716
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2703.754 ; gain = 0.000 ; free physical = 188 ; free virtual = 11712
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5eb2f256

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2703.754 ; gain = 0.000 ; free physical = 188 ; free virtual = 11712
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2703.754 ; gain = 0.000 ; free physical = 188 ; free virtual = 11712

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13e98fa8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2703.754 ; gain = 0.000 ; free physical = 122 ; free virtual = 11646

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: d512d6d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2813.273 ; gain = 109.520 ; free physical = 232 ; free virtual = 11602

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: d512d6d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2813.273 ; gain = 109.520 ; free physical = 232 ; free virtual = 11602
Phase 1 Placer Initialization | Checksum: d512d6d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2813.273 ; gain = 109.520 ; free physical = 231 ; free virtual = 11601

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10be1f5ac

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 200 ; free virtual = 11569

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1009 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 276 nets or cells. Created 0 new cell, deleted 276 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.281 ; gain = 0.000 ; free physical = 174 ; free virtual = 11543

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            276  |                   276  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            276  |                   276  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1be2d8c12

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 174 ; free virtual = 11542
Phase 2.2 Global Placement Core | Checksum: 13be8b43c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 173 ; free virtual = 11541
Phase 2 Global Placement | Checksum: 13be8b43c

Time (s): cpu = 00:00:57 ; elapsed = 00:00:35 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 185 ; free virtual = 11553

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a1f72934

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 181 ; free virtual = 11549

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fd7b891a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:43 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 175 ; free virtual = 11544

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ffed97d6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 175 ; free virtual = 11544

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16a9a79a5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:43 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 175 ; free virtual = 11544

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2430c7ec6

Time (s): cpu = 00:01:17 ; elapsed = 00:00:51 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 150 ; free virtual = 11519

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 24c40df55

Time (s): cpu = 00:01:18 ; elapsed = 00:00:53 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 152 ; free virtual = 11521

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dedbc028

Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 151 ; free virtual = 11521
Phase 3 Detail Placement | Checksum: 1dedbc028

Time (s): cpu = 00:01:19 ; elapsed = 00:00:53 . Memory (MB): peak = 2829.281 ; gain = 125.527 ; free physical = 151 ; free virtual = 11520

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12adee899

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.629 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 154002707

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2884.094 ; gain = 0.000 ; free physical = 220 ; free virtual = 11591
INFO: [Place 46-33] Processed net rst_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cd2529ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2884.094 ; gain = 0.000 ; free physical = 219 ; free virtual = 11589
Phase 4.1.1.1 BUFG Insertion | Checksum: 12adee899

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2884.094 ; gain = 180.340 ; free physical = 221 ; free virtual = 11591
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.629. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b7c07858

Time (s): cpu = 00:01:35 ; elapsed = 00:01:03 . Memory (MB): peak = 2884.094 ; gain = 180.340 ; free physical = 220 ; free virtual = 11591
Phase 4.1 Post Commit Optimization | Checksum: 1b7c07858

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 2884.094 ; gain = 180.340 ; free physical = 220 ; free virtual = 11591

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b7c07858

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 2884.094 ; gain = 180.340 ; free physical = 222 ; free virtual = 11592

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b7c07858

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 2884.094 ; gain = 180.340 ; free physical = 223 ; free virtual = 11593

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2884.094 ; gain = 0.000 ; free physical = 223 ; free virtual = 11593
Phase 4.4 Final Placement Cleanup | Checksum: 1b7457bb3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:04 . Memory (MB): peak = 2884.094 ; gain = 180.340 ; free physical = 223 ; free virtual = 11593
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b7457bb3

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2884.094 ; gain = 180.340 ; free physical = 223 ; free virtual = 11593
Ending Placer Task | Checksum: 12328965c

Time (s): cpu = 00:01:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2884.094 ; gain = 180.340 ; free physical = 223 ; free virtual = 11593
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:07 . Memory (MB): peak = 2884.094 ; gain = 212.355 ; free physical = 251 ; free virtual = 11621
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8060585f ConstDB: 0 ShapeSum: a2c83dfd RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk[0]" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 136affb24

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2945.992 ; gain = 48.023 ; free physical = 141 ; free virtual = 11513
Post Restoration Checksum: NetGraph: fb556d95 NumContArr: 3b5a8d8f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 136affb24

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2956.781 ; gain = 58.812 ; free physical = 130 ; free virtual = 11484

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 136affb24

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2956.781 ; gain = 58.812 ; free physical = 133 ; free virtual = 11469

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 136affb24

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2956.781 ; gain = 58.812 ; free physical = 133 ; free virtual = 11469
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13696ad5e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2979.742 ; gain = 81.773 ; free physical = 128 ; free virtual = 11447
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.863  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1a4d6de12

Time (s): cpu = 00:00:35 ; elapsed = 00:00:20 . Memory (MB): peak = 2981.742 ; gain = 83.773 ; free physical = 142 ; free virtual = 11444

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.320657 %
  Global Horizontal Routing Utilization  = 0.307002 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 32066
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 31938
  Number of Partially Routed Nets     = 128
  Number of Node Overlaps             = 365


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1ee93d45e

Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 127 ; free virtual = 11406

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3457
 Number of Nodes with overlaps = 86
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12686d55f

Time (s): cpu = 00:00:59 ; elapsed = 00:00:34 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 150 ; free virtual = 11430
Phase 4 Rip-up And Reroute | Checksum: 12686d55f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 150 ; free virtual = 11430

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12686d55f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 150 ; free virtual = 11430

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12686d55f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 150 ; free virtual = 11430
Phase 5 Delay and Skew Optimization | Checksum: 12686d55f

Time (s): cpu = 00:01:00 ; elapsed = 00:00:34 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 150 ; free virtual = 11430

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 147e29777

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 150 ; free virtual = 11427
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.576  | TNS=0.000  | WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 147e29777

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 150 ; free virtual = 11427
Phase 6 Post Hold Fix | Checksum: 147e29777

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 158 ; free virtual = 11435

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.6416 %
  Global Horizontal Routing Utilization  = 14.1583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 152ac44b1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 158 ; free virtual = 11435

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 152ac44b1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:36 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 157 ; free virtual = 11434

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: fd38a696

Time (s): cpu = 00:01:06 ; elapsed = 00:00:39 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 154 ; free virtual = 11431

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.576  | TNS=0.000  | WHS=0.097  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: fd38a696

Time (s): cpu = 00:01:06 ; elapsed = 00:00:39 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 160 ; free virtual = 11437
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:06 ; elapsed = 00:00:39 . Memory (MB): peak = 3031.379 ; gain = 133.410 ; free physical = 194 ; free virtual = 11471

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 3031.379 ; gain = 147.285 ; free physical = 194 ; free virtual = 11471
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Dec 28 18:52:59 2020
| Host         : cesar-All-Series running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization
| Design       : iob_knn
| Device       : 7a35tcpg236-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+-------+-------+-----------+-------+
|        Site Type        |  Used | Fixed | Available | Util% |
+-------------------------+-------+-------+-----------+-------+
| Slice LUTs              | 17876 |     0 |     20800 | 85.94 |
|   LUT as Logic          | 17876 |     0 |     20800 | 85.94 |
|   LUT as Memory         |     0 |     0 |      9600 |  0.00 |
| Slice Registers         | 26435 |     0 |     41600 | 63.55 |
|   Register as Flip Flop | 23363 |     0 |     41600 | 56.16 |
|   Register as Latch     |  3072 |     0 |     41600 |  7.38 |
| F7 Muxes                |   576 |     0 |     16300 |  3.53 |
| F8 Muxes                |     0 |     0 |      8150 |  0.00 |
+-------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 1     |          Yes |           - |          Set |
| 4738  |          Yes |           - |        Reset |
| 10368 |          Yes |         Set |            - |
| 11328 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  7278 |     0 |      8150 | 89.30 |
|   SLICEL                                   |  5075 |     0 |           |       |
|   SLICEM                                   |  2203 |     0 |           |       |
| LUT as Logic                               | 17876 |     0 |     20800 | 85.94 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     |  5184 |       |           |       |
|   using O5 and O6                          | 12692 |       |           |       |
| LUT as Memory                              |     0 |     0 |      9600 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            | 26435 |     0 |     41600 | 63.55 |
|   Register driven from within the Slice    | 17490 |       |           |       |
|   Register driven from outside the Slice   |  8945 |       |           |       |
|     LUT in front of the register is unused |  5942 |       |           |       |
|     LUT in front of the register is used   |  3003 |       |           |       |
| Unique Control Sets                        |   519 |       |      8150 |  6.37 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |        50 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |        50 |  0.00 |
|   RAMB18       |    0 |     0 |       100 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   32 |     0 |        90 | 35.56 |
|   DSP48E1 only |   32 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       106 |  0.00 |
| Bonded IPADs                |    0 |     0 |        10 |  0.00 |
| Bonded OPADs                |    0 |     0 |         4 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         5 |  0.00 |
| PHASER_REF                  |    0 |     0 |         5 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        20 |  0.00 |
| IN_FIFO                     |    0 |     0 |        20 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         5 |  0.00 |
| IBUFDS                      |    0 |     0 |       104 |  0.00 |
| GTPE2_CHANNEL               |    0 |     0 |         2 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        20 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        20 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       250 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       106 |  0.00 |
| OLOGIC                      |    0 |     0 |       106 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        20 |  0.00 |
| MMCME2_ADV |    0 |     0 |         5 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         5 |  0.00 |
| BUFMRCE    |    0 |     0 |        10 |  0.00 |
| BUFHCE     |    0 |     0 |        72 |  0.00 |
| BUFR       |    0 |     0 |        20 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT3     | 14592 |                 LUT |
| FDRE     | 11328 |        Flop & Latch |
| LUT4     | 10384 |                 LUT |
| FDSE     | 10368 |        Flop & Latch |
| LDCE     |  3072 |        Flop & Latch |
| LUT2     |  2722 |                 LUT |
| CARRY4   |  2272 |          CarryLogic |
| LUT6     |  1778 |                 LUT |
| FDCE     |  1666 |        Flop & Latch |
| LUT5     |  1060 |                 LUT |
| MUXF7    |   576 |               MuxFx |
| LUT1     |    32 |                 LUT |
| DSP48E1  |    32 |    Block Arithmetic |
| FDPE     |     1 |        Flop & Latch |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk[0]" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Dec 28 18:53:04 2020
| Host         : cesar-All-Series running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing
| Design       : iob_knn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 KNN_RESET_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            knn0/DATA_Y1_reg[13][0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 0.580ns (6.429%)  route 8.441ns (93.571%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk[0] (IN)
                         net (fo=23362, unset)        0.973     0.973    clk[0]
    SLICE_X0Y148         FDCE                                         r  KNN_RESET_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDCE (Prop_fdce_C_Q)         0.456     1.429 f  KNN_RESET_reg[0]/Q
                         net (fo=2, routed)           0.362     1.791    KNN_RESET
    SLICE_X0Y148         LUT2 (Prop_lut2_I1_O)        0.124     1.915 f  knn0_i_1/O
                         net (fo=23264, routed)       8.079     9.994    knn0/rst[0]
    SLICE_X56Y1          FDCE                                         f  knn0/DATA_Y1_reg[13][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk[0] (IN)
                         net (fo=23362, unset)        0.924    10.924    knn0/clk[0]
    SLICE_X56Y1          FDCE                                         r  knn0/DATA_Y1_reg[13][0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X56Y1          FDCE (Recov_fdce_C_CLR)     -0.319    10.570    knn0/DATA_Y1_reg[13][0]
  -------------------------------------------------------------------
                         required time                         10.570    
                         arrival time                          -9.994    
  -------------------------------------------------------------------
                         slack                                  0.576    




# report_clocks
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Dec 28 18:53:04 2020
| Host         : cesar-All-Series running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_clocks
| Design       : iob_knn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock  Period(ns)  Waveform(ns)   Attributes  Sources
clk    10.000      {0.000 5.000}  P           {clk[0]}


====================================================
Generated Clocks
====================================================



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


# write_edif -force $TOP.edif
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3031.379 ; gain = 0.000 ; free physical = 166 ; free virtual = 11446
# set TOP_STUB $TOP
# append TOP_STUB "_stub"
# write_verilog -force -mode synth_stub $TOP_STUB.v
INFO: [Common 17-206] Exiting Vivado at Mon Dec 28 18:53:05 2020...
