# RISC-V-Computer-Design-Digital-Logic
This project was developed as part of the CSE 2600 course at Washington University in St. Louis.

Project Overview
Hardware Description: Implemented using SystemVerilog (47.1% of codebase).

Architecture: Focused on RISC-V instruction set architecture, including modules for lui, auipc, and jalr.

Software: Includes Assembly and Python scripts for testing and control logi
