/* Generated on 2016-07-26
===============================================================================
      P I C   T D D   R E A D Y   R E G I S T E R   D E F I N I T I O N
===============================================================================

Created by Tibor Simon - tiborsimon.io
Generator script:  https://github.com/tiborsimon/pic-definition-converter

Based on the register definition header file v1.37 provided by Microchip.
Original definition date and license: */

// Generated 11/03/2016 GMT

/*
* Copyright Â© 2016, Microchip Technology Inc. and its subsidiaries ("Microchip")
* All rights reserved.
*
* This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
*
* Redistribution and use in source and binary forms, with or without modification, are
* permitted provided that the following conditions are met:
*
*     1. Redistributions of source code must retain the above copyright notice, this list of
*        conditions and the following disclaimer.
*
*     2. Redistributions in binary form must reproduce the above copyright notice, this list
*        of conditions and the following disclaimer in the documentation and/or other
*        materials provided with the distribution.
*
*     3. Microchip's name may not be used to endorse or promote products derived from this
*        software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
* INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
* PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
* PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*  */

#ifndef _PIC16CE625_H_
#define _PIC16CE625_H_

#define STATUS                        0
#define C                             1
#define CARRY                         2
#define DC                            3
#define ZERO                          4
#define Z                             5
#define nPD                           6
#define nTO                           7
#define RP0                           8
#define RP                            9
#define RP1                           10
#define IRP                           11
#define PORTA                         12
#define RA0                           13
#define RA1                           14
#define RA2                           15
#define RA3                           16
#define RA4                           17
#define PORTB                         18
#define RB0                           19
#define RB1                           20
#define RB2                           21
#define RB3                           22
#define RB4                           23
#define RB5                           24
#define RB6                           25
#define RB7                           26
#define INTCON                        27
#define RBIF                          28
#define INTF                          29
#define T0IF                          30
#define TMR0IF                        31
#define RBIE                          32
#define INTE                          33
#define T0IE                          34
#define TMR0IE                        35
#define PEIE                          36
#define GIE                           37
#define PIR1                          38
#define CMIF                          39
#define CMCON                         40
#define CM                            41
#define CM0                           42
#define CM1                           43
#define CM2                           44
#define CIS                           45
#define C1OUT                         46
#define C2OUT                         47
#define OPTION_REG                    48
#define PS                            49
#define PS0                           50
#define PS1                           51
#define PS2                           52
#define PSA                           53
#define T0SE                          54
#define T0CS                          55
#define INTEDG                        56
#define nRBPU                         57
#define TRISA                         58
#define TRISA0                        59
#define TRISA1                        60
#define TRISA2                        61
#define TRISA3                        62
#define TRISA4                        63
#define TRISB                         64
#define TRISB0                        65
#define TRISB1                        66
#define TRISB2                        67
#define TRISB3                        68
#define TRISB4                        69
#define TRISB5                        70
#define TRISB6                        71
#define TRISB7                        72
#define PIE1                          73
#define CMIE                          74
#define PCON                          75
#define nBOR                          76
#define nBO                           77
#define nPOR                          78
#define EEINTF                        79
#define EEVDD                         80
#define EESDA                         81
#define EESCL                         82
#define VRCON                         83
#define VR0                           84
#define VR                            85
#define VR1                           86
#define VR2                           87
#define VR3                           88
#define VRR                           89
#define VROE                          90
#define VREN                          91

#endif // _PIC16CE625_H_
