--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml XCVR_TOP.twx XCVR_TOP.ncd -o XCVR_TOP.twr XCVR_TOP.pcf
-ucf XCVR_TOP.ucf

Design file:              XCVR_TOP.ncd
Physical constraint file: XCVR_TOP.pcf
Device,package,speed:     xc6vhx380t,ff1923,C,-2 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.153ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X44Y136.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y168.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y167.A4     net (fanout=3)        0.369   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y167.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X44Y136.CE     net (fanout=2)        2.192   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y136.CLK    Tceck                 0.213   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.557ns logic, 2.561ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X44Y136.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y168.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y167.A4     net (fanout=3)        0.369   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y167.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X44Y136.CE     net (fanout=2)        2.192   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y136.CLK    Tceck                 0.213   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.557ns logic, 2.561ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X44Y136.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y168.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X68Y167.A4     net (fanout=3)        0.369   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X68Y167.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X44Y136.CE     net (fanout=2)        2.192   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X44Y136.CLK    Tceck                 0.213   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.118ns (0.557ns logic, 2.561ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X58Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.931ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.966ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y168.DQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y167.A4     net (fanout=3)        0.148   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y167.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X58Y156.SR     net (fanout=2)        0.637   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X58Y156.CLK    Tcksr       (-Th)    -0.049   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      0.966ns (0.181ns logic, 0.785ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y168.DQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y167.A4     net (fanout=3)        0.148   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y167.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y156.SR     net (fanout=2)        0.637   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y156.CLK    Tcksr       (-Th)    -0.065   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.197ns logic, 0.785ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X59Y156.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.947ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y168.DQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y167.A4     net (fanout=3)        0.148   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y167.A      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y156.SR     net (fanout=2)        0.637   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y156.CLK    Tcksr       (-Th)    -0.065   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.197ns logic, 0.785ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.627ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X69Y168.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y168.DQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y168.D4     net (fanout=3)        0.252   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y168.CLK    Tas                   0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.340ns logic, 0.252ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X69Y168.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y168.DQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X69Y168.D4     net (fanout=3)        0.094   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
    SLICE_X69Y168.CLK    Tah         (-Th)     0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iDATA_CMD
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.041ns logic, 0.094ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 4341 paths analyzed, 453 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X14Y90.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.570ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.535ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y156.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X56Y156.A5     net (fanout=1)        0.270   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X56Y156.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X32Y128.A3     net (fanout=11)       2.269   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (0.741ns logic, 4.794ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.319ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.284ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y140.CQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X44Y139.A1     net (fanout=4)        0.830   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X44Y139.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y128.A4     net (fanout=11)       1.458   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (0.741ns logic, 4.543ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.150ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y140.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X44Y139.A3     net (fanout=4)        0.661   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X44Y139.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y128.A4     net (fanout=11)       1.458   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (0.741ns logic, 4.374ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (SLICE_X14Y90.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.570ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.535ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y156.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X56Y156.A5     net (fanout=1)        0.270   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X56Y156.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X32Y128.A3     net (fanout=11)       2.269   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (0.741ns logic, 4.794ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.319ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.284ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y140.CQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X44Y139.A1     net (fanout=4)        0.830   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X44Y139.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y128.A4     net (fanout=11)       1.458   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (0.741ns logic, 4.543ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.150ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y140.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X44Y139.A3     net (fanout=4)        0.661   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X44Y139.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y128.A4     net (fanout=11)       1.458   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (0.741ns logic, 4.374ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (SLICE_X14Y90.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.570ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.535ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y156.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X56Y156.A5     net (fanout=1)        0.270   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iSYNC
    SLICE_X56Y156.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X32Y128.A3     net (fanout=11)       2.269   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (0.741ns logic, 4.794ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.319ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.284ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y140.CQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X44Y139.A1     net (fanout=4)        0.830   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X44Y139.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y128.A4     net (fanout=11)       1.458   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.284ns (0.741ns logic, 4.543ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.150ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y140.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X44Y139.A3     net (fanout=4)        0.661   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X44Y139.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X32Y128.A4     net (fanout=11)       1.458   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X32Y128.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE
    SLICE_X14Y90.SR      net (fanout=10)       2.255   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<27>
    SLICE_X14Y90.CLK     Trck                  0.297   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/gand_dly2<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (0.741ns logic, 4.374ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X25Y141.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.096ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y141.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X25Y141.A6     net (fanout=2)        0.088   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X25Y141.CLK    Tah         (-Th)     0.055   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.043ns logic, 0.088ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X24Y140.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.078ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y140.BQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X24Y140.B6     net (fanout=2)        0.092   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X24Y140.CLK    Tah         (-Th)     0.077   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.021ns logic, 0.092ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X25Y141.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.122ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y141.BQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X25Y141.B5     net (fanout=2)        0.116   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X25Y141.CLK    Tah         (-Th)     0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.157ns (0.041ns logic, 0.116ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 540 paths analyzed, 524 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y150.C4), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.909ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.874ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y130.BQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X31Y140.D2     net (fanout=2)        0.810   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X31Y140.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X31Y140.C2     net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X31Y140.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126
    SLICE_X30Y145.B1     net (fanout=1)        0.641   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X30Y145.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X31Y150.C4     net (fanout=1)        0.467   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X31Y150.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.526ns logic, 2.348ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.611ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.576ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RISING to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y138.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X31Y140.D5     net (fanout=1)        0.512   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X31Y140.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X31Y140.C2     net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X31Y140.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126
    SLICE_X30Y145.B1     net (fanout=1)        0.641   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X30Y145.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X31Y150.C4     net (fanout=1)        0.467   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X31Y150.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (0.526ns logic, 2.050ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.559ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.524ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y144.BQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X28Y144.A2     net (fanout=1)        0.584   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X28Y144.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O122
    SLICE_X30Y145.A1     net (fanout=1)        0.630   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X30Y145.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127_SW0
    SLICE_X30Y145.B3     net (fanout=1)        0.317   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/N42
    SLICE_X30Y145.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X31Y150.C4     net (fanout=1)        0.467   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X31Y150.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.526ns logic, 1.998ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X24Y150.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.413ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      1.413ns (Levels of Logic = 0)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y138.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iTRIGGER
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X24Y150.C4     net (fanout=20)       1.130   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.283ns logic, 1.130ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X24Y150.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.411ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      1.411ns (Levels of Logic = 0)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y138.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iTRIGGER
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X24Y150.B4     net (fanout=20)       1.128   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.283ns logic, 1.128ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4066 paths analyzed, 617 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.206ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (SLICE_X48Y141.A5), 181 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.171ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO15 Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X40Y123.A1     net (fanout=1)        0.836   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<70>
    SLICE_X40Y123.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X27Y121.D2     net (fanout=1)        0.853   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X27Y121.CMUX   Topdc                 0.304   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X24Y116.C2     net (fanout=1)        0.660   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X24Y116.CMUX   Tilo                  0.312   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X30Y130.B1     net (fanout=1)        1.176   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X30Y130.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X48Y141.A5     net (fanout=1)        1.103   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<3>
    SLICE_X48Y141.CLK    Tas                   0.021   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.171ns (2.543ns logic, 4.628ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOADO9  Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X27Y121.A2     net (fanout=1)        1.284   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<64>
    SLICE_X27Y121.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122
    SLICE_X27Y121.D3     net (fanout=1)        0.397   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_122
    SLICE_X27Y121.CMUX   Topdc                 0.304   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X24Y116.C2     net (fanout=1)        0.660   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X24Y116.CMUX   Tilo                  0.312   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X30Y130.B1     net (fanout=1)        1.176   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X30Y130.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X48Y141.A5     net (fanout=1)        1.103   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<3>
    SLICE_X48Y141.CLK    Tas                   0.021   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (2.543ns logic, 4.620ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.034ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y24.DOPADOP1Trcko_DO              1.784   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X40Y123.A3     net (fanout=1)        0.699   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<71>
    SLICE_X40Y123.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X27Y121.D2     net (fanout=1)        0.853   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_131
    SLICE_X27Y121.CMUX   Topdc                 0.304   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_8
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X24Y116.C2     net (fanout=1)        0.660   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_6_f7
    SLICE_X24Y116.CMUX   Tilo                  0.312   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_31
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X30Y130.B1     net (fanout=1)        1.176   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X30Y130.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X48Y141.A5     net (fanout=1)        1.103   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<3>
    SLICE_X48Y141.CLK    Tas                   0.021   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iTDO
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.034ns (2.543ns logic, 4.491ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD (SLICE_X4Y99.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     22.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y185.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg
    SLICE_X4Y99.DI       net (fanout=16)       6.690   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<1>
    SLICE_X4Y99.CLK      Tds                   0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (0.458ns logic, 6.690ns route)
                                                       (6.4% logic, 93.6% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD (SLICE_X14Y93.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     23.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.964ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y185.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_TDI_reg
    SLICE_X14Y93.DI      net (fanout=16)       6.506   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<1>
    SLICE_X14Y93.CLK     Tds                   0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (0.458ns logic, 6.506ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X38Y135.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.115ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y136.DQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X38Y135.DX     net (fanout=1)        0.093   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
    SLICE_X38Y135.CLK    Tckdi       (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X39Y136.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y136.CQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X39Y136.DX     net (fanout=2)        0.102   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X39Y136.CLK    Tckdi       (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y139.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y139.DQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    SLICE_X43Y139.D4     net (fanout=1)        0.090   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
    SLICE_X43Y139.CLK    Tah         (-Th)     0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.041ns logic, 0.090ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y21.CLKARDCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0>
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y24.CLKARDCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0>
--------------------------------------------------------------------------------
Slack: 28.148ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKA)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y150.C4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.578ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.543ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y138.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y139.D5     net (fanout=1)        0.268   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y139.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X31Y140.C4     net (fanout=2)        0.630   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y140.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126
    SLICE_X30Y145.B1     net (fanout=1)        0.641   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X30Y145.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X31Y150.C4     net (fanout=1)        0.467   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X31Y150.CLK    Tas                   0.060   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.543ns (0.537ns logic, 2.006ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y139.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.888ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y138.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y139.D5     net (fanout=1)        0.268   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y139.D      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X42Y139.AX     net (fanout=2)        0.214   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y139.CLK    Tdick                 0.016   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.371ns logic, 0.482ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y139.D5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.654ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y138.AQ     Tcklo                 0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y139.D5     net (fanout=1)        0.268   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y139.CLK    Tas                   0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.351ns logic, 0.268ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y139.D5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.114ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y138.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y139.D5     net (fanout=1)        0.111   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y139.CLK    Tah         (-Th)     0.057   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.038ns logic, 0.111ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y139.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.228ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y138.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y139.D5     net (fanout=1)        0.111   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y139.D      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X42Y139.AX     net (fanout=2)        0.099   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y139.CLK    Tckdi       (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.053ns logic, 0.210ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X31Y150.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.980ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.015ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13> falling
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y138.AQ     Tcklo                 0.095   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X43Y139.D5     net (fanout=1)        0.111   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X43Y139.D      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X31Y140.C4     net (fanout=2)        0.303   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y140.C      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O126
    SLICE_X30Y145.B1     net (fanout=1)        0.262   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
    SLICE_X30Y145.B      Tilo                  0.034   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O128
    SLICE_X31Y150.C4     net (fanout=1)        0.198   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O127
    SLICE_X31Y150.CLK    Tah         (-Th)     0.056   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O129
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.141ns logic, 0.874ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y138.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.566ns (data path - clock path skew + uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.047ns (Levels of Logic = 0)
  Clock Path Skew:      -2.484ns (1.738 - 4.222)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y132.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iARM
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X43Y138.SR     net (fanout=10)       0.506   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iARM
    SLICE_X43Y138.CLK    Trck                  0.258   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.541ns logic, 0.506ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y138.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.579ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.579ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y140.CQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X44Y139.A1     net (fanout=4)        0.830   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID<2>
    SLICE_X44Y139.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X42Y138.C2     net (fanout=11)       0.672   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X42Y138.CMUX   Tilo                  0.191   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X43Y138.CLK    net (fanout=4)        0.503   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (0.574ns logic, 2.005ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.526ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.526ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y136.CQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X42Y132.C2     net (fanout=8)        0.883   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X42Y132.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X42Y138.C4     net (fanout=1)        0.567   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X42Y138.CMUX   Tilo                  0.190   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X43Y138.CLK    net (fanout=4)        0.503   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (0.573ns logic, 1.953ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.524ns (data path)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.524ns (Levels of Logic = 2)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y136.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X42Y132.C3     net (fanout=8)        0.881   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X42Y132.C      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X42Y138.C4     net (fanout=1)        0.567   Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X42Y138.CMUX   Tilo                  0.190   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X43Y138.CLK    net (fanout=4)        0.503   Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13>
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.573ns logic, 1.951ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y138.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.187ns (datapath - clock path skew - uncertainty)
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.413ns (Levels of Logic = 0)
  Clock Path Skew:      -0.809ns (1.432 - 2.241)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/chip_scope_ctrl_0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y132.AQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iARM
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X43Y138.SR     net (fanout=10)       0.240   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iARM
    SLICE_X43Y138.CLK    Tremck      (-Th)    -0.075   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.173ns logic, 0.240ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Rx_clk_out_ch = PERIOD      
   TIMEGRP         
"Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch" 7.8         ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1415 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.354ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1 (OLOGIC_X0Y8.OCE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      4.476ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.702 - 1.545)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
    SLICE_X65Y23.C1      net (fanout=1)        2.716   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y8.OCE      net (fanout=20)       1.217   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y8.CLK      Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (0.543ns logic, 3.933ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.896ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (1.018 - 0.993)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y20.BQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5
    SLICE_X65Y23.D2      net (fanout=2)        0.645   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<5>
    SLICE_X65Y23.D       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C2      net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y8.OCE      net (fanout=20)       1.217   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y8.CLK      Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.604ns logic, 2.292ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.880ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (1.018 - 0.993)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y20.CQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6
    SLICE_X65Y23.D1      net (fanout=2)        0.629   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<6>
    SLICE_X65Y23.D       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C2      net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y8.OCE      net (fanout=20)       1.217   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y8.CLK      Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_15_1
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (0.604ns logic, 2.276ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1 (OLOGIC_X0Y9.OCE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      4.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.157ns (1.702 - 1.545)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
    SLICE_X65Y23.C1      net (fanout=1)        2.716   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y9.OCE      net (fanout=20)       1.206   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y9.CLK      Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
    -------------------------------------------------  ---------------------------
    Total                                      4.465ns (0.543ns logic, 3.922ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.885ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (1.018 - 0.993)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y20.BQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5
    SLICE_X65Y23.D2      net (fanout=2)        0.645   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<5>
    SLICE_X65Y23.D       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C2      net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y9.OCE      net (fanout=20)       1.206   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y9.CLK      Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (0.604ns logic, 2.281ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.869ns (Levels of Logic = 2)
  Clock Path Skew:      0.025ns (1.018 - 0.993)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y20.CQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6
    SLICE_X65Y23.D1      net (fanout=2)        0.629   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<6>
    SLICE_X65Y23.D       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C2      net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y9.OCE      net (fanout=20)       1.206   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y9.CLK      Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_14_1
    -------------------------------------------------  ---------------------------
    Total                                      2.869ns (0.604ns logic, 2.265ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1 (OLOGIC_X0Y10.OCE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      4.374ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (1.692 - 1.545)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y71.AQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
    SLICE_X65Y23.C1      net (fanout=1)        2.716   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_traffic_ready
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y10.OCE     net (fanout=20)       1.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y10.CLK     Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (0.543ns logic, 3.831ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.986ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.794ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (1.008 - 0.993)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y20.BQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_5
    SLICE_X65Y23.D2      net (fanout=2)        0.645   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<5>
    SLICE_X65Y23.D       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C2      net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y10.OCE     net (fanout=20)       1.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y10.CLK     Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.604ns logic, 2.190ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.778ns (Levels of Logic = 2)
  Clock Path Skew:      0.015ns (1.008 - 0.993)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y20.CQ      Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_6
    SLICE_X65Y23.D1      net (fanout=2)        0.629   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r<6>
    SLICE_X65Y23.D       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C2      net (fanout=1)        0.430   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
    SLICE_X65Y23.C       Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv4
    OLOGIC_X0Y10.OCE     net (fanout=20)       1.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/_n0038_inv
    OLOGIC_X0Y10.CLK     Tooceck               0.199   Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_13_1
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.604ns logic, 2.174ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Rx_clk_out_ch = PERIOD
        TIMEGRP
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch" 7.8
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1 (SLICE_X24Y89.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y89.AQ      Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1
    SLICE_X24Y89.A5      net (fanout=24)       0.080   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1
    SLICE_X24Y89.CLK     Tah         (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1-In1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.039ns logic, 0.080ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2 (SLICE_X24Y89.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y89.CQ      Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2
    SLICE_X24Y89.CX      net (fanout=26)       0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2
    SLICE_X24Y89.CLK     Tckdi       (-Th)     0.064   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2-In4
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_traffic_loop[0].traffic/rx_status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.051ns logic, 0.076ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out_13 (SLICE_X15Y90.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1_6 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.042ns (0.507 - 0.465)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1_6 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y90.CQ      Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1_6
    SLICE_X15Y90.B4      net (fanout=2)        0.142   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_in_buf_1<6>
    SLICE_X15Y90.CLK     Tah         (-Th)     0.080   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out<15>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/decoder_1/fo1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_dec_loop[0].dec/data_out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.035ns logic, 0.142ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Rx_clk_out_ch = PERIOD
        TIMEGRP
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Rx_clk_out_ch" 7.8
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.770ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_USRCLK)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/RXUSRCLK2
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y8.RXUSRCLK2
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rx_clk_buf_out
--------------------------------------------------------------------------------
Slack: 5.910ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.800ns
  High pulse: 3.900ns
  High pulse limit: 0.945ns (Tospwh)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_0_1/SR
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_0_1/SR
  Location pin: OLOGIC_X0Y18.SR
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/SYSTEM_RESET_N_inv
--------------------------------------------------------------------------------
Slack: 5.910ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.800ns
  High pulse: 3.900ns
  High pulse limit: 0.945ns (Tospwh)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_1_1/SR
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/err_count_r_1_1/SR
  Location pin: OLOGIC_X0Y17.SR
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/Data_check_loop[0].judg_if_data_is_internal.Data_check/SYSTEM_RESET_N_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Tx_clk_out_ch = PERIOD      
   TIMEGRP         
"Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch" 7.8         ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3277 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.030ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i (GTXE1_X0Y8.TXDATA10), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out_12 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i (HSIO)
  Requirement:          7.800ns
  Data Path Delay:      3.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.253ns (1.232 - 0.979)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out_12 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y86.AMUX     Tshcko                0.357   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out<15>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out_12
    GTXE1_X0Y8.TXDATA10  net (fanout=2)        2.584   Connect_XVCR_Module_loop[0].XCVR_Module_gen/generate_16B20B_enc_loop[0].enc/data_out<12>
    GTXE1_X0Y8.TXUSRCLK2 Tgtxcck_TXDATA        0.260   Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.617ns logic, 2.584ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X4Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (1.585 - 1.549)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y137.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iRESET<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    SLICE_X4Y100.SR      net (fanout=17)       2.184   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iRESET<0>
    SLICE_X4Y100.CLK     Tsrck                 0.382   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/DOUT_tmp
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.665ns logic, 2.184ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X14Y94.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.798ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (1.588 - 1.549)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 0.000ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y137.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iRESET<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST
    SLICE_X14Y94.SR      net (fanout=17)       2.133   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iRESET<0>
    SLICE_X14Y94.CLK     Tsrck                 0.382   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/DOUT_tmp
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V6.U_CS_GANDX_SRL_V6/U_CS_GAND_SRL_V6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.665ns logic, 2.133ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Tx_clk_out_ch = PERIOD
        TIMEGRP
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch" 7.8
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X2Y24.DIBDI12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.138ns (0.596 - 0.458)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X20Y124.CQ        Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA<83>
                                                          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF
    RAMB36_X2Y24.DIBDI12    net (fanout=1)        0.240   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA<84>
    RAMB36_X2Y24.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.157ns (-0.083ns logic, 0.240ns route)
                                                          (-52.9% logic, 152.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAMB36_X2Y24.DIBDI4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.160ns (Levels of Logic = 0)
  Clock Path Skew:      0.141ns (0.596 - 0.455)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X24Y124.DQ        Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA<75>
                                                          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF
    RAMB36_X2Y24.DIBDI4     net (fanout=1)        0.243   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA<75>
    RAMB36_X2Y24.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.160ns (-0.083ns logic, 0.243ns route)
                                                          (-51.9% logic, 151.9% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X1Y21.DIBDI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 0)
  Clock Path Skew:      0.146ns (0.598 - 0.452)
  Source Clock:         Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Destination Clock:    Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF to Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X20Y105.DMUX      Tshcko                0.146   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA<21>
                                                          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF
    RAMB36_X1Y21.DIBDI0     net (fanout=1)        0.221   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/iDATA<17>
    RAMB36_X1Y21.CLKBWRCLKL Trckd_DIB   (-Th)     0.198   Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                          Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.169ns (-0.052ns logic, 0.221ns route)
                                                          (-30.8% logic, 130.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Connect_XVCR_Module_loop_0__XCVR_Module_gen_XCVR_Tx_clk_out_ch = PERIOD
        TIMEGRP
        "Connect_XVCR_Module_loop[0].XCVR_Module_gen/XCVR_Tx_clk_out_ch" 7.8
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.770ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_USRCLK)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/TXUSRCLK2
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y8.TXUSRCLK2
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out
--------------------------------------------------------------------------------
Slack: 5.948ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKB)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X1Y21.CLKBWRCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out
--------------------------------------------------------------------------------
Slack: 5.948ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 1.852ns (539.957MHz) (Trper_CLKB)
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/ila_tx/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V6.U_CS_BRAM_CASCADE_V6/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKBWRCLKL
  Location pin: RAMB36_X2Y24.CLKBWRCLKL
  Clock network: Connect_XVCR_Module_loop[0].XCVR_Module_gen/tx_clk_buf_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XCVR_Ref_Clock_in = PERIOD TIMEGRP "XCVR_Ref_Clock_in" 
7.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XCVR_Ref_Clock_in = PERIOD TIMEGRP "XCVR_Ref_Clock_in" 7.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.262ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y8.NORTHREFCLKRX0
  Clock network: Ref_Clock_buffer_out
--------------------------------------------------------------------------------
Slack: 6.262ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y8.NORTHREFCLKTX0
  Clock network: Ref_Clock_buffer_out
--------------------------------------------------------------------------------
Slack: 6.467ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 1.333ns (750.188MHz) (Tbcper_I)
  Physical resource: Ref_Clock_buffer_out_BUFG/I0
  Logical resource: Ref_Clock_buffer_out_BUFG/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: Ref_Clock_buffer_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XCVR_Ref_Clock_in_N = PERIOD TIMEGRP 
"XCVR_Ref_Clock_in_N" 7.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1857 paths analyzed, 332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.232ns.
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3 (SLICE_X56Y103.B3), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3 (FF)
  Requirement:          7.800ns
  Data Path Delay:      3.079ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.918 - 1.036)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.CMUX   Tshcko                0.356   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<6>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5
    SLICE_X73Y111.B1     net (fanout=2)        0.525   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<5>
    SLICE_X73Y111.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>2
    SLICE_X73Y111.A2     net (fanout=1)        0.431   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
    SLICE_X73Y111.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>3
    SLICE_X56Y103.C4     net (fanout=9)        1.137   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o
    SLICE_X56Y103.CMUX   Tilo                  0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In_SW0
    SLICE_X56Y103.B3     net (fanout=1)        0.314   N6
    SLICE_X56Y103.CLK    Tas                   0.019   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.672ns logic, 2.407ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3 (FF)
  Requirement:          7.800ns
  Data Path Delay:      3.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.120ns (0.918 - 1.038)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y112.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<15>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8
    SLICE_X73Y111.B2     net (fanout=2)        0.556   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<8>
    SLICE_X73Y111.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>2
    SLICE_X73Y111.A2     net (fanout=1)        0.431   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
    SLICE_X73Y111.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>3
    SLICE_X56Y103.C4     net (fanout=9)        1.137   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o
    SLICE_X56Y103.CMUX   Tilo                  0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In_SW0
    SLICE_X56Y103.B3     net (fanout=1)        0.314   N6
    SLICE_X56Y103.CLK    Tas                   0.019   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.599ns logic, 2.438ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.907ns (Levels of Logic = 4)
  Clock Path Skew:      -0.118ns (0.918 - 1.036)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.DMUX   Tshcko                0.357   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<6>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7
    SLICE_X73Y111.B4     net (fanout=2)        0.352   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<7>
    SLICE_X73Y111.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>2
    SLICE_X73Y111.A2     net (fanout=1)        0.431   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
    SLICE_X73Y111.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>3
    SLICE_X56Y103.C4     net (fanout=9)        1.137   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o
    SLICE_X56Y103.CMUX   Tilo                  0.175   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In_SW0
    SLICE_X56Y103.B3     net (fanout=1)        0.314   N6
    SLICE_X56Y103.CLK    Tas                   0.019   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (0.673ns logic, 2.234ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (SLICE_X56Y103.C4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.918 - 1.036)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.CMUX   Tshcko                0.356   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<6>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_5
    SLICE_X73Y111.B1     net (fanout=2)        0.525   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<5>
    SLICE_X73Y111.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>2
    SLICE_X73Y111.A2     net (fanout=1)        0.431   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
    SLICE_X73Y111.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>3
    SLICE_X56Y103.C4     net (fanout=9)        1.137   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o
    SLICE_X56Y103.CLK    Tas                   0.021   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2-In1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.592ns (0.499ns logic, 2.093ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (0.918 - 1.038)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y112.AQ     Tcko                  0.283   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<15>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_8
    SLICE_X73Y111.B2     net (fanout=2)        0.556   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<8>
    SLICE_X73Y111.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>2
    SLICE_X73Y111.A2     net (fanout=1)        0.431   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
    SLICE_X73Y111.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>3
    SLICE_X56Y103.C4     net (fanout=9)        1.137   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o
    SLICE_X56Y103.CLK    Tas                   0.021   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2-In1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.426ns logic, 2.124ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.118ns (0.918 - 1.036)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y110.DMUX   Tshcko                0.357   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<6>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt_7
    SLICE_X73Y111.B4     net (fanout=2)        0.352   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.locked_cnt<7>
    SLICE_X73Y111.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>2
    SLICE_X73Y111.A2     net (fanout=1)        0.431   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
    SLICE_X73Y111.A      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o<15>3
    SLICE_X56Y103.C4     net (fanout=9)        1.137   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.locked_cnt[15]_equal_7_o
    SLICE_X56Y103.CLK    Tas                   0.021   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2-In1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.500ns logic, 1.920ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7 (SLICE_X56Y102.CIN), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.529ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.074 - 0.088)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y101.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3
    SLICE_X57Y102.C2     net (fanout=2)        0.527   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<3>
    SLICE_X57Y102.CMUX   Tilo                  0.169   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv_SW0
    SLICE_X57Y102.B3     net (fanout=4)        0.322   N8
    SLICE_X57Y102.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv
    SLICE_X56Y101.B1     net (fanout=7)        0.666   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv
    SLICE_X56Y101.COUT   Topcyb                0.352   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_lut<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy<3>
    SLICE_X56Y102.CIN    net (fanout=1)        0.000   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy<3>
    SLICE_X56Y102.CLK    Tcinck                0.110   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_xor<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (1.014ns logic, 1.515ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.345ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.074 - 0.088)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y101.DQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_3
    SLICE_X57Y102.C2     net (fanout=2)        0.527   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<3>
    SLICE_X57Y102.CMUX   Tilo                  0.169   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv_SW0
    SLICE_X57Y102.B3     net (fanout=4)        0.322   N8
    SLICE_X57Y102.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv
    SLICE_X56Y101.C3     net (fanout=7)        0.540   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv
    SLICE_X56Y101.COUT   Topcyc                0.294   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_lut<2>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy<3>
    SLICE_X56Y102.CIN    net (fanout=1)        0.000   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy<3>
    SLICE_X56Y102.CLK    Tcinck                0.110   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_xor<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.956ns logic, 1.389ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_4 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7 (FF)
  Requirement:          7.800ns
  Data Path Delay:      2.310ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 0.000ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_4 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y102.AQ     Tcko                  0.322   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_4
    SLICE_X57Y102.C3     net (fanout=2)        0.314   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<4>
    SLICE_X57Y102.CMUX   Tilo                  0.163   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv_SW0
    SLICE_X57Y102.B3     net (fanout=4)        0.322   N8
    SLICE_X57Y102.B      Tilo                  0.061   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/all_locked
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv
    SLICE_X56Y101.B1     net (fanout=7)        0.666   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.comma_align_cnt[7]_equal_13_o_inv
    SLICE_X56Y101.COUT   Topcyb                0.352   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<3>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_lut<1>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy<3>
    SLICE_X56Y102.CIN    net (fanout=1)        0.000   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_cy<3>
    SLICE_X56Y102.CLK    Tcinck                0.110   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/Mcount_lane_up_FSM.comma_align_cnt_xor<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.comma_align_cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (1.008ns logic, 1.302ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XCVR_Ref_Clock_in_N = PERIOD TIMEGRP "XCVR_Ref_Clock_in_N" 7.8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (SLICE_X56Y103.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y103.CQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    SLICE_X56Y103.C5     net (fanout=7)        0.085   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    SLICE_X56Y103.CLK    Tah         (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2-In1
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.039ns logic, 0.085ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3 (SLICE_X56Y103.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y103.CQ     Tcko                  0.115   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    SLICE_X56Y103.B5     net (fanout=7)        0.087   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
    SLICE_X56Y103.CLK    Tah         (-Th)     0.077   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd2
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3-In
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_status_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.038ns logic, 0.087ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/align_en_r (SLICE_X56Y110.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt_3 (FF)
  Destination:          Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/align_en_r (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.063 - 0.053)
  Source Clock:         Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Destination Clock:    Ref_Clock_buffer_out_BUFG rising at 7.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt_3 to Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/align_en_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y111.BQ     Tcko                  0.098   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt<7>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt_3
    SLICE_X56Y110.C5     net (fanout=2)        0.116   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt<3>
    SLICE_X56Y110.CLK    Tah         (-Th)     0.076   Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/lane_up_FSM.power_on_cnt<15>
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/PWR_41_o_lane_up_FSM.power_on_cnt[15]_equal_3_o<15>3
                                                       Connect_XVCR_Module_loop[0].XCVR_Module_gen/rst_ctrl/align_en_r
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.022ns logic, 0.116ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XCVR_Ref_Clock_in_N = PERIOD TIMEGRP "XCVR_Ref_Clock_in_N" 7.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.262ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKRX0
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y8.NORTHREFCLKRX0
  Clock network: Ref_Clock_buffer_out
--------------------------------------------------------------------------------
Slack: 6.262ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKTX0
  Logical resource: Connect_XVCR_Module_loop[0].XCVR_Module_gen/v6_gtxwizard_v1_12_i/gtx0_v6_gtxwizard_v1_12_i/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y8.NORTHREFCLKTX0
  Clock network: Ref_Clock_buffer_out
--------------------------------------------------------------------------------
Slack: 6.467ns (period - min period limit)
  Period: 7.800ns
  Min period limit: 1.333ns (750.188MHz) (Tbcper_I)
  Physical resource: Ref_Clock_buffer_out_BUFG/I0
  Logical resource: Ref_Clock_buffer_out_BUFG/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: Ref_Clock_buffer_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock XCVR_Ref_Clock_in
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XCVR_Ref_Clock_in  |    3.232|         |         |         |
XCVR_Ref_Clock_in_N|    3.232|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XCVR_Ref_Clock_in_N
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XCVR_Ref_Clock_in  |    3.232|         |         |         |
XCVR_Ref_Clock_in_N|    3.232|         |         |         |
-------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15530 paths, 0 nets, and 4121 connections

Design statistics:
   Minimum period:   7.206ns{1}   (Maximum frequency: 138.773MHz)
   Maximum path delay from/to any node:   3.153ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 30 14:50:31 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5228 MB



