$date
	Sun Oct 23 02:38:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#200025
b1 !
1"
#200026
b1 &
b1 %
1$
#200027
0"
#200030
1#
#200034
b0 &
b0 %
0#
0$
#1169994
b10 &
b10 %
1$
b10 !
1"
#1169995
0"
#1169998
b1 &
1#
b1 %
#1170002
b0 &
b0 %
0#
0$
#2145169
b1110 !
1"
#2145170
b1110 &
b1110 %
1$
#2145171
0"
#2145174
b111 &
b111 %
#2145178
b10110 &
b10110 %
#2145182
b1011 &
b1011 %
#2145186
b100010 &
b100010 %
#2145190
b10001 &
b10001 %
#2145194
b110100 &
b110100 %
#2145198
b11010 &
b11010 %
#2145202
b1101 &
b1101 %
#2145206
b101000 &
b101000 %
#2145210
b10100 &
b10100 %
#2145214
b1010 &
b1010 %
#2145218
b101 &
b101 %
#2145222
b10000 &
b10000 %
#2145226
b1000 &
b1000 %
#2145230
b100 &
b100 %
#2145234
b10 &
b10 %
#2145238
b1 &
1#
b1 %
#2145242
b0 &
b0 %
0#
0$
#4500012
