ğŸš— Car Parking System using Verilog (FSM-Based Digital Design)

A digital logic project implemented using Verilog HDL, demonstrating the use of Finite State Machines (FSM), counters, and combinational/sequential logic to build an automated car parking gate control system.

ğŸ“Œ Project Overview

This project simulates a smart parking system with the following features:

- Detects vehicle entry and exit using sensors
- Uses an FSM to manage gate open/close sequences
- Includes timing logic, safety interlocks, and parking capacity control
- This project was verified using simulation tools like ModelSim.

âš™ï¸ System Features

- ğŸš˜ Car entry detection
- ğŸš™ Car exit detection
- ğŸš§ Gate control via FSM
- ğŸ§® Parking slot counter
- â±ï¸ Timer-based open/close sequence
- ğŸ§ª Complete testbench for simulation
- ğŸ§  Finite State Machine (FSM)

Typical states used:

- IDLE
- WAIT_FOR_PASSWORD
- ACCEPT_PASS
- DENIED_PASS
- STOP

ğŸ“˜ Tools Used

- Verilog HDL
- ModelSim / Vivado / Icarus Verilog

ğŸ‘¨â€ğŸ’» Author

Jethro P. Moleno
Computer Engineering â€“ MapÃºa University
Email: jethromoleno@gmail.com

LinkedIn: www.linkedin.com/in/jethromoleno
