<profile>

<section name = "Vitis HLS Report for 'prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3'" level="0">
<item name = "Date">Fri Jul 18 13:04:06 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.968 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9602, 9602, 96.020 us, 96.020 us, 9601, 9601, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3">9600, 9600, 3, 3, 4, 3200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 136, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 80, -</column>
<column name="Register">-, -, 51, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln49_1_fu_124_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln49_fu_147_p2">+, 0, 0, 6, 6, 1</column>
<column name="add_ln51_1_fu_269_p2">+, 0, 0, 8, 8, 1</column>
<column name="add_ln51_fu_193_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln52_fu_263_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln53_fu_321_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln54_1_fu_247_p2">+, 0, 0, 9, 9, 9</column>
<column name="add_ln54_2_fu_330_p2">+, 0, 0, 12, 12, 12</column>
<column name="add_ln54_fu_257_p2">+, 0, 0, 9, 9, 9</column>
<column name="and_ln49_fu_179_p2">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln49_fu_118_p2">icmp, 0, 0, 12, 12, 11</column>
<column name="icmp_ln51_fu_153_p2">icmp, 0, 0, 8, 8, 7</column>
<column name="icmp_ln52_fu_173_p2">icmp, 0, 0, 6, 4, 4</column>
<column name="empty_fu_199_p2">or, 0, 0, 1, 1, 1</column>
<column name="j_1_mid2_fu_205_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln49_1_fu_185_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln49_fu_159_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln51_1_fu_275_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln51_fu_213_p3">select, 0, 0, 4, 1, 4</column>
<column name="xor_ln49_fu_167_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten12_load">9, 2, 12, 24</column>
<column name="i_1_fu_60">9, 2, 4, 8</column>
<column name="ic_fu_68">9, 2, 6, 12</column>
<column name="indvar_flatten12_fu_72">9, 2, 12, 24</column>
<column name="indvar_flatten_fu_64">9, 2, 8, 16</column>
<column name="j_fu_56">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln54_reg_384">9, 0, 9, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_1_fu_60">4, 0, 4, 0</column>
<column name="ic_fu_68">6, 0, 6, 0</column>
<column name="indvar_flatten12_fu_72">12, 0, 12, 0</column>
<column name="indvar_flatten_fu_64">8, 0, 8, 0</column>
<column name="j_1_mid2_reg_379">4, 0, 4, 0</column>
<column name="j_fu_56">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3, return value</column>
<column name="input_buf_address0">out, 12, ap_memory, input_buf, array</column>
<column name="input_buf_ce0">out, 1, ap_memory, input_buf, array</column>
<column name="input_buf_we0">out, 1, ap_memory, input_buf, array</column>
<column name="input_buf_d0">out, 16, ap_memory, input_buf, array</column>
</table>
</item>
</section>
</profile>
