// Seed: 3432154445
module module_0 ();
  wire id_1;
  wire id_2;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin
    id_4 <= id_15;
  end
  assign id_7 = id_10 * 1;
  assign id_4 = 1;
  wor id_19;
  xor (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_5,
      id_6,
      id_7,
      id_8
  );
  wire id_20;
  always @(posedge 1'h0) @(posedge id_13) id_19 = 1;
  module_0();
  wire id_21;
  wire id_22;
  id_23 :
  assert property (@(1'b0 or 1) 1)
  else;
  assign id_7 = id_19;
endmodule
