
MauaSat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000040d4  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004040d4  004040d4  0000c0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000087c  20000000  004040dc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000d4  2000087c  00404958  0001087c  2**2
                  ALLOC
  4 .stack        00003000  20000950  00404a2c  0001087c  2**0
                  ALLOC
  5 .ARM.attributes 00000030  00000000  00000000  0001087c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108ac  2**0
                  CONTENTS, READONLY
  7 .debug_info   00008da1  00000000  00000000  00010907  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001ebd  00000000  00000000  000196a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00002cbe  00000000  00000000  0001b565  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000007a8  00000000  00000000  0001e223  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000006c8  00000000  00000000  0001e9cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00010465  00000000  00000000  0001f093  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b70e  00000000  00000000  0002f4f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00040d16  00000000  00000000  0003ac06  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001a08  00000000  00000000  0007b91c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003950 	.word	0x20003950
  400004:	004008c9 	.word	0x004008c9
  400008:	004008c5 	.word	0x004008c5
  40000c:	004008c5 	.word	0x004008c5
  400010:	004008c5 	.word	0x004008c5
  400014:	004008c5 	.word	0x004008c5
  400018:	004008c5 	.word	0x004008c5
	...
  40002c:	004008c5 	.word	0x004008c5
  400030:	004008c5 	.word	0x004008c5
  400034:	00000000 	.word	0x00000000
  400038:	004008c5 	.word	0x004008c5
  40003c:	0040027d 	.word	0x0040027d
  400040:	004008c5 	.word	0x004008c5
  400044:	004008c5 	.word	0x004008c5
  400048:	004008c5 	.word	0x004008c5
  40004c:	004008c5 	.word	0x004008c5
  400050:	004008c5 	.word	0x004008c5
  400054:	004008c5 	.word	0x004008c5
  400058:	004008c5 	.word	0x004008c5
  40005c:	004008c5 	.word	0x004008c5
  400060:	004008c5 	.word	0x004008c5
  400064:	004008c5 	.word	0x004008c5
  400068:	004008c5 	.word	0x004008c5
  40006c:	004008c5 	.word	0x004008c5
  400070:	004008c5 	.word	0x004008c5
  400074:	004008c5 	.word	0x004008c5
  400078:	004008c5 	.word	0x004008c5
  40007c:	004008c5 	.word	0x004008c5
  400080:	004008c5 	.word	0x004008c5
  400084:	004008c5 	.word	0x004008c5
  400088:	004008c5 	.word	0x004008c5
  40008c:	004008c5 	.word	0x004008c5
  400090:	004008c5 	.word	0x004008c5
  400094:	004008c5 	.word	0x004008c5
  400098:	004008c5 	.word	0x004008c5
  40009c:	004008c5 	.word	0x004008c5
  4000a0:	004008c5 	.word	0x004008c5
  4000a4:	004008c5 	.word	0x004008c5
  4000a8:	004008c5 	.word	0x004008c5
  4000ac:	004008c5 	.word	0x004008c5
  4000b0:	004008c5 	.word	0x004008c5
  4000b4:	004008c5 	.word	0x004008c5
  4000b8:	004008c5 	.word	0x004008c5
  4000bc:	004008c5 	.word	0x004008c5
  4000c0:	004008c5 	.word	0x004008c5
  4000c4:	004008c5 	.word	0x004008c5
  4000c8:	004008c5 	.word	0x004008c5
  4000cc:	004008c5 	.word	0x004008c5
  4000d0:	004008c5 	.word	0x004008c5
  4000d4:	004008c5 	.word	0x004008c5
  4000d8:	004008c5 	.word	0x004008c5
  4000dc:	004008c5 	.word	0x004008c5
  4000e0:	004008c5 	.word	0x004008c5
  4000e4:	004008c5 	.word	0x004008c5
  4000e8:	004008c5 	.word	0x004008c5
  4000ec:	004008c5 	.word	0x004008c5
  4000f0:	004008c5 	.word	0x004008c5
  4000f4:	004008c5 	.word	0x004008c5
  4000f8:	004008c5 	.word	0x004008c5

004000fc <__do_global_dtors_aux>:
  4000fc:	b510      	push	{r4, lr}
  4000fe:	4c05      	ldr	r4, [pc, #20]	; (400114 <__do_global_dtors_aux+0x18>)
  400100:	7823      	ldrb	r3, [r4, #0]
  400102:	b933      	cbnz	r3, 400112 <__do_global_dtors_aux+0x16>
  400104:	4b04      	ldr	r3, [pc, #16]	; (400118 <__do_global_dtors_aux+0x1c>)
  400106:	b113      	cbz	r3, 40010e <__do_global_dtors_aux+0x12>
  400108:	4804      	ldr	r0, [pc, #16]	; (40011c <__do_global_dtors_aux+0x20>)
  40010a:	f3af 8000 	nop.w
  40010e:	2301      	movs	r3, #1
  400110:	7023      	strb	r3, [r4, #0]
  400112:	bd10      	pop	{r4, pc}
  400114:	2000087c 	.word	0x2000087c
  400118:	00000000 	.word	0x00000000
  40011c:	004040dc 	.word	0x004040dc

00400120 <frame_dummy>:
  400120:	b508      	push	{r3, lr}
  400122:	4b06      	ldr	r3, [pc, #24]	; (40013c <frame_dummy+0x1c>)
  400124:	b11b      	cbz	r3, 40012e <frame_dummy+0xe>
  400126:	4806      	ldr	r0, [pc, #24]	; (400140 <frame_dummy+0x20>)
  400128:	4906      	ldr	r1, [pc, #24]	; (400144 <frame_dummy+0x24>)
  40012a:	f3af 8000 	nop.w
  40012e:	4806      	ldr	r0, [pc, #24]	; (400148 <frame_dummy+0x28>)
  400130:	6803      	ldr	r3, [r0, #0]
  400132:	b113      	cbz	r3, 40013a <frame_dummy+0x1a>
  400134:	4b05      	ldr	r3, [pc, #20]	; (40014c <frame_dummy+0x2c>)
  400136:	b103      	cbz	r3, 40013a <frame_dummy+0x1a>
  400138:	4798      	blx	r3
  40013a:	bd08      	pop	{r3, pc}
  40013c:	00000000 	.word	0x00000000
  400140:	004040dc 	.word	0x004040dc
  400144:	20000880 	.word	0x20000880
  400148:	004040dc 	.word	0x004040dc
  40014c:	00000000 	.word	0x00000000

00400150 <io_led_pisca>:
ï»¿#include <Header/my_io.h>

int io_led_pisca(uint32_t tempo)    // funÃƒÂ§ÃƒÂ£o que retorna uma variavel( int)  e tem 1 argumento nesse caso tempo que ÃƒÂ© uma variavel uint32_t
{
  400150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400154:	4606      	mov	r6, r0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400156:	4b19      	ldr	r3, [pc, #100]	; (4001bc <io_led_pisca+0x6c>)
  400158:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	while (ioport_get_pin_level(BOTAO_STRING) == 1)
  40015a:	f013 0f04 	tst.w	r3, #4
  40015e:	d02a      	beq.n	4001b6 <io_led_pisca+0x66>
	{
		ioport_set_pin_level(LED_NSEE, true);
		delay_ms(tempo);
  400160:	f8df 9068 	ldr.w	r9, [pc, #104]	; 4001cc <io_led_pisca+0x7c>
  400164:	f243 64af 	movw	r4, #13999	; 0x36af
  400168:	2500      	movs	r5, #0
  40016a:	4f15      	ldr	r7, [pc, #84]	; (4001c0 <io_led_pisca+0x70>)
  40016c:	4620      	mov	r0, r4
  40016e:	4629      	mov	r1, r5
  400170:	fbe9 0106 	umlal	r0, r1, r9, r6
  400174:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400178:	2300      	movs	r3, #0
  40017a:	47b8      	blx	r7
  40017c:	4680      	mov	r8, r0
		ioport_set_pin_level(LED_NSEE, false);
		delay_ms(tempo / 5);
  40017e:	4b11      	ldr	r3, [pc, #68]	; (4001c4 <io_led_pisca+0x74>)
  400180:	fba3 2606 	umull	r2, r6, r3, r6
  400184:	08b6      	lsrs	r6, r6, #2
  400186:	4620      	mov	r0, r4
  400188:	4629      	mov	r1, r5
  40018a:	fbe9 0106 	umlal	r0, r1, r9, r6
  40018e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400192:	2300      	movs	r3, #0
  400194:	47b8      	blx	r7
  400196:	4681      	mov	r9, r0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400198:	4c08      	ldr	r4, [pc, #32]	; (4001bc <io_led_pisca+0x6c>)
  40019a:	f44f 3680 	mov.w	r6, #65536	; 0x10000
  40019e:	4637      	mov	r7, r6
  4001a0:	6327      	str	r7, [r4, #48]	; 0x30
int io_led_pisca(uint32_t tempo)    // funÃƒÂ§ÃƒÂ£o que retorna uma variavel( int)  e tem 1 argumento nesse caso tempo que ÃƒÂ© uma variavel uint32_t
{
	while (ioport_get_pin_level(BOTAO_STRING) == 1)
	{
		ioport_set_pin_level(LED_NSEE, true);
		delay_ms(tempo);
  4001a2:	4640      	mov	r0, r8
  4001a4:	4d08      	ldr	r5, [pc, #32]	; (4001c8 <io_led_pisca+0x78>)
  4001a6:	47a8      	blx	r5
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001a8:	6366      	str	r6, [r4, #52]	; 0x34
		ioport_set_pin_level(LED_NSEE, false);
		delay_ms(tempo / 5);
  4001aa:	4648      	mov	r0, r9
  4001ac:	47a8      	blx	r5
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4001ae:	6be3      	ldr	r3, [r4, #60]	; 0x3c
ï»¿#include <Header/my_io.h>

int io_led_pisca(uint32_t tempo)    // funÃƒÂ§ÃƒÂ£o que retorna uma variavel( int)  e tem 1 argumento nesse caso tempo que ÃƒÂ© uma variavel uint32_t
{
	while (ioport_get_pin_level(BOTAO_STRING) == 1)
  4001b0:	f013 0f04 	tst.w	r3, #4
  4001b4:	d1f4      	bne.n	4001a0 <io_led_pisca+0x50>
		ioport_set_pin_level(LED_NSEE, true);
		delay_ms(tempo);
		ioport_set_pin_level(LED_NSEE, false);
		delay_ms(tempo / 5);
	}
}
  4001b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4001ba:	bf00      	nop
  4001bc:	400e0e00 	.word	0x400e0e00
  4001c0:	00400dcd 	.word	0x00400dcd
  4001c4:	cccccccd 	.word	0xcccccccd
  4001c8:	20000001 	.word	0x20000001
  4001cc:	02dc8000 	.word	0x02dc8000

004001d0 <Conf_LED>:
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4001d0:	4b04      	ldr	r3, [pc, #16]	; (4001e4 <Conf_LED+0x14>)
  4001d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4001d6:	601a      	str	r2, [r3, #0]
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4001d8:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4001da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001de:	631a      	str	r2, [r3, #48]	; 0x30
  4001e0:	4770      	bx	lr
  4001e2:	bf00      	nop
  4001e4:	400e0e00 	.word	0x400e0e00

004001e8 <Conf_Botao>:
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4001e8:	4b03      	ldr	r3, [pc, #12]	; (4001f8 <Conf_Botao+0x10>)
  4001ea:	2204      	movs	r2, #4
  4001ec:	601a      	str	r2, [r3, #0]
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4001ee:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4001f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  4001f4:	4770      	bx	lr
  4001f6:	bf00      	nop
  4001f8:	400e0e00 	.word	0x400e0e00

004001fc <Conf_Pinos_UART>:
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4001fc:	4b05      	ldr	r3, [pc, #20]	; (400214 <Conf_Pinos_UART+0x18>)
  4001fe:	f44f 7200 	mov.w	r2, #512	; 0x200
  400202:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400204:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400208:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40020c:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40020e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  400212:	4770      	bx	lr
  400214:	400e0e00 	.word	0x400e0e00

00400218 <Conf_Pacote_Dados_tx>:
/* funções TWI                                                                     */
/************************************************************************/
// Configure the data packet to be transmitted
void Conf_Pacote_Dados_tx ()
{
	pacote_dados_tx.chip			 =	ADDRESS;
  400218:	4b08      	ldr	r3, [pc, #32]	; (40023c <Conf_Pacote_Dados_tx+0x24>)
  40021a:	4a09      	ldr	r2, [pc, #36]	; (400240 <Conf_Pacote_Dados_tx+0x28>)
  40021c:	6812      	ldr	r2, [r2, #0]
  40021e:	751a      	strb	r2, [r3, #20]
	pacote_dados_tx.endereco[0]      =  EEPROM_MEM_ADDR >> 8;
  400220:	2200      	movs	r2, #0
  400222:	701a      	strb	r2, [r3, #0]
	pacote_dados_tx.endereco[1]      =  EEPROM_MEM_ADDR;
  400224:	705a      	strb	r2, [r3, #1]
	pacote_dados_tx.tamanho_endereco =  EEPROM_MEM_ADDR_LENGTH;
  400226:	2202      	movs	r2, #2
  400228:	605a      	str	r2, [r3, #4]
	pacote_dados_tx.buffer			 =  (uint8_t *) dados_teste;
  40022a:	4a06      	ldr	r2, [pc, #24]	; (400244 <Conf_Pacote_Dados_tx+0x2c>)
  40022c:	60da      	str	r2, [r3, #12]
	pacote_dados_tx.tamanho			 =  TEST_DATA_LENGTH;
  40022e:	2225      	movs	r2, #37	; 0x25
  400230:	611a      	str	r2, [r3, #16]
	pacote_dados_tx.comando_twi		 =	COMANDO;
  400232:	4a05      	ldr	r2, [pc, #20]	; (400248 <Conf_Pacote_Dados_tx+0x30>)
  400234:	7812      	ldrb	r2, [r2, #0]
  400236:	721a      	strb	r2, [r3, #8]
  400238:	4770      	bx	lr
  40023a:	bf00      	nop
  40023c:	200008fc 	.word	0x200008fc
  400240:	20000930 	.word	0x20000930
  400244:	00403d9c 	.word	0x00403d9c
  400248:	2000092c 	.word	0x2000092c

0040024c <Conf_Pacote_Dados_rx>:
static uint8_t gs_uc_dados_teste[TEST_DATA_LENGTH] = { 0 };

// Configure the data packet to be received
void Conf_Pacote_Dados_rx()
{
	pacote_dados_rx.chip			 = pacote_dados_tx.chip;
  40024c:	4b08      	ldr	r3, [pc, #32]	; (400270 <Conf_Pacote_Dados_rx+0x24>)
  40024e:	4a09      	ldr	r2, [pc, #36]	; (400274 <Conf_Pacote_Dados_rx+0x28>)
  400250:	7d11      	ldrb	r1, [r2, #20]
  400252:	7519      	strb	r1, [r3, #20]
	pacote_dados_rx.endereco[0]      = pacote_dados_tx.endereco[0];
  400254:	7811      	ldrb	r1, [r2, #0]
  400256:	7019      	strb	r1, [r3, #0]
	pacote_dados_rx.endereco[1]      = pacote_dados_tx.endereco[1];
  400258:	7851      	ldrb	r1, [r2, #1]
  40025a:	7059      	strb	r1, [r3, #1]
	pacote_dados_rx.tamanho_endereco = pacote_dados_tx.tamanho_endereco;
  40025c:	6851      	ldr	r1, [r2, #4]
  40025e:	6059      	str	r1, [r3, #4]
	pacote_dados_rx.buffer		     = gs_uc_dados_teste;
  400260:	4905      	ldr	r1, [pc, #20]	; (400278 <Conf_Pacote_Dados_rx+0x2c>)
  400262:	60d9      	str	r1, [r3, #12]
	pacote_dados_rx.tamanho			 = pacote_dados_tx.tamanho;
  400264:	6911      	ldr	r1, [r2, #16]
  400266:	6119      	str	r1, [r3, #16]
	pacote_dados_rx.comando_twi		 = pacote_dados_tx.comando_twi;
  400268:	7a12      	ldrb	r2, [r2, #8]
  40026a:	721a      	strb	r2, [r3, #8]
  40026c:	4770      	bx	lr
  40026e:	bf00      	nop
  400270:	20000914 	.word	0x20000914
  400274:	200008fc 	.word	0x200008fc
  400278:	2000089c 	.word	0x2000089c

0040027c <SysTick_Handler>:
/** Global timestamp in milliseconds since start of application - TWO WIRE */
volatile uint32_t g_ul_ms_ticks = 0;

void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  40027c:	4b02      	ldr	r3, [pc, #8]	; (400288 <SysTick_Handler+0xc>)
  40027e:	681a      	ldr	r2, [r3, #0]
  400280:	3201      	adds	r2, #1
  400282:	601a      	str	r2, [r3, #0]
  400284:	4770      	bx	lr
  400286:	bf00      	nop
  400288:	20000898 	.word	0x20000898

0040028c <Conf_TWI>:
	ul_cur_ticks = g_ul_ms_ticks;
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
}

//********************************************Conf_TWI*********************************************************				
int Conf_TWI(){
  40028c:	b508      	push	{r3, lr}
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  40028e:	4b0a      	ldr	r3, [pc, #40]	; (4002b8 <Conf_TWI+0x2c>)
  400290:	f64b 3284 	movw	r2, #48004	; 0xbb84
  400294:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400296:	21f0      	movs	r1, #240	; 0xf0
  400298:	4a08      	ldr	r2, [pc, #32]	; (4002bc <Conf_TWI+0x30>)
  40029a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  40029e:	2200      	movs	r2, #0
  4002a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4002a2:	2207      	movs	r2, #7
  4002a4:	601a      	str	r2, [r3, #0]
	if (SysTick_Config(sysclk_get_cpu_hz() / 1000)) {
		printf("-E- Systick configuration error\r"); //Erro na configuração do clock da cpu
	}

// Enable the peripheral clock for TWI
pmc_enable_periph_clk(BOARD_ID_TWI_EEPROM);
  4002a6:	2016      	movs	r0, #22
  4002a8:	4b05      	ldr	r3, [pc, #20]	; (4002c0 <Conf_TWI+0x34>)
  4002aa:	4798      	blx	r3

// Configure the options of TWI driver
opc.master_clk = sysclk_get_cpu_hz();
  4002ac:	4b05      	ldr	r3, [pc, #20]	; (4002c4 <Conf_TWI+0x38>)
  4002ae:	4a06      	ldr	r2, [pc, #24]	; (4002c8 <Conf_TWI+0x3c>)
  4002b0:	601a      	str	r2, [r3, #0]
opc.speed      = TWI_CLK;
  4002b2:	4a06      	ldr	r2, [pc, #24]	; (4002cc <Conf_TWI+0x40>)
  4002b4:	605a      	str	r2, [r3, #4]
					
}
  4002b6:	bd08      	pop	{r3, pc}
  4002b8:	e000e010 	.word	0xe000e010
  4002bc:	e000ed00 	.word	0xe000ed00
  4002c0:	00400639 	.word	0x00400639
  4002c4:	20000934 	.word	0x20000934
  4002c8:	02dc8000 	.word	0x02dc8000
  4002cc:	00061a80 	.word	0x00061a80

004002d0 <Inicia_TWI>:

//********************************************Inicia TWI***************************************************************
int Inicia_TWI(){
  4002d0:	b508      	push	{r3, lr}
	
	if (twi_master_init(TWI2, &opc) != TWI_SUCCESS) {
  4002d2:	4804      	ldr	r0, [pc, #16]	; (4002e4 <Inicia_TWI+0x14>)
  4002d4:	4904      	ldr	r1, [pc, #16]	; (4002e8 <Inicia_TWI+0x18>)
  4002d6:	4b05      	ldr	r3, [pc, #20]	; (4002ec <Inicia_TWI+0x1c>)
  4002d8:	4798      	blx	r3
  4002da:	b110      	cbz	r0, 4002e2 <Inicia_TWI+0x12>
		printf("-E-\tTWI master initialization failed.\n\r");
  4002dc:	4804      	ldr	r0, [pc, #16]	; (4002f0 <Inicia_TWI+0x20>)
  4002de:	4b05      	ldr	r3, [pc, #20]	; (4002f4 <Inicia_TWI+0x24>)
  4002e0:	4798      	blx	r3
	}
}
  4002e2:	bd08      	pop	{r3, pc}
  4002e4:	40040000 	.word	0x40040000
  4002e8:	20000934 	.word	0x20000934
  4002ec:	004006b1 	.word	0x004006b1
  4002f0:	00403dc4 	.word	0x00403dc4
  4002f4:	004013c9 	.word	0x004013c9

004002f8 <Escreve_pacote>:

//********************************************escreve_pacote***********************************************************				
int Escreve_pacote(){		
  4002f8:	b538      	push	{r3, r4, r5, lr}
									
	if (twi_master_write(TWI2, &pacote_dados_tx)!= TWI_SUCCESS){
  4002fa:	480f      	ldr	r0, [pc, #60]	; (400338 <Escreve_pacote+0x40>)
  4002fc:	490f      	ldr	r1, [pc, #60]	; (40033c <Escreve_pacote+0x44>)
  4002fe:	4b10      	ldr	r3, [pc, #64]	; (400340 <Escreve_pacote+0x48>)
  400300:	4798      	blx	r3
  400302:	b118      	cbz	r0, 40030c <Escreve_pacote+0x14>
		printf("- Error -\tTWI master write packet failed.\n\r");
  400304:	480f      	ldr	r0, [pc, #60]	; (400344 <Escreve_pacote+0x4c>)
  400306:	4b10      	ldr	r3, [pc, #64]	; (400348 <Escreve_pacote+0x50>)
  400308:	4798      	blx	r3
  40030a:	e00c      	b.n	400326 <Escreve_pacote+0x2e>
	}
	else{
		printf("Write:\tOK!\n\r");
  40030c:	480f      	ldr	r0, [pc, #60]	; (40034c <Escreve_pacote+0x54>)
  40030e:	4c0e      	ldr	r4, [pc, #56]	; (400348 <Escreve_pacote+0x50>)
  400310:	47a0      	blx	r4
		printf("Valor escrito: \t%s\n\r", pacote_dados_tx.buffer);
  400312:	4d0a      	ldr	r5, [pc, #40]	; (40033c <Escreve_pacote+0x44>)
  400314:	480e      	ldr	r0, [pc, #56]	; (400350 <Escreve_pacote+0x58>)
  400316:	68e9      	ldr	r1, [r5, #12]
  400318:	47a0      	blx	r4
		printf("Endereco escrito: \t%d \tTamanho do endereco: %p\n\r", pacote_dados_tx.endereco, pacote_dados_tx.tamanho_endereco);
  40031a:	480e      	ldr	r0, [pc, #56]	; (400354 <Escreve_pacote+0x5c>)
  40031c:	4629      	mov	r1, r5
  40031e:	686a      	ldr	r2, [r5, #4]
  400320:	47a0      	blx	r4
		printf(STRING_JUMP_LINE);
  400322:	480d      	ldr	r0, [pc, #52]	; (400358 <Escreve_pacote+0x60>)
  400324:	47a0      	blx	r4

static void mdelay(uint32_t ul_dly_ticks)
{
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  400326:	4b0d      	ldr	r3, [pc, #52]	; (40035c <Escreve_pacote+0x64>)
  400328:	6819      	ldr	r1, [r3, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  40032a:	461a      	mov	r2, r3
  40032c:	6813      	ldr	r3, [r2, #0]
  40032e:	1a5b      	subs	r3, r3, r1
  400330:	2b09      	cmp	r3, #9
  400332:	d9fb      	bls.n	40032c <Escreve_pacote+0x34>
		printf(STRING_JUMP_LINE);
	}
										
// Wait at least 10 ms
mdelay(WAIT_TIME);
};
  400334:	bd38      	pop	{r3, r4, r5, pc}
  400336:	bf00      	nop
  400338:	40040000 	.word	0x40040000
  40033c:	200008fc 	.word	0x200008fc
  400340:	0040079d 	.word	0x0040079d
  400344:	00403dec 	.word	0x00403dec
  400348:	004013c9 	.word	0x004013c9
  40034c:	00403e18 	.word	0x00403e18
  400350:	00403e28 	.word	0x00403e28
  400354:	00403e40 	.word	0x00403e40
  400358:	00403fb4 	.word	0x00403fb4
  40035c:	20000898 	.word	0x20000898

00400360 <Limpa_buffer>:
				
//***********************************************limpa_buffer******************************************************************				
int Limpa_buffer(){
	
	int i;
	for(i=0; i<= TEST_DATA_LENGTH; i++)  // limpa todo os bites do buffer
  400360:	2200      	movs	r2, #0
  400362:	4613      	mov	r3, r2
		*(i+gs_uc_dados_teste) = 0 ;		//poderia ser assim tbm = gd_uc_dados_teste[i] = 0;
  400364:	4803      	ldr	r0, [pc, #12]	; (400374 <Limpa_buffer+0x14>)
  400366:	4611      	mov	r1, r2
  400368:	5481      	strb	r1, [r0, r2]
				
//***********************************************limpa_buffer******************************************************************				
int Limpa_buffer(){
	
	int i;
	for(i=0; i<= TEST_DATA_LENGTH; i++)  // limpa todo os bites do buffer
  40036a:	3301      	adds	r3, #1
  40036c:	461a      	mov	r2, r3
  40036e:	2b26      	cmp	r3, #38	; 0x26
  400370:	d1fa      	bne.n	400368 <Limpa_buffer+0x8>
		*(i+gs_uc_dados_teste) = 0 ;		//poderia ser assim tbm = gd_uc_dados_teste[i] = 0;
};	
  400372:	4770      	bx	lr
  400374:	2000089c 	.word	0x2000089c

00400378 <Le_pacote>:
				
//************************************************le_pacote********************************************************************
int Le_pacote(){
  400378:	b538      	push	{r3, r4, r5, lr}
	
	if  (twi_master_read(TWI2, &pacote_dados_rx) != TWI_SUCCESS) {
  40037a:	480d      	ldr	r0, [pc, #52]	; (4003b0 <Le_pacote+0x38>)
  40037c:	490d      	ldr	r1, [pc, #52]	; (4003b4 <Le_pacote+0x3c>)
  40037e:	4b0e      	ldr	r3, [pc, #56]	; (4003b8 <Le_pacote+0x40>)
  400380:	4798      	blx	r3
  400382:	b138      	cbz	r0, 400394 <Le_pacote+0x1c>
		printf("- Error -\tTWI master read packet failed.\n\r");
  400384:	480d      	ldr	r0, [pc, #52]	; (4003bc <Le_pacote+0x44>)
  400386:	4c0e      	ldr	r4, [pc, #56]	; (4003c0 <Le_pacote+0x48>)
  400388:	47a0      	blx	r4
		printf("Valor lido: \t%s\n\r", pacote_dados_rx.buffer);
  40038a:	480e      	ldr	r0, [pc, #56]	; (4003c4 <Le_pacote+0x4c>)
  40038c:	4b09      	ldr	r3, [pc, #36]	; (4003b4 <Le_pacote+0x3c>)
  40038e:	68d9      	ldr	r1, [r3, #12]
  400390:	47a0      	blx	r4
  400392:	bd38      	pop	{r3, r4, r5, pc}
	}
	else{
		printf("Read:\tOK!\n\r");
  400394:	480c      	ldr	r0, [pc, #48]	; (4003c8 <Le_pacote+0x50>)
  400396:	4c0a      	ldr	r4, [pc, #40]	; (4003c0 <Le_pacote+0x48>)
  400398:	47a0      	blx	r4
		printf("Valor lido: \t%s\n\r", pacote_dados_rx.buffer);
  40039a:	4d06      	ldr	r5, [pc, #24]	; (4003b4 <Le_pacote+0x3c>)
  40039c:	4809      	ldr	r0, [pc, #36]	; (4003c4 <Le_pacote+0x4c>)
  40039e:	68e9      	ldr	r1, [r5, #12]
  4003a0:	47a0      	blx	r4
		printf("Endereco lido: \t%p \tTamanho do endereco: %p\n\r", pacote_dados_rx.endereco, pacote_dados_rx.tamanho_endereco);
  4003a2:	480a      	ldr	r0, [pc, #40]	; (4003cc <Le_pacote+0x54>)
  4003a4:	4629      	mov	r1, r5
  4003a6:	686a      	ldr	r2, [r5, #4]
  4003a8:	47a0      	blx	r4
		printf("\n\r");
  4003aa:	4809      	ldr	r0, [pc, #36]	; (4003d0 <Le_pacote+0x58>)
  4003ac:	47a0      	blx	r4
	}
};
  4003ae:	bd38      	pop	{r3, r4, r5, pc}
  4003b0:	40040000 	.word	0x40040000
  4003b4:	20000914 	.word	0x20000914
  4003b8:	004006f1 	.word	0x004006f1
  4003bc:	00403e74 	.word	0x00403e74
  4003c0:	004013c9 	.word	0x004013c9
  4003c4:	00403ea0 	.word	0x00403ea0
  4003c8:	00403eb4 	.word	0x00403eb4
  4003cc:	00403ec0 	.word	0x00403ec0
  4003d0:	00403fb4 	.word	0x00403fb4

004003d4 <Compara_pacote_buffer>:
				
//***************************************Compara pacote com o buffer*************************************************************				
int Compara_pacote_buffer(){
  4003d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	int i;		
	for (i = 0; i < TEST_DATA_LENGTH; i++) {
  4003d6:	2400      	movs	r4, #0
		if (dados_teste[i] != gs_uc_dados_teste[i]) {
  4003d8:	4e07      	ldr	r6, [pc, #28]	; (4003f8 <Compara_pacote_buffer+0x24>)
  4003da:	4d08      	ldr	r5, [pc, #32]	; (4003fc <Compara_pacote_buffer+0x28>)
			printf("Data comparison:\tUnmatched!\r");
		}
		else{
			printf("Data comparison:\tMatched!\r");
  4003dc:	4f08      	ldr	r7, [pc, #32]	; (400400 <Compara_pacote_buffer+0x2c>)
//***************************************Compara pacote com o buffer*************************************************************				
int Compara_pacote_buffer(){
	
	int i;		
	for (i = 0; i < TEST_DATA_LENGTH; i++) {
		if (dados_teste[i] != gs_uc_dados_teste[i]) {
  4003de:	5da2      	ldrb	r2, [r4, r6]
  4003e0:	5d63      	ldrb	r3, [r4, r5]
  4003e2:	429a      	cmp	r2, r3
			printf("Data comparison:\tUnmatched!\r");
  4003e4:	bf14      	ite	ne
  4003e6:	4807      	ldrne	r0, [pc, #28]	; (400404 <Compara_pacote_buffer+0x30>)
		}
		else{
			printf("Data comparison:\tMatched!\r");
  4003e8:	4638      	moveq	r0, r7
  4003ea:	4b07      	ldr	r3, [pc, #28]	; (400408 <Compara_pacote_buffer+0x34>)
  4003ec:	4798      	blx	r3
				
//***************************************Compara pacote com o buffer*************************************************************				
int Compara_pacote_buffer(){
	
	int i;		
	for (i = 0; i < TEST_DATA_LENGTH; i++) {
  4003ee:	3401      	adds	r4, #1
  4003f0:	2c25      	cmp	r4, #37	; 0x25
  4003f2:	d1f4      	bne.n	4003de <Compara_pacote_buffer+0xa>
		}
		else{
			printf("Data comparison:\tMatched!\r");
		}
	}
}
  4003f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003f6:	bf00      	nop
  4003f8:	00403d9c 	.word	0x00403d9c
  4003fc:	2000089c 	.word	0x2000089c
  400400:	00403f10 	.word	0x00403f10
  400404:	00403ef0 	.word	0x00403ef0
  400408:	004013c9 	.word	0x004013c9

0040040c <sysclk_init>:

	SystemCoreClockUpdate();
}

void sysclk_init(void)
{
  40040c:	b510      	push	{r4, lr}
	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40040e:	480c      	ldr	r0, [pc, #48]	; (400440 <sysclk_init+0x34>)
  400410:	4b0c      	ldr	r3, [pc, #48]	; (400444 <sysclk_init+0x38>)
  400412:	4798      	blx	r3
		osc_enable(e_src);
		osc_wait_ready(e_src);
		break;

	case PLL_SRC_SLCK_XTAL:
		SUPC->SUPC_CR |= SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400414:	4a0c      	ldr	r2, [pc, #48]	; (400448 <sysclk_init+0x3c>)
  400416:	6813      	ldr	r3, [r2, #0]
  400418:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  40041c:	f043 0308 	orr.w	r3, r3, #8
  400420:	6013      	str	r3, [r2, #0]
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400422:	4b0a      	ldr	r3, [pc, #40]	; (40044c <sysclk_init+0x40>)
  400424:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  400426:	4a0a      	ldr	r2, [pc, #40]	; (400450 <sysclk_init+0x44>)
  400428:	4b0a      	ldr	r3, [pc, #40]	; (400454 <sysclk_init+0x48>)
  40042a:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40042c:	4c0a      	ldr	r4, [pc, #40]	; (400458 <sysclk_init+0x4c>)
  40042e:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400430:	2800      	cmp	r0, #0
  400432:	d0fc      	beq.n	40042e <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2000      	movs	r0, #0
  400436:	4b09      	ldr	r3, [pc, #36]	; (40045c <sysclk_init+0x50>)
  400438:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b09      	ldr	r3, [pc, #36]	; (400460 <sysclk_init+0x54>)
  40043c:	4798      	blx	r3
  40043e:	bd10      	pop	{r4, pc}
  400440:	02dc8000 	.word	0x02dc8000
  400444:	00400ad5 	.word	0x00400ad5
  400448:	400e1410 	.word	0x400e1410
  40044c:	0040061d 	.word	0x0040061d
  400450:	05b83f01 	.word	0x05b83f01
  400454:	400e0400 	.word	0x400e0400
  400458:	00400629 	.word	0x00400629
  40045c:	004005b9 	.word	0x004005b9
  400460:	004009f9 	.word	0x004009f9

00400464 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400468:	460c      	mov	r4, r1
  40046a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  40046c:	b960      	cbnz	r0, 400488 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  40046e:	2a00      	cmp	r2, #0
  400470:	dd0e      	ble.n	400490 <_read+0x2c>
  400472:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400474:	4e09      	ldr	r6, [pc, #36]	; (40049c <_read+0x38>)
  400476:	4d0a      	ldr	r5, [pc, #40]	; (4004a0 <_read+0x3c>)
  400478:	6830      	ldr	r0, [r6, #0]
  40047a:	4621      	mov	r1, r4
  40047c:	682b      	ldr	r3, [r5, #0]
  40047e:	4798      	blx	r3
		ptr++;
  400480:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400482:	42bc      	cmp	r4, r7
  400484:	d1f8      	bne.n	400478 <_read+0x14>
  400486:	e006      	b.n	400496 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400488:	f04f 30ff 	mov.w	r0, #4294967295
  40048c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  400490:	2000      	movs	r0, #0
  400492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400496:	4640      	mov	r0, r8
	}
	return nChars;
}
  400498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40049c:	20000948 	.word	0x20000948
  4004a0:	20000940 	.word	0x20000940

004004a4 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4004a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004a8:	460e      	mov	r6, r1
  4004aa:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4004ac:	3801      	subs	r0, #1
  4004ae:	2802      	cmp	r0, #2
  4004b0:	d80f      	bhi.n	4004d2 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  4004b2:	b192      	cbz	r2, 4004da <_write+0x36>
  4004b4:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4004b6:	f8df 803c 	ldr.w	r8, [pc, #60]	; 4004f4 <_write+0x50>
  4004ba:	4f0d      	ldr	r7, [pc, #52]	; (4004f0 <_write+0x4c>)
  4004bc:	f8d8 0000 	ldr.w	r0, [r8]
  4004c0:	5d31      	ldrb	r1, [r6, r4]
  4004c2:	683b      	ldr	r3, [r7, #0]
  4004c4:	4798      	blx	r3
  4004c6:	2800      	cmp	r0, #0
  4004c8:	db0a      	blt.n	4004e0 <_write+0x3c>
			return -1;
		}
		++nChars;
  4004ca:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4004cc:	42a5      	cmp	r5, r4
  4004ce:	d1f5      	bne.n	4004bc <_write+0x18>
  4004d0:	e00a      	b.n	4004e8 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4004d2:	f04f 30ff 	mov.w	r0, #4294967295
  4004d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  4004da:	2000      	movs	r0, #0
  4004dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4004e0:	f04f 30ff 	mov.w	r0, #4294967295
  4004e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  4004e8:	4620      	mov	r0, r4
	}
	return nChars;
}
  4004ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004ee:	bf00      	nop
  4004f0:	20000944 	.word	0x20000944
  4004f4:	20000948 	.word	0x20000948

004004f8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
  4004f8:	b510      	push	{r4, lr}

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  4004fa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004fe:	4b2b      	ldr	r3, [pc, #172]	; (4005ac <system_board_init+0xb4>)
  400500:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400502:	200b      	movs	r0, #11
  400504:	4c2a      	ldr	r4, [pc, #168]	; (4005b0 <system_board_init+0xb8>)
  400506:	47a0      	blx	r4
  400508:	200c      	movs	r0, #12
  40050a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40050c:	4b29      	ldr	r3, [pc, #164]	; (4005b4 <system_board_init+0xbc>)
  40050e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400512:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400514:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400518:	631a      	str	r2, [r3, #48]	; 0x30
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40051a:	2204      	movs	r2, #4
  40051c:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40051e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  400522:	665a      	str	r2, [r3, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400524:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400528:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40052a:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40052c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400530:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400532:	f022 0204 	bic.w	r2, r2, #4
  400536:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400538:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40053a:	f022 0204 	bic.w	r2, r2, #4
  40053e:	675a      	str	r2, [r3, #116]	; 0x74
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400540:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  400544:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400546:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40054a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40054c:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40054e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400552:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400554:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400558:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40055a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40055c:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400560:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400562:	605a      	str	r2, [r3, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400564:	f503 7300 	add.w	r3, r3, #512	; 0x200
  400568:	2201      	movs	r2, #1
  40056a:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40056c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400570:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400572:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400574:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400578:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40057a:	4311      	orrs	r1, r2
  40057c:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40057e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400580:	f021 0101 	bic.w	r1, r1, #1
  400584:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400586:	605a      	str	r2, [r3, #4]
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400588:	2202      	movs	r2, #2
  40058a:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  40058c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400590:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400592:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400594:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400598:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40059a:	4311      	orrs	r1, r2
  40059c:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40059e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4005a0:	f021 0102 	bic.w	r1, r1, #2
  4005a4:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4005a6:	605a      	str	r2, [r3, #4]
  4005a8:	bd10      	pop	{r4, pc}
  4005aa:	bf00      	nop
  4005ac:	400e1450 	.word	0x400e1450
  4005b0:	00400639 	.word	0x00400639
  4005b4:	400e0e00 	.word	0x400e0e00

004005b8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4005b8:	4b17      	ldr	r3, [pc, #92]	; (400618 <pmc_switch_mck_to_pllack+0x60>)
  4005ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4005bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  4005c0:	4310      	orrs	r0, r2
  4005c2:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4005c6:	f013 0f08 	tst.w	r3, #8
  4005ca:	d109      	bne.n	4005e0 <pmc_switch_mck_to_pllack+0x28>
  4005cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4005d0:	4911      	ldr	r1, [pc, #68]	; (400618 <pmc_switch_mck_to_pllack+0x60>)
  4005d2:	e001      	b.n	4005d8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4005d4:	3b01      	subs	r3, #1
  4005d6:	d019      	beq.n	40060c <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005d8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4005da:	f012 0f08 	tst.w	r2, #8
  4005de:	d0f9      	beq.n	4005d4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4005e0:	4b0d      	ldr	r3, [pc, #52]	; (400618 <pmc_switch_mck_to_pllack+0x60>)
  4005e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4005e4:	f022 0203 	bic.w	r2, r2, #3
  4005e8:	f042 0202 	orr.w	r2, r2, #2
  4005ec:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4005ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
  4005f0:	f010 0008 	ands.w	r0, r0, #8
  4005f4:	d10c      	bne.n	400610 <pmc_switch_mck_to_pllack+0x58>
  4005f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4005fa:	4907      	ldr	r1, [pc, #28]	; (400618 <pmc_switch_mck_to_pllack+0x60>)
  4005fc:	e001      	b.n	400602 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4005fe:	3b01      	subs	r3, #1
  400600:	d008      	beq.n	400614 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400602:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400604:	f012 0f08 	tst.w	r2, #8
  400608:	d0f9      	beq.n	4005fe <pmc_switch_mck_to_pllack+0x46>
  40060a:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  40060c:	2001      	movs	r0, #1
  40060e:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400610:	2000      	movs	r0, #0
  400612:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  400614:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400616:	4770      	bx	lr
  400618:	400e0400 	.word	0x400e0400

0040061c <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  40061c:	2200      	movs	r2, #0
  40061e:	4b01      	ldr	r3, [pc, #4]	; (400624 <pmc_disable_pllack+0x8>)
  400620:	629a      	str	r2, [r3, #40]	; 0x28
  400622:	4770      	bx	lr
  400624:	400e0400 	.word	0x400e0400

00400628 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400628:	4b02      	ldr	r3, [pc, #8]	; (400634 <pmc_is_locked_pllack+0xc>)
  40062a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40062c:	f000 0002 	and.w	r0, r0, #2
  400630:	4770      	bx	lr
  400632:	bf00      	nop
  400634:	400e0400 	.word	0x400e0400

00400638 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400638:	282f      	cmp	r0, #47	; 0x2f
  40063a:	d80f      	bhi.n	40065c <pmc_enable_periph_clk+0x24>
		return 1;
	}

	if (ul_id < 32) {
  40063c:	281f      	cmp	r0, #31
  40063e:	d80f      	bhi.n	400660 <pmc_enable_periph_clk+0x28>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400640:	4b09      	ldr	r3, [pc, #36]	; (400668 <pmc_enable_periph_clk+0x30>)
  400642:	699a      	ldr	r2, [r3, #24]
  400644:	2301      	movs	r3, #1
  400646:	4083      	lsls	r3, r0
  400648:	401a      	ands	r2, r3
  40064a:	4293      	cmp	r3, r2
  40064c:	d00a      	beq.n	400664 <pmc_enable_periph_clk+0x2c>
			PMC->PMC_PCER0 = 1 << ul_id;
  40064e:	2301      	movs	r3, #1
  400650:	fa03 f000 	lsl.w	r0, r3, r0
  400654:	4b04      	ldr	r3, [pc, #16]	; (400668 <pmc_enable_periph_clk+0x30>)
  400656:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400658:	2000      	movs	r0, #0
  40065a:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  40065c:	2001      	movs	r0, #1
  40065e:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400660:	2000      	movs	r0, #0
  400662:	4770      	bx	lr
  400664:	2000      	movs	r0, #0
}
  400666:	4770      	bx	lr
  400668:	400e0400 	.word	0x400e0400

0040066c <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40066c:	4b0f      	ldr	r3, [pc, #60]	; (4006ac <twi_set_speed+0x40>)
  40066e:	4299      	cmp	r1, r3
  400670:	d819      	bhi.n	4006a6 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  400672:	0049      	lsls	r1, r1, #1
  400674:	fbb2 f2f1 	udiv	r2, r2, r1
  400678:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40067a:	2aff      	cmp	r2, #255	; 0xff
  40067c:	d907      	bls.n	40068e <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40067e:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  400680:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  400682:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400684:	2aff      	cmp	r2, #255	; 0xff
  400686:	d903      	bls.n	400690 <twi_set_speed+0x24>
  400688:	2b07      	cmp	r3, #7
  40068a:	d1f9      	bne.n	400680 <twi_set_speed+0x14>
  40068c:	e000      	b.n	400690 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40068e:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400690:	0211      	lsls	r1, r2, #8
  400692:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400694:	041b      	lsls	r3, r3, #16
  400696:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40069a:	430b      	orrs	r3, r1
  40069c:	b2d2      	uxtb	r2, r2
  40069e:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  4006a0:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  4006a2:	2000      	movs	r0, #0
  4006a4:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  4006a6:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  4006a8:	4770      	bx	lr
  4006aa:	bf00      	nop
  4006ac:	00061a80 	.word	0x00061a80

004006b0 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  4006b0:	b538      	push	{r3, r4, r5, lr}
  4006b2:	4604      	mov	r4, r0
  4006b4:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  4006b6:	f04f 33ff 	mov.w	r3, #4294967295
  4006ba:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4006bc:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4006be:	2380      	movs	r3, #128	; 0x80
  4006c0:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  4006c2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4006c4:	2308      	movs	r3, #8
  4006c6:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4006c8:	2320      	movs	r3, #32
  4006ca:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4006cc:	2304      	movs	r3, #4
  4006ce:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4006d0:	6849      	ldr	r1, [r1, #4]
  4006d2:	682a      	ldr	r2, [r5, #0]
  4006d4:	4b05      	ldr	r3, [pc, #20]	; (4006ec <twi_master_init+0x3c>)
  4006d6:	4798      	blx	r3
  4006d8:	2801      	cmp	r0, #1
  4006da:	bf14      	ite	ne
  4006dc:	2000      	movne	r0, #0
  4006de:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  4006e0:	7a6b      	ldrb	r3, [r5, #9]
  4006e2:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  4006e4:	bf04      	itt	eq
  4006e6:	2340      	moveq	r3, #64	; 0x40
  4006e8:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  4006ea:	bd38      	pop	{r3, r4, r5, pc}
  4006ec:	0040066d 	.word	0x0040066d

004006f0 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4006f0:	b4f0      	push	{r4, r5, r6, r7}
  4006f2:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4006f4:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4006f6:	688d      	ldr	r5, [r1, #8]
	uint8_t stop_sent = 0;
	
	/* Check argument */
	if (cnt == 0) {
  4006f8:	2b00      	cmp	r3, #0
  4006fa:	d040      	beq.n	40077e <twi_master_read+0x8e>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4006fc:	2200      	movs	r2, #0
  4006fe:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400700:	6848      	ldr	r0, [r1, #4]
  400702:	0200      	lsls	r0, r0, #8
  400704:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400708:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  40070c:	7c0e      	ldrb	r6, [r1, #16]
  40070e:	0436      	lsls	r6, r6, #16
  400710:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
  400714:	4330      	orrs	r0, r6
  400716:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400718:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40071a:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40071c:	b15a      	cbz	r2, 400736 <twi_master_read+0x46>
		return 0;

	val = addr[0];
  40071e:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  400720:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  400722:	bfc4      	itt	gt
  400724:	784e      	ldrbgt	r6, [r1, #1]
  400726:	ea46 2000 	orrgt.w	r0, r6, r0, lsl #8
	}
	if (len > 2) {
  40072a:	2a02      	cmp	r2, #2
  40072c:	dd04      	ble.n	400738 <twi_master_read+0x48>
		val <<= 8;
		val |= addr[2];
  40072e:	788a      	ldrb	r2, [r1, #2]
  400730:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  400734:	e000      	b.n	400738 <twi_master_read+0x48>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400736:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400738:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  40073a:	2b01      	cmp	r3, #1
  40073c:	d103      	bne.n	400746 <twi_master_read+0x56>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40073e:	2203      	movs	r2, #3
  400740:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  400742:	2101      	movs	r1, #1
  400744:	e021      	b.n	40078a <twi_master_read+0x9a>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400746:	2201      	movs	r2, #1
  400748:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  40074a:	2100      	movs	r1, #0
  40074c:	e01d      	b.n	40078a <twi_master_read+0x9a>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40074e:	6a22      	ldr	r2, [r4, #32]
		if (status & TWI_SR_NACK) {
  400750:	f412 7f80 	tst.w	r2, #256	; 0x100
  400754:	d115      	bne.n	400782 <twi_master_read+0x92>
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  400756:	2b01      	cmp	r3, #1
  400758:	d102      	bne.n	400760 <twi_master_read+0x70>
  40075a:	b909      	cbnz	r1, 400760 <twi_master_read+0x70>
			p_twi->TWI_CR = TWI_CR_STOP;
  40075c:	6027      	str	r7, [r4, #0]
			stop_sent = 1;
  40075e:	4631      	mov	r1, r6
		}

		if (!(status & TWI_SR_RXRDY)) {
  400760:	f012 0f02 	tst.w	r2, #2
  400764:	d003      	beq.n	40076e <twi_master_read+0x7e>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400766:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400768:	702a      	strb	r2, [r5, #0]

		cnt--;
  40076a:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40076c:	3501      	adds	r5, #1
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40076e:	2b00      	cmp	r3, #0
  400770:	d1ed      	bne.n	40074e <twi_master_read+0x5e>
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400772:	6a23      	ldr	r3, [r4, #32]
  400774:	f013 0f01 	tst.w	r3, #1
  400778:	d0fb      	beq.n	400772 <twi_master_read+0x82>
	}

	p_twi->TWI_SR;
  40077a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  40077c:	e00c      	b.n	400798 <twi_master_read+0xa8>
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40077e:	2001      	movs	r0, #1
  400780:	e00a      	b.n	400798 <twi_master_read+0xa8>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400782:	2005      	movs	r0, #5
  400784:	e008      	b.n	400798 <twi_master_read+0xa8>
  400786:	2005      	movs	r0, #5
  400788:	e006      	b.n	400798 <twi_master_read+0xa8>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40078a:	6a22      	ldr	r2, [r4, #32]
		if (status & TWI_SR_NACK) {
  40078c:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400790:	d1f9      	bne.n	400786 <twi_master_read+0x96>
			return TWI_RECEIVE_NACK;
		}

		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  400792:	2702      	movs	r7, #2
			stop_sent = 1;
  400794:	2601      	movs	r6, #1
  400796:	e7de      	b.n	400756 <twi_master_read+0x66>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400798:	bcf0      	pop	{r4, r5, r6, r7}
  40079a:	4770      	bx	lr

0040079c <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  40079c:	b470      	push	{r4, r5, r6}
  40079e:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4007a0:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4007a2:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  4007a4:	2a00      	cmp	r2, #0
  4007a6:	d03f      	beq.n	400828 <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4007a8:	2400      	movs	r4, #0
  4007aa:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4007ac:	7c0e      	ldrb	r6, [r1, #16]
  4007ae:	0436      	lsls	r6, r6, #16
  4007b0:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4007b4:	684d      	ldr	r5, [r1, #4]
  4007b6:	022d      	lsls	r5, r5, #8
  4007b8:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4007bc:	4335      	orrs	r5, r6
  4007be:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4007c0:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4007c2:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4007c4:	b15c      	cbz	r4, 4007de <twi_master_write+0x42>
		return 0;

	val = addr[0];
  4007c6:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4007c8:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  4007ca:	bfc4      	itt	gt
  4007cc:	784e      	ldrbgt	r6, [r1, #1]
  4007ce:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  4007d2:	2c02      	cmp	r4, #2
  4007d4:	dd04      	ble.n	4007e0 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  4007d6:	7889      	ldrb	r1, [r1, #2]
  4007d8:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4007dc:	e000      	b.n	4007e0 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4007de:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4007e0:	60dd      	str	r5, [r3, #12]
  4007e2:	e00b      	b.n	4007fc <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4007e4:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4007e6:	f411 7f80 	tst.w	r1, #256	; 0x100
  4007ea:	d11f      	bne.n	40082c <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4007ec:	f011 0f04 	tst.w	r1, #4
  4007f0:	d0f8      	beq.n	4007e4 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4007f2:	f810 1b01 	ldrb.w	r1, [r0], #1
  4007f6:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4007f8:	3a01      	subs	r2, #1
  4007fa:	d007      	beq.n	40080c <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  4007fc:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4007fe:	f411 7f80 	tst.w	r1, #256	; 0x100
  400802:	d115      	bne.n	400830 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400804:	f011 0f04 	tst.w	r1, #4
  400808:	d1f3      	bne.n	4007f2 <twi_master_write+0x56>
  40080a:	e7eb      	b.n	4007e4 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  40080c:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  40080e:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400812:	d10f      	bne.n	400834 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400814:	f012 0f04 	tst.w	r2, #4
  400818:	d0f8      	beq.n	40080c <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40081a:	2202      	movs	r2, #2
  40081c:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  40081e:	6a1a      	ldr	r2, [r3, #32]
  400820:	f012 0f01 	tst.w	r2, #1
  400824:	d0fb      	beq.n	40081e <twi_master_write+0x82>
  400826:	e006      	b.n	400836 <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400828:	2001      	movs	r0, #1
  40082a:	e004      	b.n	400836 <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40082c:	2005      	movs	r0, #5
  40082e:	e002      	b.n	400836 <twi_master_write+0x9a>
  400830:	2005      	movs	r0, #5
  400832:	e000      	b.n	400836 <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400834:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  400836:	bc70      	pop	{r4, r5, r6}
  400838:	4770      	bx	lr
  40083a:	bf00      	nop

0040083c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40083c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40083e:	23ac      	movs	r3, #172	; 0xac
  400840:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400842:	680a      	ldr	r2, [r1, #0]
  400844:	684b      	ldr	r3, [r1, #4]
  400846:	fbb2 f3f3 	udiv	r3, r2, r3
  40084a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40084c:	1e5c      	subs	r4, r3, #1
  40084e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400852:	4294      	cmp	r4, r2
  400854:	d80a      	bhi.n	40086c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400856:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400858:	688b      	ldr	r3, [r1, #8]
  40085a:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40085c:	f240 2302 	movw	r3, #514	; 0x202
  400860:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400864:	2350      	movs	r3, #80	; 0x50
  400866:	6003      	str	r3, [r0, #0]

	return 0;
  400868:	2000      	movs	r0, #0
  40086a:	e000      	b.n	40086e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  40086c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  40086e:	f85d 4b04 	ldr.w	r4, [sp], #4
  400872:	4770      	bx	lr

00400874 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400874:	6943      	ldr	r3, [r0, #20]
  400876:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40087a:	bf1a      	itte	ne
  40087c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40087e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400880:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400882:	4770      	bx	lr

00400884 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400884:	6943      	ldr	r3, [r0, #20]
  400886:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40088a:	bf1d      	ittte	ne
  40088c:	6983      	ldrne	r3, [r0, #24]
  40088e:	700b      	strbne	r3, [r1, #0]
	return 0;
  400890:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400892:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400894:	4770      	bx	lr
  400896:	bf00      	nop

00400898 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400898:	6943      	ldr	r3, [r0, #20]
  40089a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40089e:	bf1d      	ittte	ne
  4008a0:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4008a4:	61c1      	strne	r1, [r0, #28]
	return 0;
  4008a6:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4008a8:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4008aa:	4770      	bx	lr

004008ac <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4008ac:	6943      	ldr	r3, [r0, #20]
  4008ae:	f013 0f01 	tst.w	r3, #1
  4008b2:	d005      	beq.n	4008c0 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4008b4:	6983      	ldr	r3, [r0, #24]
  4008b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4008ba:	600b      	str	r3, [r1, #0]

	return 0;
  4008bc:	2000      	movs	r0, #0
  4008be:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4008c0:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4008c2:	4770      	bx	lr

004008c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4008c4:	e7fe      	b.n	4008c4 <Dummy_Handler>
  4008c6:	bf00      	nop

004008c8 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4008c8:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4008ca:	4b2a      	ldr	r3, [pc, #168]	; (400974 <Reset_Handler+0xac>)
  4008cc:	4a2a      	ldr	r2, [pc, #168]	; (400978 <Reset_Handler+0xb0>)
  4008ce:	429a      	cmp	r2, r3
  4008d0:	d003      	beq.n	4008da <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  4008d2:	4b2a      	ldr	r3, [pc, #168]	; (40097c <Reset_Handler+0xb4>)
  4008d4:	4a27      	ldr	r2, [pc, #156]	; (400974 <Reset_Handler+0xac>)
  4008d6:	429a      	cmp	r2, r3
  4008d8:	d304      	bcc.n	4008e4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4008da:	4b29      	ldr	r3, [pc, #164]	; (400980 <Reset_Handler+0xb8>)
  4008dc:	4a29      	ldr	r2, [pc, #164]	; (400984 <Reset_Handler+0xbc>)
  4008de:	429a      	cmp	r2, r3
  4008e0:	d30f      	bcc.n	400902 <Reset_Handler+0x3a>
  4008e2:	e01a      	b.n	40091a <Reset_Handler+0x52>
  4008e4:	4b28      	ldr	r3, [pc, #160]	; (400988 <Reset_Handler+0xc0>)
  4008e6:	4c29      	ldr	r4, [pc, #164]	; (40098c <Reset_Handler+0xc4>)
  4008e8:	1ae4      	subs	r4, r4, r3
  4008ea:	f024 0403 	bic.w	r4, r4, #3
  4008ee:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4008f0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  4008f2:	4820      	ldr	r0, [pc, #128]	; (400974 <Reset_Handler+0xac>)
  4008f4:	4920      	ldr	r1, [pc, #128]	; (400978 <Reset_Handler+0xb0>)
  4008f6:	585a      	ldr	r2, [r3, r1]
  4008f8:	501a      	str	r2, [r3, r0]
  4008fa:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4008fc:	42a3      	cmp	r3, r4
  4008fe:	d1fa      	bne.n	4008f6 <Reset_Handler+0x2e>
  400900:	e7eb      	b.n	4008da <Reset_Handler+0x12>
  400902:	4b23      	ldr	r3, [pc, #140]	; (400990 <Reset_Handler+0xc8>)
  400904:	4923      	ldr	r1, [pc, #140]	; (400994 <Reset_Handler+0xcc>)
  400906:	1ac9      	subs	r1, r1, r3
  400908:	f021 0103 	bic.w	r1, r1, #3
  40090c:	1d1a      	adds	r2, r3, #4
  40090e:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  400910:	2200      	movs	r2, #0
  400912:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400916:	428b      	cmp	r3, r1
  400918:	d1fb      	bne.n	400912 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40091a:	4b1f      	ldr	r3, [pc, #124]	; (400998 <Reset_Handler+0xd0>)
  40091c:	f023 017f 	bic.w	r1, r3, #127	; 0x7f
  400920:	4a1e      	ldr	r2, [pc, #120]	; (40099c <Reset_Handler+0xd4>)
  400922:	6091      	str	r1, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400924:	f3ef 8110 	mrs	r1, PRIMASK
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
  400928:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40092a:	f3bf 8f5f 	dmb	sy
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = cpu_irq_is_enabled();
	cpu_irq_disable();
  40092e:	2000      	movs	r0, #0
  400930:	4a1b      	ldr	r2, [pc, #108]	; (4009a0 <Reset_Handler+0xd8>)
  400932:	7010      	strb	r0, [r2, #0]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400934:	4a1b      	ldr	r2, [pc, #108]	; (4009a4 <Reset_Handler+0xdc>)
  400936:	6810      	ldr	r0, [r2, #0]
  400938:	f440 0070 	orr.w	r0, r0, #15728640	; 0xf00000
  40093c:	6010      	str	r0, [r2, #0]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  40093e:	f3bf 8f4f 	dsb	sy
    so that all instructions following the ISB are fetched from cache or
    memory, after the instruction has been completed.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)
{
  __ASM volatile ("isb");
  400942:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400946:	b929      	cbnz	r1, 400954 <Reset_Handler+0x8c>
		cpu_irq_enable();
  400948:	2101      	movs	r1, #1
  40094a:	4a15      	ldr	r2, [pc, #84]	; (4009a0 <Reset_Handler+0xd8>)
  40094c:	7011      	strb	r1, [r2, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  40094e:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
  400952:	b662      	cpsie	i

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  400954:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  400958:	f5b3 3fc0 	cmp.w	r3, #98304	; 0x18000
  40095c:	d204      	bcs.n	400968 <Reset_Handler+0xa0>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  40095e:	4b0f      	ldr	r3, [pc, #60]	; (40099c <Reset_Handler+0xd4>)
  400960:	689a      	ldr	r2, [r3, #8]
  400962:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400966:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  400968:	4b0f      	ldr	r3, [pc, #60]	; (4009a8 <Reset_Handler+0xe0>)
  40096a:	4798      	blx	r3

	/* Branch to main function */
	main();
  40096c:	4b0f      	ldr	r3, [pc, #60]	; (4009ac <Reset_Handler+0xe4>)
  40096e:	4798      	blx	r3
  400970:	e7fe      	b.n	400970 <Reset_Handler+0xa8>
  400972:	bf00      	nop
  400974:	20000000 	.word	0x20000000
  400978:	004040dc 	.word	0x004040dc
  40097c:	2000087c 	.word	0x2000087c
  400980:	20000950 	.word	0x20000950
  400984:	2000087c 	.word	0x2000087c
  400988:	20000004 	.word	0x20000004
  40098c:	2000087f 	.word	0x2000087f
  400990:	20000878 	.word	0x20000878
  400994:	2000094b 	.word	0x2000094b
  400998:	00400000 	.word	0x00400000
  40099c:	e000ed00 	.word	0xe000ed00
  4009a0:	2000000c 	.word	0x2000000c
  4009a4:	e000ed88 	.word	0xe000ed88
  4009a8:	00401379 	.word	0x00401379
  4009ac:	00400cc1 	.word	0x00400cc1

004009b0 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4009b0:	4a0b      	ldr	r2, [pc, #44]	; (4009e0 <SystemInit+0x30>)
  4009b2:	4b0c      	ldr	r3, [pc, #48]	; (4009e4 <SystemInit+0x34>)
  4009b4:	601a      	str	r2, [r3, #0]
#if defined(ID_EFC1)
	EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
#endif

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
  4009b6:	4a0c      	ldr	r2, [pc, #48]	; (4009e8 <SystemInit+0x38>)
  4009b8:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  4009bc:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
  4009be:	461a      	mov	r2, r3
  4009c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009c2:	f013 0f02 	tst.w	r3, #2
  4009c6:	d0fb      	beq.n	4009c0 <SystemInit+0x10>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
  4009c8:	2202      	movs	r2, #2
  4009ca:	4b08      	ldr	r3, [pc, #32]	; (4009ec <SystemInit+0x3c>)
  4009cc:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
  4009ce:	461a      	mov	r2, r3
  4009d0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4009d2:	f013 0f08 	tst.w	r3, #8
  4009d6:	d0fb      	beq.n	4009d0 <SystemInit+0x20>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
  4009d8:	4a05      	ldr	r2, [pc, #20]	; (4009f0 <SystemInit+0x40>)
  4009da:	4b06      	ldr	r3, [pc, #24]	; (4009f4 <SystemInit+0x44>)
  4009dc:	601a      	str	r2, [r3, #0]
  4009de:	4770      	bx	lr
  4009e0:	04000200 	.word	0x04000200
  4009e4:	400e0a00 	.word	0x400e0a00
  4009e8:	05dc3f01 	.word	0x05dc3f01
  4009ec:	400e0400 	.word	0x400e0400
  4009f0:	02dc6c00 	.word	0x02dc6c00
  4009f4:	20000010 	.word	0x20000010

004009f8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4009f8:	4b2e      	ldr	r3, [pc, #184]	; (400ab4 <SystemCoreClockUpdate+0xbc>)
  4009fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009fc:	f003 0303 	and.w	r3, r3, #3
  400a00:	2b01      	cmp	r3, #1
  400a02:	d00f      	beq.n	400a24 <SystemCoreClockUpdate+0x2c>
  400a04:	b113      	cbz	r3, 400a0c <SystemCoreClockUpdate+0x14>
  400a06:	2b02      	cmp	r3, #2
  400a08:	d029      	beq.n	400a5e <SystemCoreClockUpdate+0x66>
  400a0a:	e03c      	b.n	400a86 <SystemCoreClockUpdate+0x8e>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400a0c:	4b2a      	ldr	r3, [pc, #168]	; (400ab8 <SystemCoreClockUpdate+0xc0>)
  400a0e:	695b      	ldr	r3, [r3, #20]
  400a10:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400a14:	bf14      	ite	ne
  400a16:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a1a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400a1e:	4b27      	ldr	r3, [pc, #156]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400a20:	601a      	str	r2, [r3, #0]
  400a22:	e030      	b.n	400a86 <SystemCoreClockUpdate+0x8e>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400a24:	4b23      	ldr	r3, [pc, #140]	; (400ab4 <SystemCoreClockUpdate+0xbc>)
  400a26:	6a1b      	ldr	r3, [r3, #32]
  400a28:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400a2c:	d003      	beq.n	400a36 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400a2e:	4a24      	ldr	r2, [pc, #144]	; (400ac0 <SystemCoreClockUpdate+0xc8>)
  400a30:	4b22      	ldr	r3, [pc, #136]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400a32:	601a      	str	r2, [r3, #0]
  400a34:	e027      	b.n	400a86 <SystemCoreClockUpdate+0x8e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400a36:	4a23      	ldr	r2, [pc, #140]	; (400ac4 <SystemCoreClockUpdate+0xcc>)
  400a38:	4b20      	ldr	r3, [pc, #128]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400a3a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  400a3c:	4b1d      	ldr	r3, [pc, #116]	; (400ab4 <SystemCoreClockUpdate+0xbc>)
  400a3e:	6a1b      	ldr	r3, [r3, #32]
  400a40:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a44:	2b10      	cmp	r3, #16
  400a46:	d002      	beq.n	400a4e <SystemCoreClockUpdate+0x56>
  400a48:	2b20      	cmp	r3, #32
  400a4a:	d004      	beq.n	400a56 <SystemCoreClockUpdate+0x5e>
  400a4c:	e01b      	b.n	400a86 <SystemCoreClockUpdate+0x8e>
			case CKGR_MOR_MOSCRCF_8_MHz:
				break;
			case CKGR_MOR_MOSCRCF_16_MHz:
				SystemCoreClock *= 2U;
  400a4e:	4a1e      	ldr	r2, [pc, #120]	; (400ac8 <SystemCoreClockUpdate+0xd0>)
  400a50:	4b1a      	ldr	r3, [pc, #104]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400a52:	601a      	str	r2, [r3, #0]
				break;
  400a54:	e017      	b.n	400a86 <SystemCoreClockUpdate+0x8e>
			case CKGR_MOR_MOSCRCF_24_MHz:
				SystemCoreClock *= 3U;
  400a56:	4a1d      	ldr	r2, [pc, #116]	; (400acc <SystemCoreClockUpdate+0xd4>)
  400a58:	4b18      	ldr	r3, [pc, #96]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400a5a:	601a      	str	r2, [r3, #0]
				break;
  400a5c:	e013      	b.n	400a86 <SystemCoreClockUpdate+0x8e>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400a5e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  400a62:	4b16      	ldr	r3, [pc, #88]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400a64:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  400a66:	4b13      	ldr	r3, [pc, #76]	; (400ab4 <SystemCoreClockUpdate+0xbc>)
  400a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a6a:	f003 0303 	and.w	r3, r3, #3
  400a6e:	2b02      	cmp	r3, #2
  400a70:	d109      	bne.n	400a86 <SystemCoreClockUpdate+0x8e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  400a72:	4b10      	ldr	r3, [pc, #64]	; (400ab4 <SystemCoreClockUpdate+0xbc>)
  400a74:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400a76:	f3c2 420b 	ubfx	r2, r2, #16, #12
  400a7a:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400a7e:	fb02 3303 	mla	r3, r2, r3, r3
  400a82:	4a0e      	ldr	r2, [pc, #56]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400a84:	6013      	str	r3, [r2, #0]
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  400a86:	4b0b      	ldr	r3, [pc, #44]	; (400ab4 <SystemCoreClockUpdate+0xbc>)
  400a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400a8e:	2b70      	cmp	r3, #112	; 0x70
  400a90:	d107      	bne.n	400aa2 <SystemCoreClockUpdate+0xaa>
		SystemCoreClock /= 3U;
  400a92:	4b0a      	ldr	r3, [pc, #40]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400a94:	681a      	ldr	r2, [r3, #0]
  400a96:	490e      	ldr	r1, [pc, #56]	; (400ad0 <SystemCoreClockUpdate+0xd8>)
  400a98:	fba1 0202 	umull	r0, r2, r1, r2
  400a9c:	0852      	lsrs	r2, r2, #1
  400a9e:	601a      	str	r2, [r3, #0]
  400aa0:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400aa2:	4b04      	ldr	r3, [pc, #16]	; (400ab4 <SystemCoreClockUpdate+0xbc>)
  400aa4:	6b19      	ldr	r1, [r3, #48]	; 0x30
  400aa6:	4b05      	ldr	r3, [pc, #20]	; (400abc <SystemCoreClockUpdate+0xc4>)
  400aa8:	f3c1 1102 	ubfx	r1, r1, #4, #3
  400aac:	681a      	ldr	r2, [r3, #0]
  400aae:	40ca      	lsrs	r2, r1
  400ab0:	601a      	str	r2, [r3, #0]
  400ab2:	4770      	bx	lr
  400ab4:	400e0400 	.word	0x400e0400
  400ab8:	400e1410 	.word	0x400e1410
  400abc:	20000010 	.word	0x20000010
  400ac0:	00b71b00 	.word	0x00b71b00
  400ac4:	007a1200 	.word	0x007a1200
  400ac8:	00f42400 	.word	0x00f42400
  400acc:	016e3600 	.word	0x016e3600
  400ad0:	aaaaaaab 	.word	0xaaaaaaab

00400ad4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  400ad4:	4b0b      	ldr	r3, [pc, #44]	; (400b04 <system_init_flash+0x30>)
  400ad6:	4298      	cmp	r0, r3
  400ad8:	d804      	bhi.n	400ae4 <system_init_flash+0x10>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400ada:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400ade:	4b0a      	ldr	r3, [pc, #40]	; (400b08 <system_init_flash+0x34>)
  400ae0:	601a      	str	r2, [r3, #0]
  400ae2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  400ae4:	4b09      	ldr	r3, [pc, #36]	; (400b0c <system_init_flash+0x38>)
  400ae6:	4298      	cmp	r0, r3
  400ae8:	d803      	bhi.n	400af2 <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400aea:	4a09      	ldr	r2, [pc, #36]	; (400b10 <system_init_flash+0x3c>)
  400aec:	4b06      	ldr	r3, [pc, #24]	; (400b08 <system_init_flash+0x34>)
  400aee:	601a      	str	r2, [r3, #0]
  400af0:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  400af2:	4b08      	ldr	r3, [pc, #32]	; (400b14 <system_init_flash+0x40>)
  400af4:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400af6:	bf94      	ite	ls
  400af8:	4a07      	ldrls	r2, [pc, #28]	; (400b18 <system_init_flash+0x44>)
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400afa:	4a08      	ldrhi	r2, [pc, #32]	; (400b1c <system_init_flash+0x48>)
  400afc:	4b02      	ldr	r3, [pc, #8]	; (400b08 <system_init_flash+0x34>)
  400afe:	601a      	str	r2, [r3, #0]
  400b00:	4770      	bx	lr
  400b02:	bf00      	nop
  400b04:	00bebc1f 	.word	0x00bebc1f
  400b08:	400e0a00 	.word	0x400e0a00
  400b0c:	017d783f 	.word	0x017d783f
  400b10:	04000100 	.word	0x04000100
  400b14:	0243d57f 	.word	0x0243d57f
  400b18:	04000200 	.word	0x04000200
  400b1c:	04000300 	.word	0x04000300

00400b20 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400b20:	4b09      	ldr	r3, [pc, #36]	; (400b48 <_sbrk+0x28>)
  400b22:	681b      	ldr	r3, [r3, #0]
  400b24:	b913      	cbnz	r3, 400b2c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  400b26:	4a09      	ldr	r2, [pc, #36]	; (400b4c <_sbrk+0x2c>)
  400b28:	4b07      	ldr	r3, [pc, #28]	; (400b48 <_sbrk+0x28>)
  400b2a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  400b2c:	4b06      	ldr	r3, [pc, #24]	; (400b48 <_sbrk+0x28>)
  400b2e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400b30:	181a      	adds	r2, r3, r0
  400b32:	4907      	ldr	r1, [pc, #28]	; (400b50 <_sbrk+0x30>)
  400b34:	4291      	cmp	r1, r2
  400b36:	db04      	blt.n	400b42 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  400b38:	4610      	mov	r0, r2
  400b3a:	4a03      	ldr	r2, [pc, #12]	; (400b48 <_sbrk+0x28>)
  400b3c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400b3e:	4618      	mov	r0, r3
  400b40:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  400b42:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  400b46:	4770      	bx	lr
  400b48:	200008c4 	.word	0x200008c4
  400b4c:	20003950 	.word	0x20003950
  400b50:	20017ffc 	.word	0x20017ffc

00400b54 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400b54:	f04f 30ff 	mov.w	r0, #4294967295
  400b58:	4770      	bx	lr
  400b5a:	bf00      	nop

00400b5c <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400b5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400b60:	604b      	str	r3, [r1, #4]

	return 0;
}
  400b62:	2000      	movs	r0, #0
  400b64:	4770      	bx	lr
  400b66:	bf00      	nop

00400b68 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400b68:	2001      	movs	r0, #1
  400b6a:	4770      	bx	lr

00400b6c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400b6c:	2000      	movs	r0, #0
  400b6e:	4770      	bx	lr

00400b70 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400b70:	b570      	push	{r4, r5, r6, lr}
  400b72:	b082      	sub	sp, #8
  400b74:	460c      	mov	r4, r1
	uint32_t val = 0;
  400b76:	2300      	movs	r3, #0
  400b78:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400b7a:	4b12      	ldr	r3, [pc, #72]	; (400bc4 <usart_serial_getchar+0x54>)
  400b7c:	4298      	cmp	r0, r3
  400b7e:	d107      	bne.n	400b90 <usart_serial_getchar+0x20>
		while (uart_read((Uart*)p_usart, data));
  400b80:	461e      	mov	r6, r3
  400b82:	4d11      	ldr	r5, [pc, #68]	; (400bc8 <usart_serial_getchar+0x58>)
  400b84:	4630      	mov	r0, r6
  400b86:	4621      	mov	r1, r4
  400b88:	47a8      	blx	r5
  400b8a:	2800      	cmp	r0, #0
  400b8c:	d1fa      	bne.n	400b84 <usart_serial_getchar+0x14>
  400b8e:	e016      	b.n	400bbe <usart_serial_getchar+0x4e>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400b90:	4b0e      	ldr	r3, [pc, #56]	; (400bcc <usart_serial_getchar+0x5c>)
  400b92:	4298      	cmp	r0, r3
  400b94:	d107      	bne.n	400ba6 <usart_serial_getchar+0x36>
		while (uart_read((Uart*)p_usart, data));
  400b96:	461e      	mov	r6, r3
  400b98:	4d0b      	ldr	r5, [pc, #44]	; (400bc8 <usart_serial_getchar+0x58>)
  400b9a:	4630      	mov	r0, r6
  400b9c:	4621      	mov	r1, r4
  400b9e:	47a8      	blx	r5
  400ba0:	2800      	cmp	r0, #0
  400ba2:	d1fa      	bne.n	400b9a <usart_serial_getchar+0x2a>
  400ba4:	e00b      	b.n	400bbe <usart_serial_getchar+0x4e>
# endif
#endif /* ifdef UART */


#ifdef USART
	if (USART == p_usart) {
  400ba6:	4b0a      	ldr	r3, [pc, #40]	; (400bd0 <usart_serial_getchar+0x60>)
  400ba8:	4298      	cmp	r0, r3
  400baa:	d108      	bne.n	400bbe <usart_serial_getchar+0x4e>
		while (usart_read(p_usart, &val));
  400bac:	461e      	mov	r6, r3
  400bae:	4d09      	ldr	r5, [pc, #36]	; (400bd4 <usart_serial_getchar+0x64>)
  400bb0:	4630      	mov	r0, r6
  400bb2:	a901      	add	r1, sp, #4
  400bb4:	47a8      	blx	r5
  400bb6:	2800      	cmp	r0, #0
  400bb8:	d1fa      	bne.n	400bb0 <usart_serial_getchar+0x40>
		*data = (uint8_t)(val & 0xFF);
  400bba:	9b01      	ldr	r3, [sp, #4]
  400bbc:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400bbe:	b002      	add	sp, #8
  400bc0:	bd70      	pop	{r4, r5, r6, pc}
  400bc2:	bf00      	nop
  400bc4:	400e0600 	.word	0x400e0600
  400bc8:	00400885 	.word	0x00400885
  400bcc:	400e0800 	.word	0x400e0800
  400bd0:	40024000 	.word	0x40024000
  400bd4:	004008ad 	.word	0x004008ad

00400bd8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400bd8:	b570      	push	{r4, r5, r6, lr}
  400bda:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400bdc:	4b14      	ldr	r3, [pc, #80]	; (400c30 <usart_serial_putchar+0x58>)
  400bde:	4298      	cmp	r0, r3
  400be0:	d107      	bne.n	400bf2 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400be2:	461e      	mov	r6, r3
  400be4:	4d13      	ldr	r5, [pc, #76]	; (400c34 <usart_serial_putchar+0x5c>)
  400be6:	4630      	mov	r0, r6
  400be8:	4621      	mov	r1, r4
  400bea:	47a8      	blx	r5
  400bec:	2800      	cmp	r0, #0
  400bee:	d1fa      	bne.n	400be6 <usart_serial_putchar+0xe>
  400bf0:	e015      	b.n	400c1e <usart_serial_putchar+0x46>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bf2:	4b11      	ldr	r3, [pc, #68]	; (400c38 <usart_serial_putchar+0x60>)
  400bf4:	4298      	cmp	r0, r3
  400bf6:	d107      	bne.n	400c08 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  400bf8:	461e      	mov	r6, r3
  400bfa:	4d0e      	ldr	r5, [pc, #56]	; (400c34 <usart_serial_putchar+0x5c>)
  400bfc:	4630      	mov	r0, r6
  400bfe:	4621      	mov	r1, r4
  400c00:	47a8      	blx	r5
  400c02:	2800      	cmp	r0, #0
  400c04:	d1fa      	bne.n	400bfc <usart_serial_putchar+0x24>
  400c06:	e00c      	b.n	400c22 <usart_serial_putchar+0x4a>
# endif
#endif /* ifdef UART */


#ifdef USART
	if (USART == p_usart) {
  400c08:	4b0c      	ldr	r3, [pc, #48]	; (400c3c <usart_serial_putchar+0x64>)
  400c0a:	4298      	cmp	r0, r3
  400c0c:	d10b      	bne.n	400c26 <usart_serial_putchar+0x4e>
		while (usart_write(p_usart, c)!=0);
  400c0e:	461e      	mov	r6, r3
  400c10:	4d0b      	ldr	r5, [pc, #44]	; (400c40 <usart_serial_putchar+0x68>)
  400c12:	4630      	mov	r0, r6
  400c14:	4621      	mov	r1, r4
  400c16:	47a8      	blx	r5
  400c18:	2800      	cmp	r0, #0
  400c1a:	d1fa      	bne.n	400c12 <usart_serial_putchar+0x3a>
  400c1c:	e005      	b.n	400c2a <usart_serial_putchar+0x52>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400c1e:	2001      	movs	r0, #1
  400c20:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400c22:	2001      	movs	r0, #1
  400c24:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400c26:	2000      	movs	r0, #0
  400c28:	bd70      	pop	{r4, r5, r6, pc}


#ifdef USART
	if (USART == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400c2a:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  400c2c:	bd70      	pop	{r4, r5, r6, pc}
  400c2e:	bf00      	nop
  400c30:	400e0600 	.word	0x400e0600
  400c34:	00400875 	.word	0x00400875
  400c38:	400e0800 	.word	0x400e0800
  400c3c:	40024000 	.word	0x40024000
  400c40:	00400899 	.word	0x00400899

00400c44 <Inicia_UART>:
const usart_serial_options_t uart_serial_options = {
	.baudrate = CONF_UART_BAUDRATE,
	.paritytype = CONF_UART_PARITY
};

Inicia_UART(){
  400c44:	b530      	push	{r4, r5, lr}
  400c46:	b085      	sub	sp, #20
  400c48:	2008      	movs	r0, #8
  400c4a:	4d12      	ldr	r5, [pc, #72]	; (400c94 <Inicia_UART+0x50>)
  400c4c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400c4e:	4c12      	ldr	r4, [pc, #72]	; (400c98 <Inicia_UART+0x54>)
  400c50:	4b12      	ldr	r3, [pc, #72]	; (400c9c <Inicia_UART+0x58>)
  400c52:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400c54:	4a12      	ldr	r2, [pc, #72]	; (400ca0 <Inicia_UART+0x5c>)
  400c56:	4b13      	ldr	r3, [pc, #76]	; (400ca4 <Inicia_UART+0x60>)
  400c58:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400c5a:	4a13      	ldr	r2, [pc, #76]	; (400ca8 <Inicia_UART+0x64>)
  400c5c:	4b13      	ldr	r3, [pc, #76]	; (400cac <Inicia_UART+0x68>)
  400c5e:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400c60:	4b13      	ldr	r3, [pc, #76]	; (400cb0 <Inicia_UART+0x6c>)
  400c62:	9300      	str	r3, [sp, #0]
	uart_settings.ul_baudrate = opt->baudrate;
  400c64:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400c68:	9301      	str	r3, [sp, #4]
	uart_settings.ul_mode = opt->paritytype;
  400c6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c6e:	9302      	str	r3, [sp, #8]
  400c70:	2008      	movs	r0, #8
  400c72:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400c74:	4620      	mov	r0, r4
  400c76:	4669      	mov	r1, sp
  400c78:	4b0e      	ldr	r3, [pc, #56]	; (400cb4 <Inicia_UART+0x70>)
  400c7a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400c7c:	4d0e      	ldr	r5, [pc, #56]	; (400cb8 <Inicia_UART+0x74>)
  400c7e:	682b      	ldr	r3, [r5, #0]
  400c80:	6898      	ldr	r0, [r3, #8]
  400c82:	2100      	movs	r1, #0
  400c84:	4c0d      	ldr	r4, [pc, #52]	; (400cbc <Inicia_UART+0x78>)
  400c86:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400c88:	682b      	ldr	r3, [r5, #0]
  400c8a:	6858      	ldr	r0, [r3, #4]
  400c8c:	2100      	movs	r1, #0
  400c8e:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}
  400c90:	b005      	add	sp, #20
  400c92:	bd30      	pop	{r4, r5, pc}
  400c94:	00400639 	.word	0x00400639
  400c98:	400e0600 	.word	0x400e0600
  400c9c:	20000948 	.word	0x20000948
  400ca0:	00400bd9 	.word	0x00400bd9
  400ca4:	20000944 	.word	0x20000944
  400ca8:	00400b71 	.word	0x00400b71
  400cac:	20000940 	.word	0x20000940
  400cb0:	02dc8000 	.word	0x02dc8000
  400cb4:	0040083d 	.word	0x0040083d
  400cb8:	20000440 	.word	0x20000440
  400cbc:	00401485 	.word	0x00401485

00400cc0 <main>:
#include "../Header/my_io.h"
#include "../Header/my_uart.h"
#include "../Header/my_twi.h"

int main(void)
{
  400cc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    SystemInit();
  400cc4:	4b24      	ldr	r3, [pc, #144]	; (400d58 <main+0x98>)
  400cc6:	4798      	blx	r3
	sysclk_init();
  400cc8:	4b24      	ldr	r3, [pc, #144]	; (400d5c <main+0x9c>)
  400cca:	4798      	blx	r3
	board_init();
  400ccc:	4b24      	ldr	r3, [pc, #144]	; (400d60 <main+0xa0>)
  400cce:	4798      	blx	r3
	
	/************************************************************************/
	/* Término da inicialização das variáveis                               */
	/************************************************************************/
		
	Conf_LED();
  400cd0:	4b24      	ldr	r3, [pc, #144]	; (400d64 <main+0xa4>)
  400cd2:	4798      	blx	r3
	Conf_Botao();		
  400cd4:	4b24      	ldr	r3, [pc, #144]	; (400d68 <main+0xa8>)
  400cd6:	4798      	blx	r3
	Conf_Pinos_UART();	
  400cd8:	4b24      	ldr	r3, [pc, #144]	; (400d6c <main+0xac>)
  400cda:	4798      	blx	r3
	Conf_TWI();
  400cdc:	4b24      	ldr	r3, [pc, #144]	; (400d70 <main+0xb0>)
  400cde:	4798      	blx	r3
	
	Inicia_TWI();
  400ce0:	4b24      	ldr	r3, [pc, #144]	; (400d74 <main+0xb4>)
  400ce2:	4798      	blx	r3
	Inicia_UART();
  400ce4:	4b24      	ldr	r3, [pc, #144]	; (400d78 <main+0xb8>)
  400ce6:	4798      	blx	r3

    //Conf_Pacote_Dados_tx();
	Conf_Pacote_Dados_rx();
  400ce8:	4b24      	ldr	r3, [pc, #144]	; (400d7c <main+0xbc>)
  400cea:	4798      	blx	r3
	
	printf(FRASE_DE_LOG "\n\r");
  400cec:	4824      	ldr	r0, [pc, #144]	; (400d80 <main+0xc0>)
  400cee:	4b25      	ldr	r3, [pc, #148]	; (400d84 <main+0xc4>)
  400cf0:	4798      	blx	r3

		while (1){			
			io_led_pisca(tempo);
  400cf2:	f8df a0cc 	ldr.w	sl, [pc, #204]	; 400dc0 <main+0x100>
			
			//Envio para Slave 01	
			ADDRESS = SLAVE_01;
  400cf6:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 400dc4 <main+0x104>
//			Le_pacote();
//			Compara_pacote_buffer();
			
			printf("\n*********************************************************************\n\r");
			printf(STRING_JUMP_LINE);
			delay_ms(2000);
  400cfa:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 400dc8 <main+0x108>
	Conf_Pacote_Dados_rx();
	
	printf(FRASE_DE_LOG "\n\r");

		while (1){			
			io_led_pisca(tempo);
  400cfe:	20c8      	movs	r0, #200	; 0xc8
  400d00:	47d0      	blx	sl
			
			//Envio para Slave 01	
			ADDRESS = SLAVE_01;
  400d02:	2340      	movs	r3, #64	; 0x40
  400d04:	f8c8 3000 	str.w	r3, [r8]
			COMANDO = 01;
  400d08:	2201      	movs	r2, #1
  400d0a:	4b1f      	ldr	r3, [pc, #124]	; (400d88 <main+0xc8>)
  400d0c:	701a      	strb	r2, [r3, #0]
			
			Conf_Pacote_Dados_tx();
  400d0e:	4b1f      	ldr	r3, [pc, #124]	; (400d8c <main+0xcc>)
  400d10:	4798      	blx	r3
			
			printf("Tamanho do vetor: \t%d\n\r", TEST_DATA_LENGTH);
  400d12:	481f      	ldr	r0, [pc, #124]	; (400d90 <main+0xd0>)
  400d14:	2125      	movs	r1, #37	; 0x25
  400d16:	4c1b      	ldr	r4, [pc, #108]	; (400d84 <main+0xc4>)
  400d18:	47a0      	blx	r4
			printf("Conteudo da memoria: \t%s\n\r", dados_teste);
  400d1a:	481e      	ldr	r0, [pc, #120]	; (400d94 <main+0xd4>)
  400d1c:	491e      	ldr	r1, [pc, #120]	; (400d98 <main+0xd8>)
  400d1e:	47a0      	blx	r4
			printf("Endereco para gravacao: \t%p\n\n\r", ADDRESS); // endereço da eeprom
  400d20:	481e      	ldr	r0, [pc, #120]	; (400d9c <main+0xdc>)
  400d22:	f8d8 1000 	ldr.w	r1, [r8]
  400d26:	47a0      	blx	r4
			//printf("Comando: \n\r", COMANDO);
										
			Escreve_pacote();
  400d28:	4b1d      	ldr	r3, [pc, #116]	; (400da0 <main+0xe0>)
  400d2a:	4798      	blx	r3
			Limpa_buffer();
  400d2c:	4b1d      	ldr	r3, [pc, #116]	; (400da4 <main+0xe4>)
  400d2e:	4798      	blx	r3
			Le_pacote();
  400d30:	4b1d      	ldr	r3, [pc, #116]	; (400da8 <main+0xe8>)
  400d32:	4798      	blx	r3
			Compara_pacote_buffer();
  400d34:	4b1d      	ldr	r3, [pc, #116]	; (400dac <main+0xec>)
  400d36:	4798      	blx	r3
				
			printf("\n*********************************************************************\n\r");
  400d38:	4f1d      	ldr	r7, [pc, #116]	; (400db0 <main+0xf0>)
  400d3a:	4638      	mov	r0, r7
  400d3c:	47a0      	blx	r4
			printf(STRING_JUMP_LINE);
  400d3e:	4e1d      	ldr	r6, [pc, #116]	; (400db4 <main+0xf4>)
  400d40:	4630      	mov	r0, r6
  400d42:	47a0      	blx	r4
			delay_ms(500);
  400d44:	481c      	ldr	r0, [pc, #112]	; (400db8 <main+0xf8>)
  400d46:	4d1d      	ldr	r5, [pc, #116]	; (400dbc <main+0xfc>)
  400d48:	47a8      	blx	r5
//			Escreve_pacote();
//			Limpa_buffer();
//			Le_pacote();
//			Compara_pacote_buffer();
			
			printf("\n*********************************************************************\n\r");
  400d4a:	4638      	mov	r0, r7
  400d4c:	47a0      	blx	r4
			printf(STRING_JUMP_LINE);
  400d4e:	4630      	mov	r0, r6
  400d50:	47a0      	blx	r4
			delay_ms(2000);
  400d52:	4648      	mov	r0, r9
  400d54:	47a8      	blx	r5
  400d56:	e7d2      	b.n	400cfe <main+0x3e>
  400d58:	004009b1 	.word	0x004009b1
  400d5c:	0040040d 	.word	0x0040040d
  400d60:	004004f9 	.word	0x004004f9
  400d64:	004001d1 	.word	0x004001d1
  400d68:	004001e9 	.word	0x004001e9
  400d6c:	004001fd 	.word	0x004001fd
  400d70:	0040028d 	.word	0x0040028d
  400d74:	004002d1 	.word	0x004002d1
  400d78:	00400c45 	.word	0x00400c45
  400d7c:	0040024d 	.word	0x0040024d
  400d80:	00403f54 	.word	0x00403f54
  400d84:	004013c9 	.word	0x004013c9
  400d88:	2000092c 	.word	0x2000092c
  400d8c:	00400219 	.word	0x00400219
  400d90:	00403fb8 	.word	0x00403fb8
  400d94:	00403fd0 	.word	0x00403fd0
  400d98:	00403f2c 	.word	0x00403f2c
  400d9c:	00403fec 	.word	0x00403fec
  400da0:	004002f9 	.word	0x004002f9
  400da4:	00400361 	.word	0x00400361
  400da8:	00400379 	.word	0x00400379
  400dac:	004003d5 	.word	0x004003d5
  400db0:	0040400c 	.word	0x0040400c
  400db4:	00403fb4 	.word	0x00403fb4
  400db8:	001a2925 	.word	0x001a2925
  400dbc:	20000001 	.word	0x20000001
  400dc0:	00400151 	.word	0x00400151
  400dc4:	20000930 	.word	0x20000930
  400dc8:	0068a493 	.word	0x0068a493

00400dcc <__aeabi_uldivmod>:
  400dcc:	b94b      	cbnz	r3, 400de2 <__aeabi_uldivmod+0x16>
  400dce:	b942      	cbnz	r2, 400de2 <__aeabi_uldivmod+0x16>
  400dd0:	2900      	cmp	r1, #0
  400dd2:	bf08      	it	eq
  400dd4:	2800      	cmpeq	r0, #0
  400dd6:	d002      	beq.n	400dde <__aeabi_uldivmod+0x12>
  400dd8:	f04f 31ff 	mov.w	r1, #4294967295
  400ddc:	4608      	mov	r0, r1
  400dde:	f000 b83b 	b.w	400e58 <__aeabi_idiv0>
  400de2:	b082      	sub	sp, #8
  400de4:	46ec      	mov	ip, sp
  400de6:	e92d 5000 	stmdb	sp!, {ip, lr}
  400dea:	f000 f81d 	bl	400e28 <__gnu_uldivmod_helper>
  400dee:	f8dd e004 	ldr.w	lr, [sp, #4]
  400df2:	b002      	add	sp, #8
  400df4:	bc0c      	pop	{r2, r3}
  400df6:	4770      	bx	lr

00400df8 <__gnu_ldivmod_helper>:
  400df8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  400dfc:	9e06      	ldr	r6, [sp, #24]
  400dfe:	4614      	mov	r4, r2
  400e00:	461d      	mov	r5, r3
  400e02:	4680      	mov	r8, r0
  400e04:	4689      	mov	r9, r1
  400e06:	f000 f829 	bl	400e5c <__divdi3>
  400e0a:	fb04 f301 	mul.w	r3, r4, r1
  400e0e:	fb00 3305 	mla	r3, r0, r5, r3
  400e12:	fba4 4500 	umull	r4, r5, r4, r0
  400e16:	441d      	add	r5, r3
  400e18:	ebb8 0404 	subs.w	r4, r8, r4
  400e1c:	eb69 0505 	sbc.w	r5, r9, r5
  400e20:	e9c6 4500 	strd	r4, r5, [r6]
  400e24:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

00400e28 <__gnu_uldivmod_helper>:
  400e28:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
  400e2c:	9e06      	ldr	r6, [sp, #24]
  400e2e:	4614      	mov	r4, r2
  400e30:	4680      	mov	r8, r0
  400e32:	4689      	mov	r9, r1
  400e34:	461d      	mov	r5, r3
  400e36:	f000 f95d 	bl	4010f4 <__udivdi3>
  400e3a:	fb00 f505 	mul.w	r5, r0, r5
  400e3e:	fb04 5301 	mla	r3, r4, r1, r5
  400e42:	fba0 4504 	umull	r4, r5, r0, r4
  400e46:	441d      	add	r5, r3
  400e48:	ebb8 0404 	subs.w	r4, r8, r4
  400e4c:	eb69 0505 	sbc.w	r5, r9, r5
  400e50:	e9c6 4500 	strd	r4, r5, [r6]
  400e54:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}

00400e58 <__aeabi_idiv0>:
  400e58:	4770      	bx	lr
  400e5a:	bf00      	nop

00400e5c <__divdi3>:
  400e5c:	2900      	cmp	r1, #0
  400e5e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  400e62:	f2c0 809f 	blt.w	400fa4 <__divdi3+0x148>
  400e66:	2400      	movs	r4, #0
  400e68:	2b00      	cmp	r3, #0
  400e6a:	f2c0 8096 	blt.w	400f9a <__divdi3+0x13e>
  400e6e:	4615      	mov	r5, r2
  400e70:	4606      	mov	r6, r0
  400e72:	460f      	mov	r7, r1
  400e74:	2b00      	cmp	r3, #0
  400e76:	d13e      	bne.n	400ef6 <__divdi3+0x9a>
  400e78:	428a      	cmp	r2, r1
  400e7a:	d957      	bls.n	400f2c <__divdi3+0xd0>
  400e7c:	fab2 f382 	clz	r3, r2
  400e80:	b14b      	cbz	r3, 400e96 <__divdi3+0x3a>
  400e82:	f1c3 0220 	rsb	r2, r3, #32
  400e86:	fa01 f703 	lsl.w	r7, r1, r3
  400e8a:	fa20 f202 	lsr.w	r2, r0, r2
  400e8e:	409d      	lsls	r5, r3
  400e90:	4317      	orrs	r7, r2
  400e92:	fa00 f603 	lsl.w	r6, r0, r3
  400e96:	0c29      	lsrs	r1, r5, #16
  400e98:	fbb7 f2f1 	udiv	r2, r7, r1
  400e9c:	0c33      	lsrs	r3, r6, #16
  400e9e:	fb01 7c12 	mls	ip, r1, r2, r7
  400ea2:	b2a8      	uxth	r0, r5
  400ea4:	ea43 470c 	orr.w	r7, r3, ip, lsl #16
  400ea8:	fb00 f302 	mul.w	r3, r0, r2
  400eac:	42bb      	cmp	r3, r7
  400eae:	d909      	bls.n	400ec4 <__divdi3+0x68>
  400eb0:	197f      	adds	r7, r7, r5
  400eb2:	f102 3cff 	add.w	ip, r2, #4294967295
  400eb6:	f080 8101 	bcs.w	4010bc <__divdi3+0x260>
  400eba:	42bb      	cmp	r3, r7
  400ebc:	f240 80fe 	bls.w	4010bc <__divdi3+0x260>
  400ec0:	3a02      	subs	r2, #2
  400ec2:	442f      	add	r7, r5
  400ec4:	1aff      	subs	r7, r7, r3
  400ec6:	fbb7 f3f1 	udiv	r3, r7, r1
  400eca:	b2b6      	uxth	r6, r6
  400ecc:	fb01 7113 	mls	r1, r1, r3, r7
  400ed0:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  400ed4:	fb00 f003 	mul.w	r0, r0, r3
  400ed8:	4288      	cmp	r0, r1
  400eda:	d908      	bls.n	400eee <__divdi3+0x92>
  400edc:	1949      	adds	r1, r1, r5
  400ede:	f103 37ff 	add.w	r7, r3, #4294967295
  400ee2:	f080 80ed 	bcs.w	4010c0 <__divdi3+0x264>
  400ee6:	4288      	cmp	r0, r1
  400ee8:	f240 80ea 	bls.w	4010c0 <__divdi3+0x264>
  400eec:	3b02      	subs	r3, #2
  400eee:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400ef2:	2300      	movs	r3, #0
  400ef4:	e003      	b.n	400efe <__divdi3+0xa2>
  400ef6:	428b      	cmp	r3, r1
  400ef8:	d90a      	bls.n	400f10 <__divdi3+0xb4>
  400efa:	2300      	movs	r3, #0
  400efc:	461a      	mov	r2, r3
  400efe:	4610      	mov	r0, r2
  400f00:	4619      	mov	r1, r3
  400f02:	b114      	cbz	r4, 400f0a <__divdi3+0xae>
  400f04:	4240      	negs	r0, r0
  400f06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400f0a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  400f0e:	4770      	bx	lr
  400f10:	fab3 f883 	clz	r8, r3
  400f14:	f1b8 0f00 	cmp.w	r8, #0
  400f18:	f040 8084 	bne.w	401024 <__divdi3+0x1c8>
  400f1c:	428b      	cmp	r3, r1
  400f1e:	d302      	bcc.n	400f26 <__divdi3+0xca>
  400f20:	4282      	cmp	r2, r0
  400f22:	f200 80de 	bhi.w	4010e2 <__divdi3+0x286>
  400f26:	2300      	movs	r3, #0
  400f28:	2201      	movs	r2, #1
  400f2a:	e7e8      	b.n	400efe <__divdi3+0xa2>
  400f2c:	b912      	cbnz	r2, 400f34 <__divdi3+0xd8>
  400f2e:	2301      	movs	r3, #1
  400f30:	fbb3 f5f2 	udiv	r5, r3, r2
  400f34:	fab5 f285 	clz	r2, r5
  400f38:	2a00      	cmp	r2, #0
  400f3a:	d139      	bne.n	400fb0 <__divdi3+0x154>
  400f3c:	1b7f      	subs	r7, r7, r5
  400f3e:	0c28      	lsrs	r0, r5, #16
  400f40:	fa1f fc85 	uxth.w	ip, r5
  400f44:	2301      	movs	r3, #1
  400f46:	fbb7 f1f0 	udiv	r1, r7, r0
  400f4a:	0c32      	lsrs	r2, r6, #16
  400f4c:	fb00 7711 	mls	r7, r0, r1, r7
  400f50:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  400f54:	fb0c f201 	mul.w	r2, ip, r1
  400f58:	42ba      	cmp	r2, r7
  400f5a:	d907      	bls.n	400f6c <__divdi3+0x110>
  400f5c:	197f      	adds	r7, r7, r5
  400f5e:	f101 38ff 	add.w	r8, r1, #4294967295
  400f62:	d202      	bcs.n	400f6a <__divdi3+0x10e>
  400f64:	42ba      	cmp	r2, r7
  400f66:	f200 80c1 	bhi.w	4010ec <__divdi3+0x290>
  400f6a:	4641      	mov	r1, r8
  400f6c:	1abf      	subs	r7, r7, r2
  400f6e:	fbb7 f2f0 	udiv	r2, r7, r0
  400f72:	b2b6      	uxth	r6, r6
  400f74:	fb00 7012 	mls	r0, r0, r2, r7
  400f78:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  400f7c:	fb0c fc02 	mul.w	ip, ip, r2
  400f80:	4584      	cmp	ip, r0
  400f82:	d907      	bls.n	400f94 <__divdi3+0x138>
  400f84:	1940      	adds	r0, r0, r5
  400f86:	f102 37ff 	add.w	r7, r2, #4294967295
  400f8a:	d202      	bcs.n	400f92 <__divdi3+0x136>
  400f8c:	4584      	cmp	ip, r0
  400f8e:	f200 80ab 	bhi.w	4010e8 <__divdi3+0x28c>
  400f92:	463a      	mov	r2, r7
  400f94:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  400f98:	e7b1      	b.n	400efe <__divdi3+0xa2>
  400f9a:	43e4      	mvns	r4, r4
  400f9c:	4252      	negs	r2, r2
  400f9e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  400fa2:	e764      	b.n	400e6e <__divdi3+0x12>
  400fa4:	4240      	negs	r0, r0
  400fa6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400faa:	f04f 34ff 	mov.w	r4, #4294967295
  400fae:	e75b      	b.n	400e68 <__divdi3+0xc>
  400fb0:	4095      	lsls	r5, r2
  400fb2:	f1c2 0320 	rsb	r3, r2, #32
  400fb6:	fa27 f103 	lsr.w	r1, r7, r3
  400fba:	0c28      	lsrs	r0, r5, #16
  400fbc:	fa26 f303 	lsr.w	r3, r6, r3
  400fc0:	4097      	lsls	r7, r2
  400fc2:	fbb1 f8f0 	udiv	r8, r1, r0
  400fc6:	431f      	orrs	r7, r3
  400fc8:	0c3b      	lsrs	r3, r7, #16
  400fca:	fb00 1118 	mls	r1, r0, r8, r1
  400fce:	fa1f fc85 	uxth.w	ip, r5
  400fd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  400fd6:	fb0c f308 	mul.w	r3, ip, r8
  400fda:	428b      	cmp	r3, r1
  400fdc:	fa06 f602 	lsl.w	r6, r6, r2
  400fe0:	d908      	bls.n	400ff4 <__divdi3+0x198>
  400fe2:	1949      	adds	r1, r1, r5
  400fe4:	f108 32ff 	add.w	r2, r8, #4294967295
  400fe8:	d279      	bcs.n	4010de <__divdi3+0x282>
  400fea:	428b      	cmp	r3, r1
  400fec:	d977      	bls.n	4010de <__divdi3+0x282>
  400fee:	f1a8 0802 	sub.w	r8, r8, #2
  400ff2:	4429      	add	r1, r5
  400ff4:	1ac9      	subs	r1, r1, r3
  400ff6:	fbb1 f3f0 	udiv	r3, r1, r0
  400ffa:	b2bf      	uxth	r7, r7
  400ffc:	fb00 1113 	mls	r1, r0, r3, r1
  401000:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
  401004:	fb0c f203 	mul.w	r2, ip, r3
  401008:	42ba      	cmp	r2, r7
  40100a:	d907      	bls.n	40101c <__divdi3+0x1c0>
  40100c:	197f      	adds	r7, r7, r5
  40100e:	f103 31ff 	add.w	r1, r3, #4294967295
  401012:	d260      	bcs.n	4010d6 <__divdi3+0x27a>
  401014:	42ba      	cmp	r2, r7
  401016:	d95e      	bls.n	4010d6 <__divdi3+0x27a>
  401018:	3b02      	subs	r3, #2
  40101a:	442f      	add	r7, r5
  40101c:	1abf      	subs	r7, r7, r2
  40101e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  401022:	e790      	b.n	400f46 <__divdi3+0xea>
  401024:	f1c8 0220 	rsb	r2, r8, #32
  401028:	fa03 fc08 	lsl.w	ip, r3, r8
  40102c:	fa25 f302 	lsr.w	r3, r5, r2
  401030:	ea43 0c0c 	orr.w	ip, r3, ip
  401034:	ea4f 491c 	mov.w	r9, ip, lsr #16
  401038:	fa21 f302 	lsr.w	r3, r1, r2
  40103c:	fa01 f708 	lsl.w	r7, r1, r8
  401040:	fa20 f202 	lsr.w	r2, r0, r2
  401044:	fbb3 f1f9 	udiv	r1, r3, r9
  401048:	4317      	orrs	r7, r2
  40104a:	fb09 3311 	mls	r3, r9, r1, r3
  40104e:	0c3a      	lsrs	r2, r7, #16
  401050:	fa1f fb8c 	uxth.w	fp, ip
  401054:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  401058:	fb0b fa01 	mul.w	sl, fp, r1
  40105c:	459a      	cmp	sl, r3
  40105e:	fa05 f008 	lsl.w	r0, r5, r8
  401062:	d908      	bls.n	401076 <__divdi3+0x21a>
  401064:	eb13 030c 	adds.w	r3, r3, ip
  401068:	f101 32ff 	add.w	r2, r1, #4294967295
  40106c:	d235      	bcs.n	4010da <__divdi3+0x27e>
  40106e:	459a      	cmp	sl, r3
  401070:	d933      	bls.n	4010da <__divdi3+0x27e>
  401072:	3902      	subs	r1, #2
  401074:	4463      	add	r3, ip
  401076:	ebca 0303 	rsb	r3, sl, r3
  40107a:	fbb3 f2f9 	udiv	r2, r3, r9
  40107e:	fb09 3312 	mls	r3, r9, r2, r3
  401082:	b2bf      	uxth	r7, r7
  401084:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  401088:	fb0b f902 	mul.w	r9, fp, r2
  40108c:	45b9      	cmp	r9, r7
  40108e:	d908      	bls.n	4010a2 <__divdi3+0x246>
  401090:	eb17 070c 	adds.w	r7, r7, ip
  401094:	f102 33ff 	add.w	r3, r2, #4294967295
  401098:	d21b      	bcs.n	4010d2 <__divdi3+0x276>
  40109a:	45b9      	cmp	r9, r7
  40109c:	d919      	bls.n	4010d2 <__divdi3+0x276>
  40109e:	3a02      	subs	r2, #2
  4010a0:	4467      	add	r7, ip
  4010a2:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  4010a6:	fba5 0100 	umull	r0, r1, r5, r0
  4010aa:	ebc9 0707 	rsb	r7, r9, r7
  4010ae:	428f      	cmp	r7, r1
  4010b0:	f04f 0300 	mov.w	r3, #0
  4010b4:	d30a      	bcc.n	4010cc <__divdi3+0x270>
  4010b6:	d005      	beq.n	4010c4 <__divdi3+0x268>
  4010b8:	462a      	mov	r2, r5
  4010ba:	e720      	b.n	400efe <__divdi3+0xa2>
  4010bc:	4662      	mov	r2, ip
  4010be:	e701      	b.n	400ec4 <__divdi3+0x68>
  4010c0:	463b      	mov	r3, r7
  4010c2:	e714      	b.n	400eee <__divdi3+0x92>
  4010c4:	fa06 f608 	lsl.w	r6, r6, r8
  4010c8:	4286      	cmp	r6, r0
  4010ca:	d2f5      	bcs.n	4010b8 <__divdi3+0x25c>
  4010cc:	1e6a      	subs	r2, r5, #1
  4010ce:	2300      	movs	r3, #0
  4010d0:	e715      	b.n	400efe <__divdi3+0xa2>
  4010d2:	461a      	mov	r2, r3
  4010d4:	e7e5      	b.n	4010a2 <__divdi3+0x246>
  4010d6:	460b      	mov	r3, r1
  4010d8:	e7a0      	b.n	40101c <__divdi3+0x1c0>
  4010da:	4611      	mov	r1, r2
  4010dc:	e7cb      	b.n	401076 <__divdi3+0x21a>
  4010de:	4690      	mov	r8, r2
  4010e0:	e788      	b.n	400ff4 <__divdi3+0x198>
  4010e2:	4643      	mov	r3, r8
  4010e4:	4642      	mov	r2, r8
  4010e6:	e70a      	b.n	400efe <__divdi3+0xa2>
  4010e8:	3a02      	subs	r2, #2
  4010ea:	e753      	b.n	400f94 <__divdi3+0x138>
  4010ec:	3902      	subs	r1, #2
  4010ee:	442f      	add	r7, r5
  4010f0:	e73c      	b.n	400f6c <__divdi3+0x110>
  4010f2:	bf00      	nop

004010f4 <__udivdi3>:
  4010f4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4010f8:	4614      	mov	r4, r2
  4010fa:	4605      	mov	r5, r0
  4010fc:	460e      	mov	r6, r1
  4010fe:	2b00      	cmp	r3, #0
  401100:	d143      	bne.n	40118a <__udivdi3+0x96>
  401102:	428a      	cmp	r2, r1
  401104:	d953      	bls.n	4011ae <__udivdi3+0xba>
  401106:	fab2 f782 	clz	r7, r2
  40110a:	b157      	cbz	r7, 401122 <__udivdi3+0x2e>
  40110c:	f1c7 0620 	rsb	r6, r7, #32
  401110:	fa20 f606 	lsr.w	r6, r0, r6
  401114:	fa01 f307 	lsl.w	r3, r1, r7
  401118:	fa02 f407 	lsl.w	r4, r2, r7
  40111c:	431e      	orrs	r6, r3
  40111e:	fa00 f507 	lsl.w	r5, r0, r7
  401122:	0c21      	lsrs	r1, r4, #16
  401124:	fbb6 f2f1 	udiv	r2, r6, r1
  401128:	0c2b      	lsrs	r3, r5, #16
  40112a:	fb01 6712 	mls	r7, r1, r2, r6
  40112e:	b2a0      	uxth	r0, r4
  401130:	ea43 4607 	orr.w	r6, r3, r7, lsl #16
  401134:	fb00 f302 	mul.w	r3, r0, r2
  401138:	42b3      	cmp	r3, r6
  40113a:	d909      	bls.n	401150 <__udivdi3+0x5c>
  40113c:	1936      	adds	r6, r6, r4
  40113e:	f102 37ff 	add.w	r7, r2, #4294967295
  401142:	f080 80f6 	bcs.w	401332 <__udivdi3+0x23e>
  401146:	42b3      	cmp	r3, r6
  401148:	f240 80f3 	bls.w	401332 <__udivdi3+0x23e>
  40114c:	3a02      	subs	r2, #2
  40114e:	4426      	add	r6, r4
  401150:	1af6      	subs	r6, r6, r3
  401152:	fbb6 f3f1 	udiv	r3, r6, r1
  401156:	b2ad      	uxth	r5, r5
  401158:	fb01 6113 	mls	r1, r1, r3, r6
  40115c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  401160:	fb00 f003 	mul.w	r0, r0, r3
  401164:	4288      	cmp	r0, r1
  401166:	d908      	bls.n	40117a <__udivdi3+0x86>
  401168:	1909      	adds	r1, r1, r4
  40116a:	f103 36ff 	add.w	r6, r3, #4294967295
  40116e:	f080 80e2 	bcs.w	401336 <__udivdi3+0x242>
  401172:	4288      	cmp	r0, r1
  401174:	f240 80df 	bls.w	401336 <__udivdi3+0x242>
  401178:	3b02      	subs	r3, #2
  40117a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40117e:	2300      	movs	r3, #0
  401180:	4610      	mov	r0, r2
  401182:	4619      	mov	r1, r3
  401184:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401188:	4770      	bx	lr
  40118a:	428b      	cmp	r3, r1
  40118c:	d84a      	bhi.n	401224 <__udivdi3+0x130>
  40118e:	fab3 f683 	clz	r6, r3
  401192:	2e00      	cmp	r6, #0
  401194:	d14d      	bne.n	401232 <__udivdi3+0x13e>
  401196:	428b      	cmp	r3, r1
  401198:	d302      	bcc.n	4011a0 <__udivdi3+0xac>
  40119a:	4282      	cmp	r2, r0
  40119c:	f200 80d6 	bhi.w	40134c <__udivdi3+0x258>
  4011a0:	2300      	movs	r3, #0
  4011a2:	2201      	movs	r2, #1
  4011a4:	4610      	mov	r0, r2
  4011a6:	4619      	mov	r1, r3
  4011a8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4011ac:	4770      	bx	lr
  4011ae:	b912      	cbnz	r2, 4011b6 <__udivdi3+0xc2>
  4011b0:	2401      	movs	r4, #1
  4011b2:	fbb4 f4f2 	udiv	r4, r4, r2
  4011b6:	fab4 f284 	clz	r2, r4
  4011ba:	2a00      	cmp	r2, #0
  4011bc:	d17c      	bne.n	4012b8 <__udivdi3+0x1c4>
  4011be:	1b09      	subs	r1, r1, r4
  4011c0:	0c26      	lsrs	r6, r4, #16
  4011c2:	b2a7      	uxth	r7, r4
  4011c4:	2301      	movs	r3, #1
  4011c6:	fbb1 f0f6 	udiv	r0, r1, r6
  4011ca:	0c2a      	lsrs	r2, r5, #16
  4011cc:	fb06 1110 	mls	r1, r6, r0, r1
  4011d0:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
  4011d4:	fb07 f200 	mul.w	r2, r7, r0
  4011d8:	428a      	cmp	r2, r1
  4011da:	d907      	bls.n	4011ec <__udivdi3+0xf8>
  4011dc:	1909      	adds	r1, r1, r4
  4011de:	f100 3cff 	add.w	ip, r0, #4294967295
  4011e2:	d202      	bcs.n	4011ea <__udivdi3+0xf6>
  4011e4:	428a      	cmp	r2, r1
  4011e6:	f200 80c3 	bhi.w	401370 <__udivdi3+0x27c>
  4011ea:	4660      	mov	r0, ip
  4011ec:	1a89      	subs	r1, r1, r2
  4011ee:	fbb1 f2f6 	udiv	r2, r1, r6
  4011f2:	b2ad      	uxth	r5, r5
  4011f4:	fb06 1112 	mls	r1, r6, r2, r1
  4011f8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  4011fc:	fb07 f702 	mul.w	r7, r7, r2
  401200:	42af      	cmp	r7, r5
  401202:	d908      	bls.n	401216 <__udivdi3+0x122>
  401204:	192c      	adds	r4, r5, r4
  401206:	f102 31ff 	add.w	r1, r2, #4294967295
  40120a:	f080 8096 	bcs.w	40133a <__udivdi3+0x246>
  40120e:	42a7      	cmp	r7, r4
  401210:	f240 8093 	bls.w	40133a <__udivdi3+0x246>
  401214:	3a02      	subs	r2, #2
  401216:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40121a:	4610      	mov	r0, r2
  40121c:	4619      	mov	r1, r3
  40121e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401222:	4770      	bx	lr
  401224:	2300      	movs	r3, #0
  401226:	461a      	mov	r2, r3
  401228:	4610      	mov	r0, r2
  40122a:	4619      	mov	r1, r3
  40122c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  401230:	4770      	bx	lr
  401232:	f1c6 0520 	rsb	r5, r6, #32
  401236:	fa22 f405 	lsr.w	r4, r2, r5
  40123a:	40b3      	lsls	r3, r6
  40123c:	431c      	orrs	r4, r3
  40123e:	ea4f 4814 	mov.w	r8, r4, lsr #16
  401242:	fa21 f305 	lsr.w	r3, r1, r5
  401246:	fa01 f706 	lsl.w	r7, r1, r6
  40124a:	fa20 f505 	lsr.w	r5, r0, r5
  40124e:	fbb3 fcf8 	udiv	ip, r3, r8
  401252:	432f      	orrs	r7, r5
  401254:	fb08 331c 	mls	r3, r8, ip, r3
  401258:	0c3d      	lsrs	r5, r7, #16
  40125a:	fa1f fa84 	uxth.w	sl, r4
  40125e:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  401262:	fb0a f90c 	mul.w	r9, sl, ip
  401266:	4599      	cmp	r9, r3
  401268:	fa02 fb06 	lsl.w	fp, r2, r6
  40126c:	d904      	bls.n	401278 <__udivdi3+0x184>
  40126e:	191b      	adds	r3, r3, r4
  401270:	f10c 32ff 	add.w	r2, ip, #4294967295
  401274:	d36d      	bcc.n	401352 <__udivdi3+0x25e>
  401276:	4694      	mov	ip, r2
  401278:	ebc9 0303 	rsb	r3, r9, r3
  40127c:	fbb3 f5f8 	udiv	r5, r3, r8
  401280:	fb08 3315 	mls	r3, r8, r5, r3
  401284:	b2bf      	uxth	r7, r7
  401286:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40128a:	fb0a f805 	mul.w	r8, sl, r5
  40128e:	45b8      	cmp	r8, r7
  401290:	d904      	bls.n	40129c <__udivdi3+0x1a8>
  401292:	193f      	adds	r7, r7, r4
  401294:	f105 33ff 	add.w	r3, r5, #4294967295
  401298:	d361      	bcc.n	40135e <__udivdi3+0x26a>
  40129a:	461d      	mov	r5, r3
  40129c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  4012a0:	fbac 230b 	umull	r2, r3, ip, fp
  4012a4:	ebc8 0707 	rsb	r7, r8, r7
  4012a8:	429f      	cmp	r7, r3
  4012aa:	f04f 0500 	mov.w	r5, #0
  4012ae:	d349      	bcc.n	401344 <__udivdi3+0x250>
  4012b0:	d045      	beq.n	40133e <__udivdi3+0x24a>
  4012b2:	4662      	mov	r2, ip
  4012b4:	462b      	mov	r3, r5
  4012b6:	e763      	b.n	401180 <__udivdi3+0x8c>
  4012b8:	4094      	lsls	r4, r2
  4012ba:	f1c2 0320 	rsb	r3, r2, #32
  4012be:	fa21 fc03 	lsr.w	ip, r1, r3
  4012c2:	0c26      	lsrs	r6, r4, #16
  4012c4:	fa20 f303 	lsr.w	r3, r0, r3
  4012c8:	fa01 f502 	lsl.w	r5, r1, r2
  4012cc:	fbbc f8f6 	udiv	r8, ip, r6
  4012d0:	ea43 0105 	orr.w	r1, r3, r5
  4012d4:	0c0b      	lsrs	r3, r1, #16
  4012d6:	fb06 cc18 	mls	ip, r6, r8, ip
  4012da:	b2a7      	uxth	r7, r4
  4012dc:	ea43 4c0c 	orr.w	ip, r3, ip, lsl #16
  4012e0:	fb07 f308 	mul.w	r3, r7, r8
  4012e4:	4563      	cmp	r3, ip
  4012e6:	fa00 f502 	lsl.w	r5, r0, r2
  4012ea:	d909      	bls.n	401300 <__udivdi3+0x20c>
  4012ec:	eb1c 0c04 	adds.w	ip, ip, r4
  4012f0:	f108 32ff 	add.w	r2, r8, #4294967295
  4012f4:	d23a      	bcs.n	40136c <__udivdi3+0x278>
  4012f6:	4563      	cmp	r3, ip
  4012f8:	d938      	bls.n	40136c <__udivdi3+0x278>
  4012fa:	f1a8 0802 	sub.w	r8, r8, #2
  4012fe:	44a4      	add	ip, r4
  401300:	ebc3 0c0c 	rsb	ip, r3, ip
  401304:	fbbc f3f6 	udiv	r3, ip, r6
  401308:	b289      	uxth	r1, r1
  40130a:	fb06 cc13 	mls	ip, r6, r3, ip
  40130e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
  401312:	fb07 f203 	mul.w	r2, r7, r3
  401316:	428a      	cmp	r2, r1
  401318:	d907      	bls.n	40132a <__udivdi3+0x236>
  40131a:	1909      	adds	r1, r1, r4
  40131c:	f103 30ff 	add.w	r0, r3, #4294967295
  401320:	d222      	bcs.n	401368 <__udivdi3+0x274>
  401322:	428a      	cmp	r2, r1
  401324:	d920      	bls.n	401368 <__udivdi3+0x274>
  401326:	3b02      	subs	r3, #2
  401328:	4421      	add	r1, r4
  40132a:	1a89      	subs	r1, r1, r2
  40132c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  401330:	e749      	b.n	4011c6 <__udivdi3+0xd2>
  401332:	463a      	mov	r2, r7
  401334:	e70c      	b.n	401150 <__udivdi3+0x5c>
  401336:	4633      	mov	r3, r6
  401338:	e71f      	b.n	40117a <__udivdi3+0x86>
  40133a:	460a      	mov	r2, r1
  40133c:	e76b      	b.n	401216 <__udivdi3+0x122>
  40133e:	40b0      	lsls	r0, r6
  401340:	4290      	cmp	r0, r2
  401342:	d2b6      	bcs.n	4012b2 <__udivdi3+0x1be>
  401344:	f10c 32ff 	add.w	r2, ip, #4294967295
  401348:	2300      	movs	r3, #0
  40134a:	e719      	b.n	401180 <__udivdi3+0x8c>
  40134c:	4633      	mov	r3, r6
  40134e:	4632      	mov	r2, r6
  401350:	e716      	b.n	401180 <__udivdi3+0x8c>
  401352:	4599      	cmp	r9, r3
  401354:	d98f      	bls.n	401276 <__udivdi3+0x182>
  401356:	f1ac 0c02 	sub.w	ip, ip, #2
  40135a:	4423      	add	r3, r4
  40135c:	e78c      	b.n	401278 <__udivdi3+0x184>
  40135e:	45b8      	cmp	r8, r7
  401360:	d99b      	bls.n	40129a <__udivdi3+0x1a6>
  401362:	3d02      	subs	r5, #2
  401364:	4427      	add	r7, r4
  401366:	e799      	b.n	40129c <__udivdi3+0x1a8>
  401368:	4603      	mov	r3, r0
  40136a:	e7de      	b.n	40132a <__udivdi3+0x236>
  40136c:	4690      	mov	r8, r2
  40136e:	e7c7      	b.n	401300 <__udivdi3+0x20c>
  401370:	3802      	subs	r0, #2
  401372:	4421      	add	r1, r4
  401374:	e73a      	b.n	4011ec <__udivdi3+0xf8>
  401376:	bf00      	nop

00401378 <__libc_init_array>:
  401378:	b570      	push	{r4, r5, r6, lr}
  40137a:	4e0f      	ldr	r6, [pc, #60]	; (4013b8 <__libc_init_array+0x40>)
  40137c:	4d0f      	ldr	r5, [pc, #60]	; (4013bc <__libc_init_array+0x44>)
  40137e:	1b76      	subs	r6, r6, r5
  401380:	10b6      	asrs	r6, r6, #2
  401382:	d007      	beq.n	401394 <__libc_init_array+0x1c>
  401384:	3d04      	subs	r5, #4
  401386:	2400      	movs	r4, #0
  401388:	3401      	adds	r4, #1
  40138a:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40138e:	4798      	blx	r3
  401390:	42a6      	cmp	r6, r4
  401392:	d1f9      	bne.n	401388 <__libc_init_array+0x10>
  401394:	4e0a      	ldr	r6, [pc, #40]	; (4013c0 <__libc_init_array+0x48>)
  401396:	4d0b      	ldr	r5, [pc, #44]	; (4013c4 <__libc_init_array+0x4c>)
  401398:	1b76      	subs	r6, r6, r5
  40139a:	f002 fe89 	bl	4040b0 <_init>
  40139e:	10b6      	asrs	r6, r6, #2
  4013a0:	d008      	beq.n	4013b4 <__libc_init_array+0x3c>
  4013a2:	3d04      	subs	r5, #4
  4013a4:	2400      	movs	r4, #0
  4013a6:	3401      	adds	r4, #1
  4013a8:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4013ac:	4798      	blx	r3
  4013ae:	42a6      	cmp	r6, r4
  4013b0:	d1f9      	bne.n	4013a6 <__libc_init_array+0x2e>
  4013b2:	bd70      	pop	{r4, r5, r6, pc}
  4013b4:	bd70      	pop	{r4, r5, r6, pc}
  4013b6:	bf00      	nop
  4013b8:	004040bc 	.word	0x004040bc
  4013bc:	004040bc 	.word	0x004040bc
  4013c0:	004040c4 	.word	0x004040c4
  4013c4:	004040bc 	.word	0x004040bc

004013c8 <iprintf>:
  4013c8:	b40f      	push	{r0, r1, r2, r3}
  4013ca:	b500      	push	{lr}
  4013cc:	4a07      	ldr	r2, [pc, #28]	; (4013ec <iprintf+0x24>)
  4013ce:	b083      	sub	sp, #12
  4013d0:	ab04      	add	r3, sp, #16
  4013d2:	6810      	ldr	r0, [r2, #0]
  4013d4:	f853 2b04 	ldr.w	r2, [r3], #4
  4013d8:	6881      	ldr	r1, [r0, #8]
  4013da:	9301      	str	r3, [sp, #4]
  4013dc:	f000 f916 	bl	40160c <_vfiprintf_r>
  4013e0:	b003      	add	sp, #12
  4013e2:	f85d eb04 	ldr.w	lr, [sp], #4
  4013e6:	b004      	add	sp, #16
  4013e8:	4770      	bx	lr
  4013ea:	bf00      	nop
  4013ec:	20000440 	.word	0x20000440

004013f0 <memset>:
  4013f0:	b4f0      	push	{r4, r5, r6, r7}
  4013f2:	0784      	lsls	r4, r0, #30
  4013f4:	d043      	beq.n	40147e <memset+0x8e>
  4013f6:	1e54      	subs	r4, r2, #1
  4013f8:	2a00      	cmp	r2, #0
  4013fa:	d03e      	beq.n	40147a <memset+0x8a>
  4013fc:	b2cd      	uxtb	r5, r1
  4013fe:	4603      	mov	r3, r0
  401400:	e003      	b.n	40140a <memset+0x1a>
  401402:	1e62      	subs	r2, r4, #1
  401404:	2c00      	cmp	r4, #0
  401406:	d038      	beq.n	40147a <memset+0x8a>
  401408:	4614      	mov	r4, r2
  40140a:	f803 5b01 	strb.w	r5, [r3], #1
  40140e:	079a      	lsls	r2, r3, #30
  401410:	d1f7      	bne.n	401402 <memset+0x12>
  401412:	2c03      	cmp	r4, #3
  401414:	d92a      	bls.n	40146c <memset+0x7c>
  401416:	b2cd      	uxtb	r5, r1
  401418:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40141c:	2c0f      	cmp	r4, #15
  40141e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401422:	d915      	bls.n	401450 <memset+0x60>
  401424:	f1a4 0710 	sub.w	r7, r4, #16
  401428:	093f      	lsrs	r7, r7, #4
  40142a:	f103 0610 	add.w	r6, r3, #16
  40142e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  401432:	461a      	mov	r2, r3
  401434:	6015      	str	r5, [r2, #0]
  401436:	6055      	str	r5, [r2, #4]
  401438:	6095      	str	r5, [r2, #8]
  40143a:	60d5      	str	r5, [r2, #12]
  40143c:	3210      	adds	r2, #16
  40143e:	42b2      	cmp	r2, r6
  401440:	d1f8      	bne.n	401434 <memset+0x44>
  401442:	f004 040f 	and.w	r4, r4, #15
  401446:	3701      	adds	r7, #1
  401448:	2c03      	cmp	r4, #3
  40144a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40144e:	d90d      	bls.n	40146c <memset+0x7c>
  401450:	461e      	mov	r6, r3
  401452:	4622      	mov	r2, r4
  401454:	3a04      	subs	r2, #4
  401456:	2a03      	cmp	r2, #3
  401458:	f846 5b04 	str.w	r5, [r6], #4
  40145c:	d8fa      	bhi.n	401454 <memset+0x64>
  40145e:	1f22      	subs	r2, r4, #4
  401460:	f022 0203 	bic.w	r2, r2, #3
  401464:	3204      	adds	r2, #4
  401466:	4413      	add	r3, r2
  401468:	f004 0403 	and.w	r4, r4, #3
  40146c:	b12c      	cbz	r4, 40147a <memset+0x8a>
  40146e:	b2c9      	uxtb	r1, r1
  401470:	441c      	add	r4, r3
  401472:	f803 1b01 	strb.w	r1, [r3], #1
  401476:	42a3      	cmp	r3, r4
  401478:	d1fb      	bne.n	401472 <memset+0x82>
  40147a:	bcf0      	pop	{r4, r5, r6, r7}
  40147c:	4770      	bx	lr
  40147e:	4614      	mov	r4, r2
  401480:	4603      	mov	r3, r0
  401482:	e7c6      	b.n	401412 <memset+0x22>

00401484 <setbuf>:
  401484:	2900      	cmp	r1, #0
  401486:	bf0c      	ite	eq
  401488:	2202      	moveq	r2, #2
  40148a:	2200      	movne	r2, #0
  40148c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401490:	f000 b800 	b.w	401494 <setvbuf>

00401494 <setvbuf>:
  401494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401498:	4c3c      	ldr	r4, [pc, #240]	; (40158c <setvbuf+0xf8>)
  40149a:	6825      	ldr	r5, [r4, #0]
  40149c:	4688      	mov	r8, r1
  40149e:	4604      	mov	r4, r0
  4014a0:	4616      	mov	r6, r2
  4014a2:	461f      	mov	r7, r3
  4014a4:	b115      	cbz	r5, 4014ac <setvbuf+0x18>
  4014a6:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4014a8:	2b00      	cmp	r3, #0
  4014aa:	d04f      	beq.n	40154c <setvbuf+0xb8>
  4014ac:	2e02      	cmp	r6, #2
  4014ae:	d830      	bhi.n	401512 <setvbuf+0x7e>
  4014b0:	2f00      	cmp	r7, #0
  4014b2:	db2e      	blt.n	401512 <setvbuf+0x7e>
  4014b4:	4628      	mov	r0, r5
  4014b6:	4621      	mov	r1, r4
  4014b8:	f001 f82a 	bl	402510 <_fflush_r>
  4014bc:	89a3      	ldrh	r3, [r4, #12]
  4014be:	2200      	movs	r2, #0
  4014c0:	6062      	str	r2, [r4, #4]
  4014c2:	61a2      	str	r2, [r4, #24]
  4014c4:	061a      	lsls	r2, r3, #24
  4014c6:	d428      	bmi.n	40151a <setvbuf+0x86>
  4014c8:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4014cc:	b29b      	uxth	r3, r3
  4014ce:	2e02      	cmp	r6, #2
  4014d0:	81a3      	strh	r3, [r4, #12]
  4014d2:	d02d      	beq.n	401530 <setvbuf+0x9c>
  4014d4:	f1b8 0f00 	cmp.w	r8, #0
  4014d8:	d03c      	beq.n	401554 <setvbuf+0xc0>
  4014da:	2e01      	cmp	r6, #1
  4014dc:	d013      	beq.n	401506 <setvbuf+0x72>
  4014de:	b29b      	uxth	r3, r3
  4014e0:	f003 0008 	and.w	r0, r3, #8
  4014e4:	4a2a      	ldr	r2, [pc, #168]	; (401590 <setvbuf+0xfc>)
  4014e6:	63ea      	str	r2, [r5, #60]	; 0x3c
  4014e8:	b280      	uxth	r0, r0
  4014ea:	f8c4 8000 	str.w	r8, [r4]
  4014ee:	f8c4 8010 	str.w	r8, [r4, #16]
  4014f2:	6167      	str	r7, [r4, #20]
  4014f4:	b178      	cbz	r0, 401516 <setvbuf+0x82>
  4014f6:	f013 0f03 	tst.w	r3, #3
  4014fa:	bf18      	it	ne
  4014fc:	2700      	movne	r7, #0
  4014fe:	60a7      	str	r7, [r4, #8]
  401500:	2000      	movs	r0, #0
  401502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401506:	f043 0301 	orr.w	r3, r3, #1
  40150a:	427a      	negs	r2, r7
  40150c:	81a3      	strh	r3, [r4, #12]
  40150e:	61a2      	str	r2, [r4, #24]
  401510:	e7e5      	b.n	4014de <setvbuf+0x4a>
  401512:	f04f 30ff 	mov.w	r0, #4294967295
  401516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40151a:	4628      	mov	r0, r5
  40151c:	6921      	ldr	r1, [r4, #16]
  40151e:	f001 f955 	bl	4027cc <_free_r>
  401522:	89a3      	ldrh	r3, [r4, #12]
  401524:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  401528:	b29b      	uxth	r3, r3
  40152a:	2e02      	cmp	r6, #2
  40152c:	81a3      	strh	r3, [r4, #12]
  40152e:	d1d1      	bne.n	4014d4 <setvbuf+0x40>
  401530:	2000      	movs	r0, #0
  401532:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401536:	f043 0302 	orr.w	r3, r3, #2
  40153a:	2500      	movs	r5, #0
  40153c:	2101      	movs	r1, #1
  40153e:	81a3      	strh	r3, [r4, #12]
  401540:	60a5      	str	r5, [r4, #8]
  401542:	6022      	str	r2, [r4, #0]
  401544:	6122      	str	r2, [r4, #16]
  401546:	6161      	str	r1, [r4, #20]
  401548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40154c:	4628      	mov	r0, r5
  40154e:	f000 fffb 	bl	402548 <__sinit>
  401552:	e7ab      	b.n	4014ac <setvbuf+0x18>
  401554:	2f00      	cmp	r7, #0
  401556:	bf08      	it	eq
  401558:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40155c:	4638      	mov	r0, r7
  40155e:	f001 fc2f 	bl	402dc0 <malloc>
  401562:	4680      	mov	r8, r0
  401564:	b128      	cbz	r0, 401572 <setvbuf+0xde>
  401566:	89a3      	ldrh	r3, [r4, #12]
  401568:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40156c:	b29b      	uxth	r3, r3
  40156e:	81a3      	strh	r3, [r4, #12]
  401570:	e7b3      	b.n	4014da <setvbuf+0x46>
  401572:	f44f 6080 	mov.w	r0, #1024	; 0x400
  401576:	f001 fc23 	bl	402dc0 <malloc>
  40157a:	4680      	mov	r8, r0
  40157c:	b918      	cbnz	r0, 401586 <setvbuf+0xf2>
  40157e:	89a3      	ldrh	r3, [r4, #12]
  401580:	f04f 30ff 	mov.w	r0, #4294967295
  401584:	e7d5      	b.n	401532 <setvbuf+0x9e>
  401586:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40158a:	e7ec      	b.n	401566 <setvbuf+0xd2>
  40158c:	20000440 	.word	0x20000440
  401590:	0040253d 	.word	0x0040253d

00401594 <__sprint_r.part.0>:
  401594:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401596:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40159a:	049c      	lsls	r4, r3, #18
  40159c:	460e      	mov	r6, r1
  40159e:	4680      	mov	r8, r0
  4015a0:	4691      	mov	r9, r2
  4015a2:	d52a      	bpl.n	4015fa <__sprint_r.part.0+0x66>
  4015a4:	6893      	ldr	r3, [r2, #8]
  4015a6:	6812      	ldr	r2, [r2, #0]
  4015a8:	f102 0a08 	add.w	sl, r2, #8
  4015ac:	b31b      	cbz	r3, 4015f6 <__sprint_r.part.0+0x62>
  4015ae:	e91a 00a0 	ldmdb	sl, {r5, r7}
  4015b2:	08bf      	lsrs	r7, r7, #2
  4015b4:	d017      	beq.n	4015e6 <__sprint_r.part.0+0x52>
  4015b6:	3d04      	subs	r5, #4
  4015b8:	2400      	movs	r4, #0
  4015ba:	e001      	b.n	4015c0 <__sprint_r.part.0+0x2c>
  4015bc:	42a7      	cmp	r7, r4
  4015be:	d010      	beq.n	4015e2 <__sprint_r.part.0+0x4e>
  4015c0:	4640      	mov	r0, r8
  4015c2:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4015c6:	4632      	mov	r2, r6
  4015c8:	f001 f854 	bl	402674 <_fputwc_r>
  4015cc:	1c43      	adds	r3, r0, #1
  4015ce:	f104 0401 	add.w	r4, r4, #1
  4015d2:	d1f3      	bne.n	4015bc <__sprint_r.part.0+0x28>
  4015d4:	2300      	movs	r3, #0
  4015d6:	f8c9 3008 	str.w	r3, [r9, #8]
  4015da:	f8c9 3004 	str.w	r3, [r9, #4]
  4015de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4015e2:	f8d9 3008 	ldr.w	r3, [r9, #8]
  4015e6:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  4015ea:	f8c9 3008 	str.w	r3, [r9, #8]
  4015ee:	f10a 0a08 	add.w	sl, sl, #8
  4015f2:	2b00      	cmp	r3, #0
  4015f4:	d1db      	bne.n	4015ae <__sprint_r.part.0+0x1a>
  4015f6:	2000      	movs	r0, #0
  4015f8:	e7ec      	b.n	4015d4 <__sprint_r.part.0+0x40>
  4015fa:	f001 f9b5 	bl	402968 <__sfvwrite_r>
  4015fe:	2300      	movs	r3, #0
  401600:	f8c9 3008 	str.w	r3, [r9, #8]
  401604:	f8c9 3004 	str.w	r3, [r9, #4]
  401608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040160c <_vfiprintf_r>:
  40160c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401610:	b0b1      	sub	sp, #196	; 0xc4
  401612:	461c      	mov	r4, r3
  401614:	9102      	str	r1, [sp, #8]
  401616:	4690      	mov	r8, r2
  401618:	9308      	str	r3, [sp, #32]
  40161a:	9006      	str	r0, [sp, #24]
  40161c:	b118      	cbz	r0, 401626 <_vfiprintf_r+0x1a>
  40161e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401620:	2b00      	cmp	r3, #0
  401622:	f000 80e8 	beq.w	4017f6 <_vfiprintf_r+0x1ea>
  401626:	9d02      	ldr	r5, [sp, #8]
  401628:	89ab      	ldrh	r3, [r5, #12]
  40162a:	b29a      	uxth	r2, r3
  40162c:	0490      	lsls	r0, r2, #18
  40162e:	d407      	bmi.n	401640 <_vfiprintf_r+0x34>
  401630:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  401632:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401636:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40163a:	81ab      	strh	r3, [r5, #12]
  40163c:	b29a      	uxth	r2, r3
  40163e:	6669      	str	r1, [r5, #100]	; 0x64
  401640:	0711      	lsls	r1, r2, #28
  401642:	f140 80b7 	bpl.w	4017b4 <_vfiprintf_r+0x1a8>
  401646:	f8dd b008 	ldr.w	fp, [sp, #8]
  40164a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40164e:	2b00      	cmp	r3, #0
  401650:	f000 80b0 	beq.w	4017b4 <_vfiprintf_r+0x1a8>
  401654:	f002 021a 	and.w	r2, r2, #26
  401658:	2a0a      	cmp	r2, #10
  40165a:	f000 80b7 	beq.w	4017cc <_vfiprintf_r+0x1c0>
  40165e:	2300      	movs	r3, #0
  401660:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  401664:	930a      	str	r3, [sp, #40]	; 0x28
  401666:	9315      	str	r3, [sp, #84]	; 0x54
  401668:	9314      	str	r3, [sp, #80]	; 0x50
  40166a:	9309      	str	r3, [sp, #36]	; 0x24
  40166c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  401670:	464e      	mov	r6, r9
  401672:	f898 3000 	ldrb.w	r3, [r8]
  401676:	2b00      	cmp	r3, #0
  401678:	f000 84c4 	beq.w	402004 <_vfiprintf_r+0x9f8>
  40167c:	2b25      	cmp	r3, #37	; 0x25
  40167e:	f000 84c1 	beq.w	402004 <_vfiprintf_r+0x9f8>
  401682:	f108 0201 	add.w	r2, r8, #1
  401686:	e001      	b.n	40168c <_vfiprintf_r+0x80>
  401688:	2b25      	cmp	r3, #37	; 0x25
  40168a:	d004      	beq.n	401696 <_vfiprintf_r+0x8a>
  40168c:	4614      	mov	r4, r2
  40168e:	3201      	adds	r2, #1
  401690:	7823      	ldrb	r3, [r4, #0]
  401692:	2b00      	cmp	r3, #0
  401694:	d1f8      	bne.n	401688 <_vfiprintf_r+0x7c>
  401696:	ebc8 0504 	rsb	r5, r8, r4
  40169a:	b195      	cbz	r5, 4016c2 <_vfiprintf_r+0xb6>
  40169c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40169e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4016a0:	f8c6 8000 	str.w	r8, [r6]
  4016a4:	3301      	adds	r3, #1
  4016a6:	442a      	add	r2, r5
  4016a8:	2b07      	cmp	r3, #7
  4016aa:	6075      	str	r5, [r6, #4]
  4016ac:	9215      	str	r2, [sp, #84]	; 0x54
  4016ae:	9314      	str	r3, [sp, #80]	; 0x50
  4016b0:	dd7b      	ble.n	4017aa <_vfiprintf_r+0x19e>
  4016b2:	2a00      	cmp	r2, #0
  4016b4:	f040 84d4 	bne.w	402060 <_vfiprintf_r+0xa54>
  4016b8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4016ba:	9214      	str	r2, [sp, #80]	; 0x50
  4016bc:	4428      	add	r0, r5
  4016be:	464e      	mov	r6, r9
  4016c0:	9009      	str	r0, [sp, #36]	; 0x24
  4016c2:	7823      	ldrb	r3, [r4, #0]
  4016c4:	2b00      	cmp	r3, #0
  4016c6:	f000 83e9 	beq.w	401e9c <_vfiprintf_r+0x890>
  4016ca:	2100      	movs	r1, #0
  4016cc:	f04f 0200 	mov.w	r2, #0
  4016d0:	f04f 3cff 	mov.w	ip, #4294967295
  4016d4:	7863      	ldrb	r3, [r4, #1]
  4016d6:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  4016da:	9104      	str	r1, [sp, #16]
  4016dc:	468a      	mov	sl, r1
  4016de:	f104 0801 	add.w	r8, r4, #1
  4016e2:	4608      	mov	r0, r1
  4016e4:	4665      	mov	r5, ip
  4016e6:	f108 0801 	add.w	r8, r8, #1
  4016ea:	f1a3 0220 	sub.w	r2, r3, #32
  4016ee:	2a58      	cmp	r2, #88	; 0x58
  4016f0:	f200 82d5 	bhi.w	401c9e <_vfiprintf_r+0x692>
  4016f4:	e8df f012 	tbh	[pc, r2, lsl #1]
  4016f8:	02d302c7 	.word	0x02d302c7
  4016fc:	02ce02d3 	.word	0x02ce02d3
  401700:	02d302d3 	.word	0x02d302d3
  401704:	02d302d3 	.word	0x02d302d3
  401708:	02d302d3 	.word	0x02d302d3
  40170c:	028b027e 	.word	0x028b027e
  401710:	008402d3 	.word	0x008402d3
  401714:	02d3028f 	.word	0x02d3028f
  401718:	0194012b 	.word	0x0194012b
  40171c:	01940194 	.word	0x01940194
  401720:	01940194 	.word	0x01940194
  401724:	01940194 	.word	0x01940194
  401728:	01940194 	.word	0x01940194
  40172c:	02d302d3 	.word	0x02d302d3
  401730:	02d302d3 	.word	0x02d302d3
  401734:	02d302d3 	.word	0x02d302d3
  401738:	02d302d3 	.word	0x02d302d3
  40173c:	02d302d3 	.word	0x02d302d3
  401740:	02d30130 	.word	0x02d30130
  401744:	02d302d3 	.word	0x02d302d3
  401748:	02d302d3 	.word	0x02d302d3
  40174c:	02d302d3 	.word	0x02d302d3
  401750:	02d302d3 	.word	0x02d302d3
  401754:	017902d3 	.word	0x017902d3
  401758:	02d302d3 	.word	0x02d302d3
  40175c:	02d302d3 	.word	0x02d302d3
  401760:	01a202d3 	.word	0x01a202d3
  401764:	02d302d3 	.word	0x02d302d3
  401768:	02d301bd 	.word	0x02d301bd
  40176c:	02d302d3 	.word	0x02d302d3
  401770:	02d302d3 	.word	0x02d302d3
  401774:	02d302d3 	.word	0x02d302d3
  401778:	02d302d3 	.word	0x02d302d3
  40177c:	01e202d3 	.word	0x01e202d3
  401780:	02d301f8 	.word	0x02d301f8
  401784:	02d302d3 	.word	0x02d302d3
  401788:	01f80214 	.word	0x01f80214
  40178c:	02d302d3 	.word	0x02d302d3
  401790:	02d30219 	.word	0x02d30219
  401794:	00890226 	.word	0x00890226
  401798:	02790264 	.word	0x02790264
  40179c:	023802d3 	.word	0x023802d3
  4017a0:	011902d3 	.word	0x011902d3
  4017a4:	02d302d3 	.word	0x02d302d3
  4017a8:	02ab      	.short	0x02ab
  4017aa:	3608      	adds	r6, #8
  4017ac:	9809      	ldr	r0, [sp, #36]	; 0x24
  4017ae:	4428      	add	r0, r5
  4017b0:	9009      	str	r0, [sp, #36]	; 0x24
  4017b2:	e786      	b.n	4016c2 <_vfiprintf_r+0xb6>
  4017b4:	9806      	ldr	r0, [sp, #24]
  4017b6:	9902      	ldr	r1, [sp, #8]
  4017b8:	f000 fd8e 	bl	4022d8 <__swsetup_r>
  4017bc:	b9b0      	cbnz	r0, 4017ec <_vfiprintf_r+0x1e0>
  4017be:	9d02      	ldr	r5, [sp, #8]
  4017c0:	89aa      	ldrh	r2, [r5, #12]
  4017c2:	f002 021a 	and.w	r2, r2, #26
  4017c6:	2a0a      	cmp	r2, #10
  4017c8:	f47f af49 	bne.w	40165e <_vfiprintf_r+0x52>
  4017cc:	f8dd b008 	ldr.w	fp, [sp, #8]
  4017d0:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4017d4:	2b00      	cmp	r3, #0
  4017d6:	f6ff af42 	blt.w	40165e <_vfiprintf_r+0x52>
  4017da:	9806      	ldr	r0, [sp, #24]
  4017dc:	4659      	mov	r1, fp
  4017de:	4642      	mov	r2, r8
  4017e0:	4623      	mov	r3, r4
  4017e2:	f000 fd3d 	bl	402260 <__sbprintf>
  4017e6:	b031      	add	sp, #196	; 0xc4
  4017e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017ec:	f04f 30ff 	mov.w	r0, #4294967295
  4017f0:	b031      	add	sp, #196	; 0xc4
  4017f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4017f6:	f000 fea7 	bl	402548 <__sinit>
  4017fa:	e714      	b.n	401626 <_vfiprintf_r+0x1a>
  4017fc:	4240      	negs	r0, r0
  4017fe:	9308      	str	r3, [sp, #32]
  401800:	f04a 0a04 	orr.w	sl, sl, #4
  401804:	f898 3000 	ldrb.w	r3, [r8]
  401808:	e76d      	b.n	4016e6 <_vfiprintf_r+0xda>
  40180a:	f01a 0320 	ands.w	r3, sl, #32
  40180e:	9004      	str	r0, [sp, #16]
  401810:	46ac      	mov	ip, r5
  401812:	f000 80f2 	beq.w	4019fa <_vfiprintf_r+0x3ee>
  401816:	f8dd b020 	ldr.w	fp, [sp, #32]
  40181a:	f10b 0307 	add.w	r3, fp, #7
  40181e:	f023 0307 	bic.w	r3, r3, #7
  401822:	f103 0408 	add.w	r4, r3, #8
  401826:	9408      	str	r4, [sp, #32]
  401828:	e9d3 4500 	ldrd	r4, r5, [r3]
  40182c:	2300      	movs	r3, #0
  40182e:	f04f 0000 	mov.w	r0, #0
  401832:	2100      	movs	r1, #0
  401834:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  401838:	f8cd c014 	str.w	ip, [sp, #20]
  40183c:	9107      	str	r1, [sp, #28]
  40183e:	f1bc 0f00 	cmp.w	ip, #0
  401842:	bfa8      	it	ge
  401844:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  401848:	ea54 0205 	orrs.w	r2, r4, r5
  40184c:	f040 80ad 	bne.w	4019aa <_vfiprintf_r+0x39e>
  401850:	f1bc 0f00 	cmp.w	ip, #0
  401854:	f040 80a9 	bne.w	4019aa <_vfiprintf_r+0x39e>
  401858:	2b00      	cmp	r3, #0
  40185a:	f040 83bc 	bne.w	401fd6 <_vfiprintf_r+0x9ca>
  40185e:	f01a 0f01 	tst.w	sl, #1
  401862:	f000 83b8 	beq.w	401fd6 <_vfiprintf_r+0x9ca>
  401866:	af30      	add	r7, sp, #192	; 0xc0
  401868:	2330      	movs	r3, #48	; 0x30
  40186a:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40186e:	ebc7 0409 	rsb	r4, r7, r9
  401872:	9405      	str	r4, [sp, #20]
  401874:	f8dd b014 	ldr.w	fp, [sp, #20]
  401878:	9c07      	ldr	r4, [sp, #28]
  40187a:	45e3      	cmp	fp, ip
  40187c:	bfb8      	it	lt
  40187e:	46e3      	movlt	fp, ip
  401880:	f8cd b00c 	str.w	fp, [sp, #12]
  401884:	b11c      	cbz	r4, 40188e <_vfiprintf_r+0x282>
  401886:	f10b 0b01 	add.w	fp, fp, #1
  40188a:	f8cd b00c 	str.w	fp, [sp, #12]
  40188e:	f01a 0502 	ands.w	r5, sl, #2
  401892:	9507      	str	r5, [sp, #28]
  401894:	d005      	beq.n	4018a2 <_vfiprintf_r+0x296>
  401896:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40189a:	f10b 0b02 	add.w	fp, fp, #2
  40189e:	f8cd b00c 	str.w	fp, [sp, #12]
  4018a2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  4018a6:	930b      	str	r3, [sp, #44]	; 0x2c
  4018a8:	f040 8217 	bne.w	401cda <_vfiprintf_r+0x6ce>
  4018ac:	9d04      	ldr	r5, [sp, #16]
  4018ae:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4018b2:	ebcb 0405 	rsb	r4, fp, r5
  4018b6:	2c00      	cmp	r4, #0
  4018b8:	f340 820f 	ble.w	401cda <_vfiprintf_r+0x6ce>
  4018bc:	2c10      	cmp	r4, #16
  4018be:	f340 8488 	ble.w	4021d2 <_vfiprintf_r+0xbc6>
  4018c2:	4dbd      	ldr	r5, [pc, #756]	; (401bb8 <_vfiprintf_r+0x5ac>)
  4018c4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4018c6:	9814      	ldr	r0, [sp, #80]	; 0x50
  4018c8:	462b      	mov	r3, r5
  4018ca:	f04f 0b10 	mov.w	fp, #16
  4018ce:	4625      	mov	r5, r4
  4018d0:	4664      	mov	r4, ip
  4018d2:	46b4      	mov	ip, r6
  4018d4:	461e      	mov	r6, r3
  4018d6:	e006      	b.n	4018e6 <_vfiprintf_r+0x2da>
  4018d8:	1c83      	adds	r3, r0, #2
  4018da:	f10c 0c08 	add.w	ip, ip, #8
  4018de:	4608      	mov	r0, r1
  4018e0:	3d10      	subs	r5, #16
  4018e2:	2d10      	cmp	r5, #16
  4018e4:	dd11      	ble.n	40190a <_vfiprintf_r+0x2fe>
  4018e6:	1c41      	adds	r1, r0, #1
  4018e8:	3210      	adds	r2, #16
  4018ea:	2907      	cmp	r1, #7
  4018ec:	9215      	str	r2, [sp, #84]	; 0x54
  4018ee:	e88c 0840 	stmia.w	ip, {r6, fp}
  4018f2:	9114      	str	r1, [sp, #80]	; 0x50
  4018f4:	ddf0      	ble.n	4018d8 <_vfiprintf_r+0x2cc>
  4018f6:	2a00      	cmp	r2, #0
  4018f8:	f040 81e2 	bne.w	401cc0 <_vfiprintf_r+0x6b4>
  4018fc:	3d10      	subs	r5, #16
  4018fe:	2d10      	cmp	r5, #16
  401900:	f04f 0301 	mov.w	r3, #1
  401904:	4610      	mov	r0, r2
  401906:	46cc      	mov	ip, r9
  401908:	dced      	bgt.n	4018e6 <_vfiprintf_r+0x2da>
  40190a:	4631      	mov	r1, r6
  40190c:	4666      	mov	r6, ip
  40190e:	46a4      	mov	ip, r4
  401910:	462c      	mov	r4, r5
  401912:	460d      	mov	r5, r1
  401914:	4422      	add	r2, r4
  401916:	2b07      	cmp	r3, #7
  401918:	9215      	str	r2, [sp, #84]	; 0x54
  40191a:	6035      	str	r5, [r6, #0]
  40191c:	6074      	str	r4, [r6, #4]
  40191e:	9314      	str	r3, [sp, #80]	; 0x50
  401920:	f300 8369 	bgt.w	401ff6 <_vfiprintf_r+0x9ea>
  401924:	3608      	adds	r6, #8
  401926:	1c59      	adds	r1, r3, #1
  401928:	e1da      	b.n	401ce0 <_vfiprintf_r+0x6d4>
  40192a:	f01a 0f20 	tst.w	sl, #32
  40192e:	9004      	str	r0, [sp, #16]
  401930:	46ac      	mov	ip, r5
  401932:	f000 808b 	beq.w	401a4c <_vfiprintf_r+0x440>
  401936:	9d08      	ldr	r5, [sp, #32]
  401938:	1deb      	adds	r3, r5, #7
  40193a:	f023 0307 	bic.w	r3, r3, #7
  40193e:	f103 0b08 	add.w	fp, r3, #8
  401942:	e9d3 4500 	ldrd	r4, r5, [r3]
  401946:	f8cd b020 	str.w	fp, [sp, #32]
  40194a:	2301      	movs	r3, #1
  40194c:	e76f      	b.n	40182e <_vfiprintf_r+0x222>
  40194e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  401952:	f898 3000 	ldrb.w	r3, [r8]
  401956:	e6c6      	b.n	4016e6 <_vfiprintf_r+0xda>
  401958:	f04a 0a10 	orr.w	sl, sl, #16
  40195c:	f01a 0f20 	tst.w	sl, #32
  401960:	9004      	str	r0, [sp, #16]
  401962:	46ac      	mov	ip, r5
  401964:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  401968:	f000 80c6 	beq.w	401af8 <_vfiprintf_r+0x4ec>
  40196c:	9c08      	ldr	r4, [sp, #32]
  40196e:	1de1      	adds	r1, r4, #7
  401970:	f021 0107 	bic.w	r1, r1, #7
  401974:	e9d1 2300 	ldrd	r2, r3, [r1]
  401978:	3108      	adds	r1, #8
  40197a:	9108      	str	r1, [sp, #32]
  40197c:	4614      	mov	r4, r2
  40197e:	461d      	mov	r5, r3
  401980:	2a00      	cmp	r2, #0
  401982:	f173 0000 	sbcs.w	r0, r3, #0
  401986:	f2c0 83cd 	blt.w	402124 <_vfiprintf_r+0xb18>
  40198a:	f1bc 0f00 	cmp.w	ip, #0
  40198e:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
  401992:	9107      	str	r1, [sp, #28]
  401994:	bfa8      	it	ge
  401996:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40199a:	ea54 0205 	orrs.w	r2, r4, r5
  40199e:	f8cd c014 	str.w	ip, [sp, #20]
  4019a2:	f04f 0301 	mov.w	r3, #1
  4019a6:	f43f af53 	beq.w	401850 <_vfiprintf_r+0x244>
  4019aa:	2b01      	cmp	r3, #1
  4019ac:	f000 8315 	beq.w	401fda <_vfiprintf_r+0x9ce>
  4019b0:	2b02      	cmp	r3, #2
  4019b2:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  4019b6:	f040 8248 	bne.w	401e4a <_vfiprintf_r+0x83e>
  4019ba:	980a      	ldr	r0, [sp, #40]	; 0x28
  4019bc:	4619      	mov	r1, r3
  4019be:	0922      	lsrs	r2, r4, #4
  4019c0:	f004 040f 	and.w	r4, r4, #15
  4019c4:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  4019c8:	460f      	mov	r7, r1
  4019ca:	092b      	lsrs	r3, r5, #4
  4019cc:	5d01      	ldrb	r1, [r0, r4]
  4019ce:	7039      	strb	r1, [r7, #0]
  4019d0:	ea52 0b03 	orrs.w	fp, r2, r3
  4019d4:	4614      	mov	r4, r2
  4019d6:	461d      	mov	r5, r3
  4019d8:	f107 31ff 	add.w	r1, r7, #4294967295
  4019dc:	d1ef      	bne.n	4019be <_vfiprintf_r+0x3b2>
  4019de:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4019e2:	ebc7 0309 	rsb	r3, r7, r9
  4019e6:	9305      	str	r3, [sp, #20]
  4019e8:	e744      	b.n	401874 <_vfiprintf_r+0x268>
  4019ea:	f04a 0a10 	orr.w	sl, sl, #16
  4019ee:	f01a 0320 	ands.w	r3, sl, #32
  4019f2:	9004      	str	r0, [sp, #16]
  4019f4:	46ac      	mov	ip, r5
  4019f6:	f47f af0e 	bne.w	401816 <_vfiprintf_r+0x20a>
  4019fa:	f01a 0210 	ands.w	r2, sl, #16
  4019fe:	f040 830f 	bne.w	402020 <_vfiprintf_r+0xa14>
  401a02:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  401a06:	f000 830b 	beq.w	402020 <_vfiprintf_r+0xa14>
  401a0a:	f8dd b020 	ldr.w	fp, [sp, #32]
  401a0e:	f8bb 4000 	ldrh.w	r4, [fp]
  401a12:	f10b 0b04 	add.w	fp, fp, #4
  401a16:	4613      	mov	r3, r2
  401a18:	2500      	movs	r5, #0
  401a1a:	f8cd b020 	str.w	fp, [sp, #32]
  401a1e:	e706      	b.n	40182e <_vfiprintf_r+0x222>
  401a20:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401a24:	2000      	movs	r0, #0
  401a26:	f818 3b01 	ldrb.w	r3, [r8], #1
  401a2a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401a2e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  401a32:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401a36:	2a09      	cmp	r2, #9
  401a38:	d9f5      	bls.n	401a26 <_vfiprintf_r+0x41a>
  401a3a:	e656      	b.n	4016ea <_vfiprintf_r+0xde>
  401a3c:	f04a 0a10 	orr.w	sl, sl, #16
  401a40:	f01a 0f20 	tst.w	sl, #32
  401a44:	9004      	str	r0, [sp, #16]
  401a46:	46ac      	mov	ip, r5
  401a48:	f47f af75 	bne.w	401936 <_vfiprintf_r+0x32a>
  401a4c:	f01a 0f10 	tst.w	sl, #16
  401a50:	f040 82ec 	bne.w	40202c <_vfiprintf_r+0xa20>
  401a54:	f01a 0f40 	tst.w	sl, #64	; 0x40
  401a58:	f000 82e8 	beq.w	40202c <_vfiprintf_r+0xa20>
  401a5c:	f8dd b020 	ldr.w	fp, [sp, #32]
  401a60:	f8bb 4000 	ldrh.w	r4, [fp]
  401a64:	f10b 0b04 	add.w	fp, fp, #4
  401a68:	2500      	movs	r5, #0
  401a6a:	2301      	movs	r3, #1
  401a6c:	f8cd b020 	str.w	fp, [sp, #32]
  401a70:	e6dd      	b.n	40182e <_vfiprintf_r+0x222>
  401a72:	46ac      	mov	ip, r5
  401a74:	f01a 0f20 	tst.w	sl, #32
  401a78:	4d50      	ldr	r5, [pc, #320]	; (401bbc <_vfiprintf_r+0x5b0>)
  401a7a:	9004      	str	r0, [sp, #16]
  401a7c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  401a80:	950a      	str	r5, [sp, #40]	; 0x28
  401a82:	f000 80ee 	beq.w	401c62 <_vfiprintf_r+0x656>
  401a86:	9d08      	ldr	r5, [sp, #32]
  401a88:	1dea      	adds	r2, r5, #7
  401a8a:	f022 0207 	bic.w	r2, r2, #7
  401a8e:	e9d2 4500 	ldrd	r4, r5, [r2]
  401a92:	f102 0b08 	add.w	fp, r2, #8
  401a96:	f8cd b020 	str.w	fp, [sp, #32]
  401a9a:	f01a 0f01 	tst.w	sl, #1
  401a9e:	f000 82a8 	beq.w	401ff2 <_vfiprintf_r+0x9e6>
  401aa2:	ea54 0b05 	orrs.w	fp, r4, r5
  401aa6:	f000 82a4 	beq.w	401ff2 <_vfiprintf_r+0x9e6>
  401aaa:	2230      	movs	r2, #48	; 0x30
  401aac:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  401ab0:	f04a 0a02 	orr.w	sl, sl, #2
  401ab4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401ab8:	2302      	movs	r3, #2
  401aba:	e6b8      	b.n	40182e <_vfiprintf_r+0x222>
  401abc:	9b08      	ldr	r3, [sp, #32]
  401abe:	f8dd b020 	ldr.w	fp, [sp, #32]
  401ac2:	681b      	ldr	r3, [r3, #0]
  401ac4:	9004      	str	r0, [sp, #16]
  401ac6:	2401      	movs	r4, #1
  401ac8:	f04f 0500 	mov.w	r5, #0
  401acc:	f10b 0b04 	add.w	fp, fp, #4
  401ad0:	9403      	str	r4, [sp, #12]
  401ad2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  401ad6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  401ada:	f8cd b020 	str.w	fp, [sp, #32]
  401ade:	9405      	str	r4, [sp, #20]
  401ae0:	af16      	add	r7, sp, #88	; 0x58
  401ae2:	f04f 0c00 	mov.w	ip, #0
  401ae6:	e6d2      	b.n	40188e <_vfiprintf_r+0x282>
  401ae8:	f01a 0f20 	tst.w	sl, #32
  401aec:	9004      	str	r0, [sp, #16]
  401aee:	46ac      	mov	ip, r5
  401af0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  401af4:	f47f af3a 	bne.w	40196c <_vfiprintf_r+0x360>
  401af8:	f01a 0f10 	tst.w	sl, #16
  401afc:	f040 82a4 	bne.w	402048 <_vfiprintf_r+0xa3c>
  401b00:	f01a 0f40 	tst.w	sl, #64	; 0x40
  401b04:	f000 82a0 	beq.w	402048 <_vfiprintf_r+0xa3c>
  401b08:	f8dd b020 	ldr.w	fp, [sp, #32]
  401b0c:	f9bb 4000 	ldrsh.w	r4, [fp]
  401b10:	f10b 0b04 	add.w	fp, fp, #4
  401b14:	17e5      	asrs	r5, r4, #31
  401b16:	4622      	mov	r2, r4
  401b18:	462b      	mov	r3, r5
  401b1a:	f8cd b020 	str.w	fp, [sp, #32]
  401b1e:	e72f      	b.n	401980 <_vfiprintf_r+0x374>
  401b20:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  401b24:	f898 3000 	ldrb.w	r3, [r8]
  401b28:	e5dd      	b.n	4016e6 <_vfiprintf_r+0xda>
  401b2a:	f898 3000 	ldrb.w	r3, [r8]
  401b2e:	4642      	mov	r2, r8
  401b30:	2b6c      	cmp	r3, #108	; 0x6c
  401b32:	bf03      	ittte	eq
  401b34:	f108 0801 	addeq.w	r8, r8, #1
  401b38:	f04a 0a20 	orreq.w	sl, sl, #32
  401b3c:	7853      	ldrbeq	r3, [r2, #1]
  401b3e:	f04a 0a10 	orrne.w	sl, sl, #16
  401b42:	e5d0      	b.n	4016e6 <_vfiprintf_r+0xda>
  401b44:	f01a 0f20 	tst.w	sl, #32
  401b48:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  401b4c:	f000 82f8 	beq.w	402140 <_vfiprintf_r+0xb34>
  401b50:	9c08      	ldr	r4, [sp, #32]
  401b52:	6821      	ldr	r1, [r4, #0]
  401b54:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401b56:	17e5      	asrs	r5, r4, #31
  401b58:	462b      	mov	r3, r5
  401b5a:	9d08      	ldr	r5, [sp, #32]
  401b5c:	4622      	mov	r2, r4
  401b5e:	3504      	adds	r5, #4
  401b60:	9508      	str	r5, [sp, #32]
  401b62:	e9c1 2300 	strd	r2, r3, [r1]
  401b66:	e584      	b.n	401672 <_vfiprintf_r+0x66>
  401b68:	9c08      	ldr	r4, [sp, #32]
  401b6a:	9004      	str	r0, [sp, #16]
  401b6c:	6827      	ldr	r7, [r4, #0]
  401b6e:	46ac      	mov	ip, r5
  401b70:	f04f 0500 	mov.w	r5, #0
  401b74:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  401b78:	3404      	adds	r4, #4
  401b7a:	2f00      	cmp	r7, #0
  401b7c:	f000 8334 	beq.w	4021e8 <_vfiprintf_r+0xbdc>
  401b80:	f1bc 0f00 	cmp.w	ip, #0
  401b84:	4638      	mov	r0, r7
  401b86:	f2c0 8308 	blt.w	40219a <_vfiprintf_r+0xb8e>
  401b8a:	4662      	mov	r2, ip
  401b8c:	2100      	movs	r1, #0
  401b8e:	f8cd c004 	str.w	ip, [sp, #4]
  401b92:	f001 fbb9 	bl	403308 <memchr>
  401b96:	f8dd c004 	ldr.w	ip, [sp, #4]
  401b9a:	2800      	cmp	r0, #0
  401b9c:	f000 833c 	beq.w	402218 <_vfiprintf_r+0xc0c>
  401ba0:	1bc0      	subs	r0, r0, r7
  401ba2:	4560      	cmp	r0, ip
  401ba4:	bfa8      	it	ge
  401ba6:	4660      	movge	r0, ip
  401ba8:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  401bac:	9005      	str	r0, [sp, #20]
  401bae:	9408      	str	r4, [sp, #32]
  401bb0:	9507      	str	r5, [sp, #28]
  401bb2:	f04f 0c00 	mov.w	ip, #0
  401bb6:	e65d      	b.n	401874 <_vfiprintf_r+0x268>
  401bb8:	004040a0 	.word	0x004040a0
  401bbc:	00404060 	.word	0x00404060
  401bc0:	9a08      	ldr	r2, [sp, #32]
  401bc2:	9004      	str	r0, [sp, #16]
  401bc4:	2330      	movs	r3, #48	; 0x30
  401bc6:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
  401bca:	f102 0b04 	add.w	fp, r2, #4
  401bce:	2378      	movs	r3, #120	; 0x78
  401bd0:	48af      	ldr	r0, [pc, #700]	; (401e90 <_vfiprintf_r+0x884>)
  401bd2:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  401bd6:	46ac      	mov	ip, r5
  401bd8:	6814      	ldr	r4, [r2, #0]
  401bda:	f8cd b020 	str.w	fp, [sp, #32]
  401bde:	f04a 0a02 	orr.w	sl, sl, #2
  401be2:	2500      	movs	r5, #0
  401be4:	900a      	str	r0, [sp, #40]	; 0x28
  401be6:	2302      	movs	r3, #2
  401be8:	e621      	b.n	40182e <_vfiprintf_r+0x222>
  401bea:	f04a 0a20 	orr.w	sl, sl, #32
  401bee:	f898 3000 	ldrb.w	r3, [r8]
  401bf2:	e578      	b.n	4016e6 <_vfiprintf_r+0xda>
  401bf4:	f8dd b020 	ldr.w	fp, [sp, #32]
  401bf8:	f8db 0000 	ldr.w	r0, [fp]
  401bfc:	2800      	cmp	r0, #0
  401bfe:	f10b 0304 	add.w	r3, fp, #4
  401c02:	f6ff adfb 	blt.w	4017fc <_vfiprintf_r+0x1f0>
  401c06:	9308      	str	r3, [sp, #32]
  401c08:	f898 3000 	ldrb.w	r3, [r8]
  401c0c:	e56b      	b.n	4016e6 <_vfiprintf_r+0xda>
  401c0e:	f898 3000 	ldrb.w	r3, [r8]
  401c12:	212b      	movs	r1, #43	; 0x2b
  401c14:	e567      	b.n	4016e6 <_vfiprintf_r+0xda>
  401c16:	f898 3000 	ldrb.w	r3, [r8]
  401c1a:	2b2a      	cmp	r3, #42	; 0x2a
  401c1c:	f108 0401 	add.w	r4, r8, #1
  401c20:	f000 8309 	beq.w	402236 <_vfiprintf_r+0xc2a>
  401c24:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401c28:	2a09      	cmp	r2, #9
  401c2a:	bf98      	it	ls
  401c2c:	2500      	movls	r5, #0
  401c2e:	f200 82fe 	bhi.w	40222e <_vfiprintf_r+0xc22>
  401c32:	f814 3b01 	ldrb.w	r3, [r4], #1
  401c36:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401c3a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  401c3e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  401c42:	2a09      	cmp	r2, #9
  401c44:	d9f5      	bls.n	401c32 <_vfiprintf_r+0x626>
  401c46:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  401c4a:	46a0      	mov	r8, r4
  401c4c:	e54d      	b.n	4016ea <_vfiprintf_r+0xde>
  401c4e:	4c90      	ldr	r4, [pc, #576]	; (401e90 <_vfiprintf_r+0x884>)
  401c50:	9004      	str	r0, [sp, #16]
  401c52:	f01a 0f20 	tst.w	sl, #32
  401c56:	46ac      	mov	ip, r5
  401c58:	940a      	str	r4, [sp, #40]	; 0x28
  401c5a:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  401c5e:	f47f af12 	bne.w	401a86 <_vfiprintf_r+0x47a>
  401c62:	f01a 0f10 	tst.w	sl, #16
  401c66:	f040 81e9 	bne.w	40203c <_vfiprintf_r+0xa30>
  401c6a:	f01a 0f40 	tst.w	sl, #64	; 0x40
  401c6e:	f000 81e5 	beq.w	40203c <_vfiprintf_r+0xa30>
  401c72:	f8dd b020 	ldr.w	fp, [sp, #32]
  401c76:	f8bb 4000 	ldrh.w	r4, [fp]
  401c7a:	f10b 0b04 	add.w	fp, fp, #4
  401c7e:	2500      	movs	r5, #0
  401c80:	f8cd b020 	str.w	fp, [sp, #32]
  401c84:	e709      	b.n	401a9a <_vfiprintf_r+0x48e>
  401c86:	f898 3000 	ldrb.w	r3, [r8]
  401c8a:	2900      	cmp	r1, #0
  401c8c:	f47f ad2b 	bne.w	4016e6 <_vfiprintf_r+0xda>
  401c90:	2120      	movs	r1, #32
  401c92:	e528      	b.n	4016e6 <_vfiprintf_r+0xda>
  401c94:	f04a 0a01 	orr.w	sl, sl, #1
  401c98:	f898 3000 	ldrb.w	r3, [r8]
  401c9c:	e523      	b.n	4016e6 <_vfiprintf_r+0xda>
  401c9e:	9004      	str	r0, [sp, #16]
  401ca0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  401ca4:	2b00      	cmp	r3, #0
  401ca6:	f000 80f9 	beq.w	401e9c <_vfiprintf_r+0x890>
  401caa:	2501      	movs	r5, #1
  401cac:	f04f 0b00 	mov.w	fp, #0
  401cb0:	9503      	str	r5, [sp, #12]
  401cb2:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  401cb6:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  401cba:	9505      	str	r5, [sp, #20]
  401cbc:	af16      	add	r7, sp, #88	; 0x58
  401cbe:	e710      	b.n	401ae2 <_vfiprintf_r+0x4d6>
  401cc0:	9806      	ldr	r0, [sp, #24]
  401cc2:	9902      	ldr	r1, [sp, #8]
  401cc4:	aa13      	add	r2, sp, #76	; 0x4c
  401cc6:	f7ff fc65 	bl	401594 <__sprint_r.part.0>
  401cca:	2800      	cmp	r0, #0
  401ccc:	f040 80ed 	bne.w	401eaa <_vfiprintf_r+0x89e>
  401cd0:	9814      	ldr	r0, [sp, #80]	; 0x50
  401cd2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  401cd4:	1c43      	adds	r3, r0, #1
  401cd6:	46cc      	mov	ip, r9
  401cd8:	e602      	b.n	4018e0 <_vfiprintf_r+0x2d4>
  401cda:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401cdc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  401cde:	1c59      	adds	r1, r3, #1
  401ce0:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  401ce4:	b168      	cbz	r0, 401d02 <_vfiprintf_r+0x6f6>
  401ce6:	3201      	adds	r2, #1
  401ce8:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  401cec:	2301      	movs	r3, #1
  401cee:	2907      	cmp	r1, #7
  401cf0:	9215      	str	r2, [sp, #84]	; 0x54
  401cf2:	9114      	str	r1, [sp, #80]	; 0x50
  401cf4:	e886 0009 	stmia.w	r6, {r0, r3}
  401cf8:	f300 8160 	bgt.w	401fbc <_vfiprintf_r+0x9b0>
  401cfc:	460b      	mov	r3, r1
  401cfe:	3608      	adds	r6, #8
  401d00:	3101      	adds	r1, #1
  401d02:	9c07      	ldr	r4, [sp, #28]
  401d04:	b164      	cbz	r4, 401d20 <_vfiprintf_r+0x714>
  401d06:	3202      	adds	r2, #2
  401d08:	a812      	add	r0, sp, #72	; 0x48
  401d0a:	2302      	movs	r3, #2
  401d0c:	2907      	cmp	r1, #7
  401d0e:	9215      	str	r2, [sp, #84]	; 0x54
  401d10:	9114      	str	r1, [sp, #80]	; 0x50
  401d12:	e886 0009 	stmia.w	r6, {r0, r3}
  401d16:	f300 8157 	bgt.w	401fc8 <_vfiprintf_r+0x9bc>
  401d1a:	460b      	mov	r3, r1
  401d1c:	3608      	adds	r6, #8
  401d1e:	3101      	adds	r1, #1
  401d20:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401d22:	2d80      	cmp	r5, #128	; 0x80
  401d24:	f000 8101 	beq.w	401f2a <_vfiprintf_r+0x91e>
  401d28:	9d05      	ldr	r5, [sp, #20]
  401d2a:	ebc5 040c 	rsb	r4, r5, ip
  401d2e:	2c00      	cmp	r4, #0
  401d30:	dd2f      	ble.n	401d92 <_vfiprintf_r+0x786>
  401d32:	2c10      	cmp	r4, #16
  401d34:	4d57      	ldr	r5, [pc, #348]	; (401e94 <_vfiprintf_r+0x888>)
  401d36:	dd22      	ble.n	401d7e <_vfiprintf_r+0x772>
  401d38:	4630      	mov	r0, r6
  401d3a:	f04f 0b10 	mov.w	fp, #16
  401d3e:	462e      	mov	r6, r5
  401d40:	4625      	mov	r5, r4
  401d42:	9c06      	ldr	r4, [sp, #24]
  401d44:	e006      	b.n	401d54 <_vfiprintf_r+0x748>
  401d46:	f103 0c02 	add.w	ip, r3, #2
  401d4a:	3008      	adds	r0, #8
  401d4c:	460b      	mov	r3, r1
  401d4e:	3d10      	subs	r5, #16
  401d50:	2d10      	cmp	r5, #16
  401d52:	dd10      	ble.n	401d76 <_vfiprintf_r+0x76a>
  401d54:	1c59      	adds	r1, r3, #1
  401d56:	3210      	adds	r2, #16
  401d58:	2907      	cmp	r1, #7
  401d5a:	9215      	str	r2, [sp, #84]	; 0x54
  401d5c:	e880 0840 	stmia.w	r0, {r6, fp}
  401d60:	9114      	str	r1, [sp, #80]	; 0x50
  401d62:	ddf0      	ble.n	401d46 <_vfiprintf_r+0x73a>
  401d64:	2a00      	cmp	r2, #0
  401d66:	d163      	bne.n	401e30 <_vfiprintf_r+0x824>
  401d68:	3d10      	subs	r5, #16
  401d6a:	2d10      	cmp	r5, #16
  401d6c:	f04f 0c01 	mov.w	ip, #1
  401d70:	4613      	mov	r3, r2
  401d72:	4648      	mov	r0, r9
  401d74:	dcee      	bgt.n	401d54 <_vfiprintf_r+0x748>
  401d76:	462c      	mov	r4, r5
  401d78:	4661      	mov	r1, ip
  401d7a:	4635      	mov	r5, r6
  401d7c:	4606      	mov	r6, r0
  401d7e:	4422      	add	r2, r4
  401d80:	2907      	cmp	r1, #7
  401d82:	9215      	str	r2, [sp, #84]	; 0x54
  401d84:	6035      	str	r5, [r6, #0]
  401d86:	6074      	str	r4, [r6, #4]
  401d88:	9114      	str	r1, [sp, #80]	; 0x50
  401d8a:	f300 80c1 	bgt.w	401f10 <_vfiprintf_r+0x904>
  401d8e:	3608      	adds	r6, #8
  401d90:	3101      	adds	r1, #1
  401d92:	9d05      	ldr	r5, [sp, #20]
  401d94:	6037      	str	r7, [r6, #0]
  401d96:	442a      	add	r2, r5
  401d98:	2907      	cmp	r1, #7
  401d9a:	9215      	str	r2, [sp, #84]	; 0x54
  401d9c:	6075      	str	r5, [r6, #4]
  401d9e:	9114      	str	r1, [sp, #80]	; 0x50
  401da0:	f340 80c1 	ble.w	401f26 <_vfiprintf_r+0x91a>
  401da4:	2a00      	cmp	r2, #0
  401da6:	f040 8130 	bne.w	40200a <_vfiprintf_r+0x9fe>
  401daa:	9214      	str	r2, [sp, #80]	; 0x50
  401dac:	464e      	mov	r6, r9
  401dae:	f01a 0f04 	tst.w	sl, #4
  401db2:	f000 808b 	beq.w	401ecc <_vfiprintf_r+0x8c0>
  401db6:	9d04      	ldr	r5, [sp, #16]
  401db8:	f8dd b00c 	ldr.w	fp, [sp, #12]
  401dbc:	ebcb 0405 	rsb	r4, fp, r5
  401dc0:	2c00      	cmp	r4, #0
  401dc2:	f340 8083 	ble.w	401ecc <_vfiprintf_r+0x8c0>
  401dc6:	2c10      	cmp	r4, #16
  401dc8:	f340 8222 	ble.w	402210 <_vfiprintf_r+0xc04>
  401dcc:	9914      	ldr	r1, [sp, #80]	; 0x50
  401dce:	4d32      	ldr	r5, [pc, #200]	; (401e98 <_vfiprintf_r+0x88c>)
  401dd0:	f8dd a018 	ldr.w	sl, [sp, #24]
  401dd4:	f8dd b008 	ldr.w	fp, [sp, #8]
  401dd8:	2710      	movs	r7, #16
  401dda:	e005      	b.n	401de8 <_vfiprintf_r+0x7dc>
  401ddc:	1c88      	adds	r0, r1, #2
  401dde:	3608      	adds	r6, #8
  401de0:	4619      	mov	r1, r3
  401de2:	3c10      	subs	r4, #16
  401de4:	2c10      	cmp	r4, #16
  401de6:	dd10      	ble.n	401e0a <_vfiprintf_r+0x7fe>
  401de8:	1c4b      	adds	r3, r1, #1
  401dea:	3210      	adds	r2, #16
  401dec:	2b07      	cmp	r3, #7
  401dee:	9215      	str	r2, [sp, #84]	; 0x54
  401df0:	e886 00a0 	stmia.w	r6, {r5, r7}
  401df4:	9314      	str	r3, [sp, #80]	; 0x50
  401df6:	ddf1      	ble.n	401ddc <_vfiprintf_r+0x7d0>
  401df8:	2a00      	cmp	r2, #0
  401dfa:	d17d      	bne.n	401ef8 <_vfiprintf_r+0x8ec>
  401dfc:	3c10      	subs	r4, #16
  401dfe:	2c10      	cmp	r4, #16
  401e00:	f04f 0001 	mov.w	r0, #1
  401e04:	4611      	mov	r1, r2
  401e06:	464e      	mov	r6, r9
  401e08:	dcee      	bgt.n	401de8 <_vfiprintf_r+0x7dc>
  401e0a:	4422      	add	r2, r4
  401e0c:	2807      	cmp	r0, #7
  401e0e:	9215      	str	r2, [sp, #84]	; 0x54
  401e10:	6035      	str	r5, [r6, #0]
  401e12:	6074      	str	r4, [r6, #4]
  401e14:	9014      	str	r0, [sp, #80]	; 0x50
  401e16:	dd59      	ble.n	401ecc <_vfiprintf_r+0x8c0>
  401e18:	2a00      	cmp	r2, #0
  401e1a:	d14f      	bne.n	401ebc <_vfiprintf_r+0x8b0>
  401e1c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401e1e:	f8dd b00c 	ldr.w	fp, [sp, #12]
  401e22:	9d04      	ldr	r5, [sp, #16]
  401e24:	45ab      	cmp	fp, r5
  401e26:	bfac      	ite	ge
  401e28:	445c      	addge	r4, fp
  401e2a:	1964      	addlt	r4, r4, r5
  401e2c:	9409      	str	r4, [sp, #36]	; 0x24
  401e2e:	e05e      	b.n	401eee <_vfiprintf_r+0x8e2>
  401e30:	4620      	mov	r0, r4
  401e32:	9902      	ldr	r1, [sp, #8]
  401e34:	aa13      	add	r2, sp, #76	; 0x4c
  401e36:	f7ff fbad 	bl	401594 <__sprint_r.part.0>
  401e3a:	2800      	cmp	r0, #0
  401e3c:	d135      	bne.n	401eaa <_vfiprintf_r+0x89e>
  401e3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401e40:	9a15      	ldr	r2, [sp, #84]	; 0x54
  401e42:	f103 0c01 	add.w	ip, r3, #1
  401e46:	4648      	mov	r0, r9
  401e48:	e781      	b.n	401d4e <_vfiprintf_r+0x742>
  401e4a:	08e0      	lsrs	r0, r4, #3
  401e4c:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  401e50:	f004 0207 	and.w	r2, r4, #7
  401e54:	08e9      	lsrs	r1, r5, #3
  401e56:	3230      	adds	r2, #48	; 0x30
  401e58:	ea50 0b01 	orrs.w	fp, r0, r1
  401e5c:	461f      	mov	r7, r3
  401e5e:	701a      	strb	r2, [r3, #0]
  401e60:	4604      	mov	r4, r0
  401e62:	460d      	mov	r5, r1
  401e64:	f103 33ff 	add.w	r3, r3, #4294967295
  401e68:	d1ef      	bne.n	401e4a <_vfiprintf_r+0x83e>
  401e6a:	f01a 0f01 	tst.w	sl, #1
  401e6e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  401e72:	4639      	mov	r1, r7
  401e74:	f000 80b9 	beq.w	401fea <_vfiprintf_r+0x9de>
  401e78:	2a30      	cmp	r2, #48	; 0x30
  401e7a:	f43f acf8 	beq.w	40186e <_vfiprintf_r+0x262>
  401e7e:	461f      	mov	r7, r3
  401e80:	ebc7 0509 	rsb	r5, r7, r9
  401e84:	2330      	movs	r3, #48	; 0x30
  401e86:	9505      	str	r5, [sp, #20]
  401e88:	f801 3c01 	strb.w	r3, [r1, #-1]
  401e8c:	e4f2      	b.n	401874 <_vfiprintf_r+0x268>
  401e8e:	bf00      	nop
  401e90:	00404074 	.word	0x00404074
  401e94:	00404090 	.word	0x00404090
  401e98:	004040a0 	.word	0x004040a0
  401e9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  401e9e:	b123      	cbz	r3, 401eaa <_vfiprintf_r+0x89e>
  401ea0:	9806      	ldr	r0, [sp, #24]
  401ea2:	9902      	ldr	r1, [sp, #8]
  401ea4:	aa13      	add	r2, sp, #76	; 0x4c
  401ea6:	f7ff fb75 	bl	401594 <__sprint_r.part.0>
  401eaa:	9c02      	ldr	r4, [sp, #8]
  401eac:	89a3      	ldrh	r3, [r4, #12]
  401eae:	065b      	lsls	r3, r3, #25
  401eb0:	f53f ac9c 	bmi.w	4017ec <_vfiprintf_r+0x1e0>
  401eb4:	9809      	ldr	r0, [sp, #36]	; 0x24
  401eb6:	b031      	add	sp, #196	; 0xc4
  401eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ebc:	9806      	ldr	r0, [sp, #24]
  401ebe:	9902      	ldr	r1, [sp, #8]
  401ec0:	aa13      	add	r2, sp, #76	; 0x4c
  401ec2:	f7ff fb67 	bl	401594 <__sprint_r.part.0>
  401ec6:	2800      	cmp	r0, #0
  401ec8:	d1ef      	bne.n	401eaa <_vfiprintf_r+0x89e>
  401eca:	9a15      	ldr	r2, [sp, #84]	; 0x54
  401ecc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  401ece:	f8dd b00c 	ldr.w	fp, [sp, #12]
  401ed2:	9d04      	ldr	r5, [sp, #16]
  401ed4:	45ab      	cmp	fp, r5
  401ed6:	bfac      	ite	ge
  401ed8:	445c      	addge	r4, fp
  401eda:	1964      	addlt	r4, r4, r5
  401edc:	9409      	str	r4, [sp, #36]	; 0x24
  401ede:	b132      	cbz	r2, 401eee <_vfiprintf_r+0x8e2>
  401ee0:	9806      	ldr	r0, [sp, #24]
  401ee2:	9902      	ldr	r1, [sp, #8]
  401ee4:	aa13      	add	r2, sp, #76	; 0x4c
  401ee6:	f7ff fb55 	bl	401594 <__sprint_r.part.0>
  401eea:	2800      	cmp	r0, #0
  401eec:	d1dd      	bne.n	401eaa <_vfiprintf_r+0x89e>
  401eee:	2000      	movs	r0, #0
  401ef0:	9014      	str	r0, [sp, #80]	; 0x50
  401ef2:	464e      	mov	r6, r9
  401ef4:	f7ff bbbd 	b.w	401672 <_vfiprintf_r+0x66>
  401ef8:	4650      	mov	r0, sl
  401efa:	4659      	mov	r1, fp
  401efc:	aa13      	add	r2, sp, #76	; 0x4c
  401efe:	f7ff fb49 	bl	401594 <__sprint_r.part.0>
  401f02:	2800      	cmp	r0, #0
  401f04:	d1d1      	bne.n	401eaa <_vfiprintf_r+0x89e>
  401f06:	9914      	ldr	r1, [sp, #80]	; 0x50
  401f08:	9a15      	ldr	r2, [sp, #84]	; 0x54
  401f0a:	1c48      	adds	r0, r1, #1
  401f0c:	464e      	mov	r6, r9
  401f0e:	e768      	b.n	401de2 <_vfiprintf_r+0x7d6>
  401f10:	2a00      	cmp	r2, #0
  401f12:	f040 80fa 	bne.w	40210a <_vfiprintf_r+0xafe>
  401f16:	9c05      	ldr	r4, [sp, #20]
  401f18:	9720      	str	r7, [sp, #128]	; 0x80
  401f1a:	2301      	movs	r3, #1
  401f1c:	9421      	str	r4, [sp, #132]	; 0x84
  401f1e:	9415      	str	r4, [sp, #84]	; 0x54
  401f20:	4622      	mov	r2, r4
  401f22:	9314      	str	r3, [sp, #80]	; 0x50
  401f24:	464e      	mov	r6, r9
  401f26:	3608      	adds	r6, #8
  401f28:	e741      	b.n	401dae <_vfiprintf_r+0x7a2>
  401f2a:	9d04      	ldr	r5, [sp, #16]
  401f2c:	f8dd b00c 	ldr.w	fp, [sp, #12]
  401f30:	ebcb 0405 	rsb	r4, fp, r5
  401f34:	2c00      	cmp	r4, #0
  401f36:	f77f aef7 	ble.w	401d28 <_vfiprintf_r+0x71c>
  401f3a:	2c10      	cmp	r4, #16
  401f3c:	4da8      	ldr	r5, [pc, #672]	; (4021e0 <_vfiprintf_r+0xbd4>)
  401f3e:	f340 8174 	ble.w	40222a <_vfiprintf_r+0xc1e>
  401f42:	4629      	mov	r1, r5
  401f44:	f04f 0b10 	mov.w	fp, #16
  401f48:	4625      	mov	r5, r4
  401f4a:	4664      	mov	r4, ip
  401f4c:	46b4      	mov	ip, r6
  401f4e:	460e      	mov	r6, r1
  401f50:	e006      	b.n	401f60 <_vfiprintf_r+0x954>
  401f52:	1c98      	adds	r0, r3, #2
  401f54:	f10c 0c08 	add.w	ip, ip, #8
  401f58:	460b      	mov	r3, r1
  401f5a:	3d10      	subs	r5, #16
  401f5c:	2d10      	cmp	r5, #16
  401f5e:	dd0f      	ble.n	401f80 <_vfiprintf_r+0x974>
  401f60:	1c59      	adds	r1, r3, #1
  401f62:	3210      	adds	r2, #16
  401f64:	2907      	cmp	r1, #7
  401f66:	9215      	str	r2, [sp, #84]	; 0x54
  401f68:	e88c 0840 	stmia.w	ip, {r6, fp}
  401f6c:	9114      	str	r1, [sp, #80]	; 0x50
  401f6e:	ddf0      	ble.n	401f52 <_vfiprintf_r+0x946>
  401f70:	b9ba      	cbnz	r2, 401fa2 <_vfiprintf_r+0x996>
  401f72:	3d10      	subs	r5, #16
  401f74:	2d10      	cmp	r5, #16
  401f76:	f04f 0001 	mov.w	r0, #1
  401f7a:	4613      	mov	r3, r2
  401f7c:	46cc      	mov	ip, r9
  401f7e:	dcef      	bgt.n	401f60 <_vfiprintf_r+0x954>
  401f80:	4633      	mov	r3, r6
  401f82:	4666      	mov	r6, ip
  401f84:	46a4      	mov	ip, r4
  401f86:	462c      	mov	r4, r5
  401f88:	461d      	mov	r5, r3
  401f8a:	4422      	add	r2, r4
  401f8c:	2807      	cmp	r0, #7
  401f8e:	9215      	str	r2, [sp, #84]	; 0x54
  401f90:	6035      	str	r5, [r6, #0]
  401f92:	6074      	str	r4, [r6, #4]
  401f94:	9014      	str	r0, [sp, #80]	; 0x50
  401f96:	f300 80b2 	bgt.w	4020fe <_vfiprintf_r+0xaf2>
  401f9a:	3608      	adds	r6, #8
  401f9c:	1c41      	adds	r1, r0, #1
  401f9e:	4603      	mov	r3, r0
  401fa0:	e6c2      	b.n	401d28 <_vfiprintf_r+0x71c>
  401fa2:	9806      	ldr	r0, [sp, #24]
  401fa4:	9902      	ldr	r1, [sp, #8]
  401fa6:	aa13      	add	r2, sp, #76	; 0x4c
  401fa8:	f7ff faf4 	bl	401594 <__sprint_r.part.0>
  401fac:	2800      	cmp	r0, #0
  401fae:	f47f af7c 	bne.w	401eaa <_vfiprintf_r+0x89e>
  401fb2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401fb4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  401fb6:	1c58      	adds	r0, r3, #1
  401fb8:	46cc      	mov	ip, r9
  401fba:	e7ce      	b.n	401f5a <_vfiprintf_r+0x94e>
  401fbc:	2a00      	cmp	r2, #0
  401fbe:	d17c      	bne.n	4020ba <_vfiprintf_r+0xaae>
  401fc0:	4619      	mov	r1, r3
  401fc2:	464e      	mov	r6, r9
  401fc4:	4613      	mov	r3, r2
  401fc6:	e69c      	b.n	401d02 <_vfiprintf_r+0x6f6>
  401fc8:	2a00      	cmp	r2, #0
  401fca:	f040 8087 	bne.w	4020dc <_vfiprintf_r+0xad0>
  401fce:	2101      	movs	r1, #1
  401fd0:	4613      	mov	r3, r2
  401fd2:	464e      	mov	r6, r9
  401fd4:	e6a4      	b.n	401d20 <_vfiprintf_r+0x714>
  401fd6:	464f      	mov	r7, r9
  401fd8:	e44c      	b.n	401874 <_vfiprintf_r+0x268>
  401fda:	2d00      	cmp	r5, #0
  401fdc:	bf08      	it	eq
  401fde:	2c0a      	cmpeq	r4, #10
  401fe0:	d249      	bcs.n	402076 <_vfiprintf_r+0xa6a>
  401fe2:	af30      	add	r7, sp, #192	; 0xc0
  401fe4:	3430      	adds	r4, #48	; 0x30
  401fe6:	f807 4d41 	strb.w	r4, [r7, #-65]!
  401fea:	ebc7 0309 	rsb	r3, r7, r9
  401fee:	9305      	str	r3, [sp, #20]
  401ff0:	e440      	b.n	401874 <_vfiprintf_r+0x268>
  401ff2:	2302      	movs	r3, #2
  401ff4:	e41b      	b.n	40182e <_vfiprintf_r+0x222>
  401ff6:	2a00      	cmp	r2, #0
  401ff8:	f040 80b2 	bne.w	402160 <_vfiprintf_r+0xb54>
  401ffc:	4613      	mov	r3, r2
  401ffe:	2101      	movs	r1, #1
  402000:	464e      	mov	r6, r9
  402002:	e66d      	b.n	401ce0 <_vfiprintf_r+0x6d4>
  402004:	4644      	mov	r4, r8
  402006:	f7ff bb5c 	b.w	4016c2 <_vfiprintf_r+0xb6>
  40200a:	9806      	ldr	r0, [sp, #24]
  40200c:	9902      	ldr	r1, [sp, #8]
  40200e:	aa13      	add	r2, sp, #76	; 0x4c
  402010:	f7ff fac0 	bl	401594 <__sprint_r.part.0>
  402014:	2800      	cmp	r0, #0
  402016:	f47f af48 	bne.w	401eaa <_vfiprintf_r+0x89e>
  40201a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40201c:	464e      	mov	r6, r9
  40201e:	e6c6      	b.n	401dae <_vfiprintf_r+0x7a2>
  402020:	9d08      	ldr	r5, [sp, #32]
  402022:	682c      	ldr	r4, [r5, #0]
  402024:	3504      	adds	r5, #4
  402026:	9508      	str	r5, [sp, #32]
  402028:	2500      	movs	r5, #0
  40202a:	e400      	b.n	40182e <_vfiprintf_r+0x222>
  40202c:	9d08      	ldr	r5, [sp, #32]
  40202e:	682c      	ldr	r4, [r5, #0]
  402030:	3504      	adds	r5, #4
  402032:	9508      	str	r5, [sp, #32]
  402034:	2301      	movs	r3, #1
  402036:	2500      	movs	r5, #0
  402038:	f7ff bbf9 	b.w	40182e <_vfiprintf_r+0x222>
  40203c:	9d08      	ldr	r5, [sp, #32]
  40203e:	682c      	ldr	r4, [r5, #0]
  402040:	3504      	adds	r5, #4
  402042:	9508      	str	r5, [sp, #32]
  402044:	2500      	movs	r5, #0
  402046:	e528      	b.n	401a9a <_vfiprintf_r+0x48e>
  402048:	9d08      	ldr	r5, [sp, #32]
  40204a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40204e:	682c      	ldr	r4, [r5, #0]
  402050:	f10b 0b04 	add.w	fp, fp, #4
  402054:	17e5      	asrs	r5, r4, #31
  402056:	f8cd b020 	str.w	fp, [sp, #32]
  40205a:	4622      	mov	r2, r4
  40205c:	462b      	mov	r3, r5
  40205e:	e48f      	b.n	401980 <_vfiprintf_r+0x374>
  402060:	9806      	ldr	r0, [sp, #24]
  402062:	9902      	ldr	r1, [sp, #8]
  402064:	aa13      	add	r2, sp, #76	; 0x4c
  402066:	f7ff fa95 	bl	401594 <__sprint_r.part.0>
  40206a:	2800      	cmp	r0, #0
  40206c:	f47f af1d 	bne.w	401eaa <_vfiprintf_r+0x89e>
  402070:	464e      	mov	r6, r9
  402072:	f7ff bb9b 	b.w	4017ac <_vfiprintf_r+0x1a0>
  402076:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40207a:	9603      	str	r6, [sp, #12]
  40207c:	465e      	mov	r6, fp
  40207e:	46e3      	mov	fp, ip
  402080:	4620      	mov	r0, r4
  402082:	4629      	mov	r1, r5
  402084:	220a      	movs	r2, #10
  402086:	2300      	movs	r3, #0
  402088:	f7fe fea0 	bl	400dcc <__aeabi_uldivmod>
  40208c:	3230      	adds	r2, #48	; 0x30
  40208e:	7032      	strb	r2, [r6, #0]
  402090:	4620      	mov	r0, r4
  402092:	4629      	mov	r1, r5
  402094:	220a      	movs	r2, #10
  402096:	2300      	movs	r3, #0
  402098:	f7fe fe98 	bl	400dcc <__aeabi_uldivmod>
  40209c:	4604      	mov	r4, r0
  40209e:	460d      	mov	r5, r1
  4020a0:	ea54 0005 	orrs.w	r0, r4, r5
  4020a4:	4637      	mov	r7, r6
  4020a6:	f106 36ff 	add.w	r6, r6, #4294967295
  4020aa:	d1e9      	bne.n	402080 <_vfiprintf_r+0xa74>
  4020ac:	ebc7 0309 	rsb	r3, r7, r9
  4020b0:	46dc      	mov	ip, fp
  4020b2:	9e03      	ldr	r6, [sp, #12]
  4020b4:	9305      	str	r3, [sp, #20]
  4020b6:	f7ff bbdd 	b.w	401874 <_vfiprintf_r+0x268>
  4020ba:	9806      	ldr	r0, [sp, #24]
  4020bc:	9902      	ldr	r1, [sp, #8]
  4020be:	f8cd c004 	str.w	ip, [sp, #4]
  4020c2:	aa13      	add	r2, sp, #76	; 0x4c
  4020c4:	f7ff fa66 	bl	401594 <__sprint_r.part.0>
  4020c8:	f8dd c004 	ldr.w	ip, [sp, #4]
  4020cc:	2800      	cmp	r0, #0
  4020ce:	f47f aeec 	bne.w	401eaa <_vfiprintf_r+0x89e>
  4020d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4020d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4020d6:	1c59      	adds	r1, r3, #1
  4020d8:	464e      	mov	r6, r9
  4020da:	e612      	b.n	401d02 <_vfiprintf_r+0x6f6>
  4020dc:	9806      	ldr	r0, [sp, #24]
  4020de:	9902      	ldr	r1, [sp, #8]
  4020e0:	f8cd c004 	str.w	ip, [sp, #4]
  4020e4:	aa13      	add	r2, sp, #76	; 0x4c
  4020e6:	f7ff fa55 	bl	401594 <__sprint_r.part.0>
  4020ea:	f8dd c004 	ldr.w	ip, [sp, #4]
  4020ee:	2800      	cmp	r0, #0
  4020f0:	f47f aedb 	bne.w	401eaa <_vfiprintf_r+0x89e>
  4020f4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4020f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4020f8:	1c59      	adds	r1, r3, #1
  4020fa:	464e      	mov	r6, r9
  4020fc:	e610      	b.n	401d20 <_vfiprintf_r+0x714>
  4020fe:	2a00      	cmp	r2, #0
  402100:	d156      	bne.n	4021b0 <_vfiprintf_r+0xba4>
  402102:	2101      	movs	r1, #1
  402104:	4613      	mov	r3, r2
  402106:	464e      	mov	r6, r9
  402108:	e60e      	b.n	401d28 <_vfiprintf_r+0x71c>
  40210a:	9806      	ldr	r0, [sp, #24]
  40210c:	9902      	ldr	r1, [sp, #8]
  40210e:	aa13      	add	r2, sp, #76	; 0x4c
  402110:	f7ff fa40 	bl	401594 <__sprint_r.part.0>
  402114:	2800      	cmp	r0, #0
  402116:	f47f aec8 	bne.w	401eaa <_vfiprintf_r+0x89e>
  40211a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40211c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40211e:	3101      	adds	r1, #1
  402120:	464e      	mov	r6, r9
  402122:	e636      	b.n	401d92 <_vfiprintf_r+0x786>
  402124:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  402128:	4264      	negs	r4, r4
  40212a:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40212e:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  402132:	f8cd b01c 	str.w	fp, [sp, #28]
  402136:	f8cd c014 	str.w	ip, [sp, #20]
  40213a:	2301      	movs	r3, #1
  40213c:	f7ff bb7f 	b.w	40183e <_vfiprintf_r+0x232>
  402140:	f01a 0f10 	tst.w	sl, #16
  402144:	d11d      	bne.n	402182 <_vfiprintf_r+0xb76>
  402146:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40214a:	d059      	beq.n	402200 <_vfiprintf_r+0xbf4>
  40214c:	9d08      	ldr	r5, [sp, #32]
  40214e:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  402152:	682b      	ldr	r3, [r5, #0]
  402154:	3504      	adds	r5, #4
  402156:	9508      	str	r5, [sp, #32]
  402158:	f8a3 b000 	strh.w	fp, [r3]
  40215c:	f7ff ba89 	b.w	401672 <_vfiprintf_r+0x66>
  402160:	9806      	ldr	r0, [sp, #24]
  402162:	9902      	ldr	r1, [sp, #8]
  402164:	f8cd c004 	str.w	ip, [sp, #4]
  402168:	aa13      	add	r2, sp, #76	; 0x4c
  40216a:	f7ff fa13 	bl	401594 <__sprint_r.part.0>
  40216e:	f8dd c004 	ldr.w	ip, [sp, #4]
  402172:	2800      	cmp	r0, #0
  402174:	f47f ae99 	bne.w	401eaa <_vfiprintf_r+0x89e>
  402178:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40217a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40217c:	1c59      	adds	r1, r3, #1
  40217e:	464e      	mov	r6, r9
  402180:	e5ae      	b.n	401ce0 <_vfiprintf_r+0x6d4>
  402182:	f8dd b020 	ldr.w	fp, [sp, #32]
  402186:	9c09      	ldr	r4, [sp, #36]	; 0x24
  402188:	f8db 3000 	ldr.w	r3, [fp]
  40218c:	f10b 0b04 	add.w	fp, fp, #4
  402190:	f8cd b020 	str.w	fp, [sp, #32]
  402194:	601c      	str	r4, [r3, #0]
  402196:	f7ff ba6c 	b.w	401672 <_vfiprintf_r+0x66>
  40219a:	9408      	str	r4, [sp, #32]
  40219c:	f001 fc34 	bl	403a08 <strlen>
  4021a0:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  4021a4:	9005      	str	r0, [sp, #20]
  4021a6:	9407      	str	r4, [sp, #28]
  4021a8:	f04f 0c00 	mov.w	ip, #0
  4021ac:	f7ff bb62 	b.w	401874 <_vfiprintf_r+0x268>
  4021b0:	9806      	ldr	r0, [sp, #24]
  4021b2:	9902      	ldr	r1, [sp, #8]
  4021b4:	f8cd c004 	str.w	ip, [sp, #4]
  4021b8:	aa13      	add	r2, sp, #76	; 0x4c
  4021ba:	f7ff f9eb 	bl	401594 <__sprint_r.part.0>
  4021be:	f8dd c004 	ldr.w	ip, [sp, #4]
  4021c2:	2800      	cmp	r0, #0
  4021c4:	f47f ae71 	bne.w	401eaa <_vfiprintf_r+0x89e>
  4021c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4021ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4021cc:	1c59      	adds	r1, r3, #1
  4021ce:	464e      	mov	r6, r9
  4021d0:	e5aa      	b.n	401d28 <_vfiprintf_r+0x71c>
  4021d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4021d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4021d6:	4d03      	ldr	r5, [pc, #12]	; (4021e4 <_vfiprintf_r+0xbd8>)
  4021d8:	3301      	adds	r3, #1
  4021da:	f7ff bb9b 	b.w	401914 <_vfiprintf_r+0x308>
  4021de:	bf00      	nop
  4021e0:	00404090 	.word	0x00404090
  4021e4:	004040a0 	.word	0x004040a0
  4021e8:	f1bc 0f06 	cmp.w	ip, #6
  4021ec:	bf34      	ite	cc
  4021ee:	4663      	movcc	r3, ip
  4021f0:	2306      	movcs	r3, #6
  4021f2:	9408      	str	r4, [sp, #32]
  4021f4:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  4021f8:	9305      	str	r3, [sp, #20]
  4021fa:	9403      	str	r4, [sp, #12]
  4021fc:	4f16      	ldr	r7, [pc, #88]	; (402258 <_vfiprintf_r+0xc4c>)
  4021fe:	e470      	b.n	401ae2 <_vfiprintf_r+0x4d6>
  402200:	9c08      	ldr	r4, [sp, #32]
  402202:	9d09      	ldr	r5, [sp, #36]	; 0x24
  402204:	6823      	ldr	r3, [r4, #0]
  402206:	3404      	adds	r4, #4
  402208:	9408      	str	r4, [sp, #32]
  40220a:	601d      	str	r5, [r3, #0]
  40220c:	f7ff ba31 	b.w	401672 <_vfiprintf_r+0x66>
  402210:	9814      	ldr	r0, [sp, #80]	; 0x50
  402212:	4d12      	ldr	r5, [pc, #72]	; (40225c <_vfiprintf_r+0xc50>)
  402214:	3001      	adds	r0, #1
  402216:	e5f8      	b.n	401e0a <_vfiprintf_r+0x7fe>
  402218:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40221c:	f8cd c014 	str.w	ip, [sp, #20]
  402220:	9507      	str	r5, [sp, #28]
  402222:	9408      	str	r4, [sp, #32]
  402224:	4684      	mov	ip, r0
  402226:	f7ff bb25 	b.w	401874 <_vfiprintf_r+0x268>
  40222a:	4608      	mov	r0, r1
  40222c:	e6ad      	b.n	401f8a <_vfiprintf_r+0x97e>
  40222e:	46a0      	mov	r8, r4
  402230:	2500      	movs	r5, #0
  402232:	f7ff ba5a 	b.w	4016ea <_vfiprintf_r+0xde>
  402236:	f8dd b020 	ldr.w	fp, [sp, #32]
  40223a:	f898 3001 	ldrb.w	r3, [r8, #1]
  40223e:	f8db 5000 	ldr.w	r5, [fp]
  402242:	f10b 0204 	add.w	r2, fp, #4
  402246:	2d00      	cmp	r5, #0
  402248:	9208      	str	r2, [sp, #32]
  40224a:	46a0      	mov	r8, r4
  40224c:	f6bf aa4b 	bge.w	4016e6 <_vfiprintf_r+0xda>
  402250:	f04f 35ff 	mov.w	r5, #4294967295
  402254:	f7ff ba47 	b.w	4016e6 <_vfiprintf_r+0xda>
  402258:	00404088 	.word	0x00404088
  40225c:	004040a0 	.word	0x004040a0

00402260 <__sbprintf>:
  402260:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402264:	460c      	mov	r4, r1
  402266:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  40226a:	f8b1 900c 	ldrh.w	r9, [r1, #12]
  40226e:	69e7      	ldr	r7, [r4, #28]
  402270:	6e49      	ldr	r1, [r1, #100]	; 0x64
  402272:	f8b4 800e 	ldrh.w	r8, [r4, #14]
  402276:	9119      	str	r1, [sp, #100]	; 0x64
  402278:	ad1a      	add	r5, sp, #104	; 0x68
  40227a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40227e:	f04f 0e00 	mov.w	lr, #0
  402282:	9707      	str	r7, [sp, #28]
  402284:	f029 0902 	bic.w	r9, r9, #2
  402288:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40228a:	9500      	str	r5, [sp, #0]
  40228c:	4669      	mov	r1, sp
  40228e:	9504      	str	r5, [sp, #16]
  402290:	9602      	str	r6, [sp, #8]
  402292:	9605      	str	r6, [sp, #20]
  402294:	f8ad 900c 	strh.w	r9, [sp, #12]
  402298:	f8ad 800e 	strh.w	r8, [sp, #14]
  40229c:	9709      	str	r7, [sp, #36]	; 0x24
  40229e:	f8cd e018 	str.w	lr, [sp, #24]
  4022a2:	4606      	mov	r6, r0
  4022a4:	f7ff f9b2 	bl	40160c <_vfiprintf_r>
  4022a8:	1e05      	subs	r5, r0, #0
  4022aa:	db07      	blt.n	4022bc <__sbprintf+0x5c>
  4022ac:	4630      	mov	r0, r6
  4022ae:	4669      	mov	r1, sp
  4022b0:	f000 f92e 	bl	402510 <_fflush_r>
  4022b4:	2800      	cmp	r0, #0
  4022b6:	bf18      	it	ne
  4022b8:	f04f 35ff 	movne.w	r5, #4294967295
  4022bc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4022c0:	065b      	lsls	r3, r3, #25
  4022c2:	d503      	bpl.n	4022cc <__sbprintf+0x6c>
  4022c4:	89a3      	ldrh	r3, [r4, #12]
  4022c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4022ca:	81a3      	strh	r3, [r4, #12]
  4022cc:	4628      	mov	r0, r5
  4022ce:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  4022d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4022d6:	bf00      	nop

004022d8 <__swsetup_r>:
  4022d8:	4b2f      	ldr	r3, [pc, #188]	; (402398 <__swsetup_r+0xc0>)
  4022da:	681b      	ldr	r3, [r3, #0]
  4022dc:	b570      	push	{r4, r5, r6, lr}
  4022de:	4606      	mov	r6, r0
  4022e0:	460c      	mov	r4, r1
  4022e2:	b113      	cbz	r3, 4022ea <__swsetup_r+0x12>
  4022e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4022e6:	2a00      	cmp	r2, #0
  4022e8:	d036      	beq.n	402358 <__swsetup_r+0x80>
  4022ea:	89a5      	ldrh	r5, [r4, #12]
  4022ec:	b2ab      	uxth	r3, r5
  4022ee:	0719      	lsls	r1, r3, #28
  4022f0:	d50c      	bpl.n	40230c <__swsetup_r+0x34>
  4022f2:	6922      	ldr	r2, [r4, #16]
  4022f4:	b1aa      	cbz	r2, 402322 <__swsetup_r+0x4a>
  4022f6:	f013 0101 	ands.w	r1, r3, #1
  4022fa:	d01e      	beq.n	40233a <__swsetup_r+0x62>
  4022fc:	6963      	ldr	r3, [r4, #20]
  4022fe:	2100      	movs	r1, #0
  402300:	425b      	negs	r3, r3
  402302:	61a3      	str	r3, [r4, #24]
  402304:	60a1      	str	r1, [r4, #8]
  402306:	b1f2      	cbz	r2, 402346 <__swsetup_r+0x6e>
  402308:	2000      	movs	r0, #0
  40230a:	bd70      	pop	{r4, r5, r6, pc}
  40230c:	06da      	lsls	r2, r3, #27
  40230e:	d53b      	bpl.n	402388 <__swsetup_r+0xb0>
  402310:	075b      	lsls	r3, r3, #29
  402312:	d425      	bmi.n	402360 <__swsetup_r+0x88>
  402314:	6922      	ldr	r2, [r4, #16]
  402316:	f045 0308 	orr.w	r3, r5, #8
  40231a:	81a3      	strh	r3, [r4, #12]
  40231c:	b29b      	uxth	r3, r3
  40231e:	2a00      	cmp	r2, #0
  402320:	d1e9      	bne.n	4022f6 <__swsetup_r+0x1e>
  402322:	f403 7120 	and.w	r1, r3, #640	; 0x280
  402326:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40232a:	d0e4      	beq.n	4022f6 <__swsetup_r+0x1e>
  40232c:	4630      	mov	r0, r6
  40232e:	4621      	mov	r1, r4
  402330:	f000 fcd6 	bl	402ce0 <__smakebuf_r>
  402334:	89a3      	ldrh	r3, [r4, #12]
  402336:	6922      	ldr	r2, [r4, #16]
  402338:	e7dd      	b.n	4022f6 <__swsetup_r+0x1e>
  40233a:	0798      	lsls	r0, r3, #30
  40233c:	bf58      	it	pl
  40233e:	6961      	ldrpl	r1, [r4, #20]
  402340:	60a1      	str	r1, [r4, #8]
  402342:	2a00      	cmp	r2, #0
  402344:	d1e0      	bne.n	402308 <__swsetup_r+0x30>
  402346:	89a3      	ldrh	r3, [r4, #12]
  402348:	061a      	lsls	r2, r3, #24
  40234a:	d5dd      	bpl.n	402308 <__swsetup_r+0x30>
  40234c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402350:	81a3      	strh	r3, [r4, #12]
  402352:	f04f 30ff 	mov.w	r0, #4294967295
  402356:	bd70      	pop	{r4, r5, r6, pc}
  402358:	4618      	mov	r0, r3
  40235a:	f000 f8f5 	bl	402548 <__sinit>
  40235e:	e7c4      	b.n	4022ea <__swsetup_r+0x12>
  402360:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402362:	b149      	cbz	r1, 402378 <__swsetup_r+0xa0>
  402364:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402368:	4299      	cmp	r1, r3
  40236a:	d003      	beq.n	402374 <__swsetup_r+0x9c>
  40236c:	4630      	mov	r0, r6
  40236e:	f000 fa2d 	bl	4027cc <_free_r>
  402372:	89a5      	ldrh	r5, [r4, #12]
  402374:	2300      	movs	r3, #0
  402376:	6323      	str	r3, [r4, #48]	; 0x30
  402378:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40237c:	2300      	movs	r3, #0
  40237e:	6922      	ldr	r2, [r4, #16]
  402380:	6063      	str	r3, [r4, #4]
  402382:	b2ad      	uxth	r5, r5
  402384:	6022      	str	r2, [r4, #0]
  402386:	e7c6      	b.n	402316 <__swsetup_r+0x3e>
  402388:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40238c:	2309      	movs	r3, #9
  40238e:	6033      	str	r3, [r6, #0]
  402390:	f04f 30ff 	mov.w	r0, #4294967295
  402394:	81a5      	strh	r5, [r4, #12]
  402396:	bd70      	pop	{r4, r5, r6, pc}
  402398:	20000440 	.word	0x20000440

0040239c <register_fini>:
  40239c:	4b02      	ldr	r3, [pc, #8]	; (4023a8 <register_fini+0xc>)
  40239e:	b113      	cbz	r3, 4023a6 <register_fini+0xa>
  4023a0:	4802      	ldr	r0, [pc, #8]	; (4023ac <register_fini+0x10>)
  4023a2:	f000 b805 	b.w	4023b0 <atexit>
  4023a6:	4770      	bx	lr
  4023a8:	00000000 	.word	0x00000000
  4023ac:	00402645 	.word	0x00402645

004023b0 <atexit>:
  4023b0:	4601      	mov	r1, r0
  4023b2:	2000      	movs	r0, #0
  4023b4:	4602      	mov	r2, r0
  4023b6:	4603      	mov	r3, r0
  4023b8:	f001 bbf4 	b.w	403ba4 <__register_exitproc>

004023bc <__sflush_r>:
  4023bc:	898b      	ldrh	r3, [r1, #12]
  4023be:	b29a      	uxth	r2, r3
  4023c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4023c4:	460d      	mov	r5, r1
  4023c6:	0711      	lsls	r1, r2, #28
  4023c8:	4680      	mov	r8, r0
  4023ca:	d43c      	bmi.n	402446 <__sflush_r+0x8a>
  4023cc:	686a      	ldr	r2, [r5, #4]
  4023ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4023d2:	2a00      	cmp	r2, #0
  4023d4:	81ab      	strh	r3, [r5, #12]
  4023d6:	dd59      	ble.n	40248c <__sflush_r+0xd0>
  4023d8:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4023da:	2c00      	cmp	r4, #0
  4023dc:	d04b      	beq.n	402476 <__sflush_r+0xba>
  4023de:	b29b      	uxth	r3, r3
  4023e0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4023e4:	2100      	movs	r1, #0
  4023e6:	b292      	uxth	r2, r2
  4023e8:	f8d8 6000 	ldr.w	r6, [r8]
  4023ec:	f8c8 1000 	str.w	r1, [r8]
  4023f0:	2a00      	cmp	r2, #0
  4023f2:	d04f      	beq.n	402494 <__sflush_r+0xd8>
  4023f4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4023f6:	075f      	lsls	r7, r3, #29
  4023f8:	d505      	bpl.n	402406 <__sflush_r+0x4a>
  4023fa:	6869      	ldr	r1, [r5, #4]
  4023fc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4023fe:	1a52      	subs	r2, r2, r1
  402400:	b10b      	cbz	r3, 402406 <__sflush_r+0x4a>
  402402:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402404:	1ad2      	subs	r2, r2, r3
  402406:	4640      	mov	r0, r8
  402408:	69e9      	ldr	r1, [r5, #28]
  40240a:	2300      	movs	r3, #0
  40240c:	47a0      	blx	r4
  40240e:	1c44      	adds	r4, r0, #1
  402410:	d04a      	beq.n	4024a8 <__sflush_r+0xec>
  402412:	89aa      	ldrh	r2, [r5, #12]
  402414:	692b      	ldr	r3, [r5, #16]
  402416:	602b      	str	r3, [r5, #0]
  402418:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40241c:	b29b      	uxth	r3, r3
  40241e:	2200      	movs	r2, #0
  402420:	606a      	str	r2, [r5, #4]
  402422:	04da      	lsls	r2, r3, #19
  402424:	81ab      	strh	r3, [r5, #12]
  402426:	d44c      	bmi.n	4024c2 <__sflush_r+0x106>
  402428:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40242a:	f8c8 6000 	str.w	r6, [r8]
  40242e:	b311      	cbz	r1, 402476 <__sflush_r+0xba>
  402430:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402434:	4299      	cmp	r1, r3
  402436:	d002      	beq.n	40243e <__sflush_r+0x82>
  402438:	4640      	mov	r0, r8
  40243a:	f000 f9c7 	bl	4027cc <_free_r>
  40243e:	2000      	movs	r0, #0
  402440:	6328      	str	r0, [r5, #48]	; 0x30
  402442:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402446:	692e      	ldr	r6, [r5, #16]
  402448:	b1ae      	cbz	r6, 402476 <__sflush_r+0xba>
  40244a:	682c      	ldr	r4, [r5, #0]
  40244c:	602e      	str	r6, [r5, #0]
  40244e:	0791      	lsls	r1, r2, #30
  402450:	bf0c      	ite	eq
  402452:	696b      	ldreq	r3, [r5, #20]
  402454:	2300      	movne	r3, #0
  402456:	1ba4      	subs	r4, r4, r6
  402458:	60ab      	str	r3, [r5, #8]
  40245a:	e00a      	b.n	402472 <__sflush_r+0xb6>
  40245c:	4632      	mov	r2, r6
  40245e:	4623      	mov	r3, r4
  402460:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402462:	69e9      	ldr	r1, [r5, #28]
  402464:	4640      	mov	r0, r8
  402466:	47b8      	blx	r7
  402468:	2800      	cmp	r0, #0
  40246a:	ebc0 0404 	rsb	r4, r0, r4
  40246e:	4406      	add	r6, r0
  402470:	dd04      	ble.n	40247c <__sflush_r+0xc0>
  402472:	2c00      	cmp	r4, #0
  402474:	dcf2      	bgt.n	40245c <__sflush_r+0xa0>
  402476:	2000      	movs	r0, #0
  402478:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40247c:	89ab      	ldrh	r3, [r5, #12]
  40247e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402482:	81ab      	strh	r3, [r5, #12]
  402484:	f04f 30ff 	mov.w	r0, #4294967295
  402488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40248c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40248e:	2a00      	cmp	r2, #0
  402490:	dca2      	bgt.n	4023d8 <__sflush_r+0x1c>
  402492:	e7f0      	b.n	402476 <__sflush_r+0xba>
  402494:	2301      	movs	r3, #1
  402496:	4640      	mov	r0, r8
  402498:	69e9      	ldr	r1, [r5, #28]
  40249a:	47a0      	blx	r4
  40249c:	1c43      	adds	r3, r0, #1
  40249e:	4602      	mov	r2, r0
  4024a0:	d01e      	beq.n	4024e0 <__sflush_r+0x124>
  4024a2:	89ab      	ldrh	r3, [r5, #12]
  4024a4:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4024a6:	e7a6      	b.n	4023f6 <__sflush_r+0x3a>
  4024a8:	f8d8 3000 	ldr.w	r3, [r8]
  4024ac:	b95b      	cbnz	r3, 4024c6 <__sflush_r+0x10a>
  4024ae:	89a9      	ldrh	r1, [r5, #12]
  4024b0:	606b      	str	r3, [r5, #4]
  4024b2:	f421 6300 	bic.w	r3, r1, #2048	; 0x800
  4024b6:	b29b      	uxth	r3, r3
  4024b8:	692a      	ldr	r2, [r5, #16]
  4024ba:	81ab      	strh	r3, [r5, #12]
  4024bc:	04db      	lsls	r3, r3, #19
  4024be:	602a      	str	r2, [r5, #0]
  4024c0:	d5b2      	bpl.n	402428 <__sflush_r+0x6c>
  4024c2:	6528      	str	r0, [r5, #80]	; 0x50
  4024c4:	e7b0      	b.n	402428 <__sflush_r+0x6c>
  4024c6:	2b1d      	cmp	r3, #29
  4024c8:	d001      	beq.n	4024ce <__sflush_r+0x112>
  4024ca:	2b16      	cmp	r3, #22
  4024cc:	d119      	bne.n	402502 <__sflush_r+0x146>
  4024ce:	89aa      	ldrh	r2, [r5, #12]
  4024d0:	692b      	ldr	r3, [r5, #16]
  4024d2:	602b      	str	r3, [r5, #0]
  4024d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  4024d8:	2300      	movs	r3, #0
  4024da:	81aa      	strh	r2, [r5, #12]
  4024dc:	606b      	str	r3, [r5, #4]
  4024de:	e7a3      	b.n	402428 <__sflush_r+0x6c>
  4024e0:	f8d8 3000 	ldr.w	r3, [r8]
  4024e4:	2b00      	cmp	r3, #0
  4024e6:	d0dc      	beq.n	4024a2 <__sflush_r+0xe6>
  4024e8:	2b1d      	cmp	r3, #29
  4024ea:	d007      	beq.n	4024fc <__sflush_r+0x140>
  4024ec:	2b16      	cmp	r3, #22
  4024ee:	d005      	beq.n	4024fc <__sflush_r+0x140>
  4024f0:	89ab      	ldrh	r3, [r5, #12]
  4024f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4024f6:	81ab      	strh	r3, [r5, #12]
  4024f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024fc:	f8c8 6000 	str.w	r6, [r8]
  402500:	e7b9      	b.n	402476 <__sflush_r+0xba>
  402502:	89ab      	ldrh	r3, [r5, #12]
  402504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402508:	81ab      	strh	r3, [r5, #12]
  40250a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40250e:	bf00      	nop

00402510 <_fflush_r>:
  402510:	b510      	push	{r4, lr}
  402512:	4604      	mov	r4, r0
  402514:	b082      	sub	sp, #8
  402516:	b108      	cbz	r0, 40251c <_fflush_r+0xc>
  402518:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40251a:	b153      	cbz	r3, 402532 <_fflush_r+0x22>
  40251c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  402520:	b908      	cbnz	r0, 402526 <_fflush_r+0x16>
  402522:	b002      	add	sp, #8
  402524:	bd10      	pop	{r4, pc}
  402526:	4620      	mov	r0, r4
  402528:	b002      	add	sp, #8
  40252a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40252e:	f7ff bf45 	b.w	4023bc <__sflush_r>
  402532:	9101      	str	r1, [sp, #4]
  402534:	f000 f808 	bl	402548 <__sinit>
  402538:	9901      	ldr	r1, [sp, #4]
  40253a:	e7ef      	b.n	40251c <_fflush_r+0xc>

0040253c <_cleanup_r>:
  40253c:	4901      	ldr	r1, [pc, #4]	; (402544 <_cleanup_r+0x8>)
  40253e:	f000 bb9f 	b.w	402c80 <_fwalk>
  402542:	bf00      	nop
  402544:	00403cf1 	.word	0x00403cf1

00402548 <__sinit>:
  402548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40254c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40254e:	b083      	sub	sp, #12
  402550:	4607      	mov	r7, r0
  402552:	2c00      	cmp	r4, #0
  402554:	d165      	bne.n	402622 <__sinit+0xda>
  402556:	6845      	ldr	r5, [r0, #4]
  402558:	4833      	ldr	r0, [pc, #204]	; (402628 <__sinit+0xe0>)
  40255a:	63f8      	str	r0, [r7, #60]	; 0x3c
  40255c:	2304      	movs	r3, #4
  40255e:	2103      	movs	r1, #3
  402560:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  402564:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  402568:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40256c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  402570:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402574:	81ab      	strh	r3, [r5, #12]
  402576:	602c      	str	r4, [r5, #0]
  402578:	606c      	str	r4, [r5, #4]
  40257a:	60ac      	str	r4, [r5, #8]
  40257c:	666c      	str	r4, [r5, #100]	; 0x64
  40257e:	81ec      	strh	r4, [r5, #14]
  402580:	612c      	str	r4, [r5, #16]
  402582:	616c      	str	r4, [r5, #20]
  402584:	61ac      	str	r4, [r5, #24]
  402586:	4621      	mov	r1, r4
  402588:	2208      	movs	r2, #8
  40258a:	f7fe ff31 	bl	4013f0 <memset>
  40258e:	68be      	ldr	r6, [r7, #8]
  402590:	f8df b098 	ldr.w	fp, [pc, #152]	; 40262c <__sinit+0xe4>
  402594:	f8df a098 	ldr.w	sl, [pc, #152]	; 402630 <__sinit+0xe8>
  402598:	f8df 9098 	ldr.w	r9, [pc, #152]	; 402634 <__sinit+0xec>
  40259c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 402638 <__sinit+0xf0>
  4025a0:	61ed      	str	r5, [r5, #28]
  4025a2:	2301      	movs	r3, #1
  4025a4:	2209      	movs	r2, #9
  4025a6:	f8c5 b020 	str.w	fp, [r5, #32]
  4025aa:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4025ae:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4025b2:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4025b6:	4621      	mov	r1, r4
  4025b8:	81f3      	strh	r3, [r6, #14]
  4025ba:	81b2      	strh	r2, [r6, #12]
  4025bc:	6034      	str	r4, [r6, #0]
  4025be:	6074      	str	r4, [r6, #4]
  4025c0:	60b4      	str	r4, [r6, #8]
  4025c2:	6674      	str	r4, [r6, #100]	; 0x64
  4025c4:	6134      	str	r4, [r6, #16]
  4025c6:	6174      	str	r4, [r6, #20]
  4025c8:	61b4      	str	r4, [r6, #24]
  4025ca:	2208      	movs	r2, #8
  4025cc:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4025d0:	9301      	str	r3, [sp, #4]
  4025d2:	f7fe ff0d 	bl	4013f0 <memset>
  4025d6:	68fd      	ldr	r5, [r7, #12]
  4025d8:	61f6      	str	r6, [r6, #28]
  4025da:	2012      	movs	r0, #18
  4025dc:	2202      	movs	r2, #2
  4025de:	f8c6 b020 	str.w	fp, [r6, #32]
  4025e2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4025e6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4025ea:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4025ee:	4621      	mov	r1, r4
  4025f0:	81a8      	strh	r0, [r5, #12]
  4025f2:	81ea      	strh	r2, [r5, #14]
  4025f4:	602c      	str	r4, [r5, #0]
  4025f6:	606c      	str	r4, [r5, #4]
  4025f8:	60ac      	str	r4, [r5, #8]
  4025fa:	666c      	str	r4, [r5, #100]	; 0x64
  4025fc:	612c      	str	r4, [r5, #16]
  4025fe:	616c      	str	r4, [r5, #20]
  402600:	61ac      	str	r4, [r5, #24]
  402602:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402606:	2208      	movs	r2, #8
  402608:	f7fe fef2 	bl	4013f0 <memset>
  40260c:	9b01      	ldr	r3, [sp, #4]
  40260e:	61ed      	str	r5, [r5, #28]
  402610:	f8c5 b020 	str.w	fp, [r5, #32]
  402614:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402618:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40261c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402620:	63bb      	str	r3, [r7, #56]	; 0x38
  402622:	b003      	add	sp, #12
  402624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402628:	0040253d 	.word	0x0040253d
  40262c:	00403985 	.word	0x00403985
  402630:	004039a9 	.word	0x004039a9
  402634:	004039e1 	.word	0x004039e1
  402638:	00403a01 	.word	0x00403a01

0040263c <__sfp_lock_acquire>:
  40263c:	4770      	bx	lr
  40263e:	bf00      	nop

00402640 <__sfp_lock_release>:
  402640:	4770      	bx	lr
  402642:	bf00      	nop

00402644 <__libc_fini_array>:
  402644:	b538      	push	{r3, r4, r5, lr}
  402646:	4d09      	ldr	r5, [pc, #36]	; (40266c <__libc_fini_array+0x28>)
  402648:	4c09      	ldr	r4, [pc, #36]	; (402670 <__libc_fini_array+0x2c>)
  40264a:	1b64      	subs	r4, r4, r5
  40264c:	10a4      	asrs	r4, r4, #2
  40264e:	bf18      	it	ne
  402650:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  402654:	d005      	beq.n	402662 <__libc_fini_array+0x1e>
  402656:	3c01      	subs	r4, #1
  402658:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40265c:	4798      	blx	r3
  40265e:	2c00      	cmp	r4, #0
  402660:	d1f9      	bne.n	402656 <__libc_fini_array+0x12>
  402662:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402666:	f001 bd2d 	b.w	4040c4 <_fini>
  40266a:	bf00      	nop
  40266c:	004040d0 	.word	0x004040d0
  402670:	004040d4 	.word	0x004040d4

00402674 <_fputwc_r>:
  402674:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402678:	8993      	ldrh	r3, [r2, #12]
  40267a:	460f      	mov	r7, r1
  40267c:	0499      	lsls	r1, r3, #18
  40267e:	b082      	sub	sp, #8
  402680:	4614      	mov	r4, r2
  402682:	4680      	mov	r8, r0
  402684:	d406      	bmi.n	402694 <_fputwc_r+0x20>
  402686:	6e52      	ldr	r2, [r2, #100]	; 0x64
  402688:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40268c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402690:	81a3      	strh	r3, [r4, #12]
  402692:	6662      	str	r2, [r4, #100]	; 0x64
  402694:	f000 fb1e 	bl	402cd4 <__locale_mb_cur_max>
  402698:	2801      	cmp	r0, #1
  40269a:	d03d      	beq.n	402718 <_fputwc_r+0xa4>
  40269c:	463a      	mov	r2, r7
  40269e:	4640      	mov	r0, r8
  4026a0:	a901      	add	r1, sp, #4
  4026a2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4026a6:	f001 fa33 	bl	403b10 <_wcrtomb_r>
  4026aa:	1c42      	adds	r2, r0, #1
  4026ac:	4606      	mov	r6, r0
  4026ae:	d02c      	beq.n	40270a <_fputwc_r+0x96>
  4026b0:	2800      	cmp	r0, #0
  4026b2:	d039      	beq.n	402728 <_fputwc_r+0xb4>
  4026b4:	f89d 1004 	ldrb.w	r1, [sp, #4]
  4026b8:	2500      	movs	r5, #0
  4026ba:	e009      	b.n	4026d0 <_fputwc_r+0x5c>
  4026bc:	6823      	ldr	r3, [r4, #0]
  4026be:	7019      	strb	r1, [r3, #0]
  4026c0:	6823      	ldr	r3, [r4, #0]
  4026c2:	3301      	adds	r3, #1
  4026c4:	6023      	str	r3, [r4, #0]
  4026c6:	3501      	adds	r5, #1
  4026c8:	42b5      	cmp	r5, r6
  4026ca:	d22d      	bcs.n	402728 <_fputwc_r+0xb4>
  4026cc:	ab01      	add	r3, sp, #4
  4026ce:	5ce9      	ldrb	r1, [r5, r3]
  4026d0:	68a3      	ldr	r3, [r4, #8]
  4026d2:	3b01      	subs	r3, #1
  4026d4:	2b00      	cmp	r3, #0
  4026d6:	60a3      	str	r3, [r4, #8]
  4026d8:	daf0      	bge.n	4026bc <_fputwc_r+0x48>
  4026da:	69a2      	ldr	r2, [r4, #24]
  4026dc:	4293      	cmp	r3, r2
  4026de:	db05      	blt.n	4026ec <_fputwc_r+0x78>
  4026e0:	6823      	ldr	r3, [r4, #0]
  4026e2:	7019      	strb	r1, [r3, #0]
  4026e4:	6823      	ldr	r3, [r4, #0]
  4026e6:	7819      	ldrb	r1, [r3, #0]
  4026e8:	290a      	cmp	r1, #10
  4026ea:	d1ea      	bne.n	4026c2 <_fputwc_r+0x4e>
  4026ec:	4640      	mov	r0, r8
  4026ee:	4622      	mov	r2, r4
  4026f0:	f001 f9ba 	bl	403a68 <__swbuf_r>
  4026f4:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  4026f8:	4258      	negs	r0, r3
  4026fa:	4158      	adcs	r0, r3
  4026fc:	2800      	cmp	r0, #0
  4026fe:	d0e2      	beq.n	4026c6 <_fputwc_r+0x52>
  402700:	f04f 30ff 	mov.w	r0, #4294967295
  402704:	b002      	add	sp, #8
  402706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40270a:	89a3      	ldrh	r3, [r4, #12]
  40270c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402710:	81a3      	strh	r3, [r4, #12]
  402712:	b002      	add	sp, #8
  402714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402718:	1e7b      	subs	r3, r7, #1
  40271a:	2bfe      	cmp	r3, #254	; 0xfe
  40271c:	d8be      	bhi.n	40269c <_fputwc_r+0x28>
  40271e:	b2f9      	uxtb	r1, r7
  402720:	4606      	mov	r6, r0
  402722:	f88d 1004 	strb.w	r1, [sp, #4]
  402726:	e7c7      	b.n	4026b8 <_fputwc_r+0x44>
  402728:	4638      	mov	r0, r7
  40272a:	b002      	add	sp, #8
  40272c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00402730 <_malloc_trim_r>:
  402730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402732:	4d23      	ldr	r5, [pc, #140]	; (4027c0 <_malloc_trim_r+0x90>)
  402734:	460f      	mov	r7, r1
  402736:	4604      	mov	r4, r0
  402738:	f000 ff28 	bl	40358c <__malloc_lock>
  40273c:	68ab      	ldr	r3, [r5, #8]
  40273e:	685e      	ldr	r6, [r3, #4]
  402740:	f026 0603 	bic.w	r6, r6, #3
  402744:	1bf1      	subs	r1, r6, r7
  402746:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40274a:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40274e:	f021 010f 	bic.w	r1, r1, #15
  402752:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  402756:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40275a:	db07      	blt.n	40276c <_malloc_trim_r+0x3c>
  40275c:	4620      	mov	r0, r4
  40275e:	2100      	movs	r1, #0
  402760:	f001 f8fe 	bl	403960 <_sbrk_r>
  402764:	68ab      	ldr	r3, [r5, #8]
  402766:	4433      	add	r3, r6
  402768:	4298      	cmp	r0, r3
  40276a:	d004      	beq.n	402776 <_malloc_trim_r+0x46>
  40276c:	4620      	mov	r0, r4
  40276e:	f000 ff0f 	bl	403590 <__malloc_unlock>
  402772:	2000      	movs	r0, #0
  402774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402776:	4620      	mov	r0, r4
  402778:	4279      	negs	r1, r7
  40277a:	f001 f8f1 	bl	403960 <_sbrk_r>
  40277e:	3001      	adds	r0, #1
  402780:	d00d      	beq.n	40279e <_malloc_trim_r+0x6e>
  402782:	4b10      	ldr	r3, [pc, #64]	; (4027c4 <_malloc_trim_r+0x94>)
  402784:	68aa      	ldr	r2, [r5, #8]
  402786:	6819      	ldr	r1, [r3, #0]
  402788:	1bf6      	subs	r6, r6, r7
  40278a:	f046 0601 	orr.w	r6, r6, #1
  40278e:	4620      	mov	r0, r4
  402790:	1bc9      	subs	r1, r1, r7
  402792:	6056      	str	r6, [r2, #4]
  402794:	6019      	str	r1, [r3, #0]
  402796:	f000 fefb 	bl	403590 <__malloc_unlock>
  40279a:	2001      	movs	r0, #1
  40279c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40279e:	4620      	mov	r0, r4
  4027a0:	2100      	movs	r1, #0
  4027a2:	f001 f8dd 	bl	403960 <_sbrk_r>
  4027a6:	68ab      	ldr	r3, [r5, #8]
  4027a8:	1ac2      	subs	r2, r0, r3
  4027aa:	2a0f      	cmp	r2, #15
  4027ac:	ddde      	ble.n	40276c <_malloc_trim_r+0x3c>
  4027ae:	4d06      	ldr	r5, [pc, #24]	; (4027c8 <_malloc_trim_r+0x98>)
  4027b0:	4904      	ldr	r1, [pc, #16]	; (4027c4 <_malloc_trim_r+0x94>)
  4027b2:	682d      	ldr	r5, [r5, #0]
  4027b4:	f042 0201 	orr.w	r2, r2, #1
  4027b8:	1b40      	subs	r0, r0, r5
  4027ba:	605a      	str	r2, [r3, #4]
  4027bc:	6008      	str	r0, [r1, #0]
  4027be:	e7d5      	b.n	40276c <_malloc_trim_r+0x3c>
  4027c0:	20000468 	.word	0x20000468
  4027c4:	200008d4 	.word	0x200008d4
  4027c8:	20000874 	.word	0x20000874

004027cc <_free_r>:
  4027cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4027d0:	460d      	mov	r5, r1
  4027d2:	4606      	mov	r6, r0
  4027d4:	2900      	cmp	r1, #0
  4027d6:	d055      	beq.n	402884 <_free_r+0xb8>
  4027d8:	f000 fed8 	bl	40358c <__malloc_lock>
  4027dc:	f855 1c04 	ldr.w	r1, [r5, #-4]
  4027e0:	f8df c174 	ldr.w	ip, [pc, #372]	; 402958 <_free_r+0x18c>
  4027e4:	f021 0301 	bic.w	r3, r1, #1
  4027e8:	f1a5 0408 	sub.w	r4, r5, #8
  4027ec:	18e2      	adds	r2, r4, r3
  4027ee:	f8dc 0008 	ldr.w	r0, [ip, #8]
  4027f2:	6857      	ldr	r7, [r2, #4]
  4027f4:	4290      	cmp	r0, r2
  4027f6:	f027 0703 	bic.w	r7, r7, #3
  4027fa:	d069      	beq.n	4028d0 <_free_r+0x104>
  4027fc:	f011 0101 	ands.w	r1, r1, #1
  402800:	6057      	str	r7, [r2, #4]
  402802:	d032      	beq.n	40286a <_free_r+0x9e>
  402804:	2100      	movs	r1, #0
  402806:	19d0      	adds	r0, r2, r7
  402808:	6840      	ldr	r0, [r0, #4]
  40280a:	07c0      	lsls	r0, r0, #31
  40280c:	d406      	bmi.n	40281c <_free_r+0x50>
  40280e:	443b      	add	r3, r7
  402810:	6890      	ldr	r0, [r2, #8]
  402812:	2900      	cmp	r1, #0
  402814:	d04e      	beq.n	4028b4 <_free_r+0xe8>
  402816:	68d2      	ldr	r2, [r2, #12]
  402818:	60c2      	str	r2, [r0, #12]
  40281a:	6090      	str	r0, [r2, #8]
  40281c:	f043 0201 	orr.w	r2, r3, #1
  402820:	6062      	str	r2, [r4, #4]
  402822:	50e3      	str	r3, [r4, r3]
  402824:	b9e1      	cbnz	r1, 402860 <_free_r+0x94>
  402826:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40282a:	d32d      	bcc.n	402888 <_free_r+0xbc>
  40282c:	0a5a      	lsrs	r2, r3, #9
  40282e:	2a04      	cmp	r2, #4
  402830:	d86a      	bhi.n	402908 <_free_r+0x13c>
  402832:	0998      	lsrs	r0, r3, #6
  402834:	3038      	adds	r0, #56	; 0x38
  402836:	0041      	lsls	r1, r0, #1
  402838:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40283c:	4946      	ldr	r1, [pc, #280]	; (402958 <_free_r+0x18c>)
  40283e:	f8dc 2008 	ldr.w	r2, [ip, #8]
  402842:	4562      	cmp	r2, ip
  402844:	d066      	beq.n	402914 <_free_r+0x148>
  402846:	6851      	ldr	r1, [r2, #4]
  402848:	f021 0103 	bic.w	r1, r1, #3
  40284c:	428b      	cmp	r3, r1
  40284e:	d202      	bcs.n	402856 <_free_r+0x8a>
  402850:	6892      	ldr	r2, [r2, #8]
  402852:	4594      	cmp	ip, r2
  402854:	d1f7      	bne.n	402846 <_free_r+0x7a>
  402856:	68d3      	ldr	r3, [r2, #12]
  402858:	60e3      	str	r3, [r4, #12]
  40285a:	60a2      	str	r2, [r4, #8]
  40285c:	609c      	str	r4, [r3, #8]
  40285e:	60d4      	str	r4, [r2, #12]
  402860:	4630      	mov	r0, r6
  402862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402866:	f000 be93 	b.w	403590 <__malloc_unlock>
  40286a:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40286e:	1b64      	subs	r4, r4, r5
  402870:	f10c 0808 	add.w	r8, ip, #8
  402874:	68a0      	ldr	r0, [r4, #8]
  402876:	4540      	cmp	r0, r8
  402878:	442b      	add	r3, r5
  40287a:	d043      	beq.n	402904 <_free_r+0x138>
  40287c:	68e5      	ldr	r5, [r4, #12]
  40287e:	60c5      	str	r5, [r0, #12]
  402880:	60a8      	str	r0, [r5, #8]
  402882:	e7c0      	b.n	402806 <_free_r+0x3a>
  402884:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402888:	08db      	lsrs	r3, r3, #3
  40288a:	eb0c 02c3 	add.w	r2, ip, r3, lsl #3
  40288e:	2501      	movs	r5, #1
  402890:	f8dc 0004 	ldr.w	r0, [ip, #4]
  402894:	6891      	ldr	r1, [r2, #8]
  402896:	60a1      	str	r1, [r4, #8]
  402898:	109b      	asrs	r3, r3, #2
  40289a:	fa05 f303 	lsl.w	r3, r5, r3
  40289e:	4318      	orrs	r0, r3
  4028a0:	60e2      	str	r2, [r4, #12]
  4028a2:	f8cc 0004 	str.w	r0, [ip, #4]
  4028a6:	6094      	str	r4, [r2, #8]
  4028a8:	4630      	mov	r0, r6
  4028aa:	60cc      	str	r4, [r1, #12]
  4028ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4028b0:	f000 be6e 	b.w	403590 <__malloc_unlock>
  4028b4:	4d29      	ldr	r5, [pc, #164]	; (40295c <_free_r+0x190>)
  4028b6:	42a8      	cmp	r0, r5
  4028b8:	d1ad      	bne.n	402816 <_free_r+0x4a>
  4028ba:	f043 0201 	orr.w	r2, r3, #1
  4028be:	f8cc 4014 	str.w	r4, [ip, #20]
  4028c2:	f8cc 4010 	str.w	r4, [ip, #16]
  4028c6:	60e0      	str	r0, [r4, #12]
  4028c8:	60a0      	str	r0, [r4, #8]
  4028ca:	6062      	str	r2, [r4, #4]
  4028cc:	50e3      	str	r3, [r4, r3]
  4028ce:	e7c7      	b.n	402860 <_free_r+0x94>
  4028d0:	441f      	add	r7, r3
  4028d2:	07cb      	lsls	r3, r1, #31
  4028d4:	d407      	bmi.n	4028e6 <_free_r+0x11a>
  4028d6:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4028da:	1ae4      	subs	r4, r4, r3
  4028dc:	441f      	add	r7, r3
  4028de:	68a2      	ldr	r2, [r4, #8]
  4028e0:	68e3      	ldr	r3, [r4, #12]
  4028e2:	60d3      	str	r3, [r2, #12]
  4028e4:	609a      	str	r2, [r3, #8]
  4028e6:	4b1e      	ldr	r3, [pc, #120]	; (402960 <_free_r+0x194>)
  4028e8:	681b      	ldr	r3, [r3, #0]
  4028ea:	f047 0201 	orr.w	r2, r7, #1
  4028ee:	429f      	cmp	r7, r3
  4028f0:	6062      	str	r2, [r4, #4]
  4028f2:	f8cc 4008 	str.w	r4, [ip, #8]
  4028f6:	d3b3      	bcc.n	402860 <_free_r+0x94>
  4028f8:	4b1a      	ldr	r3, [pc, #104]	; (402964 <_free_r+0x198>)
  4028fa:	4630      	mov	r0, r6
  4028fc:	6819      	ldr	r1, [r3, #0]
  4028fe:	f7ff ff17 	bl	402730 <_malloc_trim_r>
  402902:	e7ad      	b.n	402860 <_free_r+0x94>
  402904:	2101      	movs	r1, #1
  402906:	e77e      	b.n	402806 <_free_r+0x3a>
  402908:	2a14      	cmp	r2, #20
  40290a:	d80c      	bhi.n	402926 <_free_r+0x15a>
  40290c:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  402910:	0041      	lsls	r1, r0, #1
  402912:	e791      	b.n	402838 <_free_r+0x6c>
  402914:	684b      	ldr	r3, [r1, #4]
  402916:	1080      	asrs	r0, r0, #2
  402918:	2501      	movs	r5, #1
  40291a:	fa05 f000 	lsl.w	r0, r5, r0
  40291e:	4303      	orrs	r3, r0
  402920:	604b      	str	r3, [r1, #4]
  402922:	4613      	mov	r3, r2
  402924:	e798      	b.n	402858 <_free_r+0x8c>
  402926:	2a54      	cmp	r2, #84	; 0x54
  402928:	d803      	bhi.n	402932 <_free_r+0x166>
  40292a:	0b18      	lsrs	r0, r3, #12
  40292c:	306e      	adds	r0, #110	; 0x6e
  40292e:	0041      	lsls	r1, r0, #1
  402930:	e782      	b.n	402838 <_free_r+0x6c>
  402932:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402936:	d803      	bhi.n	402940 <_free_r+0x174>
  402938:	0bd8      	lsrs	r0, r3, #15
  40293a:	3077      	adds	r0, #119	; 0x77
  40293c:	0041      	lsls	r1, r0, #1
  40293e:	e77b      	b.n	402838 <_free_r+0x6c>
  402940:	f240 5154 	movw	r1, #1364	; 0x554
  402944:	428a      	cmp	r2, r1
  402946:	d803      	bhi.n	402950 <_free_r+0x184>
  402948:	0c98      	lsrs	r0, r3, #18
  40294a:	307c      	adds	r0, #124	; 0x7c
  40294c:	0041      	lsls	r1, r0, #1
  40294e:	e773      	b.n	402838 <_free_r+0x6c>
  402950:	21fc      	movs	r1, #252	; 0xfc
  402952:	207e      	movs	r0, #126	; 0x7e
  402954:	e770      	b.n	402838 <_free_r+0x6c>
  402956:	bf00      	nop
  402958:	20000468 	.word	0x20000468
  40295c:	20000470 	.word	0x20000470
  402960:	20000870 	.word	0x20000870
  402964:	200008d0 	.word	0x200008d0

00402968 <__sfvwrite_r>:
  402968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40296c:	6893      	ldr	r3, [r2, #8]
  40296e:	b083      	sub	sp, #12
  402970:	4616      	mov	r6, r2
  402972:	4681      	mov	r9, r0
  402974:	460c      	mov	r4, r1
  402976:	b32b      	cbz	r3, 4029c4 <__sfvwrite_r+0x5c>
  402978:	898b      	ldrh	r3, [r1, #12]
  40297a:	0719      	lsls	r1, r3, #28
  40297c:	d526      	bpl.n	4029cc <__sfvwrite_r+0x64>
  40297e:	6922      	ldr	r2, [r4, #16]
  402980:	b322      	cbz	r2, 4029cc <__sfvwrite_r+0x64>
  402982:	f003 0202 	and.w	r2, r3, #2
  402986:	b292      	uxth	r2, r2
  402988:	6835      	ldr	r5, [r6, #0]
  40298a:	2a00      	cmp	r2, #0
  40298c:	d02c      	beq.n	4029e8 <__sfvwrite_r+0x80>
  40298e:	f04f 0a00 	mov.w	sl, #0
  402992:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 402c7c <__sfvwrite_r+0x314>
  402996:	46d0      	mov	r8, sl
  402998:	45d8      	cmp	r8, fp
  40299a:	bf34      	ite	cc
  40299c:	4643      	movcc	r3, r8
  40299e:	465b      	movcs	r3, fp
  4029a0:	4652      	mov	r2, sl
  4029a2:	4648      	mov	r0, r9
  4029a4:	f1b8 0f00 	cmp.w	r8, #0
  4029a8:	d04f      	beq.n	402a4a <__sfvwrite_r+0xe2>
  4029aa:	69e1      	ldr	r1, [r4, #28]
  4029ac:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4029ae:	47b8      	blx	r7
  4029b0:	2800      	cmp	r0, #0
  4029b2:	dd56      	ble.n	402a62 <__sfvwrite_r+0xfa>
  4029b4:	68b3      	ldr	r3, [r6, #8]
  4029b6:	1a1b      	subs	r3, r3, r0
  4029b8:	4482      	add	sl, r0
  4029ba:	ebc0 0808 	rsb	r8, r0, r8
  4029be:	60b3      	str	r3, [r6, #8]
  4029c0:	2b00      	cmp	r3, #0
  4029c2:	d1e9      	bne.n	402998 <__sfvwrite_r+0x30>
  4029c4:	2000      	movs	r0, #0
  4029c6:	b003      	add	sp, #12
  4029c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4029cc:	4648      	mov	r0, r9
  4029ce:	4621      	mov	r1, r4
  4029d0:	f7ff fc82 	bl	4022d8 <__swsetup_r>
  4029d4:	2800      	cmp	r0, #0
  4029d6:	f040 8148 	bne.w	402c6a <__sfvwrite_r+0x302>
  4029da:	89a3      	ldrh	r3, [r4, #12]
  4029dc:	6835      	ldr	r5, [r6, #0]
  4029de:	f003 0202 	and.w	r2, r3, #2
  4029e2:	b292      	uxth	r2, r2
  4029e4:	2a00      	cmp	r2, #0
  4029e6:	d1d2      	bne.n	40298e <__sfvwrite_r+0x26>
  4029e8:	f013 0a01 	ands.w	sl, r3, #1
  4029ec:	d142      	bne.n	402a74 <__sfvwrite_r+0x10c>
  4029ee:	46d0      	mov	r8, sl
  4029f0:	f1b8 0f00 	cmp.w	r8, #0
  4029f4:	d023      	beq.n	402a3e <__sfvwrite_r+0xd6>
  4029f6:	059a      	lsls	r2, r3, #22
  4029f8:	68a7      	ldr	r7, [r4, #8]
  4029fa:	d576      	bpl.n	402aea <__sfvwrite_r+0x182>
  4029fc:	45b8      	cmp	r8, r7
  4029fe:	f0c0 80a4 	bcc.w	402b4a <__sfvwrite_r+0x1e2>
  402a02:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402a06:	f040 80b2 	bne.w	402b6e <__sfvwrite_r+0x206>
  402a0a:	6820      	ldr	r0, [r4, #0]
  402a0c:	46bb      	mov	fp, r7
  402a0e:	4651      	mov	r1, sl
  402a10:	465a      	mov	r2, fp
  402a12:	f000 fd5b 	bl	4034cc <memmove>
  402a16:	68a2      	ldr	r2, [r4, #8]
  402a18:	6821      	ldr	r1, [r4, #0]
  402a1a:	1bd2      	subs	r2, r2, r7
  402a1c:	eb01 030b 	add.w	r3, r1, fp
  402a20:	60a2      	str	r2, [r4, #8]
  402a22:	6023      	str	r3, [r4, #0]
  402a24:	4642      	mov	r2, r8
  402a26:	68b3      	ldr	r3, [r6, #8]
  402a28:	1a9b      	subs	r3, r3, r2
  402a2a:	4492      	add	sl, r2
  402a2c:	ebc2 0808 	rsb	r8, r2, r8
  402a30:	60b3      	str	r3, [r6, #8]
  402a32:	2b00      	cmp	r3, #0
  402a34:	d0c6      	beq.n	4029c4 <__sfvwrite_r+0x5c>
  402a36:	89a3      	ldrh	r3, [r4, #12]
  402a38:	f1b8 0f00 	cmp.w	r8, #0
  402a3c:	d1db      	bne.n	4029f6 <__sfvwrite_r+0x8e>
  402a3e:	f8d5 a000 	ldr.w	sl, [r5]
  402a42:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402a46:	3508      	adds	r5, #8
  402a48:	e7d2      	b.n	4029f0 <__sfvwrite_r+0x88>
  402a4a:	f8d5 a000 	ldr.w	sl, [r5]
  402a4e:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402a52:	3508      	adds	r5, #8
  402a54:	e7a0      	b.n	402998 <__sfvwrite_r+0x30>
  402a56:	4648      	mov	r0, r9
  402a58:	4621      	mov	r1, r4
  402a5a:	f7ff fd59 	bl	402510 <_fflush_r>
  402a5e:	2800      	cmp	r0, #0
  402a60:	d059      	beq.n	402b16 <__sfvwrite_r+0x1ae>
  402a62:	89a3      	ldrh	r3, [r4, #12]
  402a64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a68:	f04f 30ff 	mov.w	r0, #4294967295
  402a6c:	81a3      	strh	r3, [r4, #12]
  402a6e:	b003      	add	sp, #12
  402a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402a74:	4692      	mov	sl, r2
  402a76:	9201      	str	r2, [sp, #4]
  402a78:	4693      	mov	fp, r2
  402a7a:	4690      	mov	r8, r2
  402a7c:	f1b8 0f00 	cmp.w	r8, #0
  402a80:	d02b      	beq.n	402ada <__sfvwrite_r+0x172>
  402a82:	9f01      	ldr	r7, [sp, #4]
  402a84:	2f00      	cmp	r7, #0
  402a86:	d064      	beq.n	402b52 <__sfvwrite_r+0x1ea>
  402a88:	6820      	ldr	r0, [r4, #0]
  402a8a:	6921      	ldr	r1, [r4, #16]
  402a8c:	f8d4 c008 	ldr.w	ip, [r4, #8]
  402a90:	6962      	ldr	r2, [r4, #20]
  402a92:	45c2      	cmp	sl, r8
  402a94:	bf34      	ite	cc
  402a96:	4653      	movcc	r3, sl
  402a98:	4643      	movcs	r3, r8
  402a9a:	4288      	cmp	r0, r1
  402a9c:	461f      	mov	r7, r3
  402a9e:	d903      	bls.n	402aa8 <__sfvwrite_r+0x140>
  402aa0:	4494      	add	ip, r2
  402aa2:	4563      	cmp	r3, ip
  402aa4:	f300 80ae 	bgt.w	402c04 <__sfvwrite_r+0x29c>
  402aa8:	4293      	cmp	r3, r2
  402aaa:	db36      	blt.n	402b1a <__sfvwrite_r+0x1b2>
  402aac:	4613      	mov	r3, r2
  402aae:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402ab0:	69e1      	ldr	r1, [r4, #28]
  402ab2:	4648      	mov	r0, r9
  402ab4:	465a      	mov	r2, fp
  402ab6:	47b8      	blx	r7
  402ab8:	1e07      	subs	r7, r0, #0
  402aba:	ddd2      	ble.n	402a62 <__sfvwrite_r+0xfa>
  402abc:	ebba 0a07 	subs.w	sl, sl, r7
  402ac0:	d03a      	beq.n	402b38 <__sfvwrite_r+0x1d0>
  402ac2:	68b3      	ldr	r3, [r6, #8]
  402ac4:	1bdb      	subs	r3, r3, r7
  402ac6:	44bb      	add	fp, r7
  402ac8:	ebc7 0808 	rsb	r8, r7, r8
  402acc:	60b3      	str	r3, [r6, #8]
  402ace:	2b00      	cmp	r3, #0
  402ad0:	f43f af78 	beq.w	4029c4 <__sfvwrite_r+0x5c>
  402ad4:	f1b8 0f00 	cmp.w	r8, #0
  402ad8:	d1d3      	bne.n	402a82 <__sfvwrite_r+0x11a>
  402ada:	2700      	movs	r7, #0
  402adc:	f8d5 b000 	ldr.w	fp, [r5]
  402ae0:	f8d5 8004 	ldr.w	r8, [r5, #4]
  402ae4:	9701      	str	r7, [sp, #4]
  402ae6:	3508      	adds	r5, #8
  402ae8:	e7c8      	b.n	402a7c <__sfvwrite_r+0x114>
  402aea:	6820      	ldr	r0, [r4, #0]
  402aec:	6923      	ldr	r3, [r4, #16]
  402aee:	4298      	cmp	r0, r3
  402af0:	d802      	bhi.n	402af8 <__sfvwrite_r+0x190>
  402af2:	6963      	ldr	r3, [r4, #20]
  402af4:	4598      	cmp	r8, r3
  402af6:	d272      	bcs.n	402bde <__sfvwrite_r+0x276>
  402af8:	45b8      	cmp	r8, r7
  402afa:	bf38      	it	cc
  402afc:	4647      	movcc	r7, r8
  402afe:	463a      	mov	r2, r7
  402b00:	4651      	mov	r1, sl
  402b02:	f000 fce3 	bl	4034cc <memmove>
  402b06:	68a3      	ldr	r3, [r4, #8]
  402b08:	6822      	ldr	r2, [r4, #0]
  402b0a:	1bdb      	subs	r3, r3, r7
  402b0c:	443a      	add	r2, r7
  402b0e:	60a3      	str	r3, [r4, #8]
  402b10:	6022      	str	r2, [r4, #0]
  402b12:	2b00      	cmp	r3, #0
  402b14:	d09f      	beq.n	402a56 <__sfvwrite_r+0xee>
  402b16:	463a      	mov	r2, r7
  402b18:	e785      	b.n	402a26 <__sfvwrite_r+0xbe>
  402b1a:	461a      	mov	r2, r3
  402b1c:	4659      	mov	r1, fp
  402b1e:	9300      	str	r3, [sp, #0]
  402b20:	f000 fcd4 	bl	4034cc <memmove>
  402b24:	9b00      	ldr	r3, [sp, #0]
  402b26:	68a1      	ldr	r1, [r4, #8]
  402b28:	6822      	ldr	r2, [r4, #0]
  402b2a:	1ac9      	subs	r1, r1, r3
  402b2c:	ebba 0a07 	subs.w	sl, sl, r7
  402b30:	4413      	add	r3, r2
  402b32:	60a1      	str	r1, [r4, #8]
  402b34:	6023      	str	r3, [r4, #0]
  402b36:	d1c4      	bne.n	402ac2 <__sfvwrite_r+0x15a>
  402b38:	4648      	mov	r0, r9
  402b3a:	4621      	mov	r1, r4
  402b3c:	f7ff fce8 	bl	402510 <_fflush_r>
  402b40:	2800      	cmp	r0, #0
  402b42:	d18e      	bne.n	402a62 <__sfvwrite_r+0xfa>
  402b44:	f8cd a004 	str.w	sl, [sp, #4]
  402b48:	e7bb      	b.n	402ac2 <__sfvwrite_r+0x15a>
  402b4a:	6820      	ldr	r0, [r4, #0]
  402b4c:	4647      	mov	r7, r8
  402b4e:	46c3      	mov	fp, r8
  402b50:	e75d      	b.n	402a0e <__sfvwrite_r+0xa6>
  402b52:	4658      	mov	r0, fp
  402b54:	210a      	movs	r1, #10
  402b56:	4642      	mov	r2, r8
  402b58:	f000 fbd6 	bl	403308 <memchr>
  402b5c:	2800      	cmp	r0, #0
  402b5e:	d07f      	beq.n	402c60 <__sfvwrite_r+0x2f8>
  402b60:	f100 0a01 	add.w	sl, r0, #1
  402b64:	2701      	movs	r7, #1
  402b66:	ebcb 0a0a 	rsb	sl, fp, sl
  402b6a:	9701      	str	r7, [sp, #4]
  402b6c:	e78c      	b.n	402a88 <__sfvwrite_r+0x120>
  402b6e:	6822      	ldr	r2, [r4, #0]
  402b70:	6921      	ldr	r1, [r4, #16]
  402b72:	6967      	ldr	r7, [r4, #20]
  402b74:	ebc1 0c02 	rsb	ip, r1, r2
  402b78:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  402b7c:	f10c 0201 	add.w	r2, ip, #1
  402b80:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  402b84:	4442      	add	r2, r8
  402b86:	107f      	asrs	r7, r7, #1
  402b88:	4297      	cmp	r7, r2
  402b8a:	bf34      	ite	cc
  402b8c:	4617      	movcc	r7, r2
  402b8e:	463a      	movcs	r2, r7
  402b90:	055b      	lsls	r3, r3, #21
  402b92:	d54f      	bpl.n	402c34 <__sfvwrite_r+0x2cc>
  402b94:	4611      	mov	r1, r2
  402b96:	4648      	mov	r0, r9
  402b98:	f8cd c000 	str.w	ip, [sp]
  402b9c:	f000 f918 	bl	402dd0 <_malloc_r>
  402ba0:	f8dd c000 	ldr.w	ip, [sp]
  402ba4:	4683      	mov	fp, r0
  402ba6:	2800      	cmp	r0, #0
  402ba8:	d062      	beq.n	402c70 <__sfvwrite_r+0x308>
  402baa:	4662      	mov	r2, ip
  402bac:	6921      	ldr	r1, [r4, #16]
  402bae:	f8cd c000 	str.w	ip, [sp]
  402bb2:	f000 fbf1 	bl	403398 <memcpy>
  402bb6:	89a2      	ldrh	r2, [r4, #12]
  402bb8:	f8dd c000 	ldr.w	ip, [sp]
  402bbc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  402bc0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  402bc4:	81a2      	strh	r2, [r4, #12]
  402bc6:	eb0b 000c 	add.w	r0, fp, ip
  402bca:	ebcc 0207 	rsb	r2, ip, r7
  402bce:	f8c4 b010 	str.w	fp, [r4, #16]
  402bd2:	6167      	str	r7, [r4, #20]
  402bd4:	6020      	str	r0, [r4, #0]
  402bd6:	60a2      	str	r2, [r4, #8]
  402bd8:	4647      	mov	r7, r8
  402bda:	46c3      	mov	fp, r8
  402bdc:	e717      	b.n	402a0e <__sfvwrite_r+0xa6>
  402bde:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  402be2:	4590      	cmp	r8, r2
  402be4:	bf38      	it	cc
  402be6:	4642      	movcc	r2, r8
  402be8:	fb92 f2f3 	sdiv	r2, r2, r3
  402bec:	fb02 f303 	mul.w	r3, r2, r3
  402bf0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402bf2:	69e1      	ldr	r1, [r4, #28]
  402bf4:	4648      	mov	r0, r9
  402bf6:	4652      	mov	r2, sl
  402bf8:	47b8      	blx	r7
  402bfa:	2800      	cmp	r0, #0
  402bfc:	f77f af31 	ble.w	402a62 <__sfvwrite_r+0xfa>
  402c00:	4602      	mov	r2, r0
  402c02:	e710      	b.n	402a26 <__sfvwrite_r+0xbe>
  402c04:	4662      	mov	r2, ip
  402c06:	4659      	mov	r1, fp
  402c08:	f8cd c000 	str.w	ip, [sp]
  402c0c:	f000 fc5e 	bl	4034cc <memmove>
  402c10:	f8dd c000 	ldr.w	ip, [sp]
  402c14:	6823      	ldr	r3, [r4, #0]
  402c16:	4463      	add	r3, ip
  402c18:	6023      	str	r3, [r4, #0]
  402c1a:	4648      	mov	r0, r9
  402c1c:	4621      	mov	r1, r4
  402c1e:	f8cd c000 	str.w	ip, [sp]
  402c22:	f7ff fc75 	bl	402510 <_fflush_r>
  402c26:	f8dd c000 	ldr.w	ip, [sp]
  402c2a:	2800      	cmp	r0, #0
  402c2c:	f47f af19 	bne.w	402a62 <__sfvwrite_r+0xfa>
  402c30:	4667      	mov	r7, ip
  402c32:	e743      	b.n	402abc <__sfvwrite_r+0x154>
  402c34:	4648      	mov	r0, r9
  402c36:	f8cd c000 	str.w	ip, [sp]
  402c3a:	f000 fcab 	bl	403594 <_realloc_r>
  402c3e:	f8dd c000 	ldr.w	ip, [sp]
  402c42:	4683      	mov	fp, r0
  402c44:	2800      	cmp	r0, #0
  402c46:	d1be      	bne.n	402bc6 <__sfvwrite_r+0x25e>
  402c48:	4648      	mov	r0, r9
  402c4a:	6921      	ldr	r1, [r4, #16]
  402c4c:	f7ff fdbe 	bl	4027cc <_free_r>
  402c50:	89a3      	ldrh	r3, [r4, #12]
  402c52:	220c      	movs	r2, #12
  402c54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402c58:	b29b      	uxth	r3, r3
  402c5a:	f8c9 2000 	str.w	r2, [r9]
  402c5e:	e701      	b.n	402a64 <__sfvwrite_r+0xfc>
  402c60:	2701      	movs	r7, #1
  402c62:	f108 0a01 	add.w	sl, r8, #1
  402c66:	9701      	str	r7, [sp, #4]
  402c68:	e70e      	b.n	402a88 <__sfvwrite_r+0x120>
  402c6a:	f04f 30ff 	mov.w	r0, #4294967295
  402c6e:	e6aa      	b.n	4029c6 <__sfvwrite_r+0x5e>
  402c70:	230c      	movs	r3, #12
  402c72:	f8c9 3000 	str.w	r3, [r9]
  402c76:	89a3      	ldrh	r3, [r4, #12]
  402c78:	e6f4      	b.n	402a64 <__sfvwrite_r+0xfc>
  402c7a:	bf00      	nop
  402c7c:	7ffffc00 	.word	0x7ffffc00

00402c80 <_fwalk>:
  402c80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402c84:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  402c88:	4688      	mov	r8, r1
  402c8a:	d01a      	beq.n	402cc2 <_fwalk+0x42>
  402c8c:	2600      	movs	r6, #0
  402c8e:	687d      	ldr	r5, [r7, #4]
  402c90:	68bc      	ldr	r4, [r7, #8]
  402c92:	3d01      	subs	r5, #1
  402c94:	d40f      	bmi.n	402cb6 <_fwalk+0x36>
  402c96:	89a3      	ldrh	r3, [r4, #12]
  402c98:	2b01      	cmp	r3, #1
  402c9a:	f105 35ff 	add.w	r5, r5, #4294967295
  402c9e:	d906      	bls.n	402cae <_fwalk+0x2e>
  402ca0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402ca4:	3301      	adds	r3, #1
  402ca6:	4620      	mov	r0, r4
  402ca8:	d001      	beq.n	402cae <_fwalk+0x2e>
  402caa:	47c0      	blx	r8
  402cac:	4306      	orrs	r6, r0
  402cae:	1c6b      	adds	r3, r5, #1
  402cb0:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402cb4:	d1ef      	bne.n	402c96 <_fwalk+0x16>
  402cb6:	683f      	ldr	r7, [r7, #0]
  402cb8:	2f00      	cmp	r7, #0
  402cba:	d1e8      	bne.n	402c8e <_fwalk+0xe>
  402cbc:	4630      	mov	r0, r6
  402cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402cc2:	463e      	mov	r6, r7
  402cc4:	4630      	mov	r0, r6
  402cc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402cca:	bf00      	nop

00402ccc <__locale_charset>:
  402ccc:	4800      	ldr	r0, [pc, #0]	; (402cd0 <__locale_charset+0x4>)
  402cce:	4770      	bx	lr
  402cd0:	20000444 	.word	0x20000444

00402cd4 <__locale_mb_cur_max>:
  402cd4:	4b01      	ldr	r3, [pc, #4]	; (402cdc <__locale_mb_cur_max+0x8>)
  402cd6:	6818      	ldr	r0, [r3, #0]
  402cd8:	4770      	bx	lr
  402cda:	bf00      	nop
  402cdc:	20000464 	.word	0x20000464

00402ce0 <__smakebuf_r>:
  402ce0:	b5f0      	push	{r4, r5, r6, r7, lr}
  402ce2:	898b      	ldrh	r3, [r1, #12]
  402ce4:	b29a      	uxth	r2, r3
  402ce6:	0796      	lsls	r6, r2, #30
  402ce8:	b091      	sub	sp, #68	; 0x44
  402cea:	460c      	mov	r4, r1
  402cec:	4605      	mov	r5, r0
  402cee:	d437      	bmi.n	402d60 <__smakebuf_r+0x80>
  402cf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402cf4:	2900      	cmp	r1, #0
  402cf6:	db17      	blt.n	402d28 <__smakebuf_r+0x48>
  402cf8:	aa01      	add	r2, sp, #4
  402cfa:	f001 f801 	bl	403d00 <_fstat_r>
  402cfe:	2800      	cmp	r0, #0
  402d00:	db10      	blt.n	402d24 <__smakebuf_r+0x44>
  402d02:	9b02      	ldr	r3, [sp, #8]
  402d04:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  402d08:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  402d0c:	424f      	negs	r7, r1
  402d0e:	414f      	adcs	r7, r1
  402d10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  402d14:	d02c      	beq.n	402d70 <__smakebuf_r+0x90>
  402d16:	89a3      	ldrh	r3, [r4, #12]
  402d18:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402d1c:	81a3      	strh	r3, [r4, #12]
  402d1e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402d22:	e00b      	b.n	402d3c <__smakebuf_r+0x5c>
  402d24:	89a3      	ldrh	r3, [r4, #12]
  402d26:	b29a      	uxth	r2, r3
  402d28:	f012 0f80 	tst.w	r2, #128	; 0x80
  402d2c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402d30:	81a3      	strh	r3, [r4, #12]
  402d32:	bf14      	ite	ne
  402d34:	2640      	movne	r6, #64	; 0x40
  402d36:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  402d3a:	2700      	movs	r7, #0
  402d3c:	4628      	mov	r0, r5
  402d3e:	4631      	mov	r1, r6
  402d40:	f000 f846 	bl	402dd0 <_malloc_r>
  402d44:	89a3      	ldrh	r3, [r4, #12]
  402d46:	2800      	cmp	r0, #0
  402d48:	d029      	beq.n	402d9e <__smakebuf_r+0xbe>
  402d4a:	4a1b      	ldr	r2, [pc, #108]	; (402db8 <__smakebuf_r+0xd8>)
  402d4c:	63ea      	str	r2, [r5, #60]	; 0x3c
  402d4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402d52:	81a3      	strh	r3, [r4, #12]
  402d54:	6020      	str	r0, [r4, #0]
  402d56:	6120      	str	r0, [r4, #16]
  402d58:	6166      	str	r6, [r4, #20]
  402d5a:	b9a7      	cbnz	r7, 402d86 <__smakebuf_r+0xa6>
  402d5c:	b011      	add	sp, #68	; 0x44
  402d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402d60:	f101 0343 	add.w	r3, r1, #67	; 0x43
  402d64:	2201      	movs	r2, #1
  402d66:	600b      	str	r3, [r1, #0]
  402d68:	610b      	str	r3, [r1, #16]
  402d6a:	614a      	str	r2, [r1, #20]
  402d6c:	b011      	add	sp, #68	; 0x44
  402d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402d70:	4a12      	ldr	r2, [pc, #72]	; (402dbc <__smakebuf_r+0xdc>)
  402d72:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  402d74:	4293      	cmp	r3, r2
  402d76:	d1ce      	bne.n	402d16 <__smakebuf_r+0x36>
  402d78:	89a3      	ldrh	r3, [r4, #12]
  402d7a:	f44f 6680 	mov.w	r6, #1024	; 0x400
  402d7e:	4333      	orrs	r3, r6
  402d80:	81a3      	strh	r3, [r4, #12]
  402d82:	64e6      	str	r6, [r4, #76]	; 0x4c
  402d84:	e7da      	b.n	402d3c <__smakebuf_r+0x5c>
  402d86:	4628      	mov	r0, r5
  402d88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402d8c:	f000 ffcc 	bl	403d28 <_isatty_r>
  402d90:	2800      	cmp	r0, #0
  402d92:	d0e3      	beq.n	402d5c <__smakebuf_r+0x7c>
  402d94:	89a3      	ldrh	r3, [r4, #12]
  402d96:	f043 0301 	orr.w	r3, r3, #1
  402d9a:	81a3      	strh	r3, [r4, #12]
  402d9c:	e7de      	b.n	402d5c <__smakebuf_r+0x7c>
  402d9e:	059a      	lsls	r2, r3, #22
  402da0:	d4dc      	bmi.n	402d5c <__smakebuf_r+0x7c>
  402da2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402da6:	f043 0302 	orr.w	r3, r3, #2
  402daa:	2101      	movs	r1, #1
  402dac:	81a3      	strh	r3, [r4, #12]
  402dae:	6022      	str	r2, [r4, #0]
  402db0:	6122      	str	r2, [r4, #16]
  402db2:	6161      	str	r1, [r4, #20]
  402db4:	e7d2      	b.n	402d5c <__smakebuf_r+0x7c>
  402db6:	bf00      	nop
  402db8:	0040253d 	.word	0x0040253d
  402dbc:	004039e1 	.word	0x004039e1

00402dc0 <malloc>:
  402dc0:	4b02      	ldr	r3, [pc, #8]	; (402dcc <malloc+0xc>)
  402dc2:	4601      	mov	r1, r0
  402dc4:	6818      	ldr	r0, [r3, #0]
  402dc6:	f000 b803 	b.w	402dd0 <_malloc_r>
  402dca:	bf00      	nop
  402dcc:	20000440 	.word	0x20000440

00402dd0 <_malloc_r>:
  402dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402dd4:	f101 050b 	add.w	r5, r1, #11
  402dd8:	2d16      	cmp	r5, #22
  402dda:	b083      	sub	sp, #12
  402ddc:	4606      	mov	r6, r0
  402dde:	d927      	bls.n	402e30 <_malloc_r+0x60>
  402de0:	f035 0507 	bics.w	r5, r5, #7
  402de4:	d427      	bmi.n	402e36 <_malloc_r+0x66>
  402de6:	42a9      	cmp	r1, r5
  402de8:	d825      	bhi.n	402e36 <_malloc_r+0x66>
  402dea:	4630      	mov	r0, r6
  402dec:	f000 fbce 	bl	40358c <__malloc_lock>
  402df0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  402df4:	d226      	bcs.n	402e44 <_malloc_r+0x74>
  402df6:	4fc1      	ldr	r7, [pc, #772]	; (4030fc <_malloc_r+0x32c>)
  402df8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  402dfc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  402e00:	68dc      	ldr	r4, [r3, #12]
  402e02:	429c      	cmp	r4, r3
  402e04:	f000 81d2 	beq.w	4031ac <_malloc_r+0x3dc>
  402e08:	6863      	ldr	r3, [r4, #4]
  402e0a:	68e2      	ldr	r2, [r4, #12]
  402e0c:	68a1      	ldr	r1, [r4, #8]
  402e0e:	f023 0303 	bic.w	r3, r3, #3
  402e12:	4423      	add	r3, r4
  402e14:	4630      	mov	r0, r6
  402e16:	685d      	ldr	r5, [r3, #4]
  402e18:	60ca      	str	r2, [r1, #12]
  402e1a:	f045 0501 	orr.w	r5, r5, #1
  402e1e:	6091      	str	r1, [r2, #8]
  402e20:	605d      	str	r5, [r3, #4]
  402e22:	f000 fbb5 	bl	403590 <__malloc_unlock>
  402e26:	3408      	adds	r4, #8
  402e28:	4620      	mov	r0, r4
  402e2a:	b003      	add	sp, #12
  402e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e30:	2510      	movs	r5, #16
  402e32:	42a9      	cmp	r1, r5
  402e34:	d9d9      	bls.n	402dea <_malloc_r+0x1a>
  402e36:	2400      	movs	r4, #0
  402e38:	230c      	movs	r3, #12
  402e3a:	4620      	mov	r0, r4
  402e3c:	6033      	str	r3, [r6, #0]
  402e3e:	b003      	add	sp, #12
  402e40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402e44:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  402e48:	f000 808a 	beq.w	402f60 <_malloc_r+0x190>
  402e4c:	f1bc 0f04 	cmp.w	ip, #4
  402e50:	f200 8160 	bhi.w	403114 <_malloc_r+0x344>
  402e54:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  402e58:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  402e5c:	ea4f 014c 	mov.w	r1, ip, lsl #1
  402e60:	4fa6      	ldr	r7, [pc, #664]	; (4030fc <_malloc_r+0x32c>)
  402e62:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  402e66:	68cc      	ldr	r4, [r1, #12]
  402e68:	42a1      	cmp	r1, r4
  402e6a:	d105      	bne.n	402e78 <_malloc_r+0xa8>
  402e6c:	e00c      	b.n	402e88 <_malloc_r+0xb8>
  402e6e:	2b00      	cmp	r3, #0
  402e70:	da7a      	bge.n	402f68 <_malloc_r+0x198>
  402e72:	68e4      	ldr	r4, [r4, #12]
  402e74:	42a1      	cmp	r1, r4
  402e76:	d007      	beq.n	402e88 <_malloc_r+0xb8>
  402e78:	6862      	ldr	r2, [r4, #4]
  402e7a:	f022 0203 	bic.w	r2, r2, #3
  402e7e:	1b53      	subs	r3, r2, r5
  402e80:	2b0f      	cmp	r3, #15
  402e82:	ddf4      	ble.n	402e6e <_malloc_r+0x9e>
  402e84:	f10c 3cff 	add.w	ip, ip, #4294967295
  402e88:	f10c 0c01 	add.w	ip, ip, #1
  402e8c:	4b9b      	ldr	r3, [pc, #620]	; (4030fc <_malloc_r+0x32c>)
  402e8e:	693c      	ldr	r4, [r7, #16]
  402e90:	f103 0e08 	add.w	lr, r3, #8
  402e94:	4574      	cmp	r4, lr
  402e96:	f000 817e 	beq.w	403196 <_malloc_r+0x3c6>
  402e9a:	6861      	ldr	r1, [r4, #4]
  402e9c:	f021 0103 	bic.w	r1, r1, #3
  402ea0:	1b4a      	subs	r2, r1, r5
  402ea2:	2a0f      	cmp	r2, #15
  402ea4:	f300 8164 	bgt.w	403170 <_malloc_r+0x3a0>
  402ea8:	2a00      	cmp	r2, #0
  402eaa:	f8c3 e014 	str.w	lr, [r3, #20]
  402eae:	f8c3 e010 	str.w	lr, [r3, #16]
  402eb2:	da6a      	bge.n	402f8a <_malloc_r+0x1ba>
  402eb4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  402eb8:	f080 813a 	bcs.w	403130 <_malloc_r+0x360>
  402ebc:	08c9      	lsrs	r1, r1, #3
  402ebe:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
  402ec2:	ea4f 08a1 	mov.w	r8, r1, asr #2
  402ec6:	685a      	ldr	r2, [r3, #4]
  402ec8:	6881      	ldr	r1, [r0, #8]
  402eca:	60a1      	str	r1, [r4, #8]
  402ecc:	f04f 0901 	mov.w	r9, #1
  402ed0:	fa09 f808 	lsl.w	r8, r9, r8
  402ed4:	ea48 0202 	orr.w	r2, r8, r2
  402ed8:	60e0      	str	r0, [r4, #12]
  402eda:	605a      	str	r2, [r3, #4]
  402edc:	6084      	str	r4, [r0, #8]
  402ede:	60cc      	str	r4, [r1, #12]
  402ee0:	ea4f 03ac 	mov.w	r3, ip, asr #2
  402ee4:	2001      	movs	r0, #1
  402ee6:	4098      	lsls	r0, r3
  402ee8:	4290      	cmp	r0, r2
  402eea:	d85b      	bhi.n	402fa4 <_malloc_r+0x1d4>
  402eec:	4202      	tst	r2, r0
  402eee:	d106      	bne.n	402efe <_malloc_r+0x12e>
  402ef0:	f02c 0c03 	bic.w	ip, ip, #3
  402ef4:	0040      	lsls	r0, r0, #1
  402ef6:	4202      	tst	r2, r0
  402ef8:	f10c 0c04 	add.w	ip, ip, #4
  402efc:	d0fa      	beq.n	402ef4 <_malloc_r+0x124>
  402efe:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  402f02:	4644      	mov	r4, r8
  402f04:	46e1      	mov	r9, ip
  402f06:	68e3      	ldr	r3, [r4, #12]
  402f08:	429c      	cmp	r4, r3
  402f0a:	d107      	bne.n	402f1c <_malloc_r+0x14c>
  402f0c:	e145      	b.n	40319a <_malloc_r+0x3ca>
  402f0e:	2a00      	cmp	r2, #0
  402f10:	f280 8156 	bge.w	4031c0 <_malloc_r+0x3f0>
  402f14:	68db      	ldr	r3, [r3, #12]
  402f16:	429c      	cmp	r4, r3
  402f18:	f000 813f 	beq.w	40319a <_malloc_r+0x3ca>
  402f1c:	6859      	ldr	r1, [r3, #4]
  402f1e:	f021 0103 	bic.w	r1, r1, #3
  402f22:	1b4a      	subs	r2, r1, r5
  402f24:	2a0f      	cmp	r2, #15
  402f26:	ddf2      	ble.n	402f0e <_malloc_r+0x13e>
  402f28:	461c      	mov	r4, r3
  402f2a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402f2e:	f854 8f08 	ldr.w	r8, [r4, #8]!
  402f32:	1959      	adds	r1, r3, r5
  402f34:	f045 0901 	orr.w	r9, r5, #1
  402f38:	f042 0501 	orr.w	r5, r2, #1
  402f3c:	f8c3 9004 	str.w	r9, [r3, #4]
  402f40:	4630      	mov	r0, r6
  402f42:	f8c8 c00c 	str.w	ip, [r8, #12]
  402f46:	f8cc 8008 	str.w	r8, [ip, #8]
  402f4a:	6179      	str	r1, [r7, #20]
  402f4c:	6139      	str	r1, [r7, #16]
  402f4e:	f8c1 e00c 	str.w	lr, [r1, #12]
  402f52:	f8c1 e008 	str.w	lr, [r1, #8]
  402f56:	604d      	str	r5, [r1, #4]
  402f58:	508a      	str	r2, [r1, r2]
  402f5a:	f000 fb19 	bl	403590 <__malloc_unlock>
  402f5e:	e763      	b.n	402e28 <_malloc_r+0x58>
  402f60:	217e      	movs	r1, #126	; 0x7e
  402f62:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  402f66:	e77b      	b.n	402e60 <_malloc_r+0x90>
  402f68:	4422      	add	r2, r4
  402f6a:	68e3      	ldr	r3, [r4, #12]
  402f6c:	6850      	ldr	r0, [r2, #4]
  402f6e:	68a1      	ldr	r1, [r4, #8]
  402f70:	f040 0501 	orr.w	r5, r0, #1
  402f74:	60cb      	str	r3, [r1, #12]
  402f76:	4630      	mov	r0, r6
  402f78:	6099      	str	r1, [r3, #8]
  402f7a:	6055      	str	r5, [r2, #4]
  402f7c:	f000 fb08 	bl	403590 <__malloc_unlock>
  402f80:	3408      	adds	r4, #8
  402f82:	4620      	mov	r0, r4
  402f84:	b003      	add	sp, #12
  402f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f8a:	4421      	add	r1, r4
  402f8c:	4630      	mov	r0, r6
  402f8e:	684b      	ldr	r3, [r1, #4]
  402f90:	f043 0301 	orr.w	r3, r3, #1
  402f94:	604b      	str	r3, [r1, #4]
  402f96:	f000 fafb 	bl	403590 <__malloc_unlock>
  402f9a:	3408      	adds	r4, #8
  402f9c:	4620      	mov	r0, r4
  402f9e:	b003      	add	sp, #12
  402fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fa4:	68bc      	ldr	r4, [r7, #8]
  402fa6:	6863      	ldr	r3, [r4, #4]
  402fa8:	f023 0903 	bic.w	r9, r3, #3
  402fac:	45a9      	cmp	r9, r5
  402fae:	d304      	bcc.n	402fba <_malloc_r+0x1ea>
  402fb0:	ebc5 0309 	rsb	r3, r5, r9
  402fb4:	2b0f      	cmp	r3, #15
  402fb6:	f300 8091 	bgt.w	4030dc <_malloc_r+0x30c>
  402fba:	4b51      	ldr	r3, [pc, #324]	; (403100 <_malloc_r+0x330>)
  402fbc:	4a51      	ldr	r2, [pc, #324]	; (403104 <_malloc_r+0x334>)
  402fbe:	6819      	ldr	r1, [r3, #0]
  402fc0:	6813      	ldr	r3, [r2, #0]
  402fc2:	3301      	adds	r3, #1
  402fc4:	eb05 0a01 	add.w	sl, r5, r1
  402fc8:	eb04 0b09 	add.w	fp, r4, r9
  402fcc:	f000 8161 	beq.w	403292 <_malloc_r+0x4c2>
  402fd0:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  402fd4:	f10a 0a0f 	add.w	sl, sl, #15
  402fd8:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  402fdc:	f02a 0a0f 	bic.w	sl, sl, #15
  402fe0:	4630      	mov	r0, r6
  402fe2:	4651      	mov	r1, sl
  402fe4:	9201      	str	r2, [sp, #4]
  402fe6:	f000 fcbb 	bl	403960 <_sbrk_r>
  402fea:	f1b0 3fff 	cmp.w	r0, #4294967295
  402fee:	4680      	mov	r8, r0
  402ff0:	9a01      	ldr	r2, [sp, #4]
  402ff2:	f000 8100 	beq.w	4031f6 <_malloc_r+0x426>
  402ff6:	4583      	cmp	fp, r0
  402ff8:	f200 80fa 	bhi.w	4031f0 <_malloc_r+0x420>
  402ffc:	f8df c110 	ldr.w	ip, [pc, #272]	; 403110 <_malloc_r+0x340>
  403000:	f8dc 3000 	ldr.w	r3, [ip]
  403004:	45c3      	cmp	fp, r8
  403006:	4453      	add	r3, sl
  403008:	f8cc 3000 	str.w	r3, [ip]
  40300c:	f000 814a 	beq.w	4032a4 <_malloc_r+0x4d4>
  403010:	6812      	ldr	r2, [r2, #0]
  403012:	493c      	ldr	r1, [pc, #240]	; (403104 <_malloc_r+0x334>)
  403014:	3201      	adds	r2, #1
  403016:	bf1b      	ittet	ne
  403018:	ebcb 0b08 	rsbne	fp, fp, r8
  40301c:	445b      	addne	r3, fp
  40301e:	f8c1 8000 	streq.w	r8, [r1]
  403022:	f8cc 3000 	strne.w	r3, [ip]
  403026:	f018 0307 	ands.w	r3, r8, #7
  40302a:	f000 8113 	beq.w	403254 <_malloc_r+0x484>
  40302e:	f1c3 0208 	rsb	r2, r3, #8
  403032:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  403036:	4490      	add	r8, r2
  403038:	3308      	adds	r3, #8
  40303a:	44c2      	add	sl, r8
  40303c:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  403040:	ebca 0a03 	rsb	sl, sl, r3
  403044:	4651      	mov	r1, sl
  403046:	4630      	mov	r0, r6
  403048:	f8cd c004 	str.w	ip, [sp, #4]
  40304c:	f000 fc88 	bl	403960 <_sbrk_r>
  403050:	1c43      	adds	r3, r0, #1
  403052:	f8dd c004 	ldr.w	ip, [sp, #4]
  403056:	f000 8135 	beq.w	4032c4 <_malloc_r+0x4f4>
  40305a:	ebc8 0200 	rsb	r2, r8, r0
  40305e:	4452      	add	r2, sl
  403060:	f042 0201 	orr.w	r2, r2, #1
  403064:	f8dc 3000 	ldr.w	r3, [ip]
  403068:	f8c7 8008 	str.w	r8, [r7, #8]
  40306c:	4453      	add	r3, sl
  40306e:	42bc      	cmp	r4, r7
  403070:	f8c8 2004 	str.w	r2, [r8, #4]
  403074:	f8cc 3000 	str.w	r3, [ip]
  403078:	f8df a094 	ldr.w	sl, [pc, #148]	; 403110 <_malloc_r+0x340>
  40307c:	d015      	beq.n	4030aa <_malloc_r+0x2da>
  40307e:	f1b9 0f0f 	cmp.w	r9, #15
  403082:	f240 80ea 	bls.w	40325a <_malloc_r+0x48a>
  403086:	6861      	ldr	r1, [r4, #4]
  403088:	f1a9 020c 	sub.w	r2, r9, #12
  40308c:	f022 0207 	bic.w	r2, r2, #7
  403090:	f001 0e01 	and.w	lr, r1, #1
  403094:	18a1      	adds	r1, r4, r2
  403096:	2005      	movs	r0, #5
  403098:	ea42 0e0e 	orr.w	lr, r2, lr
  40309c:	2a0f      	cmp	r2, #15
  40309e:	f8c4 e004 	str.w	lr, [r4, #4]
  4030a2:	6048      	str	r0, [r1, #4]
  4030a4:	6088      	str	r0, [r1, #8]
  4030a6:	f200 8111 	bhi.w	4032cc <_malloc_r+0x4fc>
  4030aa:	4a17      	ldr	r2, [pc, #92]	; (403108 <_malloc_r+0x338>)
  4030ac:	68bc      	ldr	r4, [r7, #8]
  4030ae:	6811      	ldr	r1, [r2, #0]
  4030b0:	428b      	cmp	r3, r1
  4030b2:	bf88      	it	hi
  4030b4:	6013      	strhi	r3, [r2, #0]
  4030b6:	4a15      	ldr	r2, [pc, #84]	; (40310c <_malloc_r+0x33c>)
  4030b8:	6811      	ldr	r1, [r2, #0]
  4030ba:	428b      	cmp	r3, r1
  4030bc:	bf88      	it	hi
  4030be:	6013      	strhi	r3, [r2, #0]
  4030c0:	6862      	ldr	r2, [r4, #4]
  4030c2:	f022 0203 	bic.w	r2, r2, #3
  4030c6:	4295      	cmp	r5, r2
  4030c8:	ebc5 0302 	rsb	r3, r5, r2
  4030cc:	d801      	bhi.n	4030d2 <_malloc_r+0x302>
  4030ce:	2b0f      	cmp	r3, #15
  4030d0:	dc04      	bgt.n	4030dc <_malloc_r+0x30c>
  4030d2:	4630      	mov	r0, r6
  4030d4:	f000 fa5c 	bl	403590 <__malloc_unlock>
  4030d8:	2400      	movs	r4, #0
  4030da:	e6a5      	b.n	402e28 <_malloc_r+0x58>
  4030dc:	1962      	adds	r2, r4, r5
  4030de:	f043 0301 	orr.w	r3, r3, #1
  4030e2:	f045 0501 	orr.w	r5, r5, #1
  4030e6:	6065      	str	r5, [r4, #4]
  4030e8:	4630      	mov	r0, r6
  4030ea:	60ba      	str	r2, [r7, #8]
  4030ec:	6053      	str	r3, [r2, #4]
  4030ee:	f000 fa4f 	bl	403590 <__malloc_unlock>
  4030f2:	3408      	adds	r4, #8
  4030f4:	4620      	mov	r0, r4
  4030f6:	b003      	add	sp, #12
  4030f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030fc:	20000468 	.word	0x20000468
  403100:	200008d0 	.word	0x200008d0
  403104:	20000874 	.word	0x20000874
  403108:	200008cc 	.word	0x200008cc
  40310c:	200008c8 	.word	0x200008c8
  403110:	200008d4 	.word	0x200008d4
  403114:	f1bc 0f14 	cmp.w	ip, #20
  403118:	d961      	bls.n	4031de <_malloc_r+0x40e>
  40311a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40311e:	f200 808f 	bhi.w	403240 <_malloc_r+0x470>
  403122:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  403126:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  40312a:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40312e:	e697      	b.n	402e60 <_malloc_r+0x90>
  403130:	0a4b      	lsrs	r3, r1, #9
  403132:	2b04      	cmp	r3, #4
  403134:	d958      	bls.n	4031e8 <_malloc_r+0x418>
  403136:	2b14      	cmp	r3, #20
  403138:	f200 80ae 	bhi.w	403298 <_malloc_r+0x4c8>
  40313c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  403140:	0050      	lsls	r0, r2, #1
  403142:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  403146:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 403304 <_malloc_r+0x534>
  40314a:	6883      	ldr	r3, [r0, #8]
  40314c:	4283      	cmp	r3, r0
  40314e:	f000 808a 	beq.w	403266 <_malloc_r+0x496>
  403152:	685a      	ldr	r2, [r3, #4]
  403154:	f022 0203 	bic.w	r2, r2, #3
  403158:	4291      	cmp	r1, r2
  40315a:	d202      	bcs.n	403162 <_malloc_r+0x392>
  40315c:	689b      	ldr	r3, [r3, #8]
  40315e:	4298      	cmp	r0, r3
  403160:	d1f7      	bne.n	403152 <_malloc_r+0x382>
  403162:	68d9      	ldr	r1, [r3, #12]
  403164:	687a      	ldr	r2, [r7, #4]
  403166:	60e1      	str	r1, [r4, #12]
  403168:	60a3      	str	r3, [r4, #8]
  40316a:	608c      	str	r4, [r1, #8]
  40316c:	60dc      	str	r4, [r3, #12]
  40316e:	e6b7      	b.n	402ee0 <_malloc_r+0x110>
  403170:	1961      	adds	r1, r4, r5
  403172:	f042 0701 	orr.w	r7, r2, #1
  403176:	f045 0501 	orr.w	r5, r5, #1
  40317a:	6065      	str	r5, [r4, #4]
  40317c:	4630      	mov	r0, r6
  40317e:	6159      	str	r1, [r3, #20]
  403180:	6119      	str	r1, [r3, #16]
  403182:	f8c1 e00c 	str.w	lr, [r1, #12]
  403186:	f8c1 e008 	str.w	lr, [r1, #8]
  40318a:	604f      	str	r7, [r1, #4]
  40318c:	508a      	str	r2, [r1, r2]
  40318e:	3408      	adds	r4, #8
  403190:	f000 f9fe 	bl	403590 <__malloc_unlock>
  403194:	e648      	b.n	402e28 <_malloc_r+0x58>
  403196:	685a      	ldr	r2, [r3, #4]
  403198:	e6a2      	b.n	402ee0 <_malloc_r+0x110>
  40319a:	f109 0901 	add.w	r9, r9, #1
  40319e:	f019 0f03 	tst.w	r9, #3
  4031a2:	f104 0408 	add.w	r4, r4, #8
  4031a6:	f47f aeae 	bne.w	402f06 <_malloc_r+0x136>
  4031aa:	e02d      	b.n	403208 <_malloc_r+0x438>
  4031ac:	f104 0308 	add.w	r3, r4, #8
  4031b0:	6964      	ldr	r4, [r4, #20]
  4031b2:	42a3      	cmp	r3, r4
  4031b4:	bf08      	it	eq
  4031b6:	f10c 0c02 	addeq.w	ip, ip, #2
  4031ba:	f43f ae67 	beq.w	402e8c <_malloc_r+0xbc>
  4031be:	e623      	b.n	402e08 <_malloc_r+0x38>
  4031c0:	4419      	add	r1, r3
  4031c2:	461c      	mov	r4, r3
  4031c4:	6848      	ldr	r0, [r1, #4]
  4031c6:	68db      	ldr	r3, [r3, #12]
  4031c8:	f854 2f08 	ldr.w	r2, [r4, #8]!
  4031cc:	f040 0501 	orr.w	r5, r0, #1
  4031d0:	604d      	str	r5, [r1, #4]
  4031d2:	4630      	mov	r0, r6
  4031d4:	60d3      	str	r3, [r2, #12]
  4031d6:	609a      	str	r2, [r3, #8]
  4031d8:	f000 f9da 	bl	403590 <__malloc_unlock>
  4031dc:	e624      	b.n	402e28 <_malloc_r+0x58>
  4031de:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  4031e2:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4031e6:	e63b      	b.n	402e60 <_malloc_r+0x90>
  4031e8:	098a      	lsrs	r2, r1, #6
  4031ea:	3238      	adds	r2, #56	; 0x38
  4031ec:	0050      	lsls	r0, r2, #1
  4031ee:	e7a8      	b.n	403142 <_malloc_r+0x372>
  4031f0:	42bc      	cmp	r4, r7
  4031f2:	f43f af03 	beq.w	402ffc <_malloc_r+0x22c>
  4031f6:	68bc      	ldr	r4, [r7, #8]
  4031f8:	6862      	ldr	r2, [r4, #4]
  4031fa:	f022 0203 	bic.w	r2, r2, #3
  4031fe:	e762      	b.n	4030c6 <_malloc_r+0x2f6>
  403200:	f8d8 8000 	ldr.w	r8, [r8]
  403204:	4598      	cmp	r8, r3
  403206:	d17b      	bne.n	403300 <_malloc_r+0x530>
  403208:	f01c 0f03 	tst.w	ip, #3
  40320c:	f1a8 0308 	sub.w	r3, r8, #8
  403210:	f10c 3cff 	add.w	ip, ip, #4294967295
  403214:	d1f4      	bne.n	403200 <_malloc_r+0x430>
  403216:	687b      	ldr	r3, [r7, #4]
  403218:	ea23 0300 	bic.w	r3, r3, r0
  40321c:	607b      	str	r3, [r7, #4]
  40321e:	0040      	lsls	r0, r0, #1
  403220:	4298      	cmp	r0, r3
  403222:	f63f aebf 	bhi.w	402fa4 <_malloc_r+0x1d4>
  403226:	2800      	cmp	r0, #0
  403228:	f43f aebc 	beq.w	402fa4 <_malloc_r+0x1d4>
  40322c:	4203      	tst	r3, r0
  40322e:	46cc      	mov	ip, r9
  403230:	f47f ae65 	bne.w	402efe <_malloc_r+0x12e>
  403234:	0040      	lsls	r0, r0, #1
  403236:	4203      	tst	r3, r0
  403238:	f10c 0c04 	add.w	ip, ip, #4
  40323c:	d0fa      	beq.n	403234 <_malloc_r+0x464>
  40323e:	e65e      	b.n	402efe <_malloc_r+0x12e>
  403240:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  403244:	d81a      	bhi.n	40327c <_malloc_r+0x4ac>
  403246:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  40324a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40324e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  403252:	e605      	b.n	402e60 <_malloc_r+0x90>
  403254:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  403258:	e6ef      	b.n	40303a <_malloc_r+0x26a>
  40325a:	2301      	movs	r3, #1
  40325c:	f8c8 3004 	str.w	r3, [r8, #4]
  403260:	4644      	mov	r4, r8
  403262:	2200      	movs	r2, #0
  403264:	e72f      	b.n	4030c6 <_malloc_r+0x2f6>
  403266:	1091      	asrs	r1, r2, #2
  403268:	2001      	movs	r0, #1
  40326a:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40326e:	fa00 f101 	lsl.w	r1, r0, r1
  403272:	430a      	orrs	r2, r1
  403274:	f8c8 2004 	str.w	r2, [r8, #4]
  403278:	4619      	mov	r1, r3
  40327a:	e774      	b.n	403166 <_malloc_r+0x396>
  40327c:	f240 5354 	movw	r3, #1364	; 0x554
  403280:	459c      	cmp	ip, r3
  403282:	d81b      	bhi.n	4032bc <_malloc_r+0x4ec>
  403284:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  403288:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40328c:	ea4f 014c 	mov.w	r1, ip, lsl #1
  403290:	e5e6      	b.n	402e60 <_malloc_r+0x90>
  403292:	f10a 0a10 	add.w	sl, sl, #16
  403296:	e6a3      	b.n	402fe0 <_malloc_r+0x210>
  403298:	2b54      	cmp	r3, #84	; 0x54
  40329a:	d81f      	bhi.n	4032dc <_malloc_r+0x50c>
  40329c:	0b0a      	lsrs	r2, r1, #12
  40329e:	326e      	adds	r2, #110	; 0x6e
  4032a0:	0050      	lsls	r0, r2, #1
  4032a2:	e74e      	b.n	403142 <_malloc_r+0x372>
  4032a4:	f3cb 010b 	ubfx	r1, fp, #0, #12
  4032a8:	2900      	cmp	r1, #0
  4032aa:	f47f aeb1 	bne.w	403010 <_malloc_r+0x240>
  4032ae:	eb0a 0109 	add.w	r1, sl, r9
  4032b2:	68ba      	ldr	r2, [r7, #8]
  4032b4:	f041 0101 	orr.w	r1, r1, #1
  4032b8:	6051      	str	r1, [r2, #4]
  4032ba:	e6f6      	b.n	4030aa <_malloc_r+0x2da>
  4032bc:	21fc      	movs	r1, #252	; 0xfc
  4032be:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  4032c2:	e5cd      	b.n	402e60 <_malloc_r+0x90>
  4032c4:	2201      	movs	r2, #1
  4032c6:	f04f 0a00 	mov.w	sl, #0
  4032ca:	e6cb      	b.n	403064 <_malloc_r+0x294>
  4032cc:	f104 0108 	add.w	r1, r4, #8
  4032d0:	4630      	mov	r0, r6
  4032d2:	f7ff fa7b 	bl	4027cc <_free_r>
  4032d6:	f8da 3000 	ldr.w	r3, [sl]
  4032da:	e6e6      	b.n	4030aa <_malloc_r+0x2da>
  4032dc:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4032e0:	d803      	bhi.n	4032ea <_malloc_r+0x51a>
  4032e2:	0bca      	lsrs	r2, r1, #15
  4032e4:	3277      	adds	r2, #119	; 0x77
  4032e6:	0050      	lsls	r0, r2, #1
  4032e8:	e72b      	b.n	403142 <_malloc_r+0x372>
  4032ea:	f240 5254 	movw	r2, #1364	; 0x554
  4032ee:	4293      	cmp	r3, r2
  4032f0:	d803      	bhi.n	4032fa <_malloc_r+0x52a>
  4032f2:	0c8a      	lsrs	r2, r1, #18
  4032f4:	327c      	adds	r2, #124	; 0x7c
  4032f6:	0050      	lsls	r0, r2, #1
  4032f8:	e723      	b.n	403142 <_malloc_r+0x372>
  4032fa:	20fc      	movs	r0, #252	; 0xfc
  4032fc:	227e      	movs	r2, #126	; 0x7e
  4032fe:	e720      	b.n	403142 <_malloc_r+0x372>
  403300:	687b      	ldr	r3, [r7, #4]
  403302:	e78c      	b.n	40321e <_malloc_r+0x44e>
  403304:	20000468 	.word	0x20000468

00403308 <memchr>:
  403308:	0783      	lsls	r3, r0, #30
  40330a:	b470      	push	{r4, r5, r6}
  40330c:	b2c9      	uxtb	r1, r1
  40330e:	d03f      	beq.n	403390 <memchr+0x88>
  403310:	1e54      	subs	r4, r2, #1
  403312:	b32a      	cbz	r2, 403360 <memchr+0x58>
  403314:	7803      	ldrb	r3, [r0, #0]
  403316:	428b      	cmp	r3, r1
  403318:	d023      	beq.n	403362 <memchr+0x5a>
  40331a:	1c43      	adds	r3, r0, #1
  40331c:	e004      	b.n	403328 <memchr+0x20>
  40331e:	b1fc      	cbz	r4, 403360 <memchr+0x58>
  403320:	7804      	ldrb	r4, [r0, #0]
  403322:	428c      	cmp	r4, r1
  403324:	d01d      	beq.n	403362 <memchr+0x5a>
  403326:	4614      	mov	r4, r2
  403328:	f013 0f03 	tst.w	r3, #3
  40332c:	4618      	mov	r0, r3
  40332e:	f104 32ff 	add.w	r2, r4, #4294967295
  403332:	f103 0301 	add.w	r3, r3, #1
  403336:	d1f2      	bne.n	40331e <memchr+0x16>
  403338:	2c03      	cmp	r4, #3
  40333a:	d814      	bhi.n	403366 <memchr+0x5e>
  40333c:	1e65      	subs	r5, r4, #1
  40333e:	b34c      	cbz	r4, 403394 <memchr+0x8c>
  403340:	7803      	ldrb	r3, [r0, #0]
  403342:	428b      	cmp	r3, r1
  403344:	d00d      	beq.n	403362 <memchr+0x5a>
  403346:	1c42      	adds	r2, r0, #1
  403348:	2300      	movs	r3, #0
  40334a:	e002      	b.n	403352 <memchr+0x4a>
  40334c:	7804      	ldrb	r4, [r0, #0]
  40334e:	428c      	cmp	r4, r1
  403350:	d007      	beq.n	403362 <memchr+0x5a>
  403352:	42ab      	cmp	r3, r5
  403354:	4610      	mov	r0, r2
  403356:	f103 0301 	add.w	r3, r3, #1
  40335a:	f102 0201 	add.w	r2, r2, #1
  40335e:	d1f5      	bne.n	40334c <memchr+0x44>
  403360:	2000      	movs	r0, #0
  403362:	bc70      	pop	{r4, r5, r6}
  403364:	4770      	bx	lr
  403366:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40336a:	4603      	mov	r3, r0
  40336c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  403370:	4618      	mov	r0, r3
  403372:	3304      	adds	r3, #4
  403374:	6802      	ldr	r2, [r0, #0]
  403376:	4072      	eors	r2, r6
  403378:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40337c:	ea25 0202 	bic.w	r2, r5, r2
  403380:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  403384:	d1da      	bne.n	40333c <memchr+0x34>
  403386:	3c04      	subs	r4, #4
  403388:	2c03      	cmp	r4, #3
  40338a:	4618      	mov	r0, r3
  40338c:	d8f0      	bhi.n	403370 <memchr+0x68>
  40338e:	e7d5      	b.n	40333c <memchr+0x34>
  403390:	4614      	mov	r4, r2
  403392:	e7d1      	b.n	403338 <memchr+0x30>
  403394:	4620      	mov	r0, r4
  403396:	e7e4      	b.n	403362 <memchr+0x5a>

00403398 <memcpy>:
  403398:	4684      	mov	ip, r0
  40339a:	ea41 0300 	orr.w	r3, r1, r0
  40339e:	f013 0303 	ands.w	r3, r3, #3
  4033a2:	d16d      	bne.n	403480 <memcpy+0xe8>
  4033a4:	3a40      	subs	r2, #64	; 0x40
  4033a6:	d341      	bcc.n	40342c <memcpy+0x94>
  4033a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033ac:	f840 3b04 	str.w	r3, [r0], #4
  4033b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033b4:	f840 3b04 	str.w	r3, [r0], #4
  4033b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033bc:	f840 3b04 	str.w	r3, [r0], #4
  4033c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033c4:	f840 3b04 	str.w	r3, [r0], #4
  4033c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033cc:	f840 3b04 	str.w	r3, [r0], #4
  4033d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033d4:	f840 3b04 	str.w	r3, [r0], #4
  4033d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033dc:	f840 3b04 	str.w	r3, [r0], #4
  4033e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033e4:	f840 3b04 	str.w	r3, [r0], #4
  4033e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033ec:	f840 3b04 	str.w	r3, [r0], #4
  4033f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4033f4:	f840 3b04 	str.w	r3, [r0], #4
  4033f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4033fc:	f840 3b04 	str.w	r3, [r0], #4
  403400:	f851 3b04 	ldr.w	r3, [r1], #4
  403404:	f840 3b04 	str.w	r3, [r0], #4
  403408:	f851 3b04 	ldr.w	r3, [r1], #4
  40340c:	f840 3b04 	str.w	r3, [r0], #4
  403410:	f851 3b04 	ldr.w	r3, [r1], #4
  403414:	f840 3b04 	str.w	r3, [r0], #4
  403418:	f851 3b04 	ldr.w	r3, [r1], #4
  40341c:	f840 3b04 	str.w	r3, [r0], #4
  403420:	f851 3b04 	ldr.w	r3, [r1], #4
  403424:	f840 3b04 	str.w	r3, [r0], #4
  403428:	3a40      	subs	r2, #64	; 0x40
  40342a:	d2bd      	bcs.n	4033a8 <memcpy+0x10>
  40342c:	3230      	adds	r2, #48	; 0x30
  40342e:	d311      	bcc.n	403454 <memcpy+0xbc>
  403430:	f851 3b04 	ldr.w	r3, [r1], #4
  403434:	f840 3b04 	str.w	r3, [r0], #4
  403438:	f851 3b04 	ldr.w	r3, [r1], #4
  40343c:	f840 3b04 	str.w	r3, [r0], #4
  403440:	f851 3b04 	ldr.w	r3, [r1], #4
  403444:	f840 3b04 	str.w	r3, [r0], #4
  403448:	f851 3b04 	ldr.w	r3, [r1], #4
  40344c:	f840 3b04 	str.w	r3, [r0], #4
  403450:	3a10      	subs	r2, #16
  403452:	d2ed      	bcs.n	403430 <memcpy+0x98>
  403454:	320c      	adds	r2, #12
  403456:	d305      	bcc.n	403464 <memcpy+0xcc>
  403458:	f851 3b04 	ldr.w	r3, [r1], #4
  40345c:	f840 3b04 	str.w	r3, [r0], #4
  403460:	3a04      	subs	r2, #4
  403462:	d2f9      	bcs.n	403458 <memcpy+0xc0>
  403464:	3204      	adds	r2, #4
  403466:	d008      	beq.n	40347a <memcpy+0xe2>
  403468:	07d2      	lsls	r2, r2, #31
  40346a:	bf1c      	itt	ne
  40346c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403470:	f800 3b01 	strbne.w	r3, [r0], #1
  403474:	d301      	bcc.n	40347a <memcpy+0xe2>
  403476:	880b      	ldrh	r3, [r1, #0]
  403478:	8003      	strh	r3, [r0, #0]
  40347a:	4660      	mov	r0, ip
  40347c:	4770      	bx	lr
  40347e:	bf00      	nop
  403480:	2a08      	cmp	r2, #8
  403482:	d313      	bcc.n	4034ac <memcpy+0x114>
  403484:	078b      	lsls	r3, r1, #30
  403486:	d08d      	beq.n	4033a4 <memcpy+0xc>
  403488:	f010 0303 	ands.w	r3, r0, #3
  40348c:	d08a      	beq.n	4033a4 <memcpy+0xc>
  40348e:	f1c3 0304 	rsb	r3, r3, #4
  403492:	1ad2      	subs	r2, r2, r3
  403494:	07db      	lsls	r3, r3, #31
  403496:	bf1c      	itt	ne
  403498:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40349c:	f800 3b01 	strbne.w	r3, [r0], #1
  4034a0:	d380      	bcc.n	4033a4 <memcpy+0xc>
  4034a2:	f831 3b02 	ldrh.w	r3, [r1], #2
  4034a6:	f820 3b02 	strh.w	r3, [r0], #2
  4034aa:	e77b      	b.n	4033a4 <memcpy+0xc>
  4034ac:	3a04      	subs	r2, #4
  4034ae:	d3d9      	bcc.n	403464 <memcpy+0xcc>
  4034b0:	3a01      	subs	r2, #1
  4034b2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4034b6:	f800 3b01 	strb.w	r3, [r0], #1
  4034ba:	d2f9      	bcs.n	4034b0 <memcpy+0x118>
  4034bc:	780b      	ldrb	r3, [r1, #0]
  4034be:	7003      	strb	r3, [r0, #0]
  4034c0:	784b      	ldrb	r3, [r1, #1]
  4034c2:	7043      	strb	r3, [r0, #1]
  4034c4:	788b      	ldrb	r3, [r1, #2]
  4034c6:	7083      	strb	r3, [r0, #2]
  4034c8:	4660      	mov	r0, ip
  4034ca:	4770      	bx	lr

004034cc <memmove>:
  4034cc:	4288      	cmp	r0, r1
  4034ce:	b4f0      	push	{r4, r5, r6, r7}
  4034d0:	d910      	bls.n	4034f4 <memmove+0x28>
  4034d2:	188c      	adds	r4, r1, r2
  4034d4:	42a0      	cmp	r0, r4
  4034d6:	d20d      	bcs.n	4034f4 <memmove+0x28>
  4034d8:	1885      	adds	r5, r0, r2
  4034da:	1e53      	subs	r3, r2, #1
  4034dc:	b142      	cbz	r2, 4034f0 <memmove+0x24>
  4034de:	4621      	mov	r1, r4
  4034e0:	462a      	mov	r2, r5
  4034e2:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  4034e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4034ea:	3b01      	subs	r3, #1
  4034ec:	1c5c      	adds	r4, r3, #1
  4034ee:	d1f8      	bne.n	4034e2 <memmove+0x16>
  4034f0:	bcf0      	pop	{r4, r5, r6, r7}
  4034f2:	4770      	bx	lr
  4034f4:	2a0f      	cmp	r2, #15
  4034f6:	d93f      	bls.n	403578 <memmove+0xac>
  4034f8:	ea40 0301 	orr.w	r3, r0, r1
  4034fc:	079b      	lsls	r3, r3, #30
  4034fe:	d13f      	bne.n	403580 <memmove+0xb4>
  403500:	f1a2 0710 	sub.w	r7, r2, #16
  403504:	093f      	lsrs	r7, r7, #4
  403506:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  40350a:	3610      	adds	r6, #16
  40350c:	460c      	mov	r4, r1
  40350e:	4603      	mov	r3, r0
  403510:	6825      	ldr	r5, [r4, #0]
  403512:	601d      	str	r5, [r3, #0]
  403514:	6865      	ldr	r5, [r4, #4]
  403516:	605d      	str	r5, [r3, #4]
  403518:	68a5      	ldr	r5, [r4, #8]
  40351a:	609d      	str	r5, [r3, #8]
  40351c:	68e5      	ldr	r5, [r4, #12]
  40351e:	60dd      	str	r5, [r3, #12]
  403520:	3310      	adds	r3, #16
  403522:	42b3      	cmp	r3, r6
  403524:	f104 0410 	add.w	r4, r4, #16
  403528:	d1f2      	bne.n	403510 <memmove+0x44>
  40352a:	1c7b      	adds	r3, r7, #1
  40352c:	f002 0c0f 	and.w	ip, r2, #15
  403530:	011b      	lsls	r3, r3, #4
  403532:	f1bc 0f03 	cmp.w	ip, #3
  403536:	4419      	add	r1, r3
  403538:	4403      	add	r3, r0
  40353a:	d923      	bls.n	403584 <memmove+0xb8>
  40353c:	460e      	mov	r6, r1
  40353e:	461d      	mov	r5, r3
  403540:	4664      	mov	r4, ip
  403542:	3c04      	subs	r4, #4
  403544:	f856 7b04 	ldr.w	r7, [r6], #4
  403548:	f845 7b04 	str.w	r7, [r5], #4
  40354c:	2c03      	cmp	r4, #3
  40354e:	d8f8      	bhi.n	403542 <memmove+0x76>
  403550:	f1ac 0404 	sub.w	r4, ip, #4
  403554:	f024 0403 	bic.w	r4, r4, #3
  403558:	3404      	adds	r4, #4
  40355a:	f002 0203 	and.w	r2, r2, #3
  40355e:	4423      	add	r3, r4
  403560:	4421      	add	r1, r4
  403562:	2a00      	cmp	r2, #0
  403564:	d0c4      	beq.n	4034f0 <memmove+0x24>
  403566:	441a      	add	r2, r3
  403568:	f811 4b01 	ldrb.w	r4, [r1], #1
  40356c:	f803 4b01 	strb.w	r4, [r3], #1
  403570:	4293      	cmp	r3, r2
  403572:	d1f9      	bne.n	403568 <memmove+0x9c>
  403574:	bcf0      	pop	{r4, r5, r6, r7}
  403576:	4770      	bx	lr
  403578:	4603      	mov	r3, r0
  40357a:	2a00      	cmp	r2, #0
  40357c:	d1f3      	bne.n	403566 <memmove+0x9a>
  40357e:	e7b7      	b.n	4034f0 <memmove+0x24>
  403580:	4603      	mov	r3, r0
  403582:	e7f0      	b.n	403566 <memmove+0x9a>
  403584:	4662      	mov	r2, ip
  403586:	2a00      	cmp	r2, #0
  403588:	d1ed      	bne.n	403566 <memmove+0x9a>
  40358a:	e7b1      	b.n	4034f0 <memmove+0x24>

0040358c <__malloc_lock>:
  40358c:	4770      	bx	lr
  40358e:	bf00      	nop

00403590 <__malloc_unlock>:
  403590:	4770      	bx	lr
  403592:	bf00      	nop

00403594 <_realloc_r>:
  403594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403598:	460c      	mov	r4, r1
  40359a:	b083      	sub	sp, #12
  40359c:	4690      	mov	r8, r2
  40359e:	4681      	mov	r9, r0
  4035a0:	2900      	cmp	r1, #0
  4035a2:	f000 80e2 	beq.w	40376a <_realloc_r+0x1d6>
  4035a6:	f7ff fff1 	bl	40358c <__malloc_lock>
  4035aa:	f108 060b 	add.w	r6, r8, #11
  4035ae:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4035b2:	2e16      	cmp	r6, #22
  4035b4:	f023 0503 	bic.w	r5, r3, #3
  4035b8:	f1a4 0708 	sub.w	r7, r4, #8
  4035bc:	d84b      	bhi.n	403656 <_realloc_r+0xc2>
  4035be:	2110      	movs	r1, #16
  4035c0:	460e      	mov	r6, r1
  4035c2:	45b0      	cmp	r8, r6
  4035c4:	d84c      	bhi.n	403660 <_realloc_r+0xcc>
  4035c6:	428d      	cmp	r5, r1
  4035c8:	da78      	bge.n	4036bc <_realloc_r+0x128>
  4035ca:	f8df b390 	ldr.w	fp, [pc, #912]	; 40395c <_realloc_r+0x3c8>
  4035ce:	f8db e008 	ldr.w	lr, [fp, #8]
  4035d2:	1978      	adds	r0, r7, r5
  4035d4:	4586      	cmp	lr, r0
  4035d6:	f000 80ce 	beq.w	403776 <_realloc_r+0x1e2>
  4035da:	6842      	ldr	r2, [r0, #4]
  4035dc:	f022 0c01 	bic.w	ip, r2, #1
  4035e0:	4484      	add	ip, r0
  4035e2:	f8dc c004 	ldr.w	ip, [ip, #4]
  4035e6:	f01c 0f01 	tst.w	ip, #1
  4035ea:	d07a      	beq.n	4036e2 <_realloc_r+0x14e>
  4035ec:	2200      	movs	r2, #0
  4035ee:	4610      	mov	r0, r2
  4035f0:	07db      	lsls	r3, r3, #31
  4035f2:	f100 8092 	bmi.w	40371a <_realloc_r+0x186>
  4035f6:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4035fa:	ebc3 0a07 	rsb	sl, r3, r7
  4035fe:	f8da 3004 	ldr.w	r3, [sl, #4]
  403602:	f023 0303 	bic.w	r3, r3, #3
  403606:	442b      	add	r3, r5
  403608:	b388      	cbz	r0, 40366e <_realloc_r+0xda>
  40360a:	4570      	cmp	r0, lr
  40360c:	f000 80ed 	beq.w	4037ea <_realloc_r+0x256>
  403610:	eb02 0e03 	add.w	lr, r2, r3
  403614:	458e      	cmp	lr, r1
  403616:	db2a      	blt.n	40366e <_realloc_r+0xda>
  403618:	68c3      	ldr	r3, [r0, #12]
  40361a:	6882      	ldr	r2, [r0, #8]
  40361c:	4657      	mov	r7, sl
  40361e:	60d3      	str	r3, [r2, #12]
  403620:	609a      	str	r2, [r3, #8]
  403622:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403626:	f8da 300c 	ldr.w	r3, [sl, #12]
  40362a:	60cb      	str	r3, [r1, #12]
  40362c:	1f2a      	subs	r2, r5, #4
  40362e:	2a24      	cmp	r2, #36	; 0x24
  403630:	6099      	str	r1, [r3, #8]
  403632:	f200 8126 	bhi.w	403882 <_realloc_r+0x2ee>
  403636:	2a13      	cmp	r2, #19
  403638:	f240 80b3 	bls.w	4037a2 <_realloc_r+0x20e>
  40363c:	6823      	ldr	r3, [r4, #0]
  40363e:	f8ca 3008 	str.w	r3, [sl, #8]
  403642:	6863      	ldr	r3, [r4, #4]
  403644:	f8ca 300c 	str.w	r3, [sl, #12]
  403648:	2a1b      	cmp	r2, #27
  40364a:	f200 8130 	bhi.w	4038ae <_realloc_r+0x31a>
  40364e:	3408      	adds	r4, #8
  403650:	f10a 0310 	add.w	r3, sl, #16
  403654:	e0a6      	b.n	4037a4 <_realloc_r+0x210>
  403656:	f026 0607 	bic.w	r6, r6, #7
  40365a:	2e00      	cmp	r6, #0
  40365c:	4631      	mov	r1, r6
  40365e:	dab0      	bge.n	4035c2 <_realloc_r+0x2e>
  403660:	230c      	movs	r3, #12
  403662:	2000      	movs	r0, #0
  403664:	f8c9 3000 	str.w	r3, [r9]
  403668:	b003      	add	sp, #12
  40366a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40366e:	428b      	cmp	r3, r1
  403670:	db53      	blt.n	40371a <_realloc_r+0x186>
  403672:	4657      	mov	r7, sl
  403674:	f8da 100c 	ldr.w	r1, [sl, #12]
  403678:	f857 0f08 	ldr.w	r0, [r7, #8]!
  40367c:	1f2a      	subs	r2, r5, #4
  40367e:	2a24      	cmp	r2, #36	; 0x24
  403680:	60c1      	str	r1, [r0, #12]
  403682:	6088      	str	r0, [r1, #8]
  403684:	f200 8109 	bhi.w	40389a <_realloc_r+0x306>
  403688:	2a13      	cmp	r2, #19
  40368a:	f240 8104 	bls.w	403896 <_realloc_r+0x302>
  40368e:	6821      	ldr	r1, [r4, #0]
  403690:	f8ca 1008 	str.w	r1, [sl, #8]
  403694:	6861      	ldr	r1, [r4, #4]
  403696:	f8ca 100c 	str.w	r1, [sl, #12]
  40369a:	2a1b      	cmp	r2, #27
  40369c:	f200 811c 	bhi.w	4038d8 <_realloc_r+0x344>
  4036a0:	3408      	adds	r4, #8
  4036a2:	f10a 0210 	add.w	r2, sl, #16
  4036a6:	6821      	ldr	r1, [r4, #0]
  4036a8:	6011      	str	r1, [r2, #0]
  4036aa:	6861      	ldr	r1, [r4, #4]
  4036ac:	6051      	str	r1, [r2, #4]
  4036ae:	68a1      	ldr	r1, [r4, #8]
  4036b0:	6091      	str	r1, [r2, #8]
  4036b2:	461d      	mov	r5, r3
  4036b4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4036b8:	463c      	mov	r4, r7
  4036ba:	4657      	mov	r7, sl
  4036bc:	1baa      	subs	r2, r5, r6
  4036be:	2a0f      	cmp	r2, #15
  4036c0:	f003 0301 	and.w	r3, r3, #1
  4036c4:	d819      	bhi.n	4036fa <_realloc_r+0x166>
  4036c6:	432b      	orrs	r3, r5
  4036c8:	443d      	add	r5, r7
  4036ca:	607b      	str	r3, [r7, #4]
  4036cc:	686b      	ldr	r3, [r5, #4]
  4036ce:	f043 0301 	orr.w	r3, r3, #1
  4036d2:	606b      	str	r3, [r5, #4]
  4036d4:	4648      	mov	r0, r9
  4036d6:	f7ff ff5b 	bl	403590 <__malloc_unlock>
  4036da:	4620      	mov	r0, r4
  4036dc:	b003      	add	sp, #12
  4036de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036e2:	f022 0203 	bic.w	r2, r2, #3
  4036e6:	eb02 0c05 	add.w	ip, r2, r5
  4036ea:	458c      	cmp	ip, r1
  4036ec:	db80      	blt.n	4035f0 <_realloc_r+0x5c>
  4036ee:	68c2      	ldr	r2, [r0, #12]
  4036f0:	6881      	ldr	r1, [r0, #8]
  4036f2:	4665      	mov	r5, ip
  4036f4:	60ca      	str	r2, [r1, #12]
  4036f6:	6091      	str	r1, [r2, #8]
  4036f8:	e7e0      	b.n	4036bc <_realloc_r+0x128>
  4036fa:	19b9      	adds	r1, r7, r6
  4036fc:	f042 0001 	orr.w	r0, r2, #1
  403700:	431e      	orrs	r6, r3
  403702:	440a      	add	r2, r1
  403704:	607e      	str	r6, [r7, #4]
  403706:	6048      	str	r0, [r1, #4]
  403708:	6853      	ldr	r3, [r2, #4]
  40370a:	f043 0301 	orr.w	r3, r3, #1
  40370e:	3108      	adds	r1, #8
  403710:	6053      	str	r3, [r2, #4]
  403712:	4648      	mov	r0, r9
  403714:	f7ff f85a 	bl	4027cc <_free_r>
  403718:	e7dc      	b.n	4036d4 <_realloc_r+0x140>
  40371a:	4641      	mov	r1, r8
  40371c:	4648      	mov	r0, r9
  40371e:	f7ff fb57 	bl	402dd0 <_malloc_r>
  403722:	4680      	mov	r8, r0
  403724:	b1d0      	cbz	r0, 40375c <_realloc_r+0x1c8>
  403726:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40372a:	f023 0201 	bic.w	r2, r3, #1
  40372e:	443a      	add	r2, r7
  403730:	f1a0 0108 	sub.w	r1, r0, #8
  403734:	4291      	cmp	r1, r2
  403736:	f000 809e 	beq.w	403876 <_realloc_r+0x2e2>
  40373a:	1f2a      	subs	r2, r5, #4
  40373c:	2a24      	cmp	r2, #36	; 0x24
  40373e:	d850      	bhi.n	4037e2 <_realloc_r+0x24e>
  403740:	2a13      	cmp	r2, #19
  403742:	d823      	bhi.n	40378c <_realloc_r+0x1f8>
  403744:	4603      	mov	r3, r0
  403746:	4622      	mov	r2, r4
  403748:	6811      	ldr	r1, [r2, #0]
  40374a:	6019      	str	r1, [r3, #0]
  40374c:	6851      	ldr	r1, [r2, #4]
  40374e:	6059      	str	r1, [r3, #4]
  403750:	6892      	ldr	r2, [r2, #8]
  403752:	609a      	str	r2, [r3, #8]
  403754:	4621      	mov	r1, r4
  403756:	4648      	mov	r0, r9
  403758:	f7ff f838 	bl	4027cc <_free_r>
  40375c:	4648      	mov	r0, r9
  40375e:	f7ff ff17 	bl	403590 <__malloc_unlock>
  403762:	4640      	mov	r0, r8
  403764:	b003      	add	sp, #12
  403766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40376a:	4611      	mov	r1, r2
  40376c:	b003      	add	sp, #12
  40376e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403772:	f7ff bb2d 	b.w	402dd0 <_malloc_r>
  403776:	f8de 2004 	ldr.w	r2, [lr, #4]
  40377a:	f022 0203 	bic.w	r2, r2, #3
  40377e:	1950      	adds	r0, r2, r5
  403780:	f106 0c10 	add.w	ip, r6, #16
  403784:	4560      	cmp	r0, ip
  403786:	da19      	bge.n	4037bc <_realloc_r+0x228>
  403788:	4670      	mov	r0, lr
  40378a:	e731      	b.n	4035f0 <_realloc_r+0x5c>
  40378c:	6823      	ldr	r3, [r4, #0]
  40378e:	6003      	str	r3, [r0, #0]
  403790:	6863      	ldr	r3, [r4, #4]
  403792:	6043      	str	r3, [r0, #4]
  403794:	2a1b      	cmp	r2, #27
  403796:	d863      	bhi.n	403860 <_realloc_r+0x2cc>
  403798:	f100 0308 	add.w	r3, r0, #8
  40379c:	f104 0208 	add.w	r2, r4, #8
  4037a0:	e7d2      	b.n	403748 <_realloc_r+0x1b4>
  4037a2:	463b      	mov	r3, r7
  4037a4:	6822      	ldr	r2, [r4, #0]
  4037a6:	601a      	str	r2, [r3, #0]
  4037a8:	6862      	ldr	r2, [r4, #4]
  4037aa:	605a      	str	r2, [r3, #4]
  4037ac:	68a2      	ldr	r2, [r4, #8]
  4037ae:	609a      	str	r2, [r3, #8]
  4037b0:	463c      	mov	r4, r7
  4037b2:	4675      	mov	r5, lr
  4037b4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4037b8:	4657      	mov	r7, sl
  4037ba:	e77f      	b.n	4036bc <_realloc_r+0x128>
  4037bc:	4437      	add	r7, r6
  4037be:	1b83      	subs	r3, r0, r6
  4037c0:	f043 0301 	orr.w	r3, r3, #1
  4037c4:	f8cb 7008 	str.w	r7, [fp, #8]
  4037c8:	607b      	str	r3, [r7, #4]
  4037ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4037ce:	f003 0301 	and.w	r3, r3, #1
  4037d2:	431e      	orrs	r6, r3
  4037d4:	4648      	mov	r0, r9
  4037d6:	f844 6c04 	str.w	r6, [r4, #-4]
  4037da:	f7ff fed9 	bl	403590 <__malloc_unlock>
  4037de:	4620      	mov	r0, r4
  4037e0:	e77c      	b.n	4036dc <_realloc_r+0x148>
  4037e2:	4621      	mov	r1, r4
  4037e4:	f7ff fe72 	bl	4034cc <memmove>
  4037e8:	e7b4      	b.n	403754 <_realloc_r+0x1c0>
  4037ea:	eb02 0c03 	add.w	ip, r2, r3
  4037ee:	f106 0210 	add.w	r2, r6, #16
  4037f2:	4594      	cmp	ip, r2
  4037f4:	f6ff af3b 	blt.w	40366e <_realloc_r+0xda>
  4037f8:	4657      	mov	r7, sl
  4037fa:	f8da 300c 	ldr.w	r3, [sl, #12]
  4037fe:	f857 1f08 	ldr.w	r1, [r7, #8]!
  403802:	1f2a      	subs	r2, r5, #4
  403804:	2a24      	cmp	r2, #36	; 0x24
  403806:	60cb      	str	r3, [r1, #12]
  403808:	6099      	str	r1, [r3, #8]
  40380a:	f200 8087 	bhi.w	40391c <_realloc_r+0x388>
  40380e:	2a13      	cmp	r2, #19
  403810:	d978      	bls.n	403904 <_realloc_r+0x370>
  403812:	6823      	ldr	r3, [r4, #0]
  403814:	f8ca 3008 	str.w	r3, [sl, #8]
  403818:	6863      	ldr	r3, [r4, #4]
  40381a:	f8ca 300c 	str.w	r3, [sl, #12]
  40381e:	2a1b      	cmp	r2, #27
  403820:	f200 8085 	bhi.w	40392e <_realloc_r+0x39a>
  403824:	3408      	adds	r4, #8
  403826:	f10a 0310 	add.w	r3, sl, #16
  40382a:	6822      	ldr	r2, [r4, #0]
  40382c:	601a      	str	r2, [r3, #0]
  40382e:	6862      	ldr	r2, [r4, #4]
  403830:	605a      	str	r2, [r3, #4]
  403832:	68a2      	ldr	r2, [r4, #8]
  403834:	609a      	str	r2, [r3, #8]
  403836:	eb0a 0306 	add.w	r3, sl, r6
  40383a:	ebc6 020c 	rsb	r2, r6, ip
  40383e:	f042 0201 	orr.w	r2, r2, #1
  403842:	f8cb 3008 	str.w	r3, [fp, #8]
  403846:	605a      	str	r2, [r3, #4]
  403848:	f8da 3004 	ldr.w	r3, [sl, #4]
  40384c:	f003 0301 	and.w	r3, r3, #1
  403850:	431e      	orrs	r6, r3
  403852:	4648      	mov	r0, r9
  403854:	f8ca 6004 	str.w	r6, [sl, #4]
  403858:	f7ff fe9a 	bl	403590 <__malloc_unlock>
  40385c:	4638      	mov	r0, r7
  40385e:	e73d      	b.n	4036dc <_realloc_r+0x148>
  403860:	68a3      	ldr	r3, [r4, #8]
  403862:	6083      	str	r3, [r0, #8]
  403864:	68e3      	ldr	r3, [r4, #12]
  403866:	60c3      	str	r3, [r0, #12]
  403868:	2a24      	cmp	r2, #36	; 0x24
  40386a:	d02c      	beq.n	4038c6 <_realloc_r+0x332>
  40386c:	f100 0310 	add.w	r3, r0, #16
  403870:	f104 0210 	add.w	r2, r4, #16
  403874:	e768      	b.n	403748 <_realloc_r+0x1b4>
  403876:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40387a:	f022 0203 	bic.w	r2, r2, #3
  40387e:	4415      	add	r5, r2
  403880:	e71c      	b.n	4036bc <_realloc_r+0x128>
  403882:	4621      	mov	r1, r4
  403884:	4638      	mov	r0, r7
  403886:	4675      	mov	r5, lr
  403888:	463c      	mov	r4, r7
  40388a:	f7ff fe1f 	bl	4034cc <memmove>
  40388e:	4657      	mov	r7, sl
  403890:	f8da 3004 	ldr.w	r3, [sl, #4]
  403894:	e712      	b.n	4036bc <_realloc_r+0x128>
  403896:	463a      	mov	r2, r7
  403898:	e705      	b.n	4036a6 <_realloc_r+0x112>
  40389a:	4621      	mov	r1, r4
  40389c:	4638      	mov	r0, r7
  40389e:	461d      	mov	r5, r3
  4038a0:	463c      	mov	r4, r7
  4038a2:	f7ff fe13 	bl	4034cc <memmove>
  4038a6:	4657      	mov	r7, sl
  4038a8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4038ac:	e706      	b.n	4036bc <_realloc_r+0x128>
  4038ae:	68a3      	ldr	r3, [r4, #8]
  4038b0:	f8ca 3010 	str.w	r3, [sl, #16]
  4038b4:	68e3      	ldr	r3, [r4, #12]
  4038b6:	f8ca 3014 	str.w	r3, [sl, #20]
  4038ba:	2a24      	cmp	r2, #36	; 0x24
  4038bc:	d018      	beq.n	4038f0 <_realloc_r+0x35c>
  4038be:	3410      	adds	r4, #16
  4038c0:	f10a 0318 	add.w	r3, sl, #24
  4038c4:	e76e      	b.n	4037a4 <_realloc_r+0x210>
  4038c6:	6923      	ldr	r3, [r4, #16]
  4038c8:	6103      	str	r3, [r0, #16]
  4038ca:	6963      	ldr	r3, [r4, #20]
  4038cc:	6143      	str	r3, [r0, #20]
  4038ce:	f104 0218 	add.w	r2, r4, #24
  4038d2:	f100 0318 	add.w	r3, r0, #24
  4038d6:	e737      	b.n	403748 <_realloc_r+0x1b4>
  4038d8:	68a1      	ldr	r1, [r4, #8]
  4038da:	f8ca 1010 	str.w	r1, [sl, #16]
  4038de:	68e1      	ldr	r1, [r4, #12]
  4038e0:	f8ca 1014 	str.w	r1, [sl, #20]
  4038e4:	2a24      	cmp	r2, #36	; 0x24
  4038e6:	d00f      	beq.n	403908 <_realloc_r+0x374>
  4038e8:	3410      	adds	r4, #16
  4038ea:	f10a 0218 	add.w	r2, sl, #24
  4038ee:	e6da      	b.n	4036a6 <_realloc_r+0x112>
  4038f0:	6923      	ldr	r3, [r4, #16]
  4038f2:	f8ca 3018 	str.w	r3, [sl, #24]
  4038f6:	6963      	ldr	r3, [r4, #20]
  4038f8:	f8ca 301c 	str.w	r3, [sl, #28]
  4038fc:	3418      	adds	r4, #24
  4038fe:	f10a 0320 	add.w	r3, sl, #32
  403902:	e74f      	b.n	4037a4 <_realloc_r+0x210>
  403904:	463b      	mov	r3, r7
  403906:	e790      	b.n	40382a <_realloc_r+0x296>
  403908:	6922      	ldr	r2, [r4, #16]
  40390a:	f8ca 2018 	str.w	r2, [sl, #24]
  40390e:	6962      	ldr	r2, [r4, #20]
  403910:	f8ca 201c 	str.w	r2, [sl, #28]
  403914:	3418      	adds	r4, #24
  403916:	f10a 0220 	add.w	r2, sl, #32
  40391a:	e6c4      	b.n	4036a6 <_realloc_r+0x112>
  40391c:	4621      	mov	r1, r4
  40391e:	4638      	mov	r0, r7
  403920:	f8cd c004 	str.w	ip, [sp, #4]
  403924:	f7ff fdd2 	bl	4034cc <memmove>
  403928:	f8dd c004 	ldr.w	ip, [sp, #4]
  40392c:	e783      	b.n	403836 <_realloc_r+0x2a2>
  40392e:	68a3      	ldr	r3, [r4, #8]
  403930:	f8ca 3010 	str.w	r3, [sl, #16]
  403934:	68e3      	ldr	r3, [r4, #12]
  403936:	f8ca 3014 	str.w	r3, [sl, #20]
  40393a:	2a24      	cmp	r2, #36	; 0x24
  40393c:	d003      	beq.n	403946 <_realloc_r+0x3b2>
  40393e:	3410      	adds	r4, #16
  403940:	f10a 0318 	add.w	r3, sl, #24
  403944:	e771      	b.n	40382a <_realloc_r+0x296>
  403946:	6923      	ldr	r3, [r4, #16]
  403948:	f8ca 3018 	str.w	r3, [sl, #24]
  40394c:	6963      	ldr	r3, [r4, #20]
  40394e:	f8ca 301c 	str.w	r3, [sl, #28]
  403952:	3418      	adds	r4, #24
  403954:	f10a 0320 	add.w	r3, sl, #32
  403958:	e767      	b.n	40382a <_realloc_r+0x296>
  40395a:	bf00      	nop
  40395c:	20000468 	.word	0x20000468

00403960 <_sbrk_r>:
  403960:	b538      	push	{r3, r4, r5, lr}
  403962:	4c07      	ldr	r4, [pc, #28]	; (403980 <_sbrk_r+0x20>)
  403964:	2300      	movs	r3, #0
  403966:	4605      	mov	r5, r0
  403968:	4608      	mov	r0, r1
  40396a:	6023      	str	r3, [r4, #0]
  40396c:	f7fd f8d8 	bl	400b20 <_sbrk>
  403970:	1c43      	adds	r3, r0, #1
  403972:	d000      	beq.n	403976 <_sbrk_r+0x16>
  403974:	bd38      	pop	{r3, r4, r5, pc}
  403976:	6823      	ldr	r3, [r4, #0]
  403978:	2b00      	cmp	r3, #0
  40397a:	d0fb      	beq.n	403974 <_sbrk_r+0x14>
  40397c:	602b      	str	r3, [r5, #0]
  40397e:	bd38      	pop	{r3, r4, r5, pc}
  403980:	2000094c 	.word	0x2000094c

00403984 <__sread>:
  403984:	b510      	push	{r4, lr}
  403986:	460c      	mov	r4, r1
  403988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40398c:	f000 f9f2 	bl	403d74 <_read_r>
  403990:	2800      	cmp	r0, #0
  403992:	db03      	blt.n	40399c <__sread+0x18>
  403994:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403996:	4403      	add	r3, r0
  403998:	6523      	str	r3, [r4, #80]	; 0x50
  40399a:	bd10      	pop	{r4, pc}
  40399c:	89a3      	ldrh	r3, [r4, #12]
  40399e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4039a2:	81a3      	strh	r3, [r4, #12]
  4039a4:	bd10      	pop	{r4, pc}
  4039a6:	bf00      	nop

004039a8 <__swrite>:
  4039a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4039ac:	460c      	mov	r4, r1
  4039ae:	8989      	ldrh	r1, [r1, #12]
  4039b0:	461d      	mov	r5, r3
  4039b2:	05cb      	lsls	r3, r1, #23
  4039b4:	4616      	mov	r6, r2
  4039b6:	4607      	mov	r7, r0
  4039b8:	d506      	bpl.n	4039c8 <__swrite+0x20>
  4039ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4039be:	2200      	movs	r2, #0
  4039c0:	2302      	movs	r3, #2
  4039c2:	f000 f9c3 	bl	403d4c <_lseek_r>
  4039c6:	89a1      	ldrh	r1, [r4, #12]
  4039c8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  4039cc:	81a1      	strh	r1, [r4, #12]
  4039ce:	4638      	mov	r0, r7
  4039d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4039d4:	4632      	mov	r2, r6
  4039d6:	462b      	mov	r3, r5
  4039d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4039dc:	f000 b8ce 	b.w	403b7c <_write_r>

004039e0 <__sseek>:
  4039e0:	b510      	push	{r4, lr}
  4039e2:	460c      	mov	r4, r1
  4039e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4039e8:	f000 f9b0 	bl	403d4c <_lseek_r>
  4039ec:	89a3      	ldrh	r3, [r4, #12]
  4039ee:	1c42      	adds	r2, r0, #1
  4039f0:	bf0e      	itee	eq
  4039f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4039f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4039fa:	6520      	strne	r0, [r4, #80]	; 0x50
  4039fc:	81a3      	strh	r3, [r4, #12]
  4039fe:	bd10      	pop	{r4, pc}

00403a00 <__sclose>:
  403a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a04:	f000 b922 	b.w	403c4c <_close_r>

00403a08 <strlen>:
  403a08:	f020 0103 	bic.w	r1, r0, #3
  403a0c:	f010 0003 	ands.w	r0, r0, #3
  403a10:	f1c0 0000 	rsb	r0, r0, #0
  403a14:	f851 3b04 	ldr.w	r3, [r1], #4
  403a18:	f100 0c04 	add.w	ip, r0, #4
  403a1c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  403a20:	f06f 0200 	mvn.w	r2, #0
  403a24:	bf1c      	itt	ne
  403a26:	fa22 f20c 	lsrne.w	r2, r2, ip
  403a2a:	4313      	orrne	r3, r2
  403a2c:	f04f 0c01 	mov.w	ip, #1
  403a30:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  403a34:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  403a38:	eba3 020c 	sub.w	r2, r3, ip
  403a3c:	ea22 0203 	bic.w	r2, r2, r3
  403a40:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  403a44:	bf04      	itt	eq
  403a46:	f851 3b04 	ldreq.w	r3, [r1], #4
  403a4a:	3004      	addeq	r0, #4
  403a4c:	d0f4      	beq.n	403a38 <strlen+0x30>
  403a4e:	f013 0fff 	tst.w	r3, #255	; 0xff
  403a52:	bf1f      	itttt	ne
  403a54:	3001      	addne	r0, #1
  403a56:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  403a5a:	3001      	addne	r0, #1
  403a5c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  403a60:	bf18      	it	ne
  403a62:	3001      	addne	r0, #1
  403a64:	4770      	bx	lr
  403a66:	bf00      	nop

00403a68 <__swbuf_r>:
  403a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403a6a:	460d      	mov	r5, r1
  403a6c:	4614      	mov	r4, r2
  403a6e:	4607      	mov	r7, r0
  403a70:	b110      	cbz	r0, 403a78 <__swbuf_r+0x10>
  403a72:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403a74:	2b00      	cmp	r3, #0
  403a76:	d048      	beq.n	403b0a <__swbuf_r+0xa2>
  403a78:	89a2      	ldrh	r2, [r4, #12]
  403a7a:	69a3      	ldr	r3, [r4, #24]
  403a7c:	60a3      	str	r3, [r4, #8]
  403a7e:	b293      	uxth	r3, r2
  403a80:	0718      	lsls	r0, r3, #28
  403a82:	d538      	bpl.n	403af6 <__swbuf_r+0x8e>
  403a84:	6926      	ldr	r6, [r4, #16]
  403a86:	2e00      	cmp	r6, #0
  403a88:	d035      	beq.n	403af6 <__swbuf_r+0x8e>
  403a8a:	0499      	lsls	r1, r3, #18
  403a8c:	b2ed      	uxtb	r5, r5
  403a8e:	d515      	bpl.n	403abc <__swbuf_r+0x54>
  403a90:	6823      	ldr	r3, [r4, #0]
  403a92:	6962      	ldr	r2, [r4, #20]
  403a94:	1b9e      	subs	r6, r3, r6
  403a96:	4296      	cmp	r6, r2
  403a98:	da1c      	bge.n	403ad4 <__swbuf_r+0x6c>
  403a9a:	3601      	adds	r6, #1
  403a9c:	68a2      	ldr	r2, [r4, #8]
  403a9e:	1c59      	adds	r1, r3, #1
  403aa0:	3a01      	subs	r2, #1
  403aa2:	60a2      	str	r2, [r4, #8]
  403aa4:	6021      	str	r1, [r4, #0]
  403aa6:	701d      	strb	r5, [r3, #0]
  403aa8:	6963      	ldr	r3, [r4, #20]
  403aaa:	42b3      	cmp	r3, r6
  403aac:	d01a      	beq.n	403ae4 <__swbuf_r+0x7c>
  403aae:	89a3      	ldrh	r3, [r4, #12]
  403ab0:	07db      	lsls	r3, r3, #31
  403ab2:	d501      	bpl.n	403ab8 <__swbuf_r+0x50>
  403ab4:	2d0a      	cmp	r5, #10
  403ab6:	d015      	beq.n	403ae4 <__swbuf_r+0x7c>
  403ab8:	4628      	mov	r0, r5
  403aba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403abc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  403abe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403ac2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403ac6:	6663      	str	r3, [r4, #100]	; 0x64
  403ac8:	6823      	ldr	r3, [r4, #0]
  403aca:	81a2      	strh	r2, [r4, #12]
  403acc:	6962      	ldr	r2, [r4, #20]
  403ace:	1b9e      	subs	r6, r3, r6
  403ad0:	4296      	cmp	r6, r2
  403ad2:	dbe2      	blt.n	403a9a <__swbuf_r+0x32>
  403ad4:	4638      	mov	r0, r7
  403ad6:	4621      	mov	r1, r4
  403ad8:	f7fe fd1a 	bl	402510 <_fflush_r>
  403adc:	b940      	cbnz	r0, 403af0 <__swbuf_r+0x88>
  403ade:	6823      	ldr	r3, [r4, #0]
  403ae0:	2601      	movs	r6, #1
  403ae2:	e7db      	b.n	403a9c <__swbuf_r+0x34>
  403ae4:	4638      	mov	r0, r7
  403ae6:	4621      	mov	r1, r4
  403ae8:	f7fe fd12 	bl	402510 <_fflush_r>
  403aec:	2800      	cmp	r0, #0
  403aee:	d0e3      	beq.n	403ab8 <__swbuf_r+0x50>
  403af0:	f04f 30ff 	mov.w	r0, #4294967295
  403af4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403af6:	4638      	mov	r0, r7
  403af8:	4621      	mov	r1, r4
  403afa:	f7fe fbed 	bl	4022d8 <__swsetup_r>
  403afe:	2800      	cmp	r0, #0
  403b00:	d1f6      	bne.n	403af0 <__swbuf_r+0x88>
  403b02:	89a2      	ldrh	r2, [r4, #12]
  403b04:	6926      	ldr	r6, [r4, #16]
  403b06:	b293      	uxth	r3, r2
  403b08:	e7bf      	b.n	403a8a <__swbuf_r+0x22>
  403b0a:	f7fe fd1d 	bl	402548 <__sinit>
  403b0e:	e7b3      	b.n	403a78 <__swbuf_r+0x10>

00403b10 <_wcrtomb_r>:
  403b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b14:	461e      	mov	r6, r3
  403b16:	b086      	sub	sp, #24
  403b18:	460c      	mov	r4, r1
  403b1a:	4605      	mov	r5, r0
  403b1c:	4617      	mov	r7, r2
  403b1e:	4b0f      	ldr	r3, [pc, #60]	; (403b5c <_wcrtomb_r+0x4c>)
  403b20:	b191      	cbz	r1, 403b48 <_wcrtomb_r+0x38>
  403b22:	f8d3 8000 	ldr.w	r8, [r3]
  403b26:	f7ff f8d1 	bl	402ccc <__locale_charset>
  403b2a:	9600      	str	r6, [sp, #0]
  403b2c:	4603      	mov	r3, r0
  403b2e:	4621      	mov	r1, r4
  403b30:	463a      	mov	r2, r7
  403b32:	4628      	mov	r0, r5
  403b34:	47c0      	blx	r8
  403b36:	1c43      	adds	r3, r0, #1
  403b38:	d103      	bne.n	403b42 <_wcrtomb_r+0x32>
  403b3a:	2200      	movs	r2, #0
  403b3c:	238a      	movs	r3, #138	; 0x8a
  403b3e:	6032      	str	r2, [r6, #0]
  403b40:	602b      	str	r3, [r5, #0]
  403b42:	b006      	add	sp, #24
  403b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b48:	681f      	ldr	r7, [r3, #0]
  403b4a:	f7ff f8bf 	bl	402ccc <__locale_charset>
  403b4e:	9600      	str	r6, [sp, #0]
  403b50:	4603      	mov	r3, r0
  403b52:	4622      	mov	r2, r4
  403b54:	4628      	mov	r0, r5
  403b56:	a903      	add	r1, sp, #12
  403b58:	47b8      	blx	r7
  403b5a:	e7ec      	b.n	403b36 <_wcrtomb_r+0x26>
  403b5c:	20000878 	.word	0x20000878

00403b60 <__ascii_wctomb>:
  403b60:	b121      	cbz	r1, 403b6c <__ascii_wctomb+0xc>
  403b62:	2aff      	cmp	r2, #255	; 0xff
  403b64:	d804      	bhi.n	403b70 <__ascii_wctomb+0x10>
  403b66:	700a      	strb	r2, [r1, #0]
  403b68:	2001      	movs	r0, #1
  403b6a:	4770      	bx	lr
  403b6c:	4608      	mov	r0, r1
  403b6e:	4770      	bx	lr
  403b70:	238a      	movs	r3, #138	; 0x8a
  403b72:	6003      	str	r3, [r0, #0]
  403b74:	f04f 30ff 	mov.w	r0, #4294967295
  403b78:	4770      	bx	lr
  403b7a:	bf00      	nop

00403b7c <_write_r>:
  403b7c:	b570      	push	{r4, r5, r6, lr}
  403b7e:	4c08      	ldr	r4, [pc, #32]	; (403ba0 <_write_r+0x24>)
  403b80:	4606      	mov	r6, r0
  403b82:	2500      	movs	r5, #0
  403b84:	4608      	mov	r0, r1
  403b86:	4611      	mov	r1, r2
  403b88:	461a      	mov	r2, r3
  403b8a:	6025      	str	r5, [r4, #0]
  403b8c:	f7fc fc8a 	bl	4004a4 <_write>
  403b90:	1c43      	adds	r3, r0, #1
  403b92:	d000      	beq.n	403b96 <_write_r+0x1a>
  403b94:	bd70      	pop	{r4, r5, r6, pc}
  403b96:	6823      	ldr	r3, [r4, #0]
  403b98:	2b00      	cmp	r3, #0
  403b9a:	d0fb      	beq.n	403b94 <_write_r+0x18>
  403b9c:	6033      	str	r3, [r6, #0]
  403b9e:	bd70      	pop	{r4, r5, r6, pc}
  403ba0:	2000094c 	.word	0x2000094c

00403ba4 <__register_exitproc>:
  403ba4:	b5f0      	push	{r4, r5, r6, r7, lr}
  403ba6:	4c27      	ldr	r4, [pc, #156]	; (403c44 <__register_exitproc+0xa0>)
  403ba8:	6826      	ldr	r6, [r4, #0]
  403baa:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  403bae:	b085      	sub	sp, #20
  403bb0:	4607      	mov	r7, r0
  403bb2:	2c00      	cmp	r4, #0
  403bb4:	d041      	beq.n	403c3a <__register_exitproc+0x96>
  403bb6:	6865      	ldr	r5, [r4, #4]
  403bb8:	2d1f      	cmp	r5, #31
  403bba:	dd1e      	ble.n	403bfa <__register_exitproc+0x56>
  403bbc:	4822      	ldr	r0, [pc, #136]	; (403c48 <__register_exitproc+0xa4>)
  403bbe:	b918      	cbnz	r0, 403bc8 <__register_exitproc+0x24>
  403bc0:	f04f 30ff 	mov.w	r0, #4294967295
  403bc4:	b005      	add	sp, #20
  403bc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403bc8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403bcc:	9103      	str	r1, [sp, #12]
  403bce:	9202      	str	r2, [sp, #8]
  403bd0:	9301      	str	r3, [sp, #4]
  403bd2:	f7ff f8f5 	bl	402dc0 <malloc>
  403bd6:	9903      	ldr	r1, [sp, #12]
  403bd8:	9a02      	ldr	r2, [sp, #8]
  403bda:	9b01      	ldr	r3, [sp, #4]
  403bdc:	4604      	mov	r4, r0
  403bde:	2800      	cmp	r0, #0
  403be0:	d0ee      	beq.n	403bc0 <__register_exitproc+0x1c>
  403be2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  403be6:	6025      	str	r5, [r4, #0]
  403be8:	2000      	movs	r0, #0
  403bea:	6060      	str	r0, [r4, #4]
  403bec:	4605      	mov	r5, r0
  403bee:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  403bf2:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  403bf6:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  403bfa:	b93f      	cbnz	r7, 403c0c <__register_exitproc+0x68>
  403bfc:	1cab      	adds	r3, r5, #2
  403bfe:	2000      	movs	r0, #0
  403c00:	3501      	adds	r5, #1
  403c02:	6065      	str	r5, [r4, #4]
  403c04:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
  403c08:	b005      	add	sp, #20
  403c0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403c0c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  403c10:	f04f 0c01 	mov.w	ip, #1
  403c14:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  403c18:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
  403c1c:	fa0c f205 	lsl.w	r2, ip, r5
  403c20:	4316      	orrs	r6, r2
  403c22:	2f02      	cmp	r7, #2
  403c24:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
  403c28:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  403c2c:	d1e6      	bne.n	403bfc <__register_exitproc+0x58>
  403c2e:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  403c32:	431a      	orrs	r2, r3
  403c34:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403c38:	e7e0      	b.n	403bfc <__register_exitproc+0x58>
  403c3a:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  403c3e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  403c42:	e7b8      	b.n	403bb6 <__register_exitproc+0x12>
  403c44:	0040405c 	.word	0x0040405c
  403c48:	00402dc1 	.word	0x00402dc1

00403c4c <_close_r>:
  403c4c:	b538      	push	{r3, r4, r5, lr}
  403c4e:	4c07      	ldr	r4, [pc, #28]	; (403c6c <_close_r+0x20>)
  403c50:	2300      	movs	r3, #0
  403c52:	4605      	mov	r5, r0
  403c54:	4608      	mov	r0, r1
  403c56:	6023      	str	r3, [r4, #0]
  403c58:	f7fc ff7c 	bl	400b54 <_close>
  403c5c:	1c43      	adds	r3, r0, #1
  403c5e:	d000      	beq.n	403c62 <_close_r+0x16>
  403c60:	bd38      	pop	{r3, r4, r5, pc}
  403c62:	6823      	ldr	r3, [r4, #0]
  403c64:	2b00      	cmp	r3, #0
  403c66:	d0fb      	beq.n	403c60 <_close_r+0x14>
  403c68:	602b      	str	r3, [r5, #0]
  403c6a:	bd38      	pop	{r3, r4, r5, pc}
  403c6c:	2000094c 	.word	0x2000094c

00403c70 <_fclose_r>:
  403c70:	b570      	push	{r4, r5, r6, lr}
  403c72:	460c      	mov	r4, r1
  403c74:	4605      	mov	r5, r0
  403c76:	b131      	cbz	r1, 403c86 <_fclose_r+0x16>
  403c78:	b110      	cbz	r0, 403c80 <_fclose_r+0x10>
  403c7a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403c7c:	2b00      	cmp	r3, #0
  403c7e:	d02f      	beq.n	403ce0 <_fclose_r+0x70>
  403c80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403c84:	b90b      	cbnz	r3, 403c8a <_fclose_r+0x1a>
  403c86:	2000      	movs	r0, #0
  403c88:	bd70      	pop	{r4, r5, r6, pc}
  403c8a:	4628      	mov	r0, r5
  403c8c:	4621      	mov	r1, r4
  403c8e:	f7fe fc3f 	bl	402510 <_fflush_r>
  403c92:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403c94:	4606      	mov	r6, r0
  403c96:	b133      	cbz	r3, 403ca6 <_fclose_r+0x36>
  403c98:	4628      	mov	r0, r5
  403c9a:	69e1      	ldr	r1, [r4, #28]
  403c9c:	4798      	blx	r3
  403c9e:	2800      	cmp	r0, #0
  403ca0:	bfb8      	it	lt
  403ca2:	f04f 36ff 	movlt.w	r6, #4294967295
  403ca6:	89a3      	ldrh	r3, [r4, #12]
  403ca8:	061b      	lsls	r3, r3, #24
  403caa:	d41c      	bmi.n	403ce6 <_fclose_r+0x76>
  403cac:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403cae:	b141      	cbz	r1, 403cc2 <_fclose_r+0x52>
  403cb0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403cb4:	4299      	cmp	r1, r3
  403cb6:	d002      	beq.n	403cbe <_fclose_r+0x4e>
  403cb8:	4628      	mov	r0, r5
  403cba:	f7fe fd87 	bl	4027cc <_free_r>
  403cbe:	2300      	movs	r3, #0
  403cc0:	6323      	str	r3, [r4, #48]	; 0x30
  403cc2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403cc4:	b121      	cbz	r1, 403cd0 <_fclose_r+0x60>
  403cc6:	4628      	mov	r0, r5
  403cc8:	f7fe fd80 	bl	4027cc <_free_r>
  403ccc:	2300      	movs	r3, #0
  403cce:	6463      	str	r3, [r4, #68]	; 0x44
  403cd0:	f7fe fcb4 	bl	40263c <__sfp_lock_acquire>
  403cd4:	2300      	movs	r3, #0
  403cd6:	81a3      	strh	r3, [r4, #12]
  403cd8:	f7fe fcb2 	bl	402640 <__sfp_lock_release>
  403cdc:	4630      	mov	r0, r6
  403cde:	bd70      	pop	{r4, r5, r6, pc}
  403ce0:	f7fe fc32 	bl	402548 <__sinit>
  403ce4:	e7cc      	b.n	403c80 <_fclose_r+0x10>
  403ce6:	4628      	mov	r0, r5
  403ce8:	6921      	ldr	r1, [r4, #16]
  403cea:	f7fe fd6f 	bl	4027cc <_free_r>
  403cee:	e7dd      	b.n	403cac <_fclose_r+0x3c>

00403cf0 <fclose>:
  403cf0:	4b02      	ldr	r3, [pc, #8]	; (403cfc <fclose+0xc>)
  403cf2:	4601      	mov	r1, r0
  403cf4:	6818      	ldr	r0, [r3, #0]
  403cf6:	f7ff bfbb 	b.w	403c70 <_fclose_r>
  403cfa:	bf00      	nop
  403cfc:	20000440 	.word	0x20000440

00403d00 <_fstat_r>:
  403d00:	b538      	push	{r3, r4, r5, lr}
  403d02:	4c08      	ldr	r4, [pc, #32]	; (403d24 <_fstat_r+0x24>)
  403d04:	2300      	movs	r3, #0
  403d06:	4605      	mov	r5, r0
  403d08:	4608      	mov	r0, r1
  403d0a:	4611      	mov	r1, r2
  403d0c:	6023      	str	r3, [r4, #0]
  403d0e:	f7fc ff25 	bl	400b5c <_fstat>
  403d12:	1c43      	adds	r3, r0, #1
  403d14:	d000      	beq.n	403d18 <_fstat_r+0x18>
  403d16:	bd38      	pop	{r3, r4, r5, pc}
  403d18:	6823      	ldr	r3, [r4, #0]
  403d1a:	2b00      	cmp	r3, #0
  403d1c:	d0fb      	beq.n	403d16 <_fstat_r+0x16>
  403d1e:	602b      	str	r3, [r5, #0]
  403d20:	bd38      	pop	{r3, r4, r5, pc}
  403d22:	bf00      	nop
  403d24:	2000094c 	.word	0x2000094c

00403d28 <_isatty_r>:
  403d28:	b538      	push	{r3, r4, r5, lr}
  403d2a:	4c07      	ldr	r4, [pc, #28]	; (403d48 <_isatty_r+0x20>)
  403d2c:	2300      	movs	r3, #0
  403d2e:	4605      	mov	r5, r0
  403d30:	4608      	mov	r0, r1
  403d32:	6023      	str	r3, [r4, #0]
  403d34:	f7fc ff18 	bl	400b68 <_isatty>
  403d38:	1c43      	adds	r3, r0, #1
  403d3a:	d000      	beq.n	403d3e <_isatty_r+0x16>
  403d3c:	bd38      	pop	{r3, r4, r5, pc}
  403d3e:	6823      	ldr	r3, [r4, #0]
  403d40:	2b00      	cmp	r3, #0
  403d42:	d0fb      	beq.n	403d3c <_isatty_r+0x14>
  403d44:	602b      	str	r3, [r5, #0]
  403d46:	bd38      	pop	{r3, r4, r5, pc}
  403d48:	2000094c 	.word	0x2000094c

00403d4c <_lseek_r>:
  403d4c:	b570      	push	{r4, r5, r6, lr}
  403d4e:	4c08      	ldr	r4, [pc, #32]	; (403d70 <_lseek_r+0x24>)
  403d50:	4606      	mov	r6, r0
  403d52:	2500      	movs	r5, #0
  403d54:	4608      	mov	r0, r1
  403d56:	4611      	mov	r1, r2
  403d58:	461a      	mov	r2, r3
  403d5a:	6025      	str	r5, [r4, #0]
  403d5c:	f7fc ff06 	bl	400b6c <_lseek>
  403d60:	1c43      	adds	r3, r0, #1
  403d62:	d000      	beq.n	403d66 <_lseek_r+0x1a>
  403d64:	bd70      	pop	{r4, r5, r6, pc}
  403d66:	6823      	ldr	r3, [r4, #0]
  403d68:	2b00      	cmp	r3, #0
  403d6a:	d0fb      	beq.n	403d64 <_lseek_r+0x18>
  403d6c:	6033      	str	r3, [r6, #0]
  403d6e:	bd70      	pop	{r4, r5, r6, pc}
  403d70:	2000094c 	.word	0x2000094c

00403d74 <_read_r>:
  403d74:	b570      	push	{r4, r5, r6, lr}
  403d76:	4c08      	ldr	r4, [pc, #32]	; (403d98 <_read_r+0x24>)
  403d78:	4606      	mov	r6, r0
  403d7a:	2500      	movs	r5, #0
  403d7c:	4608      	mov	r0, r1
  403d7e:	4611      	mov	r1, r2
  403d80:	461a      	mov	r2, r3
  403d82:	6025      	str	r5, [r4, #0]
  403d84:	f7fc fb6e 	bl	400464 <_read>
  403d88:	1c43      	adds	r3, r0, #1
  403d8a:	d000      	beq.n	403d8e <_read_r+0x1a>
  403d8c:	bd70      	pop	{r4, r5, r6, pc}
  403d8e:	6823      	ldr	r3, [r4, #0]
  403d90:	2b00      	cmp	r3, #0
  403d92:	d0fb      	beq.n	403d8c <_read_r+0x18>
  403d94:	6033      	str	r3, [r6, #0]
  403d96:	bd70      	pop	{r4, r5, r6, pc}
  403d98:	2000094c 	.word	0x2000094c

00403d9c <dados_teste>:
  403d9c:	4155414d 20544153 35313032 41202d20     MAUASAT 2015 - A
  403dac:	4c414e52 4f204f44 49564154 2045204f     RNALDO OTAVIO E 
  403dbc:	47414954 0000004f 092d452d 20495754     TIAGO...-E-.TWI 
  403dcc:	7473616d 69207265 6974696e 7a696c61     master initializ
  403ddc:	6f697461 6166206e 64656c69 000d0a2e     ation failed....
  403dec:	7245202d 20726f72 5754092d 616d2049     - Error -.TWI ma
  403dfc:	72657473 69727720 70206574 656b6361     ster write packe
  403e0c:	61662074 64656c69 000d0a2e 74697257     t failed....Writ
  403e1c:	4f093a65 0d0a214b 00000000 6f6c6156     e:.OK!......Valo
  403e2c:	73652072 74697263 09203a6f 0d0a7325     r escrito: .%s..
  403e3c:	00000000 65646e45 6f636572 63736520     ....Endereco esc
  403e4c:	6f746972 2509203a 54092064 6e616d61     rito: .%d .Taman
  403e5c:	64206f68 6e65206f 65726564 203a6f63     ho do endereco: 
  403e6c:	0d0a7025 00000000 7245202d 20726f72     %p......- Error 
  403e7c:	5754092d 616d2049 72657473 61657220     -.TWI master rea
  403e8c:	61702064 74656b63 69616620 2e64656c     d packet failed.
  403e9c:	00000d0a 6f6c6156 696c2072 203a6f64     ....Valor lido: 
  403eac:	0a732509 0000000d 64616552 4b4f093a     .%s.....Read:.OK
  403ebc:	000d0a21 65646e45 6f636572 64696c20     !...Endereco lid
  403ecc:	09203a6f 09207025 616d6154 206f686e     o: .%p .Tamanho 
  403edc:	65206f64 7265646e 3a6f6365 0a702520     do endereco: %p.
  403eec:	0000000d 61746144 6d6f6320 69726170     ....Data compari
  403efc:	3a6e6f73 6d6e5509 68637461 0d216465     son:.Unmatched!.
  403f0c:	00000000 61746144 6d6f6320 69726170     ....Data compari
  403f1c:	3a6e6f73 74614d09 64656863 00000d21     son:.Matched!...

00403f2c <dados_teste>:
  403f2c:	4155414d 20544153 35313032 41202d20     MAUASAT 2015 - A
  403f3c:	4c414e52 4f204f44 49564154 2045204f     RNALDO OTAVIO E 
  403f4c:	47414954 0000004f 55202d2d 20545241     TIAGO...-- UART 
  403f5c:	53202d2d 35474d41 50585f33 4e49414c     -- SAMG53_XPLAIN
  403f6c:	505f4445 2d204f52 6f43202d 6c69706d     ED_PRO -- Compil
  403f7c:	203a6465 20766f4e 32203231 20343130     ed: Nov 12 2014 
  403f8c:	353a3032 34353a32 0d0a0a20 41554741     20:52:54 ...AGUA
  403f9c:	4e414452 53204f44 4c414e49 20454420     RDANDO SINAL DE 
  403fac:	49564e45 0a0d2e4f 00000d0a 616d6154     ENVIO.......Tama
  403fbc:	206f686e 76206f64 726f7465 2509203a     nho do vetor: .%
  403fcc:	000d0a64 746e6f43 6f647565 20616420     d...Conteudo da 
  403fdc:	6f6d656d 3a616972 73250920 00000d0a     memoria: .%s....
  403fec:	65646e45 6f636572 72617020 72672061     Endereco para gr
  403ffc:	63617661 203a6f61 0a702509 00000d0a     avacao: .%p.....
  40400c:	2a2a2a0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     .***************
  40401c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
  40402c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
  40403c:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
  40404c:	2a2a2a2a 0d0a2a2a 00000000 00000043     ******......C...

0040405c <_global_impure_ptr>:
  40405c:	20000018 33323130 37363534 42413938     ... 0123456789AB
  40406c:	46454443 00000000 33323130 37363534     CDEF....01234567
  40407c:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  40408c:	0000296c                                l)..

00404090 <zeroes.6721>:
  404090:	30303030 30303030 30303030 30303030     0000000000000000

004040a0 <blanks.6720>:
  4040a0:	20202020 20202020 20202020 20202020                     

004040b0 <_init>:
  4040b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4040b2:	bf00      	nop
  4040b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4040b6:	bc08      	pop	{r3}
  4040b8:	469e      	mov	lr, r3
  4040ba:	4770      	bx	lr

004040bc <__init_array_start>:
  4040bc:	0040239d 	.word	0x0040239d

004040c0 <__frame_dummy_init_array_entry>:
  4040c0:	00400121                                !.@.

004040c4 <_fini>:
  4040c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4040c6:	bf00      	nop
  4040c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4040ca:	bc08      	pop	{r3}
  4040cc:	469e      	mov	lr, r3
  4040ce:	4770      	bx	lr

004040d0 <__fini_array_start>:
  4040d0:	004000fd 	.word	0x004000fd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <g_interrupt_enabled>:
2000000c:	0001 0000                                   ....

20000010 <SystemCoreClock>:
20000010:	1200 007a 0000 0000                         ..z.....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
2000004c:	4058 0040 0000 0000 0000 0000 0000 0000     X@@.............
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <_impure_ptr>:
20000440:	0018 2000                                   ... 

20000444 <lc_ctype_charset>:
20000444:	5341 4943 0049 0000 0000 0000 0000 0000     ASCII...........
	...

20000464 <__mb_cur_max>:
20000464:	0001 0000                                   ....

20000468 <__malloc_av_>:
	...
20000470:	0468 2000 0468 2000 0470 2000 0470 2000     h.. h.. p.. p.. 
20000480:	0478 2000 0478 2000 0480 2000 0480 2000     x.. x.. ... ... 
20000490:	0488 2000 0488 2000 0490 2000 0490 2000     ... ... ... ... 
200004a0:	0498 2000 0498 2000 04a0 2000 04a0 2000     ... ... ... ... 
200004b0:	04a8 2000 04a8 2000 04b0 2000 04b0 2000     ... ... ... ... 
200004c0:	04b8 2000 04b8 2000 04c0 2000 04c0 2000     ... ... ... ... 
200004d0:	04c8 2000 04c8 2000 04d0 2000 04d0 2000     ... ... ... ... 
200004e0:	04d8 2000 04d8 2000 04e0 2000 04e0 2000     ... ... ... ... 
200004f0:	04e8 2000 04e8 2000 04f0 2000 04f0 2000     ... ... ... ... 
20000500:	04f8 2000 04f8 2000 0500 2000 0500 2000     ... ... ... ... 
20000510:	0508 2000 0508 2000 0510 2000 0510 2000     ... ... ... ... 
20000520:	0518 2000 0518 2000 0520 2000 0520 2000     ... ...  ..  .. 
20000530:	0528 2000 0528 2000 0530 2000 0530 2000     (.. (.. 0.. 0.. 
20000540:	0538 2000 0538 2000 0540 2000 0540 2000     8.. 8.. @.. @.. 
20000550:	0548 2000 0548 2000 0550 2000 0550 2000     H.. H.. P.. P.. 
20000560:	0558 2000 0558 2000 0560 2000 0560 2000     X.. X.. `.. `.. 
20000570:	0568 2000 0568 2000 0570 2000 0570 2000     h.. h.. p.. p.. 
20000580:	0578 2000 0578 2000 0580 2000 0580 2000     x.. x.. ... ... 
20000590:	0588 2000 0588 2000 0590 2000 0590 2000     ... ... ... ... 
200005a0:	0598 2000 0598 2000 05a0 2000 05a0 2000     ... ... ... ... 
200005b0:	05a8 2000 05a8 2000 05b0 2000 05b0 2000     ... ... ... ... 
200005c0:	05b8 2000 05b8 2000 05c0 2000 05c0 2000     ... ... ... ... 
200005d0:	05c8 2000 05c8 2000 05d0 2000 05d0 2000     ... ... ... ... 
200005e0:	05d8 2000 05d8 2000 05e0 2000 05e0 2000     ... ... ... ... 
200005f0:	05e8 2000 05e8 2000 05f0 2000 05f0 2000     ... ... ... ... 
20000600:	05f8 2000 05f8 2000 0600 2000 0600 2000     ... ... ... ... 
20000610:	0608 2000 0608 2000 0610 2000 0610 2000     ... ... ... ... 
20000620:	0618 2000 0618 2000 0620 2000 0620 2000     ... ...  ..  .. 
20000630:	0628 2000 0628 2000 0630 2000 0630 2000     (.. (.. 0.. 0.. 
20000640:	0638 2000 0638 2000 0640 2000 0640 2000     8.. 8.. @.. @.. 
20000650:	0648 2000 0648 2000 0650 2000 0650 2000     H.. H.. P.. P.. 
20000660:	0658 2000 0658 2000 0660 2000 0660 2000     X.. X.. `.. `.. 
20000670:	0668 2000 0668 2000 0670 2000 0670 2000     h.. h.. p.. p.. 
20000680:	0678 2000 0678 2000 0680 2000 0680 2000     x.. x.. ... ... 
20000690:	0688 2000 0688 2000 0690 2000 0690 2000     ... ... ... ... 
200006a0:	0698 2000 0698 2000 06a0 2000 06a0 2000     ... ... ... ... 
200006b0:	06a8 2000 06a8 2000 06b0 2000 06b0 2000     ... ... ... ... 
200006c0:	06b8 2000 06b8 2000 06c0 2000 06c0 2000     ... ... ... ... 
200006d0:	06c8 2000 06c8 2000 06d0 2000 06d0 2000     ... ... ... ... 
200006e0:	06d8 2000 06d8 2000 06e0 2000 06e0 2000     ... ... ... ... 
200006f0:	06e8 2000 06e8 2000 06f0 2000 06f0 2000     ... ... ... ... 
20000700:	06f8 2000 06f8 2000 0700 2000 0700 2000     ... ... ... ... 
20000710:	0708 2000 0708 2000 0710 2000 0710 2000     ... ... ... ... 
20000720:	0718 2000 0718 2000 0720 2000 0720 2000     ... ...  ..  .. 
20000730:	0728 2000 0728 2000 0730 2000 0730 2000     (.. (.. 0.. 0.. 
20000740:	0738 2000 0738 2000 0740 2000 0740 2000     8.. 8.. @.. @.. 
20000750:	0748 2000 0748 2000 0750 2000 0750 2000     H.. H.. P.. P.. 
20000760:	0758 2000 0758 2000 0760 2000 0760 2000     X.. X.. `.. `.. 
20000770:	0768 2000 0768 2000 0770 2000 0770 2000     h.. h.. p.. p.. 
20000780:	0778 2000 0778 2000 0780 2000 0780 2000     x.. x.. ... ... 
20000790:	0788 2000 0788 2000 0790 2000 0790 2000     ... ... ... ... 
200007a0:	0798 2000 0798 2000 07a0 2000 07a0 2000     ... ... ... ... 
200007b0:	07a8 2000 07a8 2000 07b0 2000 07b0 2000     ... ... ... ... 
200007c0:	07b8 2000 07b8 2000 07c0 2000 07c0 2000     ... ... ... ... 
200007d0:	07c8 2000 07c8 2000 07d0 2000 07d0 2000     ... ... ... ... 
200007e0:	07d8 2000 07d8 2000 07e0 2000 07e0 2000     ... ... ... ... 
200007f0:	07e8 2000 07e8 2000 07f0 2000 07f0 2000     ... ... ... ... 
20000800:	07f8 2000 07f8 2000 0800 2000 0800 2000     ... ... ... ... 
20000810:	0808 2000 0808 2000 0810 2000 0810 2000     ... ... ... ... 
20000820:	0818 2000 0818 2000 0820 2000 0820 2000     ... ...  ..  .. 
20000830:	0828 2000 0828 2000 0830 2000 0830 2000     (.. (.. 0.. 0.. 
20000840:	0838 2000 0838 2000 0840 2000 0840 2000     8.. 8.. @.. @.. 
20000850:	0848 2000 0848 2000 0850 2000 0850 2000     H.. H.. P.. P.. 
20000860:	0858 2000 0858 2000 0860 2000 0860 2000     X.. X.. `.. `.. 

20000870 <__malloc_trim_threshold>:
20000870:	0000 0002                                   ....

20000874 <__malloc_sbrk_base>:
20000874:	ffff ffff                                   ....

20000878 <__wctomb>:
20000878:	3b61 0040                                   a;@.
