<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMUnwindOpAsm.cpp source code [llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMUnwindOpAsm.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMUnwindOpAsm.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>ARM</a>/<a href='./'>MCTargetDesc</a>/<a href='ARMUnwindOpAsm.cpp.html'>ARMUnwindOpAsm.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMUnwindOpAsm.cpp - ARM Unwind Opcodes Assembler -------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the unwind opcode assmebler for ARM exception handling</i></td></tr>
<tr><th id="10">10</th><td><i>// table.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="ARMUnwindOpAsm.h.html">"ARMUnwindOpAsm.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../../include/llvm/Support/ARMEHABI.h.html">"llvm/Support/ARMEHABI.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/Support/LEB128.h.html">"llvm/Support/LEB128.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>namespace</b> {</td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td>  <i class="doc" data-doc="(anonymousnamespace)::UnwindOpcodeStreamer">/// UnwindOpcodeStreamer - The simple wrapper over SmallVector to emit bytes</i></td></tr>
<tr><th id="25">25</th><td><i class="doc" data-doc="(anonymousnamespace)::UnwindOpcodeStreamer">  /// with MSB to LSB per uint32_t ordering.  For example, the first byte will</i></td></tr>
<tr><th id="26">26</th><td><i class="doc" data-doc="(anonymousnamespace)::UnwindOpcodeStreamer">  /// be placed in Vec[3], and the following bytes will be placed in 2, 1, 0,</i></td></tr>
<tr><th id="27">27</th><td><i class="doc" data-doc="(anonymousnamespace)::UnwindOpcodeStreamer">  /// 7, 6, 5, 4, 11, 10, 9, 8, and so on.</i></td></tr>
<tr><th id="28">28</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::UnwindOpcodeStreamer" title='(anonymous namespace)::UnwindOpcodeStreamer' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer">UnwindOpcodeStreamer</dfn> {</td></tr>
<tr><th id="29">29</th><td>  <b>private</b>:</td></tr>
<tr><th id="30">30</th><td>    <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; &amp;<dfn class="tu decl" id="(anonymousnamespace)::UnwindOpcodeStreamer::Vec" title='(anonymous namespace)::UnwindOpcodeStreamer::Vec' data-type='SmallVectorImpl&lt;uint8_t&gt; &amp;' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Vec">Vec</dfn>;</td></tr>
<tr><th id="31">31</th><td>    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="tu decl" id="(anonymousnamespace)::UnwindOpcodeStreamer::Pos" title='(anonymous namespace)::UnwindOpcodeStreamer::Pos' data-type='size_t' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Pos">Pos</dfn> = <var>3</var>;</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td>  <b>public</b>:</td></tr>
<tr><th id="34">34</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120UnwindOpcodeStreamerC1ERN4llvm15SmallVectorImplIhEE" title='(anonymous namespace)::UnwindOpcodeStreamer::UnwindOpcodeStreamer' data-type='void (anonymous namespace)::UnwindOpcodeStreamer::UnwindOpcodeStreamer(SmallVectorImpl&lt;uint8_t&gt; &amp; V)' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamerC1ERN4llvm15SmallVectorImplIhEE">UnwindOpcodeStreamer</dfn>(<a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; &amp;<dfn class="local col1 decl" id="1V" title='V' data-type='SmallVectorImpl&lt;uint8_t&gt; &amp;' data-ref="1V">V</dfn>) : <a class="tu member" href="#(anonymousnamespace)::UnwindOpcodeStreamer::Vec" title='(anonymous namespace)::UnwindOpcodeStreamer::Vec' data-use='w' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Vec">Vec</a>(<a class="local col1 ref" href="#1V" title='V' data-ref="1V">V</a>) {}</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh">/// Emit the byte in MSB to LSB per uint32_t order.</i></td></tr>
<tr><th id="37">37</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitByte' data-type='void (anonymous namespace)::UnwindOpcodeStreamer::EmitByte(uint8_t elem)' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh">EmitByte</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="2elem" title='elem' data-type='uint8_t' data-ref="2elem">elem</dfn>) {</td></tr>
<tr><th id="38">38</th><td>      <a class="tu member" href="#(anonymousnamespace)::UnwindOpcodeStreamer::Vec" title='(anonymous namespace)::UnwindOpcodeStreamer::Vec' data-use='m' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Vec">Vec</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="tu member" href="#(anonymousnamespace)::UnwindOpcodeStreamer::Pos" title='(anonymous namespace)::UnwindOpcodeStreamer::Pos' data-use='r' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Pos">Pos</a>]</a> = <a class="local col2 ref" href="#2elem" title='elem' data-ref="2elem">elem</a>;</td></tr>
<tr><th id="39">39</th><td>      <a class="tu member" href="#(anonymousnamespace)::UnwindOpcodeStreamer::Pos" title='(anonymous namespace)::UnwindOpcodeStreamer::Pos' data-use='w' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Pos">Pos</a> = (((<a class="tu member" href="#(anonymousnamespace)::UnwindOpcodeStreamer::Pos" title='(anonymous namespace)::UnwindOpcodeStreamer::Pos' data-use='r' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Pos">Pos</a> ^ <var>0x3u</var>) + <var>1</var>) ^ <var>0x3u</var>);</td></tr>
<tr><th id="40">40</th><td>    }</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitSizeEm">/// Emit the size prefix.</i></td></tr>
<tr><th id="43">43</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitSizeEm" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitSize' data-type='void (anonymous namespace)::UnwindOpcodeStreamer::EmitSize(size_t Size)' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitSizeEm">EmitSize</dfn>(<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col3 decl" id="3Size" title='Size' data-type='size_t' data-ref="3Size">Size</dfn>) {</td></tr>
<tr><th id="44">44</th><td>      <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col4 decl" id="4SizeInWords" title='SizeInWords' data-type='size_t' data-ref="4SizeInWords">SizeInWords</dfn> = (<a class="local col3 ref" href="#3Size" title='Size' data-ref="3Size">Size</a> + <var>3</var>) / <var>4</var>;</td></tr>
<tr><th id="45">45</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SizeInWords &lt;= 0x100u &amp;&amp; &quot;Only 256 additional words are allowed for unwind opcodes&quot;) ? void (0) : __assert_fail (&quot;SizeInWords &lt;= 0x100u &amp;&amp; \&quot;Only 256 additional words are allowed for unwind opcodes\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMUnwindOpAsm.cpp&quot;, 46, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#4SizeInWords" title='SizeInWords' data-ref="4SizeInWords">SizeInWords</a> &lt;= <var>0x100u</var> &amp;&amp;</td></tr>
<tr><th id="46">46</th><td>             <q>"Only 256 additional words are allowed for unwind opcodes"</q>);</td></tr>
<tr><th id="47">47</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitByte' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh">EmitByte</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt;(<a class="local col4 ref" href="#4SizeInWords" title='SizeInWords' data-ref="4SizeInWords">SizeInWords</a> - <var>1</var>));</td></tr>
<tr><th id="48">48</th><td>    }</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer20EmitPersonalityIndexEj">/// Emit the personality index prefix.</i></td></tr>
<tr><th id="51">51</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer20EmitPersonalityIndexEj" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitPersonalityIndex' data-type='void (anonymous namespace)::UnwindOpcodeStreamer::EmitPersonalityIndex(unsigned int PI)' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer20EmitPersonalityIndexEj">EmitPersonalityIndex</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="5PI" title='PI' data-type='unsigned int' data-ref="5PI">PI</dfn>) {</td></tr>
<tr><th id="52">52</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PI &lt; ARM::EHABI::NUM_PERSONALITY_INDEX &amp;&amp; &quot;Invalid personality prefix&quot;) ? void (0) : __assert_fail (&quot;PI &lt; ARM::EHABI::NUM_PERSONALITY_INDEX &amp;&amp; \&quot;Invalid personality prefix\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMUnwindOpAsm.cpp&quot;, 53, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#5PI" title='PI' data-ref="5PI">PI</a> &lt; ARM::EHABI::<a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX" title='llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX' data-ref="llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX">NUM_PERSONALITY_INDEX</a> &amp;&amp;</td></tr>
<tr><th id="53">53</th><td>             <q>"Invalid personality prefix"</q>);</td></tr>
<tr><th id="54">54</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitByte' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh">EmitByte</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::EHTEntryKind::EHT_COMPACT" title='llvm::ARM::EHABI::EHTEntryKind::EHT_COMPACT' data-ref="llvm::ARM::EHABI::EHTEntryKind::EHT_COMPACT">EHT_COMPACT</a> | <a class="local col5 ref" href="#5PI" title='PI' data-ref="5PI">PI</a>);</td></tr>
<tr><th id="55">55</th><td>    }</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer16FillFinishOpcodeEv">/// Fill the rest of bytes with FINISH opcode.</i></td></tr>
<tr><th id="58">58</th><td>    <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer16FillFinishOpcodeEv" title='(anonymous namespace)::UnwindOpcodeStreamer::FillFinishOpcode' data-type='void (anonymous namespace)::UnwindOpcodeStreamer::FillFinishOpcode()' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer16FillFinishOpcodeEv">FillFinishOpcode</dfn>() {</td></tr>
<tr><th id="59">59</th><td>      <b>while</b> (<a class="tu member" href="#(anonymousnamespace)::UnwindOpcodeStreamer::Pos" title='(anonymous namespace)::UnwindOpcodeStreamer::Pos' data-use='r' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Pos">Pos</a> &lt; <a class="tu member" href="#(anonymousnamespace)::UnwindOpcodeStreamer::Vec" title='(anonymous namespace)::UnwindOpcodeStreamer::Vec' data-use='m' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer::Vec">Vec</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>())</td></tr>
<tr><th id="60">60</th><td>        <a class="tu member" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitByte' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh">EmitByte</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_FINISH" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_FINISH' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_FINISH">UNWIND_OPCODE_FINISH</a>);</td></tr>
<tr><th id="61">61</th><td>    }</td></tr>
<tr><th id="62">62</th><td>  };</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><em>void</em> <a class="type" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler" title='llvm::UnwindOpcodeAssembler' data-ref="llvm::UnwindOpcodeAssembler">UnwindOpcodeAssembler</a>::<dfn class="decl def" id="_ZN4llvm21UnwindOpcodeAssembler11EmitRegSaveEj" title='llvm::UnwindOpcodeAssembler::EmitRegSave' data-ref="_ZN4llvm21UnwindOpcodeAssembler11EmitRegSaveEj">EmitRegSave</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="6RegSave" title='RegSave' data-type='uint32_t' data-ref="6RegSave">RegSave</dfn>) {</td></tr>
<tr><th id="67">67</th><td>  <b>if</b> (<a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> == <var>0u</var>)</td></tr>
<tr><th id="68">68</th><td>    <b>return</b>;</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>  <i>// One byte opcode to save register r14 and r11-r4</i></td></tr>
<tr><th id="71">71</th><td>  <b>if</b> (<a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &amp; (<var>1u</var> &lt;&lt; <var>4</var>)) {</td></tr>
<tr><th id="72">72</th><td>    <i>// The one byte opcode will always save r4, thus we can't use the one byte</i></td></tr>
<tr><th id="73">73</th><td><i>    // opcode when r4 is not in .save directive.</i></td></tr>
<tr><th id="74">74</th><td><i></i></td></tr>
<tr><th id="75">75</th><td><i>    // Compute the consecutive registers from r4 to r11.</i></td></tr>
<tr><th id="76">76</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="7Mask" title='Mask' data-type='uint32_t' data-ref="7Mask">Mask</dfn> = <a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &amp; <var>0xff0u</var>;</td></tr>
<tr><th id="77">77</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="8Range" title='Range' data-type='uint32_t' data-ref="8Range">Range</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE" title='llvm::countTrailingOnes' data-ref="_ZN4llvm17countTrailingOnesET_NS_12ZeroBehaviorE">countTrailingOnes</a>(<a class="local col7 ref" href="#7Mask" title='Mask' data-ref="7Mask">Mask</a> &gt;&gt; <var>5</var>); <i>// Exclude r4.</i></td></tr>
<tr><th id="78">78</th><td>    <i>// Mask off non-consecutive registers. Keep r4.</i></td></tr>
<tr><th id="79">79</th><td>    <a class="local col7 ref" href="#7Mask" title='Mask' data-ref="7Mask">Mask</a> &amp;= ~(<var>0xffffffe0u</var> &lt;&lt; <a class="local col8 ref" href="#8Range" title='Range' data-ref="8Range">Range</a>);</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>    <i>// Emit this opcode when the mask covers every registers.</i></td></tr>
<tr><th id="82">82</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="9UnmaskedReg" title='UnmaskedReg' data-type='uint32_t' data-ref="9UnmaskedReg">UnmaskedReg</dfn> = <a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &amp; <var>0xfff0u</var> &amp; (~<a class="local col7 ref" href="#7Mask" title='Mask' data-ref="7Mask">Mask</a>);</td></tr>
<tr><th id="83">83</th><td>    <b>if</b> (<a class="local col9 ref" href="#9UnmaskedReg" title='UnmaskedReg' data-ref="9UnmaskedReg">UnmaskedReg</a> == <var>0u</var>) {</td></tr>
<tr><th id="84">84</th><td>      <i>// Pop r[4 : (4 + n)]</i></td></tr>
<tr><th id="85">85</th><td>      <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej" title='llvm::UnwindOpcodeAssembler::EmitInt8' data-ref="_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej">EmitInt8</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_RANGE_R4" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_RANGE_R4' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_RANGE_R4">UNWIND_OPCODE_POP_REG_RANGE_R4</a> | <a class="local col8 ref" href="#8Range" title='Range' data-ref="8Range">Range</a>);</td></tr>
<tr><th id="86">86</th><td>      <a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &amp;= <var>0x000fu</var>;</td></tr>
<tr><th id="87">87</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#9UnmaskedReg" title='UnmaskedReg' data-ref="9UnmaskedReg">UnmaskedReg</a> == (<var>1u</var> &lt;&lt; <var>14</var>)) {</td></tr>
<tr><th id="88">88</th><td>      <i>// Pop r[14] + r[4 : (4 + n)]</i></td></tr>
<tr><th id="89">89</th><td>      <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej" title='llvm::UnwindOpcodeAssembler::EmitInt8' data-ref="_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej">EmitInt8</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_RANGE_R4_R14" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_RANGE_R4_R14' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_RANGE_R4_R14">UNWIND_OPCODE_POP_REG_RANGE_R4_R14</a> | <a class="local col8 ref" href="#8Range" title='Range' data-ref="8Range">Range</a>);</td></tr>
<tr><th id="90">90</th><td>      <a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &amp;= <var>0x000fu</var>;</td></tr>
<tr><th id="91">91</th><td>    }</td></tr>
<tr><th id="92">92</th><td>  }</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i>// Two bytes opcode to save register r15-r4</i></td></tr>
<tr><th id="95">95</th><td>  <b>if</b> ((<a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &amp; <var>0xfff0u</var>) != <var>0</var>)</td></tr>
<tr><th id="96">96</th><td>    <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler9EmitInt16Ej" title='llvm::UnwindOpcodeAssembler::EmitInt16' data-ref="_ZN4llvm21UnwindOpcodeAssembler9EmitInt16Ej">EmitInt16</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_MASK_R4" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_MASK_R4' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_MASK_R4">UNWIND_OPCODE_POP_REG_MASK_R4</a> | (<a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &gt;&gt; <var>4</var>));</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i>// Opcode to save register r3-r0</i></td></tr>
<tr><th id="99">99</th><td>  <b>if</b> ((<a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &amp; <var>0x000fu</var>) != <var>0</var>)</td></tr>
<tr><th id="100">100</th><td>    <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler9EmitInt16Ej" title='llvm::UnwindOpcodeAssembler::EmitInt16' data-ref="_ZN4llvm21UnwindOpcodeAssembler9EmitInt16Ej">EmitInt16</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_MASK" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_MASK' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_REG_MASK">UNWIND_OPCODE_POP_REG_MASK</a> | (<a class="local col6 ref" href="#6RegSave" title='RegSave' data-ref="6RegSave">RegSave</a> &amp; <var>0x000fu</var>));</td></tr>
<tr><th id="101">101</th><td>}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i class="doc">/// Emit unwind opcodes for .vsave directives</i></td></tr>
<tr><th id="104">104</th><td><em>void</em> <a class="type" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler" title='llvm::UnwindOpcodeAssembler' data-ref="llvm::UnwindOpcodeAssembler">UnwindOpcodeAssembler</a>::<dfn class="decl def" id="_ZN4llvm21UnwindOpcodeAssembler14EmitVFPRegSaveEj" title='llvm::UnwindOpcodeAssembler::EmitVFPRegSave' data-ref="_ZN4llvm21UnwindOpcodeAssembler14EmitVFPRegSaveEj">EmitVFPRegSave</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="10VFPRegSave" title='VFPRegSave' data-type='uint32_t' data-ref="10VFPRegSave">VFPRegSave</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <i>// We only have 4 bits to save the offset in the opcode so look at the lower</i></td></tr>
<tr><th id="106">106</th><td><i>  // and upper 16 bits separately.</i></td></tr>
<tr><th id="107">107</th><td>  <b>for</b> (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="11Regs" title='Regs' data-type='uint32_t' data-ref="11Regs">Regs</dfn> : {<a class="local col0 ref" href="#10VFPRegSave" title='VFPRegSave' data-ref="10VFPRegSave">VFPRegSave</a> &amp; <var>0xffff0000u</var>, <a class="local col0 ref" href="#10VFPRegSave" title='VFPRegSave' data-ref="10VFPRegSave">VFPRegSave</a> &amp; <var>0x0000ffffu</var>}) {</td></tr>
<tr><th id="108">108</th><td>    <b>while</b> (<a class="local col1 ref" href="#11Regs" title='Regs' data-ref="11Regs">Regs</a>) {</td></tr>
<tr><th id="109">109</th><td>      <i>// Now look for a run of set bits. Remember the MSB and LSB of the run.</i></td></tr>
<tr><th id="110">110</th><td>      <em>auto</em> <dfn class="local col2 decl" id="12RangeMSB" title='RangeMSB' data-type='unsigned int' data-ref="12RangeMSB">RangeMSB</dfn> = <var>32</var> - <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE" title='llvm::countLeadingZeros' data-ref="_ZN4llvm17countLeadingZerosET_NS_12ZeroBehaviorE">countLeadingZeros</a>(<a class="local col1 ref" href="#11Regs" title='Regs' data-ref="11Regs">Regs</a>);</td></tr>
<tr><th id="111">111</th><td>      <em>auto</em> <dfn class="local col3 decl" id="13RangeLen" title='RangeLen' data-type='unsigned int' data-ref="13RangeLen">RangeLen</dfn> = <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm16countLeadingOnesET_NS_12ZeroBehaviorE" title='llvm::countLeadingOnes' data-ref="_ZN4llvm16countLeadingOnesET_NS_12ZeroBehaviorE">countLeadingOnes</a>(<a class="local col1 ref" href="#11Regs" title='Regs' data-ref="11Regs">Regs</a> &lt;&lt; (<var>32</var> - <a class="local col2 ref" href="#12RangeMSB" title='RangeMSB' data-ref="12RangeMSB">RangeMSB</a>));</td></tr>
<tr><th id="112">112</th><td>      <em>auto</em> <dfn class="local col4 decl" id="14RangeLSB" title='RangeLSB' data-type='unsigned int' data-ref="14RangeLSB">RangeLSB</dfn> = <a class="local col2 ref" href="#12RangeMSB" title='RangeMSB' data-ref="12RangeMSB">RangeMSB</a> - <a class="local col3 ref" href="#13RangeLen" title='RangeLen' data-ref="13RangeLen">RangeLen</a>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>      <em>int</em> <dfn class="local col5 decl" id="15Opcode" title='Opcode' data-type='int' data-ref="15Opcode">Opcode</dfn> = <a class="local col4 ref" href="#14RangeLSB" title='RangeLSB' data-ref="14RangeLSB">RangeLSB</a> &gt;= <var>16</var></td></tr>
<tr><th id="115">115</th><td>                       ? <span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_VFP_REG_RANGE_FSTMFDD_D16" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_VFP_REG_RANGE_FSTMFDD_D16' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_VFP_REG_RANGE_FSTMFDD_D16">UNWIND_OPCODE_POP_VFP_REG_RANGE_FSTMFDD_D16</a></td></tr>
<tr><th id="116">116</th><td>                       : <span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_VFP_REG_RANGE_FSTMFDD" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_VFP_REG_RANGE_FSTMFDD' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_POP_VFP_REG_RANGE_FSTMFDD">UNWIND_OPCODE_POP_VFP_REG_RANGE_FSTMFDD</a>;</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>      <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler9EmitInt16Ej" title='llvm::UnwindOpcodeAssembler::EmitInt16' data-ref="_ZN4llvm21UnwindOpcodeAssembler9EmitInt16Ej">EmitInt16</a>(<a class="local col5 ref" href="#15Opcode" title='Opcode' data-ref="15Opcode">Opcode</a> | ((<a class="local col4 ref" href="#14RangeLSB" title='RangeLSB' data-ref="14RangeLSB">RangeLSB</a> % <var>16</var>) &lt;&lt; <var>4</var>) | (<a class="local col3 ref" href="#13RangeLen" title='RangeLen' data-ref="13RangeLen">RangeLen</a> - <var>1</var>));</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>      <i>// Zero out bits we're done with.</i></td></tr>
<tr><th id="121">121</th><td>      <a class="local col1 ref" href="#11Regs" title='Regs' data-ref="11Regs">Regs</a> &amp;= ~(-<var>1u</var> &lt;&lt; <a class="local col4 ref" href="#14RangeLSB" title='RangeLSB' data-ref="14RangeLSB">RangeLSB</a>);</td></tr>
<tr><th id="122">122</th><td>    }</td></tr>
<tr><th id="123">123</th><td>  }</td></tr>
<tr><th id="124">124</th><td>}</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i class="doc">/// Emit unwind opcodes to copy address from source register to $sp.</i></td></tr>
<tr><th id="127">127</th><td><em>void</em> <a class="type" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler" title='llvm::UnwindOpcodeAssembler' data-ref="llvm::UnwindOpcodeAssembler">UnwindOpcodeAssembler</a>::<dfn class="decl def" id="_ZN4llvm21UnwindOpcodeAssembler9EmitSetSPEt" title='llvm::UnwindOpcodeAssembler::EmitSetSP' data-ref="_ZN4llvm21UnwindOpcodeAssembler9EmitSetSPEt">EmitSetSP</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="16Reg" title='Reg' data-type='uint16_t' data-ref="16Reg">Reg</dfn>) {</td></tr>
<tr><th id="128">128</th><td>  <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej" title='llvm::UnwindOpcodeAssembler::EmitInt8' data-ref="_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej">EmitInt8</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_SET_VSP" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_SET_VSP' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_SET_VSP">UNWIND_OPCODE_SET_VSP</a> | <a class="local col6 ref" href="#16Reg" title='Reg' data-ref="16Reg">Reg</a>);</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// Emit unwind opcodes to add $sp with an offset.</i></td></tr>
<tr><th id="132">132</th><td><em>void</em> <a class="type" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler" title='llvm::UnwindOpcodeAssembler' data-ref="llvm::UnwindOpcodeAssembler">UnwindOpcodeAssembler</a>::<dfn class="decl def" id="_ZN4llvm21UnwindOpcodeAssembler12EmitSPOffsetEl" title='llvm::UnwindOpcodeAssembler::EmitSPOffset' data-ref="_ZN4llvm21UnwindOpcodeAssembler12EmitSPOffsetEl">EmitSPOffset</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="17Offset" title='Offset' data-type='int64_t' data-ref="17Offset">Offset</dfn>) {</td></tr>
<tr><th id="133">133</th><td>  <b>if</b> (<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> &gt; <var>0x200</var>) {</td></tr>
<tr><th id="134">134</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="18Buff" title='Buff' data-type='uint8_t [16]' data-ref="18Buff">Buff</dfn>[<var>16</var>];</td></tr>
<tr><th id="135">135</th><td>    <a class="local col8 ref" href="#18Buff" title='Buff' data-ref="18Buff">Buff</a>[<var>0</var>] = <span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP_ULEB128" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP_ULEB128' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP_ULEB128">UNWIND_OPCODE_INC_VSP_ULEB128</a>;</td></tr>
<tr><th id="136">136</th><td>    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col9 decl" id="19ULEBSize" title='ULEBSize' data-type='size_t' data-ref="19ULEBSize">ULEBSize</dfn> = <a class="ref" href="../../../../include/llvm/Support/LEB128.h.html#_ZN4llvm13encodeULEB128EmPhj" title='llvm::encodeULEB128' data-ref="_ZN4llvm13encodeULEB128EmPhj">encodeULEB128</a>((<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> - <var>0x204</var>) &gt;&gt; <var>2</var>, <a class="local col8 ref" href="#18Buff" title='Buff' data-ref="18Buff">Buff</a> + <var>1</var>);</td></tr>
<tr><th id="137">137</th><td>    <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler9EmitBytesEPKhm" title='llvm::UnwindOpcodeAssembler::EmitBytes' data-ref="_ZN4llvm21UnwindOpcodeAssembler9EmitBytesEPKhm">EmitBytes</a>(<a class="local col8 ref" href="#18Buff" title='Buff' data-ref="18Buff">Buff</a>, <a class="local col9 ref" href="#19ULEBSize" title='ULEBSize' data-ref="19ULEBSize">ULEBSize</a> + <var>1</var>);</td></tr>
<tr><th id="138">138</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="139">139</th><td>    <b>if</b> (<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> &gt; <var>0x100</var>) {</td></tr>
<tr><th id="140">140</th><td>      <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej" title='llvm::UnwindOpcodeAssembler::EmitInt8' data-ref="_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej">EmitInt8</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP">UNWIND_OPCODE_INC_VSP</a> | <var>0x3fu</var>);</td></tr>
<tr><th id="141">141</th><td>      <a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> -= <var>0x100</var>;</td></tr>
<tr><th id="142">142</th><td>    }</td></tr>
<tr><th id="143">143</th><td>    <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej" title='llvm::UnwindOpcodeAssembler::EmitInt8' data-ref="_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej">EmitInt8</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_INC_VSP">UNWIND_OPCODE_INC_VSP</a> |</td></tr>
<tr><th id="144">144</th><td>             <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt;((<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> - <var>4</var>) &gt;&gt; <var>2</var>));</td></tr>
<tr><th id="145">145</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="146">146</th><td>    <b>while</b> (<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> &lt; -<var>0x100</var>) {</td></tr>
<tr><th id="147">147</th><td>      <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej" title='llvm::UnwindOpcodeAssembler::EmitInt8' data-ref="_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej">EmitInt8</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_DEC_VSP" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_DEC_VSP' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_DEC_VSP">UNWIND_OPCODE_DEC_VSP</a> | <var>0x3fu</var>);</td></tr>
<tr><th id="148">148</th><td>      <a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a> += <var>0x100</var>;</td></tr>
<tr><th id="149">149</th><td>    }</td></tr>
<tr><th id="150">150</th><td>    <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej" title='llvm::UnwindOpcodeAssembler::EmitInt8' data-ref="_ZN4llvm21UnwindOpcodeAssembler8EmitInt8Ej">EmitInt8</a>(<span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_DEC_VSP" title='llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_DEC_VSP' data-ref="llvm::ARM::EHABI::UnwindOpcodes::UNWIND_OPCODE_DEC_VSP">UNWIND_OPCODE_DEC_VSP</a> |</td></tr>
<tr><th id="151">151</th><td>             <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt;(((-<a class="local col7 ref" href="#17Offset" title='Offset' data-ref="17Offset">Offset</a>) - <var>4</var>) &gt;&gt; <var>2</var>));</td></tr>
<tr><th id="152">152</th><td>  }</td></tr>
<tr><th id="153">153</th><td>}</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><em>void</em> <a class="type" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler" title='llvm::UnwindOpcodeAssembler' data-ref="llvm::UnwindOpcodeAssembler">UnwindOpcodeAssembler</a>::<dfn class="decl def" id="_ZN4llvm21UnwindOpcodeAssembler8FinalizeERjRNS_15SmallVectorImplIhEE" title='llvm::UnwindOpcodeAssembler::Finalize' data-ref="_ZN4llvm21UnwindOpcodeAssembler8FinalizeERjRNS_15SmallVectorImplIhEE">Finalize</dfn>(<em>unsigned</em> &amp;<dfn class="local col0 decl" id="20PersonalityIndex" title='PersonalityIndex' data-type='unsigned int &amp;' data-ref="20PersonalityIndex">PersonalityIndex</dfn>,</td></tr>
<tr><th id="156">156</th><td>                                     <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; &amp;<dfn class="local col1 decl" id="21Result" title='Result' data-type='SmallVectorImpl&lt;uint8_t&gt; &amp;' data-ref="21Result">Result</dfn>) {</td></tr>
<tr><th id="157">157</th><td>  <a class="tu type" href="#(anonymousnamespace)::UnwindOpcodeStreamer" title='(anonymous namespace)::UnwindOpcodeStreamer' data-ref="(anonymousnamespace)::UnwindOpcodeStreamer">UnwindOpcodeStreamer</a> <dfn class="local col2 decl" id="22OpStreamer" title='OpStreamer' data-type='(anonymous namespace)::UnwindOpcodeStreamer' data-ref="22OpStreamer">OpStreamer</dfn><a class="tu ref" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamerC1ERN4llvm15SmallVectorImplIhEE" title='(anonymous namespace)::UnwindOpcodeStreamer::UnwindOpcodeStreamer' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamerC1ERN4llvm15SmallVectorImplIhEE">(</a><a class="local col1 ref" href="#21Result" title='Result' data-ref="21Result">Result</a>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (<a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::HasPersonality" title='llvm::UnwindOpcodeAssembler::HasPersonality' data-ref="llvm::UnwindOpcodeAssembler::HasPersonality">HasPersonality</a>) {</td></tr>
<tr><th id="160">160</th><td>    <i>// User-specifed personality routine: [ SIZE , OP1 , OP2 , ... ]</i></td></tr>
<tr><th id="161">161</th><td>    <a class="local col0 ref" href="#20PersonalityIndex" title='PersonalityIndex' data-ref="20PersonalityIndex">PersonalityIndex</a> = <span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX" title='llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX' data-ref="llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX">NUM_PERSONALITY_INDEX</a>;</td></tr>
<tr><th id="162">162</th><td>    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col3 decl" id="23TotalSize" title='TotalSize' data-type='size_t' data-ref="23TotalSize">TotalSize</dfn> = <a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::Ops" title='llvm::UnwindOpcodeAssembler::Ops' data-ref="llvm::UnwindOpcodeAssembler::Ops">Ops</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>1</var>;</td></tr>
<tr><th id="163">163</th><td>    <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col4 decl" id="24RoundUpSize" title='RoundUpSize' data-type='size_t' data-ref="24RoundUpSize">RoundUpSize</dfn> = (<a class="local col3 ref" href="#23TotalSize" title='TotalSize' data-ref="23TotalSize">TotalSize</a> + <var>3</var>) / <var>4</var> * <var>4</var>;</td></tr>
<tr><th id="164">164</th><td>    <a class="local col1 ref" href="#21Result" title='Result' data-ref="21Result">Result</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col4 ref" href="#24RoundUpSize" title='RoundUpSize' data-ref="24RoundUpSize">RoundUpSize</a>);</td></tr>
<tr><th id="165">165</th><td>    <a class="local col2 ref" href="#22OpStreamer" title='OpStreamer' data-ref="22OpStreamer">OpStreamer</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitSizeEm" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitSize' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitSizeEm">EmitSize</a>(<a class="local col4 ref" href="#24RoundUpSize" title='RoundUpSize' data-ref="24RoundUpSize">RoundUpSize</a>);</td></tr>
<tr><th id="166">166</th><td>  } <b>else</b> {</td></tr>
<tr><th id="167">167</th><td>    <i>// If no personalityindex is specified, select ane</i></td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<a class="local col0 ref" href="#20PersonalityIndex" title='PersonalityIndex' data-ref="20PersonalityIndex">PersonalityIndex</a> == <span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX" title='llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX' data-ref="llvm::ARM::EHABI::PersonalityRoutineIndex::NUM_PERSONALITY_INDEX">NUM_PERSONALITY_INDEX</a>)</td></tr>
<tr><th id="169">169</th><td>      <a class="local col0 ref" href="#20PersonalityIndex" title='PersonalityIndex' data-ref="20PersonalityIndex">PersonalityIndex</a> = (<a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::Ops" title='llvm::UnwindOpcodeAssembler::Ops' data-ref="llvm::UnwindOpcodeAssembler::Ops">Ops</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt;= <var>3</var>) ? <span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR0" title='llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR0' data-ref="llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR0">AEABI_UNWIND_CPP_PR0</a></td></tr>
<tr><th id="170">170</th><td>                                           : <span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR1" title='llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR1' data-ref="llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR1">AEABI_UNWIND_CPP_PR1</a>;</td></tr>
<tr><th id="171">171</th><td>    <b>if</b> (<a class="local col0 ref" href="#20PersonalityIndex" title='PersonalityIndex' data-ref="20PersonalityIndex">PersonalityIndex</a> == <span class="namespace">ARM::EHABI::</span><a class="enum" href="../../../../include/llvm/Support/ARMEHABI.h.html#llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR0" title='llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR0' data-ref="llvm::ARM::EHABI::PersonalityRoutineIndex::AEABI_UNWIND_CPP_PR0">AEABI_UNWIND_CPP_PR0</a>) {</td></tr>
<tr><th id="172">172</th><td>      <i>// __aeabi_unwind_cpp_pr0: [ 0x80 , OP1 , OP2 , OP3 ]</i></td></tr>
<tr><th id="173">173</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Ops.size() &lt;= 3 &amp;&amp; &quot;too many opcodes for __aeabi_unwind_cpp_pr0&quot;) ? void (0) : __assert_fail (&quot;Ops.size() &lt;= 3 &amp;&amp; \&quot;too many opcodes for __aeabi_unwind_cpp_pr0\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/MCTargetDesc/ARMUnwindOpAsm.cpp&quot;, 173, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::Ops" title='llvm::UnwindOpcodeAssembler::Ops' data-ref="llvm::UnwindOpcodeAssembler::Ops">Ops</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &lt;= <var>3</var> &amp;&amp; <q>"too many opcodes for __aeabi_unwind_cpp_pr0"</q>);</td></tr>
<tr><th id="174">174</th><td>      <a class="local col1 ref" href="#21Result" title='Result' data-ref="21Result">Result</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<var>4</var>);</td></tr>
<tr><th id="175">175</th><td>      <a class="local col2 ref" href="#22OpStreamer" title='OpStreamer' data-ref="22OpStreamer">OpStreamer</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer20EmitPersonalityIndexEj" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitPersonalityIndex' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer20EmitPersonalityIndexEj">EmitPersonalityIndex</a>(<a class="local col0 ref" href="#20PersonalityIndex" title='PersonalityIndex' data-ref="20PersonalityIndex">PersonalityIndex</a>);</td></tr>
<tr><th id="176">176</th><td>    } <b>else</b> {</td></tr>
<tr><th id="177">177</th><td>      <i>// __aeabi_unwind_cpp_pr{1,2}: [ {0x81,0x82} , SIZE , OP1 , OP2 , ... ]</i></td></tr>
<tr><th id="178">178</th><td>      <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col5 decl" id="25TotalSize" title='TotalSize' data-type='size_t' data-ref="25TotalSize">TotalSize</dfn> = <a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::Ops" title='llvm::UnwindOpcodeAssembler::Ops' data-ref="llvm::UnwindOpcodeAssembler::Ops">Ops</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() + <var>2</var>;</td></tr>
<tr><th id="179">179</th><td>      <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col6 decl" id="26RoundUpSize" title='RoundUpSize' data-type='size_t' data-ref="26RoundUpSize">RoundUpSize</dfn> = (<a class="local col5 ref" href="#25TotalSize" title='TotalSize' data-ref="25TotalSize">TotalSize</a> + <var>3</var>) / <var>4</var> * <var>4</var>;</td></tr>
<tr><th id="180">180</th><td>      <a class="local col1 ref" href="#21Result" title='Result' data-ref="21Result">Result</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col6 ref" href="#26RoundUpSize" title='RoundUpSize' data-ref="26RoundUpSize">RoundUpSize</a>);</td></tr>
<tr><th id="181">181</th><td>      <a class="local col2 ref" href="#22OpStreamer" title='OpStreamer' data-ref="22OpStreamer">OpStreamer</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer20EmitPersonalityIndexEj" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitPersonalityIndex' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer20EmitPersonalityIndexEj">EmitPersonalityIndex</a>(<a class="local col0 ref" href="#20PersonalityIndex" title='PersonalityIndex' data-ref="20PersonalityIndex">PersonalityIndex</a>);</td></tr>
<tr><th id="182">182</th><td>      <a class="local col2 ref" href="#22OpStreamer" title='OpStreamer' data-ref="22OpStreamer">OpStreamer</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitSizeEm" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitSize' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitSizeEm">EmitSize</a>(<a class="local col6 ref" href="#26RoundUpSize" title='RoundUpSize' data-ref="26RoundUpSize">RoundUpSize</a>);</td></tr>
<tr><th id="183">183</th><td>    }</td></tr>
<tr><th id="184">184</th><td>  }</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <i>// Copy the unwind opcodes</i></td></tr>
<tr><th id="187">187</th><td>  <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col7 decl" id="27i" title='i' data-type='size_t' data-ref="27i">i</dfn> = <a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::OpBegins" title='llvm::UnwindOpcodeAssembler::OpBegins' data-ref="llvm::UnwindOpcodeAssembler::OpBegins">OpBegins</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() - <var>1</var>; <a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a> &gt; <var>0</var>; --<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>)</td></tr>
<tr><th id="188">188</th><td>    <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col8 decl" id="28j" title='j' data-type='size_t' data-ref="28j">j</dfn> = <a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::OpBegins" title='llvm::UnwindOpcodeAssembler::OpBegins' data-ref="llvm::UnwindOpcodeAssembler::OpBegins">OpBegins</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a> - <var>1</var>]</a>, <dfn class="local col9 decl" id="29end" title='end' data-type='size_t' data-ref="29end">end</dfn> = <a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::OpBegins" title='llvm::UnwindOpcodeAssembler::OpBegins' data-ref="llvm::UnwindOpcodeAssembler::OpBegins">OpBegins</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#27i" title='i' data-ref="27i">i</a>]</a>; <a class="local col8 ref" href="#28j" title='j' data-ref="28j">j</a> &lt; <a class="local col9 ref" href="#29end" title='end' data-ref="29end">end</a>; ++<a class="local col8 ref" href="#28j" title='j' data-ref="28j">j</a>)</td></tr>
<tr><th id="189">189</th><td>      <a class="local col2 ref" href="#22OpStreamer" title='OpStreamer' data-ref="22OpStreamer">OpStreamer</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh" title='(anonymous namespace)::UnwindOpcodeStreamer::EmitByte' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer8EmitByteEh">EmitByte</a>(<a class="member" href="ARMUnwindOpAsm.h.html#llvm::UnwindOpcodeAssembler::Ops" title='llvm::UnwindOpcodeAssembler::Ops' data-ref="llvm::UnwindOpcodeAssembler::Ops">Ops</a><a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#28j" title='j' data-ref="28j">j</a>]</a>);</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td>  <i>// Emit the padding finish opcodes if the size is not multiple of 4.</i></td></tr>
<tr><th id="192">192</th><td>  <a class="local col2 ref" href="#22OpStreamer" title='OpStreamer' data-ref="22OpStreamer">OpStreamer</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_120UnwindOpcodeStreamer16FillFinishOpcodeEv" title='(anonymous namespace)::UnwindOpcodeStreamer::FillFinishOpcode' data-use='c' data-ref="_ZN12_GLOBAL__N_120UnwindOpcodeStreamer16FillFinishOpcodeEv">FillFinishOpcode</a>();</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i>// Reset the assembler state</i></td></tr>
<tr><th id="195">195</th><td>  <a class="member" href="ARMUnwindOpAsm.h.html#_ZN4llvm21UnwindOpcodeAssembler5ResetEv" title='llvm::UnwindOpcodeAssembler::Reset' data-ref="_ZN4llvm21UnwindOpcodeAssembler5ResetEv">Reset</a>();</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
