// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _qrf_top_HH_
#define _qrf_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "qrf_top_Loop_1_proc3.h"
#include "qrf_top_Loop_qrf_out.h"
#include "qrf_top_Qi_M_real.h"

namespace ap_rtl {

struct qrf_top : public sc_module {
    // Port declarations 67
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_out< sc_lv<4> > A_M_real_address0;
    sc_out< sc_logic > A_M_real_ce0;
    sc_out< sc_lv<32> > A_M_real_d0;
    sc_in< sc_lv<32> > A_M_real_q0;
    sc_out< sc_logic > A_M_real_we0;
    sc_out< sc_lv<4> > A_M_real_address1;
    sc_out< sc_logic > A_M_real_ce1;
    sc_out< sc_lv<32> > A_M_real_d1;
    sc_in< sc_lv<32> > A_M_real_q1;
    sc_out< sc_logic > A_M_real_we1;
    sc_out< sc_lv<4> > A_M_imag_address0;
    sc_out< sc_logic > A_M_imag_ce0;
    sc_out< sc_lv<32> > A_M_imag_d0;
    sc_in< sc_lv<32> > A_M_imag_q0;
    sc_out< sc_logic > A_M_imag_we0;
    sc_out< sc_lv<4> > A_M_imag_address1;
    sc_out< sc_logic > A_M_imag_ce1;
    sc_out< sc_lv<32> > A_M_imag_d1;
    sc_in< sc_lv<32> > A_M_imag_q1;
    sc_out< sc_logic > A_M_imag_we1;
    sc_out< sc_lv<4> > Q_M_real_address0;
    sc_out< sc_logic > Q_M_real_ce0;
    sc_out< sc_lv<32> > Q_M_real_d0;
    sc_in< sc_lv<32> > Q_M_real_q0;
    sc_out< sc_logic > Q_M_real_we0;
    sc_out< sc_lv<4> > Q_M_real_address1;
    sc_out< sc_logic > Q_M_real_ce1;
    sc_out< sc_lv<32> > Q_M_real_d1;
    sc_in< sc_lv<32> > Q_M_real_q1;
    sc_out< sc_logic > Q_M_real_we1;
    sc_out< sc_lv<4> > Q_M_imag_address0;
    sc_out< sc_logic > Q_M_imag_ce0;
    sc_out< sc_lv<32> > Q_M_imag_d0;
    sc_in< sc_lv<32> > Q_M_imag_q0;
    sc_out< sc_logic > Q_M_imag_we0;
    sc_out< sc_lv<4> > Q_M_imag_address1;
    sc_out< sc_logic > Q_M_imag_ce1;
    sc_out< sc_lv<32> > Q_M_imag_d1;
    sc_in< sc_lv<32> > Q_M_imag_q1;
    sc_out< sc_logic > Q_M_imag_we1;
    sc_out< sc_lv<4> > R_M_real_address0;
    sc_out< sc_logic > R_M_real_ce0;
    sc_out< sc_lv<32> > R_M_real_d0;
    sc_in< sc_lv<32> > R_M_real_q0;
    sc_out< sc_logic > R_M_real_we0;
    sc_out< sc_lv<4> > R_M_real_address1;
    sc_out< sc_logic > R_M_real_ce1;
    sc_out< sc_lv<32> > R_M_real_d1;
    sc_in< sc_lv<32> > R_M_real_q1;
    sc_out< sc_logic > R_M_real_we1;
    sc_out< sc_lv<4> > R_M_imag_address0;
    sc_out< sc_logic > R_M_imag_ce0;
    sc_out< sc_lv<32> > R_M_imag_d0;
    sc_in< sc_lv<32> > R_M_imag_q0;
    sc_out< sc_logic > R_M_imag_we0;
    sc_out< sc_lv<4> > R_M_imag_address1;
    sc_out< sc_logic > R_M_imag_ce1;
    sc_out< sc_lv<32> > R_M_imag_d1;
    sc_in< sc_lv<32> > R_M_imag_q1;
    sc_out< sc_logic > R_M_imag_we1;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const2;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    qrf_top(sc_module_name name);
    SC_HAS_PROCESS(qrf_top);

    ~qrf_top();

    sc_trace_file* mVcdFile;

    qrf_top_Qi_M_real* Qi_M_real_U;
    qrf_top_Qi_M_real* Qi_M_imag_U;
    qrf_top_Qi_M_real* Ri_M_real_U;
    qrf_top_Qi_M_real* Ri_M_imag_U;
    qrf_top_Loop_1_proc3* qrf_top_Loop_1_proc3_U0;
    qrf_top_Loop_qrf_out* qrf_top_Loop_qrf_out_U0;
    sc_signal< sc_lv<32> > Qi_M_real_i_q0;
    sc_signal< sc_lv<32> > Qi_M_real_i_q1;
    sc_signal< sc_lv<32> > Qi_M_real_t_q0;
    sc_signal< sc_lv<32> > Qi_M_real_t_q1;
    sc_signal< sc_lv<32> > Qi_M_imag_i_q0;
    sc_signal< sc_lv<32> > Qi_M_imag_i_q1;
    sc_signal< sc_lv<32> > Qi_M_imag_t_q0;
    sc_signal< sc_lv<32> > Qi_M_imag_t_q1;
    sc_signal< sc_lv<32> > Ri_M_real_i_q0;
    sc_signal< sc_lv<32> > Ri_M_real_i_q1;
    sc_signal< sc_lv<32> > Ri_M_real_t_q0;
    sc_signal< sc_lv<32> > Ri_M_real_t_q1;
    sc_signal< sc_lv<32> > Ri_M_imag_i_q0;
    sc_signal< sc_lv<32> > Ri_M_imag_i_q1;
    sc_signal< sc_lv<32> > Ri_M_imag_t_q0;
    sc_signal< sc_lv<32> > Ri_M_imag_t_q1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_ap_start;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_ap_done;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_ap_continue;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_ap_idle;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_ap_ready;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_Qi_M_real_address0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_real_ce0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_real_we0;
    sc_signal< sc_lv<32> > qrf_top_Loop_1_proc3_U0_Qi_M_real_d0;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_Qi_M_real_address1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_real_ce1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_real_we1;
    sc_signal< sc_lv<32> > qrf_top_Loop_1_proc3_U0_Qi_M_real_d1;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_Qi_M_imag_address0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_imag_ce0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_imag_we0;
    sc_signal< sc_lv<32> > qrf_top_Loop_1_proc3_U0_Qi_M_imag_d0;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_Qi_M_imag_address1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_imag_ce1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_imag_we1;
    sc_signal< sc_lv<32> > qrf_top_Loop_1_proc3_U0_Qi_M_imag_d1;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_Ri_M_real_address0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_real_ce0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_real_we0;
    sc_signal< sc_lv<32> > qrf_top_Loop_1_proc3_U0_Ri_M_real_d0;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_Ri_M_real_address1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_real_ce1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_real_we1;
    sc_signal< sc_lv<32> > qrf_top_Loop_1_proc3_U0_Ri_M_real_d1;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_Ri_M_imag_address0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_imag_ce0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_imag_we0;
    sc_signal< sc_lv<32> > qrf_top_Loop_1_proc3_U0_Ri_M_imag_d0;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_Ri_M_imag_address1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_imag_ce1;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_imag_we1;
    sc_signal< sc_lv<32> > qrf_top_Loop_1_proc3_U0_Ri_M_imag_d1;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_A_M_real_address0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_A_M_real_ce0;
    sc_signal< sc_lv<4> > qrf_top_Loop_1_proc3_U0_A_M_imag_address0;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_A_M_imag_ce0;
    sc_signal< sc_logic > ap_channel_done_Ri_M_imag;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Ri_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_Ri_M_imag;
    sc_signal< sc_logic > ap_channel_done_Ri_M_real;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Ri_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Ri_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_Ri_M_real;
    sc_signal< sc_logic > ap_channel_done_Qi_M_imag;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_imag_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Qi_M_imag;
    sc_signal< sc_logic > ap_sync_channel_write_Qi_M_imag;
    sc_signal< sc_logic > ap_channel_done_Qi_M_real;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_Qi_M_real_full_n;
    sc_signal< sc_logic > ap_sync_reg_channel_write_Qi_M_real;
    sc_signal< sc_logic > ap_sync_channel_write_Qi_M_real;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_ap_start;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_ap_done;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_ap_continue;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_ap_idle;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_ap_ready;
    sc_signal< sc_lv<4> > qrf_top_Loop_qrf_out_U0_R_M_real_address0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_R_M_real_ce0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_R_M_real_we0;
    sc_signal< sc_lv<32> > qrf_top_Loop_qrf_out_U0_R_M_real_d0;
    sc_signal< sc_lv<4> > qrf_top_Loop_qrf_out_U0_Ri_M_real_address0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_Ri_M_real_ce0;
    sc_signal< sc_lv<4> > qrf_top_Loop_qrf_out_U0_R_M_imag_address0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_R_M_imag_ce0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_R_M_imag_we0;
    sc_signal< sc_lv<32> > qrf_top_Loop_qrf_out_U0_R_M_imag_d0;
    sc_signal< sc_lv<4> > qrf_top_Loop_qrf_out_U0_Ri_M_imag_address0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_Ri_M_imag_ce0;
    sc_signal< sc_lv<4> > qrf_top_Loop_qrf_out_U0_Qi_M_real_address0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_Qi_M_real_ce0;
    sc_signal< sc_lv<4> > qrf_top_Loop_qrf_out_U0_Qi_M_imag_address0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_Qi_M_imag_ce0;
    sc_signal< sc_lv<4> > qrf_top_Loop_qrf_out_U0_Q_M_real_address0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_Q_M_real_ce0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_Q_M_real_we0;
    sc_signal< sc_lv<32> > qrf_top_Loop_qrf_out_U0_Q_M_real_d0;
    sc_signal< sc_lv<4> > qrf_top_Loop_qrf_out_U0_Q_M_imag_address0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_Q_M_imag_ce0;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_Q_M_imag_we0;
    sc_signal< sc_lv<32> > qrf_top_Loop_qrf_out_U0_Q_M_imag_d0;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > Qi_M_real_i_full_n;
    sc_signal< sc_logic > Qi_M_real_t_empty_n;
    sc_signal< sc_logic > Qi_M_imag_i_full_n;
    sc_signal< sc_logic > Qi_M_imag_t_empty_n;
    sc_signal< sc_logic > Ri_M_real_i_full_n;
    sc_signal< sc_logic > Ri_M_real_t_empty_n;
    sc_signal< sc_logic > Ri_M_imag_i_full_n;
    sc_signal< sc_logic > Ri_M_imag_t_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_start_full_n;
    sc_signal< sc_logic > qrf_top_Loop_1_proc3_U0_start_write;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_start_full_n;
    sc_signal< sc_logic > qrf_top_Loop_qrf_out_U0_start_write;
    static const sc_logic ap_const_logic_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_A_M_imag_address0();
    void thread_A_M_imag_address1();
    void thread_A_M_imag_ce0();
    void thread_A_M_imag_ce1();
    void thread_A_M_imag_d0();
    void thread_A_M_imag_d1();
    void thread_A_M_imag_we0();
    void thread_A_M_imag_we1();
    void thread_A_M_real_address0();
    void thread_A_M_real_address1();
    void thread_A_M_real_ce0();
    void thread_A_M_real_ce1();
    void thread_A_M_real_d0();
    void thread_A_M_real_d1();
    void thread_A_M_real_we0();
    void thread_A_M_real_we1();
    void thread_Q_M_imag_address0();
    void thread_Q_M_imag_address1();
    void thread_Q_M_imag_ce0();
    void thread_Q_M_imag_ce1();
    void thread_Q_M_imag_d0();
    void thread_Q_M_imag_d1();
    void thread_Q_M_imag_we0();
    void thread_Q_M_imag_we1();
    void thread_Q_M_real_address0();
    void thread_Q_M_real_address1();
    void thread_Q_M_real_ce0();
    void thread_Q_M_real_ce1();
    void thread_Q_M_real_d0();
    void thread_Q_M_real_d1();
    void thread_Q_M_real_we0();
    void thread_Q_M_real_we1();
    void thread_R_M_imag_address0();
    void thread_R_M_imag_address1();
    void thread_R_M_imag_ce0();
    void thread_R_M_imag_ce1();
    void thread_R_M_imag_d0();
    void thread_R_M_imag_d1();
    void thread_R_M_imag_we0();
    void thread_R_M_imag_we1();
    void thread_R_M_real_address0();
    void thread_R_M_real_address1();
    void thread_R_M_real_ce0();
    void thread_R_M_real_ce1();
    void thread_R_M_real_d0();
    void thread_R_M_real_d1();
    void thread_R_M_real_we0();
    void thread_R_M_real_we1();
    void thread_ap_channel_done_Qi_M_imag();
    void thread_ap_channel_done_Qi_M_real();
    void thread_ap_channel_done_Ri_M_imag();
    void thread_ap_channel_done_Ri_M_real();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_channel_write_Qi_M_imag();
    void thread_ap_sync_channel_write_Qi_M_real();
    void thread_ap_sync_channel_write_Ri_M_imag();
    void thread_ap_sync_channel_write_Ri_M_real();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_qrf_top_Loop_1_proc3_U0_Qi_M_imag_full_n();
    void thread_qrf_top_Loop_1_proc3_U0_Qi_M_real_full_n();
    void thread_qrf_top_Loop_1_proc3_U0_Ri_M_imag_full_n();
    void thread_qrf_top_Loop_1_proc3_U0_Ri_M_real_full_n();
    void thread_qrf_top_Loop_1_proc3_U0_ap_continue();
    void thread_qrf_top_Loop_1_proc3_U0_ap_start();
    void thread_qrf_top_Loop_1_proc3_U0_start_full_n();
    void thread_qrf_top_Loop_1_proc3_U0_start_write();
    void thread_qrf_top_Loop_qrf_out_U0_ap_continue();
    void thread_qrf_top_Loop_qrf_out_U0_ap_start();
    void thread_qrf_top_Loop_qrf_out_U0_start_full_n();
    void thread_qrf_top_Loop_qrf_out_U0_start_write();
};

}

using namespace ap_rtl;

#endif
