;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	SUB @121, 103
	MOV -11, <-20
	SUB @121, @106
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	ADD @121, 106
	ADD -1, <-20
	SUB @2, @36
	CMP @-127, 100
	JMP -11, @-20
	CMP @121, @106
	SUB @0, @2
	MOV -11, <-20
	JMP 12, 20
	MOV -11, <-40
	MOV -11, <-20
	MOV -311, <-26
	MOV -11, <-40
	JMN 0, <402
	MOV -311, <-26
	CMP 12, @10
	MOV <12, 20
	MOV -11, <-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, @106
	SUB @121, @106
	JMN @12, #200
	SUB 12, @10
	MOV -11, <-20
	ADD 210, 60
	SUB @121, 103
	SUB @121, 103
	ADD -1, <-20
	SUB @121, 103
	ADD -1, <-20
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, <753
	CMP -207, <-120
	SUB @121, 103
	DJN -1, @-20
	MOV -1, <-20
	MOV -11, <-20
