Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to M:/MASTER/COMPET/sandbox/ROC_CRU_TEST/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to M:/MASTER/COMPET/sandbox/ROC_CRU_TEST/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: cru.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cru.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cru"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : cru
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : auto
Reduce Control Sets                : off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : true
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Library Search Order               : cru.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/constants.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Compet_readout/shared/types.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/components.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/pll_all.vhd" in Library work.
Architecture behavioral of Entity pll_all is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/DCM2PLL.vhd" in Library work.
Architecture behavioral of Entity dcm2pll is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/a2s.vhd" in Library work.
Architecture rtl of Entity a2s is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/cru.vhd" in Library work.
Entity <cru> compiled.
Entity <cru> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cru> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <pll_all> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DCM2PLL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <a2s> in library <work> (architecture <rtl>) with generics.
	depth = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cru> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/cru.vhd" line 183: Unconnected output port 'CLKIN_IBUFGDS_OUT' of component 'DCM2PLL'.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <MCLK_ODDR_OUT> in unit <cru>.
    Set user-defined property "INIT =  0" for instance <MCLK_ODDR_OUT> in unit <cru>.
    Set user-defined property "SRTYPE =  SYNC" for instance <MCLK_ODDR_OUT> in unit <cru>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <MCLK_DIFF_OUT> in unit <cru>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <MCLK_DIFF_OUT> in unit <cru>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <MCLK_ODDR_OUT_t> in unit <cru>.
    Set user-defined property "INIT =  0" for instance <MCLK_ODDR_OUT_t> in unit <cru>.
    Set user-defined property "SRTYPE =  SYNC" for instance <MCLK_ODDR_OUT_t> in unit <cru>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <MCLK_DIFF_OUT_t> in unit <cru>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <MCLK_DIFF_OUT_t> in unit <cru>.
Entity <cru> analyzed. Unit <cru> generated.

Analyzing Entity <pll_all> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN1_IBUFG_INST> in unit <pll_all>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN1_IBUFG_INST> in unit <pll_all>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN1_IBUFG_INST> in unit <pll_all>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT0_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT1_DIVIDE =  2" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT1_PHASE =  -360.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT4_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "REF_JITTER =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <pll_all>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <pll_all>.
Entity <pll_all> analyzed. Unit <pll_all> generated.

Analyzing Entity <DCM2PLL> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFGDS_INST> in unit <DCM2PLL>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <CLKIN_IBUFGDS_INST> in unit <DCM2PLL>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFGDS_INST> in unit <DCM2PLL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFGDS_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  FIXED" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "PHASE_SHIFT =  -130" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "INIT =  1" for instance <FDS_INST> in unit <DCM2PLL>.
    Set user-defined property "INIT =  0" for instance <FD1_INST> in unit <DCM2PLL>.
    Set user-defined property "INIT =  0" for instance <FD2_INST> in unit <DCM2PLL>.
    Set user-defined property "INIT =  0" for instance <FD3_INST> in unit <DCM2PLL>.
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFBOUT_MULT =  10" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT0_DIVIDE =  10" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT1_DIVIDE =  2" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT2_DIVIDE =  6" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT3_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT4_DIVIDE =  5" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "COMPENSATION =  DCM2PLL" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "REF_JITTER =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <DCM2PLL>.
Entity <DCM2PLL> analyzed. Unit <DCM2PLL> generated.

Analyzing generic Entity <a2s> in library <work> (Architecture <rtl>).
	depth = 2
Entity <a2s> analyzed. Unit <a2s> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <a2s>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/a2s.vhd".
    Found 2-bit register for signal <d>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <a2s> synthesized.


Synthesizing Unit <pll_all>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/pll_all.vhd".
Unit <pll_all> synthesized.


Synthesizing Unit <DCM2PLL>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/DCM2PLL.vhd".
Unit <DCM2PLL> synthesized.


Synthesizing Unit <cru>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/sandbox/ROC_CRU_TEST/cru.vhd".
WARNING:Xst:646 - Signal <fpga_cpu_reset_b> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_stable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <DCM2PLL_lock>.
    Found 14-bit up counter for signal <locked_counter>.
    Found 14-bit comparator less for signal <locked_counter$cmp_lt0000> created at line 259.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <cru> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 14-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 1
 2-bit register                                        : 5
# Comparators                                          : 1
 14-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vlx50t.nph' in environment C:\Xilinx\10.1\ISE.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 14-bit up counter                                     : 1
# Registers                                            : 15
 Flip-Flops                                            : 15
# Comparators                                          : 1
 14-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance up_clk_mux in unit cru of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance fe_clk_mux in unit cru of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance mclk_mux in unit cru of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance REFCLK_125MHz_mux in unit cru of type BUFGMUX has been replaced by BUFGCTRL
INFO:Xst:1901 - Instance REFCLK_200MHz_mux in unit cru of type BUFGMUX has been replaced by BUFGCTRL

Optimizing unit <cru> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cru, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cru.ngr
Top Level Output File Name         : cru
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 54
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 13
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 1
#      LUT5                        : 1
#      LUT6                        : 2
#      MUXCY                       : 13
#      OR2                         : 1
#      OR3                         : 1
#      VCC                         : 1
#      XORCY                       : 14
# FlipFlops/Latches                : 31
#      FD                          : 3
#      FDC                         : 11
#      FDCE                        : 14
#      FDS                         : 1
#      ODDR                        : 2
# Clock Buffers                    : 16
#      BUFG                        : 11
#      BUFGCTRL                    : 5
# IO Buffers                       : 17
#      IBUF                        : 2
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      OBUF                        : 11
#      OBUFDS                      : 2
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# Others                           : 2
#      PLL_ADV                     : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  28800     0%  
 Number of Slice LUTs:                   23  out of  28800     0%  
    Number used as Logic:                23  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     32
   Number with an unused Flip Flop:       6  out of     32    18%  
   Number with an unused LUT:             9  out of     32    28%  
   Number of fully used LUT-FF pairs:    17  out of     32    53%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    480     4%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               16  out of     32    50%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of PLL_ADVs:                      2  out of      6    33%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
REFCLK_200MHz_i_0                  | BUFGCTRL               | 2     |
REFCLK_125MHz_i_0                  | BUFGCTRL               | 2     |
mclk_i_0                           | BUFGCTRL               | 2     |
fe_clk_i_0                         | BUFGCTRL               | 2     |
up_clk_i_0                         | BUFGCTRL               | 4     |
clk100m_ctu                        | IBUFGDS                | 4     |
Inst_DCM2PLL/CLKOUT2_BUF           | BUFG                   | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+---------------------------+-------+
Control Signal                                             | Buffer(FF name)           | Load  |
-----------------------------------------------------------+---------------------------+-------+
rst_DCM2PLL(rst_DCM2PLL1:O)                                | NONE(locked_counter_10)   | 15    |
UDP_125_Rst_sync/arst_b_inv(UDP_125_Rst_sync/arst_b_inv1:O)| NONE(UDP_200_Rst_sync/d_1)| 10    |
-----------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.742ns (Maximum Frequency: 364.697MHz)
   Minimum input arrival time before clock: 1.619ns
   Maximum output required time after clock: 3.909ns
   Maximum combinational path delay: 1.159ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'REFCLK_200MHz_i_0'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            UDP_200_Rst_sync/d_0 (FF)
  Destination:       UDP_200_Rst_sync/d_1 (FF)
  Source Clock:      REFCLK_200MHz_i_0 rising
  Destination Clock: REFCLK_200MHz_i_0 rising

  Data Path: UDP_200_Rst_sync/d_0 to UDP_200_Rst_sync/d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  UDP_200_Rst_sync/d_0 (UDP_200_Rst_sync/d_0)
     FDC:D                    -0.018          UDP_200_Rst_sync/d_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'REFCLK_125MHz_i_0'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            UDP_125_Rst_sync/d_0 (FF)
  Destination:       UDP_125_Rst_sync/d_1 (FF)
  Source Clock:      REFCLK_125MHz_i_0 rising
  Destination Clock: REFCLK_125MHz_i_0 rising

  Data Path: UDP_125_Rst_sync/d_0 to UDP_125_Rst_sync/d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  UDP_125_Rst_sync/d_0 (UDP_125_Rst_sync/d_0)
     FDC:D                    -0.018          UDP_125_Rst_sync/d_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk_i_0'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            mrst_sync/d_0 (FF)
  Destination:       mrst_sync/d_1 (FF)
  Source Clock:      mclk_i_0 rising
  Destination Clock: mclk_i_0 rising

  Data Path: mrst_sync/d_0 to mrst_sync/d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  mrst_sync/d_0 (mrst_sync/d_0)
     FDC:D                    -0.018          mrst_sync/d_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fe_clk_i_0'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            fe_rst_sync/d_0 (FF)
  Destination:       fe_rst_sync/d_1 (FF)
  Source Clock:      fe_clk_i_0 rising
  Destination Clock: fe_clk_i_0 rising

  Data Path: fe_rst_sync/d_0 to fe_rst_sync/d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  fe_rst_sync/d_0 (fe_rst_sync/d_0)
     FDC:D                    -0.018          fe_rst_sync/d_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'up_clk_i_0'
  Clock period: 0.807ns (frequency: 1239.157MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.807ns (Levels of Logic = 0)
  Source:            up_rst_sync/d_0 (FF)
  Destination:       up_rst_sync/d_1 (FF)
  Source Clock:      up_clk_i_0 rising
  Destination Clock: up_clk_i_0 rising

  Data Path: up_rst_sync/d_0 to up_rst_sync/d_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  up_rst_sync/d_0 (up_rst_sync/d_0)
     FDC:D                    -0.018          up_rst_sync/d_1
    ----------------------------------------
    Total                      0.807ns (0.471ns logic, 0.336ns route)
                                       (58.4% logic, 41.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100m_ctu'
  Clock period: 0.812ns (frequency: 1231.527MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               0.812ns (Levels of Logic = 0)
  Source:            Inst_DCM2PLL/FD2_INST (FF)
  Destination:       Inst_DCM2PLL/FD3_INST (FF)
  Source Clock:      clk100m_ctu rising
  Destination Clock: clk100m_ctu rising

  Data Path: Inst_DCM2PLL/FD2_INST to Inst_DCM2PLL/FD3_INST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.471   0.341  Inst_DCM2PLL/FD2_INST (Inst_DCM2PLL/FD2_Q_OUT)
     FD:D                     -0.018          Inst_DCM2PLL/FD3_INST
    ----------------------------------------
    Total                      0.812ns (0.471ns logic, 0.341ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_DCM2PLL/CLKOUT2_BUF'
  Clock period: 2.742ns (frequency: 364.697MHz)
  Total number of paths / destination ports: 258 / 29
-------------------------------------------------------------------------
Delay:               2.742ns (Levels of Logic = 2)
  Source:            locked_counter_10 (FF)
  Destination:       locked_counter_0 (FF)
  Source Clock:      Inst_DCM2PLL/CLKOUT2_BUF rising
  Destination Clock: Inst_DCM2PLL/CLKOUT2_BUF rising

  Data Path: locked_counter_10 to locked_counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.471   0.978  locked_counter_10 (locked_counter_10)
     LUT5:I0->O            2   0.094   0.485  locked_counter_cmp_lt00001_SW2 (N4)
     LUT6:I5->O           14   0.094   0.407  locked_counter_cmp_lt00001 (locked_counter_cmp_lt0000)
     FDCE:CE                   0.213          locked_counter_0
    ----------------------------------------
    Total                      2.742ns (0.872ns logic, 1.870ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_DCM2PLL/CLKOUT2_BUF'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              1.619ns (Levels of Logic = 2)
  Source:            Inst_DCM2PLL/PLL_ADV_INST:LOCKED (PAD)
  Destination:       DCM2PLL_lock (FF)
  Destination Clock: Inst_DCM2PLL/CLKOUT2_BUF rising

  Data Path: Inst_DCM2PLL/PLL_ADV_INST:LOCKED to DCM2PLL_lock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:LOCKED         3   0.000   0.721  Inst_DCM2PLL/PLL_ADV_INST (DCM2PLL_lock_uf)
     LUT3:I0->O            1   0.094   0.710  locked_counter_cmp_lt00001_SW1 (N7)
     LUT6:I3->O            1   0.094   0.000  DCM2PLL_lock_rstpot (DCM2PLL_lock_rstpot)
     FDC:D                    -0.018          DCM2PLL_lock
    ----------------------------------------
    Total                      1.619ns (0.188ns logic, 1.431ns route)
                                       (11.6% logic, 88.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_DCM2PLL/CLKOUT2_BUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.909ns (Levels of Logic = 2)
  Source:            DCM2PLL_lock (FF)
  Destination:       using_ext_clock_led (PAD)
  Source Clock:      Inst_DCM2PLL/CLKOUT2_BUF rising

  Data Path: DCM2PLL_lock to using_ext_clock_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.471   0.374  DCM2PLL_lock (DCM2PLL_lock)
     INV:I->O              8   0.238   0.374  using_ext_clock_led1_INV_0 (using_ext_clock_led_OBUF)
     OBUF:I->O                 2.452          using_ext_clock_led_OBUF (using_ext_clock_led)
    ----------------------------------------
    Total                      3.909ns (3.161ns logic, 0.748ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REFCLK_125MHz_i_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            UDP_125_Rst_sync/d_1 (FF)
  Destination:       UDPRst_125_b (PAD)
  Source Clock:      REFCLK_125MHz_i_0 rising

  Data Path: UDP_125_Rst_sync/d_1 to UDPRst_125_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  UDP_125_Rst_sync/d_1 (UDP_125_Rst_sync/d_1)
     OBUF:I->O                 2.452          UDPRst_125_b_OBUF (UDPRst_125_b)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'up_clk_i_0'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            MCLK_ODDR_OUT_t (FF)
  Destination:       clk100m_ctu_out_test (PAD)
  Source Clock:      up_clk_i_0 rising

  Data Path: MCLK_ODDR_OUT_t to clk100m_ctu_out_test
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  MCLK_ODDR_OUT_t (clk100m_ctu_out_se_test)
     OBUFDS:I->O               2.452          MCLK_DIFF_OUT_t (clk100m_ctu_out_test)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'REFCLK_200MHz_i_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            UDP_200_Rst_sync/d_1 (FF)
  Destination:       UDPRst_200_b (PAD)
  Source Clock:      REFCLK_200MHz_i_0 rising

  Data Path: UDP_200_Rst_sync/d_1 to UDPRst_200_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  UDP_200_Rst_sync/d_1 (UDP_200_Rst_sync/d_1)
     OBUF:I->O                 2.452          UDPRst_200_b_OBUF (UDPRst_200_b)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk_i_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            mrst_sync/d_1 (FF)
  Destination:       mrst_b (PAD)
  Source Clock:      mclk_i_0 rising

  Data Path: mrst_sync/d_1 to mrst_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  mrst_sync/d_1 (mrst_sync/d_1)
     OBUF:I->O                 2.452          mrst_b_OBUF (mrst_b)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fe_clk_i_0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            fe_rst_sync/d_1 (FF)
  Destination:       fe_rst_b (PAD)
  Source Clock:      fe_clk_i_0 rising

  Data Path: fe_rst_sync/d_1 to fe_rst_b
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  fe_rst_sync/d_1 (fe_rst_sync/d_1)
     OBUF:I->O                 2.452          fe_rst_b_OBUF (fe_rst_b)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.159ns (Levels of Logic = 1)
  Source:            fpga_cpu_reset (PAD)
  Destination:       clk_gen_pll/PLL_ADV_INST:RST (PAD)

  Data Path: fpga_cpu_reset to clk_gen_pll/PLL_ADV_INST:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.818   0.341  fpga_cpu_reset_IBUF (fpga_cpu_reset_IBUF)
    PLL_ADV:RST                0.000          clk_gen_pll/PLL_ADV_INST
    ----------------------------------------
    Total                      1.159ns (0.818ns logic, 0.341ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.61 secs
 
--> 

Total memory usage is 271900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    5 (   0 filtered)

