{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 23:16:55 2004 " "Info: Processing started: Wed Feb 25 23:16:55 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off cpu16bit -c cpu16bit " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off cpu16bit -c cpu16bit" {  } {  } 0 }
{  "Info" "IMPP_MPP_USER_DEVICE" "cpu16bit EP1C3T100C8 " "Info: Selected device EP1C3T100C8 for design cpu16bit" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may compatible with other devices. " {  } {  } 2 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk_in Global clock in Pin 10 " "Info: Automatically promoted signal clk_in to use Global clock in Pin 10" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\cpu16bit.bdf" "" "" { Schematic "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\cpu16bit.bdf" { { { -568 -256 -88 -552 "clk_in" "" } { -464 1008 1112 -448 "CLK_IN" "" } { -416 360 552 -400 "CLK_IN" "" } { -368 -248 -56 -352 "CLK_IN" "" } { -576 -88 72 -560 "CLK_IN" "" } { -640 184 360 -624 "CLK_IN" "" } { -192 -240 -48 -176 "CLK_IN" "" } { -40 368 536 -24 "CLK_IN" "" } } } } }  } 0 }
{  "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "nreset_in Global clock in Pin 66 " "Info: Automatically promoted some destinations of signal nreset_in to use Global clock in Pin 66" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "waitstategen:inst4\|i~88 " "Info: Destination waitstategen:inst4\|i~88 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_oa:I4\|i~38 " "Info: Destination cpu:inst1\|cpu_oa:I4\|i~38 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_cu:I2\|i~413 " "Info: Destination cpu:inst1\|cpu_cu:I2\|i~413 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_cu:I2\|E_x.dwait_e~0 " "Info: Destination cpu:inst1\|cpu_cu:I2\|E_x.dwait_e~0 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 53 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_cu:I2\|pc_mux_x\[2\]~233 " "Info: Destination cpu:inst1\|cpu_cu:I2\|pc_mux_x\[2\]~233 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 55 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_cu:I2\|valid_c " "Info: Destination cpu:inst1\|cpu_cu:I2\|valid_c may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 124 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_du:I3\|i~204 " "Info: Destination cpu:inst1\|cpu_du:I3\|i~204 may be non-global or may not use global clock" {  } {  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_cu:I2\|pc_mux_x\[2\]~236 " "Info: Destination cpu:inst1\|cpu_cu:I2\|pc_mux_x\[2\]~236 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 55 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_cu:I2\|TC_x\[0\]~147 " "Info: Destination cpu:inst1\|cpu_cu:I2\|TC_x\[0\]~147 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "cpu:inst1\|cpu_cu:I2\|TC_x\[0\]~146 " "Info: Destination cpu:inst1\|cpu_cu:I2\|TC_x\[0\]~146 may be non-global or may not use global clock" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\cpu16bit.bdf" "" "" { Schematic "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\cpu16bit.bdf" { { { -552 -256 -88 -536 "nreset_in" "" } { -480 1008 1112 -464 "NRESET_IN" "" } { -432 360 552 -416 "NRESET_IN" "" } { -384 -248 -56 -368 "NRESET_IN" "" } { -560 -88 72 -544 "NRESET_IN" "" } { -208 -240 -48 -192 "NRESET_IN" "" } { -56 368 536 -40 "NRESET_IN" "" } } } } }  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 }
{  "Info" "ITAN_NO_USER_LONG_PATH_CONSTRAINTS_FOUND" "" "Info: No timing requirements specified -- optimizing all clocks equally to maximize operation frequency" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_REG_LOCATION_PROCESSING" "" "Info: Packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_REG_LOCATION_PROCESSING" "" "Info: Finished packing registers due to location constraints" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF " "Info: Statistics of I/O pins that use the same VCCIO and VREF" { { "Info" "IFYGR_FYGR_SINGLE_IOC_GROUP_STATISTICS" "46 unused 3,30 17 29 0 " "Info: There are 46 I/O pins (VREF = unused, VCCIO = 3,30, 17 input, 29 output, 0 bidirectional)" { { "Info" "IFYGR_FYGR_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: Used I/O standards LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O banks and pin(s) statistics before I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused unused 1 13 " "Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 1, available pins 13." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused unused 0 17 " "Info: I/O bank 2: VREF = unused, VCCIO = unused, used pin 0, available pins 17." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused unused 1 16 " "Info: I/O bank 3: VREF = unused, VCCIO = unused, used pin 1, available pins 16." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 0 17 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 0, available pins 17." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: I/O banks and pin(s) statistics after I/O pin placement" { { "Info" "IFYGR_FYGR_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "1 unused unused 1 13 " "Info: I/O bank 1: VREF = unused, VCCIO = unused, used pin 1, available pins 13." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "2 unused 3,30 17 0 " "Info: I/O bank 2: VREF = unused, VCCIO = 3,30, used pin 17, available pins 0." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "3 unused 3,30 13 4 " "Info: I/O bank 3: VREF = unused, VCCIO = 3,30, used pin 13, available pins 4." {  } {  } 0} { "Info" "IFYGR_FYGR_SINGLE_IO_BANK_STATISTICS" "4 unused unused 17 0 " "Info: I/O bank 4: VREF = unused, VCCIO = unused, used pin 17, available pins 0." {  } {  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "I/O Pin Placement Operation " "Info: Completed I/O Pin Placement Operation" {  } {  } 0 }
{  "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 }
{  "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "24.836 ns memory register " "Info: Estimated most critical path is memory to register delay of 24.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq:inst\|altsyncram:altsyncram_component\|ram_block\[0\]\[1\]~porta_address_reg0 1 MEM M4K_X13_Y7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y7; MEM Node = 'lpm_ram_dq:inst\|altsyncram:altsyncram_component\|ram_block\[0\]\[1\]~porta_address_reg0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "" { lpm_ram_dq:inst|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 492 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_ram_dq:inst\|altsyncram:altsyncram_component\|q_a\[1\] 2 MEM M4K_X13_Y7 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y7; MEM Node = 'lpm_ram_dq:inst\|altsyncram:altsyncram_component\|q_a\[1\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "4.308 ns" { lpm_ram_dq:inst|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0 lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[1] } "NODE_NAME" } } } { "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\altsyncram.tdf" 443 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.442 ns) 6.025 ns cpu:inst1\|cpu_cu:I2\|idata_x\[1\]~24 3 COMB LAB_X18_Y8 " "Info: 3: + IC(1.275 ns) + CELL(0.442 ns) = 6.025 ns; Loc. = LAB_X18_Y8; COMB Node = 'cpu:inst1\|cpu_cu:I2\|idata_x\[1\]~24'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "1.717 ns" { lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[1] cpu:inst1|cpu_cu:I2|idata_x[1]~24 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 36 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.114 ns) 6.801 ns cpu:inst1\|cpu_cu:I2\|TD_x\[3\]~35 4 COMB LAB_X18_Y8 " "Info: 4: + IC(0.662 ns) + CELL(0.114 ns) = 6.801 ns; Loc. = LAB_X18_Y8; COMB Node = 'cpu:inst1\|cpu_cu:I2\|TD_x\[3\]~35'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.776 ns" { cpu:inst1|cpu_cu:I2|idata_x[1]~24 cpu:inst1|cpu_cu:I2|TD_x[3]~35 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 7.524 ns cpu:inst1\|cpu_cu:I2\|TC_x\[0\]~147 5 COMB LAB_X18_Y8 " "Info: 5: + IC(0.431 ns) + CELL(0.292 ns) = 7.524 ns; Loc. = LAB_X18_Y8; COMB Node = 'cpu:inst1\|cpu_cu:I2\|TC_x\[0\]~147'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_cu:I2|TD_x[3]~35 cpu:inst1|cpu_cu:I2|TC_x[0]~147 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.590 ns) 8.247 ns cpu:inst1\|cpu_cu:I2\|TC_x\[0\]~146 6 COMB LAB_X18_Y8 " "Info: 6: + IC(0.133 ns) + CELL(0.590 ns) = 8.247 ns; Loc. = LAB_X18_Y8; COMB Node = 'cpu:inst1\|cpu_cu:I2\|TC_x\[0\]~146'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_cu:I2|TC_x[0]~147 cpu:inst1|cpu_cu:I2|TC_x[0]~146 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.442 ns) 9.221 ns cpu:inst1\|cpu_cu:I2\|C_raw~47 7 COMB LAB_X19_Y8 " "Info: 7: + IC(0.532 ns) + CELL(0.442 ns) = 9.221 ns; Loc. = LAB_X19_Y8; COMB Node = 'cpu:inst1\|cpu_cu:I2\|C_raw~47'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.974 ns" { cpu:inst1|cpu_cu:I2|TC_x[0]~146 cpu:inst1|cpu_cu:I2|C_raw~47 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 78 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.590 ns) 9.944 ns cpu:inst1\|cpu_cu:I2\|C_raw~6 8 COMB LAB_X19_Y8 " "Info: 8: + IC(0.133 ns) + CELL(0.590 ns) = 9.944 ns; Loc. = LAB_X19_Y8; COMB Node = 'cpu:inst1\|cpu_cu:I2\|C_raw~6'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_cu:I2|C_raw~47 cpu:inst1|cpu_cu:I2|C_raw~6 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 78 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 10.667 ns cpu:inst1\|cpu_cu:I2\|ndwe_x~51 9 COMB LAB_X19_Y8 " "Info: 9: + IC(0.431 ns) + CELL(0.292 ns) = 10.667 ns; Loc. = LAB_X19_Y8; COMB Node = 'cpu:inst1\|cpu_cu:I2\|ndwe_x~51'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_cu:I2|C_raw~6 cpu:inst1|cpu_cu:I2|ndwe_x~51 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.590 ns) 11.390 ns cpu:inst1\|cpu_cu:I2\|ndre_x~49 10 COMB LAB_X19_Y8 " "Info: 10: + IC(0.133 ns) + CELL(0.590 ns) = 11.390 ns; Loc. = LAB_X19_Y8; COMB Node = 'cpu:inst1\|cpu_cu:I2\|ndre_x~49'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_cu:I2|ndwe_x~51 cpu:inst1|cpu_cu:I2|ndre_x~49 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_cu.vhd" 57 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.442 ns) 12.113 ns cpu:inst1\|cpu_oa:I4\|i~40 11 COMB LAB_X19_Y8 " "Info: 11: + IC(0.281 ns) + CELL(0.442 ns) = 12.113 ns; Loc. = LAB_X19_Y8; COMB Node = 'cpu:inst1\|cpu_oa:I4\|i~40'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_cu:I2|ndre_x~49 cpu:inst1|cpu_oa:I4|i~40 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.590 ns) 12.836 ns cpu:inst1\|cpu_oa:I4\|i~2617 12 COMB LAB_X19_Y8 " "Info: 12: + IC(0.133 ns) + CELL(0.590 ns) = 12.836 ns; Loc. = LAB_X19_Y8; COMB Node = 'cpu:inst1\|cpu_oa:I4\|i~2617'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_oa:I4|i~40 cpu:inst1|cpu_oa:I4|i~2617 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 13.559 ns cpu:inst1\|cpu_du:I3\|data_x\[6\]~329 13 COMB LAB_X19_Y8 " "Info: 13: + IC(0.431 ns) + CELL(0.292 ns) = 13.559 ns; Loc. = LAB_X19_Y8; COMB Node = 'cpu:inst1\|cpu_du:I3\|data_x\[6\]~329'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_oa:I4|i~2617 cpu:inst1|cpu_du:I3|data_x[6]~329 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.590 ns) 14.282 ns cpu:inst1\|cpu_du:I3\|data_x\[6\]~3456 14 COMB LAB_X19_Y8 " "Info: 14: + IC(0.133 ns) + CELL(0.590 ns) = 14.282 ns; Loc. = LAB_X19_Y8; COMB Node = 'cpu:inst1\|cpu_du:I3\|data_x\[6\]~3456'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_du:I3|data_x[6]~329 cpu:inst1|cpu_du:I3|data_x[6]~3456 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.749 ns) + CELL(0.590 ns) 15.621 ns cpu:inst1\|cpu_du:I3\|data_x\[2\]~1251 15 COMB LAB_X21_Y8 " "Info: 15: + IC(0.749 ns) + CELL(0.590 ns) = 15.621 ns; Loc. = LAB_X21_Y8; COMB Node = 'cpu:inst1\|cpu_du:I3\|data_x\[2\]~1251'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "1.339 ns" { cpu:inst1|cpu_du:I3|data_x[6]~3456 cpu:inst1|cpu_du:I3|data_x[2]~1251 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.590 ns) 16.344 ns cpu:inst1\|cpu_du:I3\|data_x\[2\]~3956 16 COMB LAB_X21_Y8 " "Info: 16: + IC(0.133 ns) + CELL(0.590 ns) = 16.344 ns; Loc. = LAB_X21_Y8; COMB Node = 'cpu:inst1\|cpu_du:I3\|data_x\[2\]~3956'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_du:I3|data_x[2]~1251 cpu:inst1|cpu_du:I3|data_x[2]~3956 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.692 ns) 18.370 ns cpu:inst1\|cpu_du:I3\|add_185~2COUT 17 COMB LAB_X20_Y7 " "Info: 17: + IC(1.334 ns) + CELL(0.692 ns) = 18.370 ns; Loc. = LAB_X20_Y7; COMB Node = 'cpu:inst1\|cpu_du:I3\|add_185~2COUT'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "2.026 ns" { cpu:inst1|cpu_du:I3|data_x[2]~3956 cpu:inst1|cpu_du:I3|add_185~2COUT } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 19.049 ns cpu:inst1\|cpu_du:I3\|add_185~7 18 COMB LAB_X20_Y7 " "Info: 18: + IC(0.000 ns) + CELL(0.679 ns) = 19.049 ns; Loc. = LAB_X20_Y7; COMB Node = 'cpu:inst1\|cpu_du:I3\|add_185~7'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.679 ns" { cpu:inst1|cpu_du:I3|add_185~2COUT cpu:inst1|cpu_du:I3|add_185~7 } "NODE_NAME" } } } { "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" "" "" { Text "c:\\quartus\\libraries\\vhdl93\\synopsys\\syn_arit.vhd" 838 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.114 ns) 20.388 ns cpu:inst1\|cpu_du:I3\|Mux_259_rtl_128_rtl_409~0 19 COMB LAB_X22_Y7 " "Info: 19: + IC(1.225 ns) + CELL(0.114 ns) = 20.388 ns; Loc. = LAB_X22_Y7; COMB Node = 'cpu:inst1\|cpu_du:I3\|Mux_259_rtl_128_rtl_409~0'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "1.339 ns" { cpu:inst1|cpu_du:I3|add_185~7 cpu:inst1|cpu_du:I3|Mux_259_rtl_128_rtl_409~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 21.111 ns cpu:inst1\|cpu_du:I3\|Mux_259_rtl_128_rtl_409~1 20 COMB LAB_X22_Y7 " "Info: 20: + IC(0.431 ns) + CELL(0.292 ns) = 21.111 ns; Loc. = LAB_X22_Y7; COMB Node = 'cpu:inst1\|cpu_du:I3\|Mux_259_rtl_128_rtl_409~1'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_du:I3|Mux_259_rtl_128_rtl_409~0 cpu:inst1|cpu_du:I3|Mux_259_rtl_128_rtl_409~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.292 ns) 21.834 ns rtl~14409 21 COMB LAB_X22_Y7 " "Info: 21: + IC(0.431 ns) + CELL(0.292 ns) = 21.834 ns; Loc. = LAB_X22_Y7; COMB Node = 'rtl~14409'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { cpu:inst1|cpu_du:I3|Mux_259_rtl_128_rtl_409~1 rtl~14409 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.133 ns) + CELL(0.590 ns) 22.557 ns rtl~14414 22 COMB LAB_X22_Y7 " "Info: 22: + IC(0.133 ns) + CELL(0.590 ns) = 22.557 ns; Loc. = LAB_X22_Y7; COMB Node = 'rtl~14414'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.723 ns" { rtl~14409 rtl~14414 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.375 ns) + CELL(0.114 ns) 24.046 ns cpu:inst1\|cpu_du:I3\|acc\[0\]\[7\]~226 23 COMB LAB_X21_Y10 " "Info: 23: + IC(1.375 ns) + CELL(0.114 ns) = 24.046 ns; Loc. = LAB_X21_Y10; COMB Node = 'cpu:inst1\|cpu_du:I3\|acc\[0\]\[7\]~226'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "1.489 ns" { rtl~14414 cpu:inst1|cpu_du:I3|acc[0][7]~226 } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" 28 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.115 ns) 24.836 ns cpu:inst1\|cpu_du:I3\|acc_i\[0\]\[7\] 24 REG LAB_X21_Y10 " "Info: 24: + IC(0.675 ns) + CELL(0.115 ns) = 24.836 ns; Loc. = LAB_X21_Y10; REG Node = 'cpu:inst1\|cpu_du:I3\|acc_i\[0\]\[7\]'" {  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "0.790 ns" { cpu:inst1|cpu_du:I3|acc[0][7]~226 cpu:inst1|cpu_du:I3|acc_i[0][7] } "NODE_NAME" } } } { "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu16Bit\\cpu_du.vhd" 74 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.642 ns " "Info: Total cell delay = 13.642 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.194 ns " "Info: Total interconnect delay = 11.194 ns" {  } {  } 0}  } { { "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" "" "" { Report "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit_cmp.qrpt" Compiler "cpu16bit" "UNKNOWN" "V1" "C:\\CpuGen1\\Applications\\Cpu16Bit\\Altera\\db\\cpu16bit.quartus_db" { Floorplan "" "" "24.836 ns" { lpm_ram_dq:inst|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0 lpm_ram_dq:inst|altsyncram:altsyncram_component|q_a[1] cpu:inst1|cpu_cu:I2|idata_x[1]~24 cpu:inst1|cpu_cu:I2|TD_x[3]~35 cpu:inst1|cpu_cu:I2|TC_x[0]~147 cpu:inst1|cpu_cu:I2|TC_x[0]~146 cpu:inst1|cpu_cu:I2|C_raw~47 cpu:inst1|cpu_cu:I2|C_raw~6 cpu:inst1|cpu_cu:I2|ndwe_x~51 cpu:inst1|cpu_cu:I2|ndre_x~49 cpu:inst1|cpu_oa:I4|i~40 cpu:inst1|cpu_oa:I4|i~2617 cpu:inst1|cpu_du:I3|data_x[6]~329 cpu:inst1|cpu_du:I3|data_x[6]~3456 cpu:inst1|cpu_du:I3|data_x[2]~1251 cpu:inst1|cpu_du:I3|data_x[2]~3956 cpu:inst1|cpu_du:I3|add_185~2COUT cpu:inst1|cpu_du:I3|add_185~7 cpu:inst1|cpu_du:I3|Mux_259_rtl_128_rtl_409~0 cpu:inst1|cpu_du:I3|Mux_259_rtl_128_rtl_409~1 rtl~14409 rtl~14414 cpu:inst1|cpu_du:I3|acc[0][7]~226 cpu:inst1|cpu_du:I3|acc_i[0][7] } "NODE_NAME" } } }  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 }
{  "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 23:17:24 2004 " "Info: Processing ended: Wed Feb 25 23:17:24 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Info: Elapsed time: 00:00:29" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu16bit.fit.rpt " "Info: Writing report file cpu16bit.fit.rpt" {  } {  } 0 }
