{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd " "Info (293027): Source file: D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd " "Info (293027): Source file: D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Info (293032): Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd " "Info (293027): Source file: D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "" 0 -1}  } {  } 0 293032 "Detected changes in source files." 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 16:00:22 2012 " "Info: Processing started: Fri Oct 19 16:00:22 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2DWPU -c 2DWPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 2DWPU -c 2DWPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operandinout.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file operandinout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OperandInOut-default " "Info (12022): Found design unit 1: OperandInOut-default" {  } { { "OperandInOut.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/OperandInOut.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OperandInOut " "Info (12023): Found entity 1: OperandInOut" {  } { { "OperandInOut.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/OperandInOut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataraminterface.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dataraminterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRamInterface-default " "Info (12022): Found design unit 1: DataRamInterface-default" {  } { { "DataRamInterface.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRamInterface.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataRamInterface " "Info (12023): Found entity 1: DataRamInterface" {  } { { "DataRamInterface.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRamInterface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmem.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file programmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramMem-default " "Info (12022): Found design unit 1: ProgramMem-default" {  } { { "ProgramMem.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramMem.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramMem " "Info (12023): Found entity 1: ProgramMem" {  } { { "ProgramMem.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramMem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrdecoder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file instrdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstrDecoder-default " "Info (12022): Found design unit 1: InstrDecoder-default" {  } { { "InstrDecoder.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrDecoder.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstrDecoder " "Info (12023): Found entity 1: InstrDecoder" {  } { { "InstrDecoder.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "declarations.vhd 1 0 " "Info (12021): Found 1 design units, including 0 entities, in source file declarations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 declarations2DWPU " "Info (12022): Found design unit 1: declarations2DWPU" {  } { { "Declarations.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Declarations.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operation.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file operation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operation-default " "Info (12022): Found design unit 1: Operation-default" {  } { { "Operation.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Operation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Operation " "Info (12023): Found entity 1: Operation" {  } { { "Operation.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Operation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-default " "Info (12022): Found design unit 1: ProgramCounter-default" {  } { { "ProgramCounter.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramCounter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Info (12023): Found entity 1: ProgramCounter" {  } { { "ProgramCounter.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrstack_ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file instrstack_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instrstack_ram-SYN " "Info (12022): Found design unit 1: instrstack_ram-SYN" {  } { { "InstrStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InstrStack_RAM " "Info (12023): Found entity 1: InstrStack_RAM" {  } { { "InstrStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genreg32.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file genreg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenReg32-default " "Info (12022): Found design unit 1: GenReg32-default" {  } { { "GenReg32.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/GenReg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GenReg32 " "Info (12023): Found entity 1: GenReg32" {  } { { "GenReg32.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/GenReg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sharedworkregisters.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sharedworkregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SharedWorkRegisters-default " "Info (12022): Found design unit 1: SharedWorkRegisters-default" {  } { { "SharedWorkRegisters.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SharedWorkRegisters.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SharedWorkRegisters " "Info (12023): Found entity 1: SharedWorkRegisters" {  } { { "SharedWorkRegisters.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SharedWorkRegisters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "privateworkregisters.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file privateworkregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PrivateWorkRegisters-default " "Info (12022): Found design unit 1: PrivateWorkRegisters-default" {  } { { "PrivateWorkRegisters.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PrivateWorkRegisters.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PrivateWorkRegisters " "Info (12023): Found entity 1: PrivateWorkRegisters" {  } { { "PrivateWorkRegisters.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PrivateWorkRegisters.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core2dwpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file core2dwpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Core2DWPU-default " "Info (12022): Found design unit 1: Core2DWPU-default" {  } { { "Core2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Core2DWPU " "Info (12023): Found entity 1: Core2DWPU" {  } { { "Core2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifw_stack.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ifw_stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFW_Stack-default " "Info (12022): Found design unit 1: IFW_Stack-default" {  } { { "IFW_Stack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IFW_Stack.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IFW_Stack " "Info (12023): Found entity 1: IFW_Stack" {  } { { "IFW_Stack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IFW_Stack.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argumentstack.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file argumentstack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArgumentStack-default " "Info (12022): Found design unit 1: ArgumentStack-default" {  } { { "ArgumentStack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgumentStack.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ArgumentStack " "Info (12023): Found entity 1: ArgumentStack" {  } { { "ArgumentStack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgumentStack.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programrom.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file programrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programrom-SYN " "Info (12022): Found design unit 1: programrom-SYN" {  } { { "ProgramROM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramROM " "Info (12023): Found entity 1: ProgramROM" {  } { { "ProgramROM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "argstack_ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file argstack_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 argstack_ram-SYN " "Info (12022): Found design unit 1: argstack_ram-SYN" {  } { { "ArgStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ArgStack_RAM " "Info (12023): Found entity 1: ArgStack_RAM" {  } { { "ArgStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incdec.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file incdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IncDec-default " "Info (12022): Found design unit 1: IncDec-default" {  } { { "IncDec.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IncDec.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IncDec " "Info (12023): Found entity 1: IncDec" {  } { { "IncDec.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IncDec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "psw.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file psw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSW-default " "Info (12022): Found design unit 1: PSW-default" {  } { { "PSW.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PSW.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Info (12023): Found entity 1: PSW" {  } { { "PSW.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PSW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssw.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ssw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSW-default " "Info (12022): Found design unit 1: SSW-default" {  } { { "SSW.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SSW.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SSW " "Info (12023): Found entity 1: SSW" {  } { { "SSW.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SSW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "workbench.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file workbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 workbench-default " "Info (12022): Found design unit 1: workbench-default" {  } { { "workbench.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/workbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 workbench " "Info (12023): Found entity 1: workbench" {  } { { "workbench.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/workbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dataram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataram-SYN " "Info (12022): Found design unit 1: dataram-SYN" {  } { { "DataRAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataRAM " "Info (12023): Found entity 1: DataRAM" {  } { { "DataRAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datadual32ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datadual32ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataDual32Ram-default " "Info (12022): Found design unit 1: DataDual32Ram-default" {  } { { "DataDual32Ram.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataDual32Ram " "Info (12023): Found entity 1: DataDual32Ram" {  } { { "DataDual32Ram.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dataram8portmanager.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file dataram8portmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataRam8PortManager-default " "Info (12022): Found design unit 1: DataRam8PortManager-default" {  } { { "DataRam8PortManager.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRam8PortManager.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DataRam8PortManager " "Info (12023): Found entity 1: DataRam8PortManager" {  } { { "DataRam8PortManager.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRam8PortManager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrselect.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file addrselect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddrSelect-default " "Info (12022): Found design unit 1: AddrSelect-default" {  } { { "AddrSelect.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/AddrSelect.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AddrSelect " "Info (12023): Found entity 1: AddrSelect" {  } { { "AddrSelect.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/AddrSelect.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isreg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file isreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ISreg-default " "Info (12022): Found design unit 1: ISreg-default" {  } { { "ISreg.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ISreg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ISreg " "Info (12023): Found entity 1: ISreg" {  } { { "ISreg.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ISreg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regwritedemux.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file regwritedemux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegWriteDemux-default " "Info (12022): Found design unit 1: RegWriteDemux-default" {  } { { "RegWriteDemux.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/RegWriteDemux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegWriteDemux " "Info (12023): Found entity 1: RegWriteDemux" {  } { { "RegWriteDemux.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/RegWriteDemux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wpu_2dwpu.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file wpu_2dwpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WPU_2DWPU-default " "Info (12022): Found design unit 1: WPU_2DWPU-default" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WPU_2DWPU " "Info (12023): Found entity 1: WPU_2DWPU" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Info (12022): Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info (12023): Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wpu_2dwpu_test.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file wpu_2dwpu_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WPU_2DWPU_Test-default " "Info (12022): Found design unit 1: WPU_2DWPU_Test-default" {  } { { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 WPU_2DWPU_Test " "Info (12023): Found entity 1: WPU_2DWPU_Test" {  } { { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetdelay.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file resetdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ResetDelay-default " "Info (12022): Found design unit 1: ResetDelay-default" {  } { { "ResetDelay.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ResetDelay.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ResetDelay " "Info (12023): Found entity 1: ResetDelay" {  } { { "ResetDelay.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ResetDelay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videomem111.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file videomem111.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 videomem111-SYN " "Info (12022): Found design unit 1: videomem111-SYN" {  } { { "VideoMem111.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VideoMem111.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VideoMem111 " "Info (12023): Found entity 1: VideoMem111" {  } { { "VideoMem111.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VideoMem111.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontroller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file displaycontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayController-default " "Info (12022): Found design unit 1: DisplayController-default" {  } { { "DisplayController.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DisplayController.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DisplayController " "Info (12023): Found entity 1: DisplayController" {  } { { "DisplayController.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DisplayController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "touch_irq_detector touch_irq_detector.v(50) " "Warning (10238): Verilog Module Declaration warning at touch_irq_detector.v(50): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"touch_irq_detector\"" {  } { { "touch_irq_detector.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/touch_irq_detector.v" 50 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "touch_irq_detector.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file touch_irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 touch_irq_detector " "Info (12023): Found entity 1: touch_irq_detector" {  } { { "touch_irq_detector.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/touch_irq_detector.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_wire_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file three_wire_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_wire_controller " "Info (12023): Found entity 1: three_wire_controller" {  } { { "three_wire_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/three_wire_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info (12023): Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SEG7_LUT_8.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info (12023): Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info (12023): Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_timing_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lcd_timing_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_timing_controller " "Info (12023): Found entity 1: lcd_timing_controller" {  } { { "lcd_timing_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/lcd_timing_controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_spi_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lcd_spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_spi_cotroller " "Info (12023): Found entity 1: lcd_spi_cotroller" {  } { { "lcd_spi_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/lcd_spi_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "adc_spi_controller adc_spi_controller.v(56) " "Warning (10238): Verilog Module Declaration warning at adc_spi_controller.v(56): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"adc_spi_controller\"" {  } { { "adc_spi_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/adc_spi_controller.v" 56 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_spi_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file adc_spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_spi_controller " "Info (12023): Found entity 1: adc_spi_controller" {  } { { "adc_spi_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/adc_spi_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ltm_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file ltm_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 LTM_TOP " "Info (12023): Found entity 1: LTM_TOP" {  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iointerface.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file iointerface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOinterface-default " "Info (12022): Found design unit 1: IOinterface-default" {  } { { "IOinterface.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOinterface.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IOinterface " "Info (12023): Found entity 1: IOinterface" {  } { { "IOinterface.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOinterface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iodevicewrapper.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file iodevicewrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOdeviceWrapper-default " "Info (12022): Found design unit 1: IOdeviceWrapper-default" {  } { { "IOdeviceWrapper.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOdeviceWrapper.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IOdeviceWrapper " "Info (12023): Found entity 1: IOdeviceWrapper" {  } { { "IOdeviceWrapper.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOdeviceWrapper.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_lcdcontroller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file io_lcdcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_LCDcontroller-default " "Info (12022): Found design unit 1: IO_LCDcontroller-default" {  } { { "IO_LCDcontroller.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IO_LCDcontroller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_LCDcontroller " "Info (12023): Found entity 1: IO_LCDcontroller" {  } { { "IO_LCDcontroller.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IO_LCDcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genreg16.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file genreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GenReg16-default " "Info (12022): Found design unit 1: GenReg16-default" {  } { { "GenReg16.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/GenReg16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GenReg16 " "Info (12023): Found entity 1: GenReg16" {  } { { "GenReg16.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/GenReg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallelismmanager.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file parallelismmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParallelismManager-default " "Info (12022): Found design unit 1: ParallelismManager-default" {  } { { "ParallelismManager.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ParallelismManager.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ParallelismManager " "Info (12023): Found entity 1: ParallelismManager" {  } { { "ParallelismManager.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ParallelismManager.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel2dwpu.vhd 1 0 " "Info (12021): Found 1 design units, including 0 entities, in source file parallel2dwpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Parallel2DWPU " "Info (12022): Found design unit 1: Parallel2DWPU" {  } { { "Parallel2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Parallel2DWPU.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_ledcontroller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file io_ledcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_LEDcontroller-default " "Info (12022): Found design unit 1: IO_LEDcontroller-default" {  } { { "IO_LEDcontroller.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IO_LEDcontroller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IO_LEDcontroller " "Info (12023): Found entity 1: IO_LEDcontroller" {  } { { "IO_LEDcontroller.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IO_LEDcontroller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_sqrt.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file int_sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 int_sqrt-SYN " "Info (12022): Found design unit 1: int_sqrt-SYN" {  } { { "INT_SQRT.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/INT_SQRT.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 INT_SQRT " "Info (12023): Found entity 1: INT_SQRT" {  } { { "INT_SQRT.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/INT_SQRT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random-default " "Info (12022): Found design unit 1: random-default" {  } { { "random.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/random.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 random " "Info (12023): Found entity 1: random" {  } { { "random.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/random.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "randomiodev.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file randomiodev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomIOdev-default " "Info (12022): Found design unit 1: randomIOdev-default" {  } { { "randomIOdev.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/randomIOdev.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 randomIOdev " "Info (12023): Found entity 1: randomIOdev" {  } { { "randomIOdev.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/randomIOdev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ioportinterface.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ioportinterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOportInterface-default " "Info (12022): Found design unit 1: IOportInterface-default" {  } { { "IOportInterface.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOportInterface.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IOportInterface " "Info (12023): Found entity 1: IOportInterface" {  } { { "IOportInterface.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOportInterface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framecounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file framecounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FrameCounter-default " "Info (12022): Found design unit 1: FrameCounter-default" {  } { { "FrameCounter.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/FrameCounter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FrameCounter " "Info (12023): Found entity 1: FrameCounter" {  } { { "FrameCounter.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/FrameCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplebeeper.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file simplebeeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SimpleBeeper-default " "Info (12022): Found design unit 1: SimpleBeeper-default" {  } { { "SimpleBeeper.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SimpleBeeper.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SimpleBeeper " "Info (12023): Found entity 1: SimpleBeeper" {  } { { "SimpleBeeper.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SimpleBeeper.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplebeeperdeclarations.vhd 1 0 " "Info (12021): Found 1 design units, including 0 entities, in source file simplebeeperdeclarations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simpleBeeperDeclarations " "Info (12022): Found design unit 1: simpleBeeperDeclarations" {  } { { "SimpleBeeperDeclarations.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SimpleBeeperDeclarations.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga800x600withprogress.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file vga800x600withprogress.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA800x600withProgress-default " "Info (12022): Found design unit 1: VGA800x600withProgress-default" {  } { { "VGA800x600withProgress.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VGA800x600withProgress.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA800x600withProgress " "Info (12023): Found entity 1: VGA800x600withProgress" {  } { { "VGA800x600withProgress.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VGA800x600withProgress.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Info (12023): Found entity 1: VGA_Ctrl" {  } { { "VGA_Ctrl.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VGA_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll40mhz.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file pll40mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll40mhz-SYN " "Info (12022): Found design unit 1: pll40mhz-SYN" {  } { { "PLL40Mhz.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL40Mhz.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PLL40Mhz " "Info (12023): Found entity 1: PLL40Mhz" {  } { { "PLL40Mhz.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL40Mhz.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ioregister.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ioregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOregister-default " "Info (12022): Found design unit 1: IOregister-default" {  } { { "IOregister.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOregister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IOregister " "Info (12023): Found entity 1: IOregister" {  } { { "IOregister.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOregister.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magcontroller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file magcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MagController-default " "Info (12022): Found design unit 1: MagController-default" {  } { { "MagController.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/MagController.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MagController " "Info (12023): Found entity 1: MagController" {  } { { "MagController.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/MagController.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY0 LTM_TOP.v(113) " "Warning (10236): Verilog HDL Implicit Net warning at LTM_TOP.v(113): created implicit net for \"DLY0\"" {  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY1 LTM_TOP.v(125) " "Warning (10236): Verilog HDL Implicit Net warning at LTM_TOP.v(125): created implicit net for \"DLY1\"" {  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY2 LTM_TOP.v(126) " "Warning (10236): Verilog HDL Implicit Net warning at LTM_TOP.v(126): created implicit net for \"DLY2\"" {  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 126 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "WPU_2DWPU_test " "Info (12127): Elaborating entity \"WPU_2DWPU_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..4\] WPU_2DWPU_test.vhd(5) " "Warning (10873): Using initial value X (don't care) for net \"LEDR\[17..4\]\" at WPU_2DWPU_test.vhd(5)" {  } { { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 5 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..4\] WPU_2DWPU_test.vhd(5) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[7..4\]\" at WPU_2DWPU_test.vhd(5)" {  } { { "WPU_2DWPU_test.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 5 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ResetDelay ResetDelay:GlobReset A:default " "Info (12129): Elaborating entity \"ResetDelay\" using architecture \"A:default\" for hierarchy \"ResetDelay:GlobReset\"" {  } { { "WPU_2DWPU_test.vhd" "GlobReset" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PLL PLL:PLLclock A:syn " "Info (12129): Elaborating entity \"PLL\" using architecture \"A:syn\" for hierarchy \"PLL:PLLclock\"" {  } { { "WPU_2DWPU_test.vhd" "PLLclock" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 125 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:PLLclock\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"PLL:PLLclock\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:PLLclock\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"PLL:PLLclock\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:PLLclock\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"PLL:PLLclock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info (12134): Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Info (12134): Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 3 " "Info (12134): Parameter \"clk0_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info (12134): Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info (12134): Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info (12134): Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info (12134): Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Info (12023): Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated " "Info (12128): Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:PLLclock\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PLL40Mhz PLL40Mhz:PLLclock40 A:syn " "Info (12129): Elaborating entity \"PLL40Mhz\" using architecture \"A:syn\" for hierarchy \"PLL40Mhz:PLLclock40\"" {  } { { "WPU_2DWPU_test.vhd" "PLLclock40" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL40Mhz:PLLclock40\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"PLL40Mhz:PLLclock40\|altpll:altpll_component\"" {  } { { "PLL40Mhz.vhd" "altpll_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL40Mhz.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL40Mhz:PLLclock40\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"PLL40Mhz:PLLclock40\|altpll:altpll_component\"" {  } { { "PLL40Mhz.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL40Mhz.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL40Mhz:PLLclock40\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"PLL40Mhz:PLLclock40\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info (12134): Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Info (12134): Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info (12134): Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL40Mhz " "Info (12134): Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL40Mhz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info (12134): Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info (12134): Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info (12134): Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info (12134): Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info (12134): Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL40Mhz.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/PLL40Mhz.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll40mhz_altpll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/pll40mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL40Mhz_altpll " "Info (12023): Found entity 1: PLL40Mhz_altpll" {  } { { "db/pll40mhz_altpll.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/pll40mhz_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL40Mhz_altpll PLL40Mhz:PLLclock40\|altpll:altpll_component\|PLL40Mhz_altpll:auto_generated " "Info (12128): Elaborating entity \"PLL40Mhz_altpll\" for hierarchy \"PLL40Mhz:PLLclock40\|altpll:altpll_component\|PLL40Mhz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "WPU_2DWPU WPU_2DWPU:Processor A:default " "Info (12129): Elaborating entity \"WPU_2DWPU\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\"" {  } { { "WPU_2DWPU_test.vhd" "Processor" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 131 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in10 WPU_2DWPU.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(23): used implicit default value for signal \"addr_in10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addr_in11 WPU_2DWPU.vhd(23) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(23): used implicit default value for signal \"addr_in11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out10 WPU_2DWPU.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(24): object \"data_out10\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out11 WPU_2DWPU.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(24): object \"data_out11\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in10 WPU_2DWPU.vhd(25) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(25): used implicit default value for signal \"data_in10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_in11 WPU_2DWPU.vhd(25) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(25): used implicit default value for signal \"data_in11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rd_10 WPU_2DWPU.vhd(26) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(26): used implicit default value for signal \"rd_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wr_10 WPU_2DWPU.vhd(26) " "Warning (10541): VHDL Signal Declaration warning at WPU_2DWPU.vhd(26): used implicit default value for signal \"wr_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_10 WPU_2DWPU.vhd(28) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(28): object \"rdy_10\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdy_11 WPU_2DWPU.vhd(28) " "Warning (10036): Verilog HDL or VHDL warning at WPU_2DWPU.vhd(28): object \"rdy_11\" assigned a value but never read" {  } { { "WPU_2DWPU.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ParallelismManager WPU_2DWPU:Processor\|ParallelismManager:ParallelManager A:default " "Info (12129): Elaborating entity \"ParallelismManager\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|ParallelismManager:ParallelManager\"" {  } { { "WPU_2DWPU.vhd" "ParallelManager" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataRam8PortManager WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface A:default " "Info (12129): Elaborating entity \"DataRam8PortManager\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\"" {  } { { "WPU_2DWPU.vhd" "MemInterface" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataDual32Ram WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory A:default " "Info (12129): Elaborating entity \"DataDual32Ram\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\"" {  } { { "DataRam8PortManager.vhd" "memory" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRam8PortManager.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataRAM WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0 A:syn " "Info (12129): Elaborating entity \"DataRAM\" using architecture \"A:syn\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\"" {  } { { "DataDual32Ram.vhd" "mem0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\"" {  } { { "DataRAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Info (12134): Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Info (12134): Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info (12134): Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DataRAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRAM.vhd" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fui2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fui2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fui2 " "Info (12023): Found entity 1: altsyncram_fui2" {  } { { "db/altsyncram_fui2.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_fui2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fui2 WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated " "Info (12128): Elaborating entity \"altsyncram_fui2\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Info (12023): Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\|decode_msa:decode2 " "Info (12128): Elaborating entity \"decode_msa\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\|decode_msa:decode2\"" {  } { { "db/altsyncram_fui2.tdf" "decode2" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_fui2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Info (12023): Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\|mux_6nb:mux4 " "Info (12128): Elaborating entity \"mux_6nb\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\|altsyncram:altsyncram_component\|altsyncram_fui2:auto_generated\|mux_6nb:mux4\"" {  } { { "db/altsyncram_fui2.tdf" "mux4" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_fui2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataRamInterface WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataRamInterface:manager0 A:default " "Info (12129): Elaborating entity \"DataRamInterface\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataRamInterface:manager0\"" {  } { { "DataRam8PortManager.vhd" "manager0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataRam8PortManager.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SharedWorkRegisters WPU_2DWPU:Processor\|SharedWorkRegisters:Registers A:default " "Info (12129): Elaborating entity \"SharedWorkRegisters\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|SharedWorkRegisters:Registers\"" {  } { { "WPU_2DWPU.vhd" "Registers" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 66 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "GenReg32 WPU_2DWPU:Processor\|SharedWorkRegisters:Registers\|GenReg32:LIreg A:default " "Info (12129): Elaborating entity \"GenReg32\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|SharedWorkRegisters:Registers\|GenReg32:LIreg\"" {  } { { "SharedWorkRegisters.vhd" "LIreg" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SharedWorkRegisters.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOportInterface WPU_2DWPU:Processor\|IOportInterface:IOportInterface " "Info (12128): Elaborating entity \"IOportInterface\" for hierarchy \"WPU_2DWPU:Processor\|IOportInterface:IOportInterface\"" {  } { { "WPU_2DWPU.vhd" "IOportInterface" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Core2DWPU WPU_2DWPU:Processor\|Core2DWPU:Core0 A:default " "Info (12129): Elaborating entity \"Core2DWPU\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\"" {  } { { "WPU_2DWPU.vhd" "Core0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrDecoder WPU_2DWPU:Processor\|Core2DWPU:Core0\|InstrDecoder:controller A:default " "Info (12129): Elaborating entity \"InstrDecoder\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|InstrDecoder:controller\"" {  } { { "Core2DWPU.vhd" "controller" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 88 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actionTime InstrDecoder.vhd(166) " "Warning (10036): Verilog HDL or VHDL warning at InstrDecoder.vhd(166): object \"actionTime\" assigned a value but never read" {  } { { "InstrDecoder.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrDecoder.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramCounter WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramCounter:PC A:default " "Info (12129): Elaborating entity \"ProgramCounter\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramCounter:PC\"" {  } { { "Core2DWPU.vhd" "PC" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 109 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramMem WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem A:default " "Info (12129): Elaborating entity \"ProgramMem\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\"" {  } { { "Core2DWPU.vhd" "ProgramMem" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 115 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramROM WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem A:syn " "Info (12129): Elaborating entity \"ProgramROM\" using architecture \"A:syn\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\"" {  } { { "ProgramMem.vhd" "programmem" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramMem.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\"" {  } { { "ProgramROM.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\"" {  } { { "ProgramROM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Info (12134): Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROMinit.hex " "Info (12134): Parameter \"init_file\" = \"ROMinit.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Info (12134): Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info (12134): Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info (12134): Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info (12134): Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info (12134): Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info (12134): Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Info (12134): Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ProgramROM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ProgramROM.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a262.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a262.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a262 " "Info (12023): Found entity 1: altsyncram_a262" {  } { { "db/altsyncram_a262.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_a262.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a262 WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated " "Info (12128): Elaborating entity \"altsyncram_a262\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ProgramMem:ProgramMem\|ProgramROM:programmem\|altsyncram:altsyncram_component\|altsyncram_a262:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Operation WPU_2DWPU:Processor\|Core2DWPU:Core0\|Operation:ALU A:default " "Info (12129): Elaborating entity \"Operation\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|Operation:ALU\"" {  } { { "Core2DWPU.vhd" "ALU" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 121 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "OperandInOut WPU_2DWPU:Processor\|Core2DWPU:Core0\|OperandInOut:OperandMove A:default " "Info (12129): Elaborating entity \"OperandInOut\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|OperandInOut:OperandMove\"" {  } { { "Core2DWPU.vhd" "OperandMove" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "PrivateWorkRegisters WPU_2DWPU:Processor\|Core2DWPU:Core0\|PrivateWorkRegisters:privateRegs A:default " "Info (12129): Elaborating entity \"PrivateWorkRegisters\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|PrivateWorkRegisters:privateRegs\"" {  } { { "Core2DWPU.vhd" "privateRegs" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ISreg WPU_2DWPU:Processor\|Core2DWPU:Core0\|ISreg:ISregister A:default " "Info (12129): Elaborating entity \"ISreg\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ISreg:ISregister\"" {  } { { "Core2DWPU.vhd" "ISregister" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegWriteDemux WPU_2DWPU:Processor\|Core2DWPU:Core0\|RegWriteDemux:ARGdemux A:default " "Info (12129): Elaborating entity \"RegWriteDemux\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|RegWriteDemux:ARGdemux\"" {  } { { "Core2DWPU.vhd" "ARGdemux" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IFW_Stack WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack A:default " "Info (12129): Elaborating entity \"IFW_Stack\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\"" {  } { { "Core2DWPU.vhd" "IFWstack" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PDF_latch IFW_Stack.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at IFW_Stack.vhd(27): object \"PDF_latch\" assigned a value but never read" {  } { { "IFW_Stack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IFW_Stack.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transfer_data IFW_Stack.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at IFW_Stack.vhd(31): object \"transfer_data\" assigned a value but never read" {  } { { "IFW_Stack.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IFW_Stack.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstrStack_RAM WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem A:syn " "Info (12129): Elaborating entity \"InstrStack_RAM\" using architecture \"A:syn\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\"" {  } { { "IFW_Stack.vhd" "stackmem" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IFW_Stack.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\"" {  } { { "InstrStack_RAM.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\"" {  } { { "InstrStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info (12134): Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info (12134): Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info (12134): Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "InstrStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/InstrStack_RAM.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cpg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpg1 " "Info (12023): Found entity 1: altsyncram_cpg1" {  } { { "db/altsyncram_cpg1.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_cpg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cpg1 WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\|altsyncram_cpg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_cpg1\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|IFW_Stack:IFWstack\|InstrStack_RAM:stackmem\|altsyncram:altsyncram_component\|altsyncram_cpg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArgumentStack WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack A:default " "Info (12129): Elaborating entity \"ArgumentStack\" using architecture \"A:default\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\"" {  } { { "Core2DWPU.vhd" "ARGstack" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Core2DWPU.vhd" 153 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArgStack_RAM WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem A:syn " "Info (12129): Elaborating entity \"ArgStack_RAM\" using architecture \"A:syn\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\"" {  } { { "ArgumentStack.vhd" "stackmem" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgumentStack.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\"" {  } { { "ArgStack_RAM.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\"" {  } { { "ArgStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info (12134): Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ArgStack_RAM.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/ArgStack_RAM.vhd" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tqg1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tqg1 " "Info (12023): Found entity 1: altsyncram_tqg1" {  } { { "db/altsyncram_tqg1.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_tqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tqg1 WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\|altsyncram_tqg1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_tqg1\" for hierarchy \"WPU_2DWPU:Processor\|Core2DWPU:Core0\|ArgumentStack:ARGstack\|ArgStack_RAM:stackmem\|altsyncram:altsyncram_component\|altsyncram_tqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IOinterface IOinterface:IOinterface A:default " "Info (12129): Elaborating entity \"IOinterface\" using architecture \"A:default\" for hierarchy \"IOinterface:IOinterface\"" {  } { { "WPU_2DWPU_test.vhd" "IOinterface" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 134 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IO_LCDcontroller IO_LCDcontroller:IO_LCDcontroller A:default " "Info (12129): Elaborating entity \"IO_LCDcontroller\" using architecture \"A:default\" for hierarchy \"IO_LCDcontroller:IO_LCDcontroller\"" {  } { { "WPU_2DWPU_test.vhd" "IO_LCDcontroller" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOdeviceWrapper IO_LCDcontroller:IO_LCDcontroller\|IOdeviceWrapper:xposRegWrap " "Info (12128): Elaborating entity \"IOdeviceWrapper\" for hierarchy \"IO_LCDcontroller:IO_LCDcontroller\|IOdeviceWrapper:xposRegWrap\"" {  } { { "IO_LCDcontroller.vhd" "xposRegWrap" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IO_LCDcontroller.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenReg16 IO_LCDcontroller:IO_LCDcontroller\|GenReg16:xposReg " "Info (12128): Elaborating entity \"GenReg16\" for hierarchy \"IO_LCDcontroller:IO_LCDcontroller\|GenReg16:xposReg\"" {  } { { "IO_LCDcontroller.vhd" "xposReg" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IO_LCDcontroller.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomIOdev randomIOdev:IO_random " "Info (12128): Elaborating entity \"randomIOdev\" for hierarchy \"randomIOdev:IO_random\"" {  } { { "WPU_2DWPU_test.vhd" "IO_random" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random randomIOdev:IO_random\|random:randomDev0 " "Info (12128): Elaborating entity \"random\" for hierarchy \"randomIOdev:IO_random\|random:randomDev0\"" {  } { { "randomIOdev.vhd" "randomDev0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/randomIOdev.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayController DisplayController:LCDInteface A:default " "Info (12129): Elaborating entity \"DisplayController\" using architecture \"A:default\" for hierarchy \"DisplayController:LCDInteface\"" {  } { { "WPU_2DWPU_test.vhd" "LCDInteface" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 143 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VideoMem111 DisplayController:LCDInteface\|VideoMem111:VideoRAM A:syn " "Info (12129): Elaborating entity \"VideoMem111\" using architecture \"A:syn\" for hierarchy \"DisplayController:LCDInteface\|VideoMem111:VideoRAM\"" {  } { { "DisplayController.vhd" "VideoRAM" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DisplayController.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\"" {  } { { "VideoMem111.vhd" "altsyncram_component" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VideoMem111.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\"" {  } { { "VideoMem111.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VideoMem111.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info (12134): Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info (12134): Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 192000 " "Info (12134): Parameter \"numwords_a\" = \"192000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 192000 " "Info (12134): Parameter \"numwords_b\" = \"192000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Info (12134): Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 18 " "Info (12134): Parameter \"widthad_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Info (12134): Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VideoMem111.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VideoMem111.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ohk1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ohk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ohk1 " "Info (12023): Found entity 1: altsyncram_ohk1" {  } { { "db/altsyncram_ohk1.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_ohk1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ohk1 DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\|altsyncram_ohk1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_ohk1\" for hierarchy \"DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\|altsyncram_ohk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Info (12023): Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/decode_bua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_bua DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\|altsyncram_ohk1:auto_generated\|decode_bua:decode2 " "Info (12128): Elaborating entity \"decode_bua\" for hierarchy \"DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\|altsyncram_ohk1:auto_generated\|decode_bua:decode2\"" {  } { { "db/altsyncram_ohk1.tdf" "decode2" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_ohk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4aa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4aa " "Info (12023): Found entity 1: decode_4aa" {  } { { "db/decode_4aa.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/decode_4aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4aa DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\|altsyncram_ohk1:auto_generated\|decode_4aa:rden_decode_b " "Info (12128): Elaborating entity \"decode_4aa\" for hierarchy \"DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\|altsyncram_ohk1:auto_generated\|decode_4aa:rden_decode_b\"" {  } { { "db/altsyncram_ohk1.tdf" "rden_decode_b" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_ohk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mob " "Info (12023): Found entity 1: mux_mob" {  } { { "db/mux_mob.tdf" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/mux_mob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mob DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\|altsyncram_ohk1:auto_generated\|mux_mob:mux3 " "Info (12128): Elaborating entity \"mux_mob\" for hierarchy \"DisplayController:LCDInteface\|VideoMem111:VideoRAM\|altsyncram:altsyncram_component\|altsyncram_ohk1:auto_generated\|mux_mob:mux3\"" {  } { { "db/altsyncram_ohk1.tdf" "mux3" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/db/altsyncram_ohk1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IOregister IOregister:ProgressReg0 A:default " "Info (12129): Elaborating entity \"IOregister\" using architecture \"A:default\" for hierarchy \"IOregister:ProgressReg0\"" {  } { { "WPU_2DWPU_test.vhd" "ProgressReg0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rd_out IOregister.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at IOregister.vhd(16): object \"rd_out\" assigned a value but never read" {  } { { "IOregister.vhd" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOregister.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IOdeviceWrapper IOregister:ProgressReg0\|IOdeviceWrapper:IOwrapper A:default " "Info (12129): Elaborating entity \"IOdeviceWrapper\" using architecture \"A:default\" for hierarchy \"IOregister:ProgressReg0\|IOdeviceWrapper:IOwrapper\"" {  } { { "IOregister.vhd" "IOwrapper" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/IOregister.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LTM_TOP LTM_TOP:LCDcontroller " "Info (12128): Elaborating entity \"LTM_TOP\" for hierarchy \"LTM_TOP:LCDcontroller\"" {  } { { "WPU_2DWPU_test.vhd" "LCDcontroller" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LTM_TOP.v(85) " "Warning (10230): Verilog HDL assignment warning at LTM_TOP.v(85): truncated value with size 32 to match size of target (12)" {  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 LTM_TOP.v(86) " "Warning (10230): Verilog HDL assignment warning at LTM_TOP.v(86): truncated value with size 32 to match size of target (12)" {  } { { "LTM_TOP.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 LTM_TOP:LCDcontroller\|SEG7_LUT_8:u1 " "Info (12128): Elaborating entity \"SEG7_LUT_8\" for hierarchy \"LTM_TOP:LCDcontroller\|SEG7_LUT_8:u1\"" {  } { { "LTM_TOP.v" "u1" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT LTM_TOP:LCDcontroller\|SEG7_LUT_8:u1\|SEG7_LUT:u0 " "Info (12128): Elaborating entity \"SEG7_LUT\" for hierarchy \"LTM_TOP:LCDcontroller\|SEG7_LUT_8:u1\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/SEG7_LUT_8.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_spi_cotroller LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2 " "Info (12128): Elaborating entity \"lcd_spi_cotroller\" for hierarchy \"LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\"" {  } { { "LTM_TOP.v" "u2" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd_spi_controller.v(153) " "Warning (10230): Verilog HDL assignment warning at lcd_spi_controller.v(153): truncated value with size 32 to match size of target (6)" {  } { { "lcd_spi_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/lcd_spi_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_wire_controller LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0 " "Info (12128): Elaborating entity \"three_wire_controller\" for hierarchy \"LTM_TOP:LCDcontroller\|lcd_spi_cotroller:u2\|three_wire_controller:u0\"" {  } { { "lcd_spi_controller.v" "u0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/lcd_spi_controller.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 three_wire_controller.v(90) " "Warning (10230): Verilog HDL assignment warning at three_wire_controller.v(90): truncated value with size 32 to match size of target (16)" {  } { { "three_wire_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/three_wire_controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay LTM_TOP:LCDcontroller\|Reset_Delay:u3 " "Info (12128): Elaborating entity \"Reset_Delay\" for hierarchy \"LTM_TOP:LCDcontroller\|Reset_Delay:u3\"" {  } { { "LTM_TOP.v" "u3" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_spi_controller LTM_TOP:LCDcontroller\|adc_spi_controller:u4 " "Info (12128): Elaborating entity \"adc_spi_controller\" for hierarchy \"LTM_TOP:LCDcontroller\|adc_spi_controller:u4\"" {  } { { "LTM_TOP.v" "u4" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 adc_spi_controller.v(163) " "Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(163): truncated value with size 32 to match size of target (16)" {  } { { "adc_spi_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/adc_spi_controller.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_spi_controller.v(169) " "Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(169): truncated value with size 32 to match size of target (1)" {  } { { "adc_spi_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/adc_spi_controller.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 adc_spi_controller.v(180) " "Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(180): truncated value with size 32 to match size of target (7)" {  } { { "adc_spi_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/adc_spi_controller.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adc_spi_controller.v(239) " "Warning (10230): Verilog HDL assignment warning at adc_spi_controller.v(239): truncated value with size 32 to match size of target (1)" {  } { { "adc_spi_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/adc_spi_controller.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_irq_detector LTM_TOP:LCDcontroller\|touch_irq_detector:u5 " "Info (12128): Elaborating entity \"touch_irq_detector\" for hierarchy \"LTM_TOP:LCDcontroller\|touch_irq_detector:u5\"" {  } { { "LTM_TOP.v" "u5" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 touch_irq_detector.v(102) " "Warning (10230): Verilog HDL assignment warning at touch_irq_detector.v(102): truncated value with size 32 to match size of target (25)" {  } { { "touch_irq_detector.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/touch_irq_detector.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 touch_irq_detector.v(115) " "Warning (10230): Verilog HDL assignment warning at touch_irq_detector.v(115): truncated value with size 32 to match size of target (2)" {  } { { "touch_irq_detector.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/touch_irq_detector.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_timing_controller LTM_TOP:LCDcontroller\|lcd_timing_controller:u6 " "Info (12128): Elaborating entity \"lcd_timing_controller\" for hierarchy \"LTM_TOP:LCDcontroller\|lcd_timing_controller:u6\"" {  } { { "LTM_TOP.v" "u6" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mden lcd_timing_controller.v(97) " "Warning (10036): Verilog HDL or VHDL warning at lcd_timing_controller.v(97): object \"mden\" assigned a value but never read" {  } { { "lcd_timing_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/lcd_timing_controller.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "msel lcd_timing_controller.v(104) " "Warning (10036): Verilog HDL or VHDL warning at lcd_timing_controller.v(104): object \"msel\" assigned a value but never read" {  } { { "lcd_timing_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/lcd_timing_controller.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lcd_timing_controller.v(125) " "Warning (10230): Verilog HDL assignment warning at lcd_timing_controller.v(125): truncated value with size 32 to match size of target (10)" {  } { { "lcd_timing_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/lcd_timing_controller.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lcd_timing_controller.v(126) " "Warning (10230): Verilog HDL assignment warning at lcd_timing_controller.v(126): truncated value with size 32 to match size of target (10)" {  } { { "lcd_timing_controller.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/lcd_timing_controller.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA800x600withProgress VGA800x600withProgress:VGAdisplay A:default " "Info (12129): Elaborating entity \"VGA800x600withProgress\" using architecture \"A:default\" for hierarchy \"VGA800x600withProgress:VGAdisplay\"" {  } { { "WPU_2DWPU_test.vhd" "VGAdisplay" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:VGAcontroller " "Info (12128): Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:VGAcontroller\"" {  } { { "WPU_2DWPU_test.vhd" "VGAcontroller" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Ctrl.v(67) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22)" {  } { { "VGA_Ctrl.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VGA_Ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Ctrl.v(70) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Ctrl.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VGA_Ctrl.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Ctrl.v(71) " "Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Ctrl.v" "" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/VGA_Ctrl.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCounter FrameCounter:FPScounter " "Info (12128): Elaborating entity \"FrameCounter\" for hierarchy \"FrameCounter:FPScounter\"" {  } { { "WPU_2DWPU_test.vhd" "FPScounter" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "SimpleBeeper SimpleBeeper:Beeper A:default " "Info (12129): Elaborating entity \"SimpleBeeper\" using architecture \"A:default\" for hierarchy \"SimpleBeeper:Beeper\"" {  } { { "WPU_2DWPU_test.vhd" "Beeper" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 188 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagController MagController:MagControl " "Info (12128): Elaborating entity \"MagController\" for hierarchy \"MagController:MagControl\"" {  } { { "WPU_2DWPU_test.vhd" "MagControl" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/WPU_2DWPU_test.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "LTM_TOP:LCDcontroller\|display_mode\[2\] " "Warning (12110): Net \"LTM_TOP:LCDcontroller\|display_mode\[2\]\" is missing source, defaulting to GND" {  } { { "LTM_TOP.v" "display_mode\[2\]" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/LTM_TOP.v" 77 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "address_a WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem3 16 15 " "Error (12005): Actual width (16) of port \"address_a\" on instance \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem3\" is not compatible with the formal port width (15) declared by the instantiated entity" {  } { { "DataDual32Ram.vhd" "mem3" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 107 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "address_b WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem3 16 15 " "Error (12005): Actual width (16) of port \"address_b\" on instance \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem3\" is not compatible with the formal port width (15) declared by the instantiated entity" {  } { { "DataDual32Ram.vhd" "mem3" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 107 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "address_a WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem2 16 15 " "Error (12005): Actual width (16) of port \"address_a\" on instance \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem2\" is not compatible with the formal port width (15) declared by the instantiated entity" {  } { { "DataDual32Ram.vhd" "mem2" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 105 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "address_b WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem2 16 15 " "Error (12005): Actual width (16) of port \"address_b\" on instance \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem2\" is not compatible with the formal port width (15) declared by the instantiated entity" {  } { { "DataDual32Ram.vhd" "mem2" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 105 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "address_a WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem1 16 15 " "Error (12005): Actual width (16) of port \"address_a\" on instance \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem1\" is not compatible with the formal port width (15) declared by the instantiated entity" {  } { { "DataDual32Ram.vhd" "mem1" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 103 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "address_b WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem1 16 15 " "Error (12005): Actual width (16) of port \"address_b\" on instance \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem1\" is not compatible with the formal port width (15) declared by the instantiated entity" {  } { { "DataDual32Ram.vhd" "mem1" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 103 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "address_a WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0 16 15 " "Error (12005): Actual width (16) of port \"address_a\" on instance \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\" is not compatible with the formal port width (15) declared by the instantiated entity" {  } { { "DataDual32Ram.vhd" "mem0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 101 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Error" "ESGN_PORT_INTERFACE_INCOMPATIBLE" "address_b WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0 16 15 " "Error (12005): Actual width (16) of port \"address_b\" on instance \"WPU_2DWPU:Processor\|DataRam8PortManager:MemInterface\|DataDual32Ram:memory\|DataRAM:mem0\" is not compatible with the formal port width (15) declared by the instantiated entity" {  } { { "DataDual32Ram.vhd" "mem0" { Text "D:/Frooxius/Projects/Software/Applications/WPU Series/2D WPU/src/FPGA/DataDual32Ram.vhd" 101 0 0 } }  } 0 12005 "Actual width (%3!d!) of port \"%1!s!\" on instance \"%2!s!\" is not compatible with the formal port width (%4!d!) declared by the instantiated entity" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 43 s Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 8 errors, 43 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Error: Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 19 16:00:39 2012 " "Error: Processing ended: Fri Oct 19 16:00:39 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Error: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Error: Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 43 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 10 errors, 43 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
