#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Fri Oct 12 23:36:18 2018
# Process ID: 1028
# Current directory: C:/Users/Seacow/Desktop/lab1/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2884 C:\Users\Seacow\Desktop\lab1\lab1\lab1.xpr
# Log file: C:/Users/Seacow/Desktop/lab1/lab1/vivado.log
# Journal file: C:/Users/Seacow/Desktop/lab1/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Seacow/Desktop/lab1/lab1/lab1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 786.180 ; gain = 70.367
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Oct 12 23:37:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/Seacow/Desktop/lab1/lab1/lab1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Seacow/Desktop/lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFMTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Seacow/Desktop/lab1/lab1/lab1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFMTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seacow/Desktop/lab1/lab1/lab1.srcs/sources_1/new/IFM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seacow/Desktop/lab1/lab1/lab1.srcs/sources_1/new/IF_IDLatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_IDLatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seacow/Desktop/lab1/lab1/lab1.srcs/sources_1/new/IM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seacow/Desktop/lab1/lab1/lab1.srcs/sources_1/new/InstrucMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrucMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seacow/Desktop/lab1/lab1/lab1.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seacow/Desktop/lab1/lab1/lab1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Seacow/Desktop/lab1/lab1/lab1.srcs/sources_1/new/IFMTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFMTest
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Seacow/Desktop/lab1/lab1/lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f22cd5520844cebaf3fe98df84b9c0a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFMTest_behav xil_defaultlib.IFMTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.InstrucMem
Compiling module xil_defaultlib.IF_IDLatch
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IFM
Compiling module xil_defaultlib.IFMTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFMTest_behav

****** Webtalk v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Seacow/Desktop/lab1/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/IFMTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Seacow/Desktop/lab1/lab1/lab1.sim/sim_1/behav/xsim/xsim.dir/IFMTest_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct 12 23:39:11 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 12 23:39:11 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 822.543 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Seacow/Desktop/lab1/lab1/lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFMTest_behav -key {Behavioral:sim_1:Functional:IFMTest} -tclbatch {IFMTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source IFMTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFMTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 841.434 ; gain = 18.891
