verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../BlockDesigns/ButtonTest/ButtonTest/ipshared/ec67/hdl" --include "../../../../BlockDesigns/ButtonTest/ButtonTest/ipshared/8cdf/hdl" --include "../../../../BlockDesigns/ButtonTest/ButtonTest/ipshared/4e49" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_zynq_ultra_ps_e_0_1/sim/ButtonTest_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0_clk_wiz.v" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_clk_wiz_0_0/ButtonTest_clk_wiz_0_0.v" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_xbar_0/sim/ButtonTest_xbar_0.v" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_ds_0/sim/ButtonTest_auto_ds_0.v" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_pc_0/sim/ButtonTest_auto_pc_0.v" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_ds_1/sim/ButtonTest_auto_ds_1.v" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/ip/ButtonTest_auto_pc_1/sim/ButtonTest_auto_pc_1.v" \
"../../../../BlockDesigns/ButtonTest/ButtonTest/sim/ButtonTest.v" \

verilog xil_defaultlib "glbl.v"

nosort
