# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.22

# Default target executed when no arguments are given to make.
default_target: all
.PHONY : default_target

# Allow only one "make -f Makefile2" at a time, but pass parallelism.
.NOTPARALLEL:

#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:

# Disable VCS-based implicit rules.
% : %,v

# Disable VCS-based implicit rules.
% : RCS/%

# Disable VCS-based implicit rules.
% : RCS/%,v

# Disable VCS-based implicit rules.
% : SCCS/s.%

# Disable VCS-based implicit rules.
% : s.%

.SUFFIXES: .hpux_make_needs_suffix_list

# Command-line flag to silence nested $(MAKE).
$(VERBOSE)MAKESILENT = -s

#Suppress display of executed commands.
$(VERBOSE).SILENT:

# A target that is always out of date.
cmake_force:
.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E rm -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/nouran/OpenFPGA

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/nouran/OpenFPGA/build

#=============================================================================
# Targets provided globally by CMake.

# Special rule for the target test
test:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running tests..."
	/usr/bin/ctest --force-new-ctest-process $(ARGS)
.PHONY : test

# Special rule for the target test
test/fast: test
.PHONY : test/fast

# Special rule for the target edit_cache
edit_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "No interactive CMake dialog available..."
	/usr/bin/cmake -E echo No\ interactive\ CMake\ dialog\ available.
.PHONY : edit_cache

# Special rule for the target edit_cache
edit_cache/fast: edit_cache
.PHONY : edit_cache/fast

# Special rule for the target rebuild_cache
rebuild_cache:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Running CMake to regenerate build system..."
	/usr/bin/cmake --regenerate-during-build -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR)
.PHONY : rebuild_cache

# Special rule for the target rebuild_cache
rebuild_cache/fast: rebuild_cache
.PHONY : rebuild_cache/fast

# Special rule for the target list_install_components
list_install_components:
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Available install components are: \"Unspecified\""
.PHONY : list_install_components

# Special rule for the target list_install_components
list_install_components/fast: list_install_components
.PHONY : list_install_components/fast

# Special rule for the target install
install: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/usr/bin/cmake -P cmake_install.cmake
.PHONY : install

# Special rule for the target install
install/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Install the project..."
	/usr/bin/cmake -P cmake_install.cmake
.PHONY : install/fast

# Special rule for the target install/local
install/local: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/usr/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local

# Special rule for the target install/local
install/local/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing only the local directory..."
	/usr/bin/cmake -DCMAKE_INSTALL_LOCAL_ONLY=1 -P cmake_install.cmake
.PHONY : install/local/fast

# Special rule for the target install/strip
install/strip: preinstall
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/usr/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip

# Special rule for the target install/strip
install/strip/fast: preinstall/fast
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --cyan "Installing the project stripped..."
	/usr/bin/cmake -DCMAKE_INSTALL_DO_STRIP=1 -P cmake_install.cmake
.PHONY : install/strip/fast

# The main all target
all: cmake_check_build_system
	cd /home/nouran/OpenFPGA/build && $(CMAKE_COMMAND) -E cmake_progress_start /home/nouran/OpenFPGA/build/CMakeFiles /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/libs/libarchfpga//CMakeFiles/progress.marks
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/all
	$(CMAKE_COMMAND) -E cmake_progress_start /home/nouran/OpenFPGA/build/CMakeFiles 0
.PHONY : all

# The main clean target
clean:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/clean
.PHONY : clean

# The main clean target
clean/fast: clean
.PHONY : clean/fast

# Prepare targets for installation.
preinstall: all
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/preinstall
.PHONY : preinstall

# Prepare targets for installation.
preinstall/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/preinstall
.PHONY : preinstall/fast

# clear depends
depend:
	cd /home/nouran/OpenFPGA/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 1
.PHONY : depend

# Convenience name for target.
vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/rule:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/rule
.PHONY : vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/rule

# Convenience name for target.
libarchfpga: vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/rule
.PHONY : libarchfpga

# fast build rule for target.
libarchfpga/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build
.PHONY : libarchfpga/fast

# Convenience name for target.
vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/rule:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/rule
.PHONY : vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/rule

# Convenience name for target.
read_arch: vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/rule
.PHONY : read_arch

# fast build rule for target.
read_arch/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/build
.PHONY : read_arch/fast

# Convenience name for target.
vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/rule:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/rule
.PHONY : vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/rule

# Convenience name for target.
write_arch_bb: vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/rule
.PHONY : write_arch_bb

# fast build rule for target.
write_arch_bb/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/build
.PHONY : write_arch_bb/fast

# Convenience name for target.
vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/archfpga-execs.dir/rule:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/archfpga-execs.dir/rule
.PHONY : vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/archfpga-execs.dir/rule

# Convenience name for target.
archfpga-execs: vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/archfpga-execs.dir/rule
.PHONY : archfpga-execs

# fast build rule for target.
archfpga-execs/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/archfpga-execs.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/archfpga-execs.dir/build
.PHONY : archfpga-execs/fast

# Convenience name for target.
vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/rule:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f CMakeFiles/Makefile2 vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/rule
.PHONY : vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/rule

# Convenience name for target.
test_archfpga: vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/rule
.PHONY : test_archfpga

# fast build rule for target.
test_archfpga/fast:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/build
.PHONY : test_archfpga/fast

src/arch_check.o: src/arch_check.cpp.o
.PHONY : src/arch_check.o

# target to build an object file
src/arch_check.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_check.cpp.o
.PHONY : src/arch_check.cpp.o

src/arch_check.i: src/arch_check.cpp.i
.PHONY : src/arch_check.i

# target to preprocess a source file
src/arch_check.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_check.cpp.i
.PHONY : src/arch_check.cpp.i

src/arch_check.s: src/arch_check.cpp.s
.PHONY : src/arch_check.s

# target to generate assembly for a file
src/arch_check.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_check.cpp.s
.PHONY : src/arch_check.cpp.s

src/arch_error.o: src/arch_error.cpp.o
.PHONY : src/arch_error.o

# target to build an object file
src/arch_error.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_error.cpp.o
.PHONY : src/arch_error.cpp.o

src/arch_error.i: src/arch_error.cpp.i
.PHONY : src/arch_error.i

# target to preprocess a source file
src/arch_error.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_error.cpp.i
.PHONY : src/arch_error.cpp.i

src/arch_error.s: src/arch_error.cpp.s
.PHONY : src/arch_error.s

# target to generate assembly for a file
src/arch_error.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_error.cpp.s
.PHONY : src/arch_error.cpp.s

src/arch_util.o: src/arch_util.cpp.o
.PHONY : src/arch_util.o

# target to build an object file
src/arch_util.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_util.cpp.o
.PHONY : src/arch_util.cpp.o

src/arch_util.i: src/arch_util.cpp.i
.PHONY : src/arch_util.i

# target to preprocess a source file
src/arch_util.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_util.cpp.i
.PHONY : src/arch_util.cpp.i

src/arch_util.s: src/arch_util.cpp.s
.PHONY : src/arch_util.s

# target to generate assembly for a file
src/arch_util.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/arch_util.cpp.s
.PHONY : src/arch_util.cpp.s

src/device_grid.o: src/device_grid.cpp.o
.PHONY : src/device_grid.o

# target to build an object file
src/device_grid.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/device_grid.cpp.o
.PHONY : src/device_grid.cpp.o

src/device_grid.i: src/device_grid.cpp.i
.PHONY : src/device_grid.i

# target to preprocess a source file
src/device_grid.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/device_grid.cpp.i
.PHONY : src/device_grid.cpp.i

src/device_grid.s: src/device_grid.cpp.s
.PHONY : src/device_grid.s

# target to generate assembly for a file
src/device_grid.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/device_grid.cpp.s
.PHONY : src/device_grid.cpp.s

src/echo_arch.o: src/echo_arch.cpp.o
.PHONY : src/echo_arch.o

# target to build an object file
src/echo_arch.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/echo_arch.cpp.o
.PHONY : src/echo_arch.cpp.o

src/echo_arch.i: src/echo_arch.cpp.i
.PHONY : src/echo_arch.i

# target to preprocess a source file
src/echo_arch.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/echo_arch.cpp.i
.PHONY : src/echo_arch.cpp.i

src/echo_arch.s: src/echo_arch.cpp.s
.PHONY : src/echo_arch.s

# target to generate assembly for a file
src/echo_arch.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/echo_arch.cpp.s
.PHONY : src/echo_arch.cpp.s

src/histogram.o: src/histogram.cpp.o
.PHONY : src/histogram.o

# target to build an object file
src/histogram.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/histogram.cpp.o
.PHONY : src/histogram.cpp.o

src/histogram.i: src/histogram.cpp.i
.PHONY : src/histogram.i

# target to preprocess a source file
src/histogram.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/histogram.cpp.i
.PHONY : src/histogram.cpp.i

src/histogram.s: src/histogram.cpp.s
.PHONY : src/histogram.s

# target to generate assembly for a file
src/histogram.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/histogram.cpp.s
.PHONY : src/histogram.cpp.s

src/main.o: src/main.cpp.o
.PHONY : src/main.o

# target to build an object file
src/main.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/src/main.cpp.o
.PHONY : src/main.cpp.o

src/main.i: src/main.cpp.i
.PHONY : src/main.i

# target to preprocess a source file
src/main.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/src/main.cpp.i
.PHONY : src/main.cpp.i

src/main.s: src/main.cpp.s
.PHONY : src/main.s

# target to generate assembly for a file
src/main.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/read_arch.dir/src/main.cpp.s
.PHONY : src/main.cpp.s

src/parse_switchblocks.o: src/parse_switchblocks.cpp.o
.PHONY : src/parse_switchblocks.o

# target to build an object file
src/parse_switchblocks.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/parse_switchblocks.cpp.o
.PHONY : src/parse_switchblocks.cpp.o

src/parse_switchblocks.i: src/parse_switchblocks.cpp.i
.PHONY : src/parse_switchblocks.i

# target to preprocess a source file
src/parse_switchblocks.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/parse_switchblocks.cpp.i
.PHONY : src/parse_switchblocks.cpp.i

src/parse_switchblocks.s: src/parse_switchblocks.cpp.s
.PHONY : src/parse_switchblocks.s

# target to generate assembly for a file
src/parse_switchblocks.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/parse_switchblocks.cpp.s
.PHONY : src/parse_switchblocks.cpp.s

src/physical_types.o: src/physical_types.cpp.o
.PHONY : src/physical_types.o

# target to build an object file
src/physical_types.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/physical_types.cpp.o
.PHONY : src/physical_types.cpp.o

src/physical_types.i: src/physical_types.cpp.i
.PHONY : src/physical_types.i

# target to preprocess a source file
src/physical_types.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/physical_types.cpp.i
.PHONY : src/physical_types.cpp.i

src/physical_types.s: src/physical_types.cpp.s
.PHONY : src/physical_types.s

# target to generate assembly for a file
src/physical_types.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/physical_types.cpp.s
.PHONY : src/physical_types.cpp.s

src/physical_types_util.o: src/physical_types_util.cpp.o
.PHONY : src/physical_types_util.o

# target to build an object file
src/physical_types_util.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/physical_types_util.cpp.o
.PHONY : src/physical_types_util.cpp.o

src/physical_types_util.i: src/physical_types_util.cpp.i
.PHONY : src/physical_types_util.i

# target to preprocess a source file
src/physical_types_util.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/physical_types_util.cpp.i
.PHONY : src/physical_types_util.cpp.i

src/physical_types_util.s: src/physical_types_util.cpp.s
.PHONY : src/physical_types_util.s

# target to generate assembly for a file
src/physical_types_util.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/physical_types_util.cpp.s
.PHONY : src/physical_types_util.cpp.s

src/read_fpga_interchange_arch.o: src/read_fpga_interchange_arch.cpp.o
.PHONY : src/read_fpga_interchange_arch.o

# target to build an object file
src/read_fpga_interchange_arch.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_fpga_interchange_arch.cpp.o
.PHONY : src/read_fpga_interchange_arch.cpp.o

src/read_fpga_interchange_arch.i: src/read_fpga_interchange_arch.cpp.i
.PHONY : src/read_fpga_interchange_arch.i

# target to preprocess a source file
src/read_fpga_interchange_arch.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_fpga_interchange_arch.cpp.i
.PHONY : src/read_fpga_interchange_arch.cpp.i

src/read_fpga_interchange_arch.s: src/read_fpga_interchange_arch.cpp.s
.PHONY : src/read_fpga_interchange_arch.s

# target to generate assembly for a file
src/read_fpga_interchange_arch.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_fpga_interchange_arch.cpp.s
.PHONY : src/read_fpga_interchange_arch.cpp.s

src/read_xml_arch_file.o: src/read_xml_arch_file.cpp.o
.PHONY : src/read_xml_arch_file.o

# target to build an object file
src/read_xml_arch_file.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_xml_arch_file.cpp.o
.PHONY : src/read_xml_arch_file.cpp.o

src/read_xml_arch_file.i: src/read_xml_arch_file.cpp.i
.PHONY : src/read_xml_arch_file.i

# target to preprocess a source file
src/read_xml_arch_file.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_xml_arch_file.cpp.i
.PHONY : src/read_xml_arch_file.cpp.i

src/read_xml_arch_file.s: src/read_xml_arch_file.cpp.s
.PHONY : src/read_xml_arch_file.s

# target to generate assembly for a file
src/read_xml_arch_file.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_xml_arch_file.cpp.s
.PHONY : src/read_xml_arch_file.cpp.s

src/read_xml_util.o: src/read_xml_util.cpp.o
.PHONY : src/read_xml_util.o

# target to build an object file
src/read_xml_util.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_xml_util.cpp.o
.PHONY : src/read_xml_util.cpp.o

src/read_xml_util.i: src/read_xml_util.cpp.i
.PHONY : src/read_xml_util.i

# target to preprocess a source file
src/read_xml_util.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_xml_util.cpp.i
.PHONY : src/read_xml_util.cpp.i

src/read_xml_util.s: src/read_xml_util.cpp.s
.PHONY : src/read_xml_util.s

# target to generate assembly for a file
src/read_xml_util.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/read_xml_util.cpp.s
.PHONY : src/read_xml_util.cpp.s

src/write_arch_bb.o: src/write_arch_bb.cpp.o
.PHONY : src/write_arch_bb.o

# target to build an object file
src/write_arch_bb.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/src/write_arch_bb.cpp.o
.PHONY : src/write_arch_bb.cpp.o

src/write_arch_bb.i: src/write_arch_bb.cpp.i
.PHONY : src/write_arch_bb.i

# target to preprocess a source file
src/write_arch_bb.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/src/write_arch_bb.cpp.i
.PHONY : src/write_arch_bb.cpp.i

src/write_arch_bb.s: src/write_arch_bb.cpp.s
.PHONY : src/write_arch_bb.s

# target to generate assembly for a file
src/write_arch_bb.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/write_arch_bb.dir/src/write_arch_bb.cpp.s
.PHONY : src/write_arch_bb.cpp.s

src/write_models_bb.o: src/write_models_bb.cpp.o
.PHONY : src/write_models_bb.o

# target to build an object file
src/write_models_bb.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/write_models_bb.cpp.o
.PHONY : src/write_models_bb.cpp.o

src/write_models_bb.i: src/write_models_bb.cpp.i
.PHONY : src/write_models_bb.i

# target to preprocess a source file
src/write_models_bb.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/write_models_bb.cpp.i
.PHONY : src/write_models_bb.cpp.i

src/write_models_bb.s: src/write_models_bb.cpp.s
.PHONY : src/write_models_bb.s

# target to generate assembly for a file
src/write_models_bb.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/libarchfpga.dir/src/write_models_bb.cpp.s
.PHONY : src/write_models_bb.cpp.s

test/main.o: test/main.cpp.o
.PHONY : test/main.o

# target to build an object file
test/main.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/test/main.cpp.o
.PHONY : test/main.cpp.o

test/main.i: test/main.cpp.i
.PHONY : test/main.i

# target to preprocess a source file
test/main.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/test/main.cpp.i
.PHONY : test/main.cpp.i

test/main.s: test/main.cpp.s
.PHONY : test/main.s

# target to generate assembly for a file
test/main.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/test/main.cpp.s
.PHONY : test/main.cpp.s

test/test_read_xml_arch_file.o: test/test_read_xml_arch_file.cpp.o
.PHONY : test/test_read_xml_arch_file.o

# target to build an object file
test/test_read_xml_arch_file.cpp.o:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/test/test_read_xml_arch_file.cpp.o
.PHONY : test/test_read_xml_arch_file.cpp.o

test/test_read_xml_arch_file.i: test/test_read_xml_arch_file.cpp.i
.PHONY : test/test_read_xml_arch_file.i

# target to preprocess a source file
test/test_read_xml_arch_file.cpp.i:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/test/test_read_xml_arch_file.cpp.i
.PHONY : test/test_read_xml_arch_file.cpp.i

test/test_read_xml_arch_file.s: test/test_read_xml_arch_file.cpp.s
.PHONY : test/test_read_xml_arch_file.s

# target to generate assembly for a file
test/test_read_xml_arch_file.cpp.s:
	cd /home/nouran/OpenFPGA/build && $(MAKE) $(MAKESILENT) -f vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/build.make vtr-verilog-to-routing/libs/libarchfpga/CMakeFiles/test_archfpga.dir/test/test_read_xml_arch_file.cpp.s
.PHONY : test/test_read_xml_arch_file.cpp.s

# Help Target
help:
	@echo "The following are some of the valid targets for this Makefile:"
	@echo "... all (the default if no target is provided)"
	@echo "... clean"
	@echo "... depend"
	@echo "... edit_cache"
	@echo "... install"
	@echo "... install/local"
	@echo "... install/strip"
	@echo "... list_install_components"
	@echo "... rebuild_cache"
	@echo "... test"
	@echo "... archfpga-execs"
	@echo "... libarchfpga"
	@echo "... read_arch"
	@echo "... test_archfpga"
	@echo "... write_arch_bb"
	@echo "... src/arch_check.o"
	@echo "... src/arch_check.i"
	@echo "... src/arch_check.s"
	@echo "... src/arch_error.o"
	@echo "... src/arch_error.i"
	@echo "... src/arch_error.s"
	@echo "... src/arch_util.o"
	@echo "... src/arch_util.i"
	@echo "... src/arch_util.s"
	@echo "... src/device_grid.o"
	@echo "... src/device_grid.i"
	@echo "... src/device_grid.s"
	@echo "... src/echo_arch.o"
	@echo "... src/echo_arch.i"
	@echo "... src/echo_arch.s"
	@echo "... src/histogram.o"
	@echo "... src/histogram.i"
	@echo "... src/histogram.s"
	@echo "... src/main.o"
	@echo "... src/main.i"
	@echo "... src/main.s"
	@echo "... src/parse_switchblocks.o"
	@echo "... src/parse_switchblocks.i"
	@echo "... src/parse_switchblocks.s"
	@echo "... src/physical_types.o"
	@echo "... src/physical_types.i"
	@echo "... src/physical_types.s"
	@echo "... src/physical_types_util.o"
	@echo "... src/physical_types_util.i"
	@echo "... src/physical_types_util.s"
	@echo "... src/read_fpga_interchange_arch.o"
	@echo "... src/read_fpga_interchange_arch.i"
	@echo "... src/read_fpga_interchange_arch.s"
	@echo "... src/read_xml_arch_file.o"
	@echo "... src/read_xml_arch_file.i"
	@echo "... src/read_xml_arch_file.s"
	@echo "... src/read_xml_util.o"
	@echo "... src/read_xml_util.i"
	@echo "... src/read_xml_util.s"
	@echo "... src/write_arch_bb.o"
	@echo "... src/write_arch_bb.i"
	@echo "... src/write_arch_bb.s"
	@echo "... src/write_models_bb.o"
	@echo "... src/write_models_bb.i"
	@echo "... src/write_models_bb.s"
	@echo "... test/main.o"
	@echo "... test/main.i"
	@echo "... test/main.s"
	@echo "... test/test_read_xml_arch_file.o"
	@echo "... test/test_read_xml_arch_file.i"
	@echo "... test/test_read_xml_arch_file.s"
.PHONY : help



#=============================================================================
# Special targets to cleanup operation of make.

# Special rule to run CMake to check the build system integrity.
# No rule that depends on this can have commands that come from listfiles
# because they might be regenerated.
cmake_check_build_system:
	cd /home/nouran/OpenFPGA/build && $(CMAKE_COMMAND) -S$(CMAKE_SOURCE_DIR) -B$(CMAKE_BINARY_DIR) --check-build-system CMakeFiles/Makefile.cmake 0
.PHONY : cmake_check_build_system

