module mux4x1_bh(Y,I,sel);
output reg Y;
input [3:0] I;
input [1:0] sel;

always@(Y,I,sel)
  case(sel)
  2'd0:Y=I[0];
  2'd1:Y=I[1];
  2'd2:Y=I[2];
  2'd3:Y=I[3];
  default:$display("error");
  endcase
endmodule
