<def f='tvm/src/tir/transforms/ir_utils.h' l='245' ll='275'/>
<use f='tvm/src/tir/transforms/ir_utils.h' l='247'/>
<size>88</size>
<doc f='tvm/src/tir/transforms/ir_utils.h' l='237'>/*!
 *\brief Context helper to update domain map within conditional scope.
 *
 * Assume the condition is `0 &lt;= i &amp;&amp; i &lt; 9` and global domain of i is [0, 20], thus `bounds[i]` is
 * [0, 8]. Then `With&lt;ConditionalBoundsContext&gt; ctx(condition, &amp;relax_map, &amp;hint_map, true)` step
 *into scope where dom_map[i] is [0, 8] and `With&lt;ConditionalBoundsContext&gt; ctx(condition,
 *&amp;relax_map, &amp;hint_map, false)` step into scope where dom_map[i] is [9, 20]
 */</doc>
<fun r='_ZN3tvm3tir24ConditionalBoundsContextC1ERKNS_8PrimExprEPSt13unordered_mapIPKNS0_7VarNodeENS_5arith6IntSetESt4hashIS8_ESt8equal_toIS8_ESaISt4pairIKS8_SA_EEESK_b'/>
<fun r='_ZN3tvm3tir24ConditionalBoundsContext14EnterWithScopeEv'/>
<fun r='_ZN3tvm3tir24ConditionalBoundsContext13ExitWithScopeEv'/>
<fun r='_ZN3tvm3tir24ConditionalBoundsContext25GetVarBoundsFromConditionEv'/>
<mbr r='tvm::tir::ConditionalBoundsContext::condition_' o='0' t='const tvm::PrimExpr &amp;'/>
<mbr r='tvm::tir::ConditionalBoundsContext::relax_map_' o='64' t='std::unordered_map&lt;const VarNode *, arith::IntSet&gt; *'/>
<mbr r='tvm::tir::ConditionalBoundsContext::hint_map_' o='128' t='std::unordered_map&lt;const VarNode *, arith::IntSet&gt; *'/>
<mbr r='tvm::tir::ConditionalBoundsContext::is_true_branch_' o='192' t='bool'/>
<mbr r='tvm::tir::ConditionalBoundsContext::origin_map_' o='256' t='std::unordered_map&lt;const VarNode *, arith::IntSet&gt;'/>
<use f='tvm/src/tir/analysis/block_access_region_detector.cc' l='173' c='_ZN3tvm3tir22BlockReadWriteDetector10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<use f='tvm/src/tir/analysis/block_access_region_detector.cc' l='178' c='_ZN3tvm3tir22BlockReadWriteDetector10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<use f='tvm/src/tir/analysis/block_access_region_detector.cc' l='216' c='_ZN3tvm3tir22BlockReadWriteDetector10VisitExpr_EPKNS0_8CallNodeE'/>
<use f='tvm/src/tir/analysis/block_access_region_detector.cc' l='221' c='_ZN3tvm3tir22BlockReadWriteDetector10VisitExpr_EPKNS0_8CallNodeE'/>
<size>88</size>
<use f='tvm/src/tir/transforms/compact_buffer_region.cc' l='184' c='_ZN3tvm3tir27BufferAccessRegionCollector10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<use f='tvm/src/tir/transforms/compact_buffer_region.cc' l='189' c='_ZN3tvm3tir27BufferAccessRegionCollector10VisitStmt_EPKNS0_14IfThenElseNodeE'/>
<use f='tvm/src/tir/transforms/compact_buffer_region.cc' l='200' c='_ZN3tvm3tir27BufferAccessRegionCollector10VisitExpr_EPKNS0_8CallNodeE'/>
<use f='tvm/src/tir/transforms/compact_buffer_region.cc' l='205' c='_ZN3tvm3tir27BufferAccessRegionCollector10VisitExpr_EPKNS0_8CallNodeE'/>
<size>88</size>
