###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       112799   # Number of WRITE/WRITEP commands
num_reads_done                 =      1070645   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       837231   # Number of read row buffer hits
num_read_cmds                  =      1070641   # Number of READ/READP commands
num_writes_done                =       112799   # Number of read requests issued
num_write_row_hits             =        75945   # Number of write row buffer hits
num_act_cmds                   =       271584   # Number of ACT commands
num_pre_cmds                   =       271557   # Number of PRE commands
num_ondemand_pres              =       248365   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9495327   # Cyles of rank active rank.0
rank_active_cycles.1           =      9244961   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       504673   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       755039   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1119112   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18775   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8534   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3091   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3083   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3872   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1583   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1266   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1894   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          937   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21297   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =           40   # Write cmd latency (cycles)
write_latency[40-59]           =           43   # Write cmd latency (cycles)
write_latency[60-79]           =           98   # Write cmd latency (cycles)
write_latency[80-99]           =          177   # Write cmd latency (cycles)
write_latency[100-119]         =          282   # Write cmd latency (cycles)
write_latency[120-139]         =          461   # Write cmd latency (cycles)
write_latency[140-159]         =          741   # Write cmd latency (cycles)
write_latency[160-179]         =         1235   # Write cmd latency (cycles)
write_latency[180-199]         =         1733   # Write cmd latency (cycles)
write_latency[200-]            =       107974   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       324699   # Read request latency (cycles)
read_latency[40-59]            =       117324   # Read request latency (cycles)
read_latency[60-79]            =       126284   # Read request latency (cycles)
read_latency[80-99]            =        71391   # Read request latency (cycles)
read_latency[100-119]          =        57156   # Read request latency (cycles)
read_latency[120-139]          =        50045   # Read request latency (cycles)
read_latency[140-159]          =        37987   # Read request latency (cycles)
read_latency[160-179]          =        31708   # Read request latency (cycles)
read_latency[180-199]          =        26854   # Read request latency (cycles)
read_latency[200-]             =       227193   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.63093e+08   # Write energy
read_energy                    =  4.31682e+09   # Read energy
act_energy                     =  7.43054e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.42243e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.62419e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92508e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76886e+09   # Active standby energy rank.1
average_read_latency           =      154.695   # Average read request latency (cycles)
average_interarrival           =      8.44957   # Average request interarrival latency (cycles)
total_energy                   =  1.86262e+10   # Total energy (pJ)
average_power                  =      1862.62   # Average power (mW)
average_bandwidth              =      10.0987   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       113960   # Number of WRITE/WRITEP commands
num_reads_done                 =      1117604   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       889302   # Number of read row buffer hits
num_read_cmds                  =      1117599   # Number of READ/READP commands
num_writes_done                =       113960   # Number of read requests issued
num_write_row_hits             =        75075   # Number of write row buffer hits
num_act_cmds                   =       268526   # Number of ACT commands
num_pre_cmds                   =       268495   # Number of PRE commands
num_ondemand_pres              =       244252   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9392631   # Cyles of rank active rank.0
rank_active_cycles.1           =      9372269   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       607369   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       627731   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1167466   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18760   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8455   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3007   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3058   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3887   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1542   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1300   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1939   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          830   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21320   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =           48   # Write cmd latency (cycles)
write_latency[40-59]           =           45   # Write cmd latency (cycles)
write_latency[60-79]           =          106   # Write cmd latency (cycles)
write_latency[80-99]           =          196   # Write cmd latency (cycles)
write_latency[100-119]         =          328   # Write cmd latency (cycles)
write_latency[120-139]         =          486   # Write cmd latency (cycles)
write_latency[140-159]         =          811   # Write cmd latency (cycles)
write_latency[160-179]         =         1164   # Write cmd latency (cycles)
write_latency[180-199]         =         1773   # Write cmd latency (cycles)
write_latency[200-]            =       108990   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       339569   # Read request latency (cycles)
read_latency[40-59]            =       127798   # Read request latency (cycles)
read_latency[60-79]            =       133764   # Read request latency (cycles)
read_latency[80-99]            =        76744   # Read request latency (cycles)
read_latency[100-119]          =        60758   # Read request latency (cycles)
read_latency[120-139]          =        52898   # Read request latency (cycles)
read_latency[140-159]          =        40807   # Read request latency (cycles)
read_latency[160-179]          =        33801   # Read request latency (cycles)
read_latency[180-199]          =        28171   # Read request latency (cycles)
read_latency[200-]             =       223289   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.68888e+08   # Write energy
read_energy                    =  4.50616e+09   # Read energy
act_energy                     =  7.34687e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.91537e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.01311e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.861e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8483e+09   # Active standby energy rank.1
average_read_latency           =      145.039   # Average read request latency (cycles)
average_interarrival           =      8.11943   # Average request interarrival latency (cycles)
total_energy                   =  1.88165e+10   # Total energy (pJ)
average_power                  =      1881.65   # Average power (mW)
average_bandwidth              =      10.5093   # Average bandwidth
