Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 23:45:37 2024
| Host         : ArchDesktop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.027        0.000                      0                  120        0.313        0.000                      0                  120        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.027        0.000                      0                  120        0.313        0.000                      0                  120        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/count.count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 4.517ns (56.618%)  route 3.461ns (43.382%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 f  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.019    12.815    SevenSegmentDisplay/count20_in
    SLICE_X64Y16         LUT4 (Prop_lut4_I2_O)        0.313    13.128 r  SevenSegmentDisplay/count.count[2]_i_1/O
                         net (fo=1, routed)           0.000    13.128    SevenSegmentDisplay/count[2]
    SLICE_X64Y16         FDCE                                         r  SevenSegmentDisplay/count.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.512    14.853    SevenSegmentDisplay/CLK
    SLICE_X64Y16         FDCE                                         r  SevenSegmentDisplay/count.count_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X64Y16         FDCE (Setup_fdce_C_D)        0.077    15.155    SevenSegmentDisplay/count.count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -13.128    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.042ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/countReg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 4.543ns (56.759%)  route 3.461ns (43.241%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 f  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          1.019    12.815    SevenSegmentDisplay/count20_in
    SLICE_X64Y16         LUT2 (Prop_lut2_I1_O)        0.339    13.154 r  SevenSegmentDisplay/countReg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.154    SevenSegmentDisplay/count[0]
    SLICE_X64Y16         FDCE                                         r  SevenSegmentDisplay/countReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.512    14.853    SevenSegmentDisplay/CLK
    SLICE_X64Y16         FDCE                                         r  SevenSegmentDisplay/countReg_reg[0]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X64Y16         FDCE (Setup_fdce_C_D)        0.118    15.196    SevenSegmentDisplay/countReg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -13.154    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/count.count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 4.517ns (57.870%)  route 3.288ns (42.130%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 f  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          0.846    12.643    SevenSegmentDisplay/count20_in
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.313    12.956 r  SevenSegmentDisplay/count.count[4]_i_1/O
                         net (fo=1, routed)           0.000    12.956    SevenSegmentDisplay/count[4]
    SLICE_X62Y16         FDCE                                         r  SevenSegmentDisplay/count.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.512    14.853    SevenSegmentDisplay/CLK
    SLICE_X62Y16         FDCE                                         r  SevenSegmentDisplay/count.count_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.029    15.107    SevenSegmentDisplay/count.count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/anodesEnableReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 4.517ns (57.727%)  route 3.308ns (42.273%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 f  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          0.866    12.662    SevenSegmentDisplay/count20_in
    SLICE_X64Y18         LUT4 (Prop_lut4_I2_O)        0.313    12.975 r  SevenSegmentDisplay/anodesEnableReg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.975    SevenSegmentDisplay/anodesEnableReg[0]_i_1_n_0
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.509    14.850    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[0]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         FDPE (Setup_fdpe_C_D)        0.077    15.152    SevenSegmentDisplay/anodesEnableReg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/anodesEnableReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 4.543ns (57.867%)  route 3.308ns (42.133%))
  Logic Levels:           15  (CARRY4=11 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 r  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          0.866    12.662    SevenSegmentDisplay/count20_in
    SLICE_X64Y18         LUT5 (Prop_lut5_I2_O)        0.339    13.001 r  SevenSegmentDisplay/anodesEnableReg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.001    SevenSegmentDisplay/anodesEnableReg[1]_i_1_n_0
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.509    14.850    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[1]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         FDPE (Setup_fdpe_C_D)        0.118    15.193    SevenSegmentDisplay/anodesEnableReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/count.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 4.511ns (57.837%)  route 3.288ns (42.163%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 f  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          0.846    12.643    SevenSegmentDisplay/count20_in
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.307    12.950 r  SevenSegmentDisplay/count.count[5]_i_1/O
                         net (fo=1, routed)           0.000    12.950    SevenSegmentDisplay/count[5]
    SLICE_X62Y16         FDCE                                         r  SevenSegmentDisplay/count.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.512    14.853    SevenSegmentDisplay/CLK
    SLICE_X62Y16         FDCE                                         r  SevenSegmentDisplay/count.count_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y16         FDCE (Setup_fdce_C_D)        0.075    15.153    SevenSegmentDisplay/count.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -12.950    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.208ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/anodesEnableReg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 3.786ns (48.553%)  route 4.012ns (51.447%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.077 r  SevenSegmentDisplay/count.count_reg[23]_i_2/O[1]
                         net (fo=3, routed)           1.162    11.239    SevenSegmentDisplay/count.count_reg[23]_i_2_n_6
    SLICE_X64Y20         LUT6 (Prop_lut6_I0_O)        0.303    11.542 r  SevenSegmentDisplay/anodesEnableReg[3]_i_5/O
                         net (fo=2, routed)           0.720    12.262    SevenSegmentDisplay/anodesEnableReg[3]_i_5_n_0
    SLICE_X64Y17         LUT5 (Prop_lut5_I1_O)        0.124    12.386 r  SevenSegmentDisplay/anodesEnableReg[3]_i_2/O
                         net (fo=2, routed)           0.438    12.824    SevenSegmentDisplay/anodesEnableReg[3]_i_2_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I0_O)        0.124    12.948 r  SevenSegmentDisplay/anodesEnableReg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.948    SevenSegmentDisplay/anodesEnableReg[3]_i_1_n_0
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.509    14.850    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[3]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X64Y18         FDPE (Setup_fdpe_C_D)        0.081    15.156    SevenSegmentDisplay/anodesEnableReg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                  2.208    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/count.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 4.517ns (58.702%)  route 3.178ns (41.298%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 f  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          0.736    12.532    SevenSegmentDisplay/count20_in
    SLICE_X62Y15         LUT2 (Prop_lut2_I1_O)        0.313    12.845 r  SevenSegmentDisplay/count.count[3]_i_1/O
                         net (fo=1, routed)           0.000    12.845    SevenSegmentDisplay/count[3]
    SLICE_X62Y15         FDCE                                         r  SevenSegmentDisplay/count.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.513    14.854    SevenSegmentDisplay/CLK
    SLICE_X62Y15         FDCE                                         r  SevenSegmentDisplay/count.count_reg[3]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDCE (Setup_fdce_C_D)        0.029    15.108    SevenSegmentDisplay/count.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.845    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.268ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/count.count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 4.517ns (58.402%)  route 3.217ns (41.598%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 f  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          0.775    12.572    SevenSegmentDisplay/count20_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.313    12.885 r  SevenSegmentDisplay/count.count[18]_i_1/O
                         net (fo=1, routed)           0.000    12.885    SevenSegmentDisplay/count[18]
    SLICE_X64Y19         FDCE                                         r  SevenSegmentDisplay/count.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508    14.849    SevenSegmentDisplay/CLK
    SLICE_X64Y19         FDCE                                         r  SevenSegmentDisplay/count.count_reg[18]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y19         FDCE (Setup_fdce_C_D)        0.079    15.153    SevenSegmentDisplay/count.count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  2.268    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/controlReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/count.count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.763ns  (logic 4.546ns (58.557%)  route 3.217ns (41.443%))
  Logic Levels:           15  (CARRY4=11 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.629     5.150    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y16         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  SevenSegmentDisplay/controlReg_reg[11]/Q
                         net (fo=1, routed)           1.113     6.781    SevenSegmentDisplay/prescaler[5]
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.905 r  SevenSegmentDisplay/prescaleCountReg[0]_i_17/O
                         net (fo=1, routed)           0.000     6.905    SevenSegmentDisplay/prescaleCountReg[0]_i_17_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.438 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.438    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_10_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.555 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.555    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_8_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.809 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_7/CO[0]
                         net (fo=28, routed)          0.578     8.388    SevenSegmentDisplay/load
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.367     8.755 r  SevenSegmentDisplay/anodesEnableReg[3]_i_9/O
                         net (fo=1, routed)           0.000     8.755    SevenSegmentDisplay/anodesEnableReg[3]_i_9_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.287 r  SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.287    SevenSegmentDisplay/anodesEnableReg_reg[3]_i_3_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.401 r  SevenSegmentDisplay/count.count_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.401    SevenSegmentDisplay/count.count_reg[7]_i_2_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.515 r  SevenSegmentDisplay/count.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.515    SevenSegmentDisplay/count.count_reg[11]_i_2_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.629 r  SevenSegmentDisplay/count.count_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.629    SevenSegmentDisplay/count.count_reg[15]_i_2_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.743 r  SevenSegmentDisplay/count.count_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.743    SevenSegmentDisplay/count.count_reg[19]_i_2_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.857 r  SevenSegmentDisplay/count.count_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.857    SevenSegmentDisplay/count.count_reg[23]_i_2_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 f  SevenSegmentDisplay/count.count_reg[27]_i_2/O[3]
                         net (fo=3, routed)           0.751    10.920    SevenSegmentDisplay/count.count_reg[27]_i_2_n_4
    SLICE_X62Y20         LUT3 (Prop_lut3_I0_O)        0.306    11.226 r  SevenSegmentDisplay/count.count[31]_i_6/O
                         net (fo=1, routed)           0.000    11.226    SevenSegmentDisplay/count.count[31]_i_6_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.796 f  SevenSegmentDisplay/count.count_reg[31]_i_3/CO[2]
                         net (fo=36, routed)          0.775    12.572    SevenSegmentDisplay/count20_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.342    12.914 r  SevenSegmentDisplay/count.count[19]_i_1/O
                         net (fo=1, routed)           0.000    12.914    SevenSegmentDisplay/count[19]
    SLICE_X64Y19         FDCE                                         r  SevenSegmentDisplay/count.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508    14.849    SevenSegmentDisplay/CLK
    SLICE_X64Y19         FDCE                                         r  SevenSegmentDisplay/count.count_reg[19]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X64Y19         FDCE (Setup_fdce_C_D)        0.118    15.192    SevenSegmentDisplay/count.count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                         -12.914    
  -------------------------------------------------------------------
                         slack                                  2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.569%)  route 0.169ns (40.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.589     1.472    SevenSegmentDisplay/CLK
    SLICE_X61Y16         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  SevenSegmentDisplay/prescaleCountReg_reg[11]/Q
                         net (fo=2, routed)           0.169     1.782    SevenSegmentDisplay/prescaleCountReg_reg[11]
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  SevenSegmentDisplay/prescaleCountReg[8]_i_2/O
                         net (fo=1, routed)           0.000     1.827    SevenSegmentDisplay/prescaleCountReg[8]_i_2_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.890 r  SevenSegmentDisplay/prescaleCountReg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    SevenSegmentDisplay/prescaleCountReg_reg[8]_i_1_n_4
    SLICE_X61Y16         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.984    SevenSegmentDisplay/CLK
    SLICE_X61Y16         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.105     1.577    SevenSegmentDisplay/prescaleCountReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.588     1.471    SevenSegmentDisplay/CLK
    SLICE_X61Y17         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SevenSegmentDisplay/prescaleCountReg_reg[15]/Q
                         net (fo=2, routed)           0.169     1.781    SevenSegmentDisplay/prescaleCountReg_reg[15]
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  SevenSegmentDisplay/prescaleCountReg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.826    SevenSegmentDisplay/prescaleCountReg[12]_i_2_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  SevenSegmentDisplay/prescaleCountReg_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    SevenSegmentDisplay/prescaleCountReg_reg[12]_i_1_n_4
    SLICE_X61Y17         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.856     1.983    SevenSegmentDisplay/CLK
    SLICE_X61Y17         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[15]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.105     1.576    SevenSegmentDisplay/prescaleCountReg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.587     1.470    SevenSegmentDisplay/CLK
    SLICE_X61Y18         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SevenSegmentDisplay/prescaleCountReg_reg[19]/Q
                         net (fo=2, routed)           0.170     1.781    SevenSegmentDisplay/prescaleCountReg_reg[19]
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  SevenSegmentDisplay/prescaleCountReg[16]_i_2/O
                         net (fo=1, routed)           0.000     1.826    SevenSegmentDisplay/prescaleCountReg[16]_i_2_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.889 r  SevenSegmentDisplay/prescaleCountReg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    SevenSegmentDisplay/prescaleCountReg_reg[16]_i_1_n_4
    SLICE_X61Y18         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.855     1.982    SevenSegmentDisplay/CLK
    SLICE_X61Y18         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[19]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.105     1.575    SevenSegmentDisplay/prescaleCountReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.590     1.473    SevenSegmentDisplay/CLK
    SLICE_X61Y15         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  SevenSegmentDisplay/prescaleCountReg_reg[7]/Q
                         net (fo=2, routed)           0.170     1.784    SevenSegmentDisplay/prescaleCountReg_reg[7]
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  SevenSegmentDisplay/prescaleCountReg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.829    SevenSegmentDisplay/prescaleCountReg[4]_i_2_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  SevenSegmentDisplay/prescaleCountReg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    SevenSegmentDisplay/prescaleCountReg_reg[4]_i_1_n_4
    SLICE_X61Y15         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.985    SevenSegmentDisplay/CLK
    SLICE_X61Y15         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.105     1.578    SevenSegmentDisplay/prescaleCountReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.590     1.473    SevenSegmentDisplay/CLK
    SLICE_X61Y14         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  SevenSegmentDisplay/prescaleCountReg_reg[3]/Q
                         net (fo=2, routed)           0.170     1.784    SevenSegmentDisplay/prescaleCountReg_reg[3]
    SLICE_X61Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  SevenSegmentDisplay/prescaleCountReg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.829    SevenSegmentDisplay/prescaleCountReg[0]_i_3_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.892 r  SevenSegmentDisplay/prescaleCountReg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    SevenSegmentDisplay/prescaleCountReg_reg[0]_i_1_n_4
    SLICE_X61Y14         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.859     1.986    SevenSegmentDisplay/CLK
    SLICE_X61Y14         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y14         FDCE (Hold_fdce_C_D)         0.105     1.578    SevenSegmentDisplay/prescaleCountReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.586     1.469    SevenSegmentDisplay/CLK
    SLICE_X61Y19         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  SevenSegmentDisplay/prescaleCountReg_reg[23]/Q
                         net (fo=2, routed)           0.170     1.780    SevenSegmentDisplay/prescaleCountReg_reg[23]
    SLICE_X61Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  SevenSegmentDisplay/prescaleCountReg[20]_i_2/O
                         net (fo=1, routed)           0.000     1.825    SevenSegmentDisplay/prescaleCountReg[20]_i_2_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.888 r  SevenSegmentDisplay/prescaleCountReg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    SevenSegmentDisplay/prescaleCountReg_reg[20]_i_1_n_4
    SLICE_X61Y19         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.854     1.981    SevenSegmentDisplay/CLK
    SLICE_X61Y19         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[23]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.105     1.574    SevenSegmentDisplay/prescaleCountReg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.588     1.471    SevenSegmentDisplay/CLK
    SLICE_X61Y17         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SevenSegmentDisplay/prescaleCountReg_reg[12]/Q
                         net (fo=2, routed)           0.167     1.779    SevenSegmentDisplay/prescaleCountReg_reg[12]
    SLICE_X61Y17         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  SevenSegmentDisplay/prescaleCountReg[12]_i_5/O
                         net (fo=1, routed)           0.000     1.824    SevenSegmentDisplay/prescaleCountReg[12]_i_5_n_0
    SLICE_X61Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  SevenSegmentDisplay/prescaleCountReg_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    SevenSegmentDisplay/prescaleCountReg_reg[12]_i_1_n_7
    SLICE_X61Y17         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.856     1.983    SevenSegmentDisplay/CLK
    SLICE_X61Y17         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[12]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y17         FDCE (Hold_fdce_C_D)         0.105     1.576    SevenSegmentDisplay/prescaleCountReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.589     1.472    SevenSegmentDisplay/CLK
    SLICE_X61Y16         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  SevenSegmentDisplay/prescaleCountReg_reg[8]/Q
                         net (fo=2, routed)           0.168     1.781    SevenSegmentDisplay/prescaleCountReg_reg[8]
    SLICE_X61Y16         LUT2 (Prop_lut2_I0_O)        0.045     1.826 r  SevenSegmentDisplay/prescaleCountReg[8]_i_5/O
                         net (fo=1, routed)           0.000     1.826    SevenSegmentDisplay/prescaleCountReg[8]_i_5_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  SevenSegmentDisplay/prescaleCountReg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    SevenSegmentDisplay/prescaleCountReg_reg[8]_i_1_n_7
    SLICE_X61Y16         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.984    SevenSegmentDisplay/CLK
    SLICE_X61Y16         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[8]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X61Y16         FDCE (Hold_fdce_C_D)         0.105     1.577    SevenSegmentDisplay/prescaleCountReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.587     1.470    SevenSegmentDisplay/CLK
    SLICE_X61Y18         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  SevenSegmentDisplay/prescaleCountReg_reg[16]/Q
                         net (fo=2, routed)           0.168     1.779    SevenSegmentDisplay/prescaleCountReg_reg[16]
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  SevenSegmentDisplay/prescaleCountReg[16]_i_5/O
                         net (fo=1, routed)           0.000     1.824    SevenSegmentDisplay/prescaleCountReg[16]_i_5_n_0
    SLICE_X61Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.894 r  SevenSegmentDisplay/prescaleCountReg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    SevenSegmentDisplay/prescaleCountReg_reg[16]_i_1_n_7
    SLICE_X61Y18         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.855     1.982    SevenSegmentDisplay/CLK
    SLICE_X61Y18         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[16]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.105     1.575    SevenSegmentDisplay/prescaleCountReg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/prescaleCountReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/prescaleCountReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.590     1.473    SevenSegmentDisplay/CLK
    SLICE_X61Y15         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  SevenSegmentDisplay/prescaleCountReg_reg[4]/Q
                         net (fo=2, routed)           0.168     1.782    SevenSegmentDisplay/prescaleCountReg_reg[4]
    SLICE_X61Y15         LUT2 (Prop_lut2_I0_O)        0.045     1.827 r  SevenSegmentDisplay/prescaleCountReg[4]_i_5/O
                         net (fo=1, routed)           0.000     1.827    SevenSegmentDisplay/prescaleCountReg[4]_i_5_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.897 r  SevenSegmentDisplay/prescaleCountReg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.897    SevenSegmentDisplay/prescaleCountReg_reg[4]_i_1_n_7
    SLICE_X61Y15         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.985    SevenSegmentDisplay/CLK
    SLICE_X61Y15         FDCE                                         r  SevenSegmentDisplay/prescaleCountReg_reg[4]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X61Y15         FDCE (Hold_fdce_C_D)         0.105     1.578    SevenSegmentDisplay/prescaleCountReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   SevenSegmentDisplay/controlReg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   SevenSegmentDisplay/controlReg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y16   SevenSegmentDisplay/controlReg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   SevenSegmentDisplay/controlReg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y13   SevenSegmentDisplay/controlReg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   SevenSegmentDisplay/controlReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   SevenSegmentDisplay/controlReg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[3]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y18   SevenSegmentDisplay/anodesEnableReg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   SevenSegmentDisplay/controlReg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y13   SevenSegmentDisplay/controlReg_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/dataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.736ns  (logic 30.277ns (33.740%)  route 59.460ns (66.260%))
  Logic Levels:           96  (CARRY4=54 LUT2=6 LUT3=6 LUT4=4 LUT5=7 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.628     5.149    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  SevenSegmentDisplay/dataReg_reg[9]/Q
                         net (fo=54, routed)          2.467     8.072    SevenSegmentDisplay/dataReg_reg_n_0_[9]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.196 r  SevenSegmentDisplay/g0_b6__1_i_202/O
                         net (fo=8, routed)           1.050     9.246    SevenSegmentDisplay/g0_b6__1_i_202_n_0
    SLICE_X50Y7          LUT4 (Prop_lut4_I0_O)        0.124     9.370 r  SevenSegmentDisplay/g0_b6__1_i_429/O
                         net (fo=1, routed)           0.000     9.370    SevenSegmentDisplay/g0_b6__1_i_429_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.883 r  SevenSegmentDisplay/g0_b6__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.883    SevenSegmentDisplay/g0_b6__1_i_320_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.112 f  SevenSegmentDisplay/g0_b6__1_i_185/CO[2]
                         net (fo=49, routed)          1.040    11.151    SevenSegmentDisplay/g0_b6__1_i_185_n_1
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.454 r  SevenSegmentDisplay/g0_b6__1_i_192/O
                         net (fo=2, routed)           0.790    12.245    SevenSegmentDisplay/g0_b6__1_i_192_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.348    12.593 r  SevenSegmentDisplay/g0_b6__1_i_195/O
                         net (fo=1, routed)           0.000    12.593    SevenSegmentDisplay/g0_b6__1_i_195_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.994 r  SevenSegmentDisplay/g0_b6__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.994    SevenSegmentDisplay/g0_b6__1_i_91_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.328 r  SevenSegmentDisplay/g0_b6__1_i_59/O[1]
                         net (fo=3, routed)           0.743    14.071    SevenSegmentDisplay/g0_b6__1_i_59_n_6
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.374 r  SevenSegmentDisplay/g0_b6__1_i_64/O
                         net (fo=2, routed)           0.823    15.196    SevenSegmentDisplay/g0_b6__1_i_64_n_0
    SLICE_X49Y10         LUT5 (Prop_lut5_I4_O)        0.149    15.345 r  SevenSegmentDisplay/g0_b6__1_i_25/O
                         net (fo=2, routed)           0.608    15.953    SevenSegmentDisplay/g0_b6__1_i_25_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332    16.285 r  SevenSegmentDisplay/g0_b6__1_i_29/O
                         net (fo=1, routed)           0.000    16.285    SevenSegmentDisplay/g0_b6__1_i_29_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.817 r  SevenSegmentDisplay/g0_b6__1_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.817    SevenSegmentDisplay/g0_b6__1_i_14_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.056 r  SevenSegmentDisplay/g0_b6__1_i_125/O[2]
                         net (fo=27, routed)          1.672    18.729    SevenSegmentDisplay/g0_b6__1_i_125_n_5
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.302    19.031 r  SevenSegmentDisplay/g0_b6__1_i_485/O
                         net (fo=1, routed)           0.000    19.031    SevenSegmentDisplay/g0_b6__1_i_485_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.544 r  SevenSegmentDisplay/g0_b6__1_i_388/CO[3]
                         net (fo=1, routed)           0.000    19.544    SevenSegmentDisplay/g0_b6__1_i_388_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.661 r  SevenSegmentDisplay/g0_b6__1_i_292/CO[3]
                         net (fo=1, routed)           0.000    19.661    SevenSegmentDisplay/g0_b6__1_i_292_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  SevenSegmentDisplay/g0_b6__1_i_160/CO[3]
                         net (fo=1, routed)           0.000    19.778    SevenSegmentDisplay/g0_b6__1_i_160_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  SevenSegmentDisplay/g0_b6__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.895    SevenSegmentDisplay/g0_b6__1_i_69_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.114 r  SevenSegmentDisplay/g0_b6__1_i_31/O[0]
                         net (fo=3, routed)           0.886    21.000    SevenSegmentDisplay/g0_b6__1_i_31_n_7
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.295    21.295 r  SevenSegmentDisplay/g0_b6__1_i_73/O
                         net (fo=1, routed)           0.000    21.295    SevenSegmentDisplay/g0_b6__1_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.827 r  SevenSegmentDisplay/g0_b6__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.827    SevenSegmentDisplay/g0_b6__1_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.098 f  SevenSegmentDisplay/g0_b6__1_i_15/CO[0]
                         net (fo=142, routed)         1.906    24.004    SevenSegmentDisplay/g0_b6__1_i_15_n_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.373    24.377 r  SevenSegmentDisplay/g0_b6__0_i_360/O
                         net (fo=103, routed)         2.957    27.334    SevenSegmentDisplay/g0_b6__0_i_360_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124    27.458 r  SevenSegmentDisplay/g0_b6__0_i_450/O
                         net (fo=8, routed)           0.904    28.361    SevenSegmentDisplay/g0_b6__0_i_450_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124    28.485 r  SevenSegmentDisplay/g0_b6__0_i_760/O
                         net (fo=1, routed)           0.000    28.485    SevenSegmentDisplay/g0_b6__0_i_760_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  SevenSegmentDisplay/g0_b6__0_i_697/CO[3]
                         net (fo=1, routed)           0.000    29.035    SevenSegmentDisplay/g0_b6__0_i_697_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  SevenSegmentDisplay/g0_b6__0_i_588/CO[3]
                         net (fo=1, routed)           0.000    29.149    SevenSegmentDisplay/g0_b6__0_i_588_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  SevenSegmentDisplay/g0_b6__0_i_431/CO[3]
                         net (fo=1, routed)           0.000    29.263    SevenSegmentDisplay/g0_b6__0_i_431_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  SevenSegmentDisplay/g0_b6__0_i_237/CO[3]
                         net (fo=1, routed)           0.000    29.377    SevenSegmentDisplay/g0_b6__0_i_237_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.616 r  SevenSegmentDisplay/g0_b6__0_i_347/O[2]
                         net (fo=3, routed)           1.041    30.657    SevenSegmentDisplay/g0_b6__0_i_347_n_5
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.302    30.959 r  SevenSegmentDisplay/g0_b6__0_i_245/O
                         net (fo=2, routed)           0.783    31.742    SevenSegmentDisplay/g0_b6__0_i_245_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    31.866 r  SevenSegmentDisplay/g0_b6__0_i_248/O
                         net (fo=1, routed)           0.000    31.866    SevenSegmentDisplay/g0_b6__0_i_248_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.267 r  SevenSegmentDisplay/g0_b6__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    32.267    SevenSegmentDisplay/g0_b6__0_i_97_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  SevenSegmentDisplay/g0_b6__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.381    SevenSegmentDisplay/g0_b6__0_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.715 r  SevenSegmentDisplay/g0_b6__0_i_66/O[1]
                         net (fo=3, routed)           0.834    33.549    SevenSegmentDisplay/g0_b6__0_i_66_n_6
    SLICE_X36Y17         LUT3 (Prop_lut3_I2_O)        0.303    33.852 r  SevenSegmentDisplay/g0_b6__0_i_69/O
                         net (fo=2, routed)           0.967    34.819    SevenSegmentDisplay/g0_b6__0_i_69_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.150    34.969 r  SevenSegmentDisplay/g0_b6__0_i_340/O
                         net (fo=2, routed)           1.100    36.069    SevenSegmentDisplay/g0_b6__0_i_340_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.355    36.424 r  SevenSegmentDisplay/g0_b6__0_i_344/O
                         net (fo=1, routed)           0.000    36.424    SevenSegmentDisplay/g0_b6__0_i_344_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.956 r  SevenSegmentDisplay/g0_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    36.956    SevenSegmentDisplay/g0_b6__0_i_132_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.178 r  SevenSegmentDisplay/g0_b6_i_384/O[0]
                         net (fo=20, routed)          1.854    39.032    SevenSegmentDisplay/g0_b6_i_384_n_7
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701    39.733 r  SevenSegmentDisplay/g0_b6__0_i_551/CO[3]
                         net (fo=1, routed)           0.000    39.733    SevenSegmentDisplay/g0_b6__0_i_551_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.046 r  SevenSegmentDisplay/g0_b6__0_i_387/O[3]
                         net (fo=3, routed)           1.278    41.324    SevenSegmentDisplay/g0_b6__0_i_387_n_4
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.332    41.656 r  SevenSegmentDisplay/g0_b6__0_i_382/O
                         net (fo=1, routed)           0.617    42.273    SevenSegmentDisplay/g0_b6__0_i_382_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    43.003 r  SevenSegmentDisplay/g0_b6__0_i_197/CO[3]
                         net (fo=1, routed)           0.000    43.003    SevenSegmentDisplay/g0_b6__0_i_197_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.117 r  SevenSegmentDisplay/g0_b6__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    43.117    SevenSegmentDisplay/g0_b6__0_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  SevenSegmentDisplay/g0_b6__0_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.231    SevenSegmentDisplay/g0_b6__0_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.502 r  SevenSegmentDisplay/g0_b6__0_i_15/CO[0]
                         net (fo=142, routed)         5.244    48.747    SevenSegmentDisplay/g0_b6__0_i_15_n_3
    SLICE_X54Y16         LUT4 (Prop_lut4_I2_O)        0.373    49.120 f  SevenSegmentDisplay/g0_b6_i_374/O
                         net (fo=27, routed)          1.506    50.626    SevenSegmentDisplay/g0_b6_i_374_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    50.750 r  SevenSegmentDisplay/g0_b6_i_476/O
                         net (fo=8, routed)           1.298    52.048    SevenSegmentDisplay/g0_b6_i_476_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    52.172 r  SevenSegmentDisplay/g0_b6_i_905/O
                         net (fo=1, routed)           0.000    52.172    SevenSegmentDisplay/g0_b6_i_905_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.722 r  SevenSegmentDisplay/g0_b6_i_813/CO[3]
                         net (fo=1, routed)           0.000    52.722    SevenSegmentDisplay/g0_b6_i_813_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.836 r  SevenSegmentDisplay/g0_b6_i_672/CO[3]
                         net (fo=1, routed)           0.000    52.836    SevenSegmentDisplay/g0_b6_i_672_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.950 r  SevenSegmentDisplay/g0_b6_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.950    SevenSegmentDisplay/g0_b6_i_459_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.064 r  SevenSegmentDisplay/g0_b6_i_237/CO[3]
                         net (fo=1, routed)           0.000    53.064    SevenSegmentDisplay/g0_b6_i_237_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.178 r  SevenSegmentDisplay/g0_b6_i_372/CO[3]
                         net (fo=1, routed)           0.000    53.178    SevenSegmentDisplay/g0_b6_i_372_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.292 r  SevenSegmentDisplay/g0_b6_i_371/CO[3]
                         net (fo=1, routed)           0.009    53.301    SevenSegmentDisplay/g0_b6_i_371_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.458 f  SevenSegmentDisplay/g0_b6_i_402/CO[1]
                         net (fo=43, routed)          1.602    55.060    SevenSegmentDisplay/g0_b6_i_402_n_2
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.329    55.389 r  SevenSegmentDisplay/g0_b6_i_752/O
                         net (fo=2, routed)           0.896    56.284    SevenSegmentDisplay/g0_b6_i_752_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    56.408 r  SevenSegmentDisplay/g0_b6_i_756/O
                         net (fo=1, routed)           0.000    56.408    SevenSegmentDisplay/g0_b6_i_756_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.940 r  SevenSegmentDisplay/g0_b6_i_581/CO[3]
                         net (fo=1, routed)           0.000    56.940    SevenSegmentDisplay/g0_b6_i_581_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.179 r  SevenSegmentDisplay/g0_b6_i_787/O[2]
                         net (fo=3, routed)           1.179    58.358    SevenSegmentDisplay/g0_b6_i_787_n_5
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.302    58.660 r  SevenSegmentDisplay/g0_b6_i_790/O
                         net (fo=2, routed)           1.088    59.749    SevenSegmentDisplay/g0_b6_i_790_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.154    59.903 r  SevenSegmentDisplay/g0_b6_i_634/O
                         net (fo=2, routed)           0.940    60.843    SevenSegmentDisplay/g0_b6_i_634_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.327    61.170 r  SevenSegmentDisplay/g0_b6_i_638/O
                         net (fo=1, routed)           0.000    61.170    SevenSegmentDisplay/g0_b6_i_638_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.703 r  SevenSegmentDisplay/g0_b6_i_417/CO[3]
                         net (fo=1, routed)           0.000    61.703    SevenSegmentDisplay/g0_b6_i_417_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    62.018 r  SevenSegmentDisplay/g0_b6_i_215/O[3]
                         net (fo=6, routed)           1.790    63.808    SevenSegmentDisplay/g0_b6_i_215_n_4
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.307    64.115 r  SevenSegmentDisplay/g0_b6_i_213/O
                         net (fo=1, routed)           0.000    64.115    SevenSegmentDisplay/g0_b6_i_213_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.665 r  SevenSegmentDisplay/g0_b6_i_78/CO[3]
                         net (fo=1, routed)           0.000    64.665    SevenSegmentDisplay/g0_b6_i_78_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.779 r  SevenSegmentDisplay/g0_b6_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.779    SevenSegmentDisplay/g0_b6_i_31_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.001 r  SevenSegmentDisplay/g0_b6_i_16/O[0]
                         net (fo=68, routed)          3.481    68.481    SevenSegmentDisplay/g0_b6_i_16_n_7
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    68.781 r  SevenSegmentDisplay/g0_b6_i_32/O
                         net (fo=1, routed)           0.000    68.781    SevenSegmentDisplay/g0_b6_i_32_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    69.145 r  SevenSegmentDisplay/g0_b6_i_15/CO[0]
                         net (fo=67, routed)          3.124    72.269    SevenSegmentDisplay/g0_b6_i_15_n_3
    SLICE_X60Y23         LUT4 (Prop_lut4_I2_O)        0.373    72.642 f  SevenSegmentDisplay/g0_b6_i_562/O
                         net (fo=16, routed)          1.048    73.690    SevenSegmentDisplay/g0_b6_i_562_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.814 r  SevenSegmentDisplay/g0_b6_i_530/O
                         net (fo=4, routed)           1.021    74.834    SevenSegmentDisplay/g0_b6_i_530_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124    74.958 r  SevenSegmentDisplay/g0_b6_i_915/O
                         net (fo=1, routed)           0.000    74.958    SevenSegmentDisplay/g0_b6_i_915_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  SevenSegmentDisplay/g0_b6_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.508    SevenSegmentDisplay/g0_b6_i_847_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  SevenSegmentDisplay/g0_b6_i_706/CO[3]
                         net (fo=1, routed)           0.000    75.622    SevenSegmentDisplay/g0_b6_i_706_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.736 r  SevenSegmentDisplay/g0_b6_i_507/CO[3]
                         net (fo=1, routed)           0.000    75.736    SevenSegmentDisplay/g0_b6_i_507_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.850 r  SevenSegmentDisplay/g0_b6_i_289/CO[3]
                         net (fo=1, routed)           0.000    75.850    SevenSegmentDisplay/g0_b6_i_289_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.163 r  SevenSegmentDisplay/g0_b6_i_552/O[3]
                         net (fo=2, routed)           0.815    76.978    SevenSegmentDisplay/g0_b6_i_552_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.306    77.284 r  SevenSegmentDisplay/g0_b6_i_341/O
                         net (fo=2, routed)           0.818    78.102    SevenSegmentDisplay/g0_b6_i_341_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124    78.226 r  SevenSegmentDisplay/g0_b6_i_345/O
                         net (fo=1, routed)           0.000    78.226    SevenSegmentDisplay/g0_b6_i_345_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    78.650 r  SevenSegmentDisplay/g0_b6_i_129/O[1]
                         net (fo=3, routed)           0.779    79.429    SevenSegmentDisplay/g0_b6_i_129_n_6
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.303    79.732 f  SevenSegmentDisplay/g0_b6_i_128/O
                         net (fo=2, routed)           1.010    80.742    SevenSegmentDisplay/g0_b6_i_128_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.149    80.891 r  SevenSegmentDisplay/g0_b6_i_106/O
                         net (fo=2, routed)           0.810    81.702    SevenSegmentDisplay/g0_b6_i_106_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.332    82.034 r  SevenSegmentDisplay/g0_b6_i_109/O
                         net (fo=1, routed)           0.000    82.034    SevenSegmentDisplay/g0_b6_i_109_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    82.458 r  SevenSegmentDisplay/g0_b6_i_44/O[1]
                         net (fo=2, routed)           0.813    83.271    SevenSegmentDisplay/g0_b6_i_44_n_6
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.303    83.574 r  SevenSegmentDisplay/g0_b6_i_46/O
                         net (fo=1, routed)           0.000    83.574    SevenSegmentDisplay/g0_b6_i_46_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    83.801 r  SevenSegmentDisplay/g0_b6_i_19/O[1]
                         net (fo=1, routed)           0.924    84.725    SevenSegmentDisplay/g0_b6_i_19_n_6
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.303    85.028 r  SevenSegmentDisplay/g0_b6_i_9/O
                         net (fo=1, routed)           0.000    85.028    SevenSegmentDisplay/g0_b6_i_9_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.429 r  SevenSegmentDisplay/g0_b6_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.429    SevenSegmentDisplay/g0_b6_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    85.651 r  SevenSegmentDisplay/g0_b6_i_13/O[0]
                         net (fo=3, routed)           0.827    86.479    SevenSegmentDisplay/g0_b6_i_13_n_7
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.328    86.807 r  SevenSegmentDisplay/g0_b6_i_2/O
                         net (fo=7, routed)           1.048    87.854    SevenSegmentDisplay/g0_b6_i_2_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.327    88.181 r  SevenSegmentDisplay/g0_b0/O
                         net (fo=1, routed)           1.016    89.197    SevenSegmentDisplay/g0_b0_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124    89.321 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.054    91.375    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    94.886 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000    94.886    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/dataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.379ns  (logic 30.063ns (33.636%)  route 59.315ns (66.364%))
  Logic Levels:           96  (CARRY4=54 LUT2=6 LUT3=6 LUT4=4 LUT5=7 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.628     5.149    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  SevenSegmentDisplay/dataReg_reg[9]/Q
                         net (fo=54, routed)          2.467     8.072    SevenSegmentDisplay/dataReg_reg_n_0_[9]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.196 r  SevenSegmentDisplay/g0_b6__1_i_202/O
                         net (fo=8, routed)           1.050     9.246    SevenSegmentDisplay/g0_b6__1_i_202_n_0
    SLICE_X50Y7          LUT4 (Prop_lut4_I0_O)        0.124     9.370 r  SevenSegmentDisplay/g0_b6__1_i_429/O
                         net (fo=1, routed)           0.000     9.370    SevenSegmentDisplay/g0_b6__1_i_429_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.883 r  SevenSegmentDisplay/g0_b6__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.883    SevenSegmentDisplay/g0_b6__1_i_320_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.112 f  SevenSegmentDisplay/g0_b6__1_i_185/CO[2]
                         net (fo=49, routed)          1.040    11.151    SevenSegmentDisplay/g0_b6__1_i_185_n_1
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.454 r  SevenSegmentDisplay/g0_b6__1_i_192/O
                         net (fo=2, routed)           0.790    12.245    SevenSegmentDisplay/g0_b6__1_i_192_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.348    12.593 r  SevenSegmentDisplay/g0_b6__1_i_195/O
                         net (fo=1, routed)           0.000    12.593    SevenSegmentDisplay/g0_b6__1_i_195_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.994 r  SevenSegmentDisplay/g0_b6__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.994    SevenSegmentDisplay/g0_b6__1_i_91_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.328 r  SevenSegmentDisplay/g0_b6__1_i_59/O[1]
                         net (fo=3, routed)           0.743    14.071    SevenSegmentDisplay/g0_b6__1_i_59_n_6
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.374 r  SevenSegmentDisplay/g0_b6__1_i_64/O
                         net (fo=2, routed)           0.823    15.196    SevenSegmentDisplay/g0_b6__1_i_64_n_0
    SLICE_X49Y10         LUT5 (Prop_lut5_I4_O)        0.149    15.345 r  SevenSegmentDisplay/g0_b6__1_i_25/O
                         net (fo=2, routed)           0.608    15.953    SevenSegmentDisplay/g0_b6__1_i_25_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332    16.285 r  SevenSegmentDisplay/g0_b6__1_i_29/O
                         net (fo=1, routed)           0.000    16.285    SevenSegmentDisplay/g0_b6__1_i_29_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.817 r  SevenSegmentDisplay/g0_b6__1_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.817    SevenSegmentDisplay/g0_b6__1_i_14_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.056 r  SevenSegmentDisplay/g0_b6__1_i_125/O[2]
                         net (fo=27, routed)          1.672    18.729    SevenSegmentDisplay/g0_b6__1_i_125_n_5
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.302    19.031 r  SevenSegmentDisplay/g0_b6__1_i_485/O
                         net (fo=1, routed)           0.000    19.031    SevenSegmentDisplay/g0_b6__1_i_485_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.544 r  SevenSegmentDisplay/g0_b6__1_i_388/CO[3]
                         net (fo=1, routed)           0.000    19.544    SevenSegmentDisplay/g0_b6__1_i_388_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.661 r  SevenSegmentDisplay/g0_b6__1_i_292/CO[3]
                         net (fo=1, routed)           0.000    19.661    SevenSegmentDisplay/g0_b6__1_i_292_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  SevenSegmentDisplay/g0_b6__1_i_160/CO[3]
                         net (fo=1, routed)           0.000    19.778    SevenSegmentDisplay/g0_b6__1_i_160_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  SevenSegmentDisplay/g0_b6__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.895    SevenSegmentDisplay/g0_b6__1_i_69_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.114 r  SevenSegmentDisplay/g0_b6__1_i_31/O[0]
                         net (fo=3, routed)           0.886    21.000    SevenSegmentDisplay/g0_b6__1_i_31_n_7
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.295    21.295 r  SevenSegmentDisplay/g0_b6__1_i_73/O
                         net (fo=1, routed)           0.000    21.295    SevenSegmentDisplay/g0_b6__1_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.827 r  SevenSegmentDisplay/g0_b6__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.827    SevenSegmentDisplay/g0_b6__1_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.098 f  SevenSegmentDisplay/g0_b6__1_i_15/CO[0]
                         net (fo=142, routed)         1.906    24.004    SevenSegmentDisplay/g0_b6__1_i_15_n_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.373    24.377 r  SevenSegmentDisplay/g0_b6__0_i_360/O
                         net (fo=103, routed)         2.957    27.334    SevenSegmentDisplay/g0_b6__0_i_360_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124    27.458 r  SevenSegmentDisplay/g0_b6__0_i_450/O
                         net (fo=8, routed)           0.904    28.361    SevenSegmentDisplay/g0_b6__0_i_450_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124    28.485 r  SevenSegmentDisplay/g0_b6__0_i_760/O
                         net (fo=1, routed)           0.000    28.485    SevenSegmentDisplay/g0_b6__0_i_760_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  SevenSegmentDisplay/g0_b6__0_i_697/CO[3]
                         net (fo=1, routed)           0.000    29.035    SevenSegmentDisplay/g0_b6__0_i_697_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  SevenSegmentDisplay/g0_b6__0_i_588/CO[3]
                         net (fo=1, routed)           0.000    29.149    SevenSegmentDisplay/g0_b6__0_i_588_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  SevenSegmentDisplay/g0_b6__0_i_431/CO[3]
                         net (fo=1, routed)           0.000    29.263    SevenSegmentDisplay/g0_b6__0_i_431_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  SevenSegmentDisplay/g0_b6__0_i_237/CO[3]
                         net (fo=1, routed)           0.000    29.377    SevenSegmentDisplay/g0_b6__0_i_237_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.616 r  SevenSegmentDisplay/g0_b6__0_i_347/O[2]
                         net (fo=3, routed)           1.041    30.657    SevenSegmentDisplay/g0_b6__0_i_347_n_5
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.302    30.959 r  SevenSegmentDisplay/g0_b6__0_i_245/O
                         net (fo=2, routed)           0.783    31.742    SevenSegmentDisplay/g0_b6__0_i_245_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    31.866 r  SevenSegmentDisplay/g0_b6__0_i_248/O
                         net (fo=1, routed)           0.000    31.866    SevenSegmentDisplay/g0_b6__0_i_248_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.267 r  SevenSegmentDisplay/g0_b6__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    32.267    SevenSegmentDisplay/g0_b6__0_i_97_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  SevenSegmentDisplay/g0_b6__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.381    SevenSegmentDisplay/g0_b6__0_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.715 r  SevenSegmentDisplay/g0_b6__0_i_66/O[1]
                         net (fo=3, routed)           0.834    33.549    SevenSegmentDisplay/g0_b6__0_i_66_n_6
    SLICE_X36Y17         LUT3 (Prop_lut3_I2_O)        0.303    33.852 r  SevenSegmentDisplay/g0_b6__0_i_69/O
                         net (fo=2, routed)           0.967    34.819    SevenSegmentDisplay/g0_b6__0_i_69_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.150    34.969 r  SevenSegmentDisplay/g0_b6__0_i_340/O
                         net (fo=2, routed)           1.100    36.069    SevenSegmentDisplay/g0_b6__0_i_340_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.355    36.424 r  SevenSegmentDisplay/g0_b6__0_i_344/O
                         net (fo=1, routed)           0.000    36.424    SevenSegmentDisplay/g0_b6__0_i_344_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.956 r  SevenSegmentDisplay/g0_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    36.956    SevenSegmentDisplay/g0_b6__0_i_132_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.178 r  SevenSegmentDisplay/g0_b6_i_384/O[0]
                         net (fo=20, routed)          1.854    39.032    SevenSegmentDisplay/g0_b6_i_384_n_7
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701    39.733 r  SevenSegmentDisplay/g0_b6__0_i_551/CO[3]
                         net (fo=1, routed)           0.000    39.733    SevenSegmentDisplay/g0_b6__0_i_551_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.046 r  SevenSegmentDisplay/g0_b6__0_i_387/O[3]
                         net (fo=3, routed)           1.278    41.324    SevenSegmentDisplay/g0_b6__0_i_387_n_4
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.332    41.656 r  SevenSegmentDisplay/g0_b6__0_i_382/O
                         net (fo=1, routed)           0.617    42.273    SevenSegmentDisplay/g0_b6__0_i_382_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    43.003 r  SevenSegmentDisplay/g0_b6__0_i_197/CO[3]
                         net (fo=1, routed)           0.000    43.003    SevenSegmentDisplay/g0_b6__0_i_197_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.117 r  SevenSegmentDisplay/g0_b6__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    43.117    SevenSegmentDisplay/g0_b6__0_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  SevenSegmentDisplay/g0_b6__0_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.231    SevenSegmentDisplay/g0_b6__0_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.502 r  SevenSegmentDisplay/g0_b6__0_i_15/CO[0]
                         net (fo=142, routed)         5.244    48.747    SevenSegmentDisplay/g0_b6__0_i_15_n_3
    SLICE_X54Y16         LUT4 (Prop_lut4_I2_O)        0.373    49.120 f  SevenSegmentDisplay/g0_b6_i_374/O
                         net (fo=27, routed)          1.506    50.626    SevenSegmentDisplay/g0_b6_i_374_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    50.750 r  SevenSegmentDisplay/g0_b6_i_476/O
                         net (fo=8, routed)           1.298    52.048    SevenSegmentDisplay/g0_b6_i_476_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    52.172 r  SevenSegmentDisplay/g0_b6_i_905/O
                         net (fo=1, routed)           0.000    52.172    SevenSegmentDisplay/g0_b6_i_905_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.722 r  SevenSegmentDisplay/g0_b6_i_813/CO[3]
                         net (fo=1, routed)           0.000    52.722    SevenSegmentDisplay/g0_b6_i_813_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.836 r  SevenSegmentDisplay/g0_b6_i_672/CO[3]
                         net (fo=1, routed)           0.000    52.836    SevenSegmentDisplay/g0_b6_i_672_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.950 r  SevenSegmentDisplay/g0_b6_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.950    SevenSegmentDisplay/g0_b6_i_459_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.064 r  SevenSegmentDisplay/g0_b6_i_237/CO[3]
                         net (fo=1, routed)           0.000    53.064    SevenSegmentDisplay/g0_b6_i_237_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.178 r  SevenSegmentDisplay/g0_b6_i_372/CO[3]
                         net (fo=1, routed)           0.000    53.178    SevenSegmentDisplay/g0_b6_i_372_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.292 r  SevenSegmentDisplay/g0_b6_i_371/CO[3]
                         net (fo=1, routed)           0.009    53.301    SevenSegmentDisplay/g0_b6_i_371_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.458 f  SevenSegmentDisplay/g0_b6_i_402/CO[1]
                         net (fo=43, routed)          1.602    55.060    SevenSegmentDisplay/g0_b6_i_402_n_2
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.329    55.389 r  SevenSegmentDisplay/g0_b6_i_752/O
                         net (fo=2, routed)           0.896    56.284    SevenSegmentDisplay/g0_b6_i_752_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    56.408 r  SevenSegmentDisplay/g0_b6_i_756/O
                         net (fo=1, routed)           0.000    56.408    SevenSegmentDisplay/g0_b6_i_756_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.940 r  SevenSegmentDisplay/g0_b6_i_581/CO[3]
                         net (fo=1, routed)           0.000    56.940    SevenSegmentDisplay/g0_b6_i_581_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.179 r  SevenSegmentDisplay/g0_b6_i_787/O[2]
                         net (fo=3, routed)           1.179    58.358    SevenSegmentDisplay/g0_b6_i_787_n_5
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.302    58.660 r  SevenSegmentDisplay/g0_b6_i_790/O
                         net (fo=2, routed)           1.088    59.749    SevenSegmentDisplay/g0_b6_i_790_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.154    59.903 r  SevenSegmentDisplay/g0_b6_i_634/O
                         net (fo=2, routed)           0.940    60.843    SevenSegmentDisplay/g0_b6_i_634_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.327    61.170 r  SevenSegmentDisplay/g0_b6_i_638/O
                         net (fo=1, routed)           0.000    61.170    SevenSegmentDisplay/g0_b6_i_638_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.703 r  SevenSegmentDisplay/g0_b6_i_417/CO[3]
                         net (fo=1, routed)           0.000    61.703    SevenSegmentDisplay/g0_b6_i_417_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    62.018 r  SevenSegmentDisplay/g0_b6_i_215/O[3]
                         net (fo=6, routed)           1.790    63.808    SevenSegmentDisplay/g0_b6_i_215_n_4
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.307    64.115 r  SevenSegmentDisplay/g0_b6_i_213/O
                         net (fo=1, routed)           0.000    64.115    SevenSegmentDisplay/g0_b6_i_213_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.665 r  SevenSegmentDisplay/g0_b6_i_78/CO[3]
                         net (fo=1, routed)           0.000    64.665    SevenSegmentDisplay/g0_b6_i_78_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.779 r  SevenSegmentDisplay/g0_b6_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.779    SevenSegmentDisplay/g0_b6_i_31_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.001 r  SevenSegmentDisplay/g0_b6_i_16/O[0]
                         net (fo=68, routed)          3.481    68.481    SevenSegmentDisplay/g0_b6_i_16_n_7
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    68.781 r  SevenSegmentDisplay/g0_b6_i_32/O
                         net (fo=1, routed)           0.000    68.781    SevenSegmentDisplay/g0_b6_i_32_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    69.145 r  SevenSegmentDisplay/g0_b6_i_15/CO[0]
                         net (fo=67, routed)          3.124    72.269    SevenSegmentDisplay/g0_b6_i_15_n_3
    SLICE_X60Y23         LUT4 (Prop_lut4_I2_O)        0.373    72.642 f  SevenSegmentDisplay/g0_b6_i_562/O
                         net (fo=16, routed)          1.048    73.690    SevenSegmentDisplay/g0_b6_i_562_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.814 r  SevenSegmentDisplay/g0_b6_i_530/O
                         net (fo=4, routed)           1.021    74.834    SevenSegmentDisplay/g0_b6_i_530_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124    74.958 r  SevenSegmentDisplay/g0_b6_i_915/O
                         net (fo=1, routed)           0.000    74.958    SevenSegmentDisplay/g0_b6_i_915_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  SevenSegmentDisplay/g0_b6_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.508    SevenSegmentDisplay/g0_b6_i_847_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  SevenSegmentDisplay/g0_b6_i_706/CO[3]
                         net (fo=1, routed)           0.000    75.622    SevenSegmentDisplay/g0_b6_i_706_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.736 r  SevenSegmentDisplay/g0_b6_i_507/CO[3]
                         net (fo=1, routed)           0.000    75.736    SevenSegmentDisplay/g0_b6_i_507_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.850 r  SevenSegmentDisplay/g0_b6_i_289/CO[3]
                         net (fo=1, routed)           0.000    75.850    SevenSegmentDisplay/g0_b6_i_289_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.163 r  SevenSegmentDisplay/g0_b6_i_552/O[3]
                         net (fo=2, routed)           0.815    76.978    SevenSegmentDisplay/g0_b6_i_552_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.306    77.284 r  SevenSegmentDisplay/g0_b6_i_341/O
                         net (fo=2, routed)           0.818    78.102    SevenSegmentDisplay/g0_b6_i_341_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124    78.226 r  SevenSegmentDisplay/g0_b6_i_345/O
                         net (fo=1, routed)           0.000    78.226    SevenSegmentDisplay/g0_b6_i_345_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    78.650 r  SevenSegmentDisplay/g0_b6_i_129/O[1]
                         net (fo=3, routed)           0.779    79.429    SevenSegmentDisplay/g0_b6_i_129_n_6
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.303    79.732 f  SevenSegmentDisplay/g0_b6_i_128/O
                         net (fo=2, routed)           1.010    80.742    SevenSegmentDisplay/g0_b6_i_128_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.149    80.891 r  SevenSegmentDisplay/g0_b6_i_106/O
                         net (fo=2, routed)           0.810    81.702    SevenSegmentDisplay/g0_b6_i_106_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.332    82.034 r  SevenSegmentDisplay/g0_b6_i_109/O
                         net (fo=1, routed)           0.000    82.034    SevenSegmentDisplay/g0_b6_i_109_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    82.458 r  SevenSegmentDisplay/g0_b6_i_44/O[1]
                         net (fo=2, routed)           0.813    83.271    SevenSegmentDisplay/g0_b6_i_44_n_6
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.303    83.574 r  SevenSegmentDisplay/g0_b6_i_46/O
                         net (fo=1, routed)           0.000    83.574    SevenSegmentDisplay/g0_b6_i_46_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    83.801 r  SevenSegmentDisplay/g0_b6_i_19/O[1]
                         net (fo=1, routed)           0.924    84.725    SevenSegmentDisplay/g0_b6_i_19_n_6
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.303    85.028 r  SevenSegmentDisplay/g0_b6_i_9/O
                         net (fo=1, routed)           0.000    85.028    SevenSegmentDisplay/g0_b6_i_9_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.429 r  SevenSegmentDisplay/g0_b6_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.429    SevenSegmentDisplay/g0_b6_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    85.651 r  SevenSegmentDisplay/g0_b6_i_13/O[0]
                         net (fo=3, routed)           0.827    86.479    SevenSegmentDisplay/g0_b6_i_13_n_7
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.299    86.778 r  SevenSegmentDisplay/g0_b6_i_3/O
                         net (fo=7, routed)           1.340    88.117    SevenSegmentDisplay/g0_b6_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I4_O)        0.124    88.241 r  SevenSegmentDisplay/g0_b1/O
                         net (fo=1, routed)           0.582    88.823    SevenSegmentDisplay/g0_b1_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.947 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.052    90.999    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    94.528 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000    94.528    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/dataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.362ns  (logic 30.070ns (33.649%)  route 59.292ns (66.351%))
  Logic Levels:           96  (CARRY4=54 LUT2=6 LUT3=6 LUT4=4 LUT5=7 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.628     5.149    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  SevenSegmentDisplay/dataReg_reg[9]/Q
                         net (fo=54, routed)          2.467     8.072    SevenSegmentDisplay/dataReg_reg_n_0_[9]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.196 r  SevenSegmentDisplay/g0_b6__1_i_202/O
                         net (fo=8, routed)           1.050     9.246    SevenSegmentDisplay/g0_b6__1_i_202_n_0
    SLICE_X50Y7          LUT4 (Prop_lut4_I0_O)        0.124     9.370 r  SevenSegmentDisplay/g0_b6__1_i_429/O
                         net (fo=1, routed)           0.000     9.370    SevenSegmentDisplay/g0_b6__1_i_429_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.883 r  SevenSegmentDisplay/g0_b6__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.883    SevenSegmentDisplay/g0_b6__1_i_320_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.112 f  SevenSegmentDisplay/g0_b6__1_i_185/CO[2]
                         net (fo=49, routed)          1.040    11.151    SevenSegmentDisplay/g0_b6__1_i_185_n_1
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.454 r  SevenSegmentDisplay/g0_b6__1_i_192/O
                         net (fo=2, routed)           0.790    12.245    SevenSegmentDisplay/g0_b6__1_i_192_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.348    12.593 r  SevenSegmentDisplay/g0_b6__1_i_195/O
                         net (fo=1, routed)           0.000    12.593    SevenSegmentDisplay/g0_b6__1_i_195_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.994 r  SevenSegmentDisplay/g0_b6__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.994    SevenSegmentDisplay/g0_b6__1_i_91_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.328 r  SevenSegmentDisplay/g0_b6__1_i_59/O[1]
                         net (fo=3, routed)           0.743    14.071    SevenSegmentDisplay/g0_b6__1_i_59_n_6
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.374 r  SevenSegmentDisplay/g0_b6__1_i_64/O
                         net (fo=2, routed)           0.823    15.196    SevenSegmentDisplay/g0_b6__1_i_64_n_0
    SLICE_X49Y10         LUT5 (Prop_lut5_I4_O)        0.149    15.345 r  SevenSegmentDisplay/g0_b6__1_i_25/O
                         net (fo=2, routed)           0.608    15.953    SevenSegmentDisplay/g0_b6__1_i_25_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332    16.285 r  SevenSegmentDisplay/g0_b6__1_i_29/O
                         net (fo=1, routed)           0.000    16.285    SevenSegmentDisplay/g0_b6__1_i_29_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.817 r  SevenSegmentDisplay/g0_b6__1_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.817    SevenSegmentDisplay/g0_b6__1_i_14_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.056 r  SevenSegmentDisplay/g0_b6__1_i_125/O[2]
                         net (fo=27, routed)          1.672    18.729    SevenSegmentDisplay/g0_b6__1_i_125_n_5
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.302    19.031 r  SevenSegmentDisplay/g0_b6__1_i_485/O
                         net (fo=1, routed)           0.000    19.031    SevenSegmentDisplay/g0_b6__1_i_485_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.544 r  SevenSegmentDisplay/g0_b6__1_i_388/CO[3]
                         net (fo=1, routed)           0.000    19.544    SevenSegmentDisplay/g0_b6__1_i_388_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.661 r  SevenSegmentDisplay/g0_b6__1_i_292/CO[3]
                         net (fo=1, routed)           0.000    19.661    SevenSegmentDisplay/g0_b6__1_i_292_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  SevenSegmentDisplay/g0_b6__1_i_160/CO[3]
                         net (fo=1, routed)           0.000    19.778    SevenSegmentDisplay/g0_b6__1_i_160_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  SevenSegmentDisplay/g0_b6__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.895    SevenSegmentDisplay/g0_b6__1_i_69_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.114 r  SevenSegmentDisplay/g0_b6__1_i_31/O[0]
                         net (fo=3, routed)           0.886    21.000    SevenSegmentDisplay/g0_b6__1_i_31_n_7
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.295    21.295 r  SevenSegmentDisplay/g0_b6__1_i_73/O
                         net (fo=1, routed)           0.000    21.295    SevenSegmentDisplay/g0_b6__1_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.827 r  SevenSegmentDisplay/g0_b6__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.827    SevenSegmentDisplay/g0_b6__1_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.098 f  SevenSegmentDisplay/g0_b6__1_i_15/CO[0]
                         net (fo=142, routed)         1.906    24.004    SevenSegmentDisplay/g0_b6__1_i_15_n_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.373    24.377 r  SevenSegmentDisplay/g0_b6__0_i_360/O
                         net (fo=103, routed)         2.957    27.334    SevenSegmentDisplay/g0_b6__0_i_360_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124    27.458 r  SevenSegmentDisplay/g0_b6__0_i_450/O
                         net (fo=8, routed)           0.904    28.361    SevenSegmentDisplay/g0_b6__0_i_450_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124    28.485 r  SevenSegmentDisplay/g0_b6__0_i_760/O
                         net (fo=1, routed)           0.000    28.485    SevenSegmentDisplay/g0_b6__0_i_760_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  SevenSegmentDisplay/g0_b6__0_i_697/CO[3]
                         net (fo=1, routed)           0.000    29.035    SevenSegmentDisplay/g0_b6__0_i_697_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  SevenSegmentDisplay/g0_b6__0_i_588/CO[3]
                         net (fo=1, routed)           0.000    29.149    SevenSegmentDisplay/g0_b6__0_i_588_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  SevenSegmentDisplay/g0_b6__0_i_431/CO[3]
                         net (fo=1, routed)           0.000    29.263    SevenSegmentDisplay/g0_b6__0_i_431_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  SevenSegmentDisplay/g0_b6__0_i_237/CO[3]
                         net (fo=1, routed)           0.000    29.377    SevenSegmentDisplay/g0_b6__0_i_237_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.616 r  SevenSegmentDisplay/g0_b6__0_i_347/O[2]
                         net (fo=3, routed)           1.041    30.657    SevenSegmentDisplay/g0_b6__0_i_347_n_5
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.302    30.959 r  SevenSegmentDisplay/g0_b6__0_i_245/O
                         net (fo=2, routed)           0.783    31.742    SevenSegmentDisplay/g0_b6__0_i_245_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    31.866 r  SevenSegmentDisplay/g0_b6__0_i_248/O
                         net (fo=1, routed)           0.000    31.866    SevenSegmentDisplay/g0_b6__0_i_248_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.267 r  SevenSegmentDisplay/g0_b6__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    32.267    SevenSegmentDisplay/g0_b6__0_i_97_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  SevenSegmentDisplay/g0_b6__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.381    SevenSegmentDisplay/g0_b6__0_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.715 r  SevenSegmentDisplay/g0_b6__0_i_66/O[1]
                         net (fo=3, routed)           0.834    33.549    SevenSegmentDisplay/g0_b6__0_i_66_n_6
    SLICE_X36Y17         LUT3 (Prop_lut3_I2_O)        0.303    33.852 r  SevenSegmentDisplay/g0_b6__0_i_69/O
                         net (fo=2, routed)           0.967    34.819    SevenSegmentDisplay/g0_b6__0_i_69_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.150    34.969 r  SevenSegmentDisplay/g0_b6__0_i_340/O
                         net (fo=2, routed)           1.100    36.069    SevenSegmentDisplay/g0_b6__0_i_340_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.355    36.424 r  SevenSegmentDisplay/g0_b6__0_i_344/O
                         net (fo=1, routed)           0.000    36.424    SevenSegmentDisplay/g0_b6__0_i_344_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.956 r  SevenSegmentDisplay/g0_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    36.956    SevenSegmentDisplay/g0_b6__0_i_132_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.178 r  SevenSegmentDisplay/g0_b6_i_384/O[0]
                         net (fo=20, routed)          1.854    39.032    SevenSegmentDisplay/g0_b6_i_384_n_7
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701    39.733 r  SevenSegmentDisplay/g0_b6__0_i_551/CO[3]
                         net (fo=1, routed)           0.000    39.733    SevenSegmentDisplay/g0_b6__0_i_551_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.046 r  SevenSegmentDisplay/g0_b6__0_i_387/O[3]
                         net (fo=3, routed)           1.278    41.324    SevenSegmentDisplay/g0_b6__0_i_387_n_4
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.332    41.656 r  SevenSegmentDisplay/g0_b6__0_i_382/O
                         net (fo=1, routed)           0.617    42.273    SevenSegmentDisplay/g0_b6__0_i_382_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    43.003 r  SevenSegmentDisplay/g0_b6__0_i_197/CO[3]
                         net (fo=1, routed)           0.000    43.003    SevenSegmentDisplay/g0_b6__0_i_197_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.117 r  SevenSegmentDisplay/g0_b6__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    43.117    SevenSegmentDisplay/g0_b6__0_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  SevenSegmentDisplay/g0_b6__0_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.231    SevenSegmentDisplay/g0_b6__0_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.502 r  SevenSegmentDisplay/g0_b6__0_i_15/CO[0]
                         net (fo=142, routed)         5.244    48.747    SevenSegmentDisplay/g0_b6__0_i_15_n_3
    SLICE_X54Y16         LUT4 (Prop_lut4_I2_O)        0.373    49.120 f  SevenSegmentDisplay/g0_b6_i_374/O
                         net (fo=27, routed)          1.506    50.626    SevenSegmentDisplay/g0_b6_i_374_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    50.750 r  SevenSegmentDisplay/g0_b6_i_476/O
                         net (fo=8, routed)           1.298    52.048    SevenSegmentDisplay/g0_b6_i_476_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    52.172 r  SevenSegmentDisplay/g0_b6_i_905/O
                         net (fo=1, routed)           0.000    52.172    SevenSegmentDisplay/g0_b6_i_905_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.722 r  SevenSegmentDisplay/g0_b6_i_813/CO[3]
                         net (fo=1, routed)           0.000    52.722    SevenSegmentDisplay/g0_b6_i_813_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.836 r  SevenSegmentDisplay/g0_b6_i_672/CO[3]
                         net (fo=1, routed)           0.000    52.836    SevenSegmentDisplay/g0_b6_i_672_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.950 r  SevenSegmentDisplay/g0_b6_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.950    SevenSegmentDisplay/g0_b6_i_459_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.064 r  SevenSegmentDisplay/g0_b6_i_237/CO[3]
                         net (fo=1, routed)           0.000    53.064    SevenSegmentDisplay/g0_b6_i_237_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.178 r  SevenSegmentDisplay/g0_b6_i_372/CO[3]
                         net (fo=1, routed)           0.000    53.178    SevenSegmentDisplay/g0_b6_i_372_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.292 r  SevenSegmentDisplay/g0_b6_i_371/CO[3]
                         net (fo=1, routed)           0.009    53.301    SevenSegmentDisplay/g0_b6_i_371_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.458 f  SevenSegmentDisplay/g0_b6_i_402/CO[1]
                         net (fo=43, routed)          1.602    55.060    SevenSegmentDisplay/g0_b6_i_402_n_2
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.329    55.389 r  SevenSegmentDisplay/g0_b6_i_752/O
                         net (fo=2, routed)           0.896    56.284    SevenSegmentDisplay/g0_b6_i_752_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    56.408 r  SevenSegmentDisplay/g0_b6_i_756/O
                         net (fo=1, routed)           0.000    56.408    SevenSegmentDisplay/g0_b6_i_756_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.940 r  SevenSegmentDisplay/g0_b6_i_581/CO[3]
                         net (fo=1, routed)           0.000    56.940    SevenSegmentDisplay/g0_b6_i_581_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.179 r  SevenSegmentDisplay/g0_b6_i_787/O[2]
                         net (fo=3, routed)           1.179    58.358    SevenSegmentDisplay/g0_b6_i_787_n_5
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.302    58.660 r  SevenSegmentDisplay/g0_b6_i_790/O
                         net (fo=2, routed)           1.088    59.749    SevenSegmentDisplay/g0_b6_i_790_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.154    59.903 r  SevenSegmentDisplay/g0_b6_i_634/O
                         net (fo=2, routed)           0.940    60.843    SevenSegmentDisplay/g0_b6_i_634_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.327    61.170 r  SevenSegmentDisplay/g0_b6_i_638/O
                         net (fo=1, routed)           0.000    61.170    SevenSegmentDisplay/g0_b6_i_638_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.703 r  SevenSegmentDisplay/g0_b6_i_417/CO[3]
                         net (fo=1, routed)           0.000    61.703    SevenSegmentDisplay/g0_b6_i_417_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    62.018 r  SevenSegmentDisplay/g0_b6_i_215/O[3]
                         net (fo=6, routed)           1.790    63.808    SevenSegmentDisplay/g0_b6_i_215_n_4
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.307    64.115 r  SevenSegmentDisplay/g0_b6_i_213/O
                         net (fo=1, routed)           0.000    64.115    SevenSegmentDisplay/g0_b6_i_213_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.665 r  SevenSegmentDisplay/g0_b6_i_78/CO[3]
                         net (fo=1, routed)           0.000    64.665    SevenSegmentDisplay/g0_b6_i_78_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.779 r  SevenSegmentDisplay/g0_b6_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.779    SevenSegmentDisplay/g0_b6_i_31_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.001 r  SevenSegmentDisplay/g0_b6_i_16/O[0]
                         net (fo=68, routed)          3.481    68.481    SevenSegmentDisplay/g0_b6_i_16_n_7
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    68.781 r  SevenSegmentDisplay/g0_b6_i_32/O
                         net (fo=1, routed)           0.000    68.781    SevenSegmentDisplay/g0_b6_i_32_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    69.145 r  SevenSegmentDisplay/g0_b6_i_15/CO[0]
                         net (fo=67, routed)          3.124    72.269    SevenSegmentDisplay/g0_b6_i_15_n_3
    SLICE_X60Y23         LUT4 (Prop_lut4_I2_O)        0.373    72.642 f  SevenSegmentDisplay/g0_b6_i_562/O
                         net (fo=16, routed)          1.048    73.690    SevenSegmentDisplay/g0_b6_i_562_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.814 r  SevenSegmentDisplay/g0_b6_i_530/O
                         net (fo=4, routed)           1.021    74.834    SevenSegmentDisplay/g0_b6_i_530_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124    74.958 r  SevenSegmentDisplay/g0_b6_i_915/O
                         net (fo=1, routed)           0.000    74.958    SevenSegmentDisplay/g0_b6_i_915_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  SevenSegmentDisplay/g0_b6_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.508    SevenSegmentDisplay/g0_b6_i_847_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  SevenSegmentDisplay/g0_b6_i_706/CO[3]
                         net (fo=1, routed)           0.000    75.622    SevenSegmentDisplay/g0_b6_i_706_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.736 r  SevenSegmentDisplay/g0_b6_i_507/CO[3]
                         net (fo=1, routed)           0.000    75.736    SevenSegmentDisplay/g0_b6_i_507_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.850 r  SevenSegmentDisplay/g0_b6_i_289/CO[3]
                         net (fo=1, routed)           0.000    75.850    SevenSegmentDisplay/g0_b6_i_289_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.163 r  SevenSegmentDisplay/g0_b6_i_552/O[3]
                         net (fo=2, routed)           0.815    76.978    SevenSegmentDisplay/g0_b6_i_552_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.306    77.284 r  SevenSegmentDisplay/g0_b6_i_341/O
                         net (fo=2, routed)           0.818    78.102    SevenSegmentDisplay/g0_b6_i_341_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124    78.226 r  SevenSegmentDisplay/g0_b6_i_345/O
                         net (fo=1, routed)           0.000    78.226    SevenSegmentDisplay/g0_b6_i_345_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    78.650 r  SevenSegmentDisplay/g0_b6_i_129/O[1]
                         net (fo=3, routed)           0.779    79.429    SevenSegmentDisplay/g0_b6_i_129_n_6
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.303    79.732 f  SevenSegmentDisplay/g0_b6_i_128/O
                         net (fo=2, routed)           1.010    80.742    SevenSegmentDisplay/g0_b6_i_128_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.149    80.891 r  SevenSegmentDisplay/g0_b6_i_106/O
                         net (fo=2, routed)           0.810    81.702    SevenSegmentDisplay/g0_b6_i_106_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.332    82.034 r  SevenSegmentDisplay/g0_b6_i_109/O
                         net (fo=1, routed)           0.000    82.034    SevenSegmentDisplay/g0_b6_i_109_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    82.458 r  SevenSegmentDisplay/g0_b6_i_44/O[1]
                         net (fo=2, routed)           0.813    83.271    SevenSegmentDisplay/g0_b6_i_44_n_6
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.303    83.574 r  SevenSegmentDisplay/g0_b6_i_46/O
                         net (fo=1, routed)           0.000    83.574    SevenSegmentDisplay/g0_b6_i_46_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    83.801 r  SevenSegmentDisplay/g0_b6_i_19/O[1]
                         net (fo=1, routed)           0.924    84.725    SevenSegmentDisplay/g0_b6_i_19_n_6
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.303    85.028 r  SevenSegmentDisplay/g0_b6_i_9/O
                         net (fo=1, routed)           0.000    85.028    SevenSegmentDisplay/g0_b6_i_9_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.429 r  SevenSegmentDisplay/g0_b6_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.429    SevenSegmentDisplay/g0_b6_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    85.651 r  SevenSegmentDisplay/g0_b6_i_13/O[0]
                         net (fo=3, routed)           0.827    86.479    SevenSegmentDisplay/g0_b6_i_13_n_7
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.299    86.778 r  SevenSegmentDisplay/g0_b6_i_3/O
                         net (fo=7, routed)           1.064    87.842    SevenSegmentDisplay/g0_b6_i_3_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I4_O)        0.124    87.966 r  SevenSegmentDisplay/g0_b3/O
                         net (fo=1, routed)           0.837    88.803    SevenSegmentDisplay/g0_b3_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I0_O)        0.124    88.927 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.048    90.976    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    94.511 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000    94.511    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/dataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.282ns  (logic 30.286ns (33.922%)  route 58.996ns (66.078%))
  Logic Levels:           96  (CARRY4=54 LUT2=6 LUT3=6 LUT4=4 LUT5=7 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.628     5.149    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  SevenSegmentDisplay/dataReg_reg[9]/Q
                         net (fo=54, routed)          2.467     8.072    SevenSegmentDisplay/dataReg_reg_n_0_[9]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.196 r  SevenSegmentDisplay/g0_b6__1_i_202/O
                         net (fo=8, routed)           1.050     9.246    SevenSegmentDisplay/g0_b6__1_i_202_n_0
    SLICE_X50Y7          LUT4 (Prop_lut4_I0_O)        0.124     9.370 r  SevenSegmentDisplay/g0_b6__1_i_429/O
                         net (fo=1, routed)           0.000     9.370    SevenSegmentDisplay/g0_b6__1_i_429_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.883 r  SevenSegmentDisplay/g0_b6__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.883    SevenSegmentDisplay/g0_b6__1_i_320_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.112 f  SevenSegmentDisplay/g0_b6__1_i_185/CO[2]
                         net (fo=49, routed)          1.040    11.151    SevenSegmentDisplay/g0_b6__1_i_185_n_1
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.454 r  SevenSegmentDisplay/g0_b6__1_i_192/O
                         net (fo=2, routed)           0.790    12.245    SevenSegmentDisplay/g0_b6__1_i_192_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.348    12.593 r  SevenSegmentDisplay/g0_b6__1_i_195/O
                         net (fo=1, routed)           0.000    12.593    SevenSegmentDisplay/g0_b6__1_i_195_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.994 r  SevenSegmentDisplay/g0_b6__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.994    SevenSegmentDisplay/g0_b6__1_i_91_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.328 r  SevenSegmentDisplay/g0_b6__1_i_59/O[1]
                         net (fo=3, routed)           0.743    14.071    SevenSegmentDisplay/g0_b6__1_i_59_n_6
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.374 r  SevenSegmentDisplay/g0_b6__1_i_64/O
                         net (fo=2, routed)           0.823    15.196    SevenSegmentDisplay/g0_b6__1_i_64_n_0
    SLICE_X49Y10         LUT5 (Prop_lut5_I4_O)        0.149    15.345 r  SevenSegmentDisplay/g0_b6__1_i_25/O
                         net (fo=2, routed)           0.608    15.953    SevenSegmentDisplay/g0_b6__1_i_25_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332    16.285 r  SevenSegmentDisplay/g0_b6__1_i_29/O
                         net (fo=1, routed)           0.000    16.285    SevenSegmentDisplay/g0_b6__1_i_29_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.817 r  SevenSegmentDisplay/g0_b6__1_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.817    SevenSegmentDisplay/g0_b6__1_i_14_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.056 r  SevenSegmentDisplay/g0_b6__1_i_125/O[2]
                         net (fo=27, routed)          1.672    18.729    SevenSegmentDisplay/g0_b6__1_i_125_n_5
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.302    19.031 r  SevenSegmentDisplay/g0_b6__1_i_485/O
                         net (fo=1, routed)           0.000    19.031    SevenSegmentDisplay/g0_b6__1_i_485_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.544 r  SevenSegmentDisplay/g0_b6__1_i_388/CO[3]
                         net (fo=1, routed)           0.000    19.544    SevenSegmentDisplay/g0_b6__1_i_388_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.661 r  SevenSegmentDisplay/g0_b6__1_i_292/CO[3]
                         net (fo=1, routed)           0.000    19.661    SevenSegmentDisplay/g0_b6__1_i_292_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  SevenSegmentDisplay/g0_b6__1_i_160/CO[3]
                         net (fo=1, routed)           0.000    19.778    SevenSegmentDisplay/g0_b6__1_i_160_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  SevenSegmentDisplay/g0_b6__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.895    SevenSegmentDisplay/g0_b6__1_i_69_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.114 r  SevenSegmentDisplay/g0_b6__1_i_31/O[0]
                         net (fo=3, routed)           0.886    21.000    SevenSegmentDisplay/g0_b6__1_i_31_n_7
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.295    21.295 r  SevenSegmentDisplay/g0_b6__1_i_73/O
                         net (fo=1, routed)           0.000    21.295    SevenSegmentDisplay/g0_b6__1_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.827 r  SevenSegmentDisplay/g0_b6__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.827    SevenSegmentDisplay/g0_b6__1_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.098 f  SevenSegmentDisplay/g0_b6__1_i_15/CO[0]
                         net (fo=142, routed)         1.906    24.004    SevenSegmentDisplay/g0_b6__1_i_15_n_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.373    24.377 r  SevenSegmentDisplay/g0_b6__0_i_360/O
                         net (fo=103, routed)         2.957    27.334    SevenSegmentDisplay/g0_b6__0_i_360_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124    27.458 r  SevenSegmentDisplay/g0_b6__0_i_450/O
                         net (fo=8, routed)           0.904    28.361    SevenSegmentDisplay/g0_b6__0_i_450_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124    28.485 r  SevenSegmentDisplay/g0_b6__0_i_760/O
                         net (fo=1, routed)           0.000    28.485    SevenSegmentDisplay/g0_b6__0_i_760_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  SevenSegmentDisplay/g0_b6__0_i_697/CO[3]
                         net (fo=1, routed)           0.000    29.035    SevenSegmentDisplay/g0_b6__0_i_697_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  SevenSegmentDisplay/g0_b6__0_i_588/CO[3]
                         net (fo=1, routed)           0.000    29.149    SevenSegmentDisplay/g0_b6__0_i_588_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  SevenSegmentDisplay/g0_b6__0_i_431/CO[3]
                         net (fo=1, routed)           0.000    29.263    SevenSegmentDisplay/g0_b6__0_i_431_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  SevenSegmentDisplay/g0_b6__0_i_237/CO[3]
                         net (fo=1, routed)           0.000    29.377    SevenSegmentDisplay/g0_b6__0_i_237_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.616 r  SevenSegmentDisplay/g0_b6__0_i_347/O[2]
                         net (fo=3, routed)           1.041    30.657    SevenSegmentDisplay/g0_b6__0_i_347_n_5
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.302    30.959 r  SevenSegmentDisplay/g0_b6__0_i_245/O
                         net (fo=2, routed)           0.783    31.742    SevenSegmentDisplay/g0_b6__0_i_245_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    31.866 r  SevenSegmentDisplay/g0_b6__0_i_248/O
                         net (fo=1, routed)           0.000    31.866    SevenSegmentDisplay/g0_b6__0_i_248_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.267 r  SevenSegmentDisplay/g0_b6__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    32.267    SevenSegmentDisplay/g0_b6__0_i_97_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  SevenSegmentDisplay/g0_b6__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.381    SevenSegmentDisplay/g0_b6__0_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.715 r  SevenSegmentDisplay/g0_b6__0_i_66/O[1]
                         net (fo=3, routed)           0.834    33.549    SevenSegmentDisplay/g0_b6__0_i_66_n_6
    SLICE_X36Y17         LUT3 (Prop_lut3_I2_O)        0.303    33.852 r  SevenSegmentDisplay/g0_b6__0_i_69/O
                         net (fo=2, routed)           0.967    34.819    SevenSegmentDisplay/g0_b6__0_i_69_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.150    34.969 r  SevenSegmentDisplay/g0_b6__0_i_340/O
                         net (fo=2, routed)           1.100    36.069    SevenSegmentDisplay/g0_b6__0_i_340_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.355    36.424 r  SevenSegmentDisplay/g0_b6__0_i_344/O
                         net (fo=1, routed)           0.000    36.424    SevenSegmentDisplay/g0_b6__0_i_344_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.956 r  SevenSegmentDisplay/g0_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    36.956    SevenSegmentDisplay/g0_b6__0_i_132_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.178 r  SevenSegmentDisplay/g0_b6_i_384/O[0]
                         net (fo=20, routed)          1.854    39.032    SevenSegmentDisplay/g0_b6_i_384_n_7
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701    39.733 r  SevenSegmentDisplay/g0_b6__0_i_551/CO[3]
                         net (fo=1, routed)           0.000    39.733    SevenSegmentDisplay/g0_b6__0_i_551_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.046 r  SevenSegmentDisplay/g0_b6__0_i_387/O[3]
                         net (fo=3, routed)           1.278    41.324    SevenSegmentDisplay/g0_b6__0_i_387_n_4
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.332    41.656 r  SevenSegmentDisplay/g0_b6__0_i_382/O
                         net (fo=1, routed)           0.617    42.273    SevenSegmentDisplay/g0_b6__0_i_382_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    43.003 r  SevenSegmentDisplay/g0_b6__0_i_197/CO[3]
                         net (fo=1, routed)           0.000    43.003    SevenSegmentDisplay/g0_b6__0_i_197_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.117 r  SevenSegmentDisplay/g0_b6__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    43.117    SevenSegmentDisplay/g0_b6__0_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  SevenSegmentDisplay/g0_b6__0_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.231    SevenSegmentDisplay/g0_b6__0_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.502 r  SevenSegmentDisplay/g0_b6__0_i_15/CO[0]
                         net (fo=142, routed)         5.244    48.747    SevenSegmentDisplay/g0_b6__0_i_15_n_3
    SLICE_X54Y16         LUT4 (Prop_lut4_I2_O)        0.373    49.120 f  SevenSegmentDisplay/g0_b6_i_374/O
                         net (fo=27, routed)          1.506    50.626    SevenSegmentDisplay/g0_b6_i_374_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    50.750 r  SevenSegmentDisplay/g0_b6_i_476/O
                         net (fo=8, routed)           1.298    52.048    SevenSegmentDisplay/g0_b6_i_476_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    52.172 r  SevenSegmentDisplay/g0_b6_i_905/O
                         net (fo=1, routed)           0.000    52.172    SevenSegmentDisplay/g0_b6_i_905_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.722 r  SevenSegmentDisplay/g0_b6_i_813/CO[3]
                         net (fo=1, routed)           0.000    52.722    SevenSegmentDisplay/g0_b6_i_813_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.836 r  SevenSegmentDisplay/g0_b6_i_672/CO[3]
                         net (fo=1, routed)           0.000    52.836    SevenSegmentDisplay/g0_b6_i_672_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.950 r  SevenSegmentDisplay/g0_b6_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.950    SevenSegmentDisplay/g0_b6_i_459_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.064 r  SevenSegmentDisplay/g0_b6_i_237/CO[3]
                         net (fo=1, routed)           0.000    53.064    SevenSegmentDisplay/g0_b6_i_237_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.178 r  SevenSegmentDisplay/g0_b6_i_372/CO[3]
                         net (fo=1, routed)           0.000    53.178    SevenSegmentDisplay/g0_b6_i_372_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.292 r  SevenSegmentDisplay/g0_b6_i_371/CO[3]
                         net (fo=1, routed)           0.009    53.301    SevenSegmentDisplay/g0_b6_i_371_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.458 f  SevenSegmentDisplay/g0_b6_i_402/CO[1]
                         net (fo=43, routed)          1.602    55.060    SevenSegmentDisplay/g0_b6_i_402_n_2
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.329    55.389 r  SevenSegmentDisplay/g0_b6_i_752/O
                         net (fo=2, routed)           0.896    56.284    SevenSegmentDisplay/g0_b6_i_752_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    56.408 r  SevenSegmentDisplay/g0_b6_i_756/O
                         net (fo=1, routed)           0.000    56.408    SevenSegmentDisplay/g0_b6_i_756_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.940 r  SevenSegmentDisplay/g0_b6_i_581/CO[3]
                         net (fo=1, routed)           0.000    56.940    SevenSegmentDisplay/g0_b6_i_581_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.179 r  SevenSegmentDisplay/g0_b6_i_787/O[2]
                         net (fo=3, routed)           1.179    58.358    SevenSegmentDisplay/g0_b6_i_787_n_5
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.302    58.660 r  SevenSegmentDisplay/g0_b6_i_790/O
                         net (fo=2, routed)           1.088    59.749    SevenSegmentDisplay/g0_b6_i_790_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.154    59.903 r  SevenSegmentDisplay/g0_b6_i_634/O
                         net (fo=2, routed)           0.940    60.843    SevenSegmentDisplay/g0_b6_i_634_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.327    61.170 r  SevenSegmentDisplay/g0_b6_i_638/O
                         net (fo=1, routed)           0.000    61.170    SevenSegmentDisplay/g0_b6_i_638_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.703 r  SevenSegmentDisplay/g0_b6_i_417/CO[3]
                         net (fo=1, routed)           0.000    61.703    SevenSegmentDisplay/g0_b6_i_417_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    62.018 r  SevenSegmentDisplay/g0_b6_i_215/O[3]
                         net (fo=6, routed)           1.790    63.808    SevenSegmentDisplay/g0_b6_i_215_n_4
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.307    64.115 r  SevenSegmentDisplay/g0_b6_i_213/O
                         net (fo=1, routed)           0.000    64.115    SevenSegmentDisplay/g0_b6_i_213_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.665 r  SevenSegmentDisplay/g0_b6_i_78/CO[3]
                         net (fo=1, routed)           0.000    64.665    SevenSegmentDisplay/g0_b6_i_78_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.779 r  SevenSegmentDisplay/g0_b6_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.779    SevenSegmentDisplay/g0_b6_i_31_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.001 r  SevenSegmentDisplay/g0_b6_i_16/O[0]
                         net (fo=68, routed)          3.481    68.481    SevenSegmentDisplay/g0_b6_i_16_n_7
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    68.781 r  SevenSegmentDisplay/g0_b6_i_32/O
                         net (fo=1, routed)           0.000    68.781    SevenSegmentDisplay/g0_b6_i_32_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    69.145 r  SevenSegmentDisplay/g0_b6_i_15/CO[0]
                         net (fo=67, routed)          3.124    72.269    SevenSegmentDisplay/g0_b6_i_15_n_3
    SLICE_X60Y23         LUT4 (Prop_lut4_I2_O)        0.373    72.642 f  SevenSegmentDisplay/g0_b6_i_562/O
                         net (fo=16, routed)          1.048    73.690    SevenSegmentDisplay/g0_b6_i_562_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.814 r  SevenSegmentDisplay/g0_b6_i_530/O
                         net (fo=4, routed)           1.021    74.834    SevenSegmentDisplay/g0_b6_i_530_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124    74.958 r  SevenSegmentDisplay/g0_b6_i_915/O
                         net (fo=1, routed)           0.000    74.958    SevenSegmentDisplay/g0_b6_i_915_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  SevenSegmentDisplay/g0_b6_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.508    SevenSegmentDisplay/g0_b6_i_847_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  SevenSegmentDisplay/g0_b6_i_706/CO[3]
                         net (fo=1, routed)           0.000    75.622    SevenSegmentDisplay/g0_b6_i_706_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.736 r  SevenSegmentDisplay/g0_b6_i_507/CO[3]
                         net (fo=1, routed)           0.000    75.736    SevenSegmentDisplay/g0_b6_i_507_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.850 r  SevenSegmentDisplay/g0_b6_i_289/CO[3]
                         net (fo=1, routed)           0.000    75.850    SevenSegmentDisplay/g0_b6_i_289_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.163 r  SevenSegmentDisplay/g0_b6_i_552/O[3]
                         net (fo=2, routed)           0.815    76.978    SevenSegmentDisplay/g0_b6_i_552_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.306    77.284 r  SevenSegmentDisplay/g0_b6_i_341/O
                         net (fo=2, routed)           0.818    78.102    SevenSegmentDisplay/g0_b6_i_341_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124    78.226 r  SevenSegmentDisplay/g0_b6_i_345/O
                         net (fo=1, routed)           0.000    78.226    SevenSegmentDisplay/g0_b6_i_345_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    78.650 r  SevenSegmentDisplay/g0_b6_i_129/O[1]
                         net (fo=3, routed)           0.779    79.429    SevenSegmentDisplay/g0_b6_i_129_n_6
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.303    79.732 f  SevenSegmentDisplay/g0_b6_i_128/O
                         net (fo=2, routed)           1.010    80.742    SevenSegmentDisplay/g0_b6_i_128_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.149    80.891 r  SevenSegmentDisplay/g0_b6_i_106/O
                         net (fo=2, routed)           0.810    81.702    SevenSegmentDisplay/g0_b6_i_106_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.332    82.034 r  SevenSegmentDisplay/g0_b6_i_109/O
                         net (fo=1, routed)           0.000    82.034    SevenSegmentDisplay/g0_b6_i_109_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    82.458 r  SevenSegmentDisplay/g0_b6_i_44/O[1]
                         net (fo=2, routed)           0.813    83.271    SevenSegmentDisplay/g0_b6_i_44_n_6
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.303    83.574 r  SevenSegmentDisplay/g0_b6_i_46/O
                         net (fo=1, routed)           0.000    83.574    SevenSegmentDisplay/g0_b6_i_46_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    83.801 r  SevenSegmentDisplay/g0_b6_i_19/O[1]
                         net (fo=1, routed)           0.924    84.725    SevenSegmentDisplay/g0_b6_i_19_n_6
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.303    85.028 r  SevenSegmentDisplay/g0_b6_i_9/O
                         net (fo=1, routed)           0.000    85.028    SevenSegmentDisplay/g0_b6_i_9_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.429 r  SevenSegmentDisplay/g0_b6_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.429    SevenSegmentDisplay/g0_b6_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    85.651 r  SevenSegmentDisplay/g0_b6_i_13/O[0]
                         net (fo=3, routed)           0.827    86.479    SevenSegmentDisplay/g0_b6_i_13_n_7
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.328    86.807 f  SevenSegmentDisplay/g0_b6_i_2/O
                         net (fo=7, routed)           0.979    87.786    SevenSegmentDisplay/g0_b6_i_2_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I3_O)        0.327    88.113 r  SevenSegmentDisplay/g0_b4/O
                         net (fo=1, routed)           0.816    88.928    SevenSegmentDisplay/g0_b4_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I0_O)        0.124    89.052 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.859    90.912    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    94.432 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000    94.432    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/dataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.119ns  (logic 30.069ns (33.741%)  route 59.050ns (66.259%))
  Logic Levels:           96  (CARRY4=54 LUT2=6 LUT3=6 LUT4=4 LUT5=7 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.628     5.149    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  SevenSegmentDisplay/dataReg_reg[9]/Q
                         net (fo=54, routed)          2.467     8.072    SevenSegmentDisplay/dataReg_reg_n_0_[9]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.196 r  SevenSegmentDisplay/g0_b6__1_i_202/O
                         net (fo=8, routed)           1.050     9.246    SevenSegmentDisplay/g0_b6__1_i_202_n_0
    SLICE_X50Y7          LUT4 (Prop_lut4_I0_O)        0.124     9.370 r  SevenSegmentDisplay/g0_b6__1_i_429/O
                         net (fo=1, routed)           0.000     9.370    SevenSegmentDisplay/g0_b6__1_i_429_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.883 r  SevenSegmentDisplay/g0_b6__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.883    SevenSegmentDisplay/g0_b6__1_i_320_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.112 f  SevenSegmentDisplay/g0_b6__1_i_185/CO[2]
                         net (fo=49, routed)          1.040    11.151    SevenSegmentDisplay/g0_b6__1_i_185_n_1
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.454 r  SevenSegmentDisplay/g0_b6__1_i_192/O
                         net (fo=2, routed)           0.790    12.245    SevenSegmentDisplay/g0_b6__1_i_192_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.348    12.593 r  SevenSegmentDisplay/g0_b6__1_i_195/O
                         net (fo=1, routed)           0.000    12.593    SevenSegmentDisplay/g0_b6__1_i_195_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.994 r  SevenSegmentDisplay/g0_b6__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.994    SevenSegmentDisplay/g0_b6__1_i_91_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.328 r  SevenSegmentDisplay/g0_b6__1_i_59/O[1]
                         net (fo=3, routed)           0.743    14.071    SevenSegmentDisplay/g0_b6__1_i_59_n_6
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.374 r  SevenSegmentDisplay/g0_b6__1_i_64/O
                         net (fo=2, routed)           0.823    15.196    SevenSegmentDisplay/g0_b6__1_i_64_n_0
    SLICE_X49Y10         LUT5 (Prop_lut5_I4_O)        0.149    15.345 r  SevenSegmentDisplay/g0_b6__1_i_25/O
                         net (fo=2, routed)           0.608    15.953    SevenSegmentDisplay/g0_b6__1_i_25_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332    16.285 r  SevenSegmentDisplay/g0_b6__1_i_29/O
                         net (fo=1, routed)           0.000    16.285    SevenSegmentDisplay/g0_b6__1_i_29_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.817 r  SevenSegmentDisplay/g0_b6__1_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.817    SevenSegmentDisplay/g0_b6__1_i_14_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.056 r  SevenSegmentDisplay/g0_b6__1_i_125/O[2]
                         net (fo=27, routed)          1.672    18.729    SevenSegmentDisplay/g0_b6__1_i_125_n_5
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.302    19.031 r  SevenSegmentDisplay/g0_b6__1_i_485/O
                         net (fo=1, routed)           0.000    19.031    SevenSegmentDisplay/g0_b6__1_i_485_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.544 r  SevenSegmentDisplay/g0_b6__1_i_388/CO[3]
                         net (fo=1, routed)           0.000    19.544    SevenSegmentDisplay/g0_b6__1_i_388_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.661 r  SevenSegmentDisplay/g0_b6__1_i_292/CO[3]
                         net (fo=1, routed)           0.000    19.661    SevenSegmentDisplay/g0_b6__1_i_292_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  SevenSegmentDisplay/g0_b6__1_i_160/CO[3]
                         net (fo=1, routed)           0.000    19.778    SevenSegmentDisplay/g0_b6__1_i_160_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  SevenSegmentDisplay/g0_b6__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.895    SevenSegmentDisplay/g0_b6__1_i_69_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.114 r  SevenSegmentDisplay/g0_b6__1_i_31/O[0]
                         net (fo=3, routed)           0.886    21.000    SevenSegmentDisplay/g0_b6__1_i_31_n_7
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.295    21.295 r  SevenSegmentDisplay/g0_b6__1_i_73/O
                         net (fo=1, routed)           0.000    21.295    SevenSegmentDisplay/g0_b6__1_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.827 r  SevenSegmentDisplay/g0_b6__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.827    SevenSegmentDisplay/g0_b6__1_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.098 f  SevenSegmentDisplay/g0_b6__1_i_15/CO[0]
                         net (fo=142, routed)         1.906    24.004    SevenSegmentDisplay/g0_b6__1_i_15_n_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.373    24.377 r  SevenSegmentDisplay/g0_b6__0_i_360/O
                         net (fo=103, routed)         2.957    27.334    SevenSegmentDisplay/g0_b6__0_i_360_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124    27.458 r  SevenSegmentDisplay/g0_b6__0_i_450/O
                         net (fo=8, routed)           0.904    28.361    SevenSegmentDisplay/g0_b6__0_i_450_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124    28.485 r  SevenSegmentDisplay/g0_b6__0_i_760/O
                         net (fo=1, routed)           0.000    28.485    SevenSegmentDisplay/g0_b6__0_i_760_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  SevenSegmentDisplay/g0_b6__0_i_697/CO[3]
                         net (fo=1, routed)           0.000    29.035    SevenSegmentDisplay/g0_b6__0_i_697_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  SevenSegmentDisplay/g0_b6__0_i_588/CO[3]
                         net (fo=1, routed)           0.000    29.149    SevenSegmentDisplay/g0_b6__0_i_588_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  SevenSegmentDisplay/g0_b6__0_i_431/CO[3]
                         net (fo=1, routed)           0.000    29.263    SevenSegmentDisplay/g0_b6__0_i_431_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  SevenSegmentDisplay/g0_b6__0_i_237/CO[3]
                         net (fo=1, routed)           0.000    29.377    SevenSegmentDisplay/g0_b6__0_i_237_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.616 r  SevenSegmentDisplay/g0_b6__0_i_347/O[2]
                         net (fo=3, routed)           1.041    30.657    SevenSegmentDisplay/g0_b6__0_i_347_n_5
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.302    30.959 r  SevenSegmentDisplay/g0_b6__0_i_245/O
                         net (fo=2, routed)           0.783    31.742    SevenSegmentDisplay/g0_b6__0_i_245_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    31.866 r  SevenSegmentDisplay/g0_b6__0_i_248/O
                         net (fo=1, routed)           0.000    31.866    SevenSegmentDisplay/g0_b6__0_i_248_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.267 r  SevenSegmentDisplay/g0_b6__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    32.267    SevenSegmentDisplay/g0_b6__0_i_97_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  SevenSegmentDisplay/g0_b6__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.381    SevenSegmentDisplay/g0_b6__0_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.715 r  SevenSegmentDisplay/g0_b6__0_i_66/O[1]
                         net (fo=3, routed)           0.834    33.549    SevenSegmentDisplay/g0_b6__0_i_66_n_6
    SLICE_X36Y17         LUT3 (Prop_lut3_I2_O)        0.303    33.852 r  SevenSegmentDisplay/g0_b6__0_i_69/O
                         net (fo=2, routed)           0.967    34.819    SevenSegmentDisplay/g0_b6__0_i_69_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.150    34.969 r  SevenSegmentDisplay/g0_b6__0_i_340/O
                         net (fo=2, routed)           1.100    36.069    SevenSegmentDisplay/g0_b6__0_i_340_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.355    36.424 r  SevenSegmentDisplay/g0_b6__0_i_344/O
                         net (fo=1, routed)           0.000    36.424    SevenSegmentDisplay/g0_b6__0_i_344_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.956 r  SevenSegmentDisplay/g0_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    36.956    SevenSegmentDisplay/g0_b6__0_i_132_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.178 r  SevenSegmentDisplay/g0_b6_i_384/O[0]
                         net (fo=20, routed)          1.854    39.032    SevenSegmentDisplay/g0_b6_i_384_n_7
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701    39.733 r  SevenSegmentDisplay/g0_b6__0_i_551/CO[3]
                         net (fo=1, routed)           0.000    39.733    SevenSegmentDisplay/g0_b6__0_i_551_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.046 r  SevenSegmentDisplay/g0_b6__0_i_387/O[3]
                         net (fo=3, routed)           1.278    41.324    SevenSegmentDisplay/g0_b6__0_i_387_n_4
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.332    41.656 r  SevenSegmentDisplay/g0_b6__0_i_382/O
                         net (fo=1, routed)           0.617    42.273    SevenSegmentDisplay/g0_b6__0_i_382_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    43.003 r  SevenSegmentDisplay/g0_b6__0_i_197/CO[3]
                         net (fo=1, routed)           0.000    43.003    SevenSegmentDisplay/g0_b6__0_i_197_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.117 r  SevenSegmentDisplay/g0_b6__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    43.117    SevenSegmentDisplay/g0_b6__0_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  SevenSegmentDisplay/g0_b6__0_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.231    SevenSegmentDisplay/g0_b6__0_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.502 r  SevenSegmentDisplay/g0_b6__0_i_15/CO[0]
                         net (fo=142, routed)         5.244    48.747    SevenSegmentDisplay/g0_b6__0_i_15_n_3
    SLICE_X54Y16         LUT4 (Prop_lut4_I2_O)        0.373    49.120 f  SevenSegmentDisplay/g0_b6_i_374/O
                         net (fo=27, routed)          1.506    50.626    SevenSegmentDisplay/g0_b6_i_374_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    50.750 r  SevenSegmentDisplay/g0_b6_i_476/O
                         net (fo=8, routed)           1.298    52.048    SevenSegmentDisplay/g0_b6_i_476_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    52.172 r  SevenSegmentDisplay/g0_b6_i_905/O
                         net (fo=1, routed)           0.000    52.172    SevenSegmentDisplay/g0_b6_i_905_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.722 r  SevenSegmentDisplay/g0_b6_i_813/CO[3]
                         net (fo=1, routed)           0.000    52.722    SevenSegmentDisplay/g0_b6_i_813_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.836 r  SevenSegmentDisplay/g0_b6_i_672/CO[3]
                         net (fo=1, routed)           0.000    52.836    SevenSegmentDisplay/g0_b6_i_672_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.950 r  SevenSegmentDisplay/g0_b6_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.950    SevenSegmentDisplay/g0_b6_i_459_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.064 r  SevenSegmentDisplay/g0_b6_i_237/CO[3]
                         net (fo=1, routed)           0.000    53.064    SevenSegmentDisplay/g0_b6_i_237_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.178 r  SevenSegmentDisplay/g0_b6_i_372/CO[3]
                         net (fo=1, routed)           0.000    53.178    SevenSegmentDisplay/g0_b6_i_372_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.292 r  SevenSegmentDisplay/g0_b6_i_371/CO[3]
                         net (fo=1, routed)           0.009    53.301    SevenSegmentDisplay/g0_b6_i_371_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.458 f  SevenSegmentDisplay/g0_b6_i_402/CO[1]
                         net (fo=43, routed)          1.602    55.060    SevenSegmentDisplay/g0_b6_i_402_n_2
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.329    55.389 r  SevenSegmentDisplay/g0_b6_i_752/O
                         net (fo=2, routed)           0.896    56.284    SevenSegmentDisplay/g0_b6_i_752_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    56.408 r  SevenSegmentDisplay/g0_b6_i_756/O
                         net (fo=1, routed)           0.000    56.408    SevenSegmentDisplay/g0_b6_i_756_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.940 r  SevenSegmentDisplay/g0_b6_i_581/CO[3]
                         net (fo=1, routed)           0.000    56.940    SevenSegmentDisplay/g0_b6_i_581_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.179 r  SevenSegmentDisplay/g0_b6_i_787/O[2]
                         net (fo=3, routed)           1.179    58.358    SevenSegmentDisplay/g0_b6_i_787_n_5
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.302    58.660 r  SevenSegmentDisplay/g0_b6_i_790/O
                         net (fo=2, routed)           1.088    59.749    SevenSegmentDisplay/g0_b6_i_790_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.154    59.903 r  SevenSegmentDisplay/g0_b6_i_634/O
                         net (fo=2, routed)           0.940    60.843    SevenSegmentDisplay/g0_b6_i_634_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.327    61.170 r  SevenSegmentDisplay/g0_b6_i_638/O
                         net (fo=1, routed)           0.000    61.170    SevenSegmentDisplay/g0_b6_i_638_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.703 r  SevenSegmentDisplay/g0_b6_i_417/CO[3]
                         net (fo=1, routed)           0.000    61.703    SevenSegmentDisplay/g0_b6_i_417_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    62.018 r  SevenSegmentDisplay/g0_b6_i_215/O[3]
                         net (fo=6, routed)           1.790    63.808    SevenSegmentDisplay/g0_b6_i_215_n_4
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.307    64.115 r  SevenSegmentDisplay/g0_b6_i_213/O
                         net (fo=1, routed)           0.000    64.115    SevenSegmentDisplay/g0_b6_i_213_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.665 r  SevenSegmentDisplay/g0_b6_i_78/CO[3]
                         net (fo=1, routed)           0.000    64.665    SevenSegmentDisplay/g0_b6_i_78_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.779 r  SevenSegmentDisplay/g0_b6_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.779    SevenSegmentDisplay/g0_b6_i_31_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.001 r  SevenSegmentDisplay/g0_b6_i_16/O[0]
                         net (fo=68, routed)          3.481    68.481    SevenSegmentDisplay/g0_b6_i_16_n_7
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    68.781 r  SevenSegmentDisplay/g0_b6_i_32/O
                         net (fo=1, routed)           0.000    68.781    SevenSegmentDisplay/g0_b6_i_32_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    69.145 r  SevenSegmentDisplay/g0_b6_i_15/CO[0]
                         net (fo=67, routed)          3.124    72.269    SevenSegmentDisplay/g0_b6_i_15_n_3
    SLICE_X60Y23         LUT4 (Prop_lut4_I2_O)        0.373    72.642 f  SevenSegmentDisplay/g0_b6_i_562/O
                         net (fo=16, routed)          1.048    73.690    SevenSegmentDisplay/g0_b6_i_562_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.814 r  SevenSegmentDisplay/g0_b6_i_530/O
                         net (fo=4, routed)           1.021    74.834    SevenSegmentDisplay/g0_b6_i_530_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124    74.958 r  SevenSegmentDisplay/g0_b6_i_915/O
                         net (fo=1, routed)           0.000    74.958    SevenSegmentDisplay/g0_b6_i_915_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  SevenSegmentDisplay/g0_b6_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.508    SevenSegmentDisplay/g0_b6_i_847_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  SevenSegmentDisplay/g0_b6_i_706/CO[3]
                         net (fo=1, routed)           0.000    75.622    SevenSegmentDisplay/g0_b6_i_706_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.736 r  SevenSegmentDisplay/g0_b6_i_507/CO[3]
                         net (fo=1, routed)           0.000    75.736    SevenSegmentDisplay/g0_b6_i_507_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.850 r  SevenSegmentDisplay/g0_b6_i_289/CO[3]
                         net (fo=1, routed)           0.000    75.850    SevenSegmentDisplay/g0_b6_i_289_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.163 r  SevenSegmentDisplay/g0_b6_i_552/O[3]
                         net (fo=2, routed)           0.815    76.978    SevenSegmentDisplay/g0_b6_i_552_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.306    77.284 r  SevenSegmentDisplay/g0_b6_i_341/O
                         net (fo=2, routed)           0.818    78.102    SevenSegmentDisplay/g0_b6_i_341_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124    78.226 r  SevenSegmentDisplay/g0_b6_i_345/O
                         net (fo=1, routed)           0.000    78.226    SevenSegmentDisplay/g0_b6_i_345_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    78.650 r  SevenSegmentDisplay/g0_b6_i_129/O[1]
                         net (fo=3, routed)           0.779    79.429    SevenSegmentDisplay/g0_b6_i_129_n_6
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.303    79.732 f  SevenSegmentDisplay/g0_b6_i_128/O
                         net (fo=2, routed)           1.010    80.742    SevenSegmentDisplay/g0_b6_i_128_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.149    80.891 r  SevenSegmentDisplay/g0_b6_i_106/O
                         net (fo=2, routed)           0.810    81.702    SevenSegmentDisplay/g0_b6_i_106_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.332    82.034 r  SevenSegmentDisplay/g0_b6_i_109/O
                         net (fo=1, routed)           0.000    82.034    SevenSegmentDisplay/g0_b6_i_109_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    82.458 r  SevenSegmentDisplay/g0_b6_i_44/O[1]
                         net (fo=2, routed)           0.813    83.271    SevenSegmentDisplay/g0_b6_i_44_n_6
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.303    83.574 r  SevenSegmentDisplay/g0_b6_i_46/O
                         net (fo=1, routed)           0.000    83.574    SevenSegmentDisplay/g0_b6_i_46_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    83.801 r  SevenSegmentDisplay/g0_b6_i_19/O[1]
                         net (fo=1, routed)           0.924    84.725    SevenSegmentDisplay/g0_b6_i_19_n_6
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.303    85.028 r  SevenSegmentDisplay/g0_b6_i_9/O
                         net (fo=1, routed)           0.000    85.028    SevenSegmentDisplay/g0_b6_i_9_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.429 r  SevenSegmentDisplay/g0_b6_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.429    SevenSegmentDisplay/g0_b6_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    85.651 r  SevenSegmentDisplay/g0_b6_i_13/O[0]
                         net (fo=3, routed)           0.827    86.479    SevenSegmentDisplay/g0_b6_i_13_n_7
    SLICE_X62Y22         LUT5 (Prop_lut5_I2_O)        0.299    86.778 r  SevenSegmentDisplay/g0_b6_i_3/O
                         net (fo=7, routed)           1.342    88.120    SevenSegmentDisplay/g0_b6_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I4_O)        0.124    88.244 r  SevenSegmentDisplay/g0_b2/O
                         net (fo=1, routed)           0.319    88.563    SevenSegmentDisplay/g0_b2_n_0
    SLICE_X60Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.687 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.046    90.733    sevenSegmentLEDs_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    94.268 r  sevenSegmentLEDs_OBUF[2]_inst/O
                         net (fo=0)                   0.000    94.268    sevenSegmentLEDs[2]
    U8                                                                r  sevenSegmentLEDs[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/dataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.017ns  (logic 30.270ns (34.005%)  route 58.747ns (65.995%))
  Logic Levels:           96  (CARRY4=54 LUT2=6 LUT3=6 LUT4=4 LUT5=7 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.628     5.149    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  SevenSegmentDisplay/dataReg_reg[9]/Q
                         net (fo=54, routed)          2.467     8.072    SevenSegmentDisplay/dataReg_reg_n_0_[9]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.196 r  SevenSegmentDisplay/g0_b6__1_i_202/O
                         net (fo=8, routed)           1.050     9.246    SevenSegmentDisplay/g0_b6__1_i_202_n_0
    SLICE_X50Y7          LUT4 (Prop_lut4_I0_O)        0.124     9.370 r  SevenSegmentDisplay/g0_b6__1_i_429/O
                         net (fo=1, routed)           0.000     9.370    SevenSegmentDisplay/g0_b6__1_i_429_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.883 r  SevenSegmentDisplay/g0_b6__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.883    SevenSegmentDisplay/g0_b6__1_i_320_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.112 f  SevenSegmentDisplay/g0_b6__1_i_185/CO[2]
                         net (fo=49, routed)          1.040    11.151    SevenSegmentDisplay/g0_b6__1_i_185_n_1
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.454 r  SevenSegmentDisplay/g0_b6__1_i_192/O
                         net (fo=2, routed)           0.790    12.245    SevenSegmentDisplay/g0_b6__1_i_192_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.348    12.593 r  SevenSegmentDisplay/g0_b6__1_i_195/O
                         net (fo=1, routed)           0.000    12.593    SevenSegmentDisplay/g0_b6__1_i_195_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.994 r  SevenSegmentDisplay/g0_b6__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.994    SevenSegmentDisplay/g0_b6__1_i_91_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.328 r  SevenSegmentDisplay/g0_b6__1_i_59/O[1]
                         net (fo=3, routed)           0.743    14.071    SevenSegmentDisplay/g0_b6__1_i_59_n_6
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.374 r  SevenSegmentDisplay/g0_b6__1_i_64/O
                         net (fo=2, routed)           0.823    15.196    SevenSegmentDisplay/g0_b6__1_i_64_n_0
    SLICE_X49Y10         LUT5 (Prop_lut5_I4_O)        0.149    15.345 r  SevenSegmentDisplay/g0_b6__1_i_25/O
                         net (fo=2, routed)           0.608    15.953    SevenSegmentDisplay/g0_b6__1_i_25_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332    16.285 r  SevenSegmentDisplay/g0_b6__1_i_29/O
                         net (fo=1, routed)           0.000    16.285    SevenSegmentDisplay/g0_b6__1_i_29_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.817 r  SevenSegmentDisplay/g0_b6__1_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.817    SevenSegmentDisplay/g0_b6__1_i_14_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.056 r  SevenSegmentDisplay/g0_b6__1_i_125/O[2]
                         net (fo=27, routed)          1.672    18.729    SevenSegmentDisplay/g0_b6__1_i_125_n_5
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.302    19.031 r  SevenSegmentDisplay/g0_b6__1_i_485/O
                         net (fo=1, routed)           0.000    19.031    SevenSegmentDisplay/g0_b6__1_i_485_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.544 r  SevenSegmentDisplay/g0_b6__1_i_388/CO[3]
                         net (fo=1, routed)           0.000    19.544    SevenSegmentDisplay/g0_b6__1_i_388_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.661 r  SevenSegmentDisplay/g0_b6__1_i_292/CO[3]
                         net (fo=1, routed)           0.000    19.661    SevenSegmentDisplay/g0_b6__1_i_292_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  SevenSegmentDisplay/g0_b6__1_i_160/CO[3]
                         net (fo=1, routed)           0.000    19.778    SevenSegmentDisplay/g0_b6__1_i_160_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  SevenSegmentDisplay/g0_b6__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.895    SevenSegmentDisplay/g0_b6__1_i_69_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.114 r  SevenSegmentDisplay/g0_b6__1_i_31/O[0]
                         net (fo=3, routed)           0.886    21.000    SevenSegmentDisplay/g0_b6__1_i_31_n_7
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.295    21.295 r  SevenSegmentDisplay/g0_b6__1_i_73/O
                         net (fo=1, routed)           0.000    21.295    SevenSegmentDisplay/g0_b6__1_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.827 r  SevenSegmentDisplay/g0_b6__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.827    SevenSegmentDisplay/g0_b6__1_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.098 f  SevenSegmentDisplay/g0_b6__1_i_15/CO[0]
                         net (fo=142, routed)         1.906    24.004    SevenSegmentDisplay/g0_b6__1_i_15_n_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.373    24.377 r  SevenSegmentDisplay/g0_b6__0_i_360/O
                         net (fo=103, routed)         2.957    27.334    SevenSegmentDisplay/g0_b6__0_i_360_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124    27.458 r  SevenSegmentDisplay/g0_b6__0_i_450/O
                         net (fo=8, routed)           0.904    28.361    SevenSegmentDisplay/g0_b6__0_i_450_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124    28.485 r  SevenSegmentDisplay/g0_b6__0_i_760/O
                         net (fo=1, routed)           0.000    28.485    SevenSegmentDisplay/g0_b6__0_i_760_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  SevenSegmentDisplay/g0_b6__0_i_697/CO[3]
                         net (fo=1, routed)           0.000    29.035    SevenSegmentDisplay/g0_b6__0_i_697_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  SevenSegmentDisplay/g0_b6__0_i_588/CO[3]
                         net (fo=1, routed)           0.000    29.149    SevenSegmentDisplay/g0_b6__0_i_588_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  SevenSegmentDisplay/g0_b6__0_i_431/CO[3]
                         net (fo=1, routed)           0.000    29.263    SevenSegmentDisplay/g0_b6__0_i_431_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  SevenSegmentDisplay/g0_b6__0_i_237/CO[3]
                         net (fo=1, routed)           0.000    29.377    SevenSegmentDisplay/g0_b6__0_i_237_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.616 r  SevenSegmentDisplay/g0_b6__0_i_347/O[2]
                         net (fo=3, routed)           1.041    30.657    SevenSegmentDisplay/g0_b6__0_i_347_n_5
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.302    30.959 r  SevenSegmentDisplay/g0_b6__0_i_245/O
                         net (fo=2, routed)           0.783    31.742    SevenSegmentDisplay/g0_b6__0_i_245_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    31.866 r  SevenSegmentDisplay/g0_b6__0_i_248/O
                         net (fo=1, routed)           0.000    31.866    SevenSegmentDisplay/g0_b6__0_i_248_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.267 r  SevenSegmentDisplay/g0_b6__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    32.267    SevenSegmentDisplay/g0_b6__0_i_97_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  SevenSegmentDisplay/g0_b6__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.381    SevenSegmentDisplay/g0_b6__0_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.715 r  SevenSegmentDisplay/g0_b6__0_i_66/O[1]
                         net (fo=3, routed)           0.834    33.549    SevenSegmentDisplay/g0_b6__0_i_66_n_6
    SLICE_X36Y17         LUT3 (Prop_lut3_I2_O)        0.303    33.852 r  SevenSegmentDisplay/g0_b6__0_i_69/O
                         net (fo=2, routed)           0.967    34.819    SevenSegmentDisplay/g0_b6__0_i_69_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.150    34.969 r  SevenSegmentDisplay/g0_b6__0_i_340/O
                         net (fo=2, routed)           1.100    36.069    SevenSegmentDisplay/g0_b6__0_i_340_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.355    36.424 r  SevenSegmentDisplay/g0_b6__0_i_344/O
                         net (fo=1, routed)           0.000    36.424    SevenSegmentDisplay/g0_b6__0_i_344_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.956 r  SevenSegmentDisplay/g0_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    36.956    SevenSegmentDisplay/g0_b6__0_i_132_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.178 r  SevenSegmentDisplay/g0_b6_i_384/O[0]
                         net (fo=20, routed)          1.854    39.032    SevenSegmentDisplay/g0_b6_i_384_n_7
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701    39.733 r  SevenSegmentDisplay/g0_b6__0_i_551/CO[3]
                         net (fo=1, routed)           0.000    39.733    SevenSegmentDisplay/g0_b6__0_i_551_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.046 r  SevenSegmentDisplay/g0_b6__0_i_387/O[3]
                         net (fo=3, routed)           1.278    41.324    SevenSegmentDisplay/g0_b6__0_i_387_n_4
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.332    41.656 r  SevenSegmentDisplay/g0_b6__0_i_382/O
                         net (fo=1, routed)           0.617    42.273    SevenSegmentDisplay/g0_b6__0_i_382_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    43.003 r  SevenSegmentDisplay/g0_b6__0_i_197/CO[3]
                         net (fo=1, routed)           0.000    43.003    SevenSegmentDisplay/g0_b6__0_i_197_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.117 r  SevenSegmentDisplay/g0_b6__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    43.117    SevenSegmentDisplay/g0_b6__0_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  SevenSegmentDisplay/g0_b6__0_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.231    SevenSegmentDisplay/g0_b6__0_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.502 r  SevenSegmentDisplay/g0_b6__0_i_15/CO[0]
                         net (fo=142, routed)         5.244    48.747    SevenSegmentDisplay/g0_b6__0_i_15_n_3
    SLICE_X54Y16         LUT4 (Prop_lut4_I2_O)        0.373    49.120 f  SevenSegmentDisplay/g0_b6_i_374/O
                         net (fo=27, routed)          1.506    50.626    SevenSegmentDisplay/g0_b6_i_374_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    50.750 r  SevenSegmentDisplay/g0_b6_i_476/O
                         net (fo=8, routed)           1.298    52.048    SevenSegmentDisplay/g0_b6_i_476_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    52.172 r  SevenSegmentDisplay/g0_b6_i_905/O
                         net (fo=1, routed)           0.000    52.172    SevenSegmentDisplay/g0_b6_i_905_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.722 r  SevenSegmentDisplay/g0_b6_i_813/CO[3]
                         net (fo=1, routed)           0.000    52.722    SevenSegmentDisplay/g0_b6_i_813_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.836 r  SevenSegmentDisplay/g0_b6_i_672/CO[3]
                         net (fo=1, routed)           0.000    52.836    SevenSegmentDisplay/g0_b6_i_672_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.950 r  SevenSegmentDisplay/g0_b6_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.950    SevenSegmentDisplay/g0_b6_i_459_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.064 r  SevenSegmentDisplay/g0_b6_i_237/CO[3]
                         net (fo=1, routed)           0.000    53.064    SevenSegmentDisplay/g0_b6_i_237_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.178 r  SevenSegmentDisplay/g0_b6_i_372/CO[3]
                         net (fo=1, routed)           0.000    53.178    SevenSegmentDisplay/g0_b6_i_372_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.292 r  SevenSegmentDisplay/g0_b6_i_371/CO[3]
                         net (fo=1, routed)           0.009    53.301    SevenSegmentDisplay/g0_b6_i_371_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.458 f  SevenSegmentDisplay/g0_b6_i_402/CO[1]
                         net (fo=43, routed)          1.602    55.060    SevenSegmentDisplay/g0_b6_i_402_n_2
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.329    55.389 r  SevenSegmentDisplay/g0_b6_i_752/O
                         net (fo=2, routed)           0.896    56.284    SevenSegmentDisplay/g0_b6_i_752_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    56.408 r  SevenSegmentDisplay/g0_b6_i_756/O
                         net (fo=1, routed)           0.000    56.408    SevenSegmentDisplay/g0_b6_i_756_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.940 r  SevenSegmentDisplay/g0_b6_i_581/CO[3]
                         net (fo=1, routed)           0.000    56.940    SevenSegmentDisplay/g0_b6_i_581_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.179 r  SevenSegmentDisplay/g0_b6_i_787/O[2]
                         net (fo=3, routed)           1.179    58.358    SevenSegmentDisplay/g0_b6_i_787_n_5
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.302    58.660 r  SevenSegmentDisplay/g0_b6_i_790/O
                         net (fo=2, routed)           1.088    59.749    SevenSegmentDisplay/g0_b6_i_790_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.154    59.903 r  SevenSegmentDisplay/g0_b6_i_634/O
                         net (fo=2, routed)           0.940    60.843    SevenSegmentDisplay/g0_b6_i_634_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.327    61.170 r  SevenSegmentDisplay/g0_b6_i_638/O
                         net (fo=1, routed)           0.000    61.170    SevenSegmentDisplay/g0_b6_i_638_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.703 r  SevenSegmentDisplay/g0_b6_i_417/CO[3]
                         net (fo=1, routed)           0.000    61.703    SevenSegmentDisplay/g0_b6_i_417_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    62.018 r  SevenSegmentDisplay/g0_b6_i_215/O[3]
                         net (fo=6, routed)           1.790    63.808    SevenSegmentDisplay/g0_b6_i_215_n_4
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.307    64.115 r  SevenSegmentDisplay/g0_b6_i_213/O
                         net (fo=1, routed)           0.000    64.115    SevenSegmentDisplay/g0_b6_i_213_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.665 r  SevenSegmentDisplay/g0_b6_i_78/CO[3]
                         net (fo=1, routed)           0.000    64.665    SevenSegmentDisplay/g0_b6_i_78_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.779 r  SevenSegmentDisplay/g0_b6_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.779    SevenSegmentDisplay/g0_b6_i_31_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.001 r  SevenSegmentDisplay/g0_b6_i_16/O[0]
                         net (fo=68, routed)          3.481    68.481    SevenSegmentDisplay/g0_b6_i_16_n_7
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    68.781 r  SevenSegmentDisplay/g0_b6_i_32/O
                         net (fo=1, routed)           0.000    68.781    SevenSegmentDisplay/g0_b6_i_32_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    69.145 r  SevenSegmentDisplay/g0_b6_i_15/CO[0]
                         net (fo=67, routed)          3.124    72.269    SevenSegmentDisplay/g0_b6_i_15_n_3
    SLICE_X60Y23         LUT4 (Prop_lut4_I2_O)        0.373    72.642 f  SevenSegmentDisplay/g0_b6_i_562/O
                         net (fo=16, routed)          1.048    73.690    SevenSegmentDisplay/g0_b6_i_562_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.814 r  SevenSegmentDisplay/g0_b6_i_530/O
                         net (fo=4, routed)           1.021    74.834    SevenSegmentDisplay/g0_b6_i_530_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124    74.958 r  SevenSegmentDisplay/g0_b6_i_915/O
                         net (fo=1, routed)           0.000    74.958    SevenSegmentDisplay/g0_b6_i_915_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  SevenSegmentDisplay/g0_b6_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.508    SevenSegmentDisplay/g0_b6_i_847_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  SevenSegmentDisplay/g0_b6_i_706/CO[3]
                         net (fo=1, routed)           0.000    75.622    SevenSegmentDisplay/g0_b6_i_706_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.736 r  SevenSegmentDisplay/g0_b6_i_507/CO[3]
                         net (fo=1, routed)           0.000    75.736    SevenSegmentDisplay/g0_b6_i_507_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.850 r  SevenSegmentDisplay/g0_b6_i_289/CO[3]
                         net (fo=1, routed)           0.000    75.850    SevenSegmentDisplay/g0_b6_i_289_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.163 r  SevenSegmentDisplay/g0_b6_i_552/O[3]
                         net (fo=2, routed)           0.815    76.978    SevenSegmentDisplay/g0_b6_i_552_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.306    77.284 r  SevenSegmentDisplay/g0_b6_i_341/O
                         net (fo=2, routed)           0.818    78.102    SevenSegmentDisplay/g0_b6_i_341_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124    78.226 r  SevenSegmentDisplay/g0_b6_i_345/O
                         net (fo=1, routed)           0.000    78.226    SevenSegmentDisplay/g0_b6_i_345_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    78.650 r  SevenSegmentDisplay/g0_b6_i_129/O[1]
                         net (fo=3, routed)           0.779    79.429    SevenSegmentDisplay/g0_b6_i_129_n_6
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.303    79.732 f  SevenSegmentDisplay/g0_b6_i_128/O
                         net (fo=2, routed)           1.010    80.742    SevenSegmentDisplay/g0_b6_i_128_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.149    80.891 r  SevenSegmentDisplay/g0_b6_i_106/O
                         net (fo=2, routed)           0.810    81.702    SevenSegmentDisplay/g0_b6_i_106_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.332    82.034 r  SevenSegmentDisplay/g0_b6_i_109/O
                         net (fo=1, routed)           0.000    82.034    SevenSegmentDisplay/g0_b6_i_109_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    82.458 r  SevenSegmentDisplay/g0_b6_i_44/O[1]
                         net (fo=2, routed)           0.813    83.271    SevenSegmentDisplay/g0_b6_i_44_n_6
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.303    83.574 r  SevenSegmentDisplay/g0_b6_i_46/O
                         net (fo=1, routed)           0.000    83.574    SevenSegmentDisplay/g0_b6_i_46_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    83.801 r  SevenSegmentDisplay/g0_b6_i_19/O[1]
                         net (fo=1, routed)           0.924    84.725    SevenSegmentDisplay/g0_b6_i_19_n_6
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.303    85.028 r  SevenSegmentDisplay/g0_b6_i_9/O
                         net (fo=1, routed)           0.000    85.028    SevenSegmentDisplay/g0_b6_i_9_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.429 r  SevenSegmentDisplay/g0_b6_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.429    SevenSegmentDisplay/g0_b6_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    85.651 r  SevenSegmentDisplay/g0_b6_i_13/O[0]
                         net (fo=3, routed)           0.827    86.479    SevenSegmentDisplay/g0_b6_i_13_n_7
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.328    86.807 r  SevenSegmentDisplay/g0_b6_i_2/O
                         net (fo=7, routed)           1.061    87.868    SevenSegmentDisplay/g0_b6_i_2_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I3_O)        0.327    88.195 r  SevenSegmentDisplay/g0_b5/O
                         net (fo=1, routed)           0.433    88.628    SevenSegmentDisplay/g0_b5_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I0_O)        0.124    88.752 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.910    90.662    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    94.167 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000    94.167    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/dataReg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.013ns  (logic 30.297ns (34.037%)  route 58.715ns (65.963%))
  Logic Levels:           96  (CARRY4=54 LUT2=6 LUT3=6 LUT4=4 LUT5=7 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.628     5.149    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  SevenSegmentDisplay/dataReg_reg[9]/Q
                         net (fo=54, routed)          2.467     8.072    SevenSegmentDisplay/dataReg_reg_n_0_[9]
    SLICE_X52Y14         LUT3 (Prop_lut3_I0_O)        0.124     8.196 r  SevenSegmentDisplay/g0_b6__1_i_202/O
                         net (fo=8, routed)           1.050     9.246    SevenSegmentDisplay/g0_b6__1_i_202_n_0
    SLICE_X50Y7          LUT4 (Prop_lut4_I0_O)        0.124     9.370 r  SevenSegmentDisplay/g0_b6__1_i_429/O
                         net (fo=1, routed)           0.000     9.370    SevenSegmentDisplay/g0_b6__1_i_429_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.883 r  SevenSegmentDisplay/g0_b6__1_i_320/CO[3]
                         net (fo=1, routed)           0.000     9.883    SevenSegmentDisplay/g0_b6__1_i_320_n_0
    SLICE_X50Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.112 f  SevenSegmentDisplay/g0_b6__1_i_185/CO[2]
                         net (fo=49, routed)          1.040    11.151    SevenSegmentDisplay/g0_b6__1_i_185_n_1
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.303    11.454 r  SevenSegmentDisplay/g0_b6__1_i_192/O
                         net (fo=2, routed)           0.790    12.245    SevenSegmentDisplay/g0_b6__1_i_192_n_0
    SLICE_X53Y10         LUT4 (Prop_lut4_I3_O)        0.348    12.593 r  SevenSegmentDisplay/g0_b6__1_i_195/O
                         net (fo=1, routed)           0.000    12.593    SevenSegmentDisplay/g0_b6__1_i_195_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.994 r  SevenSegmentDisplay/g0_b6__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    12.994    SevenSegmentDisplay/g0_b6__1_i_91_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.328 r  SevenSegmentDisplay/g0_b6__1_i_59/O[1]
                         net (fo=3, routed)           0.743    14.071    SevenSegmentDisplay/g0_b6__1_i_59_n_6
    SLICE_X49Y11         LUT3 (Prop_lut3_I2_O)        0.303    14.374 r  SevenSegmentDisplay/g0_b6__1_i_64/O
                         net (fo=2, routed)           0.823    15.196    SevenSegmentDisplay/g0_b6__1_i_64_n_0
    SLICE_X49Y10         LUT5 (Prop_lut5_I4_O)        0.149    15.345 r  SevenSegmentDisplay/g0_b6__1_i_25/O
                         net (fo=2, routed)           0.608    15.953    SevenSegmentDisplay/g0_b6__1_i_25_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I0_O)        0.332    16.285 r  SevenSegmentDisplay/g0_b6__1_i_29/O
                         net (fo=1, routed)           0.000    16.285    SevenSegmentDisplay/g0_b6__1_i_29_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.817 r  SevenSegmentDisplay/g0_b6__1_i_14/CO[3]
                         net (fo=1, routed)           0.000    16.817    SevenSegmentDisplay/g0_b6__1_i_14_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.056 r  SevenSegmentDisplay/g0_b6__1_i_125/O[2]
                         net (fo=27, routed)          1.672    18.729    SevenSegmentDisplay/g0_b6__1_i_125_n_5
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.302    19.031 r  SevenSegmentDisplay/g0_b6__1_i_485/O
                         net (fo=1, routed)           0.000    19.031    SevenSegmentDisplay/g0_b6__1_i_485_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.544 r  SevenSegmentDisplay/g0_b6__1_i_388/CO[3]
                         net (fo=1, routed)           0.000    19.544    SevenSegmentDisplay/g0_b6__1_i_388_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.661 r  SevenSegmentDisplay/g0_b6__1_i_292/CO[3]
                         net (fo=1, routed)           0.000    19.661    SevenSegmentDisplay/g0_b6__1_i_292_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.778 r  SevenSegmentDisplay/g0_b6__1_i_160/CO[3]
                         net (fo=1, routed)           0.000    19.778    SevenSegmentDisplay/g0_b6__1_i_160_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.895 r  SevenSegmentDisplay/g0_b6__1_i_69/CO[3]
                         net (fo=1, routed)           0.000    19.895    SevenSegmentDisplay/g0_b6__1_i_69_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.114 r  SevenSegmentDisplay/g0_b6__1_i_31/O[0]
                         net (fo=3, routed)           0.886    21.000    SevenSegmentDisplay/g0_b6__1_i_31_n_7
    SLICE_X47Y17         LUT2 (Prop_lut2_I1_O)        0.295    21.295 r  SevenSegmentDisplay/g0_b6__1_i_73/O
                         net (fo=1, routed)           0.000    21.295    SevenSegmentDisplay/g0_b6__1_i_73_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.827 r  SevenSegmentDisplay/g0_b6__1_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.827    SevenSegmentDisplay/g0_b6__1_i_30_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.098 f  SevenSegmentDisplay/g0_b6__1_i_15/CO[0]
                         net (fo=142, routed)         1.906    24.004    SevenSegmentDisplay/g0_b6__1_i_15_n_3
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.373    24.377 r  SevenSegmentDisplay/g0_b6__0_i_360/O
                         net (fo=103, routed)         2.957    27.334    SevenSegmentDisplay/g0_b6__0_i_360_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I3_O)        0.124    27.458 r  SevenSegmentDisplay/g0_b6__0_i_450/O
                         net (fo=8, routed)           0.904    28.361    SevenSegmentDisplay/g0_b6__0_i_450_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I0_O)        0.124    28.485 r  SevenSegmentDisplay/g0_b6__0_i_760/O
                         net (fo=1, routed)           0.000    28.485    SevenSegmentDisplay/g0_b6__0_i_760_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.035 r  SevenSegmentDisplay/g0_b6__0_i_697/CO[3]
                         net (fo=1, routed)           0.000    29.035    SevenSegmentDisplay/g0_b6__0_i_697_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.149 r  SevenSegmentDisplay/g0_b6__0_i_588/CO[3]
                         net (fo=1, routed)           0.000    29.149    SevenSegmentDisplay/g0_b6__0_i_588_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.263 r  SevenSegmentDisplay/g0_b6__0_i_431/CO[3]
                         net (fo=1, routed)           0.000    29.263    SevenSegmentDisplay/g0_b6__0_i_431_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.377 r  SevenSegmentDisplay/g0_b6__0_i_237/CO[3]
                         net (fo=1, routed)           0.000    29.377    SevenSegmentDisplay/g0_b6__0_i_237_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.616 r  SevenSegmentDisplay/g0_b6__0_i_347/O[2]
                         net (fo=3, routed)           1.041    30.657    SevenSegmentDisplay/g0_b6__0_i_347_n_5
    SLICE_X35Y16         LUT6 (Prop_lut6_I0_O)        0.302    30.959 r  SevenSegmentDisplay/g0_b6__0_i_245/O
                         net (fo=2, routed)           0.783    31.742    SevenSegmentDisplay/g0_b6__0_i_245_n_0
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    31.866 r  SevenSegmentDisplay/g0_b6__0_i_248/O
                         net (fo=1, routed)           0.000    31.866    SevenSegmentDisplay/g0_b6__0_i_248_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.267 r  SevenSegmentDisplay/g0_b6__0_i_97/CO[3]
                         net (fo=1, routed)           0.000    32.267    SevenSegmentDisplay/g0_b6__0_i_97_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.381 r  SevenSegmentDisplay/g0_b6__0_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.381    SevenSegmentDisplay/g0_b6__0_i_57_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.715 r  SevenSegmentDisplay/g0_b6__0_i_66/O[1]
                         net (fo=3, routed)           0.834    33.549    SevenSegmentDisplay/g0_b6__0_i_66_n_6
    SLICE_X36Y17         LUT3 (Prop_lut3_I2_O)        0.303    33.852 r  SevenSegmentDisplay/g0_b6__0_i_69/O
                         net (fo=2, routed)           0.967    34.819    SevenSegmentDisplay/g0_b6__0_i_69_n_0
    SLICE_X42Y15         LUT5 (Prop_lut5_I4_O)        0.150    34.969 r  SevenSegmentDisplay/g0_b6__0_i_340/O
                         net (fo=2, routed)           1.100    36.069    SevenSegmentDisplay/g0_b6__0_i_340_n_0
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.355    36.424 r  SevenSegmentDisplay/g0_b6__0_i_344/O
                         net (fo=1, routed)           0.000    36.424    SevenSegmentDisplay/g0_b6__0_i_344_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.956 r  SevenSegmentDisplay/g0_b6__0_i_132/CO[3]
                         net (fo=1, routed)           0.000    36.956    SevenSegmentDisplay/g0_b6__0_i_132_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.178 r  SevenSegmentDisplay/g0_b6_i_384/O[0]
                         net (fo=20, routed)          1.854    39.032    SevenSegmentDisplay/g0_b6_i_384_n_7
    SLICE_X40Y18         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.701    39.733 r  SevenSegmentDisplay/g0_b6__0_i_551/CO[3]
                         net (fo=1, routed)           0.000    39.733    SevenSegmentDisplay/g0_b6__0_i_551_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.046 r  SevenSegmentDisplay/g0_b6__0_i_387/O[3]
                         net (fo=3, routed)           1.278    41.324    SevenSegmentDisplay/g0_b6__0_i_387_n_4
    SLICE_X38Y21         LUT5 (Prop_lut5_I0_O)        0.332    41.656 r  SevenSegmentDisplay/g0_b6__0_i_382/O
                         net (fo=1, routed)           0.617    42.273    SevenSegmentDisplay/g0_b6__0_i_382_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.730    43.003 r  SevenSegmentDisplay/g0_b6__0_i_197/CO[3]
                         net (fo=1, routed)           0.000    43.003    SevenSegmentDisplay/g0_b6__0_i_197_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.117 r  SevenSegmentDisplay/g0_b6__0_i_70/CO[3]
                         net (fo=1, routed)           0.000    43.117    SevenSegmentDisplay/g0_b6__0_i_70_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.231 r  SevenSegmentDisplay/g0_b6__0_i_30/CO[3]
                         net (fo=1, routed)           0.000    43.231    SevenSegmentDisplay/g0_b6__0_i_30_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    43.502 r  SevenSegmentDisplay/g0_b6__0_i_15/CO[0]
                         net (fo=142, routed)         5.244    48.747    SevenSegmentDisplay/g0_b6__0_i_15_n_3
    SLICE_X54Y16         LUT4 (Prop_lut4_I2_O)        0.373    49.120 f  SevenSegmentDisplay/g0_b6_i_374/O
                         net (fo=27, routed)          1.506    50.626    SevenSegmentDisplay/g0_b6_i_374_n_0
    SLICE_X51Y18         LUT6 (Prop_lut6_I5_O)        0.124    50.750 r  SevenSegmentDisplay/g0_b6_i_476/O
                         net (fo=8, routed)           1.298    52.048    SevenSegmentDisplay/g0_b6_i_476_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124    52.172 r  SevenSegmentDisplay/g0_b6_i_905/O
                         net (fo=1, routed)           0.000    52.172    SevenSegmentDisplay/g0_b6_i_905_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.722 r  SevenSegmentDisplay/g0_b6_i_813/CO[3]
                         net (fo=1, routed)           0.000    52.722    SevenSegmentDisplay/g0_b6_i_813_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.836 r  SevenSegmentDisplay/g0_b6_i_672/CO[3]
                         net (fo=1, routed)           0.000    52.836    SevenSegmentDisplay/g0_b6_i_672_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.950 r  SevenSegmentDisplay/g0_b6_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.950    SevenSegmentDisplay/g0_b6_i_459_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.064 r  SevenSegmentDisplay/g0_b6_i_237/CO[3]
                         net (fo=1, routed)           0.000    53.064    SevenSegmentDisplay/g0_b6_i_237_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.178 r  SevenSegmentDisplay/g0_b6_i_372/CO[3]
                         net (fo=1, routed)           0.000    53.178    SevenSegmentDisplay/g0_b6_i_372_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.292 r  SevenSegmentDisplay/g0_b6_i_371/CO[3]
                         net (fo=1, routed)           0.009    53.301    SevenSegmentDisplay/g0_b6_i_371_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.458 f  SevenSegmentDisplay/g0_b6_i_402/CO[1]
                         net (fo=43, routed)          1.602    55.060    SevenSegmentDisplay/g0_b6_i_402_n_2
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.329    55.389 r  SevenSegmentDisplay/g0_b6_i_752/O
                         net (fo=2, routed)           0.896    56.284    SevenSegmentDisplay/g0_b6_i_752_n_0
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.124    56.408 r  SevenSegmentDisplay/g0_b6_i_756/O
                         net (fo=1, routed)           0.000    56.408    SevenSegmentDisplay/g0_b6_i_756_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.940 r  SevenSegmentDisplay/g0_b6_i_581/CO[3]
                         net (fo=1, routed)           0.000    56.940    SevenSegmentDisplay/g0_b6_i_581_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    57.179 r  SevenSegmentDisplay/g0_b6_i_787/O[2]
                         net (fo=3, routed)           1.179    58.358    SevenSegmentDisplay/g0_b6_i_787_n_5
    SLICE_X51Y29         LUT3 (Prop_lut3_I2_O)        0.302    58.660 r  SevenSegmentDisplay/g0_b6_i_790/O
                         net (fo=2, routed)           1.088    59.749    SevenSegmentDisplay/g0_b6_i_790_n_0
    SLICE_X51Y29         LUT5 (Prop_lut5_I4_O)        0.154    59.903 r  SevenSegmentDisplay/g0_b6_i_634/O
                         net (fo=2, routed)           0.940    60.843    SevenSegmentDisplay/g0_b6_i_634_n_0
    SLICE_X52Y28         LUT6 (Prop_lut6_I0_O)        0.327    61.170 r  SevenSegmentDisplay/g0_b6_i_638/O
                         net (fo=1, routed)           0.000    61.170    SevenSegmentDisplay/g0_b6_i_638_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.703 r  SevenSegmentDisplay/g0_b6_i_417/CO[3]
                         net (fo=1, routed)           0.000    61.703    SevenSegmentDisplay/g0_b6_i_417_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    62.018 r  SevenSegmentDisplay/g0_b6_i_215/O[3]
                         net (fo=6, routed)           1.790    63.808    SevenSegmentDisplay/g0_b6_i_215_n_4
    SLICE_X53Y32         LUT2 (Prop_lut2_I1_O)        0.307    64.115 r  SevenSegmentDisplay/g0_b6_i_213/O
                         net (fo=1, routed)           0.000    64.115    SevenSegmentDisplay/g0_b6_i_213_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.665 r  SevenSegmentDisplay/g0_b6_i_78/CO[3]
                         net (fo=1, routed)           0.000    64.665    SevenSegmentDisplay/g0_b6_i_78_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.779 r  SevenSegmentDisplay/g0_b6_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.779    SevenSegmentDisplay/g0_b6_i_31_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    65.001 r  SevenSegmentDisplay/g0_b6_i_16/O[0]
                         net (fo=68, routed)          3.481    68.481    SevenSegmentDisplay/g0_b6_i_16_n_7
    SLICE_X48Y32         LUT2 (Prop_lut2_I1_O)        0.299    68.781 r  SevenSegmentDisplay/g0_b6_i_32/O
                         net (fo=1, routed)           0.000    68.781    SevenSegmentDisplay/g0_b6_i_32_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    69.145 r  SevenSegmentDisplay/g0_b6_i_15/CO[0]
                         net (fo=67, routed)          3.124    72.269    SevenSegmentDisplay/g0_b6_i_15_n_3
    SLICE_X60Y23         LUT4 (Prop_lut4_I2_O)        0.373    72.642 f  SevenSegmentDisplay/g0_b6_i_562/O
                         net (fo=16, routed)          1.048    73.690    SevenSegmentDisplay/g0_b6_i_562_n_0
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.124    73.814 r  SevenSegmentDisplay/g0_b6_i_530/O
                         net (fo=4, routed)           1.021    74.834    SevenSegmentDisplay/g0_b6_i_530_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I0_O)        0.124    74.958 r  SevenSegmentDisplay/g0_b6_i_915/O
                         net (fo=1, routed)           0.000    74.958    SevenSegmentDisplay/g0_b6_i_915_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.508 r  SevenSegmentDisplay/g0_b6_i_847/CO[3]
                         net (fo=1, routed)           0.000    75.508    SevenSegmentDisplay/g0_b6_i_847_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.622 r  SevenSegmentDisplay/g0_b6_i_706/CO[3]
                         net (fo=1, routed)           0.000    75.622    SevenSegmentDisplay/g0_b6_i_706_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.736 r  SevenSegmentDisplay/g0_b6_i_507/CO[3]
                         net (fo=1, routed)           0.000    75.736    SevenSegmentDisplay/g0_b6_i_507_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.850 r  SevenSegmentDisplay/g0_b6_i_289/CO[3]
                         net (fo=1, routed)           0.000    75.850    SevenSegmentDisplay/g0_b6_i_289_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    76.163 r  SevenSegmentDisplay/g0_b6_i_552/O[3]
                         net (fo=2, routed)           0.815    76.978    SevenSegmentDisplay/g0_b6_i_552_n_4
    SLICE_X64Y31         LUT6 (Prop_lut6_I5_O)        0.306    77.284 r  SevenSegmentDisplay/g0_b6_i_341/O
                         net (fo=2, routed)           0.818    78.102    SevenSegmentDisplay/g0_b6_i_341_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.124    78.226 r  SevenSegmentDisplay/g0_b6_i_345/O
                         net (fo=1, routed)           0.000    78.226    SevenSegmentDisplay/g0_b6_i_345_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    78.650 r  SevenSegmentDisplay/g0_b6_i_129/O[1]
                         net (fo=3, routed)           0.779    79.429    SevenSegmentDisplay/g0_b6_i_129_n_6
    SLICE_X63Y31         LUT3 (Prop_lut3_I1_O)        0.303    79.732 f  SevenSegmentDisplay/g0_b6_i_128/O
                         net (fo=2, routed)           1.010    80.742    SevenSegmentDisplay/g0_b6_i_128_n_0
    SLICE_X63Y30         LUT5 (Prop_lut5_I0_O)        0.149    80.891 r  SevenSegmentDisplay/g0_b6_i_106/O
                         net (fo=2, routed)           0.810    81.702    SevenSegmentDisplay/g0_b6_i_106_n_0
    SLICE_X62Y31         LUT6 (Prop_lut6_I0_O)        0.332    82.034 r  SevenSegmentDisplay/g0_b6_i_109/O
                         net (fo=1, routed)           0.000    82.034    SevenSegmentDisplay/g0_b6_i_109_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    82.458 r  SevenSegmentDisplay/g0_b6_i_44/O[1]
                         net (fo=2, routed)           0.813    83.271    SevenSegmentDisplay/g0_b6_i_44_n_6
    SLICE_X63Y32         LUT2 (Prop_lut2_I0_O)        0.303    83.574 r  SevenSegmentDisplay/g0_b6_i_46/O
                         net (fo=1, routed)           0.000    83.574    SevenSegmentDisplay/g0_b6_i_46_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    83.801 r  SevenSegmentDisplay/g0_b6_i_19/O[1]
                         net (fo=1, routed)           0.924    84.725    SevenSegmentDisplay/g0_b6_i_19_n_6
    SLICE_X63Y25         LUT5 (Prop_lut5_I4_O)        0.303    85.028 r  SevenSegmentDisplay/g0_b6_i_9/O
                         net (fo=1, routed)           0.000    85.028    SevenSegmentDisplay/g0_b6_i_9_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    85.429 r  SevenSegmentDisplay/g0_b6_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.429    SevenSegmentDisplay/g0_b6_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    85.651 r  SevenSegmentDisplay/g0_b6_i_13/O[0]
                         net (fo=3, routed)           0.827    86.479    SevenSegmentDisplay/g0_b6_i_13_n_7
    SLICE_X62Y22         LUT5 (Prop_lut5_I1_O)        0.328    86.807 r  SevenSegmentDisplay/g0_b6_i_2/O
                         net (fo=7, routed)           0.975    87.781    SevenSegmentDisplay/g0_b6_i_2_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I3_O)        0.327    88.108 r  SevenSegmentDisplay/g0_b6/O
                         net (fo=1, routed)           0.579    88.688    SevenSegmentDisplay/g0_b6_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I0_O)        0.124    88.812 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.819    90.630    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    94.162 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000    94.162    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.156ns  (logic 4.021ns (65.311%)  route 2.136ns (34.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.627     5.148    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDPE (Prop_fdpe_C_Q)         0.518     5.666 r  SevenSegmentDisplay/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           2.136     7.802    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    11.305 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.305    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.133ns  (logic 4.041ns (65.889%)  route 2.092ns (34.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.627     5.148    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDPE (Prop_fdpe_C_Q)         0.518     5.666 r  SevenSegmentDisplay/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           2.092     7.758    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    11.281 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.281    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.148ns (67.979%)  route 1.954ns (32.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.627     5.148    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDPE (Prop_fdpe_C_Q)         0.478     5.626 r  SevenSegmentDisplay/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           1.954     7.580    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.670    11.250 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.250    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/anodesEnableReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.375ns (75.478%)  route 0.447ns (24.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.588     1.471    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  SevenSegmentDisplay/anodesEnableReg_reg[3]/Q
                         net (fo=1, routed)           0.447     2.082    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.293 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.293    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/anodesEnableReg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.401ns (74.488%)  route 0.480ns (25.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.588     1.471    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDPE (Prop_fdpe_C_Q)         0.148     1.619 r  SevenSegmentDisplay/anodesEnableReg_reg[1]/Q
                         net (fo=1, routed)           0.480     2.099    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.253     3.352 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.352    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/anodesEnableReg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.388ns (72.897%)  route 0.516ns (27.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.588     1.471    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  SevenSegmentDisplay/anodesEnableReg_reg[2]/Q
                         net (fo=1, routed)           0.516     2.151    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.375 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.375    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/anodesEnableReg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.368ns (70.823%)  route 0.564ns (29.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.588     1.471    SevenSegmentDisplay/CLK
    SLICE_X64Y18         FDPE                                         r  SevenSegmentDisplay/anodesEnableReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.635 r  SevenSegmentDisplay/anodesEnableReg_reg[0]/Q
                         net (fo=1, routed)           0.564     2.199    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.403 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.403    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/countReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.452ns (69.579%)  route 0.635ns (30.421%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.590     1.473    SevenSegmentDisplay/CLK
    SLICE_X64Y16         FDCE                                         r  SevenSegmentDisplay/countReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDCE (Prop_fdce_C_Q)         0.148     1.621 r  SevenSegmentDisplay/countReg_reg[0]/Q
                         net (fo=9, routed)           0.227     1.848    SevenSegmentDisplay/countReg_reg_n_0_[0]
    SLICE_X62Y14         LUT6 (Prop_lut6_I1_O)        0.098     1.946 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.354    sevenSegmentLEDs_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.559 r  sevenSegmentLEDs_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.559    sevenSegmentLEDs[5]
    V5                                                                r  sevenSegmentLEDs[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.448ns (68.005%)  route 0.681ns (31.995%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.474    SevenSegmentDisplay/CLK
    SLICE_X62Y15         FDCE                                         r  SevenSegmentDisplay/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  SevenSegmentDisplay/countReg_reg[1]/Q
                         net (fo=8, routed)           0.267     1.869    SevenSegmentDisplay/countReg_reg_n_0_[1]
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.099     1.968 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.382    sevenSegmentLEDs_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.603 r  sevenSegmentLEDs_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.603    sevenSegmentLEDs[4]
    U5                                                                r  sevenSegmentLEDs[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.459ns (68.101%)  route 0.684ns (31.899%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.474    SevenSegmentDisplay/CLK
    SLICE_X62Y15         FDCE                                         r  SevenSegmentDisplay/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  SevenSegmentDisplay/countReg_reg[1]/Q
                         net (fo=8, routed)           0.299     1.901    SevenSegmentDisplay/countReg_reg_n_0_[1]
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.099     2.000 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.385     2.385    sevenSegmentLEDs_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.617 r  sevenSegmentLEDs_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.617    sevenSegmentLEDs[6]
    U7                                                                r  sevenSegmentLEDs[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.457ns (65.723%)  route 0.760ns (34.277%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.474    SevenSegmentDisplay/CLK
    SLICE_X62Y15         FDCE                                         r  SevenSegmentDisplay/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  SevenSegmentDisplay/countReg_reg[1]/Q
                         net (fo=8, routed)           0.268     1.870    SevenSegmentDisplay/countReg_reg_n_0_[1]
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.099     1.969 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.492     2.461    sevenSegmentLEDs_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.691 r  sevenSegmentLEDs_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.691    sevenSegmentLEDs[1]
    W6                                                                r  sevenSegmentLEDs[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.439ns (64.408%)  route 0.795ns (35.592%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.474    SevenSegmentDisplay/CLK
    SLICE_X62Y15         FDCE                                         r  SevenSegmentDisplay/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  SevenSegmentDisplay/countReg_reg[1]/Q
                         net (fo=8, routed)           0.299     1.902    SevenSegmentDisplay/countReg_reg_n_0_[1]
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.099     2.001 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.496    sevenSegmentLEDs_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.708 r  sevenSegmentLEDs_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.708    sevenSegmentLEDs[0]
    W7                                                                r  sevenSegmentLEDs[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/countReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevenSegmentLEDs[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.247ns  (logic 1.463ns (65.123%)  route 0.784ns (34.877%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.591     1.474    SevenSegmentDisplay/CLK
    SLICE_X62Y15         FDCE                                         r  SevenSegmentDisplay/countReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.128     1.602 r  SevenSegmentDisplay/countReg_reg[1]/Q
                         net (fo=8, routed)           0.290     1.893    SevenSegmentDisplay/countReg_reg_n_0_[1]
    SLICE_X60Y14         LUT6 (Prop_lut6_I2_O)        0.099     1.992 r  SevenSegmentDisplay/sevenSegmentLEDs_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.485    sevenSegmentLEDs_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.721 r  sevenSegmentLEDs_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.721    sevenSegmentLEDs[3]
    V8                                                                r  sevenSegmentLEDs[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 1.441ns (22.509%)  route 4.962ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.962     6.403    SevenSegmentDisplay/AS[0]
    SLICE_X62Y22         FDCE                                         f  SevenSegmentDisplay/count.count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.505     4.846    SevenSegmentDisplay/CLK
    SLICE_X62Y22         FDCE                                         r  SevenSegmentDisplay/count.count_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 1.441ns (22.509%)  route 4.962ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.962     6.403    SevenSegmentDisplay/AS[0]
    SLICE_X62Y22         FDCE                                         f  SevenSegmentDisplay/count.count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.505     4.846    SevenSegmentDisplay/CLK
    SLICE_X62Y22         FDCE                                         r  SevenSegmentDisplay/count.count_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 1.441ns (22.509%)  route 4.962ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.962     6.403    SevenSegmentDisplay/AS[0]
    SLICE_X62Y22         FDCE                                         f  SevenSegmentDisplay/count.count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.505     4.846    SevenSegmentDisplay/CLK
    SLICE_X62Y22         FDCE                                         r  SevenSegmentDisplay/count.count_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.403ns  (logic 1.441ns (22.509%)  route 4.962ns (77.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.962     6.403    SevenSegmentDisplay/AS[0]
    SLICE_X62Y22         FDCE                                         f  SevenSegmentDisplay/count.count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.505     4.846    SevenSegmentDisplay/CLK
    SLICE_X62Y22         FDCE                                         r  SevenSegmentDisplay/count.count_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.441ns (22.620%)  route 4.930ns (77.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.930     6.372    SevenSegmentDisplay/AS[0]
    SLICE_X64Y20         FDCE                                         f  SevenSegmentDisplay/count.count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508     4.849    SevenSegmentDisplay/CLK
    SLICE_X64Y20         FDCE                                         r  SevenSegmentDisplay/count.count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.441ns (22.620%)  route 4.930ns (77.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.930     6.372    SevenSegmentDisplay/AS[0]
    SLICE_X64Y20         FDCE                                         f  SevenSegmentDisplay/count.count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508     4.849    SevenSegmentDisplay/CLK
    SLICE_X64Y20         FDCE                                         r  SevenSegmentDisplay/count.count_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.441ns (22.620%)  route 4.930ns (77.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.930     6.372    SevenSegmentDisplay/AS[0]
    SLICE_X64Y20         FDCE                                         f  SevenSegmentDisplay/count.count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508     4.849    SevenSegmentDisplay/CLK
    SLICE_X64Y20         FDCE                                         r  SevenSegmentDisplay/count.count_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.441ns (22.620%)  route 4.930ns (77.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.930     6.372    SevenSegmentDisplay/AS[0]
    SLICE_X64Y20         FDCE                                         f  SevenSegmentDisplay/count.count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508     4.849    SevenSegmentDisplay/CLK
    SLICE_X64Y20         FDCE                                         r  SevenSegmentDisplay/count.count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.441ns (22.620%)  route 4.930ns (77.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.930     6.372    SevenSegmentDisplay/AS[0]
    SLICE_X64Y20         FDCE                                         f  SevenSegmentDisplay/count.count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508     4.849    SevenSegmentDisplay/CLK
    SLICE_X64Y20         FDCE                                         r  SevenSegmentDisplay/count.count_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SevenSegmentDisplay/count.count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.372ns  (logic 1.441ns (22.620%)  route 4.930ns (77.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=87, routed)          4.930     6.372    SevenSegmentDisplay/AS[0]
    SLICE_X64Y20         FDCE                                         f  SevenSegmentDisplay/count.count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.508     4.849    SevenSegmentDisplay/CLK
    SLICE_X64Y20         FDCE                                         r  SevenSegmentDisplay/count.count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            SevenSegmentDisplay/dataReg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.226ns (22.836%)  route 0.764ns (77.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  switches_IBUF[10]_inst/O
                         net (fo=2, routed)           0.764     0.989    SevenSegmentDisplay/dataIn[10]
    SLICE_X58Y15         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.985    SevenSegmentDisplay/CLK
    SLICE_X58Y15         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[10]/C

Slack:                    inf
  Source:                 switches[12]
                            (input port)
  Destination:            SevenSegmentDisplay/controlReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.237ns (23.725%)  route 0.761ns (76.275%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches[12] (IN)
                         net (fo=0)                   0.000     0.000    switches[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  switches_IBUF[12]_inst/O
                         net (fo=2, routed)           0.761     0.997    SevenSegmentDisplay/dataIn[12]
    SLICE_X59Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.984    SevenSegmentDisplay/CLK
    SLICE_X59Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[12]/C

Slack:                    inf
  Source:                 switches[12]
                            (input port)
  Destination:            SevenSegmentDisplay/dataReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.002ns  (logic 0.237ns (23.626%)  route 0.765ns (76.374%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches[12] (IN)
                         net (fo=0)                   0.000     0.000    switches[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  switches_IBUF[12]_inst/O
                         net (fo=2, routed)           0.765     1.002    SevenSegmentDisplay/dataIn[12]
    SLICE_X59Y15         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.985    SevenSegmentDisplay/CLK
    SLICE_X59Y15         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[12]/C

Slack:                    inf
  Source:                 switches[8]
                            (input port)
  Destination:            SevenSegmentDisplay/controlReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.223ns (20.606%)  route 0.858ns (79.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches[8] (IN)
                         net (fo=0)                   0.000     0.000    switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_IBUF[8]_inst/O
                         net (fo=2, routed)           0.858     1.080    SevenSegmentDisplay/dataIn[8]
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.984    SevenSegmentDisplay/CLK
    SLICE_X60Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[8]/C

Slack:                    inf
  Source:                 switches[8]
                            (input port)
  Destination:            SevenSegmentDisplay/dataReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.223ns (20.207%)  route 0.879ns (79.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches[8] (IN)
                         net (fo=0)                   0.000     0.000    switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  switches_IBUF[8]_inst/O
                         net (fo=2, routed)           0.879     1.102    SevenSegmentDisplay/dataIn[8]
    SLICE_X59Y15         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.985    SevenSegmentDisplay/CLK
    SLICE_X59Y15         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[8]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            SevenSegmentDisplay/dataReg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.269ns (24.437%)  route 0.833ns (75.563%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=2, routed)           0.712     0.936    SevenSegmentDisplay/enable_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.981 r  SevenSegmentDisplay/dataReg[12]_i_1/O
                         net (fo=13, routed)          0.121     1.102    SevenSegmentDisplay/dataReg
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.856     1.983    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C

Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            SevenSegmentDisplay/dataReg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.220ns (19.889%)  route 0.887ns (80.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_IBUF[9]_inst/O
                         net (fo=2, routed)           0.887     1.108    SevenSegmentDisplay/dataIn[9]
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.856     1.983    SevenSegmentDisplay/CLK
    SLICE_X58Y17         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[9]/C

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            SevenSegmentDisplay/controlReg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.226ns (20.302%)  route 0.887ns (79.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  switches_IBUF[10]_inst/O
                         net (fo=2, routed)           0.887     1.113    SevenSegmentDisplay/dataIn[10]
    SLICE_X59Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.857     1.984    SevenSegmentDisplay/CLK
    SLICE_X59Y16         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[10]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            SevenSegmentDisplay/controlReg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.272ns (24.326%)  route 0.847ns (75.674%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enable_IBUF_inst/O
                         net (fo=2, routed)           0.712     0.936    SevenSegmentDisplay/enable_IBUF
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.048     0.984 r  SevenSegmentDisplay/controlReg[12]_i_1/O
                         net (fo=12, routed)          0.135     1.119    SevenSegmentDisplay/controlReg
    SLICE_X60Y17         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.856     1.983    SevenSegmentDisplay/CLK
    SLICE_X60Y17         FDCE                                         r  SevenSegmentDisplay/controlReg_reg[9]/C

Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            SevenSegmentDisplay/dataReg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.232ns (20.172%)  route 0.917ns (79.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_IBUF[11]_inst/O
                         net (fo=2, routed)           0.917     1.149    SevenSegmentDisplay/dataIn[11]
    SLICE_X58Y15         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.858     1.985    SevenSegmentDisplay/CLK
    SLICE_X58Y15         FDCE                                         r  SevenSegmentDisplay/dataReg_reg[11]/C





