timestamp=1573241774115

[~A]
LastVerilogToplevel=SPI_cont_tb
ModifyID=120
Version=74
e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/SPI_cont.v=0*434*1338
e:/GIT/my_projects/FPGA/Verilog/SPI_cont/SPI_cont/src/SPI_cont.v_SPI_cont_tb.v=0*310867*312218

[$root]
A/$root=22|||1*630273
BinI32/$root=3*560765
SLP=3*560869
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|c73a565f2ade592f8ac1c68f484c92166d1d17b26373e66a7ce54c429a425fa8

[SPI_cont]
A/SPI_cont=22|./../src/SPI_cont.v|3|1*630663
BinI32/SPI_cont=3*560937
R=./../src/SPI_cont.v|3
SLP=3*562116
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|9cdd2b3d3c0df01a4ff7cb6ef71ad8a9ebc2582dc002f1bcd1f4a52524577790ffc3da656f614c4eb180e3ae9638a291

[SPI_cont_tb]
A/SPI_cont_tb=22|./../src/SPI_cont_tb.v|4|1*633165
BinI32/SPI_cont_tb=3*563219
R=./../src/SPI_cont_tb.v|4
SLP=3*564438
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|143c9059c5f4d0dd777a8a65a9248dd4e2d14fe22eb5a42fb710518e66358549b873901658bf6f2fc22ce0f5d9077469

[microSD_tb]
A/microSD_tb=22|./../src/SPI_cont_tb.v|4|1*5942
BinI32/microSD_tb=3*5522
R=./../src/SPI_cont_tb.v|4
SLP=3*6559
Version=10.5.217.6767 (Windows)|0000000b789cd3f53752d02d2e33ca3634020010aa02e5|d1d491d749a8c37ede91686d7622777e8a64d9024ff498befc7c0fb121207ba8ba6fa0af1a8f6865a89a9123de5a2cec

[~MFT]
0=7|0SPI_cont.mgf|312218|229556
1=6|1SPI_cont.mgf|633165|628505
3=12|3SPI_cont.mgf|564438|559053

[~U]
$root=12|0*310217|
SPI_cont=12|0*310415|
SPI_cont_tb=12|0*310698||0x10
microSD_tb=12|0*2365||0x10
