# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1 \
    name glPLSlices_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_0 \
    op interface \
    ports { glPLSlices_0_address0 { O 13 vector } glPLSlices_0_ce0 { O 1 bit } glPLSlices_0_we0 { O 1 bit } glPLSlices_0_d0 { O 8 vector } glPLSlices_0_address1 { O 13 vector } glPLSlices_0_ce1 { O 1 bit } glPLSlices_0_we1 { O 1 bit } glPLSlices_0_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2 \
    name glPLSlices_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_1 \
    op interface \
    ports { glPLSlices_1_address0 { O 13 vector } glPLSlices_1_ce0 { O 1 bit } glPLSlices_1_we0 { O 1 bit } glPLSlices_1_d0 { O 8 vector } glPLSlices_1_address1 { O 13 vector } glPLSlices_1_ce1 { O 1 bit } glPLSlices_1_we1 { O 1 bit } glPLSlices_1_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name glPLSlices_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_2 \
    op interface \
    ports { glPLSlices_2_address0 { O 13 vector } glPLSlices_2_ce0 { O 1 bit } glPLSlices_2_we0 { O 1 bit } glPLSlices_2_d0 { O 8 vector } glPLSlices_2_address1 { O 13 vector } glPLSlices_2_ce1 { O 1 bit } glPLSlices_2_we1 { O 1 bit } glPLSlices_2_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name glPLSlices_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_3 \
    op interface \
    ports { glPLSlices_3_address0 { O 13 vector } glPLSlices_3_ce0 { O 1 bit } glPLSlices_3_we0 { O 1 bit } glPLSlices_3_d0 { O 8 vector } glPLSlices_3_address1 { O 13 vector } glPLSlices_3_ce1 { O 1 bit } glPLSlices_3_we1 { O 1 bit } glPLSlices_3_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name glPLSlices_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_4 \
    op interface \
    ports { glPLSlices_4_address0 { O 13 vector } glPLSlices_4_ce0 { O 1 bit } glPLSlices_4_we0 { O 1 bit } glPLSlices_4_d0 { O 8 vector } glPLSlices_4_address1 { O 13 vector } glPLSlices_4_ce1 { O 1 bit } glPLSlices_4_we1 { O 1 bit } glPLSlices_4_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name glPLSlices_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_5 \
    op interface \
    ports { glPLSlices_5_address0 { O 13 vector } glPLSlices_5_ce0 { O 1 bit } glPLSlices_5_we0 { O 1 bit } glPLSlices_5_d0 { O 8 vector } glPLSlices_5_address1 { O 13 vector } glPLSlices_5_ce1 { O 1 bit } glPLSlices_5_we1 { O 1 bit } glPLSlices_5_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name glPLSlices_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_6 \
    op interface \
    ports { glPLSlices_6_address0 { O 13 vector } glPLSlices_6_ce0 { O 1 bit } glPLSlices_6_we0 { O 1 bit } glPLSlices_6_d0 { O 8 vector } glPLSlices_6_address1 { O 13 vector } glPLSlices_6_ce1 { O 1 bit } glPLSlices_6_we1 { O 1 bit } glPLSlices_6_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name glPLSlices_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_7 \
    op interface \
    ports { glPLSlices_7_address0 { O 13 vector } glPLSlices_7_ce0 { O 1 bit } glPLSlices_7_we0 { O 1 bit } glPLSlices_7_d0 { O 8 vector } glPLSlices_7_address1 { O 13 vector } glPLSlices_7_ce1 { O 1 bit } glPLSlices_7_we1 { O 1 bit } glPLSlices_7_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name glPLSlices_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_8 \
    op interface \
    ports { glPLSlices_8_address0 { O 13 vector } glPLSlices_8_ce0 { O 1 bit } glPLSlices_8_we0 { O 1 bit } glPLSlices_8_d0 { O 8 vector } glPLSlices_8_address1 { O 13 vector } glPLSlices_8_ce1 { O 1 bit } glPLSlices_8_we1 { O 1 bit } glPLSlices_8_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name glPLSlices_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_9 \
    op interface \
    ports { glPLSlices_9_address0 { O 13 vector } glPLSlices_9_ce0 { O 1 bit } glPLSlices_9_we0 { O 1 bit } glPLSlices_9_d0 { O 8 vector } glPLSlices_9_address1 { O 13 vector } glPLSlices_9_ce1 { O 1 bit } glPLSlices_9_we1 { O 1 bit } glPLSlices_9_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name glPLSlices_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_10 \
    op interface \
    ports { glPLSlices_10_address0 { O 13 vector } glPLSlices_10_ce0 { O 1 bit } glPLSlices_10_we0 { O 1 bit } glPLSlices_10_d0 { O 8 vector } glPLSlices_10_address1 { O 13 vector } glPLSlices_10_ce1 { O 1 bit } glPLSlices_10_we1 { O 1 bit } glPLSlices_10_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name glPLSlices_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_11 \
    op interface \
    ports { glPLSlices_11_address0 { O 13 vector } glPLSlices_11_ce0 { O 1 bit } glPLSlices_11_we0 { O 1 bit } glPLSlices_11_d0 { O 8 vector } glPLSlices_11_address1 { O 13 vector } glPLSlices_11_ce1 { O 1 bit } glPLSlices_11_we1 { O 1 bit } glPLSlices_11_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name glPLSlices_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_12 \
    op interface \
    ports { glPLSlices_12_address0 { O 13 vector } glPLSlices_12_ce0 { O 1 bit } glPLSlices_12_we0 { O 1 bit } glPLSlices_12_d0 { O 8 vector } glPLSlices_12_address1 { O 13 vector } glPLSlices_12_ce1 { O 1 bit } glPLSlices_12_we1 { O 1 bit } glPLSlices_12_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name glPLSlices_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_13 \
    op interface \
    ports { glPLSlices_13_address0 { O 13 vector } glPLSlices_13_ce0 { O 1 bit } glPLSlices_13_we0 { O 1 bit } glPLSlices_13_d0 { O 8 vector } glPLSlices_13_address1 { O 13 vector } glPLSlices_13_ce1 { O 1 bit } glPLSlices_13_we1 { O 1 bit } glPLSlices_13_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name glPLSlices_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_14 \
    op interface \
    ports { glPLSlices_14_address0 { O 13 vector } glPLSlices_14_ce0 { O 1 bit } glPLSlices_14_we0 { O 1 bit } glPLSlices_14_d0 { O 8 vector } glPLSlices_14_address1 { O 13 vector } glPLSlices_14_ce1 { O 1 bit } glPLSlices_14_we1 { O 1 bit } glPLSlices_14_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name glPLSlices_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename glPLSlices_15 \
    op interface \
    ports { glPLSlices_15_address0 { O 13 vector } glPLSlices_15_ce0 { O 1 bit } glPLSlices_15_we0 { O 1 bit } glPLSlices_15_d0 { O 8 vector } glPLSlices_15_address1 { O 13 vector } glPLSlices_15_ce1 { O 1 bit } glPLSlices_15_we1 { O 1 bit } glPLSlices_15_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'glPLSlices_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


