Time resolution is 1 ps
$finish called at time : 20 ns : File "D:/Verilog/FS/FS.srcs/sim_1/new/full_sub_tb.v" Line 51
