

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_32u_array_ap_fixed_15_5_5_3_0_32u_config13_s'
================================================================
* Date:           Thu Jul 11 13:34:28 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.656 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      994|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|        3|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        3|     1030|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln42_49_fu_295_p2   |         +|   0|  0|  31|          24|          16|
    |add_ln42_50_fu_329_p2   |         +|   0|  0|  31|          24|          18|
    |add_ln42_51_fu_363_p2   |         +|   0|  0|  31|          24|          17|
    |add_ln42_52_fu_397_p2   |         +|   0|  0|  31|          24|          15|
    |add_ln42_53_fu_431_p2   |         +|   0|  0|  31|          24|          19|
    |add_ln42_54_fu_465_p2   |         +|   0|  0|  31|          24|          18|
    |add_ln42_55_fu_499_p2   |         +|   0|  0|  31|          24|          20|
    |add_ln42_56_fu_533_p2   |         +|   0|  0|  31|          24|          19|
    |add_ln42_57_fu_567_p2   |         +|   0|  0|  31|          24|          19|
    |add_ln42_58_fu_601_p2   |         +|   0|  0|  31|          24|          15|
    |add_ln42_59_fu_635_p2   |         +|   0|  0|  31|          24|          18|
    |add_ln42_60_fu_669_p2   |         +|   0|  0|  31|          24|          15|
    |add_ln42_61_fu_703_p2   |         +|   0|  0|  31|          24|          16|
    |add_ln42_62_fu_737_p2   |         +|   0|  0|  31|          24|          20|
    |add_ln42_63_fu_771_p2   |         +|   0|  0|  31|          24|          19|
    |add_ln42_64_fu_805_p2   |         +|   0|  0|  31|          24|          17|
    |add_ln42_65_fu_839_p2   |         +|   0|  0|  31|          24|          17|
    |add_ln42_66_fu_873_p2   |         +|   0|  0|  31|          24|          17|
    |add_ln42_67_fu_907_p2   |         +|   0|  0|  31|          24|          17|
    |add_ln42_68_fu_941_p2   |         +|   0|  0|  31|          24|          15|
    |add_ln42_69_fu_975_p2   |         +|   0|  0|  31|          24|          16|
    |add_ln42_70_fu_1009_p2  |         +|   0|  0|  31|          24|          20|
    |add_ln42_71_fu_1043_p2  |         +|   0|  0|  31|          24|          19|
    |add_ln42_72_fu_1077_p2  |         +|   0|  0|  31|          24|          16|
    |add_ln42_73_fu_1111_p2  |         +|   0|  0|  31|          24|          12|
    |add_ln42_74_fu_1145_p2  |         +|   0|  0|  31|          24|          18|
    |add_ln42_75_fu_1179_p2  |         +|   0|  0|  31|          24|          18|
    |add_ln42_76_fu_1213_p2  |         +|   0|  0|  31|          24|          19|
    |add_ln42_77_fu_1247_p2  |         +|   0|  0|  31|          24|          17|
    |add_ln42_78_fu_1285_p2  |         +|   0|  0|  31|          24|          17|
    |add_ln42_79_fu_1311_p2  |         +|   0|  0|  31|          24|          15|
    |add_ln42_fu_261_p2      |         +|   0|  0|  31|          24|          14|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 994|         769|         549|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_done            |   9|          2|    1|          2|
    |layer13_out_blk_n  |   9|          2|    1|          2|
    |layer2_out_blk_n   |   9|          2|    1|          2|
    |real_start         |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|    4|          8|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,32u>,array<ap_fixed<15,5,5,3,0>,32u>,config13>|  return value|
|layer2_out_dout             |   in|  512|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_num_data_valid   |   in|    2|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_fifo_cap         |   in|    2|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_empty_n          |   in|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer2_out_read             |  out|    1|     ap_fifo|                                                               layer2_out|       pointer|
|layer13_out_din             |  out|  480|     ap_fifo|                                                              layer13_out|       pointer|
|layer13_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer13_out|       pointer|
|layer13_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer13_out|       pointer|
|layer13_out_full_n          |   in|    1|     ap_fifo|                                                              layer13_out|       pointer|
|layer13_out_write           |  out|    1|     ap_fifo|                                                              layer13_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

