Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pvt_sensor_wrapper_tb_behav xil_defaultlib.pvt_sensor_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'in_data' [C:/Users/jacky/Desktop/Digwise Intern/PVT_Sensor/pvt_sensor_wrapper.sv:367]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tsensor
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.pvt_sensor_wrapper_default
Compiling module xil_defaultlib.pvt_sensor_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pvt_sensor_wrapper_tb_behav
