$date
	Sun Oct 23 02:45:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#786788
b10 !
1"
#786790
b10 &
b10 %
1$
#786791
0"
#786794
b1 &
b1 %
1#
#786798
b0 &
0#
b0 %
0$
#1781313
b10011 !
1"
#1781314
b10011 &
b10011 %
1$
#1781315
0"
#1781318
b111010 &
b111010 %
#1781322
b11101 &
b11101 %
#1781326
b1011000 &
b1011000 %
#1781330
b101100 &
b101100 %
#1781334
b10110 &
b10110 %
#1781338
b1011 &
b1011 %
#1781342
b100010 &
b100010 %
#1781346
b10001 &
b10001 %
#1781350
b110100 &
b110100 %
#1781354
b11010 &
b11010 %
#1781358
b1101 &
b1101 %
#1781362
b101000 &
b101000 %
#1781366
b10100 &
b10100 %
#1781370
b1010 &
b1010 %
#1781374
b101 &
b101 %
#1781378
b10000 &
b10000 %
#1781382
b1000 &
b1000 %
#1781386
b100 &
b100 %
#1781390
b10 &
b10 %
#1781394
b1 &
b1 %
1#
#1781398
b0 &
0#
b0 %
0$
#2833854
b1101 &
b1101 %
1$
b1101 !
1"
#2833855
0"
#2833858
b101000 &
b101000 %
#2833862
b10100 &
b10100 %
#2833866
b1010 &
b1010 %
#2833870
b101 &
b101 %
#2833874
b10000 &
b10000 %
#2833878
b1000 &
b1000 %
#2833882
b100 &
b100 %
#2833886
b10 &
b10 %
#2833890
b1 &
b1 %
1#
#2833894
b0 &
0#
b0 %
0$
#4500012
