#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2188e30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2188fc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x217a2d0 .functor NOT 1, L_0x21e6720, C4<0>, C4<0>, C4<0>;
L_0x21e6500 .functor XOR 2, L_0x21e63c0, L_0x21e6460, C4<00>, C4<00>;
L_0x21e6610 .functor XOR 2, L_0x21e6500, L_0x21e6570, C4<00>, C4<00>;
v0x21ddce0_0 .net *"_ivl_10", 1 0, L_0x21e6570;  1 drivers
v0x21ddde0_0 .net *"_ivl_12", 1 0, L_0x21e6610;  1 drivers
v0x21ddec0_0 .net *"_ivl_2", 1 0, L_0x21e1000;  1 drivers
v0x21ddf80_0 .net *"_ivl_4", 1 0, L_0x21e63c0;  1 drivers
v0x21de060_0 .net *"_ivl_6", 1 0, L_0x21e6460;  1 drivers
v0x21de190_0 .net *"_ivl_8", 1 0, L_0x21e6500;  1 drivers
v0x21de270_0 .net "a", 0 0, v0x21d87e0_0;  1 drivers
v0x21de310_0 .net "b", 0 0, v0x21d8880_0;  1 drivers
v0x21de3b0_0 .net "c", 0 0, v0x21d8920_0;  1 drivers
v0x21de450_0 .var "clk", 0 0;
v0x21de4f0_0 .net "d", 0 0, v0x21d8a60_0;  1 drivers
v0x21de590_0 .net "out_pos_dut", 0 0, L_0x21e6020;  1 drivers
v0x21de630_0 .net "out_pos_ref", 0 0, L_0x21dfb60;  1 drivers
v0x21de6d0_0 .net "out_sop_dut", 0 0, L_0x21e2ee0;  1 drivers
v0x21de770_0 .net "out_sop_ref", 0 0, L_0x21b2f90;  1 drivers
v0x21de810_0 .var/2u "stats1", 223 0;
v0x21de8b0_0 .var/2u "strobe", 0 0;
v0x21de950_0 .net "tb_match", 0 0, L_0x21e6720;  1 drivers
v0x21dea20_0 .net "tb_mismatch", 0 0, L_0x217a2d0;  1 drivers
v0x21deac0_0 .net "wavedrom_enable", 0 0, v0x21d8d30_0;  1 drivers
v0x21deb90_0 .net "wavedrom_title", 511 0, v0x21d8dd0_0;  1 drivers
L_0x21e1000 .concat [ 1 1 0 0], L_0x21dfb60, L_0x21b2f90;
L_0x21e63c0 .concat [ 1 1 0 0], L_0x21dfb60, L_0x21b2f90;
L_0x21e6460 .concat [ 1 1 0 0], L_0x21e6020, L_0x21e2ee0;
L_0x21e6570 .concat [ 1 1 0 0], L_0x21dfb60, L_0x21b2f90;
L_0x21e6720 .cmp/eeq 2, L_0x21e1000, L_0x21e6610;
S_0x2189150 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2188fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x217a6b0 .functor AND 1, v0x21d8920_0, v0x21d8a60_0, C4<1>, C4<1>;
L_0x217aa90 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x217ae70 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x217b0f0 .functor AND 1, L_0x217aa90, L_0x217ae70, C4<1>, C4<1>;
L_0x21939c0 .functor AND 1, L_0x217b0f0, v0x21d8920_0, C4<1>, C4<1>;
L_0x21b2f90 .functor OR 1, L_0x217a6b0, L_0x21939c0, C4<0>, C4<0>;
L_0x21defe0 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21df050 .functor OR 1, L_0x21defe0, v0x21d8a60_0, C4<0>, C4<0>;
L_0x21df160 .functor AND 1, v0x21d8920_0, L_0x21df050, C4<1>, C4<1>;
L_0x21df220 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21df2f0 .functor OR 1, L_0x21df220, v0x21d8880_0, C4<0>, C4<0>;
L_0x21df360 .functor AND 1, L_0x21df160, L_0x21df2f0, C4<1>, C4<1>;
L_0x21df4e0 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21df550 .functor OR 1, L_0x21df4e0, v0x21d8a60_0, C4<0>, C4<0>;
L_0x21df470 .functor AND 1, v0x21d8920_0, L_0x21df550, C4<1>, C4<1>;
L_0x21df6e0 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21df7e0 .functor OR 1, L_0x21df6e0, v0x21d8a60_0, C4<0>, C4<0>;
L_0x21df8a0 .functor AND 1, L_0x21df470, L_0x21df7e0, C4<1>, C4<1>;
L_0x21dfa50 .functor XNOR 1, L_0x21df360, L_0x21df8a0, C4<0>, C4<0>;
v0x2179c00_0 .net *"_ivl_0", 0 0, L_0x217a6b0;  1 drivers
v0x217a000_0 .net *"_ivl_12", 0 0, L_0x21defe0;  1 drivers
v0x217a3e0_0 .net *"_ivl_14", 0 0, L_0x21df050;  1 drivers
v0x217a7c0_0 .net *"_ivl_16", 0 0, L_0x21df160;  1 drivers
v0x217aba0_0 .net *"_ivl_18", 0 0, L_0x21df220;  1 drivers
v0x217af80_0 .net *"_ivl_2", 0 0, L_0x217aa90;  1 drivers
v0x217b200_0 .net *"_ivl_20", 0 0, L_0x21df2f0;  1 drivers
v0x21d6d50_0 .net *"_ivl_24", 0 0, L_0x21df4e0;  1 drivers
v0x21d6e30_0 .net *"_ivl_26", 0 0, L_0x21df550;  1 drivers
v0x21d6f10_0 .net *"_ivl_28", 0 0, L_0x21df470;  1 drivers
v0x21d6ff0_0 .net *"_ivl_30", 0 0, L_0x21df6e0;  1 drivers
v0x21d70d0_0 .net *"_ivl_32", 0 0, L_0x21df7e0;  1 drivers
v0x21d71b0_0 .net *"_ivl_36", 0 0, L_0x21dfa50;  1 drivers
L_0x7f0c41aba018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21d7270_0 .net *"_ivl_38", 0 0, L_0x7f0c41aba018;  1 drivers
v0x21d7350_0 .net *"_ivl_4", 0 0, L_0x217ae70;  1 drivers
v0x21d7430_0 .net *"_ivl_6", 0 0, L_0x217b0f0;  1 drivers
v0x21d7510_0 .net *"_ivl_8", 0 0, L_0x21939c0;  1 drivers
v0x21d75f0_0 .net "a", 0 0, v0x21d87e0_0;  alias, 1 drivers
v0x21d76b0_0 .net "b", 0 0, v0x21d8880_0;  alias, 1 drivers
v0x21d7770_0 .net "c", 0 0, v0x21d8920_0;  alias, 1 drivers
v0x21d7830_0 .net "d", 0 0, v0x21d8a60_0;  alias, 1 drivers
v0x21d78f0_0 .net "out_pos", 0 0, L_0x21dfb60;  alias, 1 drivers
v0x21d79b0_0 .net "out_sop", 0 0, L_0x21b2f90;  alias, 1 drivers
v0x21d7a70_0 .net "pos0", 0 0, L_0x21df360;  1 drivers
v0x21d7b30_0 .net "pos1", 0 0, L_0x21df8a0;  1 drivers
L_0x21dfb60 .functor MUXZ 1, L_0x7f0c41aba018, L_0x21df360, L_0x21dfa50, C4<>;
S_0x21d7cb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2188fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21d87e0_0 .var "a", 0 0;
v0x21d8880_0 .var "b", 0 0;
v0x21d8920_0 .var "c", 0 0;
v0x21d89c0_0 .net "clk", 0 0, v0x21de450_0;  1 drivers
v0x21d8a60_0 .var "d", 0 0;
v0x21d8b50_0 .var/2u "fail", 0 0;
v0x21d8bf0_0 .var/2u "fail1", 0 0;
v0x21d8c90_0 .net "tb_match", 0 0, L_0x21e6720;  alias, 1 drivers
v0x21d8d30_0 .var "wavedrom_enable", 0 0;
v0x21d8dd0_0 .var "wavedrom_title", 511 0;
E_0x21877a0/0 .event negedge, v0x21d89c0_0;
E_0x21877a0/1 .event posedge, v0x21d89c0_0;
E_0x21877a0 .event/or E_0x21877a0/0, E_0x21877a0/1;
S_0x21d7fe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21d7cb0;
 .timescale -12 -12;
v0x21d8220_0 .var/2s "i", 31 0;
E_0x2187640 .event posedge, v0x21d89c0_0;
S_0x21d8320 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21d7cb0;
 .timescale -12 -12;
v0x21d8520_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21d8600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21d7cb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21d8fb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2188fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21dfd10 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21dfeb0 .functor AND 1, v0x21d87e0_0, L_0x21dfd10, C4<1>, C4<1>;
L_0x21dff90 .functor NOT 1, v0x21d8920_0, C4<0>, C4<0>, C4<0>;
L_0x21e0110 .functor AND 1, L_0x21dfeb0, L_0x21dff90, C4<1>, C4<1>;
L_0x21e0250 .functor NOT 1, v0x21d8a60_0, C4<0>, C4<0>, C4<0>;
L_0x21e03d0 .functor AND 1, L_0x21e0110, L_0x21e0250, C4<1>, C4<1>;
L_0x21e0520 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e06a0 .functor AND 1, L_0x21e0520, v0x21d8880_0, C4<1>, C4<1>;
L_0x21e07b0 .functor NOT 1, v0x21d8920_0, C4<0>, C4<0>, C4<0>;
L_0x21e0820 .functor AND 1, L_0x21e06a0, L_0x21e07b0, C4<1>, C4<1>;
L_0x21e0990 .functor NOT 1, v0x21d8a60_0, C4<0>, C4<0>, C4<0>;
L_0x21e0a00 .functor AND 1, L_0x21e0820, L_0x21e0990, C4<1>, C4<1>;
L_0x21e0b30 .functor OR 1, L_0x21e03d0, L_0x21e0a00, C4<0>, C4<0>;
L_0x21e0c40 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e0ac0 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21e0d30 .functor AND 1, L_0x21e0c40, L_0x21e0ac0, C4<1>, C4<1>;
L_0x21e0ed0 .functor AND 1, L_0x21e0d30, v0x21d8920_0, C4<1>, C4<1>;
L_0x21e0f90 .functor NOT 1, v0x21d8a60_0, C4<0>, C4<0>, C4<0>;
L_0x21e10a0 .functor AND 1, L_0x21e0ed0, L_0x21e0f90, C4<1>, C4<1>;
L_0x21e11b0 .functor OR 1, L_0x21e0b30, L_0x21e10a0, C4<0>, C4<0>;
L_0x21e1370 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e13e0 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21e1510 .functor AND 1, L_0x21e1370, L_0x21e13e0, C4<1>, C4<1>;
L_0x21e1620 .functor NOT 1, v0x21d8920_0, C4<0>, C4<0>, C4<0>;
L_0x21e1760 .functor AND 1, L_0x21e1510, L_0x21e1620, C4<1>, C4<1>;
L_0x21e1870 .functor AND 1, L_0x21e1760, v0x21d8a60_0, C4<1>, C4<1>;
L_0x21e1a10 .functor OR 1, L_0x21e11b0, L_0x21e1870, C4<0>, C4<0>;
L_0x21e1b20 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e1c80 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21e1cf0 .functor AND 1, L_0x21e1b20, L_0x21e1c80, C4<1>, C4<1>;
L_0x21e1f00 .functor NOT 1, v0x21d8920_0, C4<0>, C4<0>, C4<0>;
L_0x21e1f70 .functor AND 1, L_0x21e1cf0, L_0x21e1f00, C4<1>, C4<1>;
L_0x21e2190 .functor NOT 1, v0x21d8a60_0, C4<0>, C4<0>, C4<0>;
L_0x21e2200 .functor AND 1, L_0x21e1f70, L_0x21e2190, C4<1>, C4<1>;
L_0x21e2430 .functor OR 1, L_0x21e1a10, L_0x21e2200, C4<0>, C4<0>;
L_0x21e2540 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e26e0 .functor AND 1, L_0x21e2540, v0x21d8880_0, C4<1>, C4<1>;
L_0x21e27a0 .functor AND 1, L_0x21e26e0, v0x21d8920_0, C4<1>, C4<1>;
L_0x21e25b0 .functor AND 1, L_0x21e27a0, v0x21d8a60_0, C4<1>, C4<1>;
L_0x21e2670 .functor OR 1, L_0x21e2430, L_0x21e25b0, C4<0>, C4<0>;
L_0x21e2b90 .functor AND 1, v0x21d87e0_0, v0x21d8880_0, C4<1>, C4<1>;
L_0x21e2c00 .functor AND 1, L_0x21e2b90, v0x21d8920_0, C4<1>, C4<1>;
L_0x21e2e20 .functor AND 1, L_0x21e2c00, v0x21d8a60_0, C4<1>, C4<1>;
L_0x21e2ee0 .functor OR 1, L_0x21e2670, L_0x21e2e20, C4<0>, C4<0>;
L_0x21e31b0 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e3220 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21e3410 .functor OR 1, L_0x21e31b0, L_0x21e3220, C4<0>, C4<0>;
L_0x21e3520 .functor OR 1, L_0x21e3410, v0x21d8920_0, C4<0>, C4<0>;
L_0x21e3770 .functor OR 1, L_0x21e3520, v0x21d8a60_0, C4<0>, C4<0>;
L_0x21e3830 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21e3a40 .functor OR 1, v0x21d87e0_0, L_0x21e3830, C4<0>, C4<0>;
L_0x21e3b00 .functor NOT 1, v0x21d8920_0, C4<0>, C4<0>, C4<0>;
L_0x21e3f30 .functor OR 1, L_0x21e3a40, L_0x21e3b00, C4<0>, C4<0>;
L_0x21e4040 .functor NOT 1, v0x21d8a60_0, C4<0>, C4<0>, C4<0>;
L_0x21e4480 .functor OR 1, L_0x21e3f30, L_0x21e4040, C4<0>, C4<0>;
L_0x21e4590 .functor AND 1, L_0x21e3770, L_0x21e4480, C4<1>, C4<1>;
L_0x21e4870 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e4af0 .functor OR 1, L_0x21e4870, v0x21d8880_0, C4<0>, C4<0>;
L_0x21e4d90 .functor NOT 1, v0x21d8920_0, C4<0>, C4<0>, C4<0>;
L_0x21e4e00 .functor OR 1, L_0x21e4af0, L_0x21e4d90, C4<0>, C4<0>;
L_0x21e5100 .functor NOT 1, v0x21d8a60_0, C4<0>, C4<0>, C4<0>;
L_0x21e5170 .functor OR 1, L_0x21e4e00, L_0x21e5100, C4<0>, C4<0>;
L_0x21e5480 .functor AND 1, L_0x21e4590, L_0x21e5170, C4<1>, C4<1>;
L_0x21e5590 .functor NOT 1, v0x21d87e0_0, C4<0>, C4<0>, C4<0>;
L_0x21e5810 .functor NOT 1, v0x21d8880_0, C4<0>, C4<0>, C4<0>;
L_0x21e5880 .functor OR 1, L_0x21e5590, L_0x21e5810, C4<0>, C4<0>;
L_0x21e5bb0 .functor NOT 1, v0x21d8920_0, C4<0>, C4<0>, C4<0>;
L_0x21e5c20 .functor OR 1, L_0x21e5880, L_0x21e5bb0, C4<0>, C4<0>;
L_0x21e5f60 .functor OR 1, L_0x21e5c20, v0x21d8a60_0, C4<0>, C4<0>;
L_0x21e6020 .functor AND 1, L_0x21e5480, L_0x21e5f60, C4<1>, C4<1>;
v0x21d9170_0 .net *"_ivl_0", 0 0, L_0x21dfd10;  1 drivers
v0x21d9250_0 .net *"_ivl_10", 0 0, L_0x21e03d0;  1 drivers
v0x21d9330_0 .net *"_ivl_100", 0 0, L_0x21e3a40;  1 drivers
v0x21d9420_0 .net *"_ivl_102", 0 0, L_0x21e3b00;  1 drivers
v0x21d9500_0 .net *"_ivl_104", 0 0, L_0x21e3f30;  1 drivers
v0x21d9630_0 .net *"_ivl_106", 0 0, L_0x21e4040;  1 drivers
v0x21d9710_0 .net *"_ivl_108", 0 0, L_0x21e4480;  1 drivers
v0x21d97f0_0 .net *"_ivl_110", 0 0, L_0x21e4590;  1 drivers
v0x21d98d0_0 .net *"_ivl_112", 0 0, L_0x21e4870;  1 drivers
v0x21d9a40_0 .net *"_ivl_114", 0 0, L_0x21e4af0;  1 drivers
v0x21d9b20_0 .net *"_ivl_116", 0 0, L_0x21e4d90;  1 drivers
v0x21d9c00_0 .net *"_ivl_118", 0 0, L_0x21e4e00;  1 drivers
v0x21d9ce0_0 .net *"_ivl_12", 0 0, L_0x21e0520;  1 drivers
v0x21d9dc0_0 .net *"_ivl_120", 0 0, L_0x21e5100;  1 drivers
v0x21d9ea0_0 .net *"_ivl_122", 0 0, L_0x21e5170;  1 drivers
v0x21d9f80_0 .net *"_ivl_124", 0 0, L_0x21e5480;  1 drivers
v0x21da060_0 .net *"_ivl_126", 0 0, L_0x21e5590;  1 drivers
v0x21da250_0 .net *"_ivl_128", 0 0, L_0x21e5810;  1 drivers
v0x21da330_0 .net *"_ivl_130", 0 0, L_0x21e5880;  1 drivers
v0x21da410_0 .net *"_ivl_132", 0 0, L_0x21e5bb0;  1 drivers
v0x21da4f0_0 .net *"_ivl_134", 0 0, L_0x21e5c20;  1 drivers
v0x21da5d0_0 .net *"_ivl_136", 0 0, L_0x21e5f60;  1 drivers
v0x21da6b0_0 .net *"_ivl_14", 0 0, L_0x21e06a0;  1 drivers
v0x21da790_0 .net *"_ivl_16", 0 0, L_0x21e07b0;  1 drivers
v0x21da870_0 .net *"_ivl_18", 0 0, L_0x21e0820;  1 drivers
v0x21da950_0 .net *"_ivl_2", 0 0, L_0x21dfeb0;  1 drivers
v0x21daa30_0 .net *"_ivl_20", 0 0, L_0x21e0990;  1 drivers
v0x21dab10_0 .net *"_ivl_22", 0 0, L_0x21e0a00;  1 drivers
v0x21dabf0_0 .net *"_ivl_24", 0 0, L_0x21e0b30;  1 drivers
v0x21dacd0_0 .net *"_ivl_26", 0 0, L_0x21e0c40;  1 drivers
v0x21dadb0_0 .net *"_ivl_28", 0 0, L_0x21e0ac0;  1 drivers
v0x21dae90_0 .net *"_ivl_30", 0 0, L_0x21e0d30;  1 drivers
v0x21daf70_0 .net *"_ivl_32", 0 0, L_0x21e0ed0;  1 drivers
v0x21db260_0 .net *"_ivl_34", 0 0, L_0x21e0f90;  1 drivers
v0x21db340_0 .net *"_ivl_36", 0 0, L_0x21e10a0;  1 drivers
v0x21db420_0 .net *"_ivl_38", 0 0, L_0x21e11b0;  1 drivers
v0x21db500_0 .net *"_ivl_4", 0 0, L_0x21dff90;  1 drivers
v0x21db5e0_0 .net *"_ivl_40", 0 0, L_0x21e1370;  1 drivers
v0x21db6c0_0 .net *"_ivl_42", 0 0, L_0x21e13e0;  1 drivers
v0x21db7a0_0 .net *"_ivl_44", 0 0, L_0x21e1510;  1 drivers
v0x21db880_0 .net *"_ivl_46", 0 0, L_0x21e1620;  1 drivers
v0x21db960_0 .net *"_ivl_48", 0 0, L_0x21e1760;  1 drivers
v0x21dba40_0 .net *"_ivl_50", 0 0, L_0x21e1870;  1 drivers
v0x21dbb20_0 .net *"_ivl_52", 0 0, L_0x21e1a10;  1 drivers
v0x21dbc00_0 .net *"_ivl_54", 0 0, L_0x21e1b20;  1 drivers
v0x21dbce0_0 .net *"_ivl_56", 0 0, L_0x21e1c80;  1 drivers
v0x21dbdc0_0 .net *"_ivl_58", 0 0, L_0x21e1cf0;  1 drivers
v0x21dbea0_0 .net *"_ivl_6", 0 0, L_0x21e0110;  1 drivers
v0x21dbf80_0 .net *"_ivl_60", 0 0, L_0x21e1f00;  1 drivers
v0x21dc060_0 .net *"_ivl_62", 0 0, L_0x21e1f70;  1 drivers
v0x21dc140_0 .net *"_ivl_64", 0 0, L_0x21e2190;  1 drivers
v0x21dc220_0 .net *"_ivl_66", 0 0, L_0x21e2200;  1 drivers
v0x21dc300_0 .net *"_ivl_68", 0 0, L_0x21e2430;  1 drivers
v0x21dc3e0_0 .net *"_ivl_70", 0 0, L_0x21e2540;  1 drivers
v0x21dc4c0_0 .net *"_ivl_72", 0 0, L_0x21e26e0;  1 drivers
v0x21dc5a0_0 .net *"_ivl_74", 0 0, L_0x21e27a0;  1 drivers
v0x21dc680_0 .net *"_ivl_76", 0 0, L_0x21e25b0;  1 drivers
v0x21dc760_0 .net *"_ivl_78", 0 0, L_0x21e2670;  1 drivers
v0x21dc840_0 .net *"_ivl_8", 0 0, L_0x21e0250;  1 drivers
v0x21dc920_0 .net *"_ivl_80", 0 0, L_0x21e2b90;  1 drivers
v0x21dca00_0 .net *"_ivl_82", 0 0, L_0x21e2c00;  1 drivers
v0x21dcae0_0 .net *"_ivl_84", 0 0, L_0x21e2e20;  1 drivers
v0x21dcbc0_0 .net *"_ivl_88", 0 0, L_0x21e31b0;  1 drivers
v0x21dcca0_0 .net *"_ivl_90", 0 0, L_0x21e3220;  1 drivers
v0x21dcd80_0 .net *"_ivl_92", 0 0, L_0x21e3410;  1 drivers
v0x21dd270_0 .net *"_ivl_94", 0 0, L_0x21e3520;  1 drivers
v0x21dd350_0 .net *"_ivl_96", 0 0, L_0x21e3770;  1 drivers
v0x21dd430_0 .net *"_ivl_98", 0 0, L_0x21e3830;  1 drivers
v0x21dd510_0 .net "a", 0 0, v0x21d87e0_0;  alias, 1 drivers
v0x21dd5b0_0 .net "b", 0 0, v0x21d8880_0;  alias, 1 drivers
v0x21dd6a0_0 .net "c", 0 0, v0x21d8920_0;  alias, 1 drivers
v0x21dd790_0 .net "d", 0 0, v0x21d8a60_0;  alias, 1 drivers
v0x21dd880_0 .net "out_pos", 0 0, L_0x21e6020;  alias, 1 drivers
v0x21dd940_0 .net "out_sop", 0 0, L_0x21e2ee0;  alias, 1 drivers
S_0x21ddac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2188fc0;
 .timescale -12 -12;
E_0x216f9f0 .event anyedge, v0x21de8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21de8b0_0;
    %nor/r;
    %assign/vec4 v0x21de8b0_0, 0;
    %wait E_0x216f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21d7cb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d8b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21d8bf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21d7cb0;
T_4 ;
    %wait E_0x21877a0;
    %load/vec4 v0x21d8c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21d8b50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21d7cb0;
T_5 ;
    %wait E_0x2187640;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %wait E_0x2187640;
    %load/vec4 v0x21d8b50_0;
    %store/vec4 v0x21d8bf0_0, 0, 1;
    %fork t_1, S_0x21d7fe0;
    %jmp t_0;
    .scope S_0x21d7fe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21d8220_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21d8220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2187640;
    %load/vec4 v0x21d8220_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21d8220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21d8220_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21d7cb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21877a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21d8a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21d8880_0, 0;
    %assign/vec4 v0x21d87e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21d8b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21d8bf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2188fc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21de450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21de8b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2188fc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21de450_0;
    %inv;
    %store/vec4 v0x21de450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2188fc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21d89c0_0, v0x21dea20_0, v0x21de270_0, v0x21de310_0, v0x21de3b0_0, v0x21de4f0_0, v0x21de770_0, v0x21de6d0_0, v0x21de630_0, v0x21de590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2188fc0;
T_9 ;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21de810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2188fc0;
T_10 ;
    %wait E_0x21877a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21de810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21de810_0, 4, 32;
    %load/vec4 v0x21de950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21de810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21de810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21de810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21de770_0;
    %load/vec4 v0x21de770_0;
    %load/vec4 v0x21de6d0_0;
    %xor;
    %load/vec4 v0x21de770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21de810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21de810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21de630_0;
    %load/vec4 v0x21de630_0;
    %load/vec4 v0x21de590_0;
    %xor;
    %load/vec4 v0x21de630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21de810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21de810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21de810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response18/top_module.sv";
