Information: Changed wire load model for 'generator' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Changed wire load model for 'gen_nonlinear_part' from '(none)' to 'ZeroWireload'. (OPT-170)
Information: Updating design information... (UID-85)
 
****************************************
Report : area
Design : adder_cpe
Version: B-2008.09-SP4
Date   : Tue Feb  9 12:22:56 2016
****************************************

Library(s) Used:

    gtech (File: /cadtools/synopsys/2009/synthesis/libraries/syn/gtech.db)

Number of ports:               29
Number of nets:               538
Number of cells:                3
Number of references:           3

Combinational area:          0.000000
Noncombinational area:       0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:             0.000000
Total area:                 undefined

Information: This design contains unmapped logic. (RPT-7)
1
