# Reading F:/Quartus15/modelsim_ase/tcl/vsim/pref.tcl
# do fsm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying F:/Quartus15/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied F:/Quartus15/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Dell/Desktop {C:/Users/Dell/Desktop/fsm.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:30:27 on Nov 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Dell/Desktop" C:/Users/Dell/Desktop/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 15:30:27 on Nov 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/cmWork/learn-verilog/fsmDemo/simulation/modelsim {E:/cmWork/learn-verilog/fsmDemo/simulation/modelsim/fsm.vt}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:30:27 on Nov 26,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/cmWork/learn-verilog/fsmDemo/simulation/modelsim" E:/cmWork/learn-verilog/fsmDemo/simulation/modelsim/fsm.vt 
# -- Compiling module fsm_vlg_tst
# 
# Top level modules:
# 	fsm_vlg_tst
# End time: 15:30:27 on Nov 26,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fsm_vlg_tst
# vsim -gui "+altera" -l msim_transcript -do "fsm_run_msim_rtl_verilog.do" 
# Start time: 15:30:28 on Nov 26,2018
# Loading work.fsm_vlg_tst
# Loading work.fsm
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# ** Note: $stop    : E:/cmWork/learn-verilog/fsmDemo/simulation/modelsim/fsm.vt(78)
#    Time: 100 us  Iteration: 0  Instance: /fsm_vlg_tst
# Break in Module fsm_vlg_tst at E:/cmWork/learn-verilog/fsmDemo/simulation/modelsim/fsm.vt line 78
# Simulation Breakpoint: Break in Module fsm_vlg_tst at E:/cmWork/learn-verilog/fsmDemo/simulation/modelsim/fsm.vt line 78
# MACRO ./fsm_run_msim_rtl_verilog.do PAUSED at line 17
# End time: 15:48:26 on Nov 26,2018, Elapsed time: 0:17:58
# Errors: 0, Warnings: 0
