[2025-09-17 10:11:41] START suite=qualcomm_srv trace=srv308_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv308_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2536794 heartbeat IPC: 3.942 cumulative IPC: 3.942 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5015486 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5015486 cumulative IPC: 3.988 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5015487 heartbeat IPC: 4.034 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 10058078 heartbeat IPC: 1.983 cumulative IPC: 1.983 (Simulation time: 00 hr 02 min 06 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 15124176 heartbeat IPC: 1.974 cumulative IPC: 1.978 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 20190079 heartbeat IPC: 1.974 cumulative IPC: 1.977 (Simulation time: 00 hr 03 min 50 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 25257746 heartbeat IPC: 1.973 cumulative IPC: 1.976 (Simulation time: 00 hr 04 min 44 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 30323077 heartbeat IPC: 1.974 cumulative IPC: 1.976 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 35389334 heartbeat IPC: 1.974 cumulative IPC: 1.975 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 40464395 heartbeat IPC: 1.97 cumulative IPC: 1.975 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 45544359 heartbeat IPC: 1.969 cumulative IPC: 1.974 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 50625178 heartbeat IPC: 1.968 cumulative IPC: 1.973 (Simulation time: 00 hr 09 min 01 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 50679879 cumulative IPC: 1.973 (Simulation time: 00 hr 09 min 51 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 50679879 cumulative IPC: 1.973 (Simulation time: 00 hr 09 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv308_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.973 instructions: 100000002 cycles: 50679879
CPU 0 Branch Prediction Accuracy: 96.02% MPKI: 6.395 Average ROB Occupancy at Mispredict: 38.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.332
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00012
BRANCH_RETURN: 0.06207


====Backend Stall Breakdown====
ROB_STALL: 0
LQ_STALL: 0
SQ_STALL: 217197


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: -nan

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 0

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 0

cpu0->cpu0_STLB TOTAL        ACCESS:    1593428 HIT:    1593428 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1593428 HIT:    1593428 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7885485 HIT:    7885478 MISS:          7 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7813840 HIT:    7813834 MISS:          6 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      12499 HIT:      12498 MISS:          1 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      59146 HIT:      59146 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 102.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16496242 HIT:    5763491 MISS:   10732751 MSHR_MERGE:    3012229
cpu0->cpu0_L1I LOAD         ACCESS:   16496242 HIT:    5763491 MISS:   10732751 MSHR_MERGE:    3012229
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.21 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   28882076 HIT:   28704763 MISS:     177313 MSHR_MERGE:      68397
cpu0->cpu0_L1D LOAD         ACCESS:   14917153 HIT:   14786747 MISS:     130406 MSHR_MERGE:      33989
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13964923 HIT:   13918016 MISS:      46907 MSHR_MERGE:      34408
cpu0->cpu0_L1D TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 11.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13843230 HIT:   11716303 MISS:    2126927 MSHR_MERGE:    1116058
cpu0->cpu0_ITLB LOAD         ACCESS:   13843230 HIT:   11716303 MISS:    2126927 MSHR_MERGE:    1116058
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.009 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26748988 HIT:   25825922 MISS:     923066 MSHR_MERGE:     340507
cpu0->cpu0_DTLB LOAD         ACCESS:   26748988 HIT:   25825922 MISS:     923066 MSHR_MERGE:     340507
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.005 cycles
cpu0->LLC TOTAL        ACCESS:          7 HIT:          0 MISS:          7 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:          6 HIT:          0 MISS:          6 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          1 HIT:          0 MISS:          1 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 75.43 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          7
  AVG DBUS CONGESTED CYCLE: 3
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       4224

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       798817        37301            0            2
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189397        62149      1541195            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 10:21:33] END   suite=qualcomm_srv trace=srv308_ap (rc=0)
