<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="novena_rf.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="novena_rf.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="novena_rf.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="novena_rf.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="novena_rf.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="novena_rf.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="novena_rf.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="novena_rf.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="novena_rf.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="novena_rf.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="novena_rf.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="novena_rf.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="novena_rf.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="novena_rf.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="novena_rf.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="novena_rf.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="novena_rf.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="novena_rf.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="novena_rf.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="novena_rf.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="novena_rf.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="novena_rf.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="novena_rf.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="novena_rf.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="novena_rf_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="novena_rf_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="novena_rf_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="novena_rf_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="novena_rf_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="novena_rf_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="novena_rf_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="novena_rf_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="novena_rf_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="novena_rf_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="novena_rf_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="novena_rf_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="novena_rf_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="novena_rf_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="novena_rf_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1423643598" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1423643598">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423273059" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8859561315460141204" xil_pn:start_ts="1423273059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423698773" xil_pn:in_ck="6961640011754856425" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3730385816132101755" xil_pn:start_ts="1423698772">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../bclk_dll/bclk_dll.vhd"/>
      <outfile xil_pn:name="../bclk_dll/bclk_dll/example_design/bclk_dll_exdes.vhd"/>
      <outfile xil_pn:name="../coregen/chipscope_icon.ngc"/>
      <outfile xil_pn:name="../coregen/chipscope_icon.vhd"/>
      <outfile xil_pn:name="../coregen/chipscope_ila.ngc"/>
      <outfile xil_pn:name="../coregen/chipscope_ila.vhd"/>
      <outfile xil_pn:name="../dcm_delay/dcm_delay.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1423273059" xil_pn:in_ck="8939757418962657749" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1423273059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423273059" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7825831804210713750" xil_pn:start_ts="1423273059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423273059" xil_pn:in_ck="8939757418962657749" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1423273059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423273059" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5520416030531641487" xil_pn:start_ts="1423273059">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423699503" xil_pn:in_ck="-6871194460223028347" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3377474266889039906" xil_pn:start_ts="1423699417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="novena_rf.lso"/>
      <outfile xil_pn:name="novena_rf.ngc"/>
      <outfile xil_pn:name="novena_rf.ngr"/>
      <outfile xil_pn:name="novena_rf.prj"/>
      <outfile xil_pn:name="novena_rf.stx"/>
      <outfile xil_pn:name="novena_rf.syr"/>
      <outfile xil_pn:name="novena_rf.xst"/>
      <outfile xil_pn:name="novena_rf_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1423699503" xil_pn:in_ck="4896970619063989605" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1411426198181992437" xil_pn:start_ts="1423699503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1423699527" xil_pn:in_ck="-2115517657081990624" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1938504396582317744" xil_pn:start_ts="1423699503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="novena_rf.bld"/>
      <outfile xil_pn:name="novena_rf.ngd"/>
      <outfile xil_pn:name="novena_rf_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1423699706" xil_pn:in_ck="-1478835986384380198" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1423699527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="novena_rf.pcf"/>
      <outfile xil_pn:name="novena_rf_map.map"/>
      <outfile xil_pn:name="novena_rf_map.mrp"/>
      <outfile xil_pn:name="novena_rf_map.ncd"/>
      <outfile xil_pn:name="novena_rf_map.ngm"/>
      <outfile xil_pn:name="novena_rf_map.xrpt"/>
      <outfile xil_pn:name="novena_rf_summary.xml"/>
      <outfile xil_pn:name="novena_rf_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1423699922" xil_pn:in_ck="4647512924445428467" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1423699706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="novena_rf.ncd"/>
      <outfile xil_pn:name="novena_rf.pad"/>
      <outfile xil_pn:name="novena_rf.par"/>
      <outfile xil_pn:name="novena_rf.ptwx"/>
      <outfile xil_pn:name="novena_rf.unroutes"/>
      <outfile xil_pn:name="novena_rf.xpi"/>
      <outfile xil_pn:name="novena_rf_pad.csv"/>
      <outfile xil_pn:name="novena_rf_pad.txt"/>
      <outfile xil_pn:name="novena_rf_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1423699974" xil_pn:in_ck="4796152577152915809" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1423699922">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="novena_rf.bgn"/>
      <outfile xil_pn:name="novena_rf.bit"/>
      <outfile xil_pn:name="novena_rf.drc"/>
      <outfile xil_pn:name="novena_rf.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1423699922" xil_pn:in_ck="-1478835986384380330" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1423699897">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="novena_rf.twr"/>
      <outfile xil_pn:name="novena_rf.twx"/>
    </transform>
  </transforms>

</generated_project>
