// Seed: 1359957850
module module_0 #(
    parameter id_3 = 32'd60
) (
    id_1
);
  output wire id_1;
  parameter id_2 = 1 - 1 == 1;
  assign id_1 = id_2;
  assign #_id_3 id_3 = id_3;
  logic [7:0] id_4;
  assign id_4 = id_4[id_3];
endmodule
module module_1 #(
    parameter id_2 = 32'd88
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 (id_4);
  inout logic [7:0] id_3;
  input wire _id_2;
  inout wire id_1;
  assign id_3[id_2] = id_5;
endmodule
