+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                     design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_int_reg/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                     design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hblank_int_reg/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                     design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                     design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                               design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                      design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_int_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                     design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_v_reg/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                       design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/line_end_reg/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                      design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/last_line_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ENBWREN|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                      design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int_reg/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                        design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/D|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                   design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                   design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/REGCEB|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                          design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg_replica/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[1]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                 design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[6]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                 design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[9]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                  design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[8]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                 design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                    design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0total_reg[9]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                 design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[7]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                 design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[0]/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                        design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vblank_reg/CE|
|               clk_fpga_0 |clk_out74_25_design_1_clk_wiz_0_0 |                                         design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/vsync_reg/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[0]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/count_value_i_reg[1]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[19]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[1]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[3]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[4]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[16]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[9]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[12]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[13]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[15]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[8]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[11]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[0]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[23]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[7]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[21]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[14]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[18]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[17]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[6]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                   design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[22]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[2]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[9]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/CE|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                      design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vblank_rising_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                       design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_vsync_mux_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                       design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_de_dly_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                       design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/vtg_vblank_1_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly_reg/D|
| clk_out74_25_design_1_clk_wiz_0_0 |               clk_fpga_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
