{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696855842901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696855842917 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 21:50:42 2023 " "Processing started: Mon Oct 09 21:50:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696855842917 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855842917 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu4 -c alu4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu4 -c alu4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855842917 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696855843187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696855843187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clb4.v 1 1 " "Found 1 design units, including 1 entities, in source file clb4.v" { { "Info" "ISGN_ENTITY_NAME" "1 clb4 " "Found entity 1: clb4" {  } { { "clb4.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 16 16 " "Found 16 design units, including 16 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "2 _and2 " "Found entity 2: _and2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and3 " "Found entity 3: _and3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "4 _and4 " "Found entity 4: _and4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "5 _and5 " "Found entity 5: _and5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "6 _or2 " "Found entity 6: _or2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "7 _or3 " "Found entity 7: _or3" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "8 _or4 " "Found entity 8: _or4" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or5 " "Found entity 9: _or5" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "10 _nand2 " "Found entity 10: _nand2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "11 _xor2 " "Found entity 11: _xor2" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file fa_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fa_v2 " "Found entity 1: fa_v2" {  } { { "fa_v2.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/fa_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_ov.v 1 1 " "Found 1 design units, including 1 entities, in source file cla4_ov.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla4_ov " "Found entity 1: cla4_ov" {  } { { "cla4_ov.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/cla4_ov.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx2 " "Found entity 1: mx2" {  } { { "mx2.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/mx2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx2_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mx2_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx2_4bits " "Found entity 1: mx2_4bits" {  } { { "mx2_4bits.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/mx2_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx8.v 1 1 " "Found 1 design units, including 1 entities, in source file mx8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx8 " "Found entity 1: mx8" {  } { { "mx8.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/mx8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx8_4bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mx8_4bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mx8_4bits " "Found entity 1: mx8_4bits" {  } { { "mx8_4bits.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/mx8_4bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cal_flags4.v 1 1 " "Found 1 design units, including 1 entities, in source file cal_flags4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cal_flags4 " "Found entity 1: cal_flags4" {  } { { "cal_flags4.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/cal_flags4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4.v 1 1 " "Found 1 design units, including 1 entities, in source file alu4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu4 " "Found entity 1: alu4" {  } { { "alu4.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849026 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tb_alu4.v(47) " "Verilog HDL warning at tb_alu4.v(47): extended using \"x\" or \"z\"" {  } { { "tb_alu4.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/tb_alu4.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696855849041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu4.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu4.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu4 " "Found entity 1: tb_alu4" {  } { { "tb_alu4.v" "" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/tb_alu4.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696855849043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu4 " "Elaborating entity \"alu4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696855849057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv_4bits _inv_4bits:U0_inv_4bits " "Elaborating entity \"_inv_4bits\" for hierarchy \"_inv_4bits:U0_inv_4bits\"" {  } { { "alu4.v" "U0_inv_4bits" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2_4bits _and2_4bits:U2_and2_4bits " "Elaborating entity \"_and2_4bits\" for hierarchy \"_and2_4bits:U2_and2_4bits\"" {  } { { "alu4.v" "U2_and2_4bits" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2_4bits _or2_4bits:U3_or2_4bits " "Elaborating entity \"_or2_4bits\" for hierarchy \"_or2_4bits:U3_or2_4bits\"" {  } { { "alu4.v" "U3_or2_4bits" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2_4bits _xor2_4bits:U4_xor2_4bits " "Elaborating entity \"_xor2_4bits\" for hierarchy \"_xor2_4bits:U4_xor2_4bits\"" {  } { { "alu4.v" "U4_xor2_4bits" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 _xor2_4bits:U4_xor2_4bits\|_xor2:U0_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"_xor2_4bits:U4_xor2_4bits\|_xor2:U0_xor2\"" {  } { { "gates.v" "U0_xor2" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv _xor2_4bits:U4_xor2_4bits\|_xor2:U0_xor2\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"_xor2_4bits:U4_xor2_4bits\|_xor2:U0_xor2\|_inv:U0_inv\"" {  } { { "gates.v" "U0_inv" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 _xor2_4bits:U4_xor2_4bits\|_xor2:U0_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"_xor2_4bits:U4_xor2_4bits\|_xor2:U0_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 _xor2_4bits:U4_xor2_4bits\|_xor2:U0_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"_xor2_4bits:U4_xor2_4bits\|_xor2:U0_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/gates.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xnor2_4bits _xnor2_4bits:U5_xnor2_4bits " "Elaborating entity \"_xnor2_4bits\" for hierarchy \"_xnor2_4bits:U5_xnor2_4bits\"" {  } { { "alu4.v" "U5_xnor2_4bits" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2_4bits mx2_4bits:U6_mux_b " "Elaborating entity \"mx2_4bits\" for hierarchy \"mx2_4bits:U6_mux_b\"" {  } { { "alu4.v" "U6_mux_b" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx2 mx2_4bits:U6_mux_b\|mx2:U0_mx2 " "Elaborating entity \"mx2\" for hierarchy \"mx2_4bits:U6_mux_b\|mx2:U0_mx2\"" {  } { { "mx2_4bits.v" "U0_mx2" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/mx2_4bits.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_nand2 mx2_4bits:U6_mux_b\|mx2:U0_mx2\|_nand2:nd20 " "Elaborating entity \"_nand2\" for hierarchy \"mx2_4bits:U6_mux_b\|mx2:U0_mx2\|_nand2:nd20\"" {  } { { "mx2.v" "nd20" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/mx2.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_ov cla4_ov:U7_adder " "Elaborating entity \"cla4_ov\" for hierarchy \"cla4_ov:U7_adder\"" {  } { { "alu4.v" "U7_adder" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fa_v2 cla4_ov:U7_adder\|fa_v2:U0_fa " "Elaborating entity \"fa_v2\" for hierarchy \"cla4_ov:U7_adder\|fa_v2:U0_fa\"" {  } { { "cla4_ov.v" "U0_fa" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/cla4_ov.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clb4 cla4_ov:U7_adder\|clb4:U4_clb4 " "Elaborating entity \"clb4\" for hierarchy \"cla4_ov:U7_adder\|clb4:U4_clb4\"" {  } { { "cla4_ov.v" "U4_clb4" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/cla4_ov.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 cla4_ov:U7_adder\|clb4:U4_clb4\|_and3:U0_and3 " "Elaborating entity \"_and3\" for hierarchy \"cla4_ov:U7_adder\|clb4:U4_clb4\|_and3:U0_and3\"" {  } { { "clb4.v" "U0_and3" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or3 cla4_ov:U7_adder\|clb4:U4_clb4\|_or3:U0_or3 " "Elaborating entity \"_or3\" for hierarchy \"cla4_ov:U7_adder\|clb4:U4_clb4\|_or3:U0_or3\"" {  } { { "clb4.v" "U0_or3" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and4 cla4_ov:U7_adder\|clb4:U4_clb4\|_and4:U0_and4 " "Elaborating entity \"_and4\" for hierarchy \"cla4_ov:U7_adder\|clb4:U4_clb4\|_and4:U0_and4\"" {  } { { "clb4.v" "U0_and4" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or4 cla4_ov:U7_adder\|clb4:U4_clb4\|_or4:U0_or4 " "Elaborating entity \"_or4\" for hierarchy \"cla4_ov:U7_adder\|clb4:U4_clb4\|_or4:U0_or4\"" {  } { { "clb4.v" "U0_or4" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and5 cla4_ov:U7_adder\|clb4:U4_clb4\|_and5:U0_and5 " "Elaborating entity \"_and5\" for hierarchy \"cla4_ov:U7_adder\|clb4:U4_clb4\|_and5:U0_and5\"" {  } { { "clb4.v" "U0_and5" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or5 cla4_ov:U7_adder\|clb4:U4_clb4\|_or5:U0_or5 " "Elaborating entity \"_or5\" for hierarchy \"cla4_ov:U7_adder\|clb4:U4_clb4\|_or5:U0_or5\"" {  } { { "clb4.v" "U0_or5" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/clb4.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx8_4bits mx8_4bits:U7_mx8_4bits " "Elaborating entity \"mx8_4bits\" for hierarchy \"mx8_4bits:U7_mx8_4bits\"" {  } { { "alu4.v" "U7_mx8_4bits" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx8 mx8_4bits:U7_mx8_4bits\|mx8:U0_mx8 " "Elaborating entity \"mx8\" for hierarchy \"mx8_4bits:U7_mx8_4bits\|mx8:U0_mx8\"" {  } { { "mx8_4bits.v" "U0_mx8" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/mx8_4bits.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_flags4 cal_flags4:U8_cal_flags4 " "Elaborating entity \"cal_flags4\" for hierarchy \"cal_flags4:U8_cal_flags4\"" {  } { { "alu4.v" "U8_cal_flags4" { Text "C:/Users/kk200/verilog/week4. ALU/alu4/alu4.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696855849546 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kk200/verilog/week4. ALU/alu4/output_files/alu4.map.smsg " "Generated suppressed messages file C:/Users/kk200/verilog/week4. ALU/alu4/output_files/alu4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849672 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696855849766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696855849766 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696855849782 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696855849782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696855849782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696855849782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696855849782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 21:50:49 2023 " "Processing ended: Mon Oct 09 21:50:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696855849782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696855849782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696855849782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696855849782 ""}
