<!doctype html><html lang=en dir=auto data-theme=auto><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><meta name=robots content="index, follow"><title>P6课上测试 | coder0xe's blog</title><meta name=keywords content="计组"><meta name=description content="P6课上测试"><meta name=author content="sudo"><link rel=canonical href=https://coder0xe.github.io/posts/p6%E8%AF%BE%E4%B8%8A%E6%B5%8B%E8%AF%95/><link crossorigin=anonymous href=/assets/css/stylesheet.e4a36188e2c44563c1cc5ed1a2d0b8451a4f68c685114d738b97609f82dae050.css integrity="sha256-5KNhiOLERWPBzF7RotC4RRpPaMaFEU1zi5dgn4La4FA=" rel="preload stylesheet" as=style><link rel=icon href=https://coder0xe.github.io/favicon.ico><link rel=icon type=image/png sizes=16x16 href=https://coder0xe.github.io/favicon-16x16.png><link rel=icon type=image/png sizes=32x32 href=https://coder0xe.github.io/favicon-32x32.png><link rel=apple-touch-icon href=https://coder0xe.github.io/apple-touch-icon.png><link rel=mask-icon href=https://coder0xe.github.io/safari-pinned-tab.svg><meta name=theme-color content="#2e2e33"><meta name=msapplication-TileColor content="#2e2e33"><link rel=alternate hreflang=en href=https://coder0xe.github.io/posts/p6%E8%AF%BE%E4%B8%8A%E6%B5%8B%E8%AF%95/><noscript><style>#theme-toggle,.top-link{display:none}</style><style>@media(prefers-color-scheme:dark){:root{--theme:rgb(29, 30, 32);--entry:rgb(46, 46, 51);--primary:rgb(218, 218, 219);--secondary:rgb(155, 156, 157);--tertiary:rgb(65, 66, 68);--content:rgb(196, 196, 197);--code-block-bg:rgb(46, 46, 51);--code-bg:rgb(55, 56, 62);--border:rgb(51, 51, 51);color-scheme:dark}.list{background:var(--theme)}.toc{background:var(--entry)}}@media(prefers-color-scheme:light){.list::-webkit-scrollbar-thumb{border-color:var(--code-bg)}}</style></noscript><script>localStorage.getItem("pref-theme")==="dark"?document.querySelector("html").dataset.theme="dark":localStorage.getItem("pref-theme")==="light"?document.querySelector("html").dataset.theme="light":window.matchMedia("(prefers-color-scheme: dark)").matches?document.querySelector("html").dataset.theme="dark":document.querySelector("html").dataset.theme="light"</script><meta property="og:url" content="https://coder0xe.github.io/posts/p6%E8%AF%BE%E4%B8%8A%E6%B5%8B%E8%AF%95/"><meta property="og:site_name" content="coder0xe's blog"><meta property="og:title" content="P6课上测试"><meta property="og:description" content="P6课上测试"><meta property="og:locale" content="zh-CN"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2023-12-02T15:00:59+08:00"><meta property="article:modified_time" content="2023-12-02T15:00:59+08:00"><meta property="article:tag" content="Dec"><meta name=twitter:card content="summary"><meta name=twitter:title content="P6课上测试"><meta name=twitter:description content="P6课上测试"><script type=application/ld+json>{"@context":"https://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"name":"Posts","item":"https://coder0xe.github.io/posts/"},{"@type":"ListItem","position":2,"name":"P6课上测试","item":"https://coder0xe.github.io/posts/p6%E8%AF%BE%E4%B8%8A%E6%B5%8B%E8%AF%95/"}]}</script><script type=application/ld+json>{"@context":"https://schema.org","@type":"BlogPosting","headline":"P6课上测试","name":"P6课上测试","description":"P6课上测试","keywords":["计组"],"articleBody":"P6课上测试 ​\tP6课上测试内容与P5课上测试内容大概只有第一题计算类型上的区别，变为考察乘除槽的指令\n一.增添指令一般步骤 读懂RTL语言，注意opcode与funct位置，是什么类型的指令，会不会与已经添加过的指令发生冲突(例如P5上机第一题中计算指令与slt指令opcode重复QAQ) 使用课上提供的.class文件在MARS中进行模拟 计算指令是否可以进行归类，cal_R,cal_I;条件跳转指令和条件存储指令一般直接使用check信号对新信号进行特判。 在MCU中从上到下观察是否将新指令加入有效列表 明确新指令的T_use,T_new 二.题型分析 1.涉及到乘除槽的计算类指令 ​\tP6的计算指令会涉及到乘除模块，以madd,maddu,msub,msubu等指令为例。\nmadd : 将两个有符号数相乘，计算结果与之前的HI,LO寄存器中的值相加，而不是覆盖 mddu：将两个无符号数相乘，计算结果与之前的HI,LO寄存器中的值相加，而不是覆盖 msub：将两个有符号数相乘，之前HI,LO中的值减去当前结果 msubu：将两个无符号数相乘，之前HI,LO中的值减去当前结果 1.verilog中的符号性问题 ​\t$signed()关键字的功能为数据如何进行补位，根据递归确定外层+向内传播的表达式符号确定规则，例如在P1中遇到的三目表达式中有无符号数导致整个表达式变为无符号的情况。\n算数（符号）右移表达式中移位立即数不必要声明为有符号 ：$signed(A) »\u003e B\n为避免$singed()出现的问题，可以使用位扩展进行代替\n1 {{16{imm[15]}},imm}//16位imm符号扩展为32位 2.计算指令中的符号乘除 mult 使用位拼接运算\n1 {tmpHI,tmpLO} \u003c= $signed(A) * $signed(B) madd\n错误写法1\n1 {tmpHI,tmpLO} \u003c= {tmpHI,tmpLO} + $signed(A)*$signed(B) 位拼接运算{tmpHI,tmpLO}默认被当作无符号数，向内传播导致$signed(A)*$signed(B)变为无符号的\n修改为：\n1 {tmpHI,tmpLO} \u003c= $signed({tmpHI,tmpLO}) + $signed(A)*$signed(B) 错误写法2\n1 {tmpHI,tmpLO} \u003c= {tmpHI.tmpLO} + $signed($signed(A)*$signed(B)) 使用$signed()屏蔽了外界符号性的传入，同时屏蔽了位宽信息的传入，由于$signed(A),$signed(B)为32位，则$signed($signed(A)*$signed(B))为32位\n修改为：\n1 2 {tmpHI,tmpLO} \u003c= {tmpHI,tmpLO} + $signed($signed(64'd0) + $signed(A)*$signed(B))// 补充位宽信息 {tmpHI,tmpLO} \u003c= {tmpHI,tmpLO} + $signed({{32{A[31]}},A}*{{32{B[31]}},B})//手动符号位扩展 ps:循环移位计算 ​\tP5课前预习到了循环移位，结果课上第一题就考了循环移位，虽然再次出现概率不大，但是有必要重复一下\n1 2 //循环右移 E_AO \u003c= (src_B \u003e\u003e shamt) | (src_B \u003c\u003c (32'd32 - shamt)); 3.题目实例分析 madd,maddu,msub,msubu等可以直接归结为md类指令，乘法延迟为5，只需注意符号性的问题。\nshl : 交换HI和LO寄存器中的值\n由于非阻塞赋值的特性，无需设置中间变量，直接交换即可 1 2 HI \u003c= LO; LO \u003c= HI; bds : 使用rs和rt寄存器中的值，用较大的数除以较小的数，注意是进行无符号除法\n1 2 3 4 5 6 7 8 if(A \u003e B)begin tmpLO = A / B; tmpHI = A % B; end else begin tmpLO = B / A; tmpHI = B % A; end crt : 将GPR[rs]循环移位得到的32个结果无符号求和，结果记为temp1，将GPR[rt]循环移位得到的32个结果无符号求和，结果记为temp2，比较这两个结果\nif temp1 \u003c temp2 then GPR[rd] = -1 else if temp1 \u003e temp2 then GPR[rd] = 1 else then GPR[rd] = 0 这题算是把循环移位考到头了，循环移位的32种结果即移位0(32)~31位，实现细节上无论左移还是右移得到的和都是相等的\n1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 temp1 = 32'b0; temp2 = 32'b0; for(i=0;i\u003c32;i=i+1)begin temp1 = temp1 + (src_A\u003e\u003ei)|(src_A \u003c\u003c (32'd32 - i)); end for(i=0;i\u003c32;i=i+1)begin temp2 = temp2 + (src_B\u003e\u003ei)|(src_B \u003c\u003c (32'd32 - i)); end if(temp1 \u003c temp2)begin E_AO = -1; end else if(temp1 \u003e temp2)begin E_AO = 1; end else begin E_AO = 0; end 2.条件跳转类指令 1.条件跳转+无条件链接 在CMP模块中添加判断，RegWrite置为1，SelA3选择31号寄存器，SelEMout/SelWout转发PC8数据 2.条件跳转+条件链接 在CMP模块中添加判断，新增信号RegWrite_new，check，对该新增指令进行特判，流水新的RegWrite信号\n1 assign RegWrite_D_new = (check_D) ? (b_result_D ? 1'b1 : 1'b0) : RegWrite_D; 3.条件跳转+不跳转清空延迟槽 在CMP模块中添加判断、特判新信号、当前未暂停（若当前处于暂停则CMP判断结果无效）、当前不满足跳转条件，清空D级流水线寄存器\n为D级流水线寄存器添加clr端口，默认置为0\n1 assign clr = (check_D)\u0026(!stall)\u0026(!b_result_D); 4.题目实例分析 bezal : 若GPR[rt] = 0，则跳转到GPR[rs]，并且链接到$31\n条件跳转+条件链接，加入branch类,check_D,NPCOp,CMPOp，使用RegWrite_new btheq : 若GPR[rs]最高位1与GPR[rt]的相同，则跳转，注意GPR[rs]==0||GPR[rt]==0时不用跳转\n条件跳转+不链接，与bne/beq指令类似，在CMP中新增判断逻辑\n最初的错误写法\n1 2 3 4 5 6 7 8 9 10 11 for(flag1 = 31;flag1 \u003e= 0;flag1 = flag1 - 1)begin if(D_V1[flag1] == 1'b1)begin break; end end for(flag2 = 31;flag2 \u003e= 0;flag2 = flag2 - 1)begin if(D_V2[flag2] == 1'b1)begin break; end end b_result = (flag1 == 0 || flag2 == 0) ? 1'b0 : (flag1 == flag2) ? 1'b1 : 1'b0; 错误点1 ：verilog中不能使用break来跳出for循环！\n修改方法1：可以将跳出条件移到括号内\n1 2 3 for(flag1 = 31;flag1 \u003e= 0 \u0026\u0026 (D_V1[flag1] != 1'b1);flag1 = flag1 - 1)begin for(flag2 = 31;flag2 \u003e= 0 \u0026\u0026 (D_V2[flag2] != 1'b1);flag2 = flag2 - 1)begin b_result = (D_V1 == 0 || D_V2 == 0) ? 1'b0 : (flag1 == flag2) ? 1'b1 : 1'b0; 修改方法2：使用disable语句跳出for循环，在使用disable跳出循环时，需要为循环起名字\n1 2 3 4 5 6 7 8 9 10 11 for(flag1 = 31;flag1 \u003e= 0;flag1 = flag1 - 1)begin : one if(D_V1[flag1] == 1'b1)begin disable one; end end for(flag2 = 31;flag2 \u003e= 0;flag2 = flag2 - 1)begin : two if(D_V2[flag2] == 1'b1)begin disable two; end end b_result = (D_V1 == 0 || D_V2 == 0) ? 1'b0 : (flag1 == flag2) ? 1'b1 : 1'b0; 错误点2 ： 一开始写法中判断(GPR[rs] ==0 || GPR[rt] == 0)时使用(flag1 == 0 | flag2 == 0)判断，这是错误的，若两个数均为0跳出循环时flag1=flag2=-1\n3.条件存储类 ​\t对于条件存储类load指令，只有到了M级才能确定写入的寄存器，需要对暂停逻辑进行修改。如果D级要读的寄存器后续可能被写入，就要暂停\n1.满足condition写入A，不满足condition写入B ​\t如满足条件向rt号（load类rt即为rd,即为load类原本的rd）写，不满足条件向31号写(流水到M级只剩下rt(rd)号了，所以一般来说一定会出现一个写入常数寄存器，当然也可以从D级增加流水rs段)\nHCU\n1 2 3 4 assign stall_rs_E = (D_A1 != 5'd0) \u0026 (check_E ? (D_A1 == E_A3 | D_A1 == 5'd31) : D_A1 == E_A3) \u0026 (RFWrite_E) \u0026 (Tuse_rs \u003c Tnew_E); assign stall_rs_M = (D_A1 != 5'd0) \u0026 (check_M ? (D_A1 == M_A3 | D_A1 == 5'd31) : D_A1 == M_A3) \u0026 (RFWrite_M) \u0026 (Tuse_rs \u003c Tnew_M); assign stall_rt_E = (D_A2 != 5'd0) \u0026 (check_E ? (D_A2 == E_A3 | D_A2 == 5'd31) : D_A2 == E_A3) \u0026 (RFWrite_E) \u0026 (Tuse_rt \u003c Tnew_E); assign stall_rt_M = (D_A2 != 5'd0) \u0026 (check_M ? (D_A2 == M_A3 | D_A2 == 5'd31) : D_A2 == M_A3) \u0026 (RFWrite_M) \u0026 (Tuse_rt \u003c Tnew_M); MUX\n1 wire M_A3_new = check_M ? (condition ? `rt : 5'd31) : M_A3; 将M_A3_new传入W_reg和HCU\n2.满足condition写入A,不满足condition不写入 ​\t可以将不写入理解为写入0号寄存器\nHCU\n1 2 3 4 5 //按照第一种题型以写成 (check_M ? (D_A2 == 5'd31 | D_A2 == 5'd0): D_A2 == M_A3),因为前面有条件 D_A2 != 5'd0，所以可以简化 assign stall_rs_E = (D_A1 != 5'd0) \u0026 (check_E ? (D_A1 == E_A3 ) : D_A1 == E_A3) \u0026 (RFWrite_E) \u0026 (Tuse_rs \u003c Tnew_E); assign stall_rs_M = (D_A1 != 5'd0) \u0026 (check_M ? (D_A1 == M_A3 ) : D_A1 == M_A3) \u0026 (RFWrite_M) \u0026 (Tuse_rs \u003c Tnew_M); assign stall_rt_E = (D_A2 != 5'd0) \u0026 (check_E ? (D_A2 == E_A3 ) : D_A2 == E_A3) \u0026 (RFWrite_E) \u0026 (Tuse_rt \u003c Tnew_E); assign stall_rt_M = (D_A2 != 5'd0) \u0026 (check_M ? (D_A2 == M_A3 ) : D_A2 == M_A3) \u0026 (RFWrite_M) \u0026 (Tuse_rt \u003c Tnew_M); MUX\n1 wire M_A3_new = check_M ? (condition ? 5'd31 : 5'd0) : M_A3; 3.写入完全取决于DM中取出的数据 ​\t取决于DM中取出的数据则不能确定到底是哪一个，即所有寄存器都有可能被写入\nHCU\n1 2 3 4 assign stall_rs_E = (D_A1 != 5'd0) \u0026 (check_E ? 1'b1 : D_A1 == E_A3) \u0026 (RFWrite_E) \u0026 (Tuse_rs \u003c Tnew_E); assign stall_rs_M = (D_A1 != 5'd0) \u0026 (check_M ? 1'b1 : D_A1 == M_A3) \u0026 (RFWrite_M) \u0026 (Tuse_rs \u003c Tnew_M); assign stall_rt_E = (D_A2 != 5'd0) \u0026 (check_E ? 1'b1 : D_A2 == E_A3) \u0026 (RFWrite_E) \u0026 (Tuse_rt \u003c Tnew_E); assign stall_rt_M = (D_A2 != 5'd0) \u0026 (check_M ? 1'b1 : D_A2 == M_A3) \u0026 (RFWrite_M) \u0026 (Tuse_rt \u003c Tnew_M); MUX\n1 wire M_A3_new = check_M ? DM_out[4:0] : M_A3; ","wordCount":"828","inLanguage":"en","datePublished":"2023-12-02T15:00:59+08:00","dateModified":"2023-12-02T15:00:59+08:00","author":{"@type":"Person","name":"sudo"},"mainEntityOfPage":{"@type":"WebPage","@id":"https://coder0xe.github.io/posts/p6%E8%AF%BE%E4%B8%8A%E6%B5%8B%E8%AF%95/"},"publisher":{"@type":"Organization","name":"coder0xe's blog","logo":{"@type":"ImageObject","url":"https://coder0xe.github.io/favicon.ico"}}}</script></head><body id=top><header class=header><nav class=nav><div class=logo><a href=https://coder0xe.github.io/ accesskey=h title="coder0xe's blog (Alt + H)">coder0xe's blog</a><div class=logo-switches><button id=theme-toggle accesskey=t title="(Alt + T)" aria-label="Toggle theme">
<svg id="moon" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M21 12.79A9 9 0 1111.21 3 7 7 0 0021 12.79z"/></svg>
<svg id="sun" width="24" height="18" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><circle cx="12" cy="12" r="5"/><line x1="12" y1="1" x2="12" y2="3"/><line x1="12" y1="21" x2="12" y2="23"/><line x1="4.22" y1="4.22" x2="5.64" y2="5.64"/><line x1="18.36" y1="18.36" x2="19.78" y2="19.78"/><line x1="1" y1="12" x2="3" y2="12"/><line x1="21" y1="12" x2="23" y2="12"/><line x1="4.22" y1="19.78" x2="5.64" y2="18.36"/><line x1="18.36" y1="5.64" x2="19.78" y2="4.22"/></svg></button></div></div><ul id=menu><li><a href=https://coder0xe.github.io/ title=首页><span>首页</span></a></li><li><a href=https://coder0xe.github.io/categories/ title=分类><span>分类</span></a></li><li><a href=https://coder0xe.github.io/tags/ title=标签><span>标签</span></a></li><li><a href=https://coder0xe.github.io/archives/ title=归档><span>归档</span></a></li><li><a href=https://coder0xe.github.io/search/ title=搜索><span>搜索</span></a></li></ul></nav></header><main class=main><article class=post-single><header class=post-header><div class=breadcrumbs><a href=https://coder0xe.github.io/>Home</a>&nbsp;»&nbsp;<a href=https://coder0xe.github.io/posts/>Posts</a></div><h1 class="post-title entry-hint-parent">P6课上测试</h1><div class=post-description>P6课上测试</div><div class=post-meta><span title='2023-12-02 15:00:59 +0800 +0800'>December 2, 2023</span>&nbsp;·&nbsp;<span>4 min</span>&nbsp;·&nbsp;<span>sudo</span></div></header><div class=toc><details open><summary accesskey=c title="(Alt + C)"><span class=details>Table of Contents</span></summary><div class=inner><ul><li><a href=#p6%e8%af%be%e4%b8%8a%e6%b5%8b%e8%af%95 aria-label=P6课上测试>P6课上测试</a><ul><li><a href=#%e4%b8%80%e5%a2%9e%e6%b7%bb%e6%8c%87%e4%bb%a4%e4%b8%80%e8%88%ac%e6%ad%a5%e9%aa%a4 aria-label=一.增添指令一般步骤>一.增添指令一般步骤</a></li><li><a href=#%e4%ba%8c%e9%a2%98%e5%9e%8b%e5%88%86%e6%9e%90 aria-label=二.题型分析>二.题型分析</a><ul><li><a href=#1%e6%b6%89%e5%8f%8a%e5%88%b0%e4%b9%98%e9%99%a4%e6%a7%bd%e7%9a%84%e8%ae%a1%e7%ae%97%e7%b1%bb%e6%8c%87%e4%bb%a4 aria-label=1.涉及到乘除槽的计算类指令>1.涉及到乘除槽的计算类指令</a><ul><li><a href=#1verilog%e4%b8%ad%e7%9a%84%e7%ac%a6%e5%8f%b7%e6%80%a7%e9%97%ae%e9%a2%98 aria-label=1.verilog中的符号性问题>1.verilog中的符号性问题</a></li><li><a href=#2%e8%ae%a1%e7%ae%97%e6%8c%87%e4%bb%a4%e4%b8%ad%e7%9a%84%e7%ac%a6%e5%8f%b7%e4%b9%98%e9%99%a4 aria-label=2.计算指令中的符号乘除>2.计算指令中的符号乘除</a></li><li><a href=#ps%e5%be%aa%e7%8e%af%e7%a7%bb%e4%bd%8d%e8%ae%a1%e7%ae%97 aria-label=ps:循环移位计算>ps:循环移位计算</a></li><li><a href=#3%e9%a2%98%e7%9b%ae%e5%ae%9e%e4%be%8b%e5%88%86%e6%9e%90 aria-label=3.题目实例分析>3.题目实例分析</a></li></ul></li><li><a href=#2%e6%9d%a1%e4%bb%b6%e8%b7%b3%e8%bd%ac%e7%b1%bb%e6%8c%87%e4%bb%a4 aria-label=2.条件跳转类指令>2.条件跳转类指令</a><ul><li><a href=#1%e6%9d%a1%e4%bb%b6%e8%b7%b3%e8%bd%ac%e6%97%a0%e6%9d%a1%e4%bb%b6%e9%93%be%e6%8e%a5 aria-label=1.条件跳转+无条件链接>1.条件跳转+无条件链接</a></li><li><a href=#2%e6%9d%a1%e4%bb%b6%e8%b7%b3%e8%bd%ac%e6%9d%a1%e4%bb%b6%e9%93%be%e6%8e%a5 aria-label=2.条件跳转+条件链接>2.条件跳转+条件链接</a></li><li><a href=#3%e6%9d%a1%e4%bb%b6%e8%b7%b3%e8%bd%ac%e4%b8%8d%e8%b7%b3%e8%bd%ac%e6%b8%85%e7%a9%ba%e5%bb%b6%e8%bf%9f%e6%a7%bd aria-label=3.条件跳转+不跳转清空延迟槽>3.条件跳转+不跳转清空延迟槽</a></li><li><a href=#4%e9%a2%98%e7%9b%ae%e5%ae%9e%e4%be%8b%e5%88%86%e6%9e%90 aria-label=4.题目实例分析>4.题目实例分析</a></li></ul></li><li><a href=#3%e6%9d%a1%e4%bb%b6%e5%ad%98%e5%82%a8%e7%b1%bb aria-label=3.条件存储类>3.条件存储类</a><ul><li><a href=#1%e6%bb%a1%e8%b6%b3condition%e5%86%99%e5%85%a5a%e4%b8%8d%e6%bb%a1%e8%b6%b3condition%e5%86%99%e5%85%a5b aria-label=1.满足condition写入A，不满足condition写入B>1.满足condition写入A，不满足condition写入B</a></li><li><a href=#2%e6%bb%a1%e8%b6%b3condition%e5%86%99%e5%85%a5a%e4%b8%8d%e6%bb%a1%e8%b6%b3condition%e4%b8%8d%e5%86%99%e5%85%a5 aria-label=2.满足condition写入A,不满足condition不写入>2.满足condition写入A,不满足condition不写入</a></li><li><a href=#3%e5%86%99%e5%85%a5%e5%ae%8c%e5%85%a8%e5%8f%96%e5%86%b3%e4%ba%8edm%e4%b8%ad%e5%8f%96%e5%87%ba%e7%9a%84%e6%95%b0%e6%8d%ae aria-label=3.写入完全取决于DM中取出的数据>3.写入完全取决于DM中取出的数据</a></li></ul></li></ul></li></ul></li></ul></div></details></div><div class=post-content><h1 id=p6课上测试><center>P6课上测试</center><a hidden class=anchor aria-hidden=true href=#p6课上测试>#</a></h1><p>​ <strong>P6课上测试内容与P5课上测试内容大概只有第一题计算类型上的区别，变为考察乘除槽的指令</strong></p><h2 id=一增添指令一般步骤>一.增添指令一般步骤<a hidden class=anchor aria-hidden=true href=#一增添指令一般步骤>#</a></h2><ul><li>读懂RTL语言，注意opcode与funct位置，是什么类型的指令，会不会与已经添加过的指令发生冲突(例如P5上机第一题中计算指令与slt指令opcode重复<code>QAQ</code>)</li><li>使用课上提供的.class文件在MARS中进行模拟</li><li>计算指令是否可以进行归类，cal_R,cal_I;条件跳转指令和条件存储指令一般直接使用check信号对新信号进行特判。</li><li>在MCU中从上到下观察是否将新指令加入有效列表</li><li>明确新指令的T_use,T_new</li></ul><h2 id=二题型分析>二.题型分析<a hidden class=anchor aria-hidden=true href=#二题型分析>#</a></h2><h3 id=1涉及到乘除槽的计算类指令>1.涉及到乘除槽的计算类指令<a hidden class=anchor aria-hidden=true href=#1涉及到乘除槽的计算类指令>#</a></h3><p>​ P6的计算指令会涉及到乘除模块，以madd,maddu,msub,msubu等指令为例。</p><ul><li>madd : 将两个有符号数相乘，计算结果与之前的HI,LO寄存器中的值相加，而不是覆盖</li><li>mddu：将两个无符号数相乘，计算结果与之前的HI,LO寄存器中的值相加，而不是覆盖</li><li>msub：将两个有符号数相乘，之前HI,LO中的值减去当前结果</li><li>msubu：将两个无符号数相乘，之前HI,LO中的值减去当前结果</li></ul><h4 id=1verilog中的符号性问题>1.verilog中的符号性问题<a hidden class=anchor aria-hidden=true href=#1verilog中的符号性问题>#</a></h4><p>​ <strong>$signed()关键字的功能为数据如何进行补位</strong>，根据<strong>递归确定外层+向内传播</strong>的表达式符号确定规则，例如在P1中遇到的三目表达式中有无符号数导致整个表达式变为无符号的情况。</p><ul><li><p>算数（符号）右移表达式中移位立即数不必要声明为有符号 ：$signed(A) &#187;> B</p></li><li><p>为避免$singed()出现的问题，可以使用位扩展进行代替</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>{{<span style=color:#bd93f9>16</span>{imm[<span style=color:#bd93f9>15</span>]}},imm}<span style=color:#6272a4>//16位imm符号扩展为32位
</span></span></span></code></pre></td></tr></table></div></div></li></ul><h4 id=2计算指令中的符号乘除>2.计算指令中的符号乘除<a hidden class=anchor aria-hidden=true href=#2计算指令中的符号乘除>#</a></h4><ul><li><p>mult 使用位拼接运算</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>{tmpHI,tmpLO} <span style=color:#ff79c6>&lt;=</span> $signed(A) <span style=color:#ff79c6>*</span> $signed(B)
</span></span></code></pre></td></tr></table></div></div></li><li><p>madd</p><ul><li><p>错误写法1</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>{tmpHI,tmpLO} <span style=color:#ff79c6>&lt;=</span> {tmpHI,tmpLO} <span style=color:#ff79c6>+</span> $signed(A)<span style=color:#ff79c6>*</span>$signed(B)
</span></span></code></pre></td></tr></table></div></div><p><strong>位拼接运算{tmpHI,tmpLO}默认被当作无符号数，向内传播导致$signed(A)*$signed(B)变为无符号的</strong></p><ul><li><p>修改为：</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>{tmpHI,tmpLO} <span style=color:#ff79c6>&lt;=</span> $signed({tmpHI,tmpLO}) <span style=color:#ff79c6>+</span> $signed(A)<span style=color:#ff79c6>*</span>$signed(B)
</span></span></code></pre></td></tr></table></div></div></li></ul></li><li><p>错误写法2</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>{tmpHI,tmpLO} <span style=color:#ff79c6>&lt;=</span> {tmpHI.tmpLO} <span style=color:#ff79c6>+</span> $signed($signed(A)<span style=color:#ff79c6>*</span>$signed(B))
</span></span></code></pre></td></tr></table></div></div><p><strong>使用$signed()屏蔽了外界符号性的传入，同时屏蔽了位宽信息的传入，由于$signed(A),$signed(B)为32位，则$signed($signed(A)*$signed(B))为32位</strong></p><ul><li><p>修改为：</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>{tmpHI,tmpLO} <span style=color:#ff79c6>&lt;=</span> {tmpHI,tmpLO} <span style=color:#ff79c6>+</span> $signed($signed(<span style=color:#bd93f9>64</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>+</span> $signed(A)<span style=color:#ff79c6>*</span>$signed(B))<span style=color:#6272a4>// 补充位宽信息
</span></span></span><span style=display:flex><span>{tmpHI,tmpLO} <span style=color:#ff79c6>&lt;=</span> {tmpHI,tmpLO} <span style=color:#ff79c6>+</span> $signed({{<span style=color:#bd93f9>32</span>{A[<span style=color:#bd93f9>31</span>]}},A}<span style=color:#ff79c6>*</span>{{<span style=color:#bd93f9>32</span>{B[<span style=color:#bd93f9>31</span>]}},B})<span style=color:#6272a4>//手动符号位扩展
</span></span></span></code></pre></td></tr></table></div></div></li></ul></li></ul><h4 id=ps循环移位计算>ps:循环移位计算<a hidden class=anchor aria-hidden=true href=#ps循环移位计算>#</a></h4><p>​ P5课前预习到了循环移位，结果课上第一题就考了循环移位，虽然再次出现概率不大，但是有必要重复一下</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#6272a4>//循环右移
</span></span></span><span style=display:flex><span>E_AO <span style=color:#ff79c6>&lt;=</span> (src_B <span style=color:#ff79c6>&gt;&gt;</span> shamt) <span style=color:#ff79c6>|</span> (src_B <span style=color:#ff79c6>&lt;&lt;</span> (<span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;d32</span> <span style=color:#ff79c6>-</span> shamt));
</span></span></code></pre></td></tr></table></div></div></li></ul><h4 id=3题目实例分析>3.题目实例分析<a hidden class=anchor aria-hidden=true href=#3题目实例分析>#</a></h4><ul><li><p>madd,maddu,msub,msubu等可以直接归结为md类指令，乘法延迟为5，只需注意符号性的问题。</p></li><li><p>shl : 交换HI和LO寄存器中的值</p><ul><li>由于非阻塞赋值的特性，无需设置中间变量，直接交换即可</li></ul><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>HI <span style=color:#ff79c6>&lt;=</span> LO;
</span></span><span style=display:flex><span>LO <span style=color:#ff79c6>&lt;=</span> HI;
</span></span></code></pre></td></tr></table></div></div></li><li><p>bds : 使用rs和rt寄存器中的值，用较大的数除以较小的数，注意是进行无符号除法</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">8
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>if</span>(A <span style=color:#ff79c6>&gt;</span> B)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>    tmpLO <span style=color:#ff79c6>=</span> A <span style=color:#ff79c6>/</span> B;
</span></span><span style=display:flex><span>    tmpHI <span style=color:#ff79c6>=</span> A <span style=color:#ff79c6>%</span> B;
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>    tmpLO <span style=color:#ff79c6>=</span> B <span style=color:#ff79c6>/</span> A;
</span></span><span style=display:flex><span>    tmpHI <span style=color:#ff79c6>=</span> B <span style=color:#ff79c6>%</span> A;
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span></code></pre></td></tr></table></div></div></li><li><p>crt : 将GPR[rs]循环移位得到的32个结果无符号求和，结果记为temp1，将GPR[rt]循环移位得到的32个结果无符号求和，结果记为temp2，比较这两个结果</p><pre tabindex=0><code class=language-RTL data-lang=RTL>if temp1 &lt; temp2 then
	GPR[rd] = -1
else if temp1 &gt; temp2 then
	GPR[rd] = 1
else then
	GPR[rd] = 0
</code></pre><p><strong>这题算是把循环移位考到头了，循环移位的32种结果即移位0(32)~31位，实现细节上无论左移还是右移得到的和都是相等的</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">12
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">13
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">14
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">15
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">16
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">17
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>	temp1 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>	temp2 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>for</span>(i<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;i<span style=color:#ff79c6>&lt;</span><span style=color:#bd93f9>32</span>;i<span style=color:#ff79c6>=</span>i<span style=color:#ff79c6>+</span><span style=color:#bd93f9>1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		temp1 <span style=color:#ff79c6>=</span> temp1 <span style=color:#ff79c6>+</span> (src_A<span style=color:#ff79c6>&gt;&gt;</span>i)<span style=color:#ff79c6>|</span>(src_A <span style=color:#ff79c6>&lt;&lt;</span> (<span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;d32</span> <span style=color:#ff79c6>-</span> i));
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>for</span>(i<span style=color:#ff79c6>=</span><span style=color:#bd93f9>0</span>;i<span style=color:#ff79c6>&lt;</span><span style=color:#bd93f9>32</span>;i<span style=color:#ff79c6>=</span>i<span style=color:#ff79c6>+</span><span style=color:#bd93f9>1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		temp2 <span style=color:#ff79c6>=</span> temp2 <span style=color:#ff79c6>+</span> (src_B<span style=color:#ff79c6>&gt;&gt;</span>i)<span style=color:#ff79c6>|</span>(src_B <span style=color:#ff79c6>&lt;&lt;</span> (<span style=color:#bd93f9>32</span><span style=color:#bd93f9>&#39;d32</span> <span style=color:#ff79c6>-</span> i)); 
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>if</span>(temp1 <span style=color:#ff79c6>&lt;</span> temp2)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		E_AO <span style=color:#ff79c6>=</span> <span style=color:#ff79c6>-</span><span style=color:#bd93f9>1</span>;
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>else</span> <span style=color:#ff79c6>if</span>(temp1 <span style=color:#ff79c6>&gt;</span> temp2)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		E_AO <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>1</span>; 
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>else</span> <span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		E_AO <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>0</span>;
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span></code></pre></td></tr></table></div></div></li></ul><h3 id=2条件跳转类指令>2.条件跳转类指令<a hidden class=anchor aria-hidden=true href=#2条件跳转类指令>#</a></h3><h4 id=1条件跳转无条件链接>1.条件跳转+无条件链接<a hidden class=anchor aria-hidden=true href=#1条件跳转无条件链接>#</a></h4><ul><li>在CMP模块中添加判断，RegWrite置为1，SelA3选择31号寄存器，SelEMout/SelWout转发PC8数据</li></ul><h4 id=2条件跳转条件链接>2.条件跳转+条件链接<a hidden class=anchor aria-hidden=true href=#2条件跳转条件链接>#</a></h4><ul><li><p>在CMP模块中添加判断，新增信号RegWrite_new，check，对该新增指令进行特判，流水新的RegWrite信号</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>assign</span> RegWrite_D_new <span style=color:#ff79c6>=</span> (check_D) <span style=color:#ff79c6>?</span> (b_result_D <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span> <span style=color:#ff79c6>:</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>) <span style=color:#ff79c6>:</span> RegWrite_D;
</span></span></code></pre></td></tr></table></div></div></li></ul><h4 id=3条件跳转不跳转清空延迟槽>3.条件跳转+不跳转清空延迟槽<a hidden class=anchor aria-hidden=true href=#3条件跳转不跳转清空延迟槽>#</a></h4><ul><li><p>在CMP模块中添加判断、特判新信号、当前未暂停（若当前处于暂停则CMP判断结果无效）、当前不满足跳转条件，清空D级流水线寄存器</p></li><li><p>为D级流水线寄存器添加clr端口，默认置为0</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>assign</span> clr <span style=color:#ff79c6>=</span> (check_D)<span style=color:#ff79c6>&amp;</span>(<span style=color:#ff79c6>!</span>stall)<span style=color:#ff79c6>&amp;</span>(<span style=color:#ff79c6>!</span>b_result_D);
</span></span></code></pre></td></tr></table></div></div></li></ul><h4 id=4题目实例分析>4.题目实例分析<a hidden class=anchor aria-hidden=true href=#4题目实例分析>#</a></h4><ul><li><p>bezal : 若GPR[rt] = 0，则跳转到GPR[rs]，并且链接到$31</p><ul><li>条件跳转+条件链接，加入branch类,check_D,NPCOp,CMPOp，使用RegWrite_new</li></ul></li><li><p>btheq : 若GPR[rs]最高位1与GPR[rt]的相同，则跳转，注意GPR[rs]==0||GPR[rt]==0时不用跳转</p><ul><li><p>条件跳转+不链接，与bne/beq指令类似，在CMP中新增判断逻辑</p><p><strong>最初的错误写法</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>		<span style=color:#ff79c6>for</span>(flag1 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>31</span>;flag1 <span style=color:#ff79c6>&gt;=</span> <span style=color:#bd93f9>0</span>;flag1 <span style=color:#ff79c6>=</span> flag1 <span style=color:#ff79c6>-</span> <span style=color:#bd93f9>1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>			<span style=color:#ff79c6>if</span>(D_V1[flag1] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>				<span style=color:#ff79c6>break</span>;
</span></span><span style=display:flex><span>			<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>for</span>(flag2 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>31</span>;flag2 <span style=color:#ff79c6>&gt;=</span> <span style=color:#bd93f9>0</span>;flag2 <span style=color:#ff79c6>=</span> flag2 <span style=color:#ff79c6>-</span> <span style=color:#bd93f9>1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>			<span style=color:#ff79c6>if</span>(D_V2[flag2] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>				<span style=color:#ff79c6>break</span>;
</span></span><span style=display:flex><span>			<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>b_result <span style=color:#ff79c6>=</span> (flag1 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>0</span> <span style=color:#ff79c6>||</span> flag2 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>0</span>) <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span> <span style=color:#ff79c6>:</span> (flag1 <span style=color:#ff79c6>==</span> flag2) <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span> <span style=color:#ff79c6>:</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span></code></pre></td></tr></table></div></div></li><li><p>错误点1 ：verilog中不能使用break来跳出for循环！</p><ul><li><p>修改方法1：可以将跳出条件移到括号内</p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>for</span>(flag1 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>31</span>;flag1 <span style=color:#ff79c6>&gt;=</span> <span style=color:#bd93f9>0</span> <span style=color:#ff79c6>&amp;&amp;</span> (D_V1[flag1] <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>);flag1 <span style=color:#ff79c6>=</span> flag1 <span style=color:#ff79c6>-</span> <span style=color:#bd93f9>1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>for</span>(flag2 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>31</span>;flag2 <span style=color:#ff79c6>&gt;=</span> <span style=color:#bd93f9>0</span> <span style=color:#ff79c6>&amp;&amp;</span> (D_V2[flag2] <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>);flag2 <span style=color:#ff79c6>=</span> flag2 <span style=color:#ff79c6>-</span> <span style=color:#bd93f9>1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>b_result <span style=color:#ff79c6>=</span> (D_V1 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>0</span> <span style=color:#ff79c6>||</span> D_V2 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>0</span>) <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span> <span style=color:#ff79c6>:</span> (flag1 <span style=color:#ff79c6>==</span> flag2) <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span> <span style=color:#ff79c6>:</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span></code></pre></td></tr></table></div></div></li><li><p>修改方法2：使用disable语句跳出for循环，<strong>在使用disable跳出循环时，需要为循环起名字</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 5
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 6
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 7
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 8
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f"> 9
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">10
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">11
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#ff79c6>for</span>(flag1 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>31</span>;flag1 <span style=color:#ff79c6>&gt;=</span> <span style=color:#bd93f9>0</span>;flag1 <span style=color:#ff79c6>=</span> flag1 <span style=color:#ff79c6>-</span> <span style=color:#bd93f9>1</span>)<span style=color:#ff79c6>begin</span> <span style=color:#ff79c6>:</span> one
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>if</span>(D_V1[flag1] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>disable</span> one;
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>for</span>(flag2 <span style=color:#ff79c6>=</span> <span style=color:#bd93f9>31</span>;flag2 <span style=color:#ff79c6>&gt;=</span> <span style=color:#bd93f9>0</span>;flag2 <span style=color:#ff79c6>=</span> flag2 <span style=color:#ff79c6>-</span> <span style=color:#bd93f9>1</span>)<span style=color:#ff79c6>begin</span> <span style=color:#ff79c6>:</span> two
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>if</span>(D_V2[flag2] <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span>)<span style=color:#ff79c6>begin</span>
</span></span><span style=display:flex><span>		<span style=color:#ff79c6>disable</span> two;
</span></span><span style=display:flex><span>	<span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span><span style=color:#ff79c6>end</span>
</span></span><span style=display:flex><span>b_result <span style=color:#ff79c6>=</span> (D_V1 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>0</span> <span style=color:#ff79c6>||</span> D_V2 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>0</span>) <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span> <span style=color:#ff79c6>:</span> (flag1 <span style=color:#ff79c6>==</span> flag2) <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span> <span style=color:#ff79c6>:</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b0</span>;
</span></span></code></pre></td></tr></table></div></div></li></ul></li><li><p>错误点2 ： 一开始写法中判断(GPR[rs] ==0 || GPR[rt] == 0)时使用(flag1 == 0 | flag2 == 0)判断，这是错误的，若两个数均为0跳出循环时flag1=flag2=-1</p></li></ul></li></ul><h3 id=3条件存储类>3.条件存储类<a hidden class=anchor aria-hidden=true href=#3条件存储类>#</a></h3><p>​ 对于条件存储类load指令，只有到了M级才能确定写入的寄存器，需要对暂停逻辑进行修改。<strong>如果D级要读的寄存器后续可能被写入，就要暂停</strong></p><h4 id=1满足condition写入a不满足condition写入b>1.满足condition写入A，不满足condition写入B<a hidden class=anchor aria-hidden=true href=#1满足condition写入a不满足condition写入b>#</a></h4><p>​ 如满足条件向rt号（load类rt即为rd,即为load类原本的rd）写，不满足条件向31号写(流水到M级只剩下rt(rd)号了，所以一般来说一定会出现一个写入常数寄存器，当然也可以从D级增加流水rs段)</p><p><strong>HCU</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span> 	<span style=color:#ff79c6>assign</span>   stall_rs_E <span style=color:#ff79c6>=</span> (D_A1 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_E <span style=color:#ff79c6>?</span> (D_A1 <span style=color:#ff79c6>==</span> E_A3 <span style=color:#ff79c6>|</span> D_A1 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d31</span>) <span style=color:#ff79c6>:</span> D_A1 <span style=color:#ff79c6>==</span> E_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_E) <span style=color:#ff79c6>&amp;</span> (Tuse_rs <span style=color:#ff79c6>&lt;</span> Tnew_E);
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>assign</span>   stall_rs_M <span style=color:#ff79c6>=</span> (D_A1 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_M <span style=color:#ff79c6>?</span> (D_A1 <span style=color:#ff79c6>==</span> M_A3 <span style=color:#ff79c6>|</span> D_A1 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d31</span>) <span style=color:#ff79c6>:</span> D_A1 <span style=color:#ff79c6>==</span> M_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_M) <span style=color:#ff79c6>&amp;</span> (Tuse_rs <span style=color:#ff79c6>&lt;</span> Tnew_M);
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>assign</span>   stall_rt_E <span style=color:#ff79c6>=</span> (D_A2 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_E <span style=color:#ff79c6>?</span> (D_A2 <span style=color:#ff79c6>==</span> E_A3 <span style=color:#ff79c6>|</span> D_A2 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d31</span>) <span style=color:#ff79c6>:</span> D_A2 <span style=color:#ff79c6>==</span> E_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_E) <span style=color:#ff79c6>&amp;</span> (Tuse_rt <span style=color:#ff79c6>&lt;</span> Tnew_E);
</span></span><span style=display:flex><span>    <span style=color:#ff79c6>assign</span>   stall_rt_M <span style=color:#ff79c6>=</span> (D_A2 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_M <span style=color:#ff79c6>?</span> (D_A2 <span style=color:#ff79c6>==</span> M_A3 <span style=color:#ff79c6>|</span> D_A2 <span style=color:#ff79c6>==</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d31</span>) <span style=color:#ff79c6>:</span> D_A2 <span style=color:#ff79c6>==</span> M_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_M) <span style=color:#ff79c6>&amp;</span> (Tuse_rt <span style=color:#ff79c6>&lt;</span> Tnew_M);
</span></span></code></pre></td></tr></table></div></div><p><strong>MUX</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span> <span style=color:#8be9fd>wire</span> M_A3_new <span style=color:#ff79c6>=</span> check_M <span style=color:#ff79c6>?</span> (condition <span style=color:#ff79c6>?</span> `rt <span style=color:#ff79c6>:</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d31</span>) <span style=color:#ff79c6>:</span> M_A3;
</span></span></code></pre></td></tr></table></div></div><p><strong>将M_A3_new传入W_reg和HCU</strong></p><h4 id=2满足condition写入a不满足condition不写入>2.满足condition写入A,不满足condition不写入<a hidden class=anchor aria-hidden=true href=#2满足condition写入a不满足condition不写入>#</a></h4><p>​ 可以将不写入理解为写入0号寄存器</p><p><strong>HCU</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">5
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span><span style=color:#6272a4>//按照第一种题型以写成  (check_M ? (D_A2 == 5&#39;d31 | D_A2 == 5&#39;d0): D_A2 == M_A3),因为前面有条件 D_A2 != 5&#39;d0，所以可以简化 	
</span></span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span>   stall_rs_E <span style=color:#ff79c6>=</span> (D_A1 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_E <span style=color:#ff79c6>?</span> (D_A1 <span style=color:#ff79c6>==</span> E_A3 ) <span style=color:#ff79c6>:</span> D_A1 <span style=color:#ff79c6>==</span> E_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_E) <span style=color:#ff79c6>&amp;</span> (Tuse_rs <span style=color:#ff79c6>&lt;</span> Tnew_E);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span>   stall_rs_M <span style=color:#ff79c6>=</span> (D_A1 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_M <span style=color:#ff79c6>?</span> (D_A1 <span style=color:#ff79c6>==</span> M_A3 ) <span style=color:#ff79c6>:</span> D_A1 <span style=color:#ff79c6>==</span> M_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_M) <span style=color:#ff79c6>&amp;</span> (Tuse_rs <span style=color:#ff79c6>&lt;</span> Tnew_M);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span>   stall_rt_E <span style=color:#ff79c6>=</span> (D_A2 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_E <span style=color:#ff79c6>?</span> (D_A2 <span style=color:#ff79c6>==</span> E_A3 ) <span style=color:#ff79c6>:</span> D_A2 <span style=color:#ff79c6>==</span> E_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_E) <span style=color:#ff79c6>&amp;</span> (Tuse_rt <span style=color:#ff79c6>&lt;</span> Tnew_E);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span>   stall_rt_M <span style=color:#ff79c6>=</span> (D_A2 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_M <span style=color:#ff79c6>?</span> (D_A2 <span style=color:#ff79c6>==</span> M_A3 ) <span style=color:#ff79c6>:</span> D_A2 <span style=color:#ff79c6>==</span> M_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_M) <span style=color:#ff79c6>&amp;</span> (Tuse_rt <span style=color:#ff79c6>&lt;</span> Tnew_M);
</span></span></code></pre></td></tr></table></div></div><p><strong>MUX</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span>  <span style=color:#8be9fd>wire</span> M_A3_new <span style=color:#ff79c6>=</span> check_M <span style=color:#ff79c6>?</span> (condition <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d31</span> <span style=color:#ff79c6>:</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>:</span> M_A3;
</span></span></code></pre></td></tr></table></div></div><h4 id=3写入完全取决于dm中取出的数据>3.写入完全取决于DM中取出的数据<a hidden class=anchor aria-hidden=true href=#3写入完全取决于dm中取出的数据>#</a></h4><p>​ 取决于DM中取出的数据则不能确定到底是哪一个，即所有寄存器都有可能被写入</p><p><strong>HCU</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">2
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">3
</span><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">4
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-VERILOG data-lang=VERILOG><span style=display:flex><span><span style=color:#ff79c6>assign</span>   stall_rs_E <span style=color:#ff79c6>=</span> (D_A1 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_E <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span> <span style=color:#ff79c6>:</span> D_A1 <span style=color:#ff79c6>==</span> E_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_E) <span style=color:#ff79c6>&amp;</span> (Tuse_rs <span style=color:#ff79c6>&lt;</span> Tnew_E);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span>   stall_rs_M <span style=color:#ff79c6>=</span> (D_A1 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_M <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span> <span style=color:#ff79c6>:</span> D_A1 <span style=color:#ff79c6>==</span> M_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_M) <span style=color:#ff79c6>&amp;</span> (Tuse_rs <span style=color:#ff79c6>&lt;</span> Tnew_M);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span>   stall_rt_E <span style=color:#ff79c6>=</span> (D_A2 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_E <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span> <span style=color:#ff79c6>:</span> D_A2 <span style=color:#ff79c6>==</span> E_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_E) <span style=color:#ff79c6>&amp;</span> (Tuse_rt <span style=color:#ff79c6>&lt;</span> Tnew_E);
</span></span><span style=display:flex><span><span style=color:#ff79c6>assign</span>   stall_rt_M <span style=color:#ff79c6>=</span> (D_A2 <span style=color:#ff79c6>!=</span> <span style=color:#bd93f9>5</span><span style=color:#bd93f9>&#39;d0</span>) <span style=color:#ff79c6>&amp;</span> (check_M <span style=color:#ff79c6>?</span> <span style=color:#bd93f9>1</span><span style=color:#bd93f9>&#39;b1</span> <span style=color:#ff79c6>:</span> D_A2 <span style=color:#ff79c6>==</span> M_A3) <span style=color:#ff79c6>&amp;</span> (RFWrite_M) <span style=color:#ff79c6>&amp;</span> (Tuse_rt <span style=color:#ff79c6>&lt;</span> Tnew_M);
</span></span></code></pre></td></tr></table></div></div><p><strong>MUX</strong></p><div class=highlight><div style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><table style=border-spacing:0;padding:0;margin:0;border:0><tr><td style=vertical-align:top;padding:0;margin:0;border:0><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code><span style="white-space:pre;-webkit-user-select:none;user-select:none;margin-right:.4em;padding:0 .4em;color:#7f7f7f">1
</span></code></pre></td><td style=vertical-align:top;padding:0;margin:0;border:0;width:100%><pre tabindex=0 style=color:#f8f8f2;background-color:#282a36;-moz-tab-size:4;-o-tab-size:4;tab-size:4;-webkit-text-size-adjust:none><code class=language-verilog data-lang=verilog><span style=display:flex><span> <span style=color:#8be9fd>wire</span> M_A3_new <span style=color:#ff79c6>=</span> check_M <span style=color:#ff79c6>?</span> DM_out[<span style=color:#bd93f9>4</span><span style=color:#ff79c6>:</span><span style=color:#bd93f9>0</span>] <span style=color:#ff79c6>:</span> M_A3; 
</span></span></code></pre></td></tr></table></div></div></div><footer class=post-footer><ul class=post-tags><li><a href=https://coder0xe.github.io/tags/dec/>Dec</a></li></ul><nav class=paginav><a class=prev href=https://coder0xe.github.io/posts/p7-design-document/><span class=title>« Prev</span><br><span>P7-design-document</span>
</a><a class=next href=https://coder0xe.github.io/posts/p6-design-document/><span class=title>Next »</span><br><span>P6-design-document</span></a></nav><ul class=share-buttons><li><a target=_blank rel="noopener noreferrer" aria-label="share P6课上测试 on x" href="https://x.com/intent/tweet/?text=P6%e8%af%be%e4%b8%8a%e6%b5%8b%e8%af%95&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp6%25E8%25AF%25BE%25E4%25B8%258A%25E6%25B5%258B%25E8%25AF%2595%2f&amp;hashtags=Dec"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446C483.971.0 512 28.03 512 62.554zM269.951 190.75 182.567 75.216H56L207.216 272.95 63.9 436.783h61.366L235.9 310.383l96.667 126.4H456L298.367 228.367l134-153.151H371.033zM127.633 110h36.468l219.38 290.065H349.5z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share P6课上测试 on linkedin" href="https://www.linkedin.com/shareArticle?mini=true&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp6%25E8%25AF%25BE%25E4%25B8%258A%25E6%25B5%258B%25E8%25AF%2595%2f&amp;title=P6%e8%af%be%e4%b8%8a%e6%b5%8b%e8%af%95&amp;summary=P6%e8%af%be%e4%b8%8a%e6%b5%8b%e8%af%95&amp;source=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp6%25E8%25AF%25BE%25E4%25B8%258A%25E6%25B5%258B%25E8%25AF%2595%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM160.461 423.278V197.561h-75.04v225.717h75.04zm270.539.0V293.839c0-69.333-37.018-101.586-86.381-101.586-39.804.0-57.634 21.891-67.617 37.266v-31.958h-75.021c.995 21.181.0 225.717.0 225.717h75.02V297.222c0-6.748.486-13.492 2.474-18.315 5.414-13.475 17.767-27.434 38.494-27.434 27.135.0 38.007 20.707 38.007 51.037v120.768H431zM123.448 88.722C97.774 88.722 81 105.601 81 127.724c0 21.658 16.264 39.002 41.455 39.002h.484c26.165.0 42.452-17.344 42.452-39.002-.485-22.092-16.241-38.954-41.943-39.002z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share P6课上测试 on reddit" href="https://reddit.com/submit?url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp6%25E8%25AF%25BE%25E4%25B8%258A%25E6%25B5%258B%25E8%25AF%2595%2f&title=P6%e8%af%be%e4%b8%8a%e6%b5%8b%e8%af%95"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zM446 265.638c0-22.964-18.616-41.58-41.58-41.58-11.211.0-21.361 4.457-28.841 11.666-28.424-20.508-67.586-33.757-111.204-35.278l18.941-89.121 61.884 13.157c.756 15.734 13.642 28.29 29.56 28.29 16.407.0 29.706-13.299 29.706-29.701.0-16.403-13.299-29.702-29.706-29.702-11.666.0-21.657 6.792-26.515 16.578l-69.105-14.69c-1.922-.418-3.939-.042-5.585 1.036-1.658 1.073-2.811 2.761-3.224 4.686l-21.152 99.438c-44.258 1.228-84.046 14.494-112.837 35.232-7.468-7.164-17.589-11.591-28.757-11.591-22.965.0-41.585 18.616-41.585 41.58.0 16.896 10.095 31.41 24.568 37.918-.639 4.135-.99 8.328-.99 12.576.0 63.977 74.469 115.836 166.33 115.836s166.334-51.859 166.334-115.836c0-4.218-.347-8.387-.977-12.493 14.564-6.47 24.735-21.034 24.735-38.001zM326.526 373.831c-20.27 20.241-59.115 21.816-70.534 21.816-11.428.0-50.277-1.575-70.522-21.82-3.007-3.008-3.007-7.882.0-10.889 3.003-2.999 7.882-3.003 10.885.0 12.777 12.781 40.11 17.317 59.637 17.317 19.522.0 46.86-4.536 59.657-17.321 3.016-2.999 7.886-2.995 10.885.008 3.008 3.011 3.003 7.882-.008 10.889zm-5.23-48.781c-16.373.0-29.701-13.324-29.701-29.698.0-16.381 13.328-29.714 29.701-29.714 16.378.0 29.706 13.333 29.706 29.714.0 16.374-13.328 29.698-29.706 29.698zM160.91 295.348c0-16.381 13.328-29.71 29.714-29.71 16.369.0 29.689 13.329 29.689 29.71.0 16.373-13.32 29.693-29.689 29.693-16.386.0-29.714-13.32-29.714-29.693z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share P6课上测试 on facebook" href="https://facebook.com/sharer/sharer.php?u=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp6%25E8%25AF%25BE%25E4%25B8%258A%25E6%25B5%258B%25E8%25AF%2595%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H342.978V319.085h66.6l12.672-82.621h-79.272v-53.617c0-22.603 11.073-44.636 46.58-44.636H425.6v-70.34s-32.71-5.582-63.982-5.582c-65.288.0-107.96 39.569-107.96 111.204v62.971h-72.573v82.621h72.573V512h-191.104c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share P6课上测试 on whatsapp" href="https://api.whatsapp.com/send?text=P6%e8%af%be%e4%b8%8a%e6%b5%8b%e8%af%95%20-%20https%3a%2f%2fcoder0xe.github.io%2fposts%2fp6%25E8%25AF%25BE%25E4%25B8%258A%25E6%25B5%258B%25E8%25AF%2595%2f"><svg viewBox="0 0 512 512" height="30" width="30" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554v386.892C512 483.97 483.97 512 449.446 512H62.554c-34.524.0-62.554-28.03-62.554-62.554V62.554c0-34.524 28.029-62.554 62.554-62.554h386.892zm-58.673 127.703c-33.842-33.881-78.847-52.548-126.798-52.568-98.799.0-179.21 80.405-179.249 179.234-.013 31.593 8.241 62.428 23.927 89.612l-25.429 92.884 95.021-24.925c26.181 14.28 55.659 21.807 85.658 21.816h.074c98.789.0 179.206-80.413 179.247-179.243.018-47.895-18.61-92.93-52.451-126.81zM263.976 403.485h-.06c-26.734-.01-52.954-7.193-75.828-20.767l-5.441-3.229-56.386 14.792 15.05-54.977-3.542-5.637c-14.913-23.72-22.791-51.136-22.779-79.287.033-82.142 66.867-148.971 149.046-148.971 39.793.014 77.199 15.531 105.329 43.692 28.128 28.16 43.609 65.592 43.594 105.4-.034 82.149-66.866 148.983-148.983 148.984zm81.721-111.581c-4.479-2.242-26.499-13.075-30.604-14.571-4.105-1.495-7.091-2.241-10.077 2.241-2.986 4.483-11.569 14.572-14.182 17.562-2.612 2.988-5.225 3.364-9.703 1.12-4.479-2.241-18.91-6.97-36.017-22.23C231.8 264.15 222.81 249.484 220.198 245s-.279-6.908 1.963-9.14c2.016-2.007 4.48-5.232 6.719-7.847 2.24-2.615 2.986-4.484 4.479-7.472 1.493-2.99.747-5.604-.374-7.846-1.119-2.241-10.077-24.288-13.809-33.256-3.635-8.733-7.327-7.55-10.077-7.688-2.609-.13-5.598-.158-8.583-.158-2.986.0-7.839 1.121-11.944 5.604-4.105 4.484-15.675 15.32-15.675 37.364.0 22.046 16.048 43.342 18.287 46.332 2.24 2.99 31.582 48.227 76.511 67.627 10.685 4.615 19.028 7.371 25.533 9.434 10.728 3.41 20.492 2.929 28.209 1.775 8.605-1.285 26.499-10.833 30.231-21.295 3.732-10.464 3.732-19.431 2.612-21.298-1.119-1.869-4.105-2.99-8.583-5.232z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share P6课上测试 on telegram" href="https://telegram.me/share/url?text=P6%e8%af%be%e4%b8%8a%e6%b5%8b%e8%af%95&amp;url=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp6%25E8%25AF%25BE%25E4%25B8%258A%25E6%25B5%258B%25E8%25AF%2595%2f"><svg viewBox="2 2 28 28" height="30" width="30" fill="currentColor"><path d="M26.49 29.86H5.5a3.37 3.37.0 01-2.47-1 3.35 3.35.0 01-1-2.47V5.48A3.36 3.36.0 013 3 3.37 3.37.0 015.5 2h21A3.38 3.38.0 0129 3a3.36 3.36.0 011 2.46V26.37a3.35 3.35.0 01-1 2.47 3.38 3.38.0 01-2.51 1.02zm-5.38-6.71a.79.79.0 00.85-.66L24.73 9.24a.55.55.0 00-.18-.46.62.62.0 00-.41-.17q-.08.0-16.53 6.11a.59.59.0 00-.41.59.57.57.0 00.43.52l4 1.24 1.61 4.83a.62.62.0 00.63.43.56.56.0 00.4-.17L16.54 20l4.09 3A.9.9.0 0021.11 23.15zM13.8 20.71l-1.21-4q8.72-5.55 8.78-5.55c.15.0.23.0.23.16a.18.18.0 010 .06s-2.51 2.3-7.52 6.8z"/></svg></a></li><li><a target=_blank rel="noopener noreferrer" aria-label="share P6课上测试 on ycombinator" href="https://news.ycombinator.com/submitlink?t=P6%e8%af%be%e4%b8%8a%e6%b5%8b%e8%af%95&u=https%3a%2f%2fcoder0xe.github.io%2fposts%2fp6%25E8%25AF%25BE%25E4%25B8%258A%25E6%25B5%258B%25E8%25AF%2595%2f"><svg width="30" height="30" viewBox="0 0 512 512" fill="currentColor"><path d="M449.446.0C483.971.0 512 28.03 512 62.554V449.446C512 483.97 483.97 512 449.446 512H62.554C28.03 512 0 483.97.0 449.446V62.554C0 28.03 28.029.0 62.554.0H449.446zM183.8767 87.9921h-62.034L230.6673 292.4508V424.0079h50.6655V292.4508L390.1575 87.9921H328.1233L256 238.2489z"/></svg></a></li></ul></footer></article></main><footer class=footer><span>&copy; 2026 <a href=https://coder0xe.github.io/>coder0xe's blog</a></span> ·
<span>Powered by
<a href=https://gohugo.io/ rel="noopener noreferrer" target=_blank>Hugo</a> &
<a href=https://github.com/adityatelange/hugo-PaperMod/ rel=noopener target=_blank>PaperMod</a></span></footer><a href=#top aria-label="go to top" title="Go to Top (Alt + G)" class=top-link id=top-link accesskey=g><svg viewBox="0 0 12 6" fill="currentColor"><path d="M12 6H0l6-6z"/></svg>
</a><script>let menu=document.getElementById("menu");if(menu){const e=localStorage.getItem("menu-scroll-position");e&&(menu.scrollLeft=parseInt(e,10)),menu.onscroll=function(){localStorage.setItem("menu-scroll-position",menu.scrollLeft)}}document.querySelectorAll('a[href^="#"]').forEach(e=>{e.addEventListener("click",function(e){e.preventDefault();var t=this.getAttribute("href").substr(1);window.matchMedia("(prefers-reduced-motion: reduce)").matches?document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView():document.querySelector(`[id='${decodeURIComponent(t)}']`).scrollIntoView({behavior:"smooth"}),t==="top"?history.replaceState(null,null," "):history.pushState(null,null,`#${t}`)})})</script><script>var mybutton=document.getElementById("top-link");window.onscroll=function(){document.body.scrollTop>800||document.documentElement.scrollTop>800?(mybutton.style.visibility="visible",mybutton.style.opacity="1"):(mybutton.style.visibility="hidden",mybutton.style.opacity="0")}</script><script>document.getElementById("theme-toggle").addEventListener("click",()=>{const e=document.querySelector("html");e.dataset.theme==="dark"?(e.dataset.theme="light",localStorage.setItem("pref-theme","light")):(e.dataset.theme="dark",localStorage.setItem("pref-theme","dark"))})</script><script>document.querySelectorAll("pre > code").forEach(e=>{const n=e.parentNode.parentNode,t=document.createElement("button");t.classList.add("copy-code"),t.innerHTML="copy";function s(){t.innerHTML="copied!",setTimeout(()=>{t.innerHTML="copy"},2e3)}t.addEventListener("click",t=>{if("clipboard"in navigator){navigator.clipboard.writeText(e.textContent),s();return}const n=document.createRange();n.selectNodeContents(e);const o=window.getSelection();o.removeAllRanges(),o.addRange(n);try{document.execCommand("copy"),s()}catch{}o.removeRange(n)}),n.classList.contains("highlight")?n.appendChild(t):n.parentNode.firstChild==n||(e.parentNode.parentNode.parentNode.parentNode.parentNode.nodeName=="TABLE"?e.parentNode.parentNode.parentNode.parentNode.parentNode.appendChild(t):e.parentNode.appendChild(t))})</script></body></html>