# Reading pref.tcl
# Loading project ZIRRoute
# Compile of ZIRRoute_Top.v was successful.
# Compile of ZHyperRAMMux_B.v was successful.
# Compile of ZIRCfg_Data.v was successful.
# Compile of ZIRRoute_Top.v was successful.
# Compile of ZIRSensor_Controller.v was successful.
# Compile of ZOctalRAMCfg.v was successful.
# Compile of ZResetGenerator.v was successful.
# Compile of ZUART_Tx.v was successful.
# Compile of ZPLL.v was successful.
# Compile of ZPortableDefine.v was successful.
# 9 compiles, 0 failed with no errors.
vsim work.ZIRRoute_Top iCE40UP.HSOSC
# vsim work.ZIRRoute_Top iCE40UP.HSOSC 
# Start time: 09:20:34 on Sep 11,2024
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.ZIRRoute_Top
# Loading iCE40UP.HSOSC
# Loading iCE40UP.VLO
# Loading iCE40UP.HSOSC_CORE
# Loading iCE40UP.HFOSC
# Loading iCE40UP.HFOSC_CORE
# Loading work.ZResetGenerator
# Loading work.ZHyperRAMMux_B
# Loading work.ZUART_Tx
# Loading work.ZIRSensor_Controller
# Loading work.ZIRCfg_Data
add wave -position insertpoint  \
sim:/ZIRRoute_Top/oIOMux \
sim:/ZIRRoute_Top/oIR_UART_TxD \
sim:/ZIRRoute_Top/iIR_UART_RxD \
sim:/ZIRRoute_Top/oUPLD_UART_TxD \
sim:/ZIRRoute_Top/iUPLD_UART_RxD \
sim:/ZIRRoute_Top/ioPSRAM_ADQ \
sim:/ZIRRoute_Top/oPSRAM_CLK \
sim:/ZIRRoute_Top/oPSRAM_CE \
sim:/ZIRRoute_Top/oPSRAM_RST \
sim:/ZIRRoute_Top/ioPSRAM_DQS_DM \
sim:/ZIRRoute_Top/iRAM_ADQ \
sim:/ZIRRoute_Top/iRAM_CLK \
sim:/ZIRRoute_Top/iRAM_CE \
sim:/ZIRRoute_Top/iRAM_RST \
sim:/ZIRRoute_Top/iRAM_DQS_DM \
sim:/ZIRRoute_Top/iWr_Req \
sim:/ZIRRoute_Top/iWr_Done \
sim:/ZIRRoute_Top/oLED1 \
sim:/ZIRRoute_Top/oLED2 \
sim:/ZIRRoute_Top/clk_48MHz \
sim:/ZIRRoute_Top/rst_n \
sim:/ZIRRoute_Top/wrData_ADQ \
sim:/ZIRRoute_Top/whichWr \
sim:/ZIRRoute_Top/triState \
sim:/ZIRRoute_Top/rdData_ADQ \
sim:/ZIRRoute_Top/triState_DQS_DM \
sim:/ZIRRoute_Top/wrData_DQS_DM \
sim:/ZIRRoute_Top/rdData_DQS_DM \
sim:/ZIRRoute_Top/RAM_CLK_i \
sim:/ZIRRoute_Top/RAM_CE_i \
sim:/ZIRRoute_Top/UART_Tx_DR \
sim:/ZIRRoute_Top/UART_Tx_En \
sim:/ZIRRoute_Top/UART_Tx_Done \
sim:/ZIRRoute_Top/IRSensor_En \
sim:/ZIRRoute_Top/IRSensor_OpReq \
sim:/ZIRRoute_Top/IRSensor_OpDone \
sim:/ZIRRoute_Top/CNT_i \
sim:/ZIRRoute_Top/CNT_Delay \
sim:/ZIRRoute_Top/Temp_DR
run 100us
# Compile of ZResetGenerator.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZResetGenerator
run 20us
# Compile of ZResetGenerator.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZResetGenerator
run 10us
# Compile of ZResetGenerator.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZResetGenerator
run 10us
# Compile of ZIRRoute_Top.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZIRRoute_Top
run 100us
# Compile of ZIRRoute_Top.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZIRRoute_Top
run 100us
# Compile of ZIRRoute_Top.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.ZIRRoute_Top
# Warning in wave window restart: (vish-4014) No objects found matching '/ZIRRoute_Top/Temp_DR'. 
restart
add wave -position insertpoint  \
sim:/ZIRRoute_Top/Temp_DR1 \
sim:/ZIRRoute_Top/Temp_DR2 \
sim:/ZIRRoute_Top/Temp_DR3 \
sim:/ZIRRoute_Top/Temp_DR4
restart
run 100us
quit -sim
# End time: 09:38:59 on Sep 11,2024, Elapsed time: 0:18:25
# Errors: 0, Warnings: 1
# Compile of ZIRRoute_Top.v was successful.
restart
# No Design Loaded!

vsim work.ZIRRoute_Top iCE40UP.HSOSC
# vsim work.ZIRRoute_Top iCE40UP.HSOSC 
# Start time: 09:40:10 on Sep 11,2024
# Loading work.ZIRRoute_Top
# Loading iCE40UP.HSOSC
# Loading iCE40UP.VLO
# Loading iCE40UP.HSOSC_CORE
# Loading iCE40UP.HFOSC
# Loading iCE40UP.HFOSC_CORE
# Loading work.ZResetGenerator
# Loading work.ZHyperRAMMux_B
# Loading work.ZUART_Tx
# Loading work.ZIRSensor_Controller
# Loading work.ZIRCfg_Data
add wave -position insertpoint  \
sim:/ZIRRoute_Top/oIOMux \
sim:/ZIRRoute_Top/oIR_UART_TxD \
sim:/ZIRRoute_Top/iIR_UART_RxD \
sim:/ZIRRoute_Top/oUPLD_UART_TxD \
sim:/ZIRRoute_Top/iUPLD_UART_RxD \
sim:/ZIRRoute_Top/ioPSRAM_ADQ \
sim:/ZIRRoute_Top/oPSRAM_CLK \
sim:/ZIRRoute_Top/oPSRAM_CE \
sim:/ZIRRoute_Top/oPSRAM_RST \
sim:/ZIRRoute_Top/ioPSRAM_DQS_DM \
sim:/ZIRRoute_Top/iRAM_ADQ \
sim:/ZIRRoute_Top/iRAM_CLK \
sim:/ZIRRoute_Top/iRAM_CE \
sim:/ZIRRoute_Top/iRAM_RST \
sim:/ZIRRoute_Top/iRAM_DQS_DM \
sim:/ZIRRoute_Top/iWr_Req \
sim:/ZIRRoute_Top/iWr_Done \
sim:/ZIRRoute_Top/oLED1 \
sim:/ZIRRoute_Top/oLED2 \
sim:/ZIRRoute_Top/clk_48MHz \
sim:/ZIRRoute_Top/rst_n \
sim:/ZIRRoute_Top/wrData_ADQ \
sim:/ZIRRoute_Top/whichWr \
sim:/ZIRRoute_Top/triState \
sim:/ZIRRoute_Top/rdData_ADQ \
sim:/ZIRRoute_Top/triState_DQS_DM \
sim:/ZIRRoute_Top/wrData_DQS_DM \
sim:/ZIRRoute_Top/rdData_DQS_DM \
sim:/ZIRRoute_Top/RAM_CLK_i \
sim:/ZIRRoute_Top/RAM_CE_i \
sim:/ZIRRoute_Top/UART_Tx_DR \
sim:/ZIRRoute_Top/UART_Tx_En \
sim:/ZIRRoute_Top/UART_Tx_Done \
sim:/ZIRRoute_Top/IRSensor_En \
sim:/ZIRRoute_Top/IRSensor_OpReq \
sim:/ZIRRoute_Top/IRSensor_OpDone \
sim:/ZIRRoute_Top/CNT_i \
sim:/ZIRRoute_Top/CNT_Delay
run 100us
# End time: 09:44:29 on Sep 11,2024, Elapsed time: 0:04:19
# Errors: 0, Warnings: 2
