{
    "DESIGN_NAME": "usb",
    "VERILOG_FILES": "dir::src/usb2p0_core.v",
    "CLOCK_PORT": "clk_48",
    "CLOCK_NET": "clk_48",
    "FP_CORE_UTIL": 40,
    "pdk::sky130*": {
        "SYNTH_MAX_FANOUT": 6,
        "CLOCK_PERIOD": 12.55,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 15,
            "SYNTH_STRATEGY": "DELAY 0"
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 15,
        "GPL_CELL_PADDING": 4,
        "DPL_CELL_PADDING": 4,
        "DIODE_INSERTION_STRATEGY": 3
    }
}