// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_updateReplyHandler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_session_upd_rsp_V_TVALID,
        slc_sessionInsert_rsp_din,
        slc_sessionInsert_rsp_full_n,
        slc_sessionInsert_rsp_write,
        s_axis_session_upd_rsp_V_TDATA,
        s_axis_session_upd_rsp_V_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_session_upd_rsp_V_TVALID;
output  [159:0] slc_sessionInsert_rsp_din;
input   slc_sessionInsert_rsp_full_n;
output   slc_sessionInsert_rsp_write;
input  [159:0] s_axis_session_upd_rsp_V_TDATA;
output   s_axis_session_upd_rsp_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg slc_sessionInsert_rsp_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_26_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_57;
reg   [0:0] icmp_ln232_reg_66;
reg    ap_predicate_op15_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    s_axis_session_upd_rsp_V_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    slc_sessionInsert_rsp_blk_n;
reg   [159:0] s_axis_session_upd_rsp_V_read_reg_61;
wire   [0:0] icmp_ln232_fu_51_p2;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] upReply_op_fu_47_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_s_axis_session_upd_rsp_V_U_apdone_blk;
wire   [159:0] s_axis_session_upd_rsp_V_TDATA_int_regslice;
wire    s_axis_session_upd_rsp_V_TVALID_int_regslice;
reg    s_axis_session_upd_rsp_V_TREADY_int_regslice;
wire    regslice_both_s_axis_session_upd_rsp_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

toe_top_regslice_both #(
    .DataWidth( 160 ))
regslice_both_s_axis_session_upd_rsp_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(s_axis_session_upd_rsp_V_TDATA),
    .vld_in(s_axis_session_upd_rsp_V_TVALID),
    .ack_in(regslice_both_s_axis_session_upd_rsp_V_U_ack_in),
    .data_out(s_axis_session_upd_rsp_V_TDATA_int_regslice),
    .vld_out(s_axis_session_upd_rsp_V_TVALID_int_regslice),
    .ack_out(s_axis_session_upd_rsp_V_TREADY_int_regslice),
    .apdone_blk(regslice_both_s_axis_session_upd_rsp_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_26_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln232_reg_66 <= icmp_ln232_fu_51_p2;
        s_axis_session_upd_rsp_V_read_reg_61 <= s_axis_session_upd_rsp_V_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_57 <= tmp_i_nbreadreq_fu_26_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_nbreadreq_fu_26_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        s_axis_session_upd_rsp_V_TDATA_blk_n = s_axis_session_upd_rsp_V_TVALID_int_regslice;
    end else begin
        s_axis_session_upd_rsp_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_26_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        s_axis_session_upd_rsp_V_TREADY_int_regslice = 1'b1;
    end else begin
        s_axis_session_upd_rsp_V_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op15_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        slc_sessionInsert_rsp_blk_n = slc_sessionInsert_rsp_full_n;
    end else begin
        slc_sessionInsert_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op15_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        slc_sessionInsert_rsp_write = 1'b1;
    end else begin
        slc_sessionInsert_rsp_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op15_write_state2 == 1'b1) & (slc_sessionInsert_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_26_p3 == 1'd1) & (s_axis_session_upd_rsp_V_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op15_write_state2 == 1'b1) & (slc_sessionInsert_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_26_p3 == 1'd1) & (s_axis_session_upd_rsp_V_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op15_write_state2 == 1'b1) & (slc_sessionInsert_rsp_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_26_p3 == 1'd1) & (s_axis_session_upd_rsp_V_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_26_p3 == 1'd1) & (s_axis_session_upd_rsp_V_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op15_write_state2 == 1'b1) & (slc_sessionInsert_rsp_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op15_write_state2 = ((icmp_ln232_reg_66 == 1'd1) & (tmp_i_reg_57 == 1'd1));
end

assign icmp_ln232_fu_51_p2 = ((upReply_op_fu_47_p1 == 32'd0) ? 1'b1 : 1'b0);

assign s_axis_session_upd_rsp_V_TREADY = regslice_both_s_axis_session_upd_rsp_V_U_ack_in;

assign slc_sessionInsert_rsp_din = s_axis_session_upd_rsp_V_read_reg_61;

assign tmp_i_nbreadreq_fu_26_p3 = s_axis_session_upd_rsp_V_TVALID_int_regslice;

assign upReply_op_fu_47_p1 = s_axis_session_upd_rsp_V_TDATA_int_regslice[31:0];

endmodule //toe_top_updateReplyHandler
