-- This file was auto-generated by YML2HDL tool.
-- https://gitlab.com/tcpaiva/yml2hdl

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

library shared_lib;
use shared_lib.common_ieee_pkg.all;

package FM_CTRL is

   -- Custom types and functions --

   type FM_SB0_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB0_SB_MEM_MOSI_t;
   attribute w of FM_SB0_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB0_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB0_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB0_SB_MEM_MOSI_t) return FM_SB0_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB0_SB_MEM_MOSI_t) return FM_SB0_SB_MEM_MOSI_t;

   type FM_SB0_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB0_SB_MEM_MISO_t;
   attribute w of FM_SB0_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB0_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB0_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB0_SB_MEM_MISO_t) return FM_SB0_SB_MEM_MISO_t;
   function zero(tpl: FM_SB0_SB_MEM_MISO_t) return FM_SB0_SB_MEM_MISO_t;

   type FM_SB0_MON_t is record
      SB_MEM : FM_SB0_SB_MEM_MISO_t;
   end record FM_SB0_MON_t;
   attribute w of FM_SB0_MON_t : type is 33;
   function width(x: FM_SB0_MON_t) return natural;
   function convert(x: FM_SB0_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB0_MON_t) return FM_SB0_MON_t;
   function zero(tpl: FM_SB0_MON_t) return FM_SB0_MON_t;

   type FM_SB0_CTRL_t is record
      SB_MEM : FM_SB0_SB_MEM_MOSI_t;
   end record FM_SB0_CTRL_t;
   attribute w of FM_SB0_CTRL_t : type is 44;
   function width(x: FM_SB0_CTRL_t) return natural;
   function convert(x: FM_SB0_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB0_CTRL_t) return FM_SB0_CTRL_t;
   function zero(tpl: FM_SB0_CTRL_t) return FM_SB0_CTRL_t;

   type FM_SB1_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB1_SB_MEM_MOSI_t;
   attribute w of FM_SB1_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB1_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB1_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB1_SB_MEM_MOSI_t) return FM_SB1_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB1_SB_MEM_MOSI_t) return FM_SB1_SB_MEM_MOSI_t;

   type FM_SB1_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB1_SB_MEM_MISO_t;
   attribute w of FM_SB1_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB1_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB1_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB1_SB_MEM_MISO_t) return FM_SB1_SB_MEM_MISO_t;
   function zero(tpl: FM_SB1_SB_MEM_MISO_t) return FM_SB1_SB_MEM_MISO_t;

   type FM_SB1_MON_t is record
      SB_MEM : FM_SB1_SB_MEM_MISO_t;
   end record FM_SB1_MON_t;
   attribute w of FM_SB1_MON_t : type is 33;
   function width(x: FM_SB1_MON_t) return natural;
   function convert(x: FM_SB1_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB1_MON_t) return FM_SB1_MON_t;
   function zero(tpl: FM_SB1_MON_t) return FM_SB1_MON_t;

   type FM_SB1_CTRL_t is record
      SB_MEM : FM_SB1_SB_MEM_MOSI_t;
   end record FM_SB1_CTRL_t;
   attribute w of FM_SB1_CTRL_t : type is 44;
   function width(x: FM_SB1_CTRL_t) return natural;
   function convert(x: FM_SB1_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB1_CTRL_t) return FM_SB1_CTRL_t;
   function zero(tpl: FM_SB1_CTRL_t) return FM_SB1_CTRL_t;

   type FM_SB2_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB2_SB_MEM_MOSI_t;
   attribute w of FM_SB2_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB2_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB2_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB2_SB_MEM_MOSI_t) return FM_SB2_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB2_SB_MEM_MOSI_t) return FM_SB2_SB_MEM_MOSI_t;

   type FM_SB2_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB2_SB_MEM_MISO_t;
   attribute w of FM_SB2_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB2_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB2_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB2_SB_MEM_MISO_t) return FM_SB2_SB_MEM_MISO_t;
   function zero(tpl: FM_SB2_SB_MEM_MISO_t) return FM_SB2_SB_MEM_MISO_t;

   type FM_SB2_MON_t is record
      SB_MEM : FM_SB2_SB_MEM_MISO_t;
   end record FM_SB2_MON_t;
   attribute w of FM_SB2_MON_t : type is 33;
   function width(x: FM_SB2_MON_t) return natural;
   function convert(x: FM_SB2_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB2_MON_t) return FM_SB2_MON_t;
   function zero(tpl: FM_SB2_MON_t) return FM_SB2_MON_t;

   type FM_SB2_CTRL_t is record
      SB_MEM : FM_SB2_SB_MEM_MOSI_t;
   end record FM_SB2_CTRL_t;
   attribute w of FM_SB2_CTRL_t : type is 44;
   function width(x: FM_SB2_CTRL_t) return natural;
   function convert(x: FM_SB2_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB2_CTRL_t) return FM_SB2_CTRL_t;
   function zero(tpl: FM_SB2_CTRL_t) return FM_SB2_CTRL_t;

   type FM_SB3_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB3_SB_MEM_MOSI_t;
   attribute w of FM_SB3_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB3_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB3_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB3_SB_MEM_MOSI_t) return FM_SB3_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB3_SB_MEM_MOSI_t) return FM_SB3_SB_MEM_MOSI_t;

   type FM_SB3_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB3_SB_MEM_MISO_t;
   attribute w of FM_SB3_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB3_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB3_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB3_SB_MEM_MISO_t) return FM_SB3_SB_MEM_MISO_t;
   function zero(tpl: FM_SB3_SB_MEM_MISO_t) return FM_SB3_SB_MEM_MISO_t;

   type FM_SB3_MON_t is record
      SB_MEM : FM_SB3_SB_MEM_MISO_t;
   end record FM_SB3_MON_t;
   attribute w of FM_SB3_MON_t : type is 33;
   function width(x: FM_SB3_MON_t) return natural;
   function convert(x: FM_SB3_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB3_MON_t) return FM_SB3_MON_t;
   function zero(tpl: FM_SB3_MON_t) return FM_SB3_MON_t;

   type FM_SB3_CTRL_t is record
      SB_MEM : FM_SB3_SB_MEM_MOSI_t;
   end record FM_SB3_CTRL_t;
   attribute w of FM_SB3_CTRL_t : type is 44;
   function width(x: FM_SB3_CTRL_t) return natural;
   function convert(x: FM_SB3_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB3_CTRL_t) return FM_SB3_CTRL_t;
   function zero(tpl: FM_SB3_CTRL_t) return FM_SB3_CTRL_t;

   type FM_SB4_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB4_SB_MEM_MOSI_t;
   attribute w of FM_SB4_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB4_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB4_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB4_SB_MEM_MOSI_t) return FM_SB4_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB4_SB_MEM_MOSI_t) return FM_SB4_SB_MEM_MOSI_t;

   type FM_SB4_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB4_SB_MEM_MISO_t;
   attribute w of FM_SB4_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB4_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB4_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB4_SB_MEM_MISO_t) return FM_SB4_SB_MEM_MISO_t;
   function zero(tpl: FM_SB4_SB_MEM_MISO_t) return FM_SB4_SB_MEM_MISO_t;

   type FM_SB4_MON_t is record
      SB_MEM : FM_SB4_SB_MEM_MISO_t;
   end record FM_SB4_MON_t;
   attribute w of FM_SB4_MON_t : type is 33;
   function width(x: FM_SB4_MON_t) return natural;
   function convert(x: FM_SB4_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB4_MON_t) return FM_SB4_MON_t;
   function zero(tpl: FM_SB4_MON_t) return FM_SB4_MON_t;

   type FM_SB4_CTRL_t is record
      SB_MEM : FM_SB4_SB_MEM_MOSI_t;
   end record FM_SB4_CTRL_t;
   attribute w of FM_SB4_CTRL_t : type is 44;
   function width(x: FM_SB4_CTRL_t) return natural;
   function convert(x: FM_SB4_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB4_CTRL_t) return FM_SB4_CTRL_t;
   function zero(tpl: FM_SB4_CTRL_t) return FM_SB4_CTRL_t;

   type FM_SB5_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB5_SB_MEM_MOSI_t;
   attribute w of FM_SB5_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB5_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB5_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB5_SB_MEM_MOSI_t) return FM_SB5_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB5_SB_MEM_MOSI_t) return FM_SB5_SB_MEM_MOSI_t;

   type FM_SB5_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB5_SB_MEM_MISO_t;
   attribute w of FM_SB5_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB5_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB5_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB5_SB_MEM_MISO_t) return FM_SB5_SB_MEM_MISO_t;
   function zero(tpl: FM_SB5_SB_MEM_MISO_t) return FM_SB5_SB_MEM_MISO_t;

   type FM_SB5_MON_t is record
      SB_MEM : FM_SB5_SB_MEM_MISO_t;
   end record FM_SB5_MON_t;
   attribute w of FM_SB5_MON_t : type is 33;
   function width(x: FM_SB5_MON_t) return natural;
   function convert(x: FM_SB5_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB5_MON_t) return FM_SB5_MON_t;
   function zero(tpl: FM_SB5_MON_t) return FM_SB5_MON_t;

   type FM_SB5_CTRL_t is record
      SB_MEM : FM_SB5_SB_MEM_MOSI_t;
   end record FM_SB5_CTRL_t;
   attribute w of FM_SB5_CTRL_t : type is 44;
   function width(x: FM_SB5_CTRL_t) return natural;
   function convert(x: FM_SB5_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB5_CTRL_t) return FM_SB5_CTRL_t;
   function zero(tpl: FM_SB5_CTRL_t) return FM_SB5_CTRL_t;

   type FM_SB6_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB6_SB_MEM_MOSI_t;
   attribute w of FM_SB6_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB6_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB6_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB6_SB_MEM_MOSI_t) return FM_SB6_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB6_SB_MEM_MOSI_t) return FM_SB6_SB_MEM_MOSI_t;

   type FM_SB6_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB6_SB_MEM_MISO_t;
   attribute w of FM_SB6_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB6_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB6_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB6_SB_MEM_MISO_t) return FM_SB6_SB_MEM_MISO_t;
   function zero(tpl: FM_SB6_SB_MEM_MISO_t) return FM_SB6_SB_MEM_MISO_t;

   type FM_SB6_MON_t is record
      SB_MEM : FM_SB6_SB_MEM_MISO_t;
   end record FM_SB6_MON_t;
   attribute w of FM_SB6_MON_t : type is 33;
   function width(x: FM_SB6_MON_t) return natural;
   function convert(x: FM_SB6_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB6_MON_t) return FM_SB6_MON_t;
   function zero(tpl: FM_SB6_MON_t) return FM_SB6_MON_t;

   type FM_SB6_CTRL_t is record
      SB_MEM : FM_SB6_SB_MEM_MOSI_t;
   end record FM_SB6_CTRL_t;
   attribute w of FM_SB6_CTRL_t : type is 44;
   function width(x: FM_SB6_CTRL_t) return natural;
   function convert(x: FM_SB6_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB6_CTRL_t) return FM_SB6_CTRL_t;
   function zero(tpl: FM_SB6_CTRL_t) return FM_SB6_CTRL_t;

   type FM_SB7_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB7_SB_MEM_MOSI_t;
   attribute w of FM_SB7_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB7_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB7_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB7_SB_MEM_MOSI_t) return FM_SB7_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB7_SB_MEM_MOSI_t) return FM_SB7_SB_MEM_MOSI_t;

   type FM_SB7_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB7_SB_MEM_MISO_t;
   attribute w of FM_SB7_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB7_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB7_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB7_SB_MEM_MISO_t) return FM_SB7_SB_MEM_MISO_t;
   function zero(tpl: FM_SB7_SB_MEM_MISO_t) return FM_SB7_SB_MEM_MISO_t;

   type FM_SB7_MON_t is record
      SB_MEM : FM_SB7_SB_MEM_MISO_t;
   end record FM_SB7_MON_t;
   attribute w of FM_SB7_MON_t : type is 33;
   function width(x: FM_SB7_MON_t) return natural;
   function convert(x: FM_SB7_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB7_MON_t) return FM_SB7_MON_t;
   function zero(tpl: FM_SB7_MON_t) return FM_SB7_MON_t;

   type FM_SB7_CTRL_t is record
      SB_MEM : FM_SB7_SB_MEM_MOSI_t;
   end record FM_SB7_CTRL_t;
   attribute w of FM_SB7_CTRL_t : type is 44;
   function width(x: FM_SB7_CTRL_t) return natural;
   function convert(x: FM_SB7_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB7_CTRL_t) return FM_SB7_CTRL_t;
   function zero(tpl: FM_SB7_CTRL_t) return FM_SB7_CTRL_t;

   type FM_SB8_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB8_SB_MEM_MOSI_t;
   attribute w of FM_SB8_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB8_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB8_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB8_SB_MEM_MOSI_t) return FM_SB8_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB8_SB_MEM_MOSI_t) return FM_SB8_SB_MEM_MOSI_t;

   type FM_SB8_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB8_SB_MEM_MISO_t;
   attribute w of FM_SB8_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB8_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB8_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB8_SB_MEM_MISO_t) return FM_SB8_SB_MEM_MISO_t;
   function zero(tpl: FM_SB8_SB_MEM_MISO_t) return FM_SB8_SB_MEM_MISO_t;

   type FM_SB8_MON_t is record
      SB_MEM : FM_SB8_SB_MEM_MISO_t;
   end record FM_SB8_MON_t;
   attribute w of FM_SB8_MON_t : type is 33;
   function width(x: FM_SB8_MON_t) return natural;
   function convert(x: FM_SB8_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB8_MON_t) return FM_SB8_MON_t;
   function zero(tpl: FM_SB8_MON_t) return FM_SB8_MON_t;

   type FM_SB8_CTRL_t is record
      SB_MEM : FM_SB8_SB_MEM_MOSI_t;
   end record FM_SB8_CTRL_t;
   attribute w of FM_SB8_CTRL_t : type is 44;
   function width(x: FM_SB8_CTRL_t) return natural;
   function convert(x: FM_SB8_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB8_CTRL_t) return FM_SB8_CTRL_t;
   function zero(tpl: FM_SB8_CTRL_t) return FM_SB8_CTRL_t;

   type FM_SB9_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB9_SB_MEM_MOSI_t;
   attribute w of FM_SB9_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB9_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB9_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB9_SB_MEM_MOSI_t) return FM_SB9_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB9_SB_MEM_MOSI_t) return FM_SB9_SB_MEM_MOSI_t;

   type FM_SB9_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB9_SB_MEM_MISO_t;
   attribute w of FM_SB9_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB9_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB9_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB9_SB_MEM_MISO_t) return FM_SB9_SB_MEM_MISO_t;
   function zero(tpl: FM_SB9_SB_MEM_MISO_t) return FM_SB9_SB_MEM_MISO_t;

   type FM_SB9_MON_t is record
      SB_MEM : FM_SB9_SB_MEM_MISO_t;
   end record FM_SB9_MON_t;
   attribute w of FM_SB9_MON_t : type is 33;
   function width(x: FM_SB9_MON_t) return natural;
   function convert(x: FM_SB9_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB9_MON_t) return FM_SB9_MON_t;
   function zero(tpl: FM_SB9_MON_t) return FM_SB9_MON_t;

   type FM_SB9_CTRL_t is record
      SB_MEM : FM_SB9_SB_MEM_MOSI_t;
   end record FM_SB9_CTRL_t;
   attribute w of FM_SB9_CTRL_t : type is 44;
   function width(x: FM_SB9_CTRL_t) return natural;
   function convert(x: FM_SB9_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB9_CTRL_t) return FM_SB9_CTRL_t;
   function zero(tpl: FM_SB9_CTRL_t) return FM_SB9_CTRL_t;

   type FM_SB10_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB10_SB_MEM_MOSI_t;
   attribute w of FM_SB10_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB10_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB10_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB10_SB_MEM_MOSI_t) return FM_SB10_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB10_SB_MEM_MOSI_t) return FM_SB10_SB_MEM_MOSI_t;

   type FM_SB10_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB10_SB_MEM_MISO_t;
   attribute w of FM_SB10_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB10_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB10_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB10_SB_MEM_MISO_t) return FM_SB10_SB_MEM_MISO_t;
   function zero(tpl: FM_SB10_SB_MEM_MISO_t) return FM_SB10_SB_MEM_MISO_t;

   type FM_SB10_MON_t is record
      SB_MEM : FM_SB10_SB_MEM_MISO_t;
   end record FM_SB10_MON_t;
   attribute w of FM_SB10_MON_t : type is 33;
   function width(x: FM_SB10_MON_t) return natural;
   function convert(x: FM_SB10_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB10_MON_t) return FM_SB10_MON_t;
   function zero(tpl: FM_SB10_MON_t) return FM_SB10_MON_t;

   type FM_SB10_CTRL_t is record
      SB_MEM : FM_SB10_SB_MEM_MOSI_t;
   end record FM_SB10_CTRL_t;
   attribute w of FM_SB10_CTRL_t : type is 44;
   function width(x: FM_SB10_CTRL_t) return natural;
   function convert(x: FM_SB10_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB10_CTRL_t) return FM_SB10_CTRL_t;
   function zero(tpl: FM_SB10_CTRL_t) return FM_SB10_CTRL_t;

   type FM_SB11_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB11_SB_MEM_MOSI_t;
   attribute w of FM_SB11_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB11_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB11_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB11_SB_MEM_MOSI_t) return FM_SB11_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB11_SB_MEM_MOSI_t) return FM_SB11_SB_MEM_MOSI_t;

   type FM_SB11_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB11_SB_MEM_MISO_t;
   attribute w of FM_SB11_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB11_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB11_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB11_SB_MEM_MISO_t) return FM_SB11_SB_MEM_MISO_t;
   function zero(tpl: FM_SB11_SB_MEM_MISO_t) return FM_SB11_SB_MEM_MISO_t;

   type FM_SB11_MON_t is record
      SB_MEM : FM_SB11_SB_MEM_MISO_t;
   end record FM_SB11_MON_t;
   attribute w of FM_SB11_MON_t : type is 33;
   function width(x: FM_SB11_MON_t) return natural;
   function convert(x: FM_SB11_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB11_MON_t) return FM_SB11_MON_t;
   function zero(tpl: FM_SB11_MON_t) return FM_SB11_MON_t;

   type FM_SB11_CTRL_t is record
      SB_MEM : FM_SB11_SB_MEM_MOSI_t;
   end record FM_SB11_CTRL_t;
   attribute w of FM_SB11_CTRL_t : type is 44;
   function width(x: FM_SB11_CTRL_t) return natural;
   function convert(x: FM_SB11_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB11_CTRL_t) return FM_SB11_CTRL_t;
   function zero(tpl: FM_SB11_CTRL_t) return FM_SB11_CTRL_t;

   type FM_SB12_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB12_SB_MEM_MOSI_t;
   attribute w of FM_SB12_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB12_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB12_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB12_SB_MEM_MOSI_t) return FM_SB12_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB12_SB_MEM_MOSI_t) return FM_SB12_SB_MEM_MOSI_t;

   type FM_SB12_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB12_SB_MEM_MISO_t;
   attribute w of FM_SB12_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB12_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB12_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB12_SB_MEM_MISO_t) return FM_SB12_SB_MEM_MISO_t;
   function zero(tpl: FM_SB12_SB_MEM_MISO_t) return FM_SB12_SB_MEM_MISO_t;

   type FM_SB12_MON_t is record
      SB_MEM : FM_SB12_SB_MEM_MISO_t;
   end record FM_SB12_MON_t;
   attribute w of FM_SB12_MON_t : type is 33;
   function width(x: FM_SB12_MON_t) return natural;
   function convert(x: FM_SB12_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB12_MON_t) return FM_SB12_MON_t;
   function zero(tpl: FM_SB12_MON_t) return FM_SB12_MON_t;

   type FM_SB12_CTRL_t is record
      SB_MEM : FM_SB12_SB_MEM_MOSI_t;
   end record FM_SB12_CTRL_t;
   attribute w of FM_SB12_CTRL_t : type is 44;
   function width(x: FM_SB12_CTRL_t) return natural;
   function convert(x: FM_SB12_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB12_CTRL_t) return FM_SB12_CTRL_t;
   function zero(tpl: FM_SB12_CTRL_t) return FM_SB12_CTRL_t;

   type FM_SB13_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB13_SB_MEM_MOSI_t;
   attribute w of FM_SB13_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB13_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB13_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB13_SB_MEM_MOSI_t) return FM_SB13_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB13_SB_MEM_MOSI_t) return FM_SB13_SB_MEM_MOSI_t;

   type FM_SB13_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB13_SB_MEM_MISO_t;
   attribute w of FM_SB13_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB13_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB13_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB13_SB_MEM_MISO_t) return FM_SB13_SB_MEM_MISO_t;
   function zero(tpl: FM_SB13_SB_MEM_MISO_t) return FM_SB13_SB_MEM_MISO_t;

   type FM_SB13_MON_t is record
      SB_MEM : FM_SB13_SB_MEM_MISO_t;
   end record FM_SB13_MON_t;
   attribute w of FM_SB13_MON_t : type is 33;
   function width(x: FM_SB13_MON_t) return natural;
   function convert(x: FM_SB13_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB13_MON_t) return FM_SB13_MON_t;
   function zero(tpl: FM_SB13_MON_t) return FM_SB13_MON_t;

   type FM_SB13_CTRL_t is record
      SB_MEM : FM_SB13_SB_MEM_MOSI_t;
   end record FM_SB13_CTRL_t;
   attribute w of FM_SB13_CTRL_t : type is 44;
   function width(x: FM_SB13_CTRL_t) return natural;
   function convert(x: FM_SB13_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB13_CTRL_t) return FM_SB13_CTRL_t;
   function zero(tpl: FM_SB13_CTRL_t) return FM_SB13_CTRL_t;

   type FM_SB14_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB14_SB_MEM_MOSI_t;
   attribute w of FM_SB14_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB14_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB14_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB14_SB_MEM_MOSI_t) return FM_SB14_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB14_SB_MEM_MOSI_t) return FM_SB14_SB_MEM_MOSI_t;

   type FM_SB14_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB14_SB_MEM_MISO_t;
   attribute w of FM_SB14_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB14_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB14_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB14_SB_MEM_MISO_t) return FM_SB14_SB_MEM_MISO_t;
   function zero(tpl: FM_SB14_SB_MEM_MISO_t) return FM_SB14_SB_MEM_MISO_t;

   type FM_SB14_MON_t is record
      SB_MEM : FM_SB14_SB_MEM_MISO_t;
   end record FM_SB14_MON_t;
   attribute w of FM_SB14_MON_t : type is 33;
   function width(x: FM_SB14_MON_t) return natural;
   function convert(x: FM_SB14_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB14_MON_t) return FM_SB14_MON_t;
   function zero(tpl: FM_SB14_MON_t) return FM_SB14_MON_t;

   type FM_SB14_CTRL_t is record
      SB_MEM : FM_SB14_SB_MEM_MOSI_t;
   end record FM_SB14_CTRL_t;
   attribute w of FM_SB14_CTRL_t : type is 44;
   function width(x: FM_SB14_CTRL_t) return natural;
   function convert(x: FM_SB14_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB14_CTRL_t) return FM_SB14_CTRL_t;
   function zero(tpl: FM_SB14_CTRL_t) return FM_SB14_CTRL_t;

   type FM_SB15_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB15_SB_MEM_MOSI_t;
   attribute w of FM_SB15_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB15_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB15_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB15_SB_MEM_MOSI_t) return FM_SB15_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB15_SB_MEM_MOSI_t) return FM_SB15_SB_MEM_MOSI_t;

   type FM_SB15_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB15_SB_MEM_MISO_t;
   attribute w of FM_SB15_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB15_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB15_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB15_SB_MEM_MISO_t) return FM_SB15_SB_MEM_MISO_t;
   function zero(tpl: FM_SB15_SB_MEM_MISO_t) return FM_SB15_SB_MEM_MISO_t;

   type FM_SB15_MON_t is record
      SB_MEM : FM_SB15_SB_MEM_MISO_t;
   end record FM_SB15_MON_t;
   attribute w of FM_SB15_MON_t : type is 33;
   function width(x: FM_SB15_MON_t) return natural;
   function convert(x: FM_SB15_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB15_MON_t) return FM_SB15_MON_t;
   function zero(tpl: FM_SB15_MON_t) return FM_SB15_MON_t;

   type FM_SB15_CTRL_t is record
      SB_MEM : FM_SB15_SB_MEM_MOSI_t;
   end record FM_SB15_CTRL_t;
   attribute w of FM_SB15_CTRL_t : type is 44;
   function width(x: FM_SB15_CTRL_t) return natural;
   function convert(x: FM_SB15_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB15_CTRL_t) return FM_SB15_CTRL_t;
   function zero(tpl: FM_SB15_CTRL_t) return FM_SB15_CTRL_t;

   type FM_SPY_CTRL_CTRL_t is record
      GLOBAL_FREEZE : std_logic;
      GLOBAL_PLAYBACK_MODE : std_logic_vector(2 - 1 downto 0);
      INITIALIZE_SPY_MEMORY : std_logic;
   end record FM_SPY_CTRL_CTRL_t;
   attribute w of FM_SPY_CTRL_CTRL_t : type is 4;
   function width(x: FM_SPY_CTRL_CTRL_t) return natural;
   function convert(x: FM_SPY_CTRL_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SPY_CTRL_CTRL_t) return FM_SPY_CTRL_CTRL_t;
   function zero(tpl: FM_SPY_CTRL_CTRL_t) return FM_SPY_CTRL_CTRL_t;

   type FM_SB16_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB16_SB_MEM_MOSI_t;
   attribute w of FM_SB16_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB16_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB16_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB16_SB_MEM_MOSI_t) return FM_SB16_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB16_SB_MEM_MOSI_t) return FM_SB16_SB_MEM_MOSI_t;

   type FM_SB16_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB16_SB_MEM_MISO_t;
   attribute w of FM_SB16_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB16_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB16_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB16_SB_MEM_MISO_t) return FM_SB16_SB_MEM_MISO_t;
   function zero(tpl: FM_SB16_SB_MEM_MISO_t) return FM_SB16_SB_MEM_MISO_t;

   type FM_SB16_MON_t is record
      SB_MEM : FM_SB16_SB_MEM_MISO_t;
   end record FM_SB16_MON_t;
   attribute w of FM_SB16_MON_t : type is 33;
   function width(x: FM_SB16_MON_t) return natural;
   function convert(x: FM_SB16_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB16_MON_t) return FM_SB16_MON_t;
   function zero(tpl: FM_SB16_MON_t) return FM_SB16_MON_t;

   type FM_SB16_CTRL_t is record
      SB_MEM : FM_SB16_SB_MEM_MOSI_t;
   end record FM_SB16_CTRL_t;
   attribute w of FM_SB16_CTRL_t : type is 44;
   function width(x: FM_SB16_CTRL_t) return natural;
   function convert(x: FM_SB16_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB16_CTRL_t) return FM_SB16_CTRL_t;
   function zero(tpl: FM_SB16_CTRL_t) return FM_SB16_CTRL_t;

   type FM_SB17_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB17_SB_MEM_MOSI_t;
   attribute w of FM_SB17_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB17_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB17_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB17_SB_MEM_MOSI_t) return FM_SB17_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB17_SB_MEM_MOSI_t) return FM_SB17_SB_MEM_MOSI_t;

   type FM_SB17_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB17_SB_MEM_MISO_t;
   attribute w of FM_SB17_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB17_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB17_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB17_SB_MEM_MISO_t) return FM_SB17_SB_MEM_MISO_t;
   function zero(tpl: FM_SB17_SB_MEM_MISO_t) return FM_SB17_SB_MEM_MISO_t;

   type FM_SB17_MON_t is record
      SB_MEM : FM_SB17_SB_MEM_MISO_t;
   end record FM_SB17_MON_t;
   attribute w of FM_SB17_MON_t : type is 33;
   function width(x: FM_SB17_MON_t) return natural;
   function convert(x: FM_SB17_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB17_MON_t) return FM_SB17_MON_t;
   function zero(tpl: FM_SB17_MON_t) return FM_SB17_MON_t;

   type FM_SB17_CTRL_t is record
      SB_MEM : FM_SB17_SB_MEM_MOSI_t;
   end record FM_SB17_CTRL_t;
   attribute w of FM_SB17_CTRL_t : type is 44;
   function width(x: FM_SB17_CTRL_t) return natural;
   function convert(x: FM_SB17_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB17_CTRL_t) return FM_SB17_CTRL_t;
   function zero(tpl: FM_SB17_CTRL_t) return FM_SB17_CTRL_t;

   type FM_SB18_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB18_SB_MEM_MOSI_t;
   attribute w of FM_SB18_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB18_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB18_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB18_SB_MEM_MOSI_t) return FM_SB18_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB18_SB_MEM_MOSI_t) return FM_SB18_SB_MEM_MOSI_t;

   type FM_SB18_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB18_SB_MEM_MISO_t;
   attribute w of FM_SB18_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB18_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB18_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB18_SB_MEM_MISO_t) return FM_SB18_SB_MEM_MISO_t;
   function zero(tpl: FM_SB18_SB_MEM_MISO_t) return FM_SB18_SB_MEM_MISO_t;

   type FM_SB18_MON_t is record
      SB_MEM : FM_SB18_SB_MEM_MISO_t;
   end record FM_SB18_MON_t;
   attribute w of FM_SB18_MON_t : type is 33;
   function width(x: FM_SB18_MON_t) return natural;
   function convert(x: FM_SB18_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB18_MON_t) return FM_SB18_MON_t;
   function zero(tpl: FM_SB18_MON_t) return FM_SB18_MON_t;

   type FM_SB18_CTRL_t is record
      SB_MEM : FM_SB18_SB_MEM_MOSI_t;
   end record FM_SB18_CTRL_t;
   attribute w of FM_SB18_CTRL_t : type is 44;
   function width(x: FM_SB18_CTRL_t) return natural;
   function convert(x: FM_SB18_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB18_CTRL_t) return FM_SB18_CTRL_t;
   function zero(tpl: FM_SB18_CTRL_t) return FM_SB18_CTRL_t;

   type FM_SB19_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB19_SB_MEM_MOSI_t;
   attribute w of FM_SB19_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB19_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB19_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB19_SB_MEM_MOSI_t) return FM_SB19_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB19_SB_MEM_MOSI_t) return FM_SB19_SB_MEM_MOSI_t;

   type FM_SB19_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB19_SB_MEM_MISO_t;
   attribute w of FM_SB19_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB19_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB19_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB19_SB_MEM_MISO_t) return FM_SB19_SB_MEM_MISO_t;
   function zero(tpl: FM_SB19_SB_MEM_MISO_t) return FM_SB19_SB_MEM_MISO_t;

   type FM_SB19_MON_t is record
      SB_MEM : FM_SB19_SB_MEM_MISO_t;
   end record FM_SB19_MON_t;
   attribute w of FM_SB19_MON_t : type is 33;
   function width(x: FM_SB19_MON_t) return natural;
   function convert(x: FM_SB19_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB19_MON_t) return FM_SB19_MON_t;
   function zero(tpl: FM_SB19_MON_t) return FM_SB19_MON_t;

   type FM_SB19_CTRL_t is record
      SB_MEM : FM_SB19_SB_MEM_MOSI_t;
   end record FM_SB19_CTRL_t;
   attribute w of FM_SB19_CTRL_t : type is 44;
   function width(x: FM_SB19_CTRL_t) return natural;
   function convert(x: FM_SB19_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB19_CTRL_t) return FM_SB19_CTRL_t;
   function zero(tpl: FM_SB19_CTRL_t) return FM_SB19_CTRL_t;

   type FM_SB20_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB20_SB_MEM_MOSI_t;
   attribute w of FM_SB20_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB20_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB20_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB20_SB_MEM_MOSI_t) return FM_SB20_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB20_SB_MEM_MOSI_t) return FM_SB20_SB_MEM_MOSI_t;

   type FM_SB20_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB20_SB_MEM_MISO_t;
   attribute w of FM_SB20_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB20_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB20_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB20_SB_MEM_MISO_t) return FM_SB20_SB_MEM_MISO_t;
   function zero(tpl: FM_SB20_SB_MEM_MISO_t) return FM_SB20_SB_MEM_MISO_t;

   type FM_SB20_MON_t is record
      SB_MEM : FM_SB20_SB_MEM_MISO_t;
   end record FM_SB20_MON_t;
   attribute w of FM_SB20_MON_t : type is 33;
   function width(x: FM_SB20_MON_t) return natural;
   function convert(x: FM_SB20_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB20_MON_t) return FM_SB20_MON_t;
   function zero(tpl: FM_SB20_MON_t) return FM_SB20_MON_t;

   type FM_SB20_CTRL_t is record
      SB_MEM : FM_SB20_SB_MEM_MOSI_t;
   end record FM_SB20_CTRL_t;
   attribute w of FM_SB20_CTRL_t : type is 44;
   function width(x: FM_SB20_CTRL_t) return natural;
   function convert(x: FM_SB20_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB20_CTRL_t) return FM_SB20_CTRL_t;
   function zero(tpl: FM_SB20_CTRL_t) return FM_SB20_CTRL_t;

   type FM_SB21_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB21_SB_MEM_MOSI_t;
   attribute w of FM_SB21_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB21_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB21_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB21_SB_MEM_MOSI_t) return FM_SB21_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB21_SB_MEM_MOSI_t) return FM_SB21_SB_MEM_MOSI_t;

   type FM_SB21_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB21_SB_MEM_MISO_t;
   attribute w of FM_SB21_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB21_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB21_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB21_SB_MEM_MISO_t) return FM_SB21_SB_MEM_MISO_t;
   function zero(tpl: FM_SB21_SB_MEM_MISO_t) return FM_SB21_SB_MEM_MISO_t;

   type FM_SB21_MON_t is record
      SB_MEM : FM_SB21_SB_MEM_MISO_t;
   end record FM_SB21_MON_t;
   attribute w of FM_SB21_MON_t : type is 33;
   function width(x: FM_SB21_MON_t) return natural;
   function convert(x: FM_SB21_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB21_MON_t) return FM_SB21_MON_t;
   function zero(tpl: FM_SB21_MON_t) return FM_SB21_MON_t;

   type FM_SB21_CTRL_t is record
      SB_MEM : FM_SB21_SB_MEM_MOSI_t;
   end record FM_SB21_CTRL_t;
   attribute w of FM_SB21_CTRL_t : type is 44;
   function width(x: FM_SB21_CTRL_t) return natural;
   function convert(x: FM_SB21_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB21_CTRL_t) return FM_SB21_CTRL_t;
   function zero(tpl: FM_SB21_CTRL_t) return FM_SB21_CTRL_t;

   type FM_SB22_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB22_SB_MEM_MOSI_t;
   attribute w of FM_SB22_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB22_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB22_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB22_SB_MEM_MOSI_t) return FM_SB22_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB22_SB_MEM_MOSI_t) return FM_SB22_SB_MEM_MOSI_t;

   type FM_SB22_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB22_SB_MEM_MISO_t;
   attribute w of FM_SB22_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB22_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB22_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB22_SB_MEM_MISO_t) return FM_SB22_SB_MEM_MISO_t;
   function zero(tpl: FM_SB22_SB_MEM_MISO_t) return FM_SB22_SB_MEM_MISO_t;

   type FM_SB22_MON_t is record
      SB_MEM : FM_SB22_SB_MEM_MISO_t;
   end record FM_SB22_MON_t;
   attribute w of FM_SB22_MON_t : type is 33;
   function width(x: FM_SB22_MON_t) return natural;
   function convert(x: FM_SB22_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB22_MON_t) return FM_SB22_MON_t;
   function zero(tpl: FM_SB22_MON_t) return FM_SB22_MON_t;

   type FM_SB22_CTRL_t is record
      SB_MEM : FM_SB22_SB_MEM_MOSI_t;
   end record FM_SB22_CTRL_t;
   attribute w of FM_SB22_CTRL_t : type is 44;
   function width(x: FM_SB22_CTRL_t) return natural;
   function convert(x: FM_SB22_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB22_CTRL_t) return FM_SB22_CTRL_t;
   function zero(tpl: FM_SB22_CTRL_t) return FM_SB22_CTRL_t;

   type FM_SB23_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB23_SB_MEM_MOSI_t;
   attribute w of FM_SB23_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB23_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB23_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB23_SB_MEM_MOSI_t) return FM_SB23_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB23_SB_MEM_MOSI_t) return FM_SB23_SB_MEM_MOSI_t;

   type FM_SB23_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB23_SB_MEM_MISO_t;
   attribute w of FM_SB23_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB23_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB23_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB23_SB_MEM_MISO_t) return FM_SB23_SB_MEM_MISO_t;
   function zero(tpl: FM_SB23_SB_MEM_MISO_t) return FM_SB23_SB_MEM_MISO_t;

   type FM_SB23_MON_t is record
      SB_MEM : FM_SB23_SB_MEM_MISO_t;
   end record FM_SB23_MON_t;
   attribute w of FM_SB23_MON_t : type is 33;
   function width(x: FM_SB23_MON_t) return natural;
   function convert(x: FM_SB23_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB23_MON_t) return FM_SB23_MON_t;
   function zero(tpl: FM_SB23_MON_t) return FM_SB23_MON_t;

   type FM_SB23_CTRL_t is record
      SB_MEM : FM_SB23_SB_MEM_MOSI_t;
   end record FM_SB23_CTRL_t;
   attribute w of FM_SB23_CTRL_t : type is 44;
   function width(x: FM_SB23_CTRL_t) return natural;
   function convert(x: FM_SB23_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB23_CTRL_t) return FM_SB23_CTRL_t;
   function zero(tpl: FM_SB23_CTRL_t) return FM_SB23_CTRL_t;

   type FM_SB24_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB24_SB_MEM_MOSI_t;
   attribute w of FM_SB24_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB24_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB24_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB24_SB_MEM_MOSI_t) return FM_SB24_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB24_SB_MEM_MOSI_t) return FM_SB24_SB_MEM_MOSI_t;

   type FM_SB24_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB24_SB_MEM_MISO_t;
   attribute w of FM_SB24_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB24_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB24_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB24_SB_MEM_MISO_t) return FM_SB24_SB_MEM_MISO_t;
   function zero(tpl: FM_SB24_SB_MEM_MISO_t) return FM_SB24_SB_MEM_MISO_t;

   type FM_SB24_MON_t is record
      SB_MEM : FM_SB24_SB_MEM_MISO_t;
   end record FM_SB24_MON_t;
   attribute w of FM_SB24_MON_t : type is 33;
   function width(x: FM_SB24_MON_t) return natural;
   function convert(x: FM_SB24_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB24_MON_t) return FM_SB24_MON_t;
   function zero(tpl: FM_SB24_MON_t) return FM_SB24_MON_t;

   type FM_SB24_CTRL_t is record
      SB_MEM : FM_SB24_SB_MEM_MOSI_t;
   end record FM_SB24_CTRL_t;
   attribute w of FM_SB24_CTRL_t : type is 44;
   function width(x: FM_SB24_CTRL_t) return natural;
   function convert(x: FM_SB24_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB24_CTRL_t) return FM_SB24_CTRL_t;
   function zero(tpl: FM_SB24_CTRL_t) return FM_SB24_CTRL_t;

   type FM_SB25_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB25_SB_MEM_MOSI_t;
   attribute w of FM_SB25_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB25_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB25_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB25_SB_MEM_MOSI_t) return FM_SB25_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB25_SB_MEM_MOSI_t) return FM_SB25_SB_MEM_MOSI_t;

   type FM_SB25_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB25_SB_MEM_MISO_t;
   attribute w of FM_SB25_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB25_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB25_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB25_SB_MEM_MISO_t) return FM_SB25_SB_MEM_MISO_t;
   function zero(tpl: FM_SB25_SB_MEM_MISO_t) return FM_SB25_SB_MEM_MISO_t;

   type FM_SB25_MON_t is record
      SB_MEM : FM_SB25_SB_MEM_MISO_t;
   end record FM_SB25_MON_t;
   attribute w of FM_SB25_MON_t : type is 33;
   function width(x: FM_SB25_MON_t) return natural;
   function convert(x: FM_SB25_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB25_MON_t) return FM_SB25_MON_t;
   function zero(tpl: FM_SB25_MON_t) return FM_SB25_MON_t;

   type FM_SB25_CTRL_t is record
      SB_MEM : FM_SB25_SB_MEM_MOSI_t;
   end record FM_SB25_CTRL_t;
   attribute w of FM_SB25_CTRL_t : type is 44;
   function width(x: FM_SB25_CTRL_t) return natural;
   function convert(x: FM_SB25_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB25_CTRL_t) return FM_SB25_CTRL_t;
   function zero(tpl: FM_SB25_CTRL_t) return FM_SB25_CTRL_t;

   type FM_SB26_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB26_SB_MEM_MOSI_t;
   attribute w of FM_SB26_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB26_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB26_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB26_SB_MEM_MOSI_t) return FM_SB26_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB26_SB_MEM_MOSI_t) return FM_SB26_SB_MEM_MOSI_t;

   type FM_SB26_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB26_SB_MEM_MISO_t;
   attribute w of FM_SB26_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB26_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB26_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB26_SB_MEM_MISO_t) return FM_SB26_SB_MEM_MISO_t;
   function zero(tpl: FM_SB26_SB_MEM_MISO_t) return FM_SB26_SB_MEM_MISO_t;

   type FM_SB26_MON_t is record
      SB_MEM : FM_SB26_SB_MEM_MISO_t;
   end record FM_SB26_MON_t;
   attribute w of FM_SB26_MON_t : type is 33;
   function width(x: FM_SB26_MON_t) return natural;
   function convert(x: FM_SB26_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB26_MON_t) return FM_SB26_MON_t;
   function zero(tpl: FM_SB26_MON_t) return FM_SB26_MON_t;

   type FM_SB26_CTRL_t is record
      SB_MEM : FM_SB26_SB_MEM_MOSI_t;
   end record FM_SB26_CTRL_t;
   attribute w of FM_SB26_CTRL_t : type is 44;
   function width(x: FM_SB26_CTRL_t) return natural;
   function convert(x: FM_SB26_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB26_CTRL_t) return FM_SB26_CTRL_t;
   function zero(tpl: FM_SB26_CTRL_t) return FM_SB26_CTRL_t;

   type FM_SB27_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB27_SB_MEM_MOSI_t;
   attribute w of FM_SB27_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB27_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB27_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB27_SB_MEM_MOSI_t) return FM_SB27_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB27_SB_MEM_MOSI_t) return FM_SB27_SB_MEM_MOSI_t;

   type FM_SB27_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB27_SB_MEM_MISO_t;
   attribute w of FM_SB27_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB27_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB27_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB27_SB_MEM_MISO_t) return FM_SB27_SB_MEM_MISO_t;
   function zero(tpl: FM_SB27_SB_MEM_MISO_t) return FM_SB27_SB_MEM_MISO_t;

   type FM_SB27_MON_t is record
      SB_MEM : FM_SB27_SB_MEM_MISO_t;
   end record FM_SB27_MON_t;
   attribute w of FM_SB27_MON_t : type is 33;
   function width(x: FM_SB27_MON_t) return natural;
   function convert(x: FM_SB27_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB27_MON_t) return FM_SB27_MON_t;
   function zero(tpl: FM_SB27_MON_t) return FM_SB27_MON_t;

   type FM_SB27_CTRL_t is record
      SB_MEM : FM_SB27_SB_MEM_MOSI_t;
   end record FM_SB27_CTRL_t;
   attribute w of FM_SB27_CTRL_t : type is 44;
   function width(x: FM_SB27_CTRL_t) return natural;
   function convert(x: FM_SB27_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB27_CTRL_t) return FM_SB27_CTRL_t;
   function zero(tpl: FM_SB27_CTRL_t) return FM_SB27_CTRL_t;

   type FM_SB28_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB28_SB_MEM_MOSI_t;
   attribute w of FM_SB28_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB28_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB28_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB28_SB_MEM_MOSI_t) return FM_SB28_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB28_SB_MEM_MOSI_t) return FM_SB28_SB_MEM_MOSI_t;

   type FM_SB28_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB28_SB_MEM_MISO_t;
   attribute w of FM_SB28_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB28_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB28_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB28_SB_MEM_MISO_t) return FM_SB28_SB_MEM_MISO_t;
   function zero(tpl: FM_SB28_SB_MEM_MISO_t) return FM_SB28_SB_MEM_MISO_t;

   type FM_SB28_MON_t is record
      SB_MEM : FM_SB28_SB_MEM_MISO_t;
   end record FM_SB28_MON_t;
   attribute w of FM_SB28_MON_t : type is 33;
   function width(x: FM_SB28_MON_t) return natural;
   function convert(x: FM_SB28_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB28_MON_t) return FM_SB28_MON_t;
   function zero(tpl: FM_SB28_MON_t) return FM_SB28_MON_t;

   type FM_SB28_CTRL_t is record
      SB_MEM : FM_SB28_SB_MEM_MOSI_t;
   end record FM_SB28_CTRL_t;
   attribute w of FM_SB28_CTRL_t : type is 44;
   function width(x: FM_SB28_CTRL_t) return natural;
   function convert(x: FM_SB28_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB28_CTRL_t) return FM_SB28_CTRL_t;
   function zero(tpl: FM_SB28_CTRL_t) return FM_SB28_CTRL_t;

   type FM_SB29_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB29_SB_MEM_MOSI_t;
   attribute w of FM_SB29_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB29_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB29_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB29_SB_MEM_MOSI_t) return FM_SB29_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB29_SB_MEM_MOSI_t) return FM_SB29_SB_MEM_MOSI_t;

   type FM_SB29_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB29_SB_MEM_MISO_t;
   attribute w of FM_SB29_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB29_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB29_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB29_SB_MEM_MISO_t) return FM_SB29_SB_MEM_MISO_t;
   function zero(tpl: FM_SB29_SB_MEM_MISO_t) return FM_SB29_SB_MEM_MISO_t;

   type FM_SB29_MON_t is record
      SB_MEM : FM_SB29_SB_MEM_MISO_t;
   end record FM_SB29_MON_t;
   attribute w of FM_SB29_MON_t : type is 33;
   function width(x: FM_SB29_MON_t) return natural;
   function convert(x: FM_SB29_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB29_MON_t) return FM_SB29_MON_t;
   function zero(tpl: FM_SB29_MON_t) return FM_SB29_MON_t;

   type FM_SB29_CTRL_t is record
      SB_MEM : FM_SB29_SB_MEM_MOSI_t;
   end record FM_SB29_CTRL_t;
   attribute w of FM_SB29_CTRL_t : type is 44;
   function width(x: FM_SB29_CTRL_t) return natural;
   function convert(x: FM_SB29_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB29_CTRL_t) return FM_SB29_CTRL_t;
   function zero(tpl: FM_SB29_CTRL_t) return FM_SB29_CTRL_t;

   type FM_SB30_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB30_SB_MEM_MOSI_t;
   attribute w of FM_SB30_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB30_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB30_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB30_SB_MEM_MOSI_t) return FM_SB30_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB30_SB_MEM_MOSI_t) return FM_SB30_SB_MEM_MOSI_t;

   type FM_SB30_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB30_SB_MEM_MISO_t;
   attribute w of FM_SB30_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB30_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB30_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB30_SB_MEM_MISO_t) return FM_SB30_SB_MEM_MISO_t;
   function zero(tpl: FM_SB30_SB_MEM_MISO_t) return FM_SB30_SB_MEM_MISO_t;

   type FM_SB30_MON_t is record
      SB_MEM : FM_SB30_SB_MEM_MISO_t;
   end record FM_SB30_MON_t;
   attribute w of FM_SB30_MON_t : type is 33;
   function width(x: FM_SB30_MON_t) return natural;
   function convert(x: FM_SB30_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB30_MON_t) return FM_SB30_MON_t;
   function zero(tpl: FM_SB30_MON_t) return FM_SB30_MON_t;

   type FM_SB30_CTRL_t is record
      SB_MEM : FM_SB30_SB_MEM_MOSI_t;
   end record FM_SB30_CTRL_t;
   attribute w of FM_SB30_CTRL_t : type is 44;
   function width(x: FM_SB30_CTRL_t) return natural;
   function convert(x: FM_SB30_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB30_CTRL_t) return FM_SB30_CTRL_t;
   function zero(tpl: FM_SB30_CTRL_t) return FM_SB30_CTRL_t;

   type FM_SB31_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB31_SB_MEM_MOSI_t;
   attribute w of FM_SB31_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB31_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB31_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB31_SB_MEM_MOSI_t) return FM_SB31_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB31_SB_MEM_MOSI_t) return FM_SB31_SB_MEM_MOSI_t;

   type FM_SB31_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB31_SB_MEM_MISO_t;
   attribute w of FM_SB31_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB31_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB31_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB31_SB_MEM_MISO_t) return FM_SB31_SB_MEM_MISO_t;
   function zero(tpl: FM_SB31_SB_MEM_MISO_t) return FM_SB31_SB_MEM_MISO_t;

   type FM_SB31_MON_t is record
      SB_MEM : FM_SB31_SB_MEM_MISO_t;
   end record FM_SB31_MON_t;
   attribute w of FM_SB31_MON_t : type is 33;
   function width(x: FM_SB31_MON_t) return natural;
   function convert(x: FM_SB31_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB31_MON_t) return FM_SB31_MON_t;
   function zero(tpl: FM_SB31_MON_t) return FM_SB31_MON_t;

   type FM_SB31_CTRL_t is record
      SB_MEM : FM_SB31_SB_MEM_MOSI_t;
   end record FM_SB31_CTRL_t;
   attribute w of FM_SB31_CTRL_t : type is 44;
   function width(x: FM_SB31_CTRL_t) return natural;
   function convert(x: FM_SB31_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB31_CTRL_t) return FM_SB31_CTRL_t;
   function zero(tpl: FM_SB31_CTRL_t) return FM_SB31_CTRL_t;

   type FM_SB32_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB32_SB_MEM_MOSI_t;
   attribute w of FM_SB32_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB32_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB32_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB32_SB_MEM_MOSI_t) return FM_SB32_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB32_SB_MEM_MOSI_t) return FM_SB32_SB_MEM_MOSI_t;

   type FM_SB32_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB32_SB_MEM_MISO_t;
   attribute w of FM_SB32_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB32_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB32_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB32_SB_MEM_MISO_t) return FM_SB32_SB_MEM_MISO_t;
   function zero(tpl: FM_SB32_SB_MEM_MISO_t) return FM_SB32_SB_MEM_MISO_t;

   type FM_SB32_MON_t is record
      SB_MEM : FM_SB32_SB_MEM_MISO_t;
   end record FM_SB32_MON_t;
   attribute w of FM_SB32_MON_t : type is 33;
   function width(x: FM_SB32_MON_t) return natural;
   function convert(x: FM_SB32_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB32_MON_t) return FM_SB32_MON_t;
   function zero(tpl: FM_SB32_MON_t) return FM_SB32_MON_t;

   type FM_SB32_CTRL_t is record
      SB_MEM : FM_SB32_SB_MEM_MOSI_t;
   end record FM_SB32_CTRL_t;
   attribute w of FM_SB32_CTRL_t : type is 44;
   function width(x: FM_SB32_CTRL_t) return natural;
   function convert(x: FM_SB32_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB32_CTRL_t) return FM_SB32_CTRL_t;
   function zero(tpl: FM_SB32_CTRL_t) return FM_SB32_CTRL_t;

   type FM_SB33_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB33_SB_MEM_MOSI_t;
   attribute w of FM_SB33_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB33_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB33_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB33_SB_MEM_MOSI_t) return FM_SB33_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB33_SB_MEM_MOSI_t) return FM_SB33_SB_MEM_MOSI_t;

   type FM_SB33_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB33_SB_MEM_MISO_t;
   attribute w of FM_SB33_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB33_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB33_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB33_SB_MEM_MISO_t) return FM_SB33_SB_MEM_MISO_t;
   function zero(tpl: FM_SB33_SB_MEM_MISO_t) return FM_SB33_SB_MEM_MISO_t;

   type FM_SB33_MON_t is record
      SB_MEM : FM_SB33_SB_MEM_MISO_t;
   end record FM_SB33_MON_t;
   attribute w of FM_SB33_MON_t : type is 33;
   function width(x: FM_SB33_MON_t) return natural;
   function convert(x: FM_SB33_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB33_MON_t) return FM_SB33_MON_t;
   function zero(tpl: FM_SB33_MON_t) return FM_SB33_MON_t;

   type FM_SB33_CTRL_t is record
      SB_MEM : FM_SB33_SB_MEM_MOSI_t;
   end record FM_SB33_CTRL_t;
   attribute w of FM_SB33_CTRL_t : type is 44;
   function width(x: FM_SB33_CTRL_t) return natural;
   function convert(x: FM_SB33_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB33_CTRL_t) return FM_SB33_CTRL_t;
   function zero(tpl: FM_SB33_CTRL_t) return FM_SB33_CTRL_t;

   type FM_SB34_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB34_SB_MEM_MOSI_t;
   attribute w of FM_SB34_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB34_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB34_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB34_SB_MEM_MOSI_t) return FM_SB34_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB34_SB_MEM_MOSI_t) return FM_SB34_SB_MEM_MOSI_t;

   type FM_SB34_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB34_SB_MEM_MISO_t;
   attribute w of FM_SB34_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB34_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB34_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB34_SB_MEM_MISO_t) return FM_SB34_SB_MEM_MISO_t;
   function zero(tpl: FM_SB34_SB_MEM_MISO_t) return FM_SB34_SB_MEM_MISO_t;

   type FM_SB34_MON_t is record
      SB_MEM : FM_SB34_SB_MEM_MISO_t;
   end record FM_SB34_MON_t;
   attribute w of FM_SB34_MON_t : type is 33;
   function width(x: FM_SB34_MON_t) return natural;
   function convert(x: FM_SB34_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB34_MON_t) return FM_SB34_MON_t;
   function zero(tpl: FM_SB34_MON_t) return FM_SB34_MON_t;

   type FM_SB34_CTRL_t is record
      SB_MEM : FM_SB34_SB_MEM_MOSI_t;
   end record FM_SB34_CTRL_t;
   attribute w of FM_SB34_CTRL_t : type is 44;
   function width(x: FM_SB34_CTRL_t) return natural;
   function convert(x: FM_SB34_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB34_CTRL_t) return FM_SB34_CTRL_t;
   function zero(tpl: FM_SB34_CTRL_t) return FM_SB34_CTRL_t;

   type FM_SB35_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB35_SB_MEM_MOSI_t;
   attribute w of FM_SB35_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB35_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB35_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB35_SB_MEM_MOSI_t) return FM_SB35_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB35_SB_MEM_MOSI_t) return FM_SB35_SB_MEM_MOSI_t;

   type FM_SB35_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB35_SB_MEM_MISO_t;
   attribute w of FM_SB35_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB35_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB35_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB35_SB_MEM_MISO_t) return FM_SB35_SB_MEM_MISO_t;
   function zero(tpl: FM_SB35_SB_MEM_MISO_t) return FM_SB35_SB_MEM_MISO_t;

   type FM_SB35_MON_t is record
      SB_MEM : FM_SB35_SB_MEM_MISO_t;
   end record FM_SB35_MON_t;
   attribute w of FM_SB35_MON_t : type is 33;
   function width(x: FM_SB35_MON_t) return natural;
   function convert(x: FM_SB35_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB35_MON_t) return FM_SB35_MON_t;
   function zero(tpl: FM_SB35_MON_t) return FM_SB35_MON_t;

   type FM_SB35_CTRL_t is record
      SB_MEM : FM_SB35_SB_MEM_MOSI_t;
   end record FM_SB35_CTRL_t;
   attribute w of FM_SB35_CTRL_t : type is 44;
   function width(x: FM_SB35_CTRL_t) return natural;
   function convert(x: FM_SB35_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB35_CTRL_t) return FM_SB35_CTRL_t;
   function zero(tpl: FM_SB35_CTRL_t) return FM_SB35_CTRL_t;

   type FM_SB36_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB36_SB_MEM_MOSI_t;
   attribute w of FM_SB36_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB36_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB36_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB36_SB_MEM_MOSI_t) return FM_SB36_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB36_SB_MEM_MOSI_t) return FM_SB36_SB_MEM_MOSI_t;

   type FM_SB36_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB36_SB_MEM_MISO_t;
   attribute w of FM_SB36_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB36_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB36_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB36_SB_MEM_MISO_t) return FM_SB36_SB_MEM_MISO_t;
   function zero(tpl: FM_SB36_SB_MEM_MISO_t) return FM_SB36_SB_MEM_MISO_t;

   type FM_SB36_MON_t is record
      SB_MEM : FM_SB36_SB_MEM_MISO_t;
   end record FM_SB36_MON_t;
   attribute w of FM_SB36_MON_t : type is 33;
   function width(x: FM_SB36_MON_t) return natural;
   function convert(x: FM_SB36_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB36_MON_t) return FM_SB36_MON_t;
   function zero(tpl: FM_SB36_MON_t) return FM_SB36_MON_t;

   type FM_SB36_CTRL_t is record
      SB_MEM : FM_SB36_SB_MEM_MOSI_t;
   end record FM_SB36_CTRL_t;
   attribute w of FM_SB36_CTRL_t : type is 44;
   function width(x: FM_SB36_CTRL_t) return natural;
   function convert(x: FM_SB36_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB36_CTRL_t) return FM_SB36_CTRL_t;
   function zero(tpl: FM_SB36_CTRL_t) return FM_SB36_CTRL_t;

   type FM_SB37_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB37_SB_MEM_MOSI_t;
   attribute w of FM_SB37_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB37_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB37_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB37_SB_MEM_MOSI_t) return FM_SB37_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB37_SB_MEM_MOSI_t) return FM_SB37_SB_MEM_MOSI_t;

   type FM_SB37_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB37_SB_MEM_MISO_t;
   attribute w of FM_SB37_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB37_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB37_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB37_SB_MEM_MISO_t) return FM_SB37_SB_MEM_MISO_t;
   function zero(tpl: FM_SB37_SB_MEM_MISO_t) return FM_SB37_SB_MEM_MISO_t;

   type FM_SB37_MON_t is record
      SB_MEM : FM_SB37_SB_MEM_MISO_t;
   end record FM_SB37_MON_t;
   attribute w of FM_SB37_MON_t : type is 33;
   function width(x: FM_SB37_MON_t) return natural;
   function convert(x: FM_SB37_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB37_MON_t) return FM_SB37_MON_t;
   function zero(tpl: FM_SB37_MON_t) return FM_SB37_MON_t;

   type FM_SB37_CTRL_t is record
      SB_MEM : FM_SB37_SB_MEM_MOSI_t;
   end record FM_SB37_CTRL_t;
   attribute w of FM_SB37_CTRL_t : type is 44;
   function width(x: FM_SB37_CTRL_t) return natural;
   function convert(x: FM_SB37_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB37_CTRL_t) return FM_SB37_CTRL_t;
   function zero(tpl: FM_SB37_CTRL_t) return FM_SB37_CTRL_t;

   type FM_SB38_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB38_SB_MEM_MOSI_t;
   attribute w of FM_SB38_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB38_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB38_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB38_SB_MEM_MOSI_t) return FM_SB38_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB38_SB_MEM_MOSI_t) return FM_SB38_SB_MEM_MOSI_t;

   type FM_SB38_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB38_SB_MEM_MISO_t;
   attribute w of FM_SB38_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB38_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB38_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB38_SB_MEM_MISO_t) return FM_SB38_SB_MEM_MISO_t;
   function zero(tpl: FM_SB38_SB_MEM_MISO_t) return FM_SB38_SB_MEM_MISO_t;

   type FM_SB38_MON_t is record
      SB_MEM : FM_SB38_SB_MEM_MISO_t;
   end record FM_SB38_MON_t;
   attribute w of FM_SB38_MON_t : type is 33;
   function width(x: FM_SB38_MON_t) return natural;
   function convert(x: FM_SB38_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB38_MON_t) return FM_SB38_MON_t;
   function zero(tpl: FM_SB38_MON_t) return FM_SB38_MON_t;

   type FM_SB38_CTRL_t is record
      SB_MEM : FM_SB38_SB_MEM_MOSI_t;
   end record FM_SB38_CTRL_t;
   attribute w of FM_SB38_CTRL_t : type is 44;
   function width(x: FM_SB38_CTRL_t) return natural;
   function convert(x: FM_SB38_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB38_CTRL_t) return FM_SB38_CTRL_t;
   function zero(tpl: FM_SB38_CTRL_t) return FM_SB38_CTRL_t;

   type FM_SB39_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB39_SB_MEM_MOSI_t;
   attribute w of FM_SB39_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB39_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB39_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB39_SB_MEM_MOSI_t) return FM_SB39_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB39_SB_MEM_MOSI_t) return FM_SB39_SB_MEM_MOSI_t;

   type FM_SB39_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB39_SB_MEM_MISO_t;
   attribute w of FM_SB39_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB39_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB39_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB39_SB_MEM_MISO_t) return FM_SB39_SB_MEM_MISO_t;
   function zero(tpl: FM_SB39_SB_MEM_MISO_t) return FM_SB39_SB_MEM_MISO_t;

   type FM_SB39_MON_t is record
      SB_MEM : FM_SB39_SB_MEM_MISO_t;
   end record FM_SB39_MON_t;
   attribute w of FM_SB39_MON_t : type is 33;
   function width(x: FM_SB39_MON_t) return natural;
   function convert(x: FM_SB39_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB39_MON_t) return FM_SB39_MON_t;
   function zero(tpl: FM_SB39_MON_t) return FM_SB39_MON_t;

   type FM_SB39_CTRL_t is record
      SB_MEM : FM_SB39_SB_MEM_MOSI_t;
   end record FM_SB39_CTRL_t;
   attribute w of FM_SB39_CTRL_t : type is 44;
   function width(x: FM_SB39_CTRL_t) return natural;
   function convert(x: FM_SB39_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB39_CTRL_t) return FM_SB39_CTRL_t;
   function zero(tpl: FM_SB39_CTRL_t) return FM_SB39_CTRL_t;

   type FM_SB40_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB40_SB_MEM_MOSI_t;
   attribute w of FM_SB40_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB40_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB40_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB40_SB_MEM_MOSI_t) return FM_SB40_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB40_SB_MEM_MOSI_t) return FM_SB40_SB_MEM_MOSI_t;

   type FM_SB40_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB40_SB_MEM_MISO_t;
   attribute w of FM_SB40_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB40_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB40_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB40_SB_MEM_MISO_t) return FM_SB40_SB_MEM_MISO_t;
   function zero(tpl: FM_SB40_SB_MEM_MISO_t) return FM_SB40_SB_MEM_MISO_t;

   type FM_SB40_MON_t is record
      SB_MEM : FM_SB40_SB_MEM_MISO_t;
   end record FM_SB40_MON_t;
   attribute w of FM_SB40_MON_t : type is 33;
   function width(x: FM_SB40_MON_t) return natural;
   function convert(x: FM_SB40_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB40_MON_t) return FM_SB40_MON_t;
   function zero(tpl: FM_SB40_MON_t) return FM_SB40_MON_t;

   type FM_SB40_CTRL_t is record
      SB_MEM : FM_SB40_SB_MEM_MOSI_t;
   end record FM_SB40_CTRL_t;
   attribute w of FM_SB40_CTRL_t : type is 44;
   function width(x: FM_SB40_CTRL_t) return natural;
   function convert(x: FM_SB40_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB40_CTRL_t) return FM_SB40_CTRL_t;
   function zero(tpl: FM_SB40_CTRL_t) return FM_SB40_CTRL_t;

   type FM_SB41_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB41_SB_MEM_MOSI_t;
   attribute w of FM_SB41_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB41_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB41_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB41_SB_MEM_MOSI_t) return FM_SB41_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB41_SB_MEM_MOSI_t) return FM_SB41_SB_MEM_MOSI_t;

   type FM_SB41_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB41_SB_MEM_MISO_t;
   attribute w of FM_SB41_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB41_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB41_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB41_SB_MEM_MISO_t) return FM_SB41_SB_MEM_MISO_t;
   function zero(tpl: FM_SB41_SB_MEM_MISO_t) return FM_SB41_SB_MEM_MISO_t;

   type FM_SB41_MON_t is record
      SB_MEM : FM_SB41_SB_MEM_MISO_t;
   end record FM_SB41_MON_t;
   attribute w of FM_SB41_MON_t : type is 33;
   function width(x: FM_SB41_MON_t) return natural;
   function convert(x: FM_SB41_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB41_MON_t) return FM_SB41_MON_t;
   function zero(tpl: FM_SB41_MON_t) return FM_SB41_MON_t;

   type FM_SB41_CTRL_t is record
      SB_MEM : FM_SB41_SB_MEM_MOSI_t;
   end record FM_SB41_CTRL_t;
   attribute w of FM_SB41_CTRL_t : type is 44;
   function width(x: FM_SB41_CTRL_t) return natural;
   function convert(x: FM_SB41_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB41_CTRL_t) return FM_SB41_CTRL_t;
   function zero(tpl: FM_SB41_CTRL_t) return FM_SB41_CTRL_t;

   type FM_SB42_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB42_SB_MEM_MOSI_t;
   attribute w of FM_SB42_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB42_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB42_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB42_SB_MEM_MOSI_t) return FM_SB42_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB42_SB_MEM_MOSI_t) return FM_SB42_SB_MEM_MOSI_t;

   type FM_SB42_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB42_SB_MEM_MISO_t;
   attribute w of FM_SB42_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB42_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB42_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB42_SB_MEM_MISO_t) return FM_SB42_SB_MEM_MISO_t;
   function zero(tpl: FM_SB42_SB_MEM_MISO_t) return FM_SB42_SB_MEM_MISO_t;

   type FM_SB42_MON_t is record
      SB_MEM : FM_SB42_SB_MEM_MISO_t;
   end record FM_SB42_MON_t;
   attribute w of FM_SB42_MON_t : type is 33;
   function width(x: FM_SB42_MON_t) return natural;
   function convert(x: FM_SB42_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB42_MON_t) return FM_SB42_MON_t;
   function zero(tpl: FM_SB42_MON_t) return FM_SB42_MON_t;

   type FM_SB42_CTRL_t is record
      SB_MEM : FM_SB42_SB_MEM_MOSI_t;
   end record FM_SB42_CTRL_t;
   attribute w of FM_SB42_CTRL_t : type is 44;
   function width(x: FM_SB42_CTRL_t) return natural;
   function convert(x: FM_SB42_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB42_CTRL_t) return FM_SB42_CTRL_t;
   function zero(tpl: FM_SB42_CTRL_t) return FM_SB42_CTRL_t;

   type FM_SB43_SB_MEM_MOSI_t is record
      clk : std_logic;
      enable : std_logic;
      wr_enable : std_logic;
      address : std_logic_vector(9 -1 downto 0);
      wr_data : std_logic_vector(32 -1 downto 0);
   end record FM_SB43_SB_MEM_MOSI_t;
   attribute w of FM_SB43_SB_MEM_MOSI_t : type is 44;
   function width(x: FM_SB43_SB_MEM_MOSI_t) return natural;
   function convert(x: FM_SB43_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB43_SB_MEM_MOSI_t) return FM_SB43_SB_MEM_MOSI_t;
   function zero(tpl: FM_SB43_SB_MEM_MOSI_t) return FM_SB43_SB_MEM_MOSI_t;

   type FM_SB43_SB_MEM_MISO_t is record
      rd_data : std_logic_vector(32 -1 downto 0);
      rd_data_valid : std_logic;
   end record FM_SB43_SB_MEM_MISO_t;
   attribute w of FM_SB43_SB_MEM_MISO_t : type is 33;
   function width(x: FM_SB43_SB_MEM_MISO_t) return natural;
   function convert(x: FM_SB43_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB43_SB_MEM_MISO_t) return FM_SB43_SB_MEM_MISO_t;
   function zero(tpl: FM_SB43_SB_MEM_MISO_t) return FM_SB43_SB_MEM_MISO_t;

   type FM_SB43_MON_t is record
      SB_MEM : FM_SB43_SB_MEM_MISO_t;
   end record FM_SB43_MON_t;
   attribute w of FM_SB43_MON_t : type is 33;
   function width(x: FM_SB43_MON_t) return natural;
   function convert(x: FM_SB43_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB43_MON_t) return FM_SB43_MON_t;
   function zero(tpl: FM_SB43_MON_t) return FM_SB43_MON_t;

   type FM_SB43_CTRL_t is record
      SB_MEM : FM_SB43_SB_MEM_MOSI_t;
   end record FM_SB43_CTRL_t;
   attribute w of FM_SB43_CTRL_t : type is 44;
   function width(x: FM_SB43_CTRL_t) return natural;
   function convert(x: FM_SB43_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_SB43_CTRL_t) return FM_SB43_CTRL_t;
   function zero(tpl: FM_SB43_CTRL_t) return FM_SB43_CTRL_t;

   type FM_MON_t is record
      SB0 : FM_SB0_MON_t;
      SB1 : FM_SB1_MON_t;
      SB2 : FM_SB2_MON_t;
      SB3 : FM_SB3_MON_t;
      SB4 : FM_SB4_MON_t;
      SB5 : FM_SB5_MON_t;
      SB6 : FM_SB6_MON_t;
      SB7 : FM_SB7_MON_t;
      SB8 : FM_SB8_MON_t;
      SB9 : FM_SB9_MON_t;
      SB10 : FM_SB10_MON_t;
      SB11 : FM_SB11_MON_t;
      SB12 : FM_SB12_MON_t;
      SB13 : FM_SB13_MON_t;
      SB14 : FM_SB14_MON_t;
      SB15 : FM_SB15_MON_t;
      SB16 : FM_SB16_MON_t;
      SB17 : FM_SB17_MON_t;
      SB18 : FM_SB18_MON_t;
      SB19 : FM_SB19_MON_t;
      SB20 : FM_SB20_MON_t;
      SB21 : FM_SB21_MON_t;
      SB22 : FM_SB22_MON_t;
      SB23 : FM_SB23_MON_t;
      SB24 : FM_SB24_MON_t;
      SB25 : FM_SB25_MON_t;
      SB26 : FM_SB26_MON_t;
      SB27 : FM_SB27_MON_t;
      SB28 : FM_SB28_MON_t;
      SB29 : FM_SB29_MON_t;
      SB30 : FM_SB30_MON_t;
      SB31 : FM_SB31_MON_t;
      SB32 : FM_SB32_MON_t;
      SB33 : FM_SB33_MON_t;
      SB34 : FM_SB34_MON_t;
      SB35 : FM_SB35_MON_t;
      SB36 : FM_SB36_MON_t;
      SB37 : FM_SB37_MON_t;
      SB38 : FM_SB38_MON_t;
      SB39 : FM_SB39_MON_t;
      SB40 : FM_SB40_MON_t;
      SB41 : FM_SB41_MON_t;
      SB42 : FM_SB42_MON_t;
      SB43 : FM_SB43_MON_t;
   end record FM_MON_t;
   attribute w of FM_MON_t : type is 1452;
   function width(x: FM_MON_t) return natural;
   function convert(x: FM_MON_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_MON_t) return FM_MON_t;
   function zero(tpl: FM_MON_t) return FM_MON_t;

   type FM_CTRL_t is record
      SB0 : FM_SB0_CTRL_t;
      SB1 : FM_SB1_CTRL_t;
      SB2 : FM_SB2_CTRL_t;
      SB3 : FM_SB3_CTRL_t;
      SB4 : FM_SB4_CTRL_t;
      SB5 : FM_SB5_CTRL_t;
      SB6 : FM_SB6_CTRL_t;
      SB7 : FM_SB7_CTRL_t;
      SB8 : FM_SB8_CTRL_t;
      SB9 : FM_SB9_CTRL_t;
      SB10 : FM_SB10_CTRL_t;
      SB11 : FM_SB11_CTRL_t;
      SB12 : FM_SB12_CTRL_t;
      SB13 : FM_SB13_CTRL_t;
      SB14 : FM_SB14_CTRL_t;
      SB15 : FM_SB15_CTRL_t;
      SPY_CTRL : FM_SPY_CTRL_CTRL_t;
      SB16 : FM_SB16_CTRL_t;
      FREEZE_MASK_0 : std_logic_vector(32 - 1 downto 0);
      FREEZE_MASK_1 : std_logic_vector(32 - 1 downto 0);
      PLAYBACK_MASK_0 : std_logic_vector(32 - 1 downto 0);
      PLAYBACK_MASK_1 : std_logic_vector(32 - 1 downto 0);
      SB17 : FM_SB17_CTRL_t;
      SB18 : FM_SB18_CTRL_t;
      SB19 : FM_SB19_CTRL_t;
      SB20 : FM_SB20_CTRL_t;
      SB21 : FM_SB21_CTRL_t;
      SB22 : FM_SB22_CTRL_t;
      SB23 : FM_SB23_CTRL_t;
      SB24 : FM_SB24_CTRL_t;
      SB25 : FM_SB25_CTRL_t;
      SB26 : FM_SB26_CTRL_t;
      SB27 : FM_SB27_CTRL_t;
      SB28 : FM_SB28_CTRL_t;
      SB29 : FM_SB29_CTRL_t;
      SB30 : FM_SB30_CTRL_t;
      SB31 : FM_SB31_CTRL_t;
      SB32 : FM_SB32_CTRL_t;
      SB33 : FM_SB33_CTRL_t;
      SB34 : FM_SB34_CTRL_t;
      SB35 : FM_SB35_CTRL_t;
      SB36 : FM_SB36_CTRL_t;
      SB37 : FM_SB37_CTRL_t;
      SB38 : FM_SB38_CTRL_t;
      SB39 : FM_SB39_CTRL_t;
      SB40 : FM_SB40_CTRL_t;
      SB41 : FM_SB41_CTRL_t;
      SB42 : FM_SB42_CTRL_t;
      SB43 : FM_SB43_CTRL_t;
   end record FM_CTRL_t;
   attribute w of FM_CTRL_t : type is 2068;
   function width(x: FM_CTRL_t) return natural;
   function convert(x: FM_CTRL_t; tpl: std_logic_vector) return std_logic_vector;
   function convert(x: std_logic_vector; tpl: FM_CTRL_t) return FM_CTRL_t;
   function zero(tpl: FM_CTRL_t) return FM_CTRL_t;

end package FM_CTRL;

------------------------------------------------------------

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

library shared_lib;
use shared_lib.common_ieee_pkg.all;

package body FM_CTRL is

   -- Custom types and functions --

   function width(x: FM_SB0_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB0_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB0_SB_MEM_MOSI_t) return FM_SB0_SB_MEM_MOSI_t is
      variable y : FM_SB0_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB0_SB_MEM_MOSI_t) return FM_SB0_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB0_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB0_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB0_SB_MEM_MISO_t) return FM_SB0_SB_MEM_MISO_t is
      variable y : FM_SB0_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB0_SB_MEM_MISO_t) return FM_SB0_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB0_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB0_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB0_MON_t) return FM_SB0_MON_t is
      variable y : FM_SB0_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB0_MON_t) return FM_SB0_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB0_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB0_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB0_CTRL_t) return FM_SB0_CTRL_t is
      variable y : FM_SB0_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB0_CTRL_t) return FM_SB0_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB1_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB1_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB1_SB_MEM_MOSI_t) return FM_SB1_SB_MEM_MOSI_t is
      variable y : FM_SB1_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB1_SB_MEM_MOSI_t) return FM_SB1_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB1_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB1_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB1_SB_MEM_MISO_t) return FM_SB1_SB_MEM_MISO_t is
      variable y : FM_SB1_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB1_SB_MEM_MISO_t) return FM_SB1_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB1_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB1_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB1_MON_t) return FM_SB1_MON_t is
      variable y : FM_SB1_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB1_MON_t) return FM_SB1_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB1_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB1_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB1_CTRL_t) return FM_SB1_CTRL_t is
      variable y : FM_SB1_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB1_CTRL_t) return FM_SB1_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB2_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB2_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB2_SB_MEM_MOSI_t) return FM_SB2_SB_MEM_MOSI_t is
      variable y : FM_SB2_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB2_SB_MEM_MOSI_t) return FM_SB2_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB2_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB2_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB2_SB_MEM_MISO_t) return FM_SB2_SB_MEM_MISO_t is
      variable y : FM_SB2_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB2_SB_MEM_MISO_t) return FM_SB2_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB2_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB2_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB2_MON_t) return FM_SB2_MON_t is
      variable y : FM_SB2_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB2_MON_t) return FM_SB2_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB2_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB2_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB2_CTRL_t) return FM_SB2_CTRL_t is
      variable y : FM_SB2_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB2_CTRL_t) return FM_SB2_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB3_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB3_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB3_SB_MEM_MOSI_t) return FM_SB3_SB_MEM_MOSI_t is
      variable y : FM_SB3_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB3_SB_MEM_MOSI_t) return FM_SB3_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB3_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB3_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB3_SB_MEM_MISO_t) return FM_SB3_SB_MEM_MISO_t is
      variable y : FM_SB3_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB3_SB_MEM_MISO_t) return FM_SB3_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB3_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB3_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB3_MON_t) return FM_SB3_MON_t is
      variable y : FM_SB3_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB3_MON_t) return FM_SB3_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB3_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB3_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB3_CTRL_t) return FM_SB3_CTRL_t is
      variable y : FM_SB3_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB3_CTRL_t) return FM_SB3_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB4_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB4_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB4_SB_MEM_MOSI_t) return FM_SB4_SB_MEM_MOSI_t is
      variable y : FM_SB4_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB4_SB_MEM_MOSI_t) return FM_SB4_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB4_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB4_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB4_SB_MEM_MISO_t) return FM_SB4_SB_MEM_MISO_t is
      variable y : FM_SB4_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB4_SB_MEM_MISO_t) return FM_SB4_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB4_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB4_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB4_MON_t) return FM_SB4_MON_t is
      variable y : FM_SB4_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB4_MON_t) return FM_SB4_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB4_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB4_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB4_CTRL_t) return FM_SB4_CTRL_t is
      variable y : FM_SB4_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB4_CTRL_t) return FM_SB4_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB5_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB5_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB5_SB_MEM_MOSI_t) return FM_SB5_SB_MEM_MOSI_t is
      variable y : FM_SB5_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB5_SB_MEM_MOSI_t) return FM_SB5_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB5_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB5_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB5_SB_MEM_MISO_t) return FM_SB5_SB_MEM_MISO_t is
      variable y : FM_SB5_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB5_SB_MEM_MISO_t) return FM_SB5_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB5_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB5_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB5_MON_t) return FM_SB5_MON_t is
      variable y : FM_SB5_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB5_MON_t) return FM_SB5_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB5_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB5_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB5_CTRL_t) return FM_SB5_CTRL_t is
      variable y : FM_SB5_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB5_CTRL_t) return FM_SB5_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB6_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB6_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB6_SB_MEM_MOSI_t) return FM_SB6_SB_MEM_MOSI_t is
      variable y : FM_SB6_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB6_SB_MEM_MOSI_t) return FM_SB6_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB6_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB6_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB6_SB_MEM_MISO_t) return FM_SB6_SB_MEM_MISO_t is
      variable y : FM_SB6_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB6_SB_MEM_MISO_t) return FM_SB6_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB6_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB6_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB6_MON_t) return FM_SB6_MON_t is
      variable y : FM_SB6_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB6_MON_t) return FM_SB6_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB6_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB6_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB6_CTRL_t) return FM_SB6_CTRL_t is
      variable y : FM_SB6_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB6_CTRL_t) return FM_SB6_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB7_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB7_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB7_SB_MEM_MOSI_t) return FM_SB7_SB_MEM_MOSI_t is
      variable y : FM_SB7_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB7_SB_MEM_MOSI_t) return FM_SB7_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB7_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB7_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB7_SB_MEM_MISO_t) return FM_SB7_SB_MEM_MISO_t is
      variable y : FM_SB7_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB7_SB_MEM_MISO_t) return FM_SB7_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB7_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB7_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB7_MON_t) return FM_SB7_MON_t is
      variable y : FM_SB7_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB7_MON_t) return FM_SB7_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB7_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB7_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB7_CTRL_t) return FM_SB7_CTRL_t is
      variable y : FM_SB7_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB7_CTRL_t) return FM_SB7_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB8_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB8_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB8_SB_MEM_MOSI_t) return FM_SB8_SB_MEM_MOSI_t is
      variable y : FM_SB8_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB8_SB_MEM_MOSI_t) return FM_SB8_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB8_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB8_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB8_SB_MEM_MISO_t) return FM_SB8_SB_MEM_MISO_t is
      variable y : FM_SB8_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB8_SB_MEM_MISO_t) return FM_SB8_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB8_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB8_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB8_MON_t) return FM_SB8_MON_t is
      variable y : FM_SB8_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB8_MON_t) return FM_SB8_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB8_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB8_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB8_CTRL_t) return FM_SB8_CTRL_t is
      variable y : FM_SB8_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB8_CTRL_t) return FM_SB8_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB9_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB9_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB9_SB_MEM_MOSI_t) return FM_SB9_SB_MEM_MOSI_t is
      variable y : FM_SB9_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB9_SB_MEM_MOSI_t) return FM_SB9_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB9_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB9_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB9_SB_MEM_MISO_t) return FM_SB9_SB_MEM_MISO_t is
      variable y : FM_SB9_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB9_SB_MEM_MISO_t) return FM_SB9_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB9_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB9_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB9_MON_t) return FM_SB9_MON_t is
      variable y : FM_SB9_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB9_MON_t) return FM_SB9_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB9_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB9_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB9_CTRL_t) return FM_SB9_CTRL_t is
      variable y : FM_SB9_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB9_CTRL_t) return FM_SB9_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB10_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB10_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB10_SB_MEM_MOSI_t) return FM_SB10_SB_MEM_MOSI_t is
      variable y : FM_SB10_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB10_SB_MEM_MOSI_t) return FM_SB10_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB10_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB10_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB10_SB_MEM_MISO_t) return FM_SB10_SB_MEM_MISO_t is
      variable y : FM_SB10_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB10_SB_MEM_MISO_t) return FM_SB10_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB10_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB10_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB10_MON_t) return FM_SB10_MON_t is
      variable y : FM_SB10_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB10_MON_t) return FM_SB10_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB10_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB10_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB10_CTRL_t) return FM_SB10_CTRL_t is
      variable y : FM_SB10_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB10_CTRL_t) return FM_SB10_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB11_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB11_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB11_SB_MEM_MOSI_t) return FM_SB11_SB_MEM_MOSI_t is
      variable y : FM_SB11_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB11_SB_MEM_MOSI_t) return FM_SB11_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB11_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB11_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB11_SB_MEM_MISO_t) return FM_SB11_SB_MEM_MISO_t is
      variable y : FM_SB11_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB11_SB_MEM_MISO_t) return FM_SB11_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB11_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB11_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB11_MON_t) return FM_SB11_MON_t is
      variable y : FM_SB11_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB11_MON_t) return FM_SB11_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB11_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB11_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB11_CTRL_t) return FM_SB11_CTRL_t is
      variable y : FM_SB11_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB11_CTRL_t) return FM_SB11_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB12_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB12_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB12_SB_MEM_MOSI_t) return FM_SB12_SB_MEM_MOSI_t is
      variable y : FM_SB12_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB12_SB_MEM_MOSI_t) return FM_SB12_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB12_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB12_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB12_SB_MEM_MISO_t) return FM_SB12_SB_MEM_MISO_t is
      variable y : FM_SB12_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB12_SB_MEM_MISO_t) return FM_SB12_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB12_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB12_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB12_MON_t) return FM_SB12_MON_t is
      variable y : FM_SB12_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB12_MON_t) return FM_SB12_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB12_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB12_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB12_CTRL_t) return FM_SB12_CTRL_t is
      variable y : FM_SB12_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB12_CTRL_t) return FM_SB12_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB13_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB13_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB13_SB_MEM_MOSI_t) return FM_SB13_SB_MEM_MOSI_t is
      variable y : FM_SB13_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB13_SB_MEM_MOSI_t) return FM_SB13_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB13_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB13_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB13_SB_MEM_MISO_t) return FM_SB13_SB_MEM_MISO_t is
      variable y : FM_SB13_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB13_SB_MEM_MISO_t) return FM_SB13_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB13_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB13_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB13_MON_t) return FM_SB13_MON_t is
      variable y : FM_SB13_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB13_MON_t) return FM_SB13_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB13_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB13_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB13_CTRL_t) return FM_SB13_CTRL_t is
      variable y : FM_SB13_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB13_CTRL_t) return FM_SB13_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB14_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB14_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB14_SB_MEM_MOSI_t) return FM_SB14_SB_MEM_MOSI_t is
      variable y : FM_SB14_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB14_SB_MEM_MOSI_t) return FM_SB14_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB14_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB14_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB14_SB_MEM_MISO_t) return FM_SB14_SB_MEM_MISO_t is
      variable y : FM_SB14_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB14_SB_MEM_MISO_t) return FM_SB14_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB14_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB14_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB14_MON_t) return FM_SB14_MON_t is
      variable y : FM_SB14_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB14_MON_t) return FM_SB14_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB14_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB14_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB14_CTRL_t) return FM_SB14_CTRL_t is
      variable y : FM_SB14_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB14_CTRL_t) return FM_SB14_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB15_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB15_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB15_SB_MEM_MOSI_t) return FM_SB15_SB_MEM_MOSI_t is
      variable y : FM_SB15_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB15_SB_MEM_MOSI_t) return FM_SB15_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB15_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB15_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB15_SB_MEM_MISO_t) return FM_SB15_SB_MEM_MISO_t is
      variable y : FM_SB15_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB15_SB_MEM_MISO_t) return FM_SB15_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB15_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB15_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB15_MON_t) return FM_SB15_MON_t is
      variable y : FM_SB15_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB15_MON_t) return FM_SB15_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB15_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB15_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB15_CTRL_t) return FM_SB15_CTRL_t is
      variable y : FM_SB15_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB15_CTRL_t) return FM_SB15_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SPY_CTRL_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.GLOBAL_FREEZE);
      w := w + width(x.GLOBAL_PLAYBACK_MODE);
      w := w + width(x.INITIALIZE_SPY_MEMORY);
      return w;
   end function width;
   function convert(x: FM_SPY_CTRL_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.GLOBAL_FREEZE);
         y(u to u+w-1) := convert(x.GLOBAL_FREEZE, y(u to u+w-1));
         u := u + w;
         w := width(x.GLOBAL_PLAYBACK_MODE);
         y(u to u+w-1) := convert(x.GLOBAL_PLAYBACK_MODE, y(u to u+w-1));
         u := u + w;
         w := width(x.INITIALIZE_SPY_MEMORY);
         y(u to u+w-1) := convert(x.INITIALIZE_SPY_MEMORY, y(u to u+w-1));
      else
         w := width(x.GLOBAL_FREEZE);
         y(u downto u-w+1) := convert(x.GLOBAL_FREEZE, y(u downto u-w+1));
         u := u - w;
         w := width(x.GLOBAL_PLAYBACK_MODE);
         y(u downto u-w+1) := convert(x.GLOBAL_PLAYBACK_MODE, y(u downto u-w+1));
         u := u - w;
         w := width(x.INITIALIZE_SPY_MEMORY);
         y(u downto u-w+1) := convert(x.INITIALIZE_SPY_MEMORY, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SPY_CTRL_CTRL_t) return FM_SPY_CTRL_CTRL_t is
      variable y : FM_SPY_CTRL_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.GLOBAL_FREEZE);
         y.GLOBAL_FREEZE := convert(x(u to u+w-1), tpl.GLOBAL_FREEZE);
         u := u + w;
         w := width(tpl.GLOBAL_PLAYBACK_MODE);
         y.GLOBAL_PLAYBACK_MODE := convert(x(u to u+w-1), tpl.GLOBAL_PLAYBACK_MODE);
         u := u + w;
         w := width(tpl.INITIALIZE_SPY_MEMORY);
         y.INITIALIZE_SPY_MEMORY := convert(x(u to u+w-1), tpl.INITIALIZE_SPY_MEMORY);
      else
         w := width(tpl.GLOBAL_FREEZE);
         y.GLOBAL_FREEZE := convert(x(u downto u-w+1), tpl.GLOBAL_FREEZE);
         u := u - w;
         w := width(tpl.GLOBAL_PLAYBACK_MODE);
         y.GLOBAL_PLAYBACK_MODE := convert(x(u downto u-w+1), tpl.GLOBAL_PLAYBACK_MODE);
         u := u - w;
         w := width(tpl.INITIALIZE_SPY_MEMORY);
         y.INITIALIZE_SPY_MEMORY := convert(x(u downto u-w+1), tpl.INITIALIZE_SPY_MEMORY);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SPY_CTRL_CTRL_t) return FM_SPY_CTRL_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB16_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB16_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB16_SB_MEM_MOSI_t) return FM_SB16_SB_MEM_MOSI_t is
      variable y : FM_SB16_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB16_SB_MEM_MOSI_t) return FM_SB16_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB16_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB16_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB16_SB_MEM_MISO_t) return FM_SB16_SB_MEM_MISO_t is
      variable y : FM_SB16_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB16_SB_MEM_MISO_t) return FM_SB16_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB16_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB16_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB16_MON_t) return FM_SB16_MON_t is
      variable y : FM_SB16_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB16_MON_t) return FM_SB16_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB16_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB16_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB16_CTRL_t) return FM_SB16_CTRL_t is
      variable y : FM_SB16_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB16_CTRL_t) return FM_SB16_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB17_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB17_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB17_SB_MEM_MOSI_t) return FM_SB17_SB_MEM_MOSI_t is
      variable y : FM_SB17_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB17_SB_MEM_MOSI_t) return FM_SB17_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB17_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB17_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB17_SB_MEM_MISO_t) return FM_SB17_SB_MEM_MISO_t is
      variable y : FM_SB17_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB17_SB_MEM_MISO_t) return FM_SB17_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB17_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB17_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB17_MON_t) return FM_SB17_MON_t is
      variable y : FM_SB17_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB17_MON_t) return FM_SB17_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB17_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB17_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB17_CTRL_t) return FM_SB17_CTRL_t is
      variable y : FM_SB17_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB17_CTRL_t) return FM_SB17_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB18_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB18_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB18_SB_MEM_MOSI_t) return FM_SB18_SB_MEM_MOSI_t is
      variable y : FM_SB18_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB18_SB_MEM_MOSI_t) return FM_SB18_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB18_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB18_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB18_SB_MEM_MISO_t) return FM_SB18_SB_MEM_MISO_t is
      variable y : FM_SB18_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB18_SB_MEM_MISO_t) return FM_SB18_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB18_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB18_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB18_MON_t) return FM_SB18_MON_t is
      variable y : FM_SB18_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB18_MON_t) return FM_SB18_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB18_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB18_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB18_CTRL_t) return FM_SB18_CTRL_t is
      variable y : FM_SB18_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB18_CTRL_t) return FM_SB18_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB19_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB19_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB19_SB_MEM_MOSI_t) return FM_SB19_SB_MEM_MOSI_t is
      variable y : FM_SB19_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB19_SB_MEM_MOSI_t) return FM_SB19_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB19_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB19_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB19_SB_MEM_MISO_t) return FM_SB19_SB_MEM_MISO_t is
      variable y : FM_SB19_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB19_SB_MEM_MISO_t) return FM_SB19_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB19_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB19_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB19_MON_t) return FM_SB19_MON_t is
      variable y : FM_SB19_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB19_MON_t) return FM_SB19_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB19_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB19_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB19_CTRL_t) return FM_SB19_CTRL_t is
      variable y : FM_SB19_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB19_CTRL_t) return FM_SB19_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB20_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB20_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB20_SB_MEM_MOSI_t) return FM_SB20_SB_MEM_MOSI_t is
      variable y : FM_SB20_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB20_SB_MEM_MOSI_t) return FM_SB20_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB20_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB20_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB20_SB_MEM_MISO_t) return FM_SB20_SB_MEM_MISO_t is
      variable y : FM_SB20_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB20_SB_MEM_MISO_t) return FM_SB20_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB20_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB20_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB20_MON_t) return FM_SB20_MON_t is
      variable y : FM_SB20_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB20_MON_t) return FM_SB20_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB20_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB20_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB20_CTRL_t) return FM_SB20_CTRL_t is
      variable y : FM_SB20_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB20_CTRL_t) return FM_SB20_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB21_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB21_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB21_SB_MEM_MOSI_t) return FM_SB21_SB_MEM_MOSI_t is
      variable y : FM_SB21_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB21_SB_MEM_MOSI_t) return FM_SB21_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB21_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB21_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB21_SB_MEM_MISO_t) return FM_SB21_SB_MEM_MISO_t is
      variable y : FM_SB21_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB21_SB_MEM_MISO_t) return FM_SB21_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB21_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB21_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB21_MON_t) return FM_SB21_MON_t is
      variable y : FM_SB21_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB21_MON_t) return FM_SB21_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB21_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB21_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB21_CTRL_t) return FM_SB21_CTRL_t is
      variable y : FM_SB21_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB21_CTRL_t) return FM_SB21_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB22_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB22_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB22_SB_MEM_MOSI_t) return FM_SB22_SB_MEM_MOSI_t is
      variable y : FM_SB22_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB22_SB_MEM_MOSI_t) return FM_SB22_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB22_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB22_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB22_SB_MEM_MISO_t) return FM_SB22_SB_MEM_MISO_t is
      variable y : FM_SB22_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB22_SB_MEM_MISO_t) return FM_SB22_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB22_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB22_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB22_MON_t) return FM_SB22_MON_t is
      variable y : FM_SB22_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB22_MON_t) return FM_SB22_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB22_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB22_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB22_CTRL_t) return FM_SB22_CTRL_t is
      variable y : FM_SB22_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB22_CTRL_t) return FM_SB22_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB23_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB23_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB23_SB_MEM_MOSI_t) return FM_SB23_SB_MEM_MOSI_t is
      variable y : FM_SB23_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB23_SB_MEM_MOSI_t) return FM_SB23_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB23_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB23_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB23_SB_MEM_MISO_t) return FM_SB23_SB_MEM_MISO_t is
      variable y : FM_SB23_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB23_SB_MEM_MISO_t) return FM_SB23_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB23_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB23_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB23_MON_t) return FM_SB23_MON_t is
      variable y : FM_SB23_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB23_MON_t) return FM_SB23_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB23_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB23_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB23_CTRL_t) return FM_SB23_CTRL_t is
      variable y : FM_SB23_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB23_CTRL_t) return FM_SB23_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB24_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB24_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB24_SB_MEM_MOSI_t) return FM_SB24_SB_MEM_MOSI_t is
      variable y : FM_SB24_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB24_SB_MEM_MOSI_t) return FM_SB24_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB24_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB24_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB24_SB_MEM_MISO_t) return FM_SB24_SB_MEM_MISO_t is
      variable y : FM_SB24_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB24_SB_MEM_MISO_t) return FM_SB24_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB24_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB24_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB24_MON_t) return FM_SB24_MON_t is
      variable y : FM_SB24_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB24_MON_t) return FM_SB24_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB24_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB24_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB24_CTRL_t) return FM_SB24_CTRL_t is
      variable y : FM_SB24_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB24_CTRL_t) return FM_SB24_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB25_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB25_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB25_SB_MEM_MOSI_t) return FM_SB25_SB_MEM_MOSI_t is
      variable y : FM_SB25_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB25_SB_MEM_MOSI_t) return FM_SB25_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB25_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB25_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB25_SB_MEM_MISO_t) return FM_SB25_SB_MEM_MISO_t is
      variable y : FM_SB25_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB25_SB_MEM_MISO_t) return FM_SB25_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB25_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB25_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB25_MON_t) return FM_SB25_MON_t is
      variable y : FM_SB25_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB25_MON_t) return FM_SB25_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB25_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB25_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB25_CTRL_t) return FM_SB25_CTRL_t is
      variable y : FM_SB25_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB25_CTRL_t) return FM_SB25_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB26_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB26_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB26_SB_MEM_MOSI_t) return FM_SB26_SB_MEM_MOSI_t is
      variable y : FM_SB26_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB26_SB_MEM_MOSI_t) return FM_SB26_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB26_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB26_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB26_SB_MEM_MISO_t) return FM_SB26_SB_MEM_MISO_t is
      variable y : FM_SB26_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB26_SB_MEM_MISO_t) return FM_SB26_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB26_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB26_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB26_MON_t) return FM_SB26_MON_t is
      variable y : FM_SB26_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB26_MON_t) return FM_SB26_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB26_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB26_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB26_CTRL_t) return FM_SB26_CTRL_t is
      variable y : FM_SB26_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB26_CTRL_t) return FM_SB26_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB27_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB27_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB27_SB_MEM_MOSI_t) return FM_SB27_SB_MEM_MOSI_t is
      variable y : FM_SB27_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB27_SB_MEM_MOSI_t) return FM_SB27_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB27_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB27_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB27_SB_MEM_MISO_t) return FM_SB27_SB_MEM_MISO_t is
      variable y : FM_SB27_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB27_SB_MEM_MISO_t) return FM_SB27_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB27_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB27_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB27_MON_t) return FM_SB27_MON_t is
      variable y : FM_SB27_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB27_MON_t) return FM_SB27_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB27_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB27_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB27_CTRL_t) return FM_SB27_CTRL_t is
      variable y : FM_SB27_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB27_CTRL_t) return FM_SB27_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB28_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB28_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB28_SB_MEM_MOSI_t) return FM_SB28_SB_MEM_MOSI_t is
      variable y : FM_SB28_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB28_SB_MEM_MOSI_t) return FM_SB28_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB28_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB28_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB28_SB_MEM_MISO_t) return FM_SB28_SB_MEM_MISO_t is
      variable y : FM_SB28_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB28_SB_MEM_MISO_t) return FM_SB28_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB28_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB28_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB28_MON_t) return FM_SB28_MON_t is
      variable y : FM_SB28_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB28_MON_t) return FM_SB28_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB28_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB28_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB28_CTRL_t) return FM_SB28_CTRL_t is
      variable y : FM_SB28_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB28_CTRL_t) return FM_SB28_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB29_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB29_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB29_SB_MEM_MOSI_t) return FM_SB29_SB_MEM_MOSI_t is
      variable y : FM_SB29_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB29_SB_MEM_MOSI_t) return FM_SB29_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB29_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB29_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB29_SB_MEM_MISO_t) return FM_SB29_SB_MEM_MISO_t is
      variable y : FM_SB29_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB29_SB_MEM_MISO_t) return FM_SB29_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB29_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB29_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB29_MON_t) return FM_SB29_MON_t is
      variable y : FM_SB29_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB29_MON_t) return FM_SB29_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB29_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB29_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB29_CTRL_t) return FM_SB29_CTRL_t is
      variable y : FM_SB29_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB29_CTRL_t) return FM_SB29_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB30_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB30_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB30_SB_MEM_MOSI_t) return FM_SB30_SB_MEM_MOSI_t is
      variable y : FM_SB30_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB30_SB_MEM_MOSI_t) return FM_SB30_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB30_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB30_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB30_SB_MEM_MISO_t) return FM_SB30_SB_MEM_MISO_t is
      variable y : FM_SB30_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB30_SB_MEM_MISO_t) return FM_SB30_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB30_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB30_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB30_MON_t) return FM_SB30_MON_t is
      variable y : FM_SB30_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB30_MON_t) return FM_SB30_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB30_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB30_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB30_CTRL_t) return FM_SB30_CTRL_t is
      variable y : FM_SB30_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB30_CTRL_t) return FM_SB30_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB31_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB31_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB31_SB_MEM_MOSI_t) return FM_SB31_SB_MEM_MOSI_t is
      variable y : FM_SB31_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB31_SB_MEM_MOSI_t) return FM_SB31_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB31_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB31_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB31_SB_MEM_MISO_t) return FM_SB31_SB_MEM_MISO_t is
      variable y : FM_SB31_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB31_SB_MEM_MISO_t) return FM_SB31_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB31_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB31_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB31_MON_t) return FM_SB31_MON_t is
      variable y : FM_SB31_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB31_MON_t) return FM_SB31_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB31_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB31_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB31_CTRL_t) return FM_SB31_CTRL_t is
      variable y : FM_SB31_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB31_CTRL_t) return FM_SB31_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB32_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB32_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB32_SB_MEM_MOSI_t) return FM_SB32_SB_MEM_MOSI_t is
      variable y : FM_SB32_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB32_SB_MEM_MOSI_t) return FM_SB32_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB32_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB32_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB32_SB_MEM_MISO_t) return FM_SB32_SB_MEM_MISO_t is
      variable y : FM_SB32_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB32_SB_MEM_MISO_t) return FM_SB32_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB32_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB32_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB32_MON_t) return FM_SB32_MON_t is
      variable y : FM_SB32_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB32_MON_t) return FM_SB32_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB32_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB32_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB32_CTRL_t) return FM_SB32_CTRL_t is
      variable y : FM_SB32_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB32_CTRL_t) return FM_SB32_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB33_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB33_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB33_SB_MEM_MOSI_t) return FM_SB33_SB_MEM_MOSI_t is
      variable y : FM_SB33_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB33_SB_MEM_MOSI_t) return FM_SB33_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB33_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB33_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB33_SB_MEM_MISO_t) return FM_SB33_SB_MEM_MISO_t is
      variable y : FM_SB33_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB33_SB_MEM_MISO_t) return FM_SB33_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB33_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB33_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB33_MON_t) return FM_SB33_MON_t is
      variable y : FM_SB33_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB33_MON_t) return FM_SB33_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB33_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB33_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB33_CTRL_t) return FM_SB33_CTRL_t is
      variable y : FM_SB33_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB33_CTRL_t) return FM_SB33_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB34_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB34_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB34_SB_MEM_MOSI_t) return FM_SB34_SB_MEM_MOSI_t is
      variable y : FM_SB34_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB34_SB_MEM_MOSI_t) return FM_SB34_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB34_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB34_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB34_SB_MEM_MISO_t) return FM_SB34_SB_MEM_MISO_t is
      variable y : FM_SB34_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB34_SB_MEM_MISO_t) return FM_SB34_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB34_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB34_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB34_MON_t) return FM_SB34_MON_t is
      variable y : FM_SB34_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB34_MON_t) return FM_SB34_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB34_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB34_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB34_CTRL_t) return FM_SB34_CTRL_t is
      variable y : FM_SB34_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB34_CTRL_t) return FM_SB34_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB35_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB35_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB35_SB_MEM_MOSI_t) return FM_SB35_SB_MEM_MOSI_t is
      variable y : FM_SB35_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB35_SB_MEM_MOSI_t) return FM_SB35_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB35_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB35_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB35_SB_MEM_MISO_t) return FM_SB35_SB_MEM_MISO_t is
      variable y : FM_SB35_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB35_SB_MEM_MISO_t) return FM_SB35_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB35_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB35_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB35_MON_t) return FM_SB35_MON_t is
      variable y : FM_SB35_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB35_MON_t) return FM_SB35_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB35_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB35_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB35_CTRL_t) return FM_SB35_CTRL_t is
      variable y : FM_SB35_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB35_CTRL_t) return FM_SB35_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB36_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB36_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB36_SB_MEM_MOSI_t) return FM_SB36_SB_MEM_MOSI_t is
      variable y : FM_SB36_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB36_SB_MEM_MOSI_t) return FM_SB36_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB36_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB36_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB36_SB_MEM_MISO_t) return FM_SB36_SB_MEM_MISO_t is
      variable y : FM_SB36_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB36_SB_MEM_MISO_t) return FM_SB36_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB36_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB36_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB36_MON_t) return FM_SB36_MON_t is
      variable y : FM_SB36_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB36_MON_t) return FM_SB36_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB36_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB36_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB36_CTRL_t) return FM_SB36_CTRL_t is
      variable y : FM_SB36_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB36_CTRL_t) return FM_SB36_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB37_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB37_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB37_SB_MEM_MOSI_t) return FM_SB37_SB_MEM_MOSI_t is
      variable y : FM_SB37_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB37_SB_MEM_MOSI_t) return FM_SB37_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB37_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB37_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB37_SB_MEM_MISO_t) return FM_SB37_SB_MEM_MISO_t is
      variable y : FM_SB37_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB37_SB_MEM_MISO_t) return FM_SB37_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB37_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB37_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB37_MON_t) return FM_SB37_MON_t is
      variable y : FM_SB37_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB37_MON_t) return FM_SB37_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB37_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB37_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB37_CTRL_t) return FM_SB37_CTRL_t is
      variable y : FM_SB37_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB37_CTRL_t) return FM_SB37_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB38_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB38_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB38_SB_MEM_MOSI_t) return FM_SB38_SB_MEM_MOSI_t is
      variable y : FM_SB38_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB38_SB_MEM_MOSI_t) return FM_SB38_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB38_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB38_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB38_SB_MEM_MISO_t) return FM_SB38_SB_MEM_MISO_t is
      variable y : FM_SB38_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB38_SB_MEM_MISO_t) return FM_SB38_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB38_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB38_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB38_MON_t) return FM_SB38_MON_t is
      variable y : FM_SB38_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB38_MON_t) return FM_SB38_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB38_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB38_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB38_CTRL_t) return FM_SB38_CTRL_t is
      variable y : FM_SB38_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB38_CTRL_t) return FM_SB38_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB39_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB39_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB39_SB_MEM_MOSI_t) return FM_SB39_SB_MEM_MOSI_t is
      variable y : FM_SB39_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB39_SB_MEM_MOSI_t) return FM_SB39_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB39_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB39_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB39_SB_MEM_MISO_t) return FM_SB39_SB_MEM_MISO_t is
      variable y : FM_SB39_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB39_SB_MEM_MISO_t) return FM_SB39_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB39_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB39_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB39_MON_t) return FM_SB39_MON_t is
      variable y : FM_SB39_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB39_MON_t) return FM_SB39_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB39_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB39_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB39_CTRL_t) return FM_SB39_CTRL_t is
      variable y : FM_SB39_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB39_CTRL_t) return FM_SB39_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB40_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB40_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB40_SB_MEM_MOSI_t) return FM_SB40_SB_MEM_MOSI_t is
      variable y : FM_SB40_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB40_SB_MEM_MOSI_t) return FM_SB40_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB40_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB40_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB40_SB_MEM_MISO_t) return FM_SB40_SB_MEM_MISO_t is
      variable y : FM_SB40_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB40_SB_MEM_MISO_t) return FM_SB40_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB40_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB40_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB40_MON_t) return FM_SB40_MON_t is
      variable y : FM_SB40_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB40_MON_t) return FM_SB40_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB40_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB40_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB40_CTRL_t) return FM_SB40_CTRL_t is
      variable y : FM_SB40_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB40_CTRL_t) return FM_SB40_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB41_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB41_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB41_SB_MEM_MOSI_t) return FM_SB41_SB_MEM_MOSI_t is
      variable y : FM_SB41_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB41_SB_MEM_MOSI_t) return FM_SB41_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB41_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB41_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB41_SB_MEM_MISO_t) return FM_SB41_SB_MEM_MISO_t is
      variable y : FM_SB41_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB41_SB_MEM_MISO_t) return FM_SB41_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB41_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB41_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB41_MON_t) return FM_SB41_MON_t is
      variable y : FM_SB41_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB41_MON_t) return FM_SB41_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB41_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB41_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB41_CTRL_t) return FM_SB41_CTRL_t is
      variable y : FM_SB41_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB41_CTRL_t) return FM_SB41_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB42_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB42_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB42_SB_MEM_MOSI_t) return FM_SB42_SB_MEM_MOSI_t is
      variable y : FM_SB42_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB42_SB_MEM_MOSI_t) return FM_SB42_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB42_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB42_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB42_SB_MEM_MISO_t) return FM_SB42_SB_MEM_MISO_t is
      variable y : FM_SB42_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB42_SB_MEM_MISO_t) return FM_SB42_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB42_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB42_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB42_MON_t) return FM_SB42_MON_t is
      variable y : FM_SB42_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB42_MON_t) return FM_SB42_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB42_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB42_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB42_CTRL_t) return FM_SB42_CTRL_t is
      variable y : FM_SB42_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB42_CTRL_t) return FM_SB42_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB43_SB_MEM_MOSI_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.clk);
      w := w + width(x.enable);
      w := w + width(x.wr_enable);
      w := w + width(x.address);
      w := w + width(x.wr_data);
      return w;
   end function width;
   function convert(x: FM_SB43_SB_MEM_MOSI_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.clk);
         y(u to u+w-1) := convert(x.clk, y(u to u+w-1));
         u := u + w;
         w := width(x.enable);
         y(u to u+w-1) := convert(x.enable, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_enable);
         y(u to u+w-1) := convert(x.wr_enable, y(u to u+w-1));
         u := u + w;
         w := width(x.address);
         y(u to u+w-1) := convert(x.address, y(u to u+w-1));
         u := u + w;
         w := width(x.wr_data);
         y(u to u+w-1) := convert(x.wr_data, y(u to u+w-1));
      else
         w := width(x.clk);
         y(u downto u-w+1) := convert(x.clk, y(u downto u-w+1));
         u := u - w;
         w := width(x.enable);
         y(u downto u-w+1) := convert(x.enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_enable);
         y(u downto u-w+1) := convert(x.wr_enable, y(u downto u-w+1));
         u := u - w;
         w := width(x.address);
         y(u downto u-w+1) := convert(x.address, y(u downto u-w+1));
         u := u - w;
         w := width(x.wr_data);
         y(u downto u-w+1) := convert(x.wr_data, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB43_SB_MEM_MOSI_t) return FM_SB43_SB_MEM_MOSI_t is
      variable y : FM_SB43_SB_MEM_MOSI_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.clk);
         y.clk := convert(x(u to u+w-1), tpl.clk);
         u := u + w;
         w := width(tpl.enable);
         y.enable := convert(x(u to u+w-1), tpl.enable);
         u := u + w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u to u+w-1), tpl.wr_enable);
         u := u + w;
         w := width(tpl.address);
         y.address := convert(x(u to u+w-1), tpl.address);
         u := u + w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u to u+w-1), tpl.wr_data);
      else
         w := width(tpl.clk);
         y.clk := convert(x(u downto u-w+1), tpl.clk);
         u := u - w;
         w := width(tpl.enable);
         y.enable := convert(x(u downto u-w+1), tpl.enable);
         u := u - w;
         w := width(tpl.wr_enable);
         y.wr_enable := convert(x(u downto u-w+1), tpl.wr_enable);
         u := u - w;
         w := width(tpl.address);
         y.address := convert(x(u downto u-w+1), tpl.address);
         u := u - w;
         w := width(tpl.wr_data);
         y.wr_data := convert(x(u downto u-w+1), tpl.wr_data);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB43_SB_MEM_MOSI_t) return FM_SB43_SB_MEM_MOSI_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB43_SB_MEM_MISO_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.rd_data);
      w := w + width(x.rd_data_valid);
      return w;
   end function width;
   function convert(x: FM_SB43_SB_MEM_MISO_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.rd_data);
         y(u to u+w-1) := convert(x.rd_data, y(u to u+w-1));
         u := u + w;
         w := width(x.rd_data_valid);
         y(u to u+w-1) := convert(x.rd_data_valid, y(u to u+w-1));
      else
         w := width(x.rd_data);
         y(u downto u-w+1) := convert(x.rd_data, y(u downto u-w+1));
         u := u - w;
         w := width(x.rd_data_valid);
         y(u downto u-w+1) := convert(x.rd_data_valid, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB43_SB_MEM_MISO_t) return FM_SB43_SB_MEM_MISO_t is
      variable y : FM_SB43_SB_MEM_MISO_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u to u+w-1), tpl.rd_data);
         u := u + w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u to u+w-1), tpl.rd_data_valid);
      else
         w := width(tpl.rd_data);
         y.rd_data := convert(x(u downto u-w+1), tpl.rd_data);
         u := u - w;
         w := width(tpl.rd_data_valid);
         y.rd_data_valid := convert(x(u downto u-w+1), tpl.rd_data_valid);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB43_SB_MEM_MISO_t) return FM_SB43_SB_MEM_MISO_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB43_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB43_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB43_MON_t) return FM_SB43_MON_t is
      variable y : FM_SB43_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB43_MON_t) return FM_SB43_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_SB43_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB_MEM);
      return w;
   end function width;
   function convert(x: FM_SB43_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB_MEM);
         y(u to u+w-1) := convert(x.SB_MEM, y(u to u+w-1));
      else
         w := width(x.SB_MEM);
         y(u downto u-w+1) := convert(x.SB_MEM, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_SB43_CTRL_t) return FM_SB43_CTRL_t is
      variable y : FM_SB43_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u to u+w-1), tpl.SB_MEM);
      else
         w := width(tpl.SB_MEM);
         y.SB_MEM := convert(x(u downto u-w+1), tpl.SB_MEM);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_SB43_CTRL_t) return FM_SB43_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_MON_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB0);
      w := w + width(x.SB1);
      w := w + width(x.SB2);
      w := w + width(x.SB3);
      w := w + width(x.SB4);
      w := w + width(x.SB5);
      w := w + width(x.SB6);
      w := w + width(x.SB7);
      w := w + width(x.SB8);
      w := w + width(x.SB9);
      w := w + width(x.SB10);
      w := w + width(x.SB11);
      w := w + width(x.SB12);
      w := w + width(x.SB13);
      w := w + width(x.SB14);
      w := w + width(x.SB15);
      w := w + width(x.SB16);
      w := w + width(x.SB17);
      w := w + width(x.SB18);
      w := w + width(x.SB19);
      w := w + width(x.SB20);
      w := w + width(x.SB21);
      w := w + width(x.SB22);
      w := w + width(x.SB23);
      w := w + width(x.SB24);
      w := w + width(x.SB25);
      w := w + width(x.SB26);
      w := w + width(x.SB27);
      w := w + width(x.SB28);
      w := w + width(x.SB29);
      w := w + width(x.SB30);
      w := w + width(x.SB31);
      w := w + width(x.SB32);
      w := w + width(x.SB33);
      w := w + width(x.SB34);
      w := w + width(x.SB35);
      w := w + width(x.SB36);
      w := w + width(x.SB37);
      w := w + width(x.SB38);
      w := w + width(x.SB39);
      w := w + width(x.SB40);
      w := w + width(x.SB41);
      w := w + width(x.SB42);
      w := w + width(x.SB43);
      return w;
   end function width;
   function convert(x: FM_MON_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB0);
         y(u to u+w-1) := convert(x.SB0, y(u to u+w-1));
         u := u + w;
         w := width(x.SB1);
         y(u to u+w-1) := convert(x.SB1, y(u to u+w-1));
         u := u + w;
         w := width(x.SB2);
         y(u to u+w-1) := convert(x.SB2, y(u to u+w-1));
         u := u + w;
         w := width(x.SB3);
         y(u to u+w-1) := convert(x.SB3, y(u to u+w-1));
         u := u + w;
         w := width(x.SB4);
         y(u to u+w-1) := convert(x.SB4, y(u to u+w-1));
         u := u + w;
         w := width(x.SB5);
         y(u to u+w-1) := convert(x.SB5, y(u to u+w-1));
         u := u + w;
         w := width(x.SB6);
         y(u to u+w-1) := convert(x.SB6, y(u to u+w-1));
         u := u + w;
         w := width(x.SB7);
         y(u to u+w-1) := convert(x.SB7, y(u to u+w-1));
         u := u + w;
         w := width(x.SB8);
         y(u to u+w-1) := convert(x.SB8, y(u to u+w-1));
         u := u + w;
         w := width(x.SB9);
         y(u to u+w-1) := convert(x.SB9, y(u to u+w-1));
         u := u + w;
         w := width(x.SB10);
         y(u to u+w-1) := convert(x.SB10, y(u to u+w-1));
         u := u + w;
         w := width(x.SB11);
         y(u to u+w-1) := convert(x.SB11, y(u to u+w-1));
         u := u + w;
         w := width(x.SB12);
         y(u to u+w-1) := convert(x.SB12, y(u to u+w-1));
         u := u + w;
         w := width(x.SB13);
         y(u to u+w-1) := convert(x.SB13, y(u to u+w-1));
         u := u + w;
         w := width(x.SB14);
         y(u to u+w-1) := convert(x.SB14, y(u to u+w-1));
         u := u + w;
         w := width(x.SB15);
         y(u to u+w-1) := convert(x.SB15, y(u to u+w-1));
         u := u + w;
         w := width(x.SB16);
         y(u to u+w-1) := convert(x.SB16, y(u to u+w-1));
         u := u + w;
         w := width(x.SB17);
         y(u to u+w-1) := convert(x.SB17, y(u to u+w-1));
         u := u + w;
         w := width(x.SB18);
         y(u to u+w-1) := convert(x.SB18, y(u to u+w-1));
         u := u + w;
         w := width(x.SB19);
         y(u to u+w-1) := convert(x.SB19, y(u to u+w-1));
         u := u + w;
         w := width(x.SB20);
         y(u to u+w-1) := convert(x.SB20, y(u to u+w-1));
         u := u + w;
         w := width(x.SB21);
         y(u to u+w-1) := convert(x.SB21, y(u to u+w-1));
         u := u + w;
         w := width(x.SB22);
         y(u to u+w-1) := convert(x.SB22, y(u to u+w-1));
         u := u + w;
         w := width(x.SB23);
         y(u to u+w-1) := convert(x.SB23, y(u to u+w-1));
         u := u + w;
         w := width(x.SB24);
         y(u to u+w-1) := convert(x.SB24, y(u to u+w-1));
         u := u + w;
         w := width(x.SB25);
         y(u to u+w-1) := convert(x.SB25, y(u to u+w-1));
         u := u + w;
         w := width(x.SB26);
         y(u to u+w-1) := convert(x.SB26, y(u to u+w-1));
         u := u + w;
         w := width(x.SB27);
         y(u to u+w-1) := convert(x.SB27, y(u to u+w-1));
         u := u + w;
         w := width(x.SB28);
         y(u to u+w-1) := convert(x.SB28, y(u to u+w-1));
         u := u + w;
         w := width(x.SB29);
         y(u to u+w-1) := convert(x.SB29, y(u to u+w-1));
         u := u + w;
         w := width(x.SB30);
         y(u to u+w-1) := convert(x.SB30, y(u to u+w-1));
         u := u + w;
         w := width(x.SB31);
         y(u to u+w-1) := convert(x.SB31, y(u to u+w-1));
         u := u + w;
         w := width(x.SB32);
         y(u to u+w-1) := convert(x.SB32, y(u to u+w-1));
         u := u + w;
         w := width(x.SB33);
         y(u to u+w-1) := convert(x.SB33, y(u to u+w-1));
         u := u + w;
         w := width(x.SB34);
         y(u to u+w-1) := convert(x.SB34, y(u to u+w-1));
         u := u + w;
         w := width(x.SB35);
         y(u to u+w-1) := convert(x.SB35, y(u to u+w-1));
         u := u + w;
         w := width(x.SB36);
         y(u to u+w-1) := convert(x.SB36, y(u to u+w-1));
         u := u + w;
         w := width(x.SB37);
         y(u to u+w-1) := convert(x.SB37, y(u to u+w-1));
         u := u + w;
         w := width(x.SB38);
         y(u to u+w-1) := convert(x.SB38, y(u to u+w-1));
         u := u + w;
         w := width(x.SB39);
         y(u to u+w-1) := convert(x.SB39, y(u to u+w-1));
         u := u + w;
         w := width(x.SB40);
         y(u to u+w-1) := convert(x.SB40, y(u to u+w-1));
         u := u + w;
         w := width(x.SB41);
         y(u to u+w-1) := convert(x.SB41, y(u to u+w-1));
         u := u + w;
         w := width(x.SB42);
         y(u to u+w-1) := convert(x.SB42, y(u to u+w-1));
         u := u + w;
         w := width(x.SB43);
         y(u to u+w-1) := convert(x.SB43, y(u to u+w-1));
      else
         w := width(x.SB0);
         y(u downto u-w+1) := convert(x.SB0, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB1);
         y(u downto u-w+1) := convert(x.SB1, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB2);
         y(u downto u-w+1) := convert(x.SB2, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB3);
         y(u downto u-w+1) := convert(x.SB3, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB4);
         y(u downto u-w+1) := convert(x.SB4, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB5);
         y(u downto u-w+1) := convert(x.SB5, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB6);
         y(u downto u-w+1) := convert(x.SB6, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB7);
         y(u downto u-w+1) := convert(x.SB7, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB8);
         y(u downto u-w+1) := convert(x.SB8, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB9);
         y(u downto u-w+1) := convert(x.SB9, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB10);
         y(u downto u-w+1) := convert(x.SB10, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB11);
         y(u downto u-w+1) := convert(x.SB11, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB12);
         y(u downto u-w+1) := convert(x.SB12, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB13);
         y(u downto u-w+1) := convert(x.SB13, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB14);
         y(u downto u-w+1) := convert(x.SB14, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB15);
         y(u downto u-w+1) := convert(x.SB15, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB16);
         y(u downto u-w+1) := convert(x.SB16, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB17);
         y(u downto u-w+1) := convert(x.SB17, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB18);
         y(u downto u-w+1) := convert(x.SB18, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB19);
         y(u downto u-w+1) := convert(x.SB19, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB20);
         y(u downto u-w+1) := convert(x.SB20, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB21);
         y(u downto u-w+1) := convert(x.SB21, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB22);
         y(u downto u-w+1) := convert(x.SB22, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB23);
         y(u downto u-w+1) := convert(x.SB23, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB24);
         y(u downto u-w+1) := convert(x.SB24, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB25);
         y(u downto u-w+1) := convert(x.SB25, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB26);
         y(u downto u-w+1) := convert(x.SB26, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB27);
         y(u downto u-w+1) := convert(x.SB27, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB28);
         y(u downto u-w+1) := convert(x.SB28, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB29);
         y(u downto u-w+1) := convert(x.SB29, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB30);
         y(u downto u-w+1) := convert(x.SB30, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB31);
         y(u downto u-w+1) := convert(x.SB31, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB32);
         y(u downto u-w+1) := convert(x.SB32, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB33);
         y(u downto u-w+1) := convert(x.SB33, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB34);
         y(u downto u-w+1) := convert(x.SB34, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB35);
         y(u downto u-w+1) := convert(x.SB35, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB36);
         y(u downto u-w+1) := convert(x.SB36, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB37);
         y(u downto u-w+1) := convert(x.SB37, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB38);
         y(u downto u-w+1) := convert(x.SB38, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB39);
         y(u downto u-w+1) := convert(x.SB39, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB40);
         y(u downto u-w+1) := convert(x.SB40, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB41);
         y(u downto u-w+1) := convert(x.SB41, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB42);
         y(u downto u-w+1) := convert(x.SB42, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB43);
         y(u downto u-w+1) := convert(x.SB43, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_MON_t) return FM_MON_t is
      variable y : FM_MON_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB0);
         y.SB0 := convert(x(u to u+w-1), tpl.SB0);
         u := u + w;
         w := width(tpl.SB1);
         y.SB1 := convert(x(u to u+w-1), tpl.SB1);
         u := u + w;
         w := width(tpl.SB2);
         y.SB2 := convert(x(u to u+w-1), tpl.SB2);
         u := u + w;
         w := width(tpl.SB3);
         y.SB3 := convert(x(u to u+w-1), tpl.SB3);
         u := u + w;
         w := width(tpl.SB4);
         y.SB4 := convert(x(u to u+w-1), tpl.SB4);
         u := u + w;
         w := width(tpl.SB5);
         y.SB5 := convert(x(u to u+w-1), tpl.SB5);
         u := u + w;
         w := width(tpl.SB6);
         y.SB6 := convert(x(u to u+w-1), tpl.SB6);
         u := u + w;
         w := width(tpl.SB7);
         y.SB7 := convert(x(u to u+w-1), tpl.SB7);
         u := u + w;
         w := width(tpl.SB8);
         y.SB8 := convert(x(u to u+w-1), tpl.SB8);
         u := u + w;
         w := width(tpl.SB9);
         y.SB9 := convert(x(u to u+w-1), tpl.SB9);
         u := u + w;
         w := width(tpl.SB10);
         y.SB10 := convert(x(u to u+w-1), tpl.SB10);
         u := u + w;
         w := width(tpl.SB11);
         y.SB11 := convert(x(u to u+w-1), tpl.SB11);
         u := u + w;
         w := width(tpl.SB12);
         y.SB12 := convert(x(u to u+w-1), tpl.SB12);
         u := u + w;
         w := width(tpl.SB13);
         y.SB13 := convert(x(u to u+w-1), tpl.SB13);
         u := u + w;
         w := width(tpl.SB14);
         y.SB14 := convert(x(u to u+w-1), tpl.SB14);
         u := u + w;
         w := width(tpl.SB15);
         y.SB15 := convert(x(u to u+w-1), tpl.SB15);
         u := u + w;
         w := width(tpl.SB16);
         y.SB16 := convert(x(u to u+w-1), tpl.SB16);
         u := u + w;
         w := width(tpl.SB17);
         y.SB17 := convert(x(u to u+w-1), tpl.SB17);
         u := u + w;
         w := width(tpl.SB18);
         y.SB18 := convert(x(u to u+w-1), tpl.SB18);
         u := u + w;
         w := width(tpl.SB19);
         y.SB19 := convert(x(u to u+w-1), tpl.SB19);
         u := u + w;
         w := width(tpl.SB20);
         y.SB20 := convert(x(u to u+w-1), tpl.SB20);
         u := u + w;
         w := width(tpl.SB21);
         y.SB21 := convert(x(u to u+w-1), tpl.SB21);
         u := u + w;
         w := width(tpl.SB22);
         y.SB22 := convert(x(u to u+w-1), tpl.SB22);
         u := u + w;
         w := width(tpl.SB23);
         y.SB23 := convert(x(u to u+w-1), tpl.SB23);
         u := u + w;
         w := width(tpl.SB24);
         y.SB24 := convert(x(u to u+w-1), tpl.SB24);
         u := u + w;
         w := width(tpl.SB25);
         y.SB25 := convert(x(u to u+w-1), tpl.SB25);
         u := u + w;
         w := width(tpl.SB26);
         y.SB26 := convert(x(u to u+w-1), tpl.SB26);
         u := u + w;
         w := width(tpl.SB27);
         y.SB27 := convert(x(u to u+w-1), tpl.SB27);
         u := u + w;
         w := width(tpl.SB28);
         y.SB28 := convert(x(u to u+w-1), tpl.SB28);
         u := u + w;
         w := width(tpl.SB29);
         y.SB29 := convert(x(u to u+w-1), tpl.SB29);
         u := u + w;
         w := width(tpl.SB30);
         y.SB30 := convert(x(u to u+w-1), tpl.SB30);
         u := u + w;
         w := width(tpl.SB31);
         y.SB31 := convert(x(u to u+w-1), tpl.SB31);
         u := u + w;
         w := width(tpl.SB32);
         y.SB32 := convert(x(u to u+w-1), tpl.SB32);
         u := u + w;
         w := width(tpl.SB33);
         y.SB33 := convert(x(u to u+w-1), tpl.SB33);
         u := u + w;
         w := width(tpl.SB34);
         y.SB34 := convert(x(u to u+w-1), tpl.SB34);
         u := u + w;
         w := width(tpl.SB35);
         y.SB35 := convert(x(u to u+w-1), tpl.SB35);
         u := u + w;
         w := width(tpl.SB36);
         y.SB36 := convert(x(u to u+w-1), tpl.SB36);
         u := u + w;
         w := width(tpl.SB37);
         y.SB37 := convert(x(u to u+w-1), tpl.SB37);
         u := u + w;
         w := width(tpl.SB38);
         y.SB38 := convert(x(u to u+w-1), tpl.SB38);
         u := u + w;
         w := width(tpl.SB39);
         y.SB39 := convert(x(u to u+w-1), tpl.SB39);
         u := u + w;
         w := width(tpl.SB40);
         y.SB40 := convert(x(u to u+w-1), tpl.SB40);
         u := u + w;
         w := width(tpl.SB41);
         y.SB41 := convert(x(u to u+w-1), tpl.SB41);
         u := u + w;
         w := width(tpl.SB42);
         y.SB42 := convert(x(u to u+w-1), tpl.SB42);
         u := u + w;
         w := width(tpl.SB43);
         y.SB43 := convert(x(u to u+w-1), tpl.SB43);
      else
         w := width(tpl.SB0);
         y.SB0 := convert(x(u downto u-w+1), tpl.SB0);
         u := u - w;
         w := width(tpl.SB1);
         y.SB1 := convert(x(u downto u-w+1), tpl.SB1);
         u := u - w;
         w := width(tpl.SB2);
         y.SB2 := convert(x(u downto u-w+1), tpl.SB2);
         u := u - w;
         w := width(tpl.SB3);
         y.SB3 := convert(x(u downto u-w+1), tpl.SB3);
         u := u - w;
         w := width(tpl.SB4);
         y.SB4 := convert(x(u downto u-w+1), tpl.SB4);
         u := u - w;
         w := width(tpl.SB5);
         y.SB5 := convert(x(u downto u-w+1), tpl.SB5);
         u := u - w;
         w := width(tpl.SB6);
         y.SB6 := convert(x(u downto u-w+1), tpl.SB6);
         u := u - w;
         w := width(tpl.SB7);
         y.SB7 := convert(x(u downto u-w+1), tpl.SB7);
         u := u - w;
         w := width(tpl.SB8);
         y.SB8 := convert(x(u downto u-w+1), tpl.SB8);
         u := u - w;
         w := width(tpl.SB9);
         y.SB9 := convert(x(u downto u-w+1), tpl.SB9);
         u := u - w;
         w := width(tpl.SB10);
         y.SB10 := convert(x(u downto u-w+1), tpl.SB10);
         u := u - w;
         w := width(tpl.SB11);
         y.SB11 := convert(x(u downto u-w+1), tpl.SB11);
         u := u - w;
         w := width(tpl.SB12);
         y.SB12 := convert(x(u downto u-w+1), tpl.SB12);
         u := u - w;
         w := width(tpl.SB13);
         y.SB13 := convert(x(u downto u-w+1), tpl.SB13);
         u := u - w;
         w := width(tpl.SB14);
         y.SB14 := convert(x(u downto u-w+1), tpl.SB14);
         u := u - w;
         w := width(tpl.SB15);
         y.SB15 := convert(x(u downto u-w+1), tpl.SB15);
         u := u - w;
         w := width(tpl.SB16);
         y.SB16 := convert(x(u downto u-w+1), tpl.SB16);
         u := u - w;
         w := width(tpl.SB17);
         y.SB17 := convert(x(u downto u-w+1), tpl.SB17);
         u := u - w;
         w := width(tpl.SB18);
         y.SB18 := convert(x(u downto u-w+1), tpl.SB18);
         u := u - w;
         w := width(tpl.SB19);
         y.SB19 := convert(x(u downto u-w+1), tpl.SB19);
         u := u - w;
         w := width(tpl.SB20);
         y.SB20 := convert(x(u downto u-w+1), tpl.SB20);
         u := u - w;
         w := width(tpl.SB21);
         y.SB21 := convert(x(u downto u-w+1), tpl.SB21);
         u := u - w;
         w := width(tpl.SB22);
         y.SB22 := convert(x(u downto u-w+1), tpl.SB22);
         u := u - w;
         w := width(tpl.SB23);
         y.SB23 := convert(x(u downto u-w+1), tpl.SB23);
         u := u - w;
         w := width(tpl.SB24);
         y.SB24 := convert(x(u downto u-w+1), tpl.SB24);
         u := u - w;
         w := width(tpl.SB25);
         y.SB25 := convert(x(u downto u-w+1), tpl.SB25);
         u := u - w;
         w := width(tpl.SB26);
         y.SB26 := convert(x(u downto u-w+1), tpl.SB26);
         u := u - w;
         w := width(tpl.SB27);
         y.SB27 := convert(x(u downto u-w+1), tpl.SB27);
         u := u - w;
         w := width(tpl.SB28);
         y.SB28 := convert(x(u downto u-w+1), tpl.SB28);
         u := u - w;
         w := width(tpl.SB29);
         y.SB29 := convert(x(u downto u-w+1), tpl.SB29);
         u := u - w;
         w := width(tpl.SB30);
         y.SB30 := convert(x(u downto u-w+1), tpl.SB30);
         u := u - w;
         w := width(tpl.SB31);
         y.SB31 := convert(x(u downto u-w+1), tpl.SB31);
         u := u - w;
         w := width(tpl.SB32);
         y.SB32 := convert(x(u downto u-w+1), tpl.SB32);
         u := u - w;
         w := width(tpl.SB33);
         y.SB33 := convert(x(u downto u-w+1), tpl.SB33);
         u := u - w;
         w := width(tpl.SB34);
         y.SB34 := convert(x(u downto u-w+1), tpl.SB34);
         u := u - w;
         w := width(tpl.SB35);
         y.SB35 := convert(x(u downto u-w+1), tpl.SB35);
         u := u - w;
         w := width(tpl.SB36);
         y.SB36 := convert(x(u downto u-w+1), tpl.SB36);
         u := u - w;
         w := width(tpl.SB37);
         y.SB37 := convert(x(u downto u-w+1), tpl.SB37);
         u := u - w;
         w := width(tpl.SB38);
         y.SB38 := convert(x(u downto u-w+1), tpl.SB38);
         u := u - w;
         w := width(tpl.SB39);
         y.SB39 := convert(x(u downto u-w+1), tpl.SB39);
         u := u - w;
         w := width(tpl.SB40);
         y.SB40 := convert(x(u downto u-w+1), tpl.SB40);
         u := u - w;
         w := width(tpl.SB41);
         y.SB41 := convert(x(u downto u-w+1), tpl.SB41);
         u := u - w;
         w := width(tpl.SB42);
         y.SB42 := convert(x(u downto u-w+1), tpl.SB42);
         u := u - w;
         w := width(tpl.SB43);
         y.SB43 := convert(x(u downto u-w+1), tpl.SB43);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_MON_t) return FM_MON_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

   function width(x: FM_CTRL_t) return natural is
      variable w : natural := 0;
   begin
      w := w + width(x.SB0);
      w := w + width(x.SB1);
      w := w + width(x.SB2);
      w := w + width(x.SB3);
      w := w + width(x.SB4);
      w := w + width(x.SB5);
      w := w + width(x.SB6);
      w := w + width(x.SB7);
      w := w + width(x.SB8);
      w := w + width(x.SB9);
      w := w + width(x.SB10);
      w := w + width(x.SB11);
      w := w + width(x.SB12);
      w := w + width(x.SB13);
      w := w + width(x.SB14);
      w := w + width(x.SB15);
      w := w + width(x.SPY_CTRL);
      w := w + width(x.SB16);
      w := w + width(x.FREEZE_MASK_0);
      w := w + width(x.FREEZE_MASK_1);
      w := w + width(x.PLAYBACK_MASK_0);
      w := w + width(x.PLAYBACK_MASK_1);
      w := w + width(x.SB17);
      w := w + width(x.SB18);
      w := w + width(x.SB19);
      w := w + width(x.SB20);
      w := w + width(x.SB21);
      w := w + width(x.SB22);
      w := w + width(x.SB23);
      w := w + width(x.SB24);
      w := w + width(x.SB25);
      w := w + width(x.SB26);
      w := w + width(x.SB27);
      w := w + width(x.SB28);
      w := w + width(x.SB29);
      w := w + width(x.SB30);
      w := w + width(x.SB31);
      w := w + width(x.SB32);
      w := w + width(x.SB33);
      w := w + width(x.SB34);
      w := w + width(x.SB35);
      w := w + width(x.SB36);
      w := w + width(x.SB37);
      w := w + width(x.SB38);
      w := w + width(x.SB39);
      w := w + width(x.SB40);
      w := w + width(x.SB41);
      w := w + width(x.SB42);
      w := w + width(x.SB43);
      return w;
   end function width;
   function convert(x: FM_CTRL_t; tpl: std_logic_vector) return std_logic_vector is
      variable y : std_logic_vector(tpl'range);
      variable w : integer;
      variable u : integer := tpl'left;
   begin
      if tpl'ascending then
         w := width(x.SB0);
         y(u to u+w-1) := convert(x.SB0, y(u to u+w-1));
         u := u + w;
         w := width(x.SB1);
         y(u to u+w-1) := convert(x.SB1, y(u to u+w-1));
         u := u + w;
         w := width(x.SB2);
         y(u to u+w-1) := convert(x.SB2, y(u to u+w-1));
         u := u + w;
         w := width(x.SB3);
         y(u to u+w-1) := convert(x.SB3, y(u to u+w-1));
         u := u + w;
         w := width(x.SB4);
         y(u to u+w-1) := convert(x.SB4, y(u to u+w-1));
         u := u + w;
         w := width(x.SB5);
         y(u to u+w-1) := convert(x.SB5, y(u to u+w-1));
         u := u + w;
         w := width(x.SB6);
         y(u to u+w-1) := convert(x.SB6, y(u to u+w-1));
         u := u + w;
         w := width(x.SB7);
         y(u to u+w-1) := convert(x.SB7, y(u to u+w-1));
         u := u + w;
         w := width(x.SB8);
         y(u to u+w-1) := convert(x.SB8, y(u to u+w-1));
         u := u + w;
         w := width(x.SB9);
         y(u to u+w-1) := convert(x.SB9, y(u to u+w-1));
         u := u + w;
         w := width(x.SB10);
         y(u to u+w-1) := convert(x.SB10, y(u to u+w-1));
         u := u + w;
         w := width(x.SB11);
         y(u to u+w-1) := convert(x.SB11, y(u to u+w-1));
         u := u + w;
         w := width(x.SB12);
         y(u to u+w-1) := convert(x.SB12, y(u to u+w-1));
         u := u + w;
         w := width(x.SB13);
         y(u to u+w-1) := convert(x.SB13, y(u to u+w-1));
         u := u + w;
         w := width(x.SB14);
         y(u to u+w-1) := convert(x.SB14, y(u to u+w-1));
         u := u + w;
         w := width(x.SB15);
         y(u to u+w-1) := convert(x.SB15, y(u to u+w-1));
         u := u + w;
         w := width(x.SPY_CTRL);
         y(u to u+w-1) := convert(x.SPY_CTRL, y(u to u+w-1));
         u := u + w;
         w := width(x.SB16);
         y(u to u+w-1) := convert(x.SB16, y(u to u+w-1));
         u := u + w;
         w := width(x.FREEZE_MASK_0);
         y(u to u+w-1) := convert(x.FREEZE_MASK_0, y(u to u+w-1));
         u := u + w;
         w := width(x.FREEZE_MASK_1);
         y(u to u+w-1) := convert(x.FREEZE_MASK_1, y(u to u+w-1));
         u := u + w;
         w := width(x.PLAYBACK_MASK_0);
         y(u to u+w-1) := convert(x.PLAYBACK_MASK_0, y(u to u+w-1));
         u := u + w;
         w := width(x.PLAYBACK_MASK_1);
         y(u to u+w-1) := convert(x.PLAYBACK_MASK_1, y(u to u+w-1));
         u := u + w;
         w := width(x.SB17);
         y(u to u+w-1) := convert(x.SB17, y(u to u+w-1));
         u := u + w;
         w := width(x.SB18);
         y(u to u+w-1) := convert(x.SB18, y(u to u+w-1));
         u := u + w;
         w := width(x.SB19);
         y(u to u+w-1) := convert(x.SB19, y(u to u+w-1));
         u := u + w;
         w := width(x.SB20);
         y(u to u+w-1) := convert(x.SB20, y(u to u+w-1));
         u := u + w;
         w := width(x.SB21);
         y(u to u+w-1) := convert(x.SB21, y(u to u+w-1));
         u := u + w;
         w := width(x.SB22);
         y(u to u+w-1) := convert(x.SB22, y(u to u+w-1));
         u := u + w;
         w := width(x.SB23);
         y(u to u+w-1) := convert(x.SB23, y(u to u+w-1));
         u := u + w;
         w := width(x.SB24);
         y(u to u+w-1) := convert(x.SB24, y(u to u+w-1));
         u := u + w;
         w := width(x.SB25);
         y(u to u+w-1) := convert(x.SB25, y(u to u+w-1));
         u := u + w;
         w := width(x.SB26);
         y(u to u+w-1) := convert(x.SB26, y(u to u+w-1));
         u := u + w;
         w := width(x.SB27);
         y(u to u+w-1) := convert(x.SB27, y(u to u+w-1));
         u := u + w;
         w := width(x.SB28);
         y(u to u+w-1) := convert(x.SB28, y(u to u+w-1));
         u := u + w;
         w := width(x.SB29);
         y(u to u+w-1) := convert(x.SB29, y(u to u+w-1));
         u := u + w;
         w := width(x.SB30);
         y(u to u+w-1) := convert(x.SB30, y(u to u+w-1));
         u := u + w;
         w := width(x.SB31);
         y(u to u+w-1) := convert(x.SB31, y(u to u+w-1));
         u := u + w;
         w := width(x.SB32);
         y(u to u+w-1) := convert(x.SB32, y(u to u+w-1));
         u := u + w;
         w := width(x.SB33);
         y(u to u+w-1) := convert(x.SB33, y(u to u+w-1));
         u := u + w;
         w := width(x.SB34);
         y(u to u+w-1) := convert(x.SB34, y(u to u+w-1));
         u := u + w;
         w := width(x.SB35);
         y(u to u+w-1) := convert(x.SB35, y(u to u+w-1));
         u := u + w;
         w := width(x.SB36);
         y(u to u+w-1) := convert(x.SB36, y(u to u+w-1));
         u := u + w;
         w := width(x.SB37);
         y(u to u+w-1) := convert(x.SB37, y(u to u+w-1));
         u := u + w;
         w := width(x.SB38);
         y(u to u+w-1) := convert(x.SB38, y(u to u+w-1));
         u := u + w;
         w := width(x.SB39);
         y(u to u+w-1) := convert(x.SB39, y(u to u+w-1));
         u := u + w;
         w := width(x.SB40);
         y(u to u+w-1) := convert(x.SB40, y(u to u+w-1));
         u := u + w;
         w := width(x.SB41);
         y(u to u+w-1) := convert(x.SB41, y(u to u+w-1));
         u := u + w;
         w := width(x.SB42);
         y(u to u+w-1) := convert(x.SB42, y(u to u+w-1));
         u := u + w;
         w := width(x.SB43);
         y(u to u+w-1) := convert(x.SB43, y(u to u+w-1));
      else
         w := width(x.SB0);
         y(u downto u-w+1) := convert(x.SB0, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB1);
         y(u downto u-w+1) := convert(x.SB1, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB2);
         y(u downto u-w+1) := convert(x.SB2, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB3);
         y(u downto u-w+1) := convert(x.SB3, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB4);
         y(u downto u-w+1) := convert(x.SB4, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB5);
         y(u downto u-w+1) := convert(x.SB5, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB6);
         y(u downto u-w+1) := convert(x.SB6, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB7);
         y(u downto u-w+1) := convert(x.SB7, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB8);
         y(u downto u-w+1) := convert(x.SB8, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB9);
         y(u downto u-w+1) := convert(x.SB9, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB10);
         y(u downto u-w+1) := convert(x.SB10, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB11);
         y(u downto u-w+1) := convert(x.SB11, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB12);
         y(u downto u-w+1) := convert(x.SB12, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB13);
         y(u downto u-w+1) := convert(x.SB13, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB14);
         y(u downto u-w+1) := convert(x.SB14, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB15);
         y(u downto u-w+1) := convert(x.SB15, y(u downto u-w+1));
         u := u - w;
         w := width(x.SPY_CTRL);
         y(u downto u-w+1) := convert(x.SPY_CTRL, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB16);
         y(u downto u-w+1) := convert(x.SB16, y(u downto u-w+1));
         u := u - w;
         w := width(x.FREEZE_MASK_0);
         y(u downto u-w+1) := convert(x.FREEZE_MASK_0, y(u downto u-w+1));
         u := u - w;
         w := width(x.FREEZE_MASK_1);
         y(u downto u-w+1) := convert(x.FREEZE_MASK_1, y(u downto u-w+1));
         u := u - w;
         w := width(x.PLAYBACK_MASK_0);
         y(u downto u-w+1) := convert(x.PLAYBACK_MASK_0, y(u downto u-w+1));
         u := u - w;
         w := width(x.PLAYBACK_MASK_1);
         y(u downto u-w+1) := convert(x.PLAYBACK_MASK_1, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB17);
         y(u downto u-w+1) := convert(x.SB17, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB18);
         y(u downto u-w+1) := convert(x.SB18, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB19);
         y(u downto u-w+1) := convert(x.SB19, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB20);
         y(u downto u-w+1) := convert(x.SB20, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB21);
         y(u downto u-w+1) := convert(x.SB21, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB22);
         y(u downto u-w+1) := convert(x.SB22, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB23);
         y(u downto u-w+1) := convert(x.SB23, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB24);
         y(u downto u-w+1) := convert(x.SB24, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB25);
         y(u downto u-w+1) := convert(x.SB25, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB26);
         y(u downto u-w+1) := convert(x.SB26, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB27);
         y(u downto u-w+1) := convert(x.SB27, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB28);
         y(u downto u-w+1) := convert(x.SB28, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB29);
         y(u downto u-w+1) := convert(x.SB29, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB30);
         y(u downto u-w+1) := convert(x.SB30, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB31);
         y(u downto u-w+1) := convert(x.SB31, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB32);
         y(u downto u-w+1) := convert(x.SB32, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB33);
         y(u downto u-w+1) := convert(x.SB33, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB34);
         y(u downto u-w+1) := convert(x.SB34, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB35);
         y(u downto u-w+1) := convert(x.SB35, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB36);
         y(u downto u-w+1) := convert(x.SB36, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB37);
         y(u downto u-w+1) := convert(x.SB37, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB38);
         y(u downto u-w+1) := convert(x.SB38, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB39);
         y(u downto u-w+1) := convert(x.SB39, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB40);
         y(u downto u-w+1) := convert(x.SB40, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB41);
         y(u downto u-w+1) := convert(x.SB41, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB42);
         y(u downto u-w+1) := convert(x.SB42, y(u downto u-w+1));
         u := u - w;
         w := width(x.SB43);
         y(u downto u-w+1) := convert(x.SB43, y(u downto u-w+1));
      end if;
      return y;
   end function convert;
   function convert(x: std_logic_vector; tpl: FM_CTRL_t) return FM_CTRL_t is
      variable y : FM_CTRL_t;
      variable w : integer;
      variable u : integer := x'left;
   begin
      if x'ascending then
         w := width(tpl.SB0);
         y.SB0 := convert(x(u to u+w-1), tpl.SB0);
         u := u + w;
         w := width(tpl.SB1);
         y.SB1 := convert(x(u to u+w-1), tpl.SB1);
         u := u + w;
         w := width(tpl.SB2);
         y.SB2 := convert(x(u to u+w-1), tpl.SB2);
         u := u + w;
         w := width(tpl.SB3);
         y.SB3 := convert(x(u to u+w-1), tpl.SB3);
         u := u + w;
         w := width(tpl.SB4);
         y.SB4 := convert(x(u to u+w-1), tpl.SB4);
         u := u + w;
         w := width(tpl.SB5);
         y.SB5 := convert(x(u to u+w-1), tpl.SB5);
         u := u + w;
         w := width(tpl.SB6);
         y.SB6 := convert(x(u to u+w-1), tpl.SB6);
         u := u + w;
         w := width(tpl.SB7);
         y.SB7 := convert(x(u to u+w-1), tpl.SB7);
         u := u + w;
         w := width(tpl.SB8);
         y.SB8 := convert(x(u to u+w-1), tpl.SB8);
         u := u + w;
         w := width(tpl.SB9);
         y.SB9 := convert(x(u to u+w-1), tpl.SB9);
         u := u + w;
         w := width(tpl.SB10);
         y.SB10 := convert(x(u to u+w-1), tpl.SB10);
         u := u + w;
         w := width(tpl.SB11);
         y.SB11 := convert(x(u to u+w-1), tpl.SB11);
         u := u + w;
         w := width(tpl.SB12);
         y.SB12 := convert(x(u to u+w-1), tpl.SB12);
         u := u + w;
         w := width(tpl.SB13);
         y.SB13 := convert(x(u to u+w-1), tpl.SB13);
         u := u + w;
         w := width(tpl.SB14);
         y.SB14 := convert(x(u to u+w-1), tpl.SB14);
         u := u + w;
         w := width(tpl.SB15);
         y.SB15 := convert(x(u to u+w-1), tpl.SB15);
         u := u + w;
         w := width(tpl.SPY_CTRL);
         y.SPY_CTRL := convert(x(u to u+w-1), tpl.SPY_CTRL);
         u := u + w;
         w := width(tpl.SB16);
         y.SB16 := convert(x(u to u+w-1), tpl.SB16);
         u := u + w;
         w := width(tpl.FREEZE_MASK_0);
         y.FREEZE_MASK_0 := convert(x(u to u+w-1), tpl.FREEZE_MASK_0);
         u := u + w;
         w := width(tpl.FREEZE_MASK_1);
         y.FREEZE_MASK_1 := convert(x(u to u+w-1), tpl.FREEZE_MASK_1);
         u := u + w;
         w := width(tpl.PLAYBACK_MASK_0);
         y.PLAYBACK_MASK_0 := convert(x(u to u+w-1), tpl.PLAYBACK_MASK_0);
         u := u + w;
         w := width(tpl.PLAYBACK_MASK_1);
         y.PLAYBACK_MASK_1 := convert(x(u to u+w-1), tpl.PLAYBACK_MASK_1);
         u := u + w;
         w := width(tpl.SB17);
         y.SB17 := convert(x(u to u+w-1), tpl.SB17);
         u := u + w;
         w := width(tpl.SB18);
         y.SB18 := convert(x(u to u+w-1), tpl.SB18);
         u := u + w;
         w := width(tpl.SB19);
         y.SB19 := convert(x(u to u+w-1), tpl.SB19);
         u := u + w;
         w := width(tpl.SB20);
         y.SB20 := convert(x(u to u+w-1), tpl.SB20);
         u := u + w;
         w := width(tpl.SB21);
         y.SB21 := convert(x(u to u+w-1), tpl.SB21);
         u := u + w;
         w := width(tpl.SB22);
         y.SB22 := convert(x(u to u+w-1), tpl.SB22);
         u := u + w;
         w := width(tpl.SB23);
         y.SB23 := convert(x(u to u+w-1), tpl.SB23);
         u := u + w;
         w := width(tpl.SB24);
         y.SB24 := convert(x(u to u+w-1), tpl.SB24);
         u := u + w;
         w := width(tpl.SB25);
         y.SB25 := convert(x(u to u+w-1), tpl.SB25);
         u := u + w;
         w := width(tpl.SB26);
         y.SB26 := convert(x(u to u+w-1), tpl.SB26);
         u := u + w;
         w := width(tpl.SB27);
         y.SB27 := convert(x(u to u+w-1), tpl.SB27);
         u := u + w;
         w := width(tpl.SB28);
         y.SB28 := convert(x(u to u+w-1), tpl.SB28);
         u := u + w;
         w := width(tpl.SB29);
         y.SB29 := convert(x(u to u+w-1), tpl.SB29);
         u := u + w;
         w := width(tpl.SB30);
         y.SB30 := convert(x(u to u+w-1), tpl.SB30);
         u := u + w;
         w := width(tpl.SB31);
         y.SB31 := convert(x(u to u+w-1), tpl.SB31);
         u := u + w;
         w := width(tpl.SB32);
         y.SB32 := convert(x(u to u+w-1), tpl.SB32);
         u := u + w;
         w := width(tpl.SB33);
         y.SB33 := convert(x(u to u+w-1), tpl.SB33);
         u := u + w;
         w := width(tpl.SB34);
         y.SB34 := convert(x(u to u+w-1), tpl.SB34);
         u := u + w;
         w := width(tpl.SB35);
         y.SB35 := convert(x(u to u+w-1), tpl.SB35);
         u := u + w;
         w := width(tpl.SB36);
         y.SB36 := convert(x(u to u+w-1), tpl.SB36);
         u := u + w;
         w := width(tpl.SB37);
         y.SB37 := convert(x(u to u+w-1), tpl.SB37);
         u := u + w;
         w := width(tpl.SB38);
         y.SB38 := convert(x(u to u+w-1), tpl.SB38);
         u := u + w;
         w := width(tpl.SB39);
         y.SB39 := convert(x(u to u+w-1), tpl.SB39);
         u := u + w;
         w := width(tpl.SB40);
         y.SB40 := convert(x(u to u+w-1), tpl.SB40);
         u := u + w;
         w := width(tpl.SB41);
         y.SB41 := convert(x(u to u+w-1), tpl.SB41);
         u := u + w;
         w := width(tpl.SB42);
         y.SB42 := convert(x(u to u+w-1), tpl.SB42);
         u := u + w;
         w := width(tpl.SB43);
         y.SB43 := convert(x(u to u+w-1), tpl.SB43);
      else
         w := width(tpl.SB0);
         y.SB0 := convert(x(u downto u-w+1), tpl.SB0);
         u := u - w;
         w := width(tpl.SB1);
         y.SB1 := convert(x(u downto u-w+1), tpl.SB1);
         u := u - w;
         w := width(tpl.SB2);
         y.SB2 := convert(x(u downto u-w+1), tpl.SB2);
         u := u - w;
         w := width(tpl.SB3);
         y.SB3 := convert(x(u downto u-w+1), tpl.SB3);
         u := u - w;
         w := width(tpl.SB4);
         y.SB4 := convert(x(u downto u-w+1), tpl.SB4);
         u := u - w;
         w := width(tpl.SB5);
         y.SB5 := convert(x(u downto u-w+1), tpl.SB5);
         u := u - w;
         w := width(tpl.SB6);
         y.SB6 := convert(x(u downto u-w+1), tpl.SB6);
         u := u - w;
         w := width(tpl.SB7);
         y.SB7 := convert(x(u downto u-w+1), tpl.SB7);
         u := u - w;
         w := width(tpl.SB8);
         y.SB8 := convert(x(u downto u-w+1), tpl.SB8);
         u := u - w;
         w := width(tpl.SB9);
         y.SB9 := convert(x(u downto u-w+1), tpl.SB9);
         u := u - w;
         w := width(tpl.SB10);
         y.SB10 := convert(x(u downto u-w+1), tpl.SB10);
         u := u - w;
         w := width(tpl.SB11);
         y.SB11 := convert(x(u downto u-w+1), tpl.SB11);
         u := u - w;
         w := width(tpl.SB12);
         y.SB12 := convert(x(u downto u-w+1), tpl.SB12);
         u := u - w;
         w := width(tpl.SB13);
         y.SB13 := convert(x(u downto u-w+1), tpl.SB13);
         u := u - w;
         w := width(tpl.SB14);
         y.SB14 := convert(x(u downto u-w+1), tpl.SB14);
         u := u - w;
         w := width(tpl.SB15);
         y.SB15 := convert(x(u downto u-w+1), tpl.SB15);
         u := u - w;
         w := width(tpl.SPY_CTRL);
         y.SPY_CTRL := convert(x(u downto u-w+1), tpl.SPY_CTRL);
         u := u - w;
         w := width(tpl.SB16);
         y.SB16 := convert(x(u downto u-w+1), tpl.SB16);
         u := u - w;
         w := width(tpl.FREEZE_MASK_0);
         y.FREEZE_MASK_0 := convert(x(u downto u-w+1), tpl.FREEZE_MASK_0);
         u := u - w;
         w := width(tpl.FREEZE_MASK_1);
         y.FREEZE_MASK_1 := convert(x(u downto u-w+1), tpl.FREEZE_MASK_1);
         u := u - w;
         w := width(tpl.PLAYBACK_MASK_0);
         y.PLAYBACK_MASK_0 := convert(x(u downto u-w+1), tpl.PLAYBACK_MASK_0);
         u := u - w;
         w := width(tpl.PLAYBACK_MASK_1);
         y.PLAYBACK_MASK_1 := convert(x(u downto u-w+1), tpl.PLAYBACK_MASK_1);
         u := u - w;
         w := width(tpl.SB17);
         y.SB17 := convert(x(u downto u-w+1), tpl.SB17);
         u := u - w;
         w := width(tpl.SB18);
         y.SB18 := convert(x(u downto u-w+1), tpl.SB18);
         u := u - w;
         w := width(tpl.SB19);
         y.SB19 := convert(x(u downto u-w+1), tpl.SB19);
         u := u - w;
         w := width(tpl.SB20);
         y.SB20 := convert(x(u downto u-w+1), tpl.SB20);
         u := u - w;
         w := width(tpl.SB21);
         y.SB21 := convert(x(u downto u-w+1), tpl.SB21);
         u := u - w;
         w := width(tpl.SB22);
         y.SB22 := convert(x(u downto u-w+1), tpl.SB22);
         u := u - w;
         w := width(tpl.SB23);
         y.SB23 := convert(x(u downto u-w+1), tpl.SB23);
         u := u - w;
         w := width(tpl.SB24);
         y.SB24 := convert(x(u downto u-w+1), tpl.SB24);
         u := u - w;
         w := width(tpl.SB25);
         y.SB25 := convert(x(u downto u-w+1), tpl.SB25);
         u := u - w;
         w := width(tpl.SB26);
         y.SB26 := convert(x(u downto u-w+1), tpl.SB26);
         u := u - w;
         w := width(tpl.SB27);
         y.SB27 := convert(x(u downto u-w+1), tpl.SB27);
         u := u - w;
         w := width(tpl.SB28);
         y.SB28 := convert(x(u downto u-w+1), tpl.SB28);
         u := u - w;
         w := width(tpl.SB29);
         y.SB29 := convert(x(u downto u-w+1), tpl.SB29);
         u := u - w;
         w := width(tpl.SB30);
         y.SB30 := convert(x(u downto u-w+1), tpl.SB30);
         u := u - w;
         w := width(tpl.SB31);
         y.SB31 := convert(x(u downto u-w+1), tpl.SB31);
         u := u - w;
         w := width(tpl.SB32);
         y.SB32 := convert(x(u downto u-w+1), tpl.SB32);
         u := u - w;
         w := width(tpl.SB33);
         y.SB33 := convert(x(u downto u-w+1), tpl.SB33);
         u := u - w;
         w := width(tpl.SB34);
         y.SB34 := convert(x(u downto u-w+1), tpl.SB34);
         u := u - w;
         w := width(tpl.SB35);
         y.SB35 := convert(x(u downto u-w+1), tpl.SB35);
         u := u - w;
         w := width(tpl.SB36);
         y.SB36 := convert(x(u downto u-w+1), tpl.SB36);
         u := u - w;
         w := width(tpl.SB37);
         y.SB37 := convert(x(u downto u-w+1), tpl.SB37);
         u := u - w;
         w := width(tpl.SB38);
         y.SB38 := convert(x(u downto u-w+1), tpl.SB38);
         u := u - w;
         w := width(tpl.SB39);
         y.SB39 := convert(x(u downto u-w+1), tpl.SB39);
         u := u - w;
         w := width(tpl.SB40);
         y.SB40 := convert(x(u downto u-w+1), tpl.SB40);
         u := u - w;
         w := width(tpl.SB41);
         y.SB41 := convert(x(u downto u-w+1), tpl.SB41);
         u := u - w;
         w := width(tpl.SB42);
         y.SB42 := convert(x(u downto u-w+1), tpl.SB42);
         u := u - w;
         w := width(tpl.SB43);
         y.SB43 := convert(x(u downto u-w+1), tpl.SB43);
      end if;
      return y;
   end function convert;
   function zero(tpl: FM_CTRL_t) return FM_CTRL_t is
   begin
      return convert(std_logic_vector'(width(tpl)-1 downto 0 => '0'), tpl);
   end function zero;

end package body FM_CTRL;
