// Seed: 437769293
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_10;
  tri1 id_11;
  supply0 id_12 = (id_7 - id_11) != id_1;
  always @*
    if (id_11)
      if (id_4)
          for (id_3 = 1; 1; id_12 = 1) for (id_12 = id_12; 1 - 1; id_3 = id_7) id_10 = #1  (1);
      else $display(1'b0, 1 & id_4);
    else $display(1 !== id_11);
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wire id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input tri0 id_7,
    input wire id_8,
    output wor id_9,
    output uwire id_10,
    output tri1 id_11,
    output supply1 id_12,
    output wor id_13,
    input wor id_14,
    input supply0 id_15,
    input tri id_16,
    output tri0 id_17,
    output supply1 id_18,
    input supply1 id_19,
    input wor id_20,
    input wor id_21,
    input tri0 id_22,
    output tri1 id_23,
    output tri id_24
);
  wire id_26;
  xnor (
      id_17,
      id_15,
      id_14,
      id_19,
      id_21,
      id_7,
      id_16,
      id_1,
      id_20,
      id_8,
      id_4,
      id_22,
      id_5,
      id_0,
      id_2,
      id_6
  );
  module_0(
      id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26, id_26
  );
endmodule
