#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-267-g77f7609b6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x5639255c0d70 .scope module, "fifo_memory_tb" "fifo_memory_tb" 2 1;
 .timescale 0 0;
P_0x5639255c1c70 .param/l "ADDR_SIZE" 0 2 2, +C4<00000000000000000000000000000011>;
P_0x5639255c1cb0 .param/l "DATA_SIZE" 0 2 4, +C4<00000000000000000000000000001000>;
P_0x5639255c1cf0 .param/l "DEPTH" 0 2 3, +C4<00000000000000000000000000001000>;
v0x563925627590_0 .var "RE", 0 0;
v0x563925627650_0 .var "WE", 0 0;
v0x563925627720_0 .var "clk", 0 0;
v0x563925627820_0 .var "data", 7 0;
v0x5639256278c0_0 .var "data_in", 7 0;
v0x563925627960_0 .net "data_out", 7 0, v0x563925626ef0_0;  1 drivers
v0x563925627a30_0 .var "rst", 0 0;
v0x563925627b00_0 .var "temp_rd_ptr", 2 0;
S_0x5639255c1050 .scope module, "dut" "fifo_memory" 2 20, 3 1 0, S_0x5639255c0d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "WE";
    .port_info 4 /INPUT 1 "RE";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x5639255f20a0 .param/l "ADDR_SIZE" 0 3 2, +C4<00000000000000000000000000000011>;
P_0x5639255f20e0 .param/l "DATA_SIZE" 0 3 4, +C4<00000000000000000000000000001000>;
P_0x5639255f2120 .param/l "DEPTH" 0 3 3, +C4<00000000000000000000000000001000>;
v0x5639255f30f0_0 .var/i "N", 31 0;
v0x563925626b70_0 .net "RE", 0 0, v0x563925627590_0;  1 drivers
v0x563925626c30_0 .net "WE", 0 0, v0x563925627650_0;  1 drivers
v0x563925626d00_0 .net "clk", 0 0, v0x563925627720_0;  1 drivers
v0x563925626dc0_0 .net "data_in", 7 0, v0x5639256278c0_0;  1 drivers
v0x563925626ef0_0 .var "data_out", 7 0;
v0x563925626fd0_0 .var/i "i", 31 0;
v0x5639256270b0 .array "mem", 0 7, 7 0;
v0x563925627170_0 .var "rd_ptr", 2 0;
v0x563925627250_0 .net "rst", 0 0, v0x563925627a30_0;  1 drivers
v0x563925627310_0 .var "st", 1 0;
v0x5639256273f0_0 .var "wr_ptr", 2 0;
E_0x563925605fd0 .event posedge, v0x563925626d00_0;
S_0x5639255f22f0 .scope begin, "FIFO_MEMORY" "FIFO_MEMORY" 3 20, 3 20 0, S_0x5639255c1050;
 .timescale 0 0;
S_0x5639255f24d0 .scope begin, "FIFO_CONTROLLER" "FIFO_CONTROLLER" 3 55, 3 55 0, S_0x5639255f22f0;
 .timescale 0 0;
S_0x5639255f2d00 .scope begin, "READ_CONTROLLER" "READ_CONTROLLER" 3 36, 3 36 0, S_0x5639255f22f0;
 .timescale 0 0;
S_0x5639255f2ee0 .scope begin, "WRITE_CONTROLLER" "WRITE_CONTROLLER" 3 46, 3 46 0, S_0x5639255f22f0;
 .timescale 0 0;
    .scope S_0x5639255c1050;
T_0 ;
    %wait E_0x563925605fd0;
    %fork t_1, S_0x5639255f22f0;
    %jmp t_0;
    .scope S_0x5639255f22f0;
t_1 ;
    %load/vec4 v0x563925627250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563925626fd0_0, 0, 32;
T_0.2 ; Top of for-loop 
    %load/vec4 v0x563925626fd0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x563925626fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639256270b0, 0, 4;
T_0.4 ; for-loop step statement
    %load/vec4 v0x563925626fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563925626fd0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ; for-loop exit label
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563925626ef0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x563925627170_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5639256273f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5639255f30f0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563925627310_0, 0, 2;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x563925626b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %fork t_3, S_0x5639255f2d00;
    %jmp t_2;
    .scope S_0x5639255f2d00;
t_3 ;
    %load/vec4 v0x563925627310_0;
    %parti/s 1, 1, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v0x563925627170_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5639256270b0, 4;
    %assign/vec4 v0x563925626ef0_0, 0;
    %load/vec4 v0x563925627170_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x563925627170_0, 0;
    %load/vec4 v0x5639255f30f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5639255f30f0_0, 0, 32;
T_0.7 ;
    %end;
    .scope S_0x5639255f22f0;
t_2 %join;
T_0.5 ;
    %load/vec4 v0x563925626c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %fork t_5, S_0x5639255f2ee0;
    %jmp t_4;
    .scope S_0x5639255f2ee0;
t_5 ;
    %load/vec4 v0x563925627310_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x563925626dc0_0;
    %load/vec4 v0x5639256273f0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5639256270b0, 0, 4;
    %load/vec4 v0x5639256273f0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 3;
    %assign/vec4 v0x5639256273f0_0, 0;
    %load/vec4 v0x5639255f30f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5639255f30f0_0, 0, 32;
T_0.11 ;
    %end;
    .scope S_0x5639255f22f0;
t_4 %join;
T_0.9 ;
    %fork t_7, S_0x5639255f24d0;
    %jmp t_6;
    .scope S_0x5639255f24d0;
t_7 ;
    %load/vec4 v0x5639255f30f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.13, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x563925627310_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x5639255f30f0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_0.15, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x563925627310_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x563925627310_0, 0;
T_0.16 ;
T_0.14 ;
    %end;
    .scope S_0x5639255f22f0;
t_6 %join;
T_0.1 ;
    %end;
    .scope S_0x5639255c1050;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5639255c0d70;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563925627820_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x5639255c0d70;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x563925627720_0;
    %inv;
    %store/vec4 v0x563925627720_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5639255c0d70;
T_3 ;
    %vpi_call 2 36 "$dumpfile", "fifo_memory_waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5639255c0d70 {0 0 0};
    %vpi_call 2 38 "$display", "Starting FIFO Memory Controller Testbench" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563925627a30_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5639256278c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627590_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627a30_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 9, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563925627650_0, 0, 1;
    %load/vec4 v0x563925627820_0;
    %addi 1, 0, 8;
    %store/vec4 v0x563925627820_0, 0, 8;
    %load/vec4 v0x563925627820_0;
    %store/vec4 v0x5639256278c0_0, 0, 8;
    %delay 10, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627650_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5639256278c0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 3, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563925627590_0, 0, 1;
    %delay 10, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627590_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563925627650_0, 0, 1;
    %load/vec4 v0x563925627820_0;
    %addi 1, 0, 8;
    %store/vec4 v0x563925627820_0, 0, 8;
    %load/vec4 v0x563925627820_0;
    %store/vec4 v0x5639256278c0_0, 0, 8;
    %delay 10, 0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627650_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5639256278c0_0, 0, 8;
    %pushi/vec4 9, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563925627590_0, 0, 1;
    %delay 10, 0;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627590_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563925627650_0, 0, 1;
    %load/vec4 v0x563925627820_0;
    %addi 1, 0, 8;
    %store/vec4 v0x563925627820_0, 0, 8;
    %load/vec4 v0x563925627820_0;
    %store/vec4 v0x5639256278c0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 4, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563925627590_0, 0, 1;
    %load/vec4 v0x563925627820_0;
    %addi 1, 0, 8;
    %store/vec4 v0x563925627820_0, 0, 8;
    %load/vec4 v0x563925627820_0;
    %store/vec4 v0x5639256278c0_0, 0, 8;
    %delay 10, 0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563925627590_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5639256278c0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5639255c0d70;
T_4 ;
    %wait E_0x563925605fd0;
    %load/vec4 v0x563925627590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x563925627310_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_call 2 118 "$display", "Reading Data: Can't read data, FIFO memory empty\012" {0 0 0};
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x563925627170_0;
    %store/vec4 v0x563925627b00_0, 0, 3;
    %delay 5, 0;
    %vpi_call 2 123 "$display", "Reading Data: data_out = Ox%h from rd_ptr = %b, st = %b\012", v0x563925627960_0, v0x563925627b00_0, v0x563925627310_0 {0 0 0};
T_4.3 ;
T_4.0 ;
    %load/vec4 v0x563925627650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x563925627310_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %vpi_call 2 130 "$display", "Writing Data: Can't write data, FIFO memory full\012" {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 132 "$display", "Writing Data: data_in = Ox%h, at wr_ptr = %b,  st = %b\012", v0x5639256278c0_0, v0x5639256273f0_0, v0x563925627310_0 {0 0 0};
T_4.7 ;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_memory_tb.v";
    "fifo_memory.v";
