0 0 2
(1'b1) == (((!((m1.stage2_f_reset_reqs.empty_reg) == (1'b1))) ||(!((m1.stage3_f_reset_reqs.empty_reg) == (1'b0))) ||(!((m1.stage3_rg_full) == (1'b1)))) &&((!((m1.stage2_rg_full) == (1'b1))) ||(!((m1.stage2_f_reset_reqs.empty_reg) == (1'b1))) ||(!((m1.f_reset_reqs.empty_reg) == (1'b0))) ||(!((m1.f_reset_reqs.full_reg) == (1'b0)))) &&((!((m1.stage2_f_reset_reqs.empty_reg) == (1'b1))) ||(!((m1.stage3_f_reset_reqs.empty_reg) == (1'b0))) ||(!((m1.stage2_rg_full) == (1'b1)))))
(1'b1) == (((!((m1.csr_regfile.rg_state) == (1'b1))) ||(!((m1.stage2_f_reset_reqs.empty_reg) == (1'b1)))) &&((m1.stage2_f_reset_reqs.full_reg) == (1'b1)))
(forall ((A wrapper_s))   (! (let ((a!1 (or (not (= (|wrapper#1035| A) #b1))                     (not (= (|wrapper#1050| A) #b0))                     (not (= (|wrapper#371| A) #b1))))            (a!2 (or (not (= (|wrapper#417| A) #b1))                     (not (= (|wrapper#1035| A) #b1))                     (not (= (|wrapper#656| A) #b0))                     (not (= (|wrapper#73| A) #b0))))            (a!3 (or (not (= (|wrapper#1035| A) #b1))                     (not (= (|wrapper#1050| A) #b0))                     (not (= (|wrapper#417| A) #b1)))))        (= (INV A) (and a!1 a!2 a!3)))      :weight 0)) 
(forall ((A wrapper_s))   (! (let ((a!1 (or (not (= (|wrapper#138| A) #b1))                     (not (= (|wrapper#369| A) #b1)))))        (= (INV A) (and a!1 (= (|wrapper#371| A) #b1))))      :weight 0)) 
