  **** HLS Build v2025.1.1 6214317
INFO: [HLS 200-2005] Using work_dir /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test 
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component '/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg
WARNING: [HLS 200-2001] file not found '../src/include/weight_loader.h' see [hls] from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(13)
WARNING: [HLS 200-2001] file not found '../src/main/weight_loader.cpp' see [hls] from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(15)
WARNING: [HLS 200-2001] file not found '../src/include/scale_loader_distributor.h' see [hls] from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(16)
WARNING: [HLS 200-2001] file not found '../src/main/scale_loader_distributor.cpp' see [hls] from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/common/params.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/common/params.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Mul_Adder_Tree_128.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Mul_Adder_Tree_128.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/weight_loader.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(13)
WARNING: [HLS 200-40] Cannot find design file '../src/include/weight_loader.h'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Mul_Adder_Tree_128.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Mul_Adder_Tree_128.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/weight_loader.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(15)
WARNING: [HLS 200-40] Cannot find design file '../src/main/weight_loader.cpp'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/scale_loader_distributor.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(16)
WARNING: [HLS 200-40] Cannot find design file '../src/include/scale_loader_distributor.h'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/scale_loader_distributor.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(17)
WARNING: [HLS 200-40] Cannot find design file '../src/main/scale_loader_distributor.cpp'
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Accumulator_Quantizer.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Accumulator_Quantizer.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Bias_Merger.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Bias_Merger.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Gemv_Test.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Gemv_Test.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Scale_Loader_Distributor.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(21)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Scale_Loader_Distributor.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Stream_Copy.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(22)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Stream_Copy.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/include/Weight_Loader.h' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(23)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/include/Weight_Loader.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Accumulator_Quantizer.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(24)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Accumulator_Quantizer.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Bias_Merger.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(25)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Bias_Merger.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Gemv_Test.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(26)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Gemv_Test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Scale_Loader_Distributor.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(27)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Scale_Loader_Distributor.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Stream_Copy.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(28)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Stream_Copy.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../src/main/Weight_Loader.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(29)
INFO: [HLS 200-10] Adding design file '/home/percy/data/HDL/HybridModelTest/src/main/Weight_Loader.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../src/testbench/Gemv_Test/tb_Gemv_Test.cpp' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(30)
INFO: [HLS 200-10] Adding test bench file '/home/percy/data/HDL/HybridModelTest/src/testbench/Gemv_Test/tb_Gemv_Test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=Gemv_Test' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xcv80-lsva4737-2MHP-e-S' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(1)
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1465] Applying config ini 'clock=200MHz' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(7)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1465] Applying config ini 'clock_uncertainty=27%' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(8)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
INFO: [HLS 200-1465] Applying config ini 'cosim.tool=xsim' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file /home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/vitis-comp.json
WARNING: [HLS 200-40] Cannot find source file ../src/main/scale_loader_distributor.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file ../src/include/scale_loader_distributor.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file ../src/main/weight_loader.cpp; skipping it.
WARNING: [HLS 200-40] Cannot find source file ../src/include/weight_loader.h; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 4.1 seconds. CPU system time: 1.07 seconds. Elapsed time: 5.13 seconds; current allocated memory: 668.836 MB.
INFO: [HLS 200-10] Analyzing design file '../src/main/Weight_Loader.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/main/Stream_Copy.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/main/Scale_Loader_Distributor.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/main/Gemv_Test.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../src/main/Gemv_Test.cpp:73:42)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../src/main/Gemv_Test.cpp:73:60)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (../src/main/Gemv_Test.cpp:85:75)
Resolution: For help on HLS 214-113 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../src/main/Gemv_Test.cpp:36:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file ../src/main/Gemv_Test.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'output_buffer' (../src/main/Gemv_Test.cpp:29:19)
INFO: [HLS 200-10] Analyzing design file '../src/main/Bias_Merger.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/main/Accumulator_Quantizer.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../src/main/Mul_Adder_Tree_128.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (../src/main/Mul_Adder_Tree_128.cpp:30:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (../src/main/Mul_Adder_Tree_128.cpp:30:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ../src/main/Mul_Adder_Tree_128.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.15 seconds. CPU system time: 3.78 seconds. Elapsed time: 23.27 seconds; current allocated memory: 674.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 3,640 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 33,798 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 32,502 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 21,103 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,659 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,344 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,328 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 7,392 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,278 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,302 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,318 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,210 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,190 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,190 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 19,122 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 23,762 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/percy/data/HDL/HybridModelTest/Hybrid_Model_test/Hybrid_Model_test/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_19_2' is marked as complete unroll implied by the pipeline pragma (../src/main/Bias_Merger.cpp:19:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_173_7' is marked as complete unroll implied by the pipeline pragma (../src/main/Mul_Adder_Tree_128.cpp:173:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_158_6' is marked as complete unroll implied by the pipeline pragma (../src/main/Mul_Adder_Tree_128.cpp:158:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_144_5' is marked as complete unroll implied by the pipeline pragma (../src/main/Mul_Adder_Tree_128.cpp:144:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_4' is marked as complete unroll implied by the pipeline pragma (../src/main/Mul_Adder_Tree_128.cpp:129:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_3' is marked as complete unroll implied by the pipeline pragma (../src/main/Mul_Adder_Tree_128.cpp:114:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_100_2' is marked as complete unroll implied by the pipeline pragma (../src/main/Mul_Adder_Tree_128.cpp:100:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_1' is marked as complete unroll implied by the pipeline pragma (../src/main/Mul_Adder_Tree_128.cpp:70:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_1' is marked as complete unroll implied by the pipeline pragma (../src/main/Stream_Copy.cpp:22:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_27_2' is marked as complete unroll implied by the pipeline pragma (../src/main/Stream_Copy.cpp:27:30)
INFO: [HLS 214-291] Loop 'repeat' is marked as complete unroll implied by the pipeline pragma (../src/main/Scale_Loader_Distributor.cpp:29:9)
INFO: [HLS 214-291] Loop 'distribute' is marked as complete unroll implied by the pipeline pragma (../src/main/Scale_Loader_Distributor.cpp:32:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_1' (../src/main/Gemv_Test.cpp:76:22) in function 'Gemv_Test' completely with a factor of 4 (../src/main/Gemv_Test.cpp:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_19_2' (../src/main/Bias_Merger.cpp:19:26) in function 'Bias_Merger' completely with a factor of 4 (../src/main/Bias_Merger.cpp:10:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_173_7' (../src/main/Mul_Adder_Tree_128.cpp:173:27) in function 'Mul_Adder_Tree_128' completely with a factor of 2 (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_158_6' (../src/main/Mul_Adder_Tree_128.cpp:158:27) in function 'Mul_Adder_Tree_128' completely with a factor of 4 (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_5' (../src/main/Mul_Adder_Tree_128.cpp:144:27) in function 'Mul_Adder_Tree_128' completely with a factor of 8 (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_4' (../src/main/Mul_Adder_Tree_128.cpp:129:27) in function 'Mul_Adder_Tree_128' completely with a factor of 16 (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_3' (../src/main/Mul_Adder_Tree_128.cpp:114:27) in function 'Mul_Adder_Tree_128' completely with a factor of 32 (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_100_2' (../src/main/Mul_Adder_Tree_128.cpp:100:27) in function 'Mul_Adder_Tree_128' completely with a factor of 64 (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_1' (../src/main/Mul_Adder_Tree_128.cpp:70:26) in function 'Mul_Adder_Tree_128' completely with a factor of 128 (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_22_1' (../src/main/Stream_Copy.cpp:22:30) in function 'Stream_Copy' completely with a factor of 128 (../src/main/Stream_Copy.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_27_2' (../src/main/Stream_Copy.cpp:27:30) in function 'Stream_Copy' completely with a factor of 4 (../src/main/Stream_Copy.cpp:8:0)
INFO: [HLS 214-186] Unrolling loop 'repeat' (../src/main/Scale_Loader_Distributor.cpp:29:9) in function 'Scale_Loader_Distributor' completely with a factor of 4 (../src/main/Scale_Loader_Distributor.cpp:18:0)
INFO: [HLS 214-186] Unrolling loop 'distribute' (../src/main/Scale_Loader_Distributor.cpp:32:13) in function 'Scale_Loader_Distributor' completely with a factor of 4 (../src/main/Scale_Loader_Distributor.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 128ul>::_S_ref(half const (&) [128], unsigned long)' into 'std::array<half, 128ul>::operator[](unsigned long)' (/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 128ul>::operator[](unsigned long)' into 'Stream_Copy(half*, hls::stream<hls::vector<half, 128ul>, 0>*, int, int)' (../src/main/Stream_Copy.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 64ul>::_S_ref(half const (&) [64], unsigned long)' into 'std::array<half, 64ul>::operator[](unsigned long)' (/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 32ul>::_S_ref(half const (&) [32], unsigned long)' into 'std::array<half, 32ul>::operator[](unsigned long)' (/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 16ul>::_S_ref(half const (&) [16], unsigned long)' into 'std::array<half, 16ul>::operator[](unsigned long)' (/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 8ul>::_S_ref(half const (&) [8], unsigned long)' into 'std::array<half, 8ul>::operator[](unsigned long)' (/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 4ul>::_S_ref(half const (&) [4], unsigned long)' into 'std::array<half, 4ul>::operator[](unsigned long)' (/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<half, 2ul>::_S_ref(half const (&) [2], unsigned long)' into 'std::array<half, 2ul>::operator[](unsigned long)' (/software/xilinx/2025.1.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 128ul>::operator[](unsigned long)' into 'Mul_Adder_Tree_128(hls::stream<hls::vector<half, 128ul>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_fixed<32, 16, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, int)' (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 64ul>::operator[](unsigned long)' into 'Mul_Adder_Tree_128(hls::stream<hls::vector<half, 128ul>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_fixed<32, 16, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, int)' (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 32ul>::operator[](unsigned long)' into 'Mul_Adder_Tree_128(hls::stream<hls::vector<half, 128ul>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_fixed<32, 16, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, int)' (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 16ul>::operator[](unsigned long)' into 'Mul_Adder_Tree_128(hls::stream<hls::vector<half, 128ul>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_fixed<32, 16, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, int)' (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 8ul>::operator[](unsigned long)' into 'Mul_Adder_Tree_128(hls::stream<hls::vector<half, 128ul>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_fixed<32, 16, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, int)' (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 4ul>::operator[](unsigned long)' into 'Mul_Adder_Tree_128(hls::stream<hls::vector<half, 128ul>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_fixed<32, 16, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, int)' (../src/main/Mul_Adder_Tree_128.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'std::array<half, 2ul>::operator[](unsigned long)' into 'Mul_Adder_Tree_128(hls::stream<hls::vector<half, 128ul>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_fixed<32, 16, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, int)' (../src/main/Mul_Adder_Tree_128.cpp:9:0)
WARNING: [HLS 214-450] Ignore address on register port 'weight_mem' (../src/main/Weight_Loader.cpp:12:31)
WARNING: [HLS 214-450] Ignore address on register port 'scale_mem' (../src/main/Scale_Loader_Distributor.cpp:27:31)
WARNING: [HLS 214-450] Ignore address on register port 'input_buffer' (../src/main/Stream_Copy.cpp:24:16)
WARNING: [HLS 214-450] Ignore address on register port 'bias_buffer_onchip' (../src/main/Bias_Merger.cpp:22:33)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'weight_mem0'. (../src/main/Gemv_Test.cpp:35:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'weight_mem1'. (../src/main/Gemv_Test.cpp:35:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'weight_mem2'. (../src/main/Gemv_Test.cpp:35:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'weight_mem3'. (../src/main/Gemv_Test.cpp:35:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'scale_mem'. (../src/main/Gemv_Test.cpp:35:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'input_buffer'. (../src/main/Gemv_Test.cpp:35:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'bias_buffer'. (../src/main/Gemv_Test.cpp:35:0)
INFO: [HLS 214-248] Applying array_partition to 'dispacher': Complete partitioning on dimension 1. (../src/main/Gemv_Test.cpp:39:37)
INFO: [HLS 214-248] Applying array_partition to 'weight_streams': Complete partitioning on dimension 1. (../src/main/Gemv_Test.cpp:43:30)
INFO: [HLS 214-248] Applying array_partition to 'adder_tree_output': Complete partitioning on dimension 1. (../src/main/Gemv_Test.cpp:47:21)
INFO: [HLS 214-248] Applying array_partition to 'scale_dispacher': Complete partitioning on dimension 1. (../src/main/Gemv_Test.cpp:51:23)
INFO: [HLS 214-248] Applying array_partition to 'dequantized_output': Complete partitioning on dimension 1. (../src/main/Gemv_Test.cpp:55:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pass_2' with compact=bit mode in 32-bits (../src/main/Mul_Adder_Tree_128.cpp:56:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pass_4' with compact=bit mode in 64-bits (../src/main/Mul_Adder_Tree_128.cpp:52:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pass_8' with compact=bit mode in 128-bits (../src/main/Mul_Adder_Tree_128.cpp:48:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pass_16' with compact=bit mode in 256-bits (../src/main/Mul_Adder_Tree_128.cpp:44:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pass_32' with compact=bit mode in 512-bits (../src/main/Mul_Adder_Tree_128.cpp:40:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pass_64' with compact=bit mode in 1024-bits (../src/main/Mul_Adder_Tree_128.cpp:36:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'pass_128' with compact=bit mode in 2048-bits (../src/main/Mul_Adder_Tree_128.cpp:32:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dispacher_0' with compact=bit mode in 2048-bits (../src/main/Gemv_Test.cpp:39:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dispacher_1' with compact=bit mode in 2048-bits (../src/main/Gemv_Test.cpp:39:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dispacher_2' with compact=bit mode in 2048-bits (../src/main/Gemv_Test.cpp:39:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'dispacher_3' with compact=bit mode in 2048-bits (../src/main/Gemv_Test.cpp:39:37)
INFO: [HLS 214-455] Changing loop 'Mul_Adder_Tree_128_Loop_mul_proc' (../src/main/Mul_Adder_Tree_128.cpp:63:5) to a process function for dataflow in function 'Mul_Adder_Tree_128' (../src/main/Mul_Adder_Tree_128.cpp:63:5)
INFO: [HLS 214-455] Changing loop 'Mul_Adder_Tree_128_Loop_adder_128_64_proc' (../src/main/Mul_Adder_Tree_128.cpp:95:5) to a process function for dataflow in function 'Mul_Adder_Tree_128' (../src/main/Mul_Adder_Tree_128.cpp:95:5)
INFO: [HLS 214-455] Changing loop 'Mul_Adder_Tree_128_Loop_adder_64_32_proc' (../src/main/Mul_Adder_Tree_128.cpp:109:5) to a process function for dataflow in function 'Mul_Adder_Tree_128' (../src/main/Mul_Adder_Tree_128.cpp:109:5)
INFO: [HLS 214-455] Changing loop 'Mul_Adder_Tree_128_Loop_adder_32_16_proc' (../src/main/Mul_Adder_Tree_128.cpp:124:5) to a process function for dataflow in function 'Mul_Adder_Tree_128' (../src/main/Mul_Adder_Tree_128.cpp:124:5)
INFO: [HLS 214-455] Changing loop 'Mul_Adder_Tree_128_Loop_adder_16_8_proc' (../src/main/Mul_Adder_Tree_128.cpp:139:5) to a process function for dataflow in function 'Mul_Adder_Tree_128' (../src/main/Mul_Adder_Tree_128.cpp:139:5)
INFO: [HLS 214-455] Changing loop 'Mul_Adder_Tree_128_Loop_adder_8_4_proc' (../src/main/Mul_Adder_Tree_128.cpp:153:5) to a process function for dataflow in function 'Mul_Adder_Tree_128' (../src/main/Mul_Adder_Tree_128.cpp:153:5)
INFO: [HLS 214-455] Changing loop 'Mul_Adder_Tree_128_Loop_adder_4_2_proc' (../src/main/Mul_Adder_Tree_128.cpp:168:5) to a process function for dataflow in function 'Mul_Adder_Tree_128' (../src/main/Mul_Adder_Tree_128.cpp:168:5)
INFO: [HLS 214-455] Changing loop 'Mul_Adder_Tree_128_Loop_adder_2_1_proc' (../src/main/Mul_Adder_Tree_128.cpp:182:5) to a process function for dataflow in function 'Mul_Adder_Tree_128' (../src/main/Mul_Adder_Tree_128.cpp:182:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.12 seconds. CPU system time: 1.2 seconds. Elapsed time: 9.2 seconds; current allocated memory: 682.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 682.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 693.352 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../src/main/Mul_Adder_Tree_128.cpp:195: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 4.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.64 seconds; current allocated memory: 704.598 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'Mul_Adder_Tree_128' (../src/main/Gemv_Test.cpp:34:51), detected/extracted 8 process function(s): 
	 'Mul_Adder_Tree_128_Loop_mul_proc.1'
	 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.2'
	 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.3'
	 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.4'
	 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.5'
	 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.6'
	 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.7'
	 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.8'.
INFO: [XFORM 203-712] Applying dataflow to function 'Mul_Adder_Tree_128.4' (../src/main/Gemv_Test.cpp:34:51), detected/extracted 8 process function(s): 
	 'Mul_Adder_Tree_128_Loop_mul_proc.9'
	 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.10'
	 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.11'
	 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.12'
	 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.13'
	 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.14'
	 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.15'
	 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.16'.
INFO: [XFORM 203-712] Applying dataflow to function 'Mul_Adder_Tree_128.6' (../src/main/Gemv_Test.cpp:34:51), detected/extracted 8 process function(s): 
	 'Mul_Adder_Tree_128_Loop_mul_proc.17'
	 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.18'
	 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.19'
	 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.20'
	 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.21'
	 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.22'
	 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.23'
	 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.24'.
INFO: [XFORM 203-712] Applying dataflow to function 'Mul_Adder_Tree_128.8' (../src/main/Gemv_Test.cpp:34:51), detected/extracted 8 process function(s): 
	 'Mul_Adder_Tree_128_Loop_mul_proc'
	 'Mul_Adder_Tree_128_Loop_adder_128_64_proc'
	 'Mul_Adder_Tree_128_Loop_adder_64_32_proc'
	 'Mul_Adder_Tree_128_Loop_adder_32_16_proc'
	 'Mul_Adder_Tree_128_Loop_adder_16_8_proc'
	 'Mul_Adder_Tree_128_Loop_adder_8_4_proc'
	 'Mul_Adder_Tree_128_Loop_adder_4_2_proc'
	 'Mul_Adder_Tree_128_Loop_adder_2_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'Gemv_Test' (../src/main/Gemv_Test.cpp:20:1), detected/extracted 17 process function(s): 
	 'entry_proc'
	 'Block_entry_proc'
	 'Weight_Loader'
	 'Weight_Loader.1'
	 'Weight_Loader.2'
	 'Weight_Loader.3'
	 'Scale_Loader_Distributor'
	 'Stream_Copy'
	 'Mul_Adder_Tree_128'
	 'Accumulator_Quantizer'
	 'Mul_Adder_Tree_128.4'
	 'Accumulator_Quantizer.5'
	 'Mul_Adder_Tree_128.6'
	 'Accumulator_Quantizer.7'
	 'Mul_Adder_Tree_128.8'
	 'Accumulator_Quantizer.9'
	 'Bias_Merger'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/Mul_Adder_Tree_128.cpp:184:9) to (../src/main/Mul_Adder_Tree_128.cpp:182:5) in function 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.8'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/Mul_Adder_Tree_128.cpp:184:9) to (../src/main/Mul_Adder_Tree_128.cpp:182:5) in function 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.24'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/Mul_Adder_Tree_128.cpp:184:9) to (../src/main/Mul_Adder_Tree_128.cpp:182:5) in function 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.16'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/Mul_Adder_Tree_128.cpp:184:9) to (../src/main/Mul_Adder_Tree_128.cpp:182:5) in function 'Mul_Adder_Tree_128_Loop_adder_2_1_proc'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/Accumulator_Quantizer.cpp:14:8) to (../src/main/Accumulator_Quantizer.cpp:11:22) in function 'Accumulator_Quantizer.9'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/Accumulator_Quantizer.cpp:14:8) to (../src/main/Accumulator_Quantizer.cpp:11:22) in function 'Accumulator_Quantizer.7'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/Accumulator_Quantizer.cpp:14:8) to (../src/main/Accumulator_Quantizer.cpp:11:22) in function 'Accumulator_Quantizer.5'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/main/Accumulator_Quantizer.cpp:14:8) to (../src/main/Accumulator_Quantizer.cpp:11:22) in function 'Accumulator_Quantizer'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.99 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.1 seconds; current allocated memory: 733.789 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'row_loop'(../src/main/Stream_Copy.cpp:11:5) and 'col_loop'(../src/main/Stream_Copy.cpp:14:9) in function 'Stream_Copy' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_11_1'(../src/main/Accumulator_Quantizer.cpp:11:22) and 'VITIS_LOOP_17_2'(../src/main/Accumulator_Quantizer.cpp:17:26) in function 'Accumulator_Quantizer.9' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_11_1'(../src/main/Accumulator_Quantizer.cpp:11:22) and 'VITIS_LOOP_17_2'(../src/main/Accumulator_Quantizer.cpp:17:26) in function 'Accumulator_Quantizer.7' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_11_1'(../src/main/Accumulator_Quantizer.cpp:11:22) and 'VITIS_LOOP_17_2'(../src/main/Accumulator_Quantizer.cpp:17:26) in function 'Accumulator_Quantizer.5' into perfectly nested loops.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_11_1'(../src/main/Accumulator_Quantizer.cpp:11:22) and 'VITIS_LOOP_17_2'(../src/main/Accumulator_Quantizer.cpp:17:26) in function 'Accumulator_Quantizer' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'row_loop' (../src/main/Stream_Copy.cpp:11:5) in function 'Stream_Copy'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (../src/main/Accumulator_Quantizer.cpp:11:22) in function 'Accumulator_Quantizer.9' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (../src/main/Accumulator_Quantizer.cpp:11:22) in function 'Accumulator_Quantizer.7' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (../src/main/Accumulator_Quantizer.cpp:11:22) in function 'Accumulator_Quantizer.5' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_11_1' (../src/main/Accumulator_Quantizer.cpp:11:22) in function 'Accumulator_Quantizer' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.73 seconds. CPU system time: 0.89 seconds. Elapsed time: 2.64 seconds; current allocated memory: 1.610 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Gemv_Test' ...
WARNING: [SYN 201-103] Legalizing function name 'Weight_Loader.1_Pipeline_VITIS_LOOP_9_1' to 'Weight_Loader_1_Pipeline_VITIS_LOOP_9_1'.
WARNING: [SYN 201-103] Legalizing function name 'Weight_Loader.1' to 'Weight_Loader_1'.
WARNING: [SYN 201-103] Legalizing function name 'Weight_Loader.2_Pipeline_VITIS_LOOP_9_1' to 'Weight_Loader_2_Pipeline_VITIS_LOOP_9_1'.
WARNING: [SYN 201-103] Legalizing function name 'Weight_Loader.2' to 'Weight_Loader_2'.
WARNING: [SYN 201-103] Legalizing function name 'Weight_Loader.3_Pipeline_VITIS_LOOP_9_1' to 'Weight_Loader_3_Pipeline_VITIS_LOOP_9_1'.
WARNING: [SYN 201-103] Legalizing function name 'Weight_Loader.3' to 'Weight_Loader_3'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_mul_proc.1_Pipeline_mul' to 'Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_mul_proc.1' to 'Mul_Adder_Tree_128_Loop_mul_proc_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.2_Pipeline_adder_128_64' to 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.2' to 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.3_Pipeline_adder_64_32' to 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.3' to 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.4_Pipeline_adder_32_16' to 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.4' to 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.5_Pipeline_adder_16_8' to 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.5' to 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.6_Pipeline_adder_8_4' to 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.6' to 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.7_Pipeline_adder_4_2' to 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.7' to 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.8_Pipeline_adder_2_1' to 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.8' to 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_mul_proc.9_Pipeline_mul' to 'Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_mul_proc.9' to 'Mul_Adder_Tree_128_Loop_mul_proc_9'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.10_Pipeline_adder_128_64' to 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.10' to 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.11_Pipeline_adder_64_32' to 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.11' to 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.12_Pipeline_adder_32_16' to 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.12' to 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.13_Pipeline_adder_16_8' to 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.13' to 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.14_Pipeline_adder_8_4' to 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.14' to 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.15_Pipeline_adder_4_2' to 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.15' to 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.16_Pipeline_adder_2_1' to 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.16' to 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128.4' to 'Mul_Adder_Tree_128_4'.
WARNING: [SYN 201-103] Legalizing function name 'Accumulator_Quantizer.5_Pipeline_VITIS_LOOP_17_2' to 'Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2'.
WARNING: [SYN 201-103] Legalizing function name 'Accumulator_Quantizer.5' to 'Accumulator_Quantizer_5'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_mul_proc.17_Pipeline_mul' to 'Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_mul_proc.17' to 'Mul_Adder_Tree_128_Loop_mul_proc_17'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.18_Pipeline_adder_128_64' to 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_128_64_proc.18' to 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.19_Pipeline_adder_64_32' to 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_64_32_proc.19' to 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.20_Pipeline_adder_32_16' to 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_32_16_proc.20' to 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.21_Pipeline_adder_16_8' to 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_16_8_proc.21' to 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.22_Pipeline_adder_8_4' to 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_8_4_proc.22' to 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.23_Pipeline_adder_4_2' to 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_4_2_proc.23' to 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.24_Pipeline_adder_2_1' to 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128_Loop_adder_2_1_proc.24' to 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128.6' to 'Mul_Adder_Tree_128_6'.
WARNING: [SYN 201-103] Legalizing function name 'Accumulator_Quantizer.7_Pipeline_VITIS_LOOP_17_2' to 'Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2'.
WARNING: [SYN 201-103] Legalizing function name 'Accumulator_Quantizer.7' to 'Accumulator_Quantizer_7'.
WARNING: [SYN 201-103] Legalizing function name 'Mul_Adder_Tree_128.8' to 'Mul_Adder_Tree_128_8'.
WARNING: [SYN 201-103] Legalizing function name 'Accumulator_Quantizer.9_Pipeline_VITIS_LOOP_17_2' to 'Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2'.
WARNING: [SYN 201-103] Legalizing function name 'Accumulator_Quantizer.9' to 'Accumulator_Quantizer_9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.613 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Weight_Loader_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Weight_Loader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.614 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Weight_Loader_1_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Weight_Loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Weight_Loader_2_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Weight_Loader_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.615 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Weight_Loader_3_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_9_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_9_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Weight_Loader_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Scale_Loader_Distributor_Pipeline_load_from_hbm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_from_hbm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 5, Depth = 5, loop 'load_from_hbm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.616 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Scale_Loader_Distributor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream_Copy_Pipeline_row_loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop_col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'row_loop_col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Stream_Copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.617 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'mul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.635 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_mul_proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.635 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_128_64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_128_64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.635 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.635 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_64_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_64_32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.636 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.636 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_32_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_32_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.637 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.637 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_16_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_16_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.638 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_8_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_8_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_4_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.639 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'adder_2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.641 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.641 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.641 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.642 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator_Quantizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.643 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'mul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_mul_proc_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_128_64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_128_64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.660 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_64_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_64_32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.661 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.661 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_32_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_32_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_16_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_16_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.663 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_8_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_8_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.664 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_4_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.665 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'adder_2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.667 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.667 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.668 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator_Quantizer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.669 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'mul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_mul_proc_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_128_64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_128_64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_64_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_64_32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_32_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_32_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_16_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_16_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_8_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_8_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_4_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.691 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'adder_2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator_Quantizer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mul'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'mul'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_mul_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_128_64'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_128_64'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_64_32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_64_32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_32_16'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_32_16'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_16_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_16_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_8_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_8_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.716 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_4_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'adder_4_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.716 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.716 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'adder_2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'adder_2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.718 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.718 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mul_Adder_Tree_128_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.718 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_17_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Accumulator_Quantizer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bias_Merger_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bias_Merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Gemv_Test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (5.962 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Gemv_Test' consists of the following:
	wire read operation ('cols_read', ../src/main/Gemv_Test.cpp:36) on port 'cols' (../src/main/Gemv_Test.cpp:36) [15]  (0.000 ns)
	'call' operation 160 bit ('call_ret', ../src/main/Gemv_Test.cpp:59) to 'Block_entry_proc' [185]  (3.294 ns)
	'call' operation 0 bit ('_ln59', ../src/main/Gemv_Test.cpp:59) to 'Weight_Loader' [191]  (2.668 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Mul_Adder_Tree_128_U0 (from Stream_Copy_U0 to Mul_Adder_Tree_128_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Accumulator_Quantizer_U0 (from Block_entry_proc_U0 to Accumulator_Quantizer_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Mul_Adder_Tree_128_4_U0 (from Stream_Copy_U0 to Mul_Adder_Tree_128_4_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Accumulator_Quantizer_5_U0 (from Block_entry_proc_U0 to Accumulator_Quantizer_5_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Mul_Adder_Tree_128_6_U0 (from Stream_Copy_U0 to Mul_Adder_Tree_128_6_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Accumulator_Quantizer_7_U0 (from Block_entry_proc_U0 to Accumulator_Quantizer_7_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Mul_Adder_Tree_128_8_U0 (from Stream_Copy_U0 to Mul_Adder_Tree_128_8_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Accumulator_Quantizer_9_U0 (from Block_entry_proc_U0 to Accumulator_Quantizer_9_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_Bias_Merger_U0 (from entry_proc_U0 to Bias_Merger_U0) to 5 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO scale_dispacher (from Scale_Loader_Distributor_U0 to Accumulator_Quantizer_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO scale_dispacher_1 (from Scale_Loader_Distributor_U0 to Accumulator_Quantizer_5_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO scale_dispacher_2 (from Scale_Loader_Distributor_U0 to Accumulator_Quantizer_7_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO scale_dispacher_3 (from Scale_Loader_Distributor_U0 to Accumulator_Quantizer_9_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO dispacher_0 (from Stream_Copy_U0 to Mul_Adder_Tree_128_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO dispacher_1 (from Stream_Copy_U0 to Mul_Adder_Tree_128_4_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO dispacher_2 (from Stream_Copy_U0 to Mul_Adder_Tree_128_6_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO dispacher_3 (from Stream_Copy_U0 to Mul_Adder_Tree_128_8_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Weight_Loader_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Weight_Loader_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Weight_Loader_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Weight_Loader' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Weight_Loader'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Weight_Loader_1_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Weight_Loader_1_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Weight_Loader_1_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Weight_Loader_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Weight_Loader_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Weight_Loader_2_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Weight_Loader_2_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Weight_Loader_2_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Weight_Loader_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Weight_Loader_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Weight_Loader_3_Pipeline_VITIS_LOOP_9_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Weight_Loader_3_Pipeline_VITIS_LOOP_9_1' pipeline 'VITIS_LOOP_9_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Weight_Loader_3_Pipeline_VITIS_LOOP_9_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Weight_Loader_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Weight_Loader_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Scale_Loader_Distributor_Pipeline_load_from_hbm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Scale_Loader_Distributor_Pipeline_load_from_hbm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Scale_Loader_Distributor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Scale_Loader_Distributor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream_Copy_Pipeline_row_loop_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Stream_Copy_Pipeline_row_loop_col_loop' pipeline 'row_loop_col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream_Copy_Pipeline_row_loop_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Stream_Copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'Stream_Copy' is 8192 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_24ns_53_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Stream_Copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul' pipeline 'mul' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul' is 10372 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_1_full_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_3_no_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_mul_proc_1_Pipeline_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_mul_proc_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_mul_proc_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.42 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64' pipeline 'adder_128_64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_Pipeline_adder_128_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32' pipeline 'adder_64_32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_Pipeline_adder_64_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16' pipeline 'adder_32_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_Pipeline_adder_32_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8' pipeline 'adder_16_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_Pipeline_adder_16_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4' pipeline 'adder_8_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_Pipeline_adder_8_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2' pipeline 'adder_4_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_Pipeline_adder_4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1' pipeline 'adder_2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_6ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptodp_16ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_Pipeline_adder_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Mul_Adder_Tree_128/adder_tree_output_0_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128'.
INFO: [RTMG 210-285] Implementing FIFO 'pass_128_i_U(Gemv_Test_fifo_w2048_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c6_U(Gemv_Test_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_64_i_U(Gemv_Test_fifo_w1024_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c5_U(Gemv_Test_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_32_i_U(Gemv_Test_fifo_w512_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c4_U(Gemv_Test_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_16_i_U(Gemv_Test_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c3_U(Gemv_Test_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_8_i_U(Gemv_Test_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c2_U(Gemv_Test_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_4_i_U(Gemv_Test_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c1_U(Gemv_Test_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_2_i_U(Gemv_Test_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c_U(Gemv_Test_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_8_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2' pipeline 'VITIS_LOOP_17_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator_Quantizer_Pipeline_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator_Quantizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_32ns_5ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator_Quantizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul' pipeline 'mul' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul' is 10372 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_1_full_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_3_no_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_mul_proc_9_Pipeline_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_mul_proc_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_mul_proc_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.37 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64' pipeline 'adder_128_64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_Pipeline_adder_128_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32' pipeline 'adder_64_32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_Pipeline_adder_64_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16' pipeline 'adder_32_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_Pipeline_adder_32_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8' pipeline 'adder_16_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_Pipeline_adder_16_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4' pipeline 'adder_8_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_Pipeline_adder_8_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2' pipeline 'adder_4_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_Pipeline_adder_4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1' pipeline 'adder_2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_6ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptodp_16ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_Pipeline_adder_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w2048_d2_S' is changed to 'fifo_w2048_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1024_d2_S' is changed to 'fifo_w1024_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mul_Adder_Tree_128_4/adder_tree_output_1_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_4'.
INFO: [RTMG 210-285] Implementing FIFO 'pass_128_i_U(Gemv_Test_fifo_w2048_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c6_U(Gemv_Test_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_64_i_U(Gemv_Test_fifo_w1024_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c5_U(Gemv_Test_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_32_i_U(Gemv_Test_fifo_w512_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c4_U(Gemv_Test_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_16_i_U(Gemv_Test_fifo_w256_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c3_U(Gemv_Test_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_8_i_U(Gemv_Test_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c2_U(Gemv_Test_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_4_i_U(Gemv_Test_fifo_w64_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c1_U(Gemv_Test_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_2_i_U(Gemv_Test_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c_U(Gemv_Test_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_14_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_16_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2' pipeline 'VITIS_LOOP_17_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator_Quantizer_5_Pipeline_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator_Quantizer_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_32ns_5ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator_Quantizer_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul' pipeline 'mul' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul' is 10372 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_1_full_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_3_no_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_mul_proc_17_Pipeline_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_mul_proc_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_mul_proc_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.14 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64' pipeline 'adder_128_64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_Pipeline_adder_128_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32' pipeline 'adder_64_32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_Pipeline_adder_64_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16' pipeline 'adder_32_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_Pipeline_adder_32_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8' pipeline 'adder_16_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_Pipeline_adder_16_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.976 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4' pipeline 'adder_8_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_Pipeline_adder_8_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2' pipeline 'adder_4_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_Pipeline_adder_4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1' pipeline 'adder_2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_6ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptodp_16ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_Pipeline_adder_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w2048_d2_S' is changed to 'fifo_w2048_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1024_d2_S' is changed to 'fifo_w1024_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mul_Adder_Tree_128_6/adder_tree_output_2_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_6'.
INFO: [RTMG 210-285] Implementing FIFO 'pass_128_i_U(Gemv_Test_fifo_w2048_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c6_U(Gemv_Test_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_64_i_U(Gemv_Test_fifo_w1024_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c5_U(Gemv_Test_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_32_i_U(Gemv_Test_fifo_w512_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c4_U(Gemv_Test_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_16_i_U(Gemv_Test_fifo_w256_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c3_U(Gemv_Test_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_8_i_U(Gemv_Test_fifo_w128_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c2_U(Gemv_Test_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_4_i_U(Gemv_Test_fifo_w64_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c1_U(Gemv_Test_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_2_i_U(Gemv_Test_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c_U(Gemv_Test_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_19_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_21_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_24_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2' pipeline 'VITIS_LOOP_17_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator_Quantizer_7_Pipeline_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator_Quantizer_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_32ns_5ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator_Quantizer_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul' pipeline 'mul' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul' is 10372 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_1_full_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_3_no_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sptohp_32ns_16_1_no_dsp_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_mul_proc_Pipeline_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_mul_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_mul_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.24 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64' pipeline 'adder_128_64' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_128_64_proc_Pipeline_adder_128_64'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_128_64_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_128_64_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32' pipeline 'adder_64_32' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_64_32_proc_Pipeline_adder_64_32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_64_32_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_64_32_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16' pipeline 'adder_32_16' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_32_16_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_32_16_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8' pipeline 'adder_16_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc_Pipeline_adder_16_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_16_8_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_16_8_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4' pipeline 'adder_8_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_8_4_proc_Pipeline_adder_8_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_8_4_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_8_4_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2' pipeline 'adder_4_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_4_2_proc_Pipeline_adder_4_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_4_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_4_2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1' pipeline 'adder_2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_54ns_6ns_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hptodp_16ns_64_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_1_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc_Pipeline_adder_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_Loop_adder_2_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_Loop_adder_2_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mul_Adder_Tree_128_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w2048_d2_S' is changed to 'fifo_w2048_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1024_d2_S' is changed to 'fifo_w1024_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w256_d2_S' is changed to 'fifo_w256_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w64_d2_S' is changed to 'fifo_w64_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mul_Adder_Tree_128_8/adder_tree_output_3_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mul_Adder_Tree_128_8'.
INFO: [RTMG 210-285] Implementing FIFO 'pass_128_i_U(Gemv_Test_fifo_w2048_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c6_U(Gemv_Test_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_64_i_U(Gemv_Test_fifo_w1024_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c5_U(Gemv_Test_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_32_i_U(Gemv_Test_fifo_w512_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c4_U(Gemv_Test_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_16_i_U(Gemv_Test_fifo_w256_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c3_U(Gemv_Test_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_8_i_U(Gemv_Test_fifo_w128_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c2_U(Gemv_Test_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_4_i_U(Gemv_Test_fifo_w64_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c1_U(Gemv_Test_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pass_2_i_U(Gemv_Test_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c_U(Gemv_Test_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_128_64_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_64_32_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_32_16_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_16_8_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_8_4_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_4_2_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_Loop_adder_2_1_proc_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2' pipeline 'VITIS_LOOP_17_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator_Quantizer_9_Pipeline_VITIS_LOOP_17_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Accumulator_Quantizer_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'bitselect_1ns_32ns_5ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Accumulator_Quantizer_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bias_Merger_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Bias_Merger_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_3_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bias_Merger_Pipeline_VITIS_LOOP_14_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bias_Merger' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bias_Merger'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Gemv_Test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/weight_mem0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/weight_mem1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/weight_mem2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/weight_mem3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/scale_mem' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/out_stream' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/input_buffer' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/bias_buffer' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/output_buffer' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/rows' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/cols' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/weight_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/scale_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Gemv_Test/bias_offset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Gemv_Test' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w512_d2_S' is changed to 'fifo_w512_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w2048_d2_S' is changed to 'fifo_w2048_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] Port 'Gemv_Test/output_buffer' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Gemv_Test/weight_offset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Gemv_Test/scale_offset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'Gemv_Test/bias_offset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Gemv_Test'.
INFO: [RTMG 210-285] Implementing FIFO 'weight_mem0_c_U(Gemv_Test_fifo_w512_d3_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_mem1_c_U(Gemv_Test_fifo_w512_d3_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_mem2_c_U(Gemv_Test_fifo_w512_d3_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'weight_mem3_c_U(Gemv_Test_fifo_w512_d3_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'scale_mem_c_U(Gemv_Test_fifo_w512_d3_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bias_buffer_c_U(Gemv_Test_fifo_w16_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c1_U(Gemv_Test_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c2_U(Gemv_Test_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c3_U(Gemv_Test_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c4_U(Gemv_Test_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(Gemv_Test_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c5_U(Gemv_Test_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c6_U(Gemv_Test_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c7_U(Gemv_Test_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c11_channel_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c12_channel_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c13_channel_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c14_channel_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c15_channel_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_streams_U(Gemv_Test_fifo_w512_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c10_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_streams_1_U(Gemv_Test_fifo_w512_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c9_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_streams_2_U(Gemv_Test_fifo_w512_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c8_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_streams_3_U(Gemv_Test_fifo_w512_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_loc_c_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scale_dispacher_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scale_dispacher_1_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scale_dispacher_2_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'scale_dispacher_3_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dispacher_0_U(Gemv_Test_fifo_w2048_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dispacher_1_U(Gemv_Test_fifo_w2048_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dispacher_2_U(Gemv_Test_fifo_w2048_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dispacher_3_U(Gemv_Test_fifo_w2048_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'adder_tree_output_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dequantized_output_U(Gemv_Test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'adder_tree_output_1_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dequantized_output_1_U(Gemv_Test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'adder_tree_output_2_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dequantized_output_2_U(Gemv_Test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'adder_tree_output_3_U(Gemv_Test_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dequantized_output_3_U(Gemv_Test_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bias_Merger_U0_U(Gemv_Test_start_for_Bias_Merger_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Accumulator_Quantizer_U0_U(Gemv_Test_start_for_Accumulator_Quantizer_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Accumulator_Quantizer_5_U0_U(Gemv_Test_start_for_Accumulator_Quantizer_5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Accumulator_Quantizer_7_U0_U(Gemv_Test_start_for_Accumulator_Quantizer_7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Accumulator_Quantizer_9_U0_U(Gemv_Test_start_for_Accumulator_Quantizer_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_4_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_6_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_6_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Mul_Adder_Tree_128_8_U0_U(Gemv_Test_start_for_Mul_Adder_Tree_128_8_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.096 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11.57 seconds. CPU system time: 0.15 seconds. Elapsed time: 11.72 seconds; current allocated memory: 2.101 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.46 seconds; current allocated memory: 2.154 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Gemv_Test.
INFO: [VLOG 209-307] Generating Verilog RTL for Gemv_Test.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 167.74 MHz
INFO: [HLS 200-112] Total CPU user time: 112.92 seconds. Total CPU system time: 9.18 seconds. Total elapsed time: 124.42 seconds; peak allocated memory: 2.154 GB.
INFO: [v++ 60-791] Total elapsed time: 0h 2m 8s
