$comment
	File created using the following command:
		vcd file Vetor2BitsSaidaX.msim.vcd -direction
$end
$date
	Tue Sep 13 17:23:45 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module vetor2bitssaidax_vhd_vec_tst $end
$var wire 1 ! A [1] $end
$var wire 1 " A [0] $end
$var wire 1 # X [1] $end
$var wire 1 $ X [0] $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_A [1] $end
$var wire 1 / ww_A [0] $end
$var wire 1 0 ww_X [1] $end
$var wire 1 1 ww_X [0] $end
$var wire 1 2 \X[0]~output_o\ $end
$var wire 1 3 \X[1]~output_o\ $end
$var wire 1 4 \A[0]~input_o\ $end
$var wire 1 5 \A[1]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1&
x'
1(
1)
1*
1+
1,
1-
02
03
04
05
0!
0"
0.
0/
00
01
0#
0$
$end
#50000
1"
1/
14
12
11
1$
#100000
0"
1!
0/
1.
15
04
02
13
01
10
0$
1#
#150000
1"
1/
14
12
11
1$
#200000
0"
0!
0/
0.
05
04
02
03
01
00
0$
0#
#250000
1"
1/
14
12
11
1$
#300000
0"
1!
0/
1.
15
04
02
13
01
10
0$
1#
#350000
1"
1/
14
12
11
1$
#400000
0"
0!
0/
0.
05
04
02
03
01
00
0$
0#
#450000
1"
1/
14
12
11
1$
#500000
0"
1!
0/
1.
15
04
02
13
01
10
0$
1#
#550000
1"
1/
14
12
11
1$
#600000
0"
0!
0/
0.
05
04
02
03
01
00
0$
0#
#650000
1"
1/
14
12
11
1$
#700000
0"
1!
0/
1.
15
04
02
13
01
10
0$
1#
#750000
1"
1/
14
12
11
1$
#800000
0"
0!
0/
0.
05
04
02
03
01
00
0$
0#
#850000
1"
1/
14
12
11
1$
#900000
0"
1!
0/
1.
15
04
02
13
01
10
0$
1#
#950000
1"
1/
14
12
11
1$
#1000000
