FSM-based RTL control unit implemented in Verilog.

The design models SoC-style control logic using a finite state machine with
synchronous reset handling and control signal generation. Functional
verification is performed using a self-written Verilog testbench and
waveform inspection via GTKWave.
