<h2 align="center">Hi there 👋 I'm Jinkyu Lee</h2>


## About Me
I'm a second-year **Electronic Engineering** student at the University of Southampton, passionate about design verification, FPGA development, and RTL design, from testbench simulation to functional verification.


## 🚀 Interests
- FPGA design and RTL verification
- SystemVerilog testbench development and waveform analysis
- Functional and timing verification on hardware boards

  
## 🛠What I Work With
![Static Badge](https://img.shields.io/badge/Verilog-blue)
![Static Badge](https://img.shields.io/badge/SystemVerilog-inactive) 
![Static Badge](https://img.shields.io/badge/C-purple)
![Static Badge](https://img.shields.io/badge/GTKWave-grey) 
![Static Badge](https://img.shields.io/badge/ModelSim-yellow)
![Static Badge](https://img.shields.io/badge/Vivado-green)
![Static Badge](https://img.shields.io/badge/Xilinx%20Artix--7-orange)

![JinELEC](https://github-readme-stats.vercel.app/api?username=JinELEC&show_icons=true&theme=graywhite)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=JinELEC&layout=compact&theme=graywhite)

## 🌐Connect with me
[![Static Badge](https://img.shields.io/badge/Linkedin-blue)](https://www.linkedin.com/in/jinkyu-lee-a8541124a)


