---
layout: post
title: "SqueezeJet: High-level Synthesis Accelerator Design for Deep Convolutional Neural Networks"
date: 2018-05-06 21:56:33
categories: arXiv_CV
tags: arXiv_CV Object_Detection CNN Inference Detection Recognition
author: Panagiotis G. Mousouliotis, Loukas P. Petrou
mathjax: true
---

* content
{:toc}

##### Abstract
Deep convolutional neural networks have dominated the pattern recognition scene by providing much more accurate solutions in computer vision problems such as object recognition and object detection. Most of these solutions come at a huge computational cost, requiring billions of multiply-accumulate operations and, thus, making their use quite challenging in real-time applications that run on embedded mobile (resource-power constrained) hardware. This work presents the architecture, the high-level synthesis design, and the implementation of SqueezeJet, an FPGA accelerator for the inference phase of the SqueezeNet DCNN architecture, which is designed specifically for use in embedded systems. Results show that SqueezeJet can achieve 15.16 times speed-up compared to the software implementation of SqueezeNet running on an embedded mobile processor with less than 1% drop in top-5 accuracy.

##### Abstract (translated by Google)
深卷积神经网络通过在诸如物体识别和物体检测等计算机视觉问题中提供更准确的解决方案，在模式识别场景中占据主导地位。这些解决方案中的大多数计算成本巨大，需要数十亿次的乘法累加运算，因此，使其在嵌入式移动（资源功耗受限）硬件上运行的实时应用程序中的使用非常具有挑战性。这项工作介绍了SqueezeJet的架构，高级综合设计以及SqueezeJet的实现，SqueezeJet是用于SqueezeNet DCNN架构推理阶段的FPGA加速器，专门用于嵌入式系统。结果表明，与在嵌入式移动处理器上运行SqueezeNet的软件实现相比，SqueezeJet可以实现15.16倍的加速，并且前5精度下降小于1％。

##### URL
[https://arxiv.org/abs/1805.08695](https://arxiv.org/abs/1805.08695)

##### PDF
[https://arxiv.org/pdf/1805.08695](https://arxiv.org/pdf/1805.08695)

