#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000f72a00 .scope module, "clock_generator" "clock_generator" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
P_00000000010693a0 .param/l "n" 0 2 3, +C4<00000000000000000000000001000000>;
v0000000000f72fe0_0 .var "clk", 0 0;
v0000000000f72b90_0 .var/i "i", 31 0;
    .scope S_0000000000f72a00;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72fe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f72b90_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000000000f72a00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f72fe0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000f72b90_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000000000f72b90_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.1, 5;
    %delay 10, 0;
    %load/vec4 v0000000000f72fe0_0;
    %inv;
    %store/vec4 v0000000000f72fe0_0, 0, 1;
    %vpi_call 2 18 "$monitor", "At time %2t: n = %d, clk = %d", $time, P_00000000010693a0, v0000000000f72fe0_0 {0 0 0};
    %load/vec4 v0000000000f72b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000f72b90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "clock_gen\main.v";
