;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV 277, <-20
	DJN -1, @-20
	ADD #270, <70
	DJN -1, @-20
	SLT 20, @12
	SUB <207, <120
	MOV 277, <-20
	SUB @127, 106
	MOV #12, @0
	SUB @-27, 30
	MOV #12, @0
	MOV -7, <-20
	SUB <207, <120
	SUB #121, 173
	SUB <207, <120
	ADD #270, <1
	CMP 707, <120
	DJN -72, 201
	CMP @127, 106
	MOV 277, <-20
	SLT 20, @12
	JMP -7, @-20
	MOV -7, <-20
	SUB @121, 103
	DJN -1, @-20
	ADD #270, <1
	SUB @127, 106
	SUB -302, -101
	JMZ 277, @-20
	SUB @121, 103
	DJN -1, @-20
	CMP -702, -700
	ADD #270, <70
	DJN -1, @-20
	SLT 20, @12
	SUB @121, 103
	DJN 707, @120
	ADD 277, <60
	MOV 277, <-20
	MOV 20, 0
	CMP -702, -700
	SUB @127, 106
	JMZ -7, @-20
	MOV 277, <-20
	ADD 210, 60
	MOV -1, <-20
	SPL 0, <753
