<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='cachecontroller.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: cachecontroller
    <br/>
    Created: Jan  5, 2010
    <br/>
    Updated: Jan  7, 2010
    <br/>
    SVN Updated: Jan  7, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Memory core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     This project is to develop a direct mapped cache controller for embedded applications.
     <br/>
     Key Design Features
     <br/>
     - Direct mapped with configurable address size, line size and number of cache lines
     <br/>
     - Non Pipelined architecture
     <br/>
     - No Cache flush
     <br/>
     Synthesis will be conducted using VirtexII Pro
    </p>
   </div>
   <div id="d_Progress">
    <h2>
     
     
     Progress
    </h2>
    <p id="p_Progress">
     7th January 2010
     <br/>
     Memory(RAM) implementation completed
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
