'''
Created on Jun 12, 2013

@author: anon
'''

a = """adc_immediate
adc_register
adc_rsr
add_immediate
add_register
add_rsr
add_sp_plus_immediate
add_sp_plus_register
adr
and_immediate
and_register
and_rsr
asr_immediate
asr_register
b
bic_immediate
bic_register
bic_rsr
bkpt
bl_immediate
blx_register
bx
bxj
cbz
cdp
clz
cmn_immediate
cmn_register
cmn_rsr
cmp_immediate
cmp_register
cmp_rsr
dbg
eor_immediate
eor_register
eor_rsr
eret
hvc
it
ldc_immediate
ldc_literal
ldmda
ldmdb
ldm_exception_return
ldmia
ldmib
ldm_user_registers
ldrb_immediate
ldrb_literal
ldrb_register
ldrbt
ldrex
ldrexb
ldrexd
ldrexh
ldr_immediate
ldr_literal
ldr_register
ldrt
lsl_immediate
lsl_register
lsr_immediate
lsr_register
mcr
mcrr
mla
mls
mov_immediate
mov_register
mov_rsr
movt
mrc
mrrc
mrs
msr
mul
mull
mvn_immediate
mvn_register
mvn_rsr
nop
orr_immediate
orr_register
orr_rsr
pld
pop
push
rfe
ror_immediate
ror_register
rrx
rsb_immediate
rsb_register
rsb_rsr
rsc_immediate
rsc_register
rsc_rsr
sat_add_and_sub
sbc_immediate
sbc_register
sbc_rsr
sev
smc
smla
smlal
smlalb
smlaw
smul
smull
smulw
srs
stc
stmda
stmdb
stmia
stmib
stm_user_registers
strb_immediate
strb_register
strbt
strex
strexb
strexd
strexh
str_immediate
str_reg
strt
sub_immediate
sub_register
sub_rsr
subs_pc_lr
sub_sp_minus_immediate
sub_sp_minus_register
svc
swp
teq_immediate
teq_register
teq_rsr
tst_immediate
tst_register
tst_rsr
umaal
umlal
umull
wfe
wfi
yield"""

i = 0

for line in a.split("\n"):
    print "%s = 0x%.4x" % (line, i)
    i += 1
    
    