v 20110115 2
P 1000 100 1300 100 1 0 1
{
T 1100 150 5 8 1 1 0 0 1
pinnumber=4
T 1100 50 5 8 0 1 0 2 1
pinseq=4
T 950 100 9 8 1 1 0 6 1
pinlabel=?
T 950 100 5 8 0 1 0 8 1
pintype=io
}
P 0 300 300 300 1 0 0
{
T 200 350 5 8 1 1 0 6 1
pinnumber=2
T 200 250 5 8 0 1 0 8 1
pinseq=3
T 350 300 9 8 1 1 0 0 1
pinlabel=?
T 350 300 5 8 0 1 0 2 1
pintype=in
}
T 300 1150 5 10 0 0 0 0 1
device=24Cxx
P 0 500 300 500 1 0 0
{
T 200 550 5 8 1 1 0 6 1
pinnumber=1
T 200 450 5 8 0 1 0 8 1
pinseq=2
T 350 500 9 8 1 1 0 0 1
pinlabel=?
T 350 500 5 8 0 1 0 2 1
pintype=in
}
P 1000 500 1300 500 1 0 1
{
T 1100 550 5 8 1 1 0 0 1
pinnumber=6
T 1100 450 5 8 0 1 0 2 1
pinseq=6
T 950 500 9 8 1 1 0 6 1
pinlabel=?
T 950 500 5 8 0 1 0 8 1
pintype=in
}
B 300 0 700 700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 800 800 8 10 1 1 0 0 1
refdes=U?
T 300 1350 5 10 0 0 0 0 1
footprint=DIP8
T 300 2150 5 10 0 0 0 0 1
description=2-wire serial cmos eeprom
T 300 1950 5 10 0 0 0 0 1
numslots=0
T 300 2350 5 10 0 0 0 0 1
author=Werner Hoch <werner.hoATgmx.de>
T 300 1550 5 10 0 0 0 0 1
net=Vcc:8
T 300 1750 5 10 0 0 0 0 1
net=GND:4
T 300 750 9 8 1 0 0 0 1
SATG1
T 300 2550 5 10 0 0 0 0 1
documentation=http://www.asec.com.tw/product/data/992/24C01_2.PDF
T 300 2750 5 10 0 0 0 0 1
comment=Pin7 can be WP (write protect) too
P 0 100 300 100 1 0 0
{
T 200 150 5 8 1 1 0 6 1
pinnumber=3
T 200 50 5 8 0 1 0 8 1
pinseq=3
T 350 100 9 8 1 1 0 0 1
pinlabel=?
T 350 100 5 8 0 1 0 2 1
pintype=in
}
