#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5630a8549be0 .scope module, "test_threads" "test_threads" 2 3;
 .timescale 0 0;
v0x5630a8566010_0 .var "clk", 0 0;
v0x5630a85660d0_0 .var "rst", 0 0;
v0x5630a8566190_0 .var "start", 0 0;
v0x5630a8566290_0 .net "t_cell1", 3 0, v0x5630a8565210_0;  1 drivers
v0x5630a8566360_0 .net "t_cell2", 3 0, v0x5630a8565310_0;  1 drivers
v0x5630a8566450_0 .net "t_done", 0 0, v0x5630a8565490_0;  1 drivers
v0x5630a8566520_0 .net "t_th", 1 0, v0x5630a8565d70_0;  1 drivers
v0x5630a85665f0_0 .net "t_v", 0 0, v0x5630a8565e50_0;  1 drivers
S_0x5630a8549d70 .scope module, "_4_threads_16_cells" "_4_threads_16_cells" 2 18, 2 60 0, S_0x5630a8549be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /OUTPUT 2 "th";
    .port_info 5 /OUTPUT 1 "v";
    .port_info 6 /OUTPUT 4 "cell1";
    .port_info 7 /OUTPUT 4 "cell2";
v0x5630a8565210_0 .var "cell1", 3 0;
v0x5630a8565310_0 .var "cell2", 3 0;
v0x5630a85653f0_0 .net "clk", 0 0, v0x5630a8566010_0;  1 drivers
v0x5630a8565490_0 .var "done", 0 0;
v0x5630a8565530_0 .var "done_mem", 3 0;
v0x5630a85655f0_0 .var "init_mem", 3 0;
v0x5630a85656d0_0 .net "m_out", 7 0, v0x5630a852e630_0;  1 drivers
v0x5630a8565790_0 .var "m_rd", 0 0;
v0x5630a8565830_0 .var "m_rd_addr", 1 0;
v0x5630a85658d0_0 .var "m_wr", 0 0;
v0x5630a8565970_0 .var "m_wr_addr", 1 0;
v0x5630a8565a10_0 .var "m_wr_data", 7 0;
v0x5630a8565ab0_0 .var "p_addr", 1 0;
v0x5630a8565b50_0 .var "p_rd", 0 0;
v0x5630a8565bf0_0 .net "rst", 0 0, v0x5630a85660d0_0;  1 drivers
v0x5630a8565cb0_0 .net "start", 0 0, v0x5630a8566190_0;  1 drivers
v0x5630a8565d70_0 .var "th", 1 0;
v0x5630a8565e50_0 .var "v", 0 0;
S_0x5630a8537130 .scope module, "mem_2r_1w_width8_depth2" "mem_2r_1w_width8_depth2" 2 146, 2 180 0, S_0x5630a8549d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rd";
    .port_info 2 /INPUT 2 "rd_addr1";
    .port_info 3 /INPUT 2 "rd_addr2";
    .port_info 4 /OUTPUT 8 "out_1";
    .port_info 5 /OUTPUT 8 "out_2";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 2 "wr_addr";
    .port_info 8 /INPUT 8 "wr_data";
v0x5630a852e1f0_0 .net "clk", 0 0, v0x5630a8566010_0;  alias, 1 drivers
v0x5630a852e400 .array "mem", 3 0, 7 0;
v0x5630a852e630_0 .var "out_1", 7 0;
v0x5630a8510130_0 .var "out_2", 7 0;
v0x5630a85110d0_0 .net "rd", 0 0, v0x5630a8565790_0;  1 drivers
v0x5630a8510e70_0 .net "rd_addr1", 1 0, v0x5630a8565830_0;  1 drivers
o0x7f1abe699108 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5630a8564d90_0 .net "rd_addr2", 1 0, o0x7f1abe699108;  0 drivers
v0x5630a8564e70_0 .net "wr", 0 0, v0x5630a85658d0_0;  1 drivers
v0x5630a8564f30_0 .net "wr_addr", 1 0, v0x5630a8565970_0;  1 drivers
v0x5630a8565010_0 .net "wr_data", 7 0, v0x5630a8565a10_0;  1 drivers
E_0x5630a853c590 .event posedge, v0x5630a852e1f0_0;
    .scope S_0x5630a8537130;
T_0 ;
    %wait E_0x5630a853c590;
    %load/vec4 v0x5630a85110d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5630a8510e70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5630a852e400, 4;
    %assign/vec4 v0x5630a852e630_0, 0;
    %load/vec4 v0x5630a8564d90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5630a852e400, 4;
    %assign/vec4 v0x5630a8510130_0, 0;
T_0.0 ;
    %load/vec4 v0x5630a8564e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5630a8565010_0;
    %load/vec4 v0x5630a8564f30_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5630a852e400, 0, 4;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5630a8549d70;
T_1 ;
    %wait E_0x5630a853c590;
    %load/vec4 v0x5630a8565bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630a8565490_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5630a8565530_0;
    %and/r;
    %assign/vec4 v0x5630a8565490_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5630a8549d70;
T_2 ;
    %wait E_0x5630a853c590;
    %load/vec4 v0x5630a8565bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5630a8565830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630a8565790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630a8565b50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5630a8565ab0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5630a8565cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5630a8565790_0, 0;
    %load/vec4 v0x5630a8565830_0;
    %assign/vec4 v0x5630a8565ab0_0, 0;
    %load/vec4 v0x5630a8565790_0;
    %assign/vec4 v0x5630a8565b50_0, 0;
    %load/vec4 v0x5630a8565830_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5630a8565830_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5630a8565830_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5630a8565830_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5630a8549d70;
T_3 ;
    %wait E_0x5630a853c590;
    %load/vec4 v0x5630a8565bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5630a85655f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5630a8565530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5630a8565e50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5630a8565210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5630a8565310_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5630a8565b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5630a85655f0_0;
    %load/vec4 v0x5630a8565ab0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5630a85656d0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x5630a8565210_0, 0;
    %load/vec4 v0x5630a85656d0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x5630a8565310_0, 0;
    %load/vec4 v0x5630a85656d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5630a8565a10_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5630a8565ab0_0;
    %assign/vec4/off/d v0x5630a85655f0_0, 4, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5630a8565210_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5630a8565310_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5630a8565a10_0, 0;
T_3.5 ;
    %load/vec4 v0x5630a85656d0_0;
    %pad/u 32;
    %cmpi/e 254, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5630a8565ab0_0;
    %assign/vec4/off/d v0x5630a8565530_0, 4, 5;
T_3.6 ;
    %load/vec4 v0x5630a8565ab0_0;
    %assign/vec4 v0x5630a8565970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5630a85658d0_0, 0;
    %load/vec4 v0x5630a8565ab0_0;
    %assign/vec4 v0x5630a8565d70_0, 0;
    %load/vec4 v0x5630a8565530_0;
    %load/vec4 v0x5630a8565ab0_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 1;
    %assign/vec4 v0x5630a8565e50_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5630a8549d70;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a8565490_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5630a8565d70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a8565e50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5630a8565210_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5630a8565310_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a8565790_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5630a8565830_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a85658d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5630a8565970_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5630a8565a10_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5630a85655f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5630a8565530_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5630a8565ab0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a8565b50_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5630a8549be0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a8566010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a85660d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a8566190_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5630a8549be0;
T_6 ;
    %vpi_call 2 39 "$dumpfile", "uut.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5630a8549be0;
T_7 ;
    %wait E_0x5630a853c590;
    %wait E_0x5630a853c590;
    %wait E_0x5630a853c590;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5630a85660d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5630a8566190_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5630a8549be0;
T_8 ;
    %delay 5, 0;
    %load/vec4 v0x5630a8566010_0;
    %inv;
    %store/vec4 v0x5630a8566010_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/tmp/tmpeg4k9b4j";
