#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Oct 19 01:49:28 2021
# Process ID: 2100
# Current directory: C:/Users/vince/Desktop/Vivado/lab4/lab4.runs/synth_1
# Command line: vivado.exe -log lab4_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_2.tcl
# Log file: C:/Users/vince/Desktop/Vivado/lab4/lab4.runs/synth_1/lab4_2.vds
# Journal file: C:/Users/vince/Desktop/Vivado/lab4/lab4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab4_2.tcl -notrace
Command: synth_design -top lab4_2 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18060
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab4_2' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:20]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/onepulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (2#1) [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/onepulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_diveder' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/clocl_diveder.v:1]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_diveder' (3#1) [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/clocl_diveder.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_times' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:1]
	Parameter max bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_times' (4#1) [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:93]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:188]
INFO: [Synth 8-6155] done synthesizing module 'lab4_2' (5#1) [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1117.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc]
WARNING: [Vivado 12-584] No ports matched 'min'. [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'min'. [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed_down'. [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc:322]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc:322]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed_down'. [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc:323]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc:323]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/constrs_1/imports/lab4/Basys3_Constraints_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab4_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab4_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'DIGIT_reg' in module 'lab4_2'
WARNING: [Synth 8-327] inferring latch for variable 'next_machine_reg' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:199]
WARNING: [Synth 8-327] inferring latch for variable 'next_BCD1_reg' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:191]
WARNING: [Synth 8-327] inferring latch for variable 'next_BCD2_reg' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:192]
WARNING: [Synth 8-327] inferring latch for variable 'next_BCD3_reg' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:193]
WARNING: [Synth 8-327] inferring latch for variable 'next_BCD0_reg' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:190]
WARNING: [Synth 8-327] inferring latch for variable 'DISPLAY_reg' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:94]
WARNING: [Synth 8-327] inferring latch for variable 'next_counting_reg' [C:/Users/vince/Desktop/Vivado/lab4/lab4.srcs/sources_1/imports/lab4/lab4_2.v:161]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 56    
	   4 Input    4 Bit        Muxes := 4     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   4 Input    1 Bit        Muxes := 3     
	  12 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     3|
|4     |LUT2   |    10|
|5     |LUT3   |    12|
|6     |LUT4   |    47|
|7     |LUT5   |    25|
|8     |LUT6   |    84|
|9     |FDCE   |    31|
|10    |FDPE   |     8|
|11    |FDRE   |    76|
|12    |LD     |    26|
|13    |IBUF   |     6|
|14    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.500 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1117.500 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1117.500 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1117.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1117.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 26 instances were transformed.
  LD => LDCE: 26 instances

Synth Design complete, checksum: 4bc4509c
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 11 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1117.500 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/vince/Desktop/Vivado/lab4/lab4.runs/synth_1/lab4_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab4_2_utilization_synth.rpt -pb lab4_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 19 01:50:00 2021...
