// Seed: 3352895974
`timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  logic id_3 = id_2;
  assign id_1 = 1'h0;
  type_7 id_4 (
      .id_0(id_1),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_3),
      .id_4(),
      .id_5(1 - 1),
      .id_6(),
      .id_7("" * 1),
      .id_8(id_3)
  );
  logic id_5;
  logic id_6;
endmodule
