Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Apr 18 11:30:12 2019
| Host         : BURAKLAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.140        0.000                      0                   26        0.155        0.000                      0                   26        1.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clk_p                   {0.000 2.500}        5.000           200.000         
  clk_out_200MHz_clk_wiz_0  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out_200MHz_clk_wiz_0        3.140        0.000                      0                   26        0.155        0.000                      0                   26        1.000        0.000                       0                    26  
  clkfbout_clk_wiz_0                                                                                                                                                          3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_200MHz_clk_wiz_0
  To Clock:  clk_out_200MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 clock_divider_i/counter1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/counter1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.345ns (19.283%)  route 1.444ns (80.717%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.399    -2.085    clock_divider_i/CLK
    SLICE_X94Y127        FDCE                                         r  clock_divider_i/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDCE (Prop_fdce_C_Q)         0.259    -1.826 r  clock_divider_i/counter1_reg[12]/Q
                         net (fo=2, routed)           0.654    -1.173    clock_divider_i/counter1[12]
    SLICE_X93Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.130 r  clock_divider_i/counter1[16]_i_4/O
                         net (fo=18, routed)          0.790    -0.339    clock_divider_i/counter1[16]_i_4_n_0
    SLICE_X93Y124        LUT5 (Prop_lut5_I2_O)        0.043    -0.296 r  clock_divider_i/counter1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    clock_divider_i/counter1_0[3]
    SLICE_X93Y124        FDCE                                         r  clock_divider_i/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.267     3.519    clock_divider_i/CLK
    SLICE_X93Y124        FDCE                                         r  clock_divider_i/counter1_reg[3]/C
                         clock pessimism             -0.648     2.871    
                         clock uncertainty           -0.060     2.810    
    SLICE_X93Y124        FDCE (Setup_fdce_C_D)        0.034     2.844    clock_divider_i/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.844    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 clock_divider_i/counter1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/counter1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.345ns (19.830%)  route 1.395ns (80.170%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.399    -2.085    clock_divider_i/CLK
    SLICE_X94Y127        FDCE                                         r  clock_divider_i/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDCE (Prop_fdce_C_Q)         0.259    -1.826 r  clock_divider_i/counter1_reg[12]/Q
                         net (fo=2, routed)           0.654    -1.173    clock_divider_i/counter1[12]
    SLICE_X93Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.130 r  clock_divider_i/counter1[16]_i_4/O
                         net (fo=18, routed)          0.741    -0.388    clock_divider_i/counter1[16]_i_4_n_0
    SLICE_X93Y124        LUT5 (Prop_lut5_I2_O)        0.043    -0.345 r  clock_divider_i/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    clock_divider_i/counter1_0[0]
    SLICE_X93Y124        FDCE                                         r  clock_divider_i/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.267     3.519    clock_divider_i/CLK
    SLICE_X93Y124        FDCE                                         r  clock_divider_i/counter1_reg[0]/C
                         clock pessimism             -0.648     2.871    
                         clock uncertainty           -0.060     2.810    
    SLICE_X93Y124        FDCE (Setup_fdce_C_D)        0.034     2.844    clock_divider_i/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.844    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.235ns  (required time - arrival time)
  Source:                 xadc_wrapper_i/xadc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/xadc_enable_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 1.130ns (66.634%)  route 0.566ns (33.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.398    -2.086    xadc_wrapper_i/xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.087    -0.999 r  xadc_wrapper_i/xadc/U0/EOC
                         net (fo=4, routed)           0.566    -0.433    xadc_wrapper_i/eoc_out
    SLICE_X95Y126        LUT6 (Prop_lut6_I2_O)        0.043    -0.390 r  xadc_wrapper_i/xadc_enable_i_i_1/O
                         net (fo=1, routed)           0.000    -0.390    xadc_wrapper_i/xadc_enable_i_i_1_n_0
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.267     3.519    xadc_wrapper_i/clk_out_200MHz
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_enable_i_reg/C
                         clock pessimism             -0.648     2.871    
                         clock uncertainty           -0.060     2.810    
    SLICE_X95Y126        FDRE (Setup_fdre_C_D)        0.034     2.844    xadc_wrapper_i/xadc_enable_i_reg
  -------------------------------------------------------------------
                         required time                          2.844    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  3.235    

Slack (MET) :             3.259ns  (required time - arrival time)
  Source:                 xadc_wrapper_i/xadc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/adc_acq_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 1.130ns (66.321%)  route 0.574ns (33.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.398    -2.086    xadc_wrapper_i/xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.087    -0.999 r  xadc_wrapper_i/xadc/U0/EOC
                         net (fo=4, routed)           0.574    -0.425    xadc_wrapper_i/eoc_out
    SLICE_X94Y126        LUT4 (Prop_lut4_I3_O)        0.043    -0.382 r  xadc_wrapper_i/adc_acq_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.382    xadc_wrapper_i/adc_acq_state[0]_i_1_n_0
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.267     3.519    xadc_wrapper_i/clk_out_200MHz
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/C
                         clock pessimism             -0.648     2.871    
                         clock uncertainty           -0.060     2.810    
    SLICE_X94Y126        FDCE (Setup_fdce_C_D)        0.066     2.876    xadc_wrapper_i/adc_acq_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.876    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  3.259    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 clock_divider_i/counter1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/counter1_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.839ns (50.227%)  route 0.831ns (49.773%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 3.522 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.398    -2.086    clock_divider_i/CLK
    SLICE_X93Y124        FDCE                                         r  clock_divider_i/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.223    -1.863 r  clock_divider_i/counter1_reg[3]/Q
                         net (fo=2, routed)           0.453    -1.410    clock_divider_i/counter1[3]
    SLICE_X92Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223    -1.187 r  clock_divider_i/counter1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.007    -1.180    clock_divider_i/counter1_reg[3]_i_2_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.126 r  clock_divider_i/counter1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.126    clock_divider_i/counter1_reg[7]_i_2_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.072 r  clock_divider_i/counter1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.072    clock_divider_i/counter1_reg[11]_i_2_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.018 r  clock_divider_i/counter1_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.018    clock_divider_i/counter1_reg[15]_i_2_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    -0.910 r  clock_divider_i/counter1_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.371    -0.539    clock_divider_i/data0[16]
    SLICE_X93Y128        LUT5 (Prop_lut5_I4_O)        0.123    -0.416 r  clock_divider_i/counter1[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.416    clock_divider_i/counter1_0[16]
    SLICE_X93Y128        FDCE                                         r  clock_divider_i/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.270     3.522    clock_divider_i/CLK
    SLICE_X93Y128        FDCE                                         r  clock_divider_i/counter1_reg[16]/C
                         clock pessimism             -0.648     2.874    
                         clock uncertainty           -0.060     2.813    
    SLICE_X93Y128        FDCE (Setup_fdce_C_D)        0.034     2.847    clock_divider_i/counter1_reg[16]
  -------------------------------------------------------------------
                         required time                          2.847    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.280ns  (required time - arrival time)
  Source:                 clock_divider_i/counter1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/counter1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.345ns (20.912%)  route 1.305ns (79.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.399    -2.085    clock_divider_i/CLK
    SLICE_X94Y127        FDCE                                         r  clock_divider_i/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDCE (Prop_fdce_C_Q)         0.259    -1.826 r  clock_divider_i/counter1_reg[12]/Q
                         net (fo=2, routed)           0.654    -1.173    clock_divider_i/counter1[12]
    SLICE_X93Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.130 r  clock_divider_i/counter1[16]_i_4/O
                         net (fo=18, routed)          0.651    -0.479    clock_divider_i/counter1[16]_i_4_n_0
    SLICE_X93Y125        LUT5 (Prop_lut5_I2_O)        0.043    -0.436 r  clock_divider_i/counter1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.436    clock_divider_i/counter1_0[6]
    SLICE_X93Y125        FDCE                                         r  clock_divider_i/counter1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.267     3.519    clock_divider_i/CLK
    SLICE_X93Y125        FDCE                                         r  clock_divider_i/counter1_reg[6]/C
                         clock pessimism             -0.648     2.871    
                         clock uncertainty           -0.060     2.810    
    SLICE_X93Y125        FDCE (Setup_fdce_C_D)        0.034     2.844    clock_divider_i/counter1_reg[6]
  -------------------------------------------------------------------
                         required time                          2.844    
                         arrival time                           0.436    
  -------------------------------------------------------------------
                         slack                                  3.280    

Slack (MET) :             3.300ns  (required time - arrival time)
  Source:                 clock_divider_i/counter1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/counter1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.632ns  (logic 0.825ns (50.551%)  route 0.807ns (49.449%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 3.521 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.398    -2.086    clock_divider_i/CLK
    SLICE_X93Y124        FDCE                                         r  clock_divider_i/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y124        FDCE (Prop_fdce_C_Q)         0.223    -1.863 r  clock_divider_i/counter1_reg[3]/Q
                         net (fo=2, routed)           0.453    -1.410    clock_divider_i/counter1[3]
    SLICE_X92Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.223    -1.187 r  clock_divider_i/counter1_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.007    -1.180    clock_divider_i/counter1_reg[3]_i_2_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.126 r  clock_divider_i/counter1_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.126    clock_divider_i/counter1_reg[7]_i_2_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    -1.072 r  clock_divider_i/counter1_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -1.072    clock_divider_i/counter1_reg[11]_i_2_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    -0.921 r  clock_divider_i/counter1_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.347    -0.574    clock_divider_i/data0[15]
    SLICE_X93Y127        LUT5 (Prop_lut5_I4_O)        0.120    -0.454 r  clock_divider_i/counter1[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    clock_divider_i/counter1_0[15]
    SLICE_X93Y127        FDCE                                         r  clock_divider_i/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.269     3.521    clock_divider_i/CLK
    SLICE_X93Y127        FDCE                                         r  clock_divider_i/counter1_reg[15]/C
                         clock pessimism             -0.648     2.873    
                         clock uncertainty           -0.060     2.812    
    SLICE_X93Y127        FDCE (Setup_fdce_C_D)        0.034     2.846    clock_divider_i/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          2.846    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  3.300    

Slack (MET) :             3.304ns  (required time - arrival time)
  Source:                 clock_divider_i/counter1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/counter1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.676ns  (logic 0.345ns (20.586%)  route 1.331ns (79.414%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.627ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.399    -2.085    clock_divider_i/CLK
    SLICE_X94Y127        FDCE                                         r  clock_divider_i/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDCE (Prop_fdce_C_Q)         0.259    -1.826 r  clock_divider_i/counter1_reg[12]/Q
                         net (fo=2, routed)           0.654    -1.173    clock_divider_i/counter1[12]
    SLICE_X93Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.130 r  clock_divider_i/counter1[16]_i_4/O
                         net (fo=18, routed)          0.677    -0.452    clock_divider_i/counter1[16]_i_4_n_0
    SLICE_X94Y125        LUT5 (Prop_lut5_I2_O)        0.043    -0.409 r  clock_divider_i/counter1[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    clock_divider_i/counter1_0[7]
    SLICE_X94Y125        FDCE                                         r  clock_divider_i/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.266     3.518    clock_divider_i/CLK
    SLICE_X94Y125        FDCE                                         r  clock_divider_i/counter1_reg[7]/C
                         clock pessimism             -0.627     2.891    
                         clock uncertainty           -0.060     2.830    
    SLICE_X94Y125        FDCE (Setup_fdce_C_D)        0.064     2.894    clock_divider_i/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                          2.894    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  3.304    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 xadc_wrapper_i/xadc/U0/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/xadc_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 1.130ns (70.324%)  route 0.477ns (29.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.398    -2.086    xadc_wrapper_i/xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_EOC)    1.087    -0.999 f  xadc_wrapper_i/xadc/U0/EOC
                         net (fo=4, routed)           0.477    -0.522    xadc_wrapper_i/eoc_out
    SLICE_X95Y126        LUT6 (Prop_lut6_I3_O)        0.043    -0.479 r  xadc_wrapper_i/xadc_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    xadc_wrapper_i/xadc_addr_i[3]_i_1_n_0
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.267     3.519    xadc_wrapper_i/clk_out_200MHz
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_addr_i_reg[3]/C
                         clock pessimism             -0.648     2.871    
                         clock uncertainty           -0.060     2.810    
    SLICE_X95Y126        FDRE (Setup_fdre_C_D)        0.033     2.843    xadc_wrapper_i/xadc_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          2.843    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 clock_divider_i/counter1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/counter1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out_200MHz_clk_wiz_0 rise@5.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.345ns (21.498%)  route 1.260ns (78.502%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 3.519 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.085ns
    Clock Pessimism Removal (CPR):    -0.648ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.399    -2.085    clock_divider_i/CLK
    SLICE_X94Y127        FDCE                                         r  clock_divider_i/counter1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDCE (Prop_fdce_C_Q)         0.259    -1.826 r  clock_divider_i/counter1_reg[12]/Q
                         net (fo=2, routed)           0.654    -1.173    clock_divider_i/counter1[12]
    SLICE_X93Y127        LUT4 (Prop_lut4_I0_O)        0.043    -1.130 r  clock_divider_i/counter1[16]_i_4/O
                         net (fo=18, routed)          0.606    -0.523    clock_divider_i/counter1[16]_i_4_n_0
    SLICE_X93Y124        LUT5 (Prop_lut5_I2_O)        0.043    -0.480 r  clock_divider_i/counter1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.480    clock_divider_i/counter1_0[1]
    SLICE_X93Y124        FDCE                                         r  clock_divider_i/counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    E19                                               0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     5.851 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.837    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     0.603 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     2.169    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     2.252 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          1.267     3.519    clock_divider_i/CLK
    SLICE_X93Y124        FDCE                                         r  clock_divider_i/counter1_reg[1]/C
                         clock pessimism             -0.648     2.871    
                         clock uncertainty           -0.060     2.810    
    SLICE_X93Y124        FDCE (Setup_fdce_C_D)        0.034     2.844    clock_divider_i/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                          2.844    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  3.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 xadc_wrapper_i/adc_acq_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/xadc_addr_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.146ns (64.567%)  route 0.080ns (35.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    xadc_wrapper_i/clk_out_200MHz
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDCE (Prop_fdce_C_Q)         0.118    -0.411 r  xadc_wrapper_i/adc_acq_state_reg[0]/Q
                         net (fo=5, routed)           0.080    -0.331    xadc_wrapper_i/adc_acq_state[0]
    SLICE_X95Y126        LUT6 (Prop_lut6_I2_O)        0.028    -0.303 r  xadc_wrapper_i/xadc_addr_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    xadc_wrapper_i/xadc_addr_i[3]_i_1_n_0
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_addr_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    xadc_wrapper_i/clk_out_200MHz
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_addr_i_reg[3]/C
                         clock pessimism              0.035    -0.518    
    SLICE_X95Y126        FDRE (Hold_fdre_C_D)         0.060    -0.458    xadc_wrapper_i/xadc_addr_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xadc_wrapper_i/adc_acq_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/xadc_addr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.146ns (64.283%)  route 0.081ns (35.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    xadc_wrapper_i/clk_out_200MHz
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDCE (Prop_fdce_C_Q)         0.118    -0.411 r  xadc_wrapper_i/adc_acq_state_reg[0]/Q
                         net (fo=5, routed)           0.081    -0.330    xadc_wrapper_i/adc_acq_state[0]
    SLICE_X95Y126        LUT6 (Prop_lut6_I2_O)        0.028    -0.302 r  xadc_wrapper_i/xadc_addr_i[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    xadc_wrapper_i/xadc_addr_i[4]_i_1_n_0
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_addr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    xadc_wrapper_i/clk_out_200MHz
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_addr_i_reg[4]/C
                         clock pessimism              0.035    -0.518    
    SLICE_X95Y126        FDRE (Hold_fdre_C_D)         0.060    -0.458    xadc_wrapper_i/xadc_addr_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 xadc_wrapper_i/adc_acq_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/xadc_enable_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.146ns (50.324%)  route 0.144ns (49.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    xadc_wrapper_i/clk_out_200MHz
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDCE (Prop_fdce_C_Q)         0.118    -0.411 r  xadc_wrapper_i/adc_acq_state_reg[0]/Q
                         net (fo=5, routed)           0.144    -0.267    xadc_wrapper_i/adc_acq_state[0]
    SLICE_X95Y126        LUT6 (Prop_lut6_I3_O)        0.028    -0.239 r  xadc_wrapper_i/xadc_enable_i_i_1/O
                         net (fo=1, routed)           0.000    -0.239    xadc_wrapper_i/xadc_enable_i_i_1_n_0
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    xadc_wrapper_i/clk_out_200MHz
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_enable_i_reg/C
                         clock pessimism              0.035    -0.518    
    SLICE_X95Y126        FDRE (Hold_fdre_C_D)         0.061    -0.457    xadc_wrapper_i/xadc_enable_i_reg
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 xadc_wrapper_i/xadc_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/xadc/U0/DADDR[3]
                            (rising edge-triggered cell XADC clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.100ns (40.272%)  route 0.148ns (59.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    xadc_wrapper_i/clk_out_200MHz
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  xadc_wrapper_i/xadc_addr_i_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.281    xadc_wrapper_i/xadc/daddr_in[3]
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    xadc_wrapper_i/xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DCLK
                         clock pessimism              0.053    -0.500    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[3])
                                                      0.000    -0.500    xadc_wrapper_i/xadc/U0
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 xadc_wrapper_i/xadc_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/xadc/U0/DADDR[4]
                            (rising edge-triggered cell XADC clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.452%)  route 0.160ns (61.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    xadc_wrapper_i/clk_out_200MHz
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_addr_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  xadc_wrapper_i/xadc_addr_i_reg[4]/Q
                         net (fo=2, routed)           0.160    -0.269    xadc_wrapper_i/xadc/daddr_in[4]
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    xadc_wrapper_i/xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DCLK
                         clock pessimism              0.053    -0.500    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DADDR[4])
                                                      0.000    -0.500    xadc_wrapper_i/xadc/U0
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 xadc_wrapper_i/xadc_enable_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/xadc/U0/DEN
                            (rising edge-triggered cell XADC clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.073%)  route 0.143ns (58.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    xadc_wrapper_i/clk_out_200MHz
    SLICE_X95Y126        FDRE                                         r  xadc_wrapper_i/xadc_enable_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y126        FDRE (Prop_fdre_C_Q)         0.100    -0.429 r  xadc_wrapper_i/xadc_enable_i_reg/Q
                         net (fo=2, routed)           0.143    -0.285    xadc_wrapper_i/xadc/den_in
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    xadc_wrapper_i/xadc/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_wrapper_i/xadc/U0/DCLK
                         clock pessimism              0.053    -0.500    
    XADC_X0Y0            XADC (Hold_xadc_DCLK_DEN)   -0.017    -0.517    xadc_wrapper_i/xadc/U0
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clock_divider_i/temp1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/temp1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.146ns (42.925%)  route 0.194ns (57.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    clock_divider_i/CLK
    SLICE_X94Y126        FDCE                                         r  clock_divider_i/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDCE (Prop_fdce_C_Q)         0.118    -0.411 r  clock_divider_i/temp1_reg/Q
                         net (fo=2, routed)           0.194    -0.217    clock_divider_i/convstclk_in
    SLICE_X94Y126        LUT5 (Prop_lut5_I4_O)        0.028    -0.189 r  clock_divider_i/temp1_i_1/O
                         net (fo=1, routed)           0.000    -0.189    clock_divider_i/temp1_i_1_n_0
    SLICE_X94Y126        FDCE                                         r  clock_divider_i/temp1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    clock_divider_i/CLK
    SLICE_X94Y126        FDCE                                         r  clock_divider_i/temp1_reg/C
                         clock pessimism              0.024    -0.529    
    SLICE_X94Y126        FDCE (Hold_fdce_C_D)         0.087    -0.442    clock_divider_i/temp1_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xadc_wrapper_i/adc_acq_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/adc_acq_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.144ns (39.987%)  route 0.216ns (60.013%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    xadc_wrapper_i/clk_out_200MHz
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDCE (Prop_fdce_C_Q)         0.118    -0.411 r  xadc_wrapper_i/adc_acq_state_reg[0]/Q
                         net (fo=5, routed)           0.216    -0.195    xadc_wrapper_i/adc_acq_state[0]
    SLICE_X94Y126        LUT3 (Prop_lut3_I2_O)        0.026    -0.169 r  xadc_wrapper_i/adc_acq_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    xadc_wrapper_i/adc_acq_state[1]_i_1_n_0
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    xadc_wrapper_i/clk_out_200MHz
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[1]/C
                         clock pessimism              0.024    -0.529    
    SLICE_X94Y126        FDCE (Hold_fdce_C_D)         0.096    -0.433    xadc_wrapper_i/adc_acq_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 xadc_wrapper_i/adc_acq_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            xadc_wrapper_i/adc_acq_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.146ns (40.318%)  route 0.216ns (59.682%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.596    -0.529    xadc_wrapper_i/clk_out_200MHz
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y126        FDCE (Prop_fdce_C_Q)         0.118    -0.411 r  xadc_wrapper_i/adc_acq_state_reg[0]/Q
                         net (fo=5, routed)           0.216    -0.195    xadc_wrapper_i/adc_acq_state[0]
    SLICE_X94Y126        LUT4 (Prop_lut4_I2_O)        0.028    -0.167 r  xadc_wrapper_i/adc_acq_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    xadc_wrapper_i/adc_acq_state[0]_i_1_n_0
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.813    -0.553    xadc_wrapper_i/clk_out_200MHz
    SLICE_X94Y126        FDCE                                         r  xadc_wrapper_i/adc_acq_state_reg[0]/C
                         clock pessimism              0.024    -0.529    
    SLICE_X94Y126        FDCE (Hold_fdce_C_D)         0.087    -0.442    xadc_wrapper_i/adc_acq_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 clock_divider_i/counter1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clock_divider_i/counter1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_200MHz_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out_200MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_200MHz_clk_wiz_0 rise@0.000ns - clk_out_200MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.156ns (39.100%)  route 0.243ns (60.900%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.551ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.597    -0.528    clock_divider_i/CLK
    SLICE_X93Y126        FDCE                                         r  clock_divider_i/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y126        FDCE (Prop_fdce_C_Q)         0.100    -0.428 r  clock_divider_i/counter1_reg[11]/Q
                         net (fo=2, routed)           0.103    -0.325    clock_divider_i/counter1[11]
    SLICE_X93Y127        LUT4 (Prop_lut4_I1_O)        0.028    -0.297 r  clock_divider_i/counter1[16]_i_4/O
                         net (fo=18, routed)          0.140    -0.157    clock_divider_i/counter1[16]_i_4_n_0
    SLICE_X94Y127        LUT5 (Prop_lut5_I2_O)        0.028    -0.129 r  clock_divider_i/counter1[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.129    clock_divider_i/counter1_0[12]
    SLICE_X94Y127        FDCE                                         r  clock_divider_i/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_200MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_i/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_i/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_i/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_i/inst/clk_out_200MHz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_i/inst/clkout1_buf/O
                         net (fo=24, routed)          0.815    -0.551    clock_divider_i/CLK
    SLICE_X94Y127        FDCE                                         r  clock_divider_i/counter1_reg[12]/C
                         clock pessimism              0.053    -0.498    
    SLICE_X94Y127        FDCE (Hold_fdce_C_D)         0.087    -0.411    clock_divider_i/counter1_reg[12]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_200MHz_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        xadc_wrapper_i/xadc/U0/DCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y16   clk_wiz_i/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.750         5.000       4.250      SLICE_X94Y126    xadc_wrapper_i/adc_acq_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X93Y124    clock_divider_i/counter1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X93Y126    clock_divider_i/counter1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X93Y126    clock_divider_i/counter1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X94Y127    clock_divider_i/counter1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X93Y127    clock_divider_i/counter1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.700         5.000       4.300      SLICE_X93Y127    clock_divider_i/counter1_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X94Y126    xadc_wrapper_i/adc_acq_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.500       2.100      SLICE_X94Y126    xadc_wrapper_i/adc_acq_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y126    clock_divider_i/counter1_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y126    clock_divider_i/counter1_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y128    clock_divider_i/counter1_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X94Y125    clock_divider_i/counter1_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X94Y126    clock_divider_i/counter1_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y126    clock_divider_i/counter1_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X94Y126    clock_divider_i/temp1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X94Y126    xadc_wrapper_i/adc_acq_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X94Y127    clock_divider_i/counter1_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y124    clock_divider_i/counter1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y124    clock_divider_i/counter1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y126    clock_divider_i/counter1_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y126    clock_divider_i/counter1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y126    clock_divider_i/counter1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y126    clock_divider_i/counter1_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X94Y127    clock_divider_i/counter1_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y127    clock_divider_i/counter1_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.500       2.150      SLICE_X93Y127    clock_divider_i/counter1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   clk_wiz_i/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_wiz_i/inst/mmcm_adv_inst/CLKFBOUT



