// Seed: 3343542237
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd42
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0][1 : 1] id_4;
  always @(negedge id_4 / id_1 - id_4 or -1) begin : LABEL_0
    $unsigned(57);
    ;
  end
  wire id_5;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_2,
      id_1,
      id_6
  );
  always @(1 or -1) begin : LABEL_1
    if (1) $signed(5);
    ;
  end
endmodule
