

================================================================
== Synthesis Summary Report of 'fxp_sqrt_top'
================================================================
+ General Information: 
    * Date:           Fri Mar 14 21:33:32 2025
    * Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
    * Project:        hls_component
    * Solution:       hls (Vitis Kernel Flow Target)
    * Product family: aartix7
    * Target device:  xa7a12t-cpg238-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |                  Modules                 | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |    |          |          |     |
    |                  & Loops                 | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ fxp_sqrt_top                            |     -|  85.92|       33|  3.300e+03|         -|       34|     -|        no|     -|   -|  216 (1%)|  552 (6%)|    -|
    | + fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1  |     -|  85.92|       31|  3.100e+03|         -|       31|     -|        no|     -|   -|  96 (~0%)|  422 (5%)|    -|
    |  o VITIS_LOOP_89_1                       |     -|  95.00|       29|  2.900e+03|         1|        1|    30|       yes|     -|   -|         -|         -|    -|
    +------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+-----------+----------+
| Port      | Mode    | Direction | Bitwidth |
+-----------+---------+-----------+----------+
| ap_return |         | out       | 28       |
| in_val    | ap_none | in        | 24       |
+-----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------------------------------------------+
| Interface | Type          | Ports                                         |
+-----------+---------------+-----------------------------------------------+
| ap_clk    | clock         | ap_clk                                        |
| ap_rst    | reset         | ap_rst                                        |
| ap_ctrl   | ap_ctrl_chain | ap_continue ap_done ap_idle ap_ready ap_start |
+-----------+---------------+-----------------------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------+
| Argument | Direction | Datatype                              |
+----------+-----------+---------------------------------------+
| in_val   | in        | ap_ufixed<24, 8, AP_TRN, AP_WRAP, 0>& |
| return   | out       | ap_ufixed<28, 4, AP_TRN, AP_WRAP, 0>  |
+----------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| in_val   | in_val       | port    |
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+------------+--------+-----------+---------+
| Name                                     | DSP | Pragma | Variable   | Op     | Impl      | Latency |
+------------------------------------------+-----+--------+------------+--------+-----------+---------+
| + fxp_sqrt_top                           | 0   |        |            |        |           |         |
|   icmp_ln102_fu_86_p2                    |     |        | icmp_ln102 | setgt  | auto      | 0       |
|   add_ln103_fu_92_p2                     |     |        | add_ln103  | add    | fabric    | 0       |
|   ap_return                              |     |        | result     | select | auto_sel  | 0       |
|  + fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1 | 0   |        |            |        |           |         |
|    sub_ln91_fu_153_p2                    |     |        | sub_ln91   | sub    | fabric    | 0       |
|    shl_ln91_fu_171_p2                    |     |        | shl_ln91   | shl    | auto_pipe | 0       |
|    s_1_fu_177_p2                         |     |        | s_1        | sub    | fabric    | 0       |
|    shl_ln95_fu_191_p2                    |     |        | shl_ln95   | shl    | auto_pipe | 0       |
|    s_2_fu_197_p2                         |     |        | s_2        | add    | fabric    | 0       |
|    s_fu_203_p3                           |     |        | s          | select | auto_sel  | 0       |
|    empty_9_fu_220_p3                     |     |        | empty_9    | select | auto_sel  | 0       |
|    i_fu_246_p2                           |     |        | i          | add    | fabric    | 0       |
|    icmp_ln89_fu_252_p2                   |     |        | icmp_ln89  | seteq  | auto      | 0       |
+------------------------------------------+-----+--------+------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

