[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/SelectHierPath/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/SelectHierPath/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<82> s<81> l<1:1> el<1:0>
n<> u<2> t<Struct_keyword> p<3> l<1:9> el<1:15>
n<> u<3> t<Struct_union> p<12> c<2> s<4> l<1:9> el<1:15>
n<> u<4> t<Packed_keyword> p<12> s<11> l<1:16> el<1:22>
n<> u<5> t<IntegerAtomType_Int> p<6> l<2:5> el<2:8>
n<> u<6> t<Data_type> p<7> c<5> l<2:5> el<2:8>
n<> u<7> t<Data_type_or_void> p<11> c<6> s<10> l<2:5> el<2:8>
n<nextAddr> u<8> t<StringConst> p<9> l<2:9> el<2:17>
n<> u<9> t<Variable_decl_assignment> p<10> c<8> l<2:9> el<2:17>
n<> u<10> t<List_of_variable_decl_assignments> p<11> c<9> l<2:9> el<2:17>
n<> u<11> t<Struct_union_member> p<12> c<7> l<2:5> el<2:18>
n<> u<12> t<Data_type> p<14> c<3> s<13> l<1:9> el<3:2>
n<BranchResult> u<13> t<StringConst> p<14> l<3:3> el<3:15>
n<> u<14> t<Type_declaration> p<15> c<12> l<1:1> el<3:16>
n<> u<15> t<Data_declaration> p<16> c<14> l<1:1> el<3:16>
n<> u<16> t<Package_or_generate_item_declaration> p<17> c<15> l<1:1> el<3:16>
n<> u<17> t<Package_item> p<18> c<16> l<1:1> el<3:16>
n<> u<18> t<Description> p<81> c<17> s<35> l<1:1> el<3:16>
n<> u<19> t<Struct_keyword> p<20> l<5:9> el<5:15>
n<> u<20> t<Struct_union> p<29> c<19> s<21> l<5:9> el<5:15>
n<> u<21> t<Packed_keyword> p<29> s<28> l<5:16> el<5:22>
n<BranchResult> u<22> t<StringConst> p<23> l<6:5> el<6:17>
n<> u<23> t<Data_type> p<24> c<22> l<6:5> el<6:17>
n<> u<24> t<Data_type_or_void> p<28> c<23> s<27> l<6:5> el<6:17>
n<brResult> u<25> t<StringConst> p<26> l<6:18> el<6:26>
n<> u<26> t<Variable_decl_assignment> p<27> c<25> l<6:18> el<6:26>
n<> u<27> t<List_of_variable_decl_assignments> p<28> c<26> l<6:18> el<6:26>
n<> u<28> t<Struct_union_member> p<29> c<24> l<6:5> el<6:27>
n<> u<29> t<Data_type> p<31> c<20> s<30> l<5:9> el<7:2>
n<IntegerRegisterWriteStageRegPath> u<30> t<StringConst> p<31> l<7:3> el<7:35>
n<> u<31> t<Type_declaration> p<32> c<29> l<5:1> el<7:36>
n<> u<32> t<Data_declaration> p<33> c<31> l<5:1> el<7:36>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<5:1> el<7:36>
n<> u<34> t<Package_item> p<35> c<33> l<5:1> el<7:36>
n<> u<35> t<Description> p<81> c<34> s<80> l<5:1> el<7:36>
n<module> u<36> t<Module_keyword> p<40> s<37> l<10:1> el<10:7>
n<IntegerRegisterWriteStage> u<37> t<StringConst> p<40> s<39> l<10:8> el<10:33>
n<> u<38> t<Port> p<39> l<10:34> el<10:34>
n<> u<39> t<List_of_ports> p<40> c<38> l<10:33> el<10:35>
n<> u<40> t<Module_nonansi_header> p<79> c<36> s<53> l<10:1> el<10:36>
n<IntegerRegisterWriteStageRegPath> u<41> t<StringConst> p<42> l<12:1> el<12:33>
n<> u<42> t<Interface_identifier> p<51> c<41> s<50> l<12:1> el<12:33>
n<pipeReg> u<43> t<StringConst> p<44> l<12:34> el<12:41>
n<> u<44> t<Interface_identifier> p<50> c<43> s<49> l<12:34> el<12:41>
n<2> u<45> t<IntConst> p<46> l<12:43> el<12:44>
n<> u<46> t<Primary_literal> p<47> c<45> l<12:43> el<12:44>
n<> u<47> t<Constant_primary> p<48> c<46> l<12:43> el<12:44>
n<> u<48> t<Constant_expression> p<49> c<47> l<12:43> el<12:44>
n<> u<49> t<Unpacked_dimension> p<50> c<48> l<12:42> el<12:45>
n<> u<50> t<List_of_interface_identifiers> p<51> c<44> l<12:34> el<12:45>
n<> u<51> t<Interface_port_declaration> p<52> c<42> l<12:1> el<12:45>
n<> u<52> t<Port_declaration> p<53> c<51> l<12:1> el<12:45>
n<> u<53> t<Module_item> p<79> c<52> s<77> l<12:1> el<12:46>
n<o> u<54> t<StringConst> p<55> l<14:8> el<14:9>
n<> u<55> t<Ps_or_hierarchical_identifier> p<58> c<54> s<57> l<14:8> el<14:9>
n<> u<56> t<Constant_bit_select> p<57> l<14:10> el<14:10>
n<> u<57> t<Constant_select> p<58> c<56> l<14:10> el<14:10>
n<> u<58> t<Net_lvalue> p<71> c<55> s<70> l<14:8> el<14:9>
n<pipeReg> u<59> t<StringConst> p<68> s<63> l<14:12> el<14:19>
n<1> u<60> t<IntConst> p<61> l<14:20> el<14:21>
n<> u<61> t<Primary_literal> p<62> c<60> l<14:20> el<14:21>
n<> u<62> t<Constant_primary> p<63> c<61> l<14:20> el<14:21>
n<> u<63> t<Constant_expression> p<68> c<62> s<64> l<14:20> el<14:21>
n<brResult> u<64> t<StringConst> p<68> s<65> l<14:23> el<14:31>
n<nextAddr> u<65> t<StringConst> p<68> s<67> l<14:32> el<14:40>
n<> u<66> t<Bit_select> p<67> l<14:40> el<14:40>
n<> u<67> t<Select> p<68> c<66> l<14:40> el<14:40>
n<> u<68> t<Complex_func_call> p<69> c<59> l<14:12> el<14:40>
n<> u<69> t<Primary> p<70> c<68> l<14:12> el<14:40>
n<> u<70> t<Expression> p<71> c<69> l<14:12> el<14:40>
n<> u<71> t<Net_assignment> p<72> c<58> l<14:8> el<14:40>
n<> u<72> t<List_of_net_assignments> p<73> c<71> l<14:8> el<14:40>
n<> u<73> t<Continuous_assign> p<74> c<72> l<14:1> el<14:41>
n<> u<74> t<Module_common_item> p<75> c<73> l<14:1> el<14:41>
n<> u<75> t<Module_or_generate_item> p<76> c<74> l<14:1> el<14:41>
n<> u<76> t<Non_port_module_item> p<77> c<75> l<14:1> el<14:41>
n<> u<77> t<Module_item> p<79> c<76> s<78> l<14:1> el<14:41>
n<> u<78> t<ENDMODULE> p<79> l<16:1> el<16:10>
n<> u<79> t<Module_declaration> p<80> c<40> l<10:1> el<16:10>
n<> u<80> t<Description> p<81> c<79> l<10:1> el<16:10>
n<> u<81> t<Source_text> p<82> c<18> l<1:1> el<16:10>
n<> u<82> t<Top_level_rule> c<1> l<1:1> el<17:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SelectHierPath/dut.sv:10:1: No timescale set for "IntegerRegisterWriteStage".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/SelectHierPath/dut.sv:10:1: Compile module "work@IntegerRegisterWriteStage".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/SelectHierPath/dut.sv:10:1: Top level module "work@IntegerRegisterWriteStage".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_net                                              1
bit_select                                             1
constant                                               4
cont_assign                                            1
design                                                 1
hier_path                                              1
int_typespec                                           1
logic_net                                              2
module_inst                                            4
operation                                              1
range                                                  1
ref_obj                                                6
struct_net                                             1
struct_typespec                                        2
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_net                                              1
bit_select                                             2
constant                                               4
cont_assign                                            2
design                                                 1
hier_path                                              2
int_typespec                                           1
logic_net                                              2
module_inst                                            4
operation                                              1
range                                                  1
ref_obj                                                9
struct_net                                             1
struct_typespec                                        2
typespec_member                                        2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SelectHierPath/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/SelectHierPath/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/SelectHierPath/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@IntegerRegisterWriteStage)
|vpiElaborated:1
|vpiName:work@IntegerRegisterWriteStage
|uhdmallModules:
\_module_inst: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
  |vpiParent:
  \_design: (work@IntegerRegisterWriteStage)
  |vpiFullName:work@IntegerRegisterWriteStage
  |vpiDefName:work@IntegerRegisterWriteStage
  |vpiNet:
  \_logic_net: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
    |vpiParent:
    \_module_inst: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiName:pipeReg
    |vpiFullName:work@IntegerRegisterWriteStage.pipeReg
  |vpiNet:
  \_logic_net: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
    |vpiParent:
    \_module_inst: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiName:o
    |vpiFullName:work@IntegerRegisterWriteStage.o
    |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:14:8, endln:14:40
    |vpiParent:
    \_module_inst: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiRhs:
    \_hier_path: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
      |vpiParent:
      \_cont_assign: , line:14:8, endln:14:40
      |vpiName:pipeReg[1].brResult.nextAddr
      |vpiActual:
      \_bit_select: (pipeReg[1]), line:14:12, endln:14:19
        |vpiParent:
        \_hier_path: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:pipeReg
        |vpiFullName:pipeReg[1]
        |vpiIndex:
        \_constant: , line:14:20, endln:14:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_ref_obj: (brResult), line:14:23, endln:14:31
        |vpiParent:
        \_hier_path: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:brResult
      |vpiActual:
      \_ref_obj: (work@IntegerRegisterWriteStage.nextAddr), line:14:32, endln:14:40
        |vpiParent:
        \_hier_path: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:nextAddr
        |vpiFullName:work@IntegerRegisterWriteStage.nextAddr
    |vpiLhs:
    \_ref_obj: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
      |vpiParent:
      \_cont_assign: , line:14:8, endln:14:40
      |vpiName:o
      |vpiFullName:work@IntegerRegisterWriteStage.o
      |vpiActual:
      \_logic_net: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
|vpiTypedef:
\_struct_typespec: (BranchResult), line:1:9, endln:3:2
  |vpiParent:
  \_design: (work@IntegerRegisterWriteStage)
  |vpiName:BranchResult
  |vpiInstance:
  \_design: (work@IntegerRegisterWriteStage)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (nextAddr), line:2:9, endln:2:17
    |vpiParent:
    \_struct_typespec: (BranchResult), line:1:9, endln:3:2
    |vpiName:nextAddr
    |vpiTypespec:
    \_ref_obj: (BranchResult.nextAddr)
      |vpiParent:
      \_typespec_member: (nextAddr), line:2:9, endln:2:17
      |vpiFullName:BranchResult.nextAddr
      |vpiActual:
      \_int_typespec: , line:2:5, endln:2:8
    |vpiRefFile:${SURELOG_DIR}/tests/SelectHierPath/dut.sv
    |vpiRefLineNo:2
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:2
    |vpiRefEndColumnNo:8
|vpiTypedef:
\_struct_typespec: (IntegerRegisterWriteStageRegPath), line:5:9, endln:7:2
  |vpiParent:
  \_design: (work@IntegerRegisterWriteStage)
  |vpiName:IntegerRegisterWriteStageRegPath
  |vpiInstance:
  \_design: (work@IntegerRegisterWriteStage)
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (brResult), line:6:18, endln:6:26
    |vpiParent:
    \_struct_typespec: (IntegerRegisterWriteStageRegPath), line:5:9, endln:7:2
    |vpiName:brResult
    |vpiTypespec:
    \_ref_obj: (IntegerRegisterWriteStageRegPath.brResult)
      |vpiParent:
      \_typespec_member: (brResult), line:6:18, endln:6:26
      |vpiFullName:IntegerRegisterWriteStageRegPath.brResult
      |vpiActual:
      \_struct_typespec: (BranchResult), line:1:9, endln:3:2
    |vpiRefFile:${SURELOG_DIR}/tests/SelectHierPath/dut.sv
    |vpiRefLineNo:6
    |vpiRefColumnNo:5
    |vpiRefEndLineNo:6
    |vpiRefEndColumnNo:17
|uhdmtopModules:
\_module_inst: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
  |vpiName:work@IntegerRegisterWriteStage
  |vpiDefName:work@IntegerRegisterWriteStage
  |vpiTop:1
  |vpiArrayNet:
  \_array_net: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
    |vpiParent:
    \_module_inst: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiSize:2
    |vpiName:pipeReg
    |vpiFullName:work@IntegerRegisterWriteStage.pipeReg
    |vpiRange:
    \_range: , line:12:43, endln:12:44
      |vpiParent:
      \_array_net: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:12:43, endln:12:44
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:12:43, endln:12:44
        |vpiParent:
        \_range: , line:12:43, endln:12:44
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:12:43, endln:12:44
          |vpiParent:
          \_operation: , line:12:43, endln:12:44
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiNet:
    \_struct_net: (work@IntegerRegisterWriteStage.pipeReg.pipeReg), line:12:34, endln:12:45
      |vpiParent:
      \_array_net: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
      |vpiTypespec:
      \_ref_obj: (work@IntegerRegisterWriteStage.pipeReg.pipeReg)
        |vpiParent:
        \_struct_net: (work@IntegerRegisterWriteStage.pipeReg.pipeReg), line:12:34, endln:12:45
        |vpiFullName:work@IntegerRegisterWriteStage.pipeReg.pipeReg
        |vpiActual:
        \_struct_typespec: (IntegerRegisterWriteStageRegPath), line:5:9, endln:7:2
      |vpiName:pipeReg
      |vpiFullName:work@IntegerRegisterWriteStage.pipeReg.pipeReg
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:14:8, endln:14:40
    |vpiParent:
    \_module_inst: work@IntegerRegisterWriteStage (work@IntegerRegisterWriteStage), file:${SURELOG_DIR}/tests/SelectHierPath/dut.sv, line:10:1, endln:16:10
    |vpiRhs:
    \_hier_path: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
      |vpiParent:
      \_cont_assign: , line:14:8, endln:14:40
      |vpiName:pipeReg[1].brResult.nextAddr
      |vpiActual:
      \_bit_select: (pipeReg[1]), line:14:12, endln:14:19
        |vpiParent:
        \_hier_path: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:pipeReg
        |vpiFullName:pipeReg[1]
        |vpiActual:
        \_array_net: (work@IntegerRegisterWriteStage.pipeReg), line:12:34, endln:12:41
        |vpiIndex:
        \_constant: , line:14:20, endln:14:21
      |vpiActual:
      \_ref_obj: (brResult), line:14:23, endln:14:31
        |vpiParent:
        \_hier_path: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:brResult
        |vpiActual:
        \_typespec_member: (brResult), line:6:18, endln:6:26
      |vpiActual:
      \_ref_obj: (work@IntegerRegisterWriteStage.nextAddr), line:14:32, endln:14:40
        |vpiParent:
        \_hier_path: (pipeReg[1].brResult.nextAddr), line:14:12, endln:14:40
        |vpiName:nextAddr
        |vpiFullName:work@IntegerRegisterWriteStage.nextAddr
        |vpiActual:
        \_typespec_member: (nextAddr), line:2:9, endln:2:17
    |vpiLhs:
    \_ref_obj: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
      |vpiParent:
      \_cont_assign: , line:14:8, endln:14:40
      |vpiName:o
      |vpiFullName:work@IntegerRegisterWriteStage.o
      |vpiActual:
      \_logic_net: (work@IntegerRegisterWriteStage.o), line:14:8, endln:14:9
\_weaklyReferenced:
\_int_typespec: , line:2:5, endln:2:8
  |vpiParent:
  \_typespec_member: (nextAddr), line:2:9, endln:2:17
  |vpiSigned:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/SelectHierPath/dut.sv | ${SURELOG_DIR}/build/regression/SelectHierPath/roundtrip/dut_000.sv | 1 | 16 |