{
  "name": "arch::kernel::tsc::determine_tsc_freq_via_pit::pit_callback",
  "safe": true,
  "callees": {
    "arch::read_tsc": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Reads the current value of the processor's time-stamp counter (TSC).\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicU64::load": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads a value from the atomic integer.\n\n `load` takes an [`Ordering`] argument which describes the memory ordering of this operation.\n Possible values are [`SeqCst`], [`Acquire`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Release`] or [`AcqRel`].\n\n # Examples\n\n ```\n\n\n assert_eq!(some_var.load(Ordering::Relaxed), 5);\n ```\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicBool::load": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Loads a value from the bool.\n\n `load` takes an [`Ordering`] argument which describes the memory ordering\n of this operation. Possible values are [`SeqCst`], [`Acquire`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Release`] or [`AcqRel`].\n\n # Examples\n\n ```\n use std::sync::atomic::{AtomicBool, Ordering};\n\n let some_bool = AtomicBool::new(true);\n\n assert_eq!(some_bool.load(Ordering::Relaxed), true);\n ```\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicU64::store": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Stores a value into the atomic integer.\n\n `store` takes an [`Ordering`] argument which describes the memory ordering of this operation.\n  Possible values are [`SeqCst`], [`Release`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Acquire`] or [`AcqRel`].\n\n # Examples\n\n ```\n\n\n some_var.store(10, Ordering::Relaxed);\n assert_eq!(some_var.load(Ordering::Relaxed), 10);\n ```\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicU64::fetch_add": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Adds to the current value, returning the previous value.\n\n This operation wraps around on overflow.\n\n `fetch_add` takes an [`Ordering`] argument which describes the memory ordering\n of this operation. All ordering modes are possible. Note that using\n [`Acquire`] makes the store part of this operation [`Relaxed`], and\n using [`Release`] makes the load part [`Relaxed`].\n\n **Note**: This method is only available on platforms that support atomic operations on\n\n # Examples\n\n ```\n\n assert_eq!(foo.fetch_add(10, Ordering::SeqCst), 0);\n assert_eq!(foo.load(Ordering::SeqCst), 10);\n ```\n",
      "adt": {}
    },
    "core::sync::atomic::AtomicBool::store": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Stores a value into the bool.\n\n `store` takes an [`Ordering`] argument which describes the memory ordering\n of this operation. Possible values are [`SeqCst`], [`Release`] and [`Relaxed`].\n\n # Panics\n\n Panics if `order` is [`Acquire`] or [`AcqRel`].\n\n # Examples\n\n ```\n use std::sync::atomic::{AtomicBool, Ordering};\n\n let some_bool = AtomicBool::new(true);\n\n some_bool.store(false, Ordering::Relaxed);\n assert_eq!(some_bool.load(Ordering::Relaxed), false);\n ```\n",
      "adt": {}
    }
  },
  "adts": {
    "core::sync::atomic::AtomicU64": [
      "Ref"
    ],
    "core::sync::atomic::Ordering": [
      "Plain"
    ],
    "core::sync::atomic::AtomicBool": [
      "Ref"
    ],
    "arch::trap::TrapFrame": [
      "Ref"
    ]
  },
  "path": 1308,
  "span": "ostd/src/arch/x86/kernel/tsc.rs:61:5: 81:6",
  "src": "fn pit_callback(_trap_frame: &TrapFrame) {\n        static IN_TIME: AtomicU64 = AtomicU64::new(0);\n        static TSC_FIRST_COUNT: AtomicU64 = AtomicU64::new(0);\n        // Set a certain times of callbacks to calculate the frequency\n        const CALLBACK_TIMES: u64 = TIMER_FREQ / 10;\n\n        let tsc_current_count = crate::arch::read_tsc();\n\n        if IN_TIME.load(Ordering::Relaxed) < CALLBACK_TIMES || IS_FINISH.load(Ordering::Acquire) {\n            if IN_TIME.load(Ordering::Relaxed) == 0 {\n                TSC_FIRST_COUNT.store(tsc_current_count, Ordering::Relaxed);\n            }\n            IN_TIME.fetch_add(1, Ordering::Relaxed);\n            return;\n        }\n\n        let tsc_first_count = TSC_FIRST_COUNT.load(Ordering::Relaxed);\n        let freq = (tsc_current_count - tsc_first_count) * (TIMER_FREQ / CALLBACK_TIMES);\n        FREQUENCY.store(freq, Ordering::Release);\n        IS_FINISH.store(true, Ordering::Release);\n    }",
  "mir": "fn arch::kernel::tsc::determine_tsc_freq_via_pit::pit_callback(_1: &arch::trap::TrapFrame) -> () {\n    let mut _0: ();\n    let  _2: u64;\n    let mut _3: bool;\n    let mut _4: u64;\n    let mut _5: &core::sync::atomic::AtomicU64;\n    let mut _6: core::sync::atomic::Ordering;\n    let mut _7: bool;\n    let mut _8: &core::sync::atomic::AtomicBool;\n    let mut _9: core::sync::atomic::Ordering;\n    let mut _10: u64;\n    let mut _11: &core::sync::atomic::AtomicU64;\n    let mut _12: core::sync::atomic::Ordering;\n    let  _13: ();\n    let mut _14: &core::sync::atomic::AtomicU64;\n    let mut _15: core::sync::atomic::Ordering;\n    let  _16: u64;\n    let mut _17: &core::sync::atomic::AtomicU64;\n    let mut _18: core::sync::atomic::Ordering;\n    let  _19: u64;\n    let mut _20: &core::sync::atomic::AtomicU64;\n    let mut _21: core::sync::atomic::Ordering;\n    let  _22: u64;\n    let mut _23: u64;\n    let mut _24: (u64, bool);\n    let mut _25: u64;\n    let mut _26: bool;\n    let mut _27: (u64, bool);\n    let  _28: ();\n    let mut _29: &core::sync::atomic::AtomicU64;\n    let mut _30: core::sync::atomic::Ordering;\n    let  _31: ();\n    let mut _32: &core::sync::atomic::AtomicBool;\n    let mut _33: core::sync::atomic::Ordering;\n    debug _trap_frame => _1;\n    debug tsc_current_count => _2;\n    debug tsc_first_count => _19;\n    debug freq => _22;\n    bb0: {\n        _2 = arch::read_tsc() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_3);\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = {alloc379: &core::sync::atomic::AtomicU64};\n        StorageLive(_6);\n        _6 = core::sync::atomic::Ordering::Relaxed;\n        _4 = core::sync::atomic::AtomicU64::load(move _5, move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        StorageDead(_5);\n        _3 = Lt(move _4, arch::kernel::tsc::determine_tsc_freq_via_pit::pit_callback::CALLBACK_TIMES);\n        switchInt(move _3) -> [0: bb4, otherwise: bb3];\n    }\n    bb3: {\n        StorageDead(_4);\n        goto -> bb7;\n    }\n    bb4: {\n        StorageDead(_4);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = {alloc371: &core::sync::atomic::AtomicBool};\n        StorageLive(_9);\n        _9 = core::sync::atomic::Ordering::Acquire;\n        _7 = core::sync::atomic::AtomicBool::load(move _8, move _9) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        switchInt(move _7) -> [0: bb14, otherwise: bb6];\n    }\n    bb6: {\n        StorageDead(_9);\n        StorageDead(_8);\n        goto -> bb7;\n    }\n    bb7: {\n        StorageLive(_10);\n        StorageLive(_11);\n        _11 = {alloc379: &core::sync::atomic::AtomicU64};\n        StorageLive(_12);\n        _12 = core::sync::atomic::Ordering::Relaxed;\n        _10 = core::sync::atomic::AtomicU64::load(move _11, move _12) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_12);\n        StorageDead(_11);\n        switchInt(move _10) -> [0: bb9, otherwise: bb11];\n    }\n    bb9: {\n        StorageDead(_10);\n        StorageLive(_14);\n        _14 = {alloc383: &core::sync::atomic::AtomicU64};\n        StorageLive(_15);\n        _15 = core::sync::atomic::Ordering::Relaxed;\n        _13 = core::sync::atomic::AtomicU64::store(move _14, _2, move _15) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_15);\n        StorageDead(_14);\n        goto -> bb12;\n    }\n    bb11: {\n        StorageDead(_10);\n        goto -> bb12;\n    }\n    bb12: {\n        StorageLive(_16);\n        StorageLive(_17);\n        _17 = {alloc379: &core::sync::atomic::AtomicU64};\n        StorageLive(_18);\n        _18 = core::sync::atomic::Ordering::Relaxed;\n        _16 = core::sync::atomic::AtomicU64::fetch_add(move _17, 1_u64, move _18) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageDead(_18);\n        StorageDead(_17);\n        StorageDead(_16);\n        StorageDead(_7);\n        StorageDead(_3);\n        goto -> bb21;\n    }\n    bb14: {\n        StorageDead(_9);\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_3);\n        StorageLive(_20);\n        _20 = {alloc383: &core::sync::atomic::AtomicU64};\n        StorageLive(_21);\n        _21 = core::sync::atomic::Ordering::Relaxed;\n        _19 = core::sync::atomic::AtomicU64::load(move _20, move _21) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageDead(_21);\n        StorageDead(_20);\n        StorageLive(_23);\n        _24 = CheckedSub(_2, _19);\n        assert(!move (_24.1: bool), \"attempt to compute `{} - {}`, which would overflow\", _2, _19) -> [success: bb16, unwind unreachable];\n    }\n    bb16: {\n        _23 = move (_24.0: u64);\n        StorageLive(_25);\n        _26 = Eq(arch::kernel::tsc::determine_tsc_freq_via_pit::pit_callback::CALLBACK_TIMES, 0_u64);\n        assert(!move _26, \"attempt to divide `{}` by zero\", timer::TIMER_FREQ) -> [success: bb17, unwind unreachable];\n    }\n    bb17: {\n        _25 = Div(timer::TIMER_FREQ, arch::kernel::tsc::determine_tsc_freq_via_pit::pit_callback::CALLBACK_TIMES);\n        _27 = CheckedMul(_23, _25);\n        assert(!move (_27.1: bool), \"attempt to compute `{} * {}`, which would overflow\", move _23, move _25) -> [success: bb18, unwind unreachable];\n    }\n    bb18: {\n        _22 = move (_27.0: u64);\n        StorageDead(_25);\n        StorageDead(_23);\n        StorageLive(_29);\n        _29 = {alloc375: &core::sync::atomic::AtomicU64};\n        StorageLive(_30);\n        _30 = core::sync::atomic::Ordering::Release;\n        _28 = core::sync::atomic::AtomicU64::store(move _29, _22, move _30) -> [return: bb19, unwind unreachable];\n    }\n    bb19: {\n        StorageDead(_30);\n        StorageDead(_29);\n        StorageLive(_32);\n        _32 = {alloc371: &core::sync::atomic::AtomicBool};\n        StorageLive(_33);\n        _33 = core::sync::atomic::Ordering::Release;\n        _31 = core::sync::atomic::AtomicBool::store(move _32, true, move _33) -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        StorageDead(_33);\n        StorageDead(_32);\n        goto -> bb21;\n    }\n    bb21: {\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}