// Seed: 359454796
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  reg id_2;
  assign id_1 = id_2;
  type_8(
      id_3, {id_3, id_3} + 1, 1, id_1, id_3
  );
  assign id_1 = 1 - 1;
  logic id_4;
  type_9(
      id_2, 1
  );
  logic id_5 = 1;
  always @(posedge id_2 && id_3) begin
    if (id_5) id_1 <= id_1;
  end
  logic id_6 = (id_1 - 1'b0);
endmodule
