--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top.twr -v 3 -l 30 -nodatasheet -fastpaths mojo_top_routed.ncd
mojo_top.pcf

Design file:              mojo_top_routed.ncd
Physical constraint file: mojo_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 375 paths analyzed, 88 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.770ns.
--------------------------------------------------------------------------------
Slack (setup path):     16.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_20 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_20 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_20
    SLICE_X9Y32.A2       net (fanout=3)        1.169   myCounter/ctr_q[20]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.CX       net (fanout=2)        0.490   myPWM/pwm_d11
    SLICE_X8Y33.CMUX     Tcxc                  0.182   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.305ns logic, 2.400ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_7 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_7 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_7
    SLICE_X8Y33.C2       net (fanout=6)        1.705   myPWM/ctr_q[7]
    SLICE_X8Y33.CMUX     Tilo                  0.430   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_G
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (1.245ns logic, 2.446ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_4 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.594ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_4 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_4
    SLICE_X9Y32.A3       net (fanout=4)        1.107   myPWM/ctr_q[4]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.CX       net (fanout=2)        0.490   myPWM/pwm_d11
    SLICE_X8Y33.CMUX     Tcxc                  0.182   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.594ns (1.256ns logic, 2.338ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_5 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.486ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_5 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_5
    SLICE_X9Y32.A4       net (fanout=4)        0.999   myPWM/ctr_q[5]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.CX       net (fanout=2)        0.490   myPWM/pwm_d11
    SLICE_X8Y33.CMUX     Tcxc                  0.182   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.486ns (1.256ns logic, 2.230ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_24 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.716 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_24 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCounter/ctr_q[24]
                                                       myCounter/ctr_q_24
    SLICE_X9Y32.A6       net (fanout=9)        0.917   myCounter/ctr_q[24]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.CX       net (fanout=2)        0.490   myPWM/pwm_d11
    SLICE_X8Y33.CMUX     Tcxc                  0.182   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (1.305ns logic, 2.148ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_20 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_20 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_20
    SLICE_X9Y32.A2       net (fanout=3)        1.169   myCounter/ctr_q[20]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.B3       net (fanout=2)        0.609   myPWM/pwm_d11
    SLICE_X8Y33.B        Tilo                  0.254   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (1.377ns logic, 2.025ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_0 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_0 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.AQ      Tcko                  0.476   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_0
    SLICE_X8Y31.D2       net (fanout=4)        1.283   myPWM/ctr_q[0]
    SLICE_X8Y31.CMUX     Topdc                 0.456   myCounter/ctr_q[24]
                                                       myPWM/pwm_d_F
                                                       myPWM/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   myPWM/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.271ns logic, 2.120ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_6 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_6 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_6
    SLICE_X8Y33.D1       net (fanout=6)        1.355   myPWM/ctr_q[6]
    SLICE_X8Y33.CMUX     Topdc                 0.456   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_F
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (1.271ns logic, 2.096ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_1 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_1 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.BQ      Tcko                  0.476   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_1
    SLICE_X8Y31.C1       net (fanout=4)        1.250   myPWM/ctr_q[1]
    SLICE_X8Y31.CMUX     Tilo                  0.430   myCounter/ctr_q[24]
                                                       myPWM/pwm_d_G
                                                       myPWM/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   myPWM/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.245ns logic, 2.087ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_0 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.303ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_0 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.AQ      Tcko                  0.476   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_0
    SLICE_X8Y31.C2       net (fanout=4)        1.221   myPWM/ctr_q[0]
    SLICE_X8Y31.CMUX     Tilo                  0.430   myCounter/ctr_q[24]
                                                       myPWM/pwm_d_G
                                                       myPWM/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   myPWM/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (1.245ns logic, 2.058ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_23 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.291ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_23 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.DQ       Tcko                  0.525   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_23
    SLICE_X8Y33.D2       net (fanout=5)        1.230   myCounter/ctr_q[23]
    SLICE_X8Y33.CMUX     Topdc                 0.456   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_F
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.320ns logic, 1.971ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_4 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_4 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.AQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_4
    SLICE_X9Y32.A3       net (fanout=4)        1.107   myPWM/ctr_q[4]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.B3       net (fanout=2)        0.609   myPWM/pwm_d11
    SLICE_X8Y33.B        Tilo                  0.254   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.328ns logic, 1.963ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_7 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.198ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_7 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_7
    SLICE_X8Y33.D5       net (fanout=6)        1.186   myPWM/ctr_q[7]
    SLICE_X8Y33.CMUX     Topdc                 0.456   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_F
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (1.271ns logic, 1.927ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_5 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_5 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_5
    SLICE_X9Y32.A4       net (fanout=4)        0.999   myPWM/ctr_q[5]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.B3       net (fanout=2)        0.609   myPWM/pwm_d11
    SLICE_X8Y33.B        Tilo                  0.254   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (1.328ns logic, 1.855ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_1 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_1 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.BQ      Tcko                  0.476   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_1
    SLICE_X8Y31.D3       net (fanout=4)        1.071   myPWM/ctr_q[1]
    SLICE_X8Y31.CMUX     Topdc                 0.456   myCounter/ctr_q[24]
                                                       myPWM/pwm_d_F
                                                       myPWM/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   myPWM/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (1.271ns logic, 1.908ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_24 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.150ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.716 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_24 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCounter/ctr_q[24]
                                                       myCounter/ctr_q_24
    SLICE_X9Y32.A6       net (fanout=9)        0.917   myCounter/ctr_q[24]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.B3       net (fanout=2)        0.609   myPWM/pwm_d11
    SLICE_X8Y33.B        Tilo                  0.254   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.150ns (1.377ns logic, 1.773ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_21 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.021ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_21 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_21
    SLICE_X9Y32.A5       net (fanout=3)        0.485   myCounter/ctr_q[21]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.CX       net (fanout=2)        0.490   myPWM/pwm_d11
    SLICE_X8Y33.CMUX     Tcxc                  0.182   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (1.305ns logic, 1.716ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_24 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.716 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_24 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCounter/ctr_q[24]
                                                       myCounter/ctr_q_24
    SLICE_X8Y32.D3       net (fanout=9)        1.135   myCounter/ctr_q[24]
    SLICE_X8Y32.D        Tilo                  0.254   N10
                                                       myPWM/pwm_d13_SW2
    SLICE_X8Y33.A1       net (fanout=1)        0.750   N10
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (1.118ns logic, 1.885ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_24 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.995ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.716 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_24 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCounter/ctr_q[24]
                                                       myCounter/ctr_q_24
    SLICE_X8Y31.D1       net (fanout=9)        0.838   myCounter/ctr_q[24]
    SLICE_X8Y31.CMUX     Topdc                 0.456   myCounter/ctr_q[24]
                                                       myPWM/pwm_d_F
                                                       myPWM/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   myPWM/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.995ns (1.320ns logic, 1.675ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_6 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.956ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_6 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_6
    SLICE_X8Y33.C5       net (fanout=6)        0.970   myPWM/ctr_q[6]
    SLICE_X8Y33.CMUX     Tilo                  0.430   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_G
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.956ns (1.245ns logic, 1.711ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_6 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.878ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_6 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_6
    SLICE_X8Y32.D4       net (fanout=6)        1.059   myPWM/ctr_q[6]
    SLICE_X8Y32.D        Tilo                  0.254   N10
                                                       myPWM/pwm_d13_SW2
    SLICE_X8Y33.A1       net (fanout=1)        0.750   N10
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.878ns (1.069ns logic, 1.809ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_24 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.866ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.716 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_24 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCounter/ctr_q[24]
                                                       myCounter/ctr_q_24
    SLICE_X8Y33.C1       net (fanout=9)        0.831   myCounter/ctr_q[24]
    SLICE_X8Y33.CMUX     Tilo                  0.430   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_G
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (1.294ns logic, 1.572ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_22 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.865ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_22 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_22
    SLICE_X8Y33.C3       net (fanout=5)        0.830   myCounter/ctr_q[22]
    SLICE_X8Y33.CMUX     Tilo                  0.430   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_G
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.865ns (1.294ns logic, 1.571ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_22 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.822ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_22 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_22
    SLICE_X8Y33.D4       net (fanout=5)        0.761   myCounter/ctr_q[22]
    SLICE_X8Y33.CMUX     Topdc                 0.456   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_F
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.822ns (1.320ns logic, 1.502ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_7 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.815ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_7 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_7
    SLICE_X8Y32.D5       net (fanout=6)        0.996   myPWM/ctr_q[7]
    SLICE_X8Y32.D        Tilo                  0.254   N10
                                                       myPWM/pwm_d13_SW2
    SLICE_X8Y33.A1       net (fanout=1)        0.750   N10
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (1.069ns logic, 1.746ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_2 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.804ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.716 - 0.735)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_2 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.476   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_2
    SLICE_X8Y31.CX       net (fanout=3)        0.970   myPWM/ctr_q[2]
    SLICE_X8Y31.CMUX     Tcxc                  0.182   myCounter/ctr_q[24]
                                                       myPWM/pwm_d
    SLICE_X8Y33.A6       net (fanout=1)        0.837   myPWM/pwm_d1
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (0.997ns logic, 1.807ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myPWM/ctr_q_6 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.716 - 0.737)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myPWM/ctr_q_6 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_6
    SLICE_X8Y33.B2       net (fanout=6)        1.485   myPWM/ctr_q[6]
    SLICE_X8Y33.B        Tilo                  0.254   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.801ns (1.069ns logic, 1.732ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_22 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_22 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_22
    SLICE_X8Y32.D1       net (fanout=5)        0.853   myCounter/ctr_q[22]
    SLICE_X8Y32.D        Tilo                  0.254   N10
                                                       myPWM/pwm_d13_SW2
    SLICE_X8Y33.A1       net (fanout=1)        0.750   N10
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (1.118ns logic, 1.603ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_21 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.718ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.716 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_21 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_21
    SLICE_X9Y32.A5       net (fanout=3)        0.485   myCounter/ctr_q[21]
    SLICE_X9Y32.A        Tilo                  0.259   myPWM/pwm_d11
                                                       myPWM/pwm_d11
    SLICE_X8Y33.B3       net (fanout=2)        0.609   myPWM/pwm_d11
    SLICE_X8Y33.B        Tilo                  0.254   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW0
    SLICE_X8Y33.A5       net (fanout=1)        0.247   N8
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (1.377ns logic, 1.341ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCounter/ctr_q_24 (FF)
  Destination:          myPWM/pwm_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 2)
  Clock Path Skew:      -0.031ns (0.716 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCounter/ctr_q_24 to myPWM/pwm_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCounter/ctr_q[24]
                                                       myCounter/ctr_q_24
    SLICE_X8Y33.D3       net (fanout=9)        0.652   myCounter/ctr_q[24]
    SLICE_X8Y33.CMUX     Topdc                 0.456   myPWM/pwm_q
                                                       myPWM/pwm_d13_SW1_F
                                                       myPWM/pwm_d13_SW1
    SLICE_X8Y33.A2       net (fanout=1)        0.741   N9
    SLICE_X8Y33.CLK      Tas                   0.339   myPWM/pwm_q
                                                       myPWM/pwm_d21
                                                       myPWM/pwm_q
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (1.320ns logic, 1.393ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_7 (FF)
  Destination:          myPWM/ctr_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_7 to myPWM/ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.DQ      Tcko                  0.200   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_7
    SLICE_X10Y26.D6      net (fanout=6)        0.034   myPWM/ctr_q[7]
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.237   myPWM/ctr_q[7]
                                                       myPWM/ctr_q[7]_rt.1
                                                       myPWM/Mcount_ctr_q_xor<7>
                                                       myPWM/ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.437ns logic, 0.034ns route)
                                                       (92.8% logic, 7.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_5 (FF)
  Destination:          myPWM/ctr_q_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_5 to myPWM/ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.200   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_5
    SLICE_X10Y26.B5      net (fanout=4)        0.087   myPWM/ctr_q[5]
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.234   myPWM/ctr_q[7]
                                                       myPWM/ctr_q[5]_rt.1
                                                       myPWM/Mcount_ctr_q_xor<7>
                                                       myPWM/ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.434ns logic, 0.087ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_1 (FF)
  Destination:          myPWM/ctr_q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_1 to myPWM/ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.BQ      Tcko                  0.200   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_1
    SLICE_X10Y25.B5      net (fanout=4)        0.087   myPWM/ctr_q[1]
    SLICE_X10Y25.CLK     Tah         (-Th)    -0.234   myPWM/ctr_q[3]
                                                       myPWM/ctr_q[1]_rt.1
                                                       myPWM/Mcount_ctr_q_cy<3>
                                                       myPWM/ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.521ns (0.434ns logic, 0.087ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_24 (FF)
  Destination:          myCounter/ctr_q_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.526ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_24 to myCounter/ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.234   myCounter/ctr_q[24]
                                                       myCounter/ctr_q_24
    SLICE_X8Y31.A6       net (fanout=9)        0.049   myCounter/ctr_q[24]
    SLICE_X8Y31.CLK      Tah         (-Th)    -0.243   myCounter/ctr_q[24]
                                                       myCounter/ctr_q[24]_rt
                                                       myCounter/Mcount_ctr_q_xor<24>
                                                       myCounter/ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      0.526ns (0.477ns logic, 0.049ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_13 (FF)
  Destination:          myCounter/ctr_q_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_13 to myCounter/ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.234   myCounter/ctr_q[15]
                                                       myCounter/ctr_q_13
    SLICE_X8Y28.B5       net (fanout=1)        0.059   myCounter/ctr_q[13]
    SLICE_X8Y28.CLK      Tah         (-Th)    -0.237   myCounter/ctr_q[15]
                                                       myCounter/ctr_q[13]_rt
                                                       myCounter/Mcount_ctr_q_cy<15>
                                                       myCounter/ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_9 (FF)
  Destination:          myCounter/ctr_q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_9 to myCounter/ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BQ       Tcko                  0.234   myCounter/ctr_q[11]
                                                       myCounter/ctr_q_9
    SLICE_X8Y27.B5       net (fanout=1)        0.059   myCounter/ctr_q[9]
    SLICE_X8Y27.CLK      Tah         (-Th)    -0.237   myCounter/ctr_q[11]
                                                       myCounter/ctr_q[9]_rt
                                                       myCounter/Mcount_ctr_q_cy<11>
                                                       myCounter/ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_21 (FF)
  Destination:          myCounter/ctr_q_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_21 to myCounter/ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.234   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_21
    SLICE_X8Y30.B5       net (fanout=3)        0.067   myCounter/ctr_q[21]
    SLICE_X8Y30.CLK      Tah         (-Th)    -0.237   myCounter/ctr_q[23]
                                                       myCounter/ctr_q[21]_rt
                                                       myCounter/Mcount_ctr_q_cy<23>
                                                       myCounter/ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_17 (FF)
  Destination:          myCounter/ctr_q_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_17 to myCounter/ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.234   myCounter/ctr_q[19]
                                                       myCounter/ctr_q_17
    SLICE_X8Y29.B5       net (fanout=3)        0.067   myCounter/ctr_q[17]
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.237   myCounter/ctr_q[19]
                                                       myCounter/ctr_q[17]_rt
                                                       myCounter/Mcount_ctr_q_cy<19>
                                                       myCounter/ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.471ns logic, 0.067ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_6 (FF)
  Destination:          myPWM/ctr_q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_6 to myPWM/ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.200   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_6
    SLICE_X10Y26.C5      net (fanout=6)        0.077   myPWM/ctr_q[6]
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.266   myPWM/ctr_q[7]
                                                       myPWM/ctr_q[6]_rt.1
                                                       myPWM/Mcount_ctr_q_xor<7>
                                                       myPWM/ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.466ns logic, 0.077ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_2 (FF)
  Destination:          myPWM/ctr_q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.543ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_2 to myPWM/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.200   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_2
    SLICE_X10Y25.C5      net (fanout=3)        0.077   myPWM/ctr_q[2]
    SLICE_X10Y25.CLK     Tah         (-Th)    -0.266   myPWM/ctr_q[3]
                                                       myPWM/ctr_q[2]_rt.1
                                                       myPWM/Mcount_ctr_q_cy<3>
                                                       myPWM/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.543ns (0.466ns logic, 0.077ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_6 (FF)
  Destination:          myPWM/ctr_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_6 to myPWM/ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.200   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_6
    SLICE_X10Y26.C5      net (fanout=6)        0.077   myPWM/ctr_q[6]
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.273   myPWM/ctr_q[7]
                                                       myPWM/ctr_q[6]_rt.1
                                                       myPWM/Mcount_ctr_q_xor<7>
                                                       myPWM/ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.473ns logic, 0.077ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_2 (FF)
  Destination:          myPWM/ctr_q_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_2 to myPWM/ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.200   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_2
    SLICE_X10Y25.C5      net (fanout=3)        0.077   myPWM/ctr_q[2]
    SLICE_X10Y25.CLK     Tah         (-Th)    -0.273   myPWM/ctr_q[3]
                                                       myPWM/ctr_q[2]_rt.1
                                                       myPWM/Mcount_ctr_q_cy<3>
                                                       myPWM/ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.473ns logic, 0.077ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_14 (FF)
  Destination:          myCounter/ctr_q_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_14 to myCounter/ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.234   myCounter/ctr_q[15]
                                                       myCounter/ctr_q_14
    SLICE_X8Y28.C5       net (fanout=1)        0.059   myCounter/ctr_q[14]
    SLICE_X8Y28.CLK      Tah         (-Th)    -0.275   myCounter/ctr_q[15]
                                                       myCounter/ctr_q[14]_rt
                                                       myCounter/Mcount_ctr_q_cy<15>
                                                       myCounter/ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.509ns logic, 0.059ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_10 (FF)
  Destination:          myCounter/ctr_q_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.568ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_10 to myCounter/ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.234   myCounter/ctr_q[11]
                                                       myCounter/ctr_q_10
    SLICE_X8Y27.C5       net (fanout=1)        0.059   myCounter/ctr_q[10]
    SLICE_X8Y27.CLK      Tah         (-Th)    -0.275   myCounter/ctr_q[11]
                                                       myCounter/ctr_q[10]_rt
                                                       myCounter/Mcount_ctr_q_cy<11>
                                                       myCounter/ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      0.568ns (0.509ns logic, 0.059ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_14 (FF)
  Destination:          myCounter/ctr_q_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_14 to myCounter/ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.234   myCounter/ctr_q[15]
                                                       myCounter/ctr_q_14
    SLICE_X8Y28.C5       net (fanout=1)        0.059   myCounter/ctr_q[14]
    SLICE_X8Y28.CLK      Tah         (-Th)    -0.278   myCounter/ctr_q[15]
                                                       myCounter/ctr_q[14]_rt
                                                       myCounter/Mcount_ctr_q_cy<15>
                                                       myCounter/ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.512ns logic, 0.059ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_10 (FF)
  Destination:          myCounter/ctr_q_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_10 to myCounter/ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.234   myCounter/ctr_q[11]
                                                       myCounter/ctr_q_10
    SLICE_X8Y27.C5       net (fanout=1)        0.059   myCounter/ctr_q[10]
    SLICE_X8Y27.CLK      Tah         (-Th)    -0.278   myCounter/ctr_q[11]
                                                       myCounter/ctr_q[10]_rt
                                                       myCounter/Mcount_ctr_q_cy<11>
                                                       myCounter/ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.512ns logic, 0.059ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_22 (FF)
  Destination:          myCounter/ctr_q_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_22 to myCounter/ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.234   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_22
    SLICE_X8Y30.C5       net (fanout=5)        0.067   myCounter/ctr_q[22]
    SLICE_X8Y30.CLK      Tah         (-Th)    -0.275   myCounter/ctr_q[23]
                                                       myCounter/ctr_q[22]_rt
                                                       myCounter/Mcount_ctr_q_cy<23>
                                                       myCounter/ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.509ns logic, 0.067ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_18 (FF)
  Destination:          myCounter/ctr_q_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_18 to myCounter/ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CQ       Tcko                  0.234   myCounter/ctr_q[19]
                                                       myCounter/ctr_q_18
    SLICE_X8Y29.C5       net (fanout=3)        0.067   myCounter/ctr_q[18]
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.275   myCounter/ctr_q[19]
                                                       myCounter/ctr_q[18]_rt
                                                       myCounter/Mcount_ctr_q_cy<19>
                                                       myCounter/ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.509ns logic, 0.067ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_22 (FF)
  Destination:          myCounter/ctr_q_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_22 to myCounter/ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.234   myCounter/ctr_q[23]
                                                       myCounter/ctr_q_22
    SLICE_X8Y30.C5       net (fanout=5)        0.067   myCounter/ctr_q[22]
    SLICE_X8Y30.CLK      Tah         (-Th)    -0.278   myCounter/ctr_q[23]
                                                       myCounter/ctr_q[22]_rt
                                                       myCounter/Mcount_ctr_q_cy<23>
                                                       myCounter/ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.512ns logic, 0.067ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_18 (FF)
  Destination:          myCounter/ctr_q_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_18 to myCounter/ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CQ       Tcko                  0.234   myCounter/ctr_q[19]
                                                       myCounter/ctr_q_18
    SLICE_X8Y29.C5       net (fanout=3)        0.067   myCounter/ctr_q[18]
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.278   myCounter/ctr_q[19]
                                                       myCounter/ctr_q[18]_rt
                                                       myCounter/Mcount_ctr_q_cy<19>
                                                       myCounter/ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.512ns logic, 0.067ns route)
                                                       (88.4% logic, 11.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_2 (FF)
  Destination:          myPWM/ctr_q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_2 to myPWM/ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.200   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_2
    SLICE_X10Y25.C5      net (fanout=3)        0.077   myPWM/ctr_q[2]
    SLICE_X10Y25.COUT    Topcyc                0.195   myPWM/ctr_q[3]
                                                       myPWM/ctr_q[2]_rt.1
                                                       myPWM/Mcount_ctr_q_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.001   myPWM/Mcount_ctr_q_cy[3]
    SLICE_X10Y26.CLK     Tckcin      (-Th)    -0.121   myPWM/ctr_q[7]
                                                       myPWM/Mcount_ctr_q_xor<7>
                                                       myPWM/ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.516ns logic, 0.078ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_5 (FF)
  Destination:          myPWM/ctr_q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_5 to myPWM/ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.BQ      Tcko                  0.200   myPWM/ctr_q[7]
                                                       myPWM/ctr_q_5
    SLICE_X10Y26.B5      net (fanout=4)        0.087   myPWM/ctr_q[5]
    SLICE_X10Y26.CLK     Tah         (-Th)    -0.311   myPWM/ctr_q[7]
                                                       myPWM/ctr_q[5]_rt.1
                                                       myPWM/Mcount_ctr_q_xor<7>
                                                       myPWM/ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.511ns logic, 0.087ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_1 (FF)
  Destination:          myPWM/ctr_q_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_1 to myPWM/ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.BQ      Tcko                  0.200   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_1
    SLICE_X10Y25.B5      net (fanout=4)        0.087   myPWM/ctr_q[1]
    SLICE_X10Y25.CLK     Tah         (-Th)    -0.311   myPWM/ctr_q[3]
                                                       myPWM/ctr_q[1]_rt.1
                                                       myPWM/Mcount_ctr_q_cy<3>
                                                       myPWM/ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.511ns logic, 0.087ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_13 (FF)
  Destination:          myCounter/ctr_q_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_13 to myCounter/ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.234   myCounter/ctr_q[15]
                                                       myCounter/ctr_q_13
    SLICE_X8Y28.B5       net (fanout=1)        0.059   myCounter/ctr_q[13]
    SLICE_X8Y28.CLK      Tah         (-Th)    -0.317   myCounter/ctr_q[15]
                                                       myCounter/ctr_q[13]_rt
                                                       myCounter/Mcount_ctr_q_cy<15>
                                                       myCounter/ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.551ns logic, 0.059ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_9 (FF)
  Destination:          myCounter/ctr_q_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_9 to myCounter/ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.BQ       Tcko                  0.234   myCounter/ctr_q[11]
                                                       myCounter/ctr_q_9
    SLICE_X8Y27.B5       net (fanout=1)        0.059   myCounter/ctr_q[9]
    SLICE_X8Y27.CLK      Tah         (-Th)    -0.317   myCounter/ctr_q[11]
                                                       myCounter/ctr_q[9]_rt
                                                       myCounter/Mcount_ctr_q_cy<11>
                                                       myCounter/ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.551ns logic, 0.059ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_10 (FF)
  Destination:          myCounter/ctr_q_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_10 to myCounter/ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y27.CQ       Tcko                  0.234   myCounter/ctr_q[11]
                                                       myCounter/ctr_q_10
    SLICE_X8Y27.C5       net (fanout=1)        0.059   myCounter/ctr_q[10]
    SLICE_X8Y27.COUT     Topcyc                0.203   myCounter/ctr_q[11]
                                                       myCounter/ctr_q[10]_rt
                                                       myCounter/Mcount_ctr_q_cy<11>
    SLICE_X8Y28.CIN      net (fanout=1)        0.001   myCounter/Mcount_ctr_q_cy[11]
    SLICE_X8Y28.CLK      Tckcin      (-Th)    -0.119   myCounter/ctr_q[15]
                                                       myCounter/Mcount_ctr_q_cy<15>
                                                       myCounter/ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.556ns logic, 0.060ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_2 (FF)
  Destination:          myPWM/ctr_q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_2 to myPWM/ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.200   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_2
    SLICE_X10Y25.C5      net (fanout=3)        0.077   myPWM/ctr_q[2]
    SLICE_X10Y25.COUT    Topcyc                0.195   myPWM/ctr_q[3]
                                                       myPWM/ctr_q[2]_rt.1
                                                       myPWM/Mcount_ctr_q_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.001   myPWM/Mcount_ctr_q_cy[3]
    SLICE_X10Y26.CLK     Tckcin      (-Th)    -0.143   myPWM/ctr_q[7]
                                                       myPWM/Mcount_ctr_q_xor<7>
                                                       myPWM/ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.538ns logic, 0.078ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_14 (FF)
  Destination:          myCounter/ctr_q_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_14 to myCounter/ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.CQ       Tcko                  0.234   myCounter/ctr_q[15]
                                                       myCounter/ctr_q_14
    SLICE_X8Y28.C5       net (fanout=1)        0.059   myCounter/ctr_q[14]
    SLICE_X8Y28.COUT     Topcyc                0.203   myCounter/ctr_q[15]
                                                       myCounter/ctr_q[14]_rt
                                                       myCounter/Mcount_ctr_q_cy<15>
    SLICE_X8Y29.CIN      net (fanout=1)        0.001   myCounter/Mcount_ctr_q_cy[15]
    SLICE_X8Y29.CLK      Tckcin      (-Th)    -0.119   myCounter/ctr_q[19]
                                                       myCounter/Mcount_ctr_q_cy<19>
                                                       myCounter/ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.556ns logic, 0.060ns route)
                                                       (90.3% logic, 9.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myPWM/ctr_q_2 (FF)
  Destination:          myPWM/ctr_q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myPWM/ctr_q_2 to myPWM/ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y25.CQ      Tcko                  0.200   myPWM/ctr_q[3]
                                                       myPWM/ctr_q_2
    SLICE_X10Y25.C5      net (fanout=3)        0.077   myPWM/ctr_q[2]
    SLICE_X10Y25.COUT    Topcyc                0.195   myPWM/ctr_q[3]
                                                       myPWM/ctr_q[2]_rt.1
                                                       myPWM/Mcount_ctr_q_cy<3>
    SLICE_X10Y26.CIN     net (fanout=1)        0.001   myPWM/Mcount_ctr_q_cy[3]
    SLICE_X10Y26.CLK     Tckcin      (-Th)    -0.148   myPWM/ctr_q[7]
                                                       myPWM/Mcount_ctr_q_xor<7>
                                                       myPWM/ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.543ns logic, 0.078ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myCounter/ctr_q_17 (FF)
  Destination:          myCounter/ctr_q_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: myCounter/ctr_q_17 to myCounter/ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.234   myCounter/ctr_q[19]
                                                       myCounter/ctr_q_17
    SLICE_X8Y29.B5       net (fanout=3)        0.067   myCounter/ctr_q[17]
    SLICE_X8Y29.CLK      Tah         (-Th)    -0.317   myCounter/ctr_q[19]
                                                       myCounter/ctr_q[17]_rt
                                                       myCounter/Mcount_ctr_q_cy<19>
                                                       myCounter/ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.551ns logic, 0.067ns route)
                                                       (89.2% logic, 10.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[11]/CLK
  Logical resource: myCounter/ctr_q_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[11]/CLK
  Logical resource: myCounter/ctr_q_9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[11]/CLK
  Logical resource: myCounter/ctr_q_10/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[11]/CLK
  Logical resource: myCounter/ctr_q_11/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[15]/CLK
  Logical resource: myCounter/ctr_q_12/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[15]/CLK
  Logical resource: myCounter/ctr_q_13/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[15]/CLK
  Logical resource: myCounter/ctr_q_14/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[15]/CLK
  Logical resource: myCounter/ctr_q_15/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[19]/CLK
  Logical resource: myCounter/ctr_q_16/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[19]/CLK
  Logical resource: myCounter/ctr_q_17/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[19]/CLK
  Logical resource: myCounter/ctr_q_18/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[19]/CLK
  Logical resource: myCounter/ctr_q_19/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[23]/CLK
  Logical resource: myCounter/ctr_q_20/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[23]/CLK
  Logical resource: myCounter/ctr_q_21/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[23]/CLK
  Logical resource: myCounter/ctr_q_22/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[23]/CLK
  Logical resource: myCounter/ctr_q_23/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCounter/ctr_q[24]/CLK
  Logical resource: myCounter/ctr_q_24/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myPWM/pwm_q/CLK
  Logical resource: myPWM/pwm_q/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPWM/ctr_q[3]/CLK
  Logical resource: myPWM/ctr_q_0/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPWM/ctr_q[3]/CLK
  Logical resource: myPWM/ctr_q_1/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPWM/ctr_q[3]/CLK
  Logical resource: myPWM/ctr_q_2/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPWM/ctr_q[3]/CLK
  Logical resource: myPWM/ctr_q_3/CK
  Location pin: SLICE_X10Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPWM/ctr_q[7]/CLK
  Logical resource: myPWM/ctr_q_4/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPWM/ctr_q[7]/CLK
  Logical resource: myPWM/ctr_q_5/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPWM/ctr_q[7]/CLK
  Logical resource: myPWM/ctr_q_6/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myPWM/ctr_q[7]/CLK
  Logical resource: myPWM/ctr_q_7/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 375 paths, 0 nets, and 101 connections

Design statistics:
   Minimum period:   3.770ns{1}   (Maximum frequency: 265.252MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 30 14:13:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 219 MB



