=====
SETUP
1.104
9.787
10.891
clock_ibuf
0.000
0.683
core0/reg_iaddr_5_s0
0.926
1.158
mem0/mem_RAMOUT_1023_G[0]_s27
2.194
2.749
mem0/mem_RAMOUT_511_G[9]_s8863
3.150
3.667
mem0/mem_RAMOUT_511_G[9]_s8870
4.116
4.569
mem0/mem_RAMOUT_511_G[9]_s8783
5.527
6.082
mem0/mem_RAMOUT_511_G[9]_s8720
6.329
6.846
mem0/mem_RAMOUT_0_G[0]_s586
8.064
8.435
mem0/mem_RAMOUT_0_G[0]_s573
8.435
8.538
mem0/mem_RAMOUT_0_G[0]_s567
8.538
8.641
mem0/mem_RAMOUT_0_G[0]_s564
8.641
8.744
mem0/mem_RAMOUT_0_G[0]_s4
8.744
8.847
core0/reg_inst_8_s0
9.787
=====
SETUP
1.658
9.232
10.891
clock_ibuf
0.000
0.683
core0/reg_iaddr_5_s0
0.926
1.158
mem0/mem_RAMOUT_1023_G[0]_s27
2.194
2.749
mem0/mem_RAMOUT_1023_G[0]_s22
3.437
3.992
mem0/mem_RAMOUT_0_G[0]_s218
4.972
5.527
mem0/mem_RAMOUT_0_G[0]_s97
5.774
6.329
mem0/mem_RAMOUT_0_G[0]_s37
6.941
7.394
mem0/mem_RAMOUT_0_G[0]_s14
7.790
8.243
mem0/mem_RAMOUT_0_G[0]_s6
8.662
9.232
core0/reg_inst_0_s0
9.232
=====
SETUP
1.658
9.232
10.891
clock_ibuf
0.000
0.683
core0/reg_iaddr_5_s0
0.926
1.158
mem0/mem_RAMOUT_1023_G[0]_s27
2.194
2.749
mem0/mem_RAMOUT_1023_G[0]_s22
3.437
3.992
mem0/mem_RAMOUT_0_G[0]_s218
4.972
5.527
mem0/mem_RAMOUT_0_G[0]_s97
5.774
6.329
mem0/mem_RAMOUT_0_G[0]_s37
6.941
7.394
mem0/mem_RAMOUT_0_G[0]_s14
7.790
8.243
mem0/mem_RAMOUT_6138_G[0]_s5
8.662
9.232
core0/reg_inst_6_s0
9.232
=====
SETUP
1.696
9.194
10.891
clock_ibuf
0.000
0.683
core0/reg_iaddr_5_s0
0.926
1.158
mem0/mem_RAMOUT_1023_G[0]_s27
2.194
2.749
mem0/mem_RAMOUT_1023_G[0]_s22
3.437
3.992
mem0/mem_RAMOUT_0_G[0]_s244
5.000
5.555
mem0/mem_RAMOUT_0_G[0]_s110
6.211
6.781
mem0/mem_RAMOUT_0_G[0]_s44
6.953
7.502
mem0/mem_RAMOUT_0_G[0]_s18
7.504
7.957
mem0/mem_RAMOUT_0_G[0]_s7
8.645
9.194
core0/reg_inst_16_s0
9.194
=====
SETUP
1.783
9.107
10.891
clock_ibuf
0.000
0.683
core0/reg_iaddr_5_s0
0.926
1.158
mem0/mem_RAMOUT_1023_G[0]_s27
2.194
2.749
mem0/mem_RAMOUT_1023_G[0]_s22
3.437
3.992
mem0/mem_RAMOUT_0_G[0]_s244
5.000
5.555
mem0/mem_RAMOUT_0_G[0]_s110
6.211
6.781
mem0/mem_RAMOUT_0_G[0]_s44
6.953
7.502
mem0/mem_RAMOUT_0_G[0]_s18
7.504
7.957
mem0/mem_RAMOUT_6138_G[0]_s6
8.645
9.107
core0/reg_inst_22_s0
9.107
=====
SETUP
2.456
8.435
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_6_s1
0.926
1.158
mem0/mem_RAMOUT_511_G[9]_s8932
4.497
4.748
mem0/mem_RAMOUT_511_G[9]_s8909
4.748
4.851
mem0/mem_RAMOUT_511_G[9]_s8897
4.851
4.954
mem0/mem_RAMOUT_511_G[9]_s8660
4.954
5.057
mem0/mem_RAMOUT_0_G[0]_s61
5.459
6.014
mem0/mem_RAMOUT_0_G[0]_s24
6.427
6.798
mem0/mem_RAMOUT_0_G[0]_s11
6.803
7.256
mem0/mem_RAMOUT_0_G[0]_s5
7.973
8.435
core0/reg_tx_data_0_s0
8.435
=====
SETUP
2.547
8.344
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_6_s1
0.926
1.158
mem0/mem_RAMOUT_511_G[9]_s8932
4.497
4.748
mem0/mem_RAMOUT_511_G[9]_s8909
4.748
4.851
mem0/mem_RAMOUT_511_G[9]_s8897
4.851
4.954
mem0/mem_RAMOUT_511_G[9]_s8660
4.954
5.057
mem0/mem_RAMOUT_0_G[0]_s61
5.459
6.014
mem0/mem_RAMOUT_0_G[0]_s24
6.427
6.798
mem0/mem_RAMOUT_0_G[0]_s11
6.803
7.256
mem0/mem_RAMOUT_6138_G[0]_s4
7.973
8.344
core0/reg_tx_data_6_s0
8.344
=====
SETUP
3.031
7.860
10.891
clock_ibuf
0.000
0.683
core0/reg_iaddr_6_s0
0.926
1.158
mem0/mem_RAMOUT_0_G[0]_s247
2.270
2.787
mem0/mem_RAMOUT_0_G[0]_s268
3.589
4.051
mem0/mem_RAMOUT_0_G[0]_s126
4.224
4.595
mem0/mem_RAMOUT_0_G[0]_s53
5.255
5.626
mem0/mem_RAMOUT_0_G[0]_s22
6.039
6.556
mem0/mem_RAMOUT_0_G[0]_s8
7.398
7.860
core0/reg_inst_24_s0
7.860
=====
SETUP
3.031
7.860
10.891
clock_ibuf
0.000
0.683
core0/reg_iaddr_6_s0
0.926
1.158
mem0/mem_RAMOUT_0_G[0]_s247
2.270
2.787
mem0/mem_RAMOUT_0_G[0]_s268
3.589
4.051
mem0/mem_RAMOUT_0_G[0]_s126
4.224
4.595
mem0/mem_RAMOUT_0_G[0]_s53
5.255
5.626
mem0/mem_RAMOUT_0_G[0]_s22
6.039
6.556
mem0/mem_RAMOUT_6138_G[0]_s7
7.398
7.860
core0/reg_inst_30_s0
7.860
=====
SETUP
3.215
7.676
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_2_s1
0.926
1.158
mem0/mem_s92619
2.487
3.004
mem0/mem_s92609
4.268
4.785
mem0/mem_s92325
5.956
6.409
mem0/mem_s92710
7.070
7.532
mem0/mem_mem_RAMREG_40_G[0]_s0
7.676
=====
SETUP
4.128
6.763
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_6_s1
0.926
1.158
mem0/mem_s92659
2.818
3.335
mem0/mem_RAMOUT_0_G[0]_s10
4.216
4.587
mem0/mem_RAMOUT_5115_G[0]_s8
5.451
6.021
mem0/mem_RAMOUT_5115_G[0]_s4
6.193
6.763
core0/reg_tx_data_5_s0
6.763
=====
SETUP
4.178
6.713
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_2_s1
0.926
1.158
mem0/mem_s92619
2.487
3.004
mem0/mem_s92622
4.268
4.785
mem0/mem_s92385
6.020
6.569
mem0/mem_mem_RAMREG_524_G[0]_s0
6.713
=====
SETUP
4.327
6.564
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_2_s1
0.926
1.158
mem0/mem_s92619
2.487
3.004
mem0/mem_s92609
4.268
4.785
mem0/mem_s92325
5.956
6.418
mem0/mem_mem_RAMREG_41_G[0]_s0
6.564
=====
SETUP
4.390
6.501
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_11_s1
0.926
1.158
mem0/mem_s92598
2.095
2.548
mem0/mem_s92601
4.004
4.375
mem0/mem_s92656
5.081
5.543
mem0/mem_mem_RAMREG_584_G[0]_s0
6.501
=====
SETUP
4.427
6.464
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_1_s1
0.926
1.158
mem0/mem_RAMOUT_0_G[0]_s9
3.058
3.575
mem0/mem_s92633
4.599
5.116
mem0/mem_s92470
5.894
6.464
mem0/mem_mem_RAMREG_591_G[0]_s0
6.464
=====
SETUP
4.479
6.412
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_2_s1
0.926
1.158
mem0/mem_s92619
2.487
3.004
mem0/mem_s92609
4.268
4.785
mem0/mem_s92564
5.863
6.412
mem0/mem_mem_RAMREG_43_G[0]_s0
6.412
=====
SETUP
4.500
6.391
10.891
clock_ibuf
0.000
0.683
uart0/clock_count_28_s0
0.926
1.158
uart0/n12_s5
1.319
1.889
uart0/n12_s3
2.061
2.616
uart0/n12_s2
3.272
3.725
uart0/n191_s12
4.147
4.600
uart0/n298_s1
5.308
5.679
uart0/send_count_3_s4
5.692
6.241
uart0/send_count_0_s2
6.391
=====
SETUP
4.500
6.391
10.891
clock_ibuf
0.000
0.683
uart0/clock_count_28_s0
0.926
1.158
uart0/n12_s5
1.319
1.889
uart0/n12_s3
2.061
2.616
uart0/n12_s2
3.272
3.725
uart0/n191_s12
4.147
4.600
uart0/n298_s1
5.308
5.679
uart0/send_count_3_s4
5.692
6.241
uart0/send_count_1_s2
6.391
=====
SETUP
4.500
6.391
10.891
clock_ibuf
0.000
0.683
uart0/clock_count_28_s0
0.926
1.158
uart0/n12_s5
1.319
1.889
uart0/n12_s3
2.061
2.616
uart0/n12_s2
3.272
3.725
uart0/n191_s12
4.147
4.600
uart0/n298_s1
5.308
5.679
uart0/send_count_3_s4
5.692
6.241
uart0/send_count_2_s2
6.391
=====
SETUP
4.500
6.391
10.891
clock_ibuf
0.000
0.683
uart0/clock_count_28_s0
0.926
1.158
uart0/n12_s5
1.319
1.889
uart0/n12_s3
2.061
2.616
uart0/n12_s2
3.272
3.725
uart0/n191_s12
4.147
4.600
uart0/n298_s1
5.308
5.679
uart0/send_count_3_s4
5.692
6.241
uart0/send_count_3_s2
6.391
=====
SETUP
4.551
6.340
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_1_s1
0.926
1.158
mem0/mem_RAMOUT_0_G[0]_s9
3.058
3.575
mem0/mem_s92633
4.599
5.148
mem0/mem_s92421
5.154
5.616
mem0/mem_mem_RAMREG_586_G[0]_s0
6.340
=====
SETUP
4.583
6.308
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_11_s1
0.926
1.158
mem0/mem_s92598
2.095
2.548
mem0/mem_s92684
4.011
4.566
mem0/mem_s92396
5.014
5.584
mem0/mem_mem_RAMREG_548_G[0]_s0
6.308
=====
SETUP
4.591
6.300
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_2_s1
0.926
1.158
mem0/mem_s92619
2.487
3.004
mem0/mem_s92609
4.268
4.785
mem0/mem_s92566
5.730
6.300
mem0/mem_mem_RAMREG_41_G[0]_s0
6.300
=====
SETUP
4.622
6.268
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_2_s1
0.926
1.158
mem0/mem_s92619
2.487
3.004
mem0/mem_s92609
4.268
4.785
mem0/mem_s92562
5.806
6.268
mem0/mem_mem_RAMREG_45_G[0]_s0
6.268
=====
SETUP
4.634
6.257
10.891
clock_ibuf
0.000
0.683
core0/reg_raddr_11_s1
0.926
1.158
mem0/mem_s92598
2.095
2.548
mem0/mem_s92684
4.011
4.566
mem0/mem_s92320
5.036
5.498
mem0/mem_mem_RAMREG_36_G[0]_s0
6.257
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/led_flag_s1
0.860
1.062
uart0/n79_s2
1.064
1.296
uart0/led_flag_s1
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_2_s0
0.860
1.062
uart0/n44_s
1.064
1.296
uart0/clock_count_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_6_s0
0.860
1.062
uart0/n40_s
1.064
1.296
uart0/clock_count_6_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_8_s0
0.860
1.062
uart0/n38_s
1.064
1.296
uart0/clock_count_8_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_12_s0
0.860
1.062
uart0/n34_s
1.064
1.296
uart0/clock_count_12_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_14_s0
0.860
1.062
uart0/n32_s
1.064
1.296
uart0/clock_count_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_18_s0
0.860
1.062
uart0/n28_s
1.064
1.296
uart0/clock_count_18_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_20_s0
0.860
1.062
uart0/n26_s
1.064
1.296
uart0/clock_count_20_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_24_s0
0.860
1.062
uart0/n22_s
1.064
1.296
uart0/clock_count_24_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_26_s0
0.860
1.062
uart0/n20_s
1.064
1.296
uart0/clock_count_26_s0
1.296
=====
HOLD
0.425
1.296
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_30_s0
0.860
1.062
uart0/n16_s
1.064
1.296
uart0/clock_count_30_s0
1.296
=====
HOLD
0.427
1.297
0.871
clock_ibuf
0.000
0.675
uart0/clock_count_0_s0
0.860
1.062
uart0/n46_s2
1.065
1.297
uart0/clock_count_0_s0
1.297
=====
HOLD
0.428
1.299
0.871
clock_ibuf
0.000
0.675
uart0/send_count_0_s2
0.860
1.062
uart0/n210_s8
1.067
1.299
uart0/send_count_0_s2
1.299
=====
HOLD
0.428
1.299
0.871
clock_ibuf
0.000
0.675
uart0/send_count_1_s2
0.860
1.062
uart0/n208_s8
1.067
1.299
uart0/send_count_1_s2
1.299
=====
HOLD
0.428
1.299
0.871
clock_ibuf
0.000
0.675
uart0/state_0_s1
0.860
1.062
uart0/n194_s10
1.067
1.299
uart0/state_0_s1
1.299
=====
HOLD
0.488
1.359
0.871
clock_ibuf
0.000
0.675
core0/stage_0_s2
0.860
1.062
core0/n396_s2
1.069
1.359
core0/stage_0_s2
1.359
=====
HOLD
0.539
1.410
0.871
clock_ibuf
0.000
0.675
core0/opcode_0_s0
0.860
1.061
core0/n670_s5
1.178
1.410
core0/reg_wen_s1
1.410
=====
HOLD
0.539
1.410
0.871
clock_ibuf
0.000
0.675
core0/rs2_3_s0
0.860
1.061
core0/rs2_data_0_s17
1.178
1.410
core0/reg_wdata_6_s0
1.410
=====
HOLD
0.539
1.410
0.871
clock_ibuf
0.000
0.675
core0/s_imm_5_s0
0.860
1.061
core0/alu_out_5_s0
1.410
=====
HOLD
0.539
1.410
0.871
clock_ibuf
0.000
0.675
core0/s_imm_10_s0
0.860
1.061
core0/alu_out_10_s0
1.410
=====
HOLD
0.539
1.410
0.871
clock_ibuf
0.000
0.675
core0/pc_1_s0
0.860
1.061
core0/reg_iaddr_1_s0
1.410
=====
HOLD
0.539
1.410
0.871
clock_ibuf
0.000
0.675
uart0/local_in_1_s0
0.860
1.061
uart0/data_1_s0
1.410
=====
HOLD
0.539
1.410
0.871
clock_ibuf
0.000
0.675
core0/reg_tx_data_5_s0
0.860
1.061
uart0/local_in_5_s0
1.410
=====
HOLD
0.542
1.413
0.871
clock_ibuf
0.000
0.675
core0/pc_3_s0
0.860
1.061
core0/reg_iaddr_3_s0
1.413
=====
HOLD
0.542
1.413
0.871
clock_ibuf
0.000
0.675
core0/pc_6_s0
0.860
1.061
core0/reg_iaddr_6_s0
1.413
