# design
vcom ../../hdl/interfaceing/debug_types.vhd
vcom ../../hdl/filter_hw/rle.vhd

# testbench
vcom src/rle_tb.vhd

set SIM_TIME "6000 ns"
set SIM_TOP_LEVEL "rle_tb"
