<!DOCTYPE html>
<html>
<head>
<title>Niladrish Chatterjee</title>

<meta name="viewport" content="width=device-width"/>
<meta name="description" content="The Curriculum Vitae of Niladrish
Chatterjee."/>
<meta charset="UTF-8"> 

<link type="text/css" rel="stylesheet" href="normalize.css">
<link type="text/css" rel="stylesheet" href="style.css">
<link href='http://fonts.googleapis.com/css?family=Nunito:600' rel='stylesheet' type='text/css'>
	
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
	
<!--[if lt IE 9]>
<script src="//html5shiv.googlecode.com/svn/trunk/html5.js"></script>
<![endif]-->
</head>
<body id="top">
<div id="cv" class="instaFade">
	<div class="mainDetails">
		<div id="headshot" class="quickFade">
			<img src="/images/headshot.jpg" alt="Alan Smith" />
		</div>
		
		<div id="name">
			<h1 class="quickFade delayTwo">Niladrish Chatterjee</h1>
			<h2 class="quickFade delayTwo">Sr. Research Scientist @ NVIDIA</h2>
			<h3 class="quickFade delayThree"><a href="https://scholar.google.com/citations?user=NuCyyPgAAAAJ&hl=en">Google Scholar</a> | <a href="https://www.linkedin.com/in/niladrish-chatterjee-5284957">LinkedIn</a> | <a href="javascript:location='mailto:\u006e\u0069\u006c\u0063\u0073\u0075\u0074\u0061\u0068\u0040\u0067\u006d\u0061\u0069\u006c\u002e\u0063\u006f\u006d';void 0"></script>Email</a></h3>
		</div>
		<!--
		<div id="contactDetails" class="quickFade delayFour">
			<ul>
				<li><a href="https://scholar.google.com/citations?user=NuCyyPgAAAAJ&hl=en">Google Scholar</a></li>
				<li><a href="https://www.linkedin.com/in/niladrish-chatterjee-5284957">Linkedin</a></li>
				<li><a href="mailto:nilcsutah@gmail.com">Email</a></li>
			</ul>
		</div>
		-->
		<div class="clear"></div>
	</div>
	
	<div id="mainArea" class="quickFade delayThree">
		<section>
			<article>
				<div class="sectionTitle">
					<h1>About me</h1>
				</div>
				
				<div class="sectionContent">
					<p>I am a computer architect working as a
                    researcher at NVIDIA. My research focuses on
                    realizing energy-efficient, high-performance
                    memory and processor architectures that will power
                    future supercomputers and artificially intelligent
                    machines. I received my PhD in computer
                    engineering from the University of Utah under the
                    guidance of <strong><a href="http://www.cs.utah.edu/~rajeev">Dr.
                        Rajeev Balasubramonian</a></strong> in 2013. I interned
                    at AMD Research and HP Labs in the spring and fall
                    of 2012, respectively, and developed EDA tools for
                    Atrenta (now Synopsis) for a year in India after receiving my B.E. degree from Jadavpur University (2007).</p>
				</div>
			</article>
			<div class="clear"></div> </section>
		
		<section>
				<div class="sectionTitle">
					<h1>Publications</h1>
				</div>



				<div class="sectionContentNarrow">
				<h2>Most publications are copyrighted by the IEEE or
                  the ACM. Please respect these copyrights. Typically, personal or classroom use is granted; papers cannot be duplicated for commercial purposes.</h2>
				<p> 
				<a class="label label-hpca" href="http://hpca2017.org">HPCA-23</a>
				<strong>Architecting an Energy-Efficient DRAM System For GPUs</strong><br>
    				<authorlist><author>Niladrish Chatterjee</author>, Mike O'Connor, Donghyuk Lee, Daniel R. Johnson, Stephen W. Keckler, Minsoo Rhu, William J. Dally.</authorlist><br>
    				<it>23rd International Symposium on Higher Performance Computer Architecture (<b>HPCA</b>), Austin, TX, 2017.</it><br>
				<a href="pubs/hpca17.pdf" style="font-size:20px;color:E96D12;"> <i class="fa fa-file-pdf-o"></i></a> &emsp;<a href="slides/2017_HPCA_Architecting_lightning.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-powerpoint-o"></i></a>   
    			</p>
					
    			
				<p> 
				<a class="label label-isca" href="http://isca2016.eecs.umich.edu/">ISCA-43</a>
    				<strong> Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems </strong><br>
    				<authorlist> Kevin Hsieh, Eiman Ebrahimi, Gwangsun Kim, <author>Niladrish Chatterjee</author>, Mike O'Connor, Nandita Vijaykumar, Onur Mutlu, Stephen W. Keckler.</authorlist><br>
    				43rd ACM/IEEE International Symposium on Computer Architecture (<b>ISCA</b>), Seoul, S. Korea, 2016.<br>
    				<a href="pubs/isca16.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>   

			</p>

    			<p> 
				<a class="label label-ispass" href="http://www.ispass.org/ispass2016/">ISPASS'16</a>
    				<strong> Addressing Service Interruptions in Memory with Thread-to-Rank Assignment</strong><br>
    				<authorlist> Manjunath Shevgoor, Rajeev Balasubramonian, <author>Niladrish Chatterjee</author>, Jung-Sik Kim.</authorlist><br>
    				17th IEEE International Symposium on Performance Analysis of Systems and Software (<b>ISPASS</b>), Uppsala, Sweden, 2016. <highlight>Best Paper Award</highlight><br>
    				<a href="pubs/ispass16.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>
			</p>

				<p> 
				<a class="label label-memsys" href="http://memsys.io/memsys-2016/">MEMSYS'16</a>
    				<strong> CLARA: Circular Linked-List Refresh Architecture </strong><br>
    				<authorlist> Aditya Agrawal, Mike O'Connor, Evgeny Bolotin, <author>Niladrish Chatterjee</author>, Joel Emer, Stephen W. Keckler</authorlist><br>
    				International Symposium on Memory Systems (MEMSYS). Washington D.C., 2016. <br>
				<a href="pubs/memsys16.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>
    			</p>

				<p> 
				<a class="label label-memsys" href="http://memsys.io/memsys-2015/">MEMSYS'15</a>
    				<strong> Anatomy of GPU Memory System for Multi-Application Execution </strong><br>
    				<authorlist> Adwait Jog, Onur Kayiran, Tuba Kesten, Ashutosh Pattnaik, Evgeny Bolotin, <author>Niladrish Chatterjee</author>, Stephen W. Keckler, Mahmut T. Kandemir, Chita R. Das</authorlist><br>
    				International Symposium on Memory Systems (MEMSYS). Washington D.C., 2015. <br>
				<a href="pubs/memsys15.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>	
    			</p>

    			<p> 
				<a class="label label-sc" href="http://sc14.supercomputing.org/about-sc14.html">SC'14</a>
    				<strong> Managing DRAM Latency Divergence in Irregular GPGPU Applications </strong><br>
    				<authorlist> <author>Niladrish Chatterjee</author>, Mike O'Connor, Gabriel H. Loh, Nuwan Jayasena, Rajeev Balasubramonian</authorlist><br>
    				27th IEEE/ACM International Conference for High Performance Computing, Networking, Storage, and Analysis (<b>SC</b>), New Orleans, 2014.<br>
				<a href="pubs/sc14.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a> &emsp; <a href="slides/2014_SC_Managing.pptx" style="font-size:20px;color:E96D12;"><i class="fa fa-file-powerpoint-o"></i></a>   
    			</p>
    				
    			<p> 
				<a class="label label-micro" href="http://www.microarch.org/micro46">MICRO-46</a>
    				<strong> Quantifying the Relationship between the Power-Delivery Network and Architectural Policies in 3-D Stacked Memory Devices</strong><br>
    				<authorlist>Manjunath Shevgoor, Jung-Sik Kim, <author>Niladrish Chatterjee</author>, Rajeev Balasubramonian, Al Davis, Aniruddha Udipi</authorlist><br>
    				46th Annual ACM/IEEE International Symposium on Microarchitecture (<b>MICRO</b>). Davis, 2013.<br>
				<a href="pubs/micro13.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>
    			</p>		

    			<p> 
				<a class="label label-micro" href="http://www.microarch.org/micro45">MICRO-45</a>
    				<strong> Leveraging Heterogeneity in DRAM Main Memories to Accelerate Critical Word Access </strong><br>
    				<authorlist><author>Niladrish Chatterjee</author>,  Manjunath Shevgoor, Rajeev Balasubramonian, Al Davis, Zhen Fang, Ramesh Illikkal, Ravi Iyer </authorlist><br>
    				45th Annual ACM/IEEE International Symposium on Microarchitecture (<b>MICRO</b>). Vancouver, Canada, 2012.<br>
 				<a href="pubs/micro12.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>  &emsp; <a href="slides/2012_MICRO_Leveraging.pptx" style="font-size:20px;color:E96D12;"><i class="fa fa-file-powerpoint-o"></i></a>    			
			</p>	

    			<p> 
				<a class="label label-hpca" href="http://www.ece.lsu.edu/hpca-18/">HPCA-18</a>
    				<strong> Staged Reads: Mitigating the Impact of DRAM Writes on DRAM Reads</strong><br>
    				<authorlist><author>Niladrish Chatterjee</author>, Rajeev Balasubramonian, Naveen Muralimanohar, Al Davis, Norm Jouppi</authorlist><br>
    				18th International Symposium on High Performance Computer Architecture (<b>HPCA</b>). New Orleans, 2012. <br>
    				<a href="pubs/hpca12.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a> &emsp; <a href="slides/2012_HPCA_Staged.pptx" style="font-size:20px;color:E96D12;"><i class="fa fa-file-powerpoint-o"></i></a>
			</p>	

    			<p> 
				<a class="label label-asplos" href="http://www.ece.cmu.edu/CALCM/asplos10/doku.php">ASPLOS-15</a>
    				<strong> Micro-pages: Increasing DRAM Efficiency with Locality-Aware Data Placement</strong><br>
    				<authorlist>Kshitij Sudan, <author>Niladrish Chatterjee</author>, Dave Nellans, Manu Awasthi, Rajeev Balasubramonian, Al Davis</authorlist><br>
    				15th International Conference on Architectural Support for Programming Languages and Operating Systems (<b>ASPLOS</b>), Pittsburgh, 2010. <br>
    				<a href="pubs/asplos10.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>
			</p>

    			<p> 
				<a class="label label-isca" href="http://isca2010.inria.fr/">ISCA-37</a>
    				<strong>Rethinking DRAM Design and Organization for Energy-Constrained Multi-cores</strong><br>
    				<authorlist> Aniruddha Udipi, Naveen Muralimanohar, <author>Niladrish Chatterjee</author>, Rajeev Balasubramonian, Al Davis, Norm Jouppi</authorlist><br>
    				37th ACM/IEEE International Symposium on Computer Architecture (<b>ISCA</b>). St. Malo, France, 2010.<br>
				<a href="pubs/isca10.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>
    			</p>
    			</div>

				<div class="sectionTitle">
					<h2>Workshops and Technical Reports</h2>
				</div>
<div class="sectionContent">
    			<p> 
				<a class="label label-others" href="http://sampa.cs.washington.edu/new/wacas14/">WACAS'14</a>
    				<strong> Exploring a Brink-of-Failure Memory Controller to Design an Approximate Memory System</strong><br>
    				<authorlist> Meysam Taassori, Niladrish Chatterjee, Ali Shafiee, Rajeev Balasubramonian </authorlist><br>
    				1st Workshop on Approximate Computing Across the System Stack (WACAS),held in conjunction with ASPLOS-19, Salt Lake City, 2014.<br>
    				<a href="pubs/wacas14.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>		
			</p>

    			<p> 
				<a class="label label-others" href="http://research.ihost.com/weed2013/">WEED'13</a>
    				<strong> Understanding the Role of the Power Delivery Network in 3D-Stacked Memory Devices</strong><br>
    				<authorlist> Manjunath Shevgoor, Jung-Sik Kim, Niladrish Chatterjee, Rajeev Balasubramonian</authorlist><br>
    				5th Workshop on Energy-Efficient Design (WEED), held in conjunction with ISCA-40, Tel Aviv, 2013.<br>
    				<a href="pubs/weed13.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>		
			</p>
				
				<p> 
				<a class="label label-others" href="http://www.cs.utah.edu/~nil/pubs/tr-jwac.pdf">UUCS-12-002</a>
    				<strong> USIMM: the Utah Simulated Memory Module. A Simulation Infrastructure for the JWAC Memory Scheduling Competition</strong><br>
    				<authorlist>Niladrish Chatterjee, Rajeev Balasubramonian, Manjunath Shevgoor, Seth H. Pugsley, Aniruddha N. Udipi, Ali Shaifei, Manu Awasthi, Kshitij Sudan, Zeshan Chishti</authorlist><br>
    				University of Utah Technical Report, 2012. <br>
				<a href="pubs/usimm.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a> &emsp; <a href="http://www.cs.utah.edu/~rajeev/usimm-v1.3.tar.gz" style="font-size:20px;color:E96D12;"><i class="fa fa-cloud-download"></i></a>
    			</p>

    			<p> 
				<a class="label label-others" href="http://ispass.org/ucas5/">UCAS-5</a>
    				<strong> Optimizing a Multi-Core Processor for Message Passing Workloads</strong><br>
    				<authorlist> Niladrish Chatterjee, Seth Pugsley, Josef Spjut, Rajeev Balasubramonian</authorlist><br>
    				5th Workshop on Unique Chips and Systems, held in conjunction with ISPASS-2009, Boston, 2009.<br>
				<a href="pubs/ucas09.pdf" style="font-size:20px;color:E96D12;"><i class="fa fa-file-pdf-o"></i></a>
    			</p>
    			</div>

				
				<div class="clear"></div>
		</section>

		<section>
				<div class="sectionTitle">
					<h1>Patents</h1>
				</div>

				<div class="sectionContent">

				<p> 
				<a class="label label-patent" href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.htm&r=3&p=1&f=G&l=50&d=PTXT&S1=chatterjee-niladrish.INNM.&OS=in/chatterjee-niladrish&RS=IN/chatterjee-niladrish">9,361,955</a> <strong>Memory Access Methods and Apparatus</strong> (issued 6/7/16)
				<br>	
				 
				<a class="label label-patent" href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.htm&r=2&p=1&f=G&l=50&d=PTXT&S1=chatterjee-niladrish.INNM.&OS=in/chatterjee-niladrish&RS=IN/chatterjee-niladrish">9,489,321</a> <strong>Scheduling memory accesses using an efficient row burst value</strong> (issued 11/8/16)
				<br>

				 
				<a class="label label-patent" href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO2&Sect2=HITOFF&u=%2Fnetahtml%2FPTO%2Fsearch-adv.htm&r=1&p=1&f=G&l=50&d=PTXT&S1=chatterjee-niladrish.INNM.&OS=in/chatterjee-niladrish&RS=IN/chatterjee-niladrish">9,535,831</a> <strong>Page migration in a 3D stacked hybrid memory</strong> (issued 1/3/17)
				<br>

				</p>

				</div>
		</section>
		<!--
		<section>
			<div class="sectionTitle">
				<h1>Work Experience</h1>
			</div>
			
			<div class="sectionContent">
				<article>
					<h2>Job Title at Company</h2>
					<p class="subDetails">April 2011 - Present</p>
					<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit. Donec ultricies massa et erat luctus hendrerit. Curabitur non consequat enim. Vestibulum bibendum mattis dignissim. Proin id sapien quis libero interdum porttitor.</p>
				</article>
				
				<article>
					<h2>Job Title at Company</h2>
					<p class="subDetails">Janruary 2007 - March 2011</p>
					<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit. Donec ultricies massa et erat luctus hendrerit. Curabitur non consequat enim. Vestibulum bibendum mattis dignissim. Proin id sapien quis libero interdum porttitor.</p>
				</article>
				
				<article>
					<h2>Job Title at Company</h2>
					<p class="subDetails">October 2004 - December 2006</p>
					<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit. Donec ultricies massa et erat luctus hendrerit. Curabitur non consequat enim. Vestibulum bibendum mattis dignissim. Proin id sapien quis libero interdum porttitor.</p>
				</article>
			</div>
			<div class="clear"></div>
		</section>
		
		
		<section>
			<div class="sectionTitle">
				<h1>Key Skills</h1>
			</div>
			
			<div class="sectionContent">
				<ul class="keySkills">
					<li>A Key Skill</li>
					<li>A Key Skill</li>
					<li>A Key Skill</li>
					<li>A Key Skill</li>
					<li>A Key Skill</li>
					<li>A Key Skill</li>
					<li>A Key Skill</li>
					<li>A Key Skill</li>
				</ul>
			</div>
			<div class="clear"></div>
		</section>
		
		
		<section>
			<div class="sectionTitle">
				<h1>Education</h1>
			</div>
			
			<div class="sectionContent">
				<article>
					<h2>College/University</h2>
					<p class="subDetails">Qualification</p>
					<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit. Donec ultricies massa et erat luctus hendrerit. Curabitur non consequat enim.</p>
				</article>
				
				<article>
					<h2>College/University</h2>
					<p class="subDetails">Qualification</p>
					<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit. Donec ultricies massa et erat luctus hendrerit. Curabitur non consequat enim.</p>
				</article>
			</div>
			<div class="clear"></div>
		</section>
		-->
	</div>
</div>
<script type="text/javascript">
var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");
document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));
</script>
<script type="text/javascript">
var pageTracker = _gat._getTracker("UA-3753241-1");
pageTracker._initData();
pageTracker._trackPageview();
</script>
</body>
</html>
