TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    1

       1                    ;******************************************************************************
       2                    ;* TMS320C6x C/C++ Codegen                                          PC v7.4.2 *
       3                    ;* Date/Time created: Sat Sep 26 11:09:38 2015                                *
       4                    ;******************************************************************************
       5                            .compiler_opts --abi=eabi --c64p_l1d_workaround=off --endian=little --hll_source=on --long_pre
       6                    
       7                    ;******************************************************************************
       8                    ;* GLOBAL FILE PARAMETERS                                                     *
       9                    ;*                                                                            *
      10                    ;*   Architecture      : TMS320C66xx                                          *
      11                    ;*   Optimization      : Enabled at level 3                                   *
      12                    ;*   Optimizing for    : Speed                                                *
      13                    ;*                       Based on options: -o3, no -ms                        *
      14                    ;*   Endian            : Little                                               *
      15                    ;*   Interrupt Thrshld : 10000                                                *
      16                    ;*   Data Access Model : Far                                                  *
      17                    ;*   Pipelining        : Enabled                                              *
      18                    ;*   Speculate Loads   : Enabled with threshold = 0                           *
      19                    ;*   Memory Aliases    : Presume are aliases (pessimistic)                    *
      20                    ;*   Debug Info        : DWARF Debug w/Optimization                           *
      21                    ;*                                                                            *
      22                    ;******************************************************************************
      23                    
      24                            .asg    A15, FP
      25                            .asg    B14, DP
      26                            .asg    B15, SP
      27                            .global $bss
      28                    
      29                    
      30                    $C$DW$CU        .dwtag  DW_TAG_compile_unit
      31                            .dwattr $C$DW$CU, DW_AT_name("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SA
      32                            .dwattr $C$DW$CU, DW_AT_producer("TI TMS320C6x C/C++ Codegen PC v7.4.2 Copyright (c) 1996-2012
      33                            .dwattr $C$DW$CU, DW_AT_TI_version(0x01)
      34                            .dwattr $C$DW$CU, DW_AT_comp_dir("c:\nightlybuilds\vlib\ti\vlib\vlib\examples")
      35                    
      36                    $C$DW$1 .dwtag  DW_TAG_subprogram, DW_AT_name("_itoll")
      37                            .dwattr $C$DW$1, DW_AT_TI_symbol_name("_itoll")
      38                            .dwattr $C$DW$1, DW_AT_type(*$C$DW$T$14)
      39                            .dwattr $C$DW$1, DW_AT_declaration
      40                            .dwattr $C$DW$1, DW_AT_external
      41                            .dwattr $C$DW$1, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/c
      42                            .dwattr $C$DW$1, DW_AT_decl_line(0xdf)
      43                            .dwattr $C$DW$1, DW_AT_decl_column(0x0b)
      44                    $C$DW$2 .dwtag  DW_TAG_formal_parameter
      45                            .dwattr $C$DW$2, DW_AT_type(*$C$DW$T$11)
      46                    $C$DW$3 .dwtag  DW_TAG_formal_parameter
      47                            .dwattr $C$DW$3, DW_AT_type(*$C$DW$T$11)
      48                            .dwendtag $C$DW$1
      49                    
      50                    
      51                    $C$DW$4 .dwtag  DW_TAG_subprogram, DW_AT_name("printf")
      52                            .dwattr $C$DW$4, DW_AT_TI_symbol_name("printf")
      53                            .dwattr $C$DW$4, DW_AT_type(*$C$DW$T$10)
      54                            .dwattr $C$DW$4, DW_AT_declaration
      55                            .dwattr $C$DW$4, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    2

      56                            .dwattr $C$DW$4, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      57                            .dwattr $C$DW$4, DW_AT_decl_line(0xb8)
      58                            .dwattr $C$DW$4, DW_AT_decl_column(0x19)
      59                    $C$DW$5 .dwtag  DW_TAG_formal_parameter
      60                            .dwattr $C$DW$5, DW_AT_type(*$C$DW$T$104)
      61                    $C$DW$6 .dwtag  DW_TAG_unspecified_parameters
      62                            .dwendtag $C$DW$4
      63                    
      64                    
      65                    $C$DW$7 .dwtag  DW_TAG_subprogram, DW_AT_name("sprintf")
      66                            .dwattr $C$DW$7, DW_AT_TI_symbol_name("sprintf")
      67                            .dwattr $C$DW$7, DW_AT_type(*$C$DW$T$10)
      68                            .dwattr $C$DW$7, DW_AT_declaration
      69                            .dwattr $C$DW$7, DW_AT_external
      70                            .dwattr $C$DW$7, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/s
      71                            .dwattr $C$DW$7, DW_AT_decl_line(0xbc)
      72                            .dwattr $C$DW$7, DW_AT_decl_column(0x19)
      73                    $C$DW$8 .dwtag  DW_TAG_formal_parameter
      74                            .dwattr $C$DW$8, DW_AT_type(*$C$DW$T$62)
      75                    $C$DW$9 .dwtag  DW_TAG_formal_parameter
      76                            .dwattr $C$DW$9, DW_AT_type(*$C$DW$T$104)
      77                    $C$DW$10        .dwtag  DW_TAG_unspecified_parameters
      78                            .dwendtag $C$DW$7
      79                    
      80                    
      81                    $C$DW$11        .dwtag  DW_TAG_subprogram, DW_AT_name("memset")
      82                            .dwattr $C$DW$11, DW_AT_TI_symbol_name("memset")
      83                            .dwattr $C$DW$11, DW_AT_type(*$C$DW$T$3)
      84                            .dwattr $C$DW$11, DW_AT_declaration
      85                            .dwattr $C$DW$11, DW_AT_external
      86                            .dwattr $C$DW$11, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
      87                            .dwattr $C$DW$11, DW_AT_decl_line(0x5b)
      88                            .dwattr $C$DW$11, DW_AT_decl_column(0x16)
      89                    $C$DW$12        .dwtag  DW_TAG_formal_parameter
      90                            .dwattr $C$DW$12, DW_AT_type(*$C$DW$T$3)
      91                    $C$DW$13        .dwtag  DW_TAG_formal_parameter
      92                            .dwattr $C$DW$13, DW_AT_type(*$C$DW$T$10)
      93                    $C$DW$14        .dwtag  DW_TAG_formal_parameter
      94                            .dwattr $C$DW$14, DW_AT_type(*$C$DW$T$55)
      95                            .dwendtag $C$DW$11
      96                    
      97                    
      98                    $C$DW$15        .dwtag  DW_TAG_subprogram, DW_AT_name("malloc")
      99                            .dwattr $C$DW$15, DW_AT_TI_symbol_name("malloc")
     100                            .dwattr $C$DW$15, DW_AT_type(*$C$DW$T$3)
     101                            .dwattr $C$DW$15, DW_AT_declaration
     102                            .dwattr $C$DW$15, DW_AT_external
     103                            .dwattr $C$DW$15, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     104                            .dwattr $C$DW$15, DW_AT_decl_line(0x82)
     105                            .dwattr $C$DW$15, DW_AT_decl_column(0x19)
     106                    $C$DW$16        .dwtag  DW_TAG_formal_parameter
     107                            .dwattr $C$DW$16, DW_AT_type(*$C$DW$T$55)
     108                            .dwendtag $C$DW$15
     109                    
     110                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    3

     111                    $C$DW$17        .dwtag  DW_TAG_subprogram, DW_AT_name("free")
     112                            .dwattr $C$DW$17, DW_AT_TI_symbol_name("free")
     113                            .dwattr $C$DW$17, DW_AT_declaration
     114                            .dwattr $C$DW$17, DW_AT_external
     115                            .dwattr $C$DW$17, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include/
     116                            .dwattr $C$DW$17, DW_AT_decl_line(0x86)
     117                            .dwattr $C$DW$17, DW_AT_decl_column(0x19)
     118                    $C$DW$18        .dwtag  DW_TAG_formal_parameter
     119                            .dwattr $C$DW$18, DW_AT_type(*$C$DW$T$3)
     120                            .dwendtag $C$DW$17
     121                    
     122                    
     123                    $C$DW$19        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_cache_inval")
     124                            .dwattr $C$DW$19, DW_AT_TI_symbol_name("VLIB_cache_inval")
     125                            .dwattr $C$DW$19, DW_AT_type(*$C$DW$T$10)
     126                            .dwattr $C$DW$19, DW_AT_declaration
     127                            .dwattr $C$DW$19, DW_AT_external
     128                            .dwattr $C$DW$19, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c6
     129                            .dwattr $C$DW$19, DW_AT_decl_line(0x58)
     130                            .dwattr $C$DW$19, DW_AT_decl_column(0x05)
     131                    
     132                    $C$DW$20        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_init")
     133                            .dwattr $C$DW$20, DW_AT_TI_symbol_name("VLIB_profile_init")
     134                            .dwattr $C$DW$20, DW_AT_declaration
     135                            .dwattr $C$DW$20, DW_AT_external
     136                            .dwattr $C$DW$20, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     137                            .dwattr $C$DW$20, DW_AT_decl_line(0x7b)
     138                            .dwattr $C$DW$20, DW_AT_decl_column(0x06)
     139                    $C$DW$21        .dwtag  DW_TAG_formal_parameter
     140                            .dwattr $C$DW$21, DW_AT_type(*$C$DW$T$10)
     141                    $C$DW$22        .dwtag  DW_TAG_formal_parameter
     142                            .dwattr $C$DW$22, DW_AT_type(*$C$DW$T$62)
     143                            .dwendtag $C$DW$20
     144                    
     145                    
     146                    $C$DW$23        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_formula_add_test")
     147                            .dwattr $C$DW$23, DW_AT_TI_symbol_name("VLIB_formula_add_test")
     148                            .dwattr $C$DW$23, DW_AT_declaration
     149                            .dwattr $C$DW$23, DW_AT_external
     150                            .dwattr $C$DW$23, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     151                            .dwattr $C$DW$23, DW_AT_decl_line(0x7d)
     152                            .dwattr $C$DW$23, DW_AT_decl_column(0x06)
     153                    $C$DW$24        .dwtag  DW_TAG_formal_parameter
     154                            .dwattr $C$DW$24, DW_AT_type(*$C$DW$T$10)
     155                    $C$DW$25        .dwtag  DW_TAG_formal_parameter
     156                            .dwattr $C$DW$25, DW_AT_type(*$C$DW$T$10)
     157                    $C$DW$26        .dwtag  DW_TAG_formal_parameter
     158                            .dwattr $C$DW$26, DW_AT_type(*$C$DW$T$10)
     159                    $C$DW$27        .dwtag  DW_TAG_formal_parameter
     160                            .dwattr $C$DW$27, DW_AT_type(*$C$DW$T$10)
     161                    $C$DW$28        .dwtag  DW_TAG_formal_parameter
     162                            .dwattr $C$DW$28, DW_AT_type(*$C$DW$T$62)
     163                    $C$DW$29        .dwtag  DW_TAG_formal_parameter
     164                            .dwattr $C$DW$29, DW_AT_type(*$C$DW$T$10)
     165                            .dwendtag $C$DW$23
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    4

     166                    
     167                    
     168                    $C$DW$30        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_skip_test")
     169                            .dwattr $C$DW$30, DW_AT_TI_symbol_name("VLIB_skip_test")
     170                            .dwattr $C$DW$30, DW_AT_declaration
     171                            .dwattr $C$DW$30, DW_AT_external
     172                            .dwattr $C$DW$30, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     173                            .dwattr $C$DW$30, DW_AT_decl_line(0x7e)
     174                            .dwattr $C$DW$30, DW_AT_decl_column(0x06)
     175                    $C$DW$31        .dwtag  DW_TAG_formal_parameter
     176                            .dwattr $C$DW$31, DW_AT_type(*$C$DW$T$62)
     177                            .dwendtag $C$DW$30
     178                    
     179                    
     180                    $C$DW$32        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_profile_cycle_report")
     181                            .dwattr $C$DW$32, DW_AT_TI_symbol_name("VLIB_profile_cycle_report")
     182                            .dwattr $C$DW$32, DW_AT_declaration
     183                            .dwattr $C$DW$32, DW_AT_external
     184                            .dwattr $C$DW$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     185                            .dwattr $C$DW$32, DW_AT_decl_line(0x7f)
     186                            .dwattr $C$DW$32, DW_AT_decl_column(0x06)
     187                    $C$DW$33        .dwtag  DW_TAG_formal_parameter
     188                            .dwattr $C$DW$33, DW_AT_type(*$C$DW$T$10)
     189                    $C$DW$34        .dwtag  DW_TAG_formal_parameter
     190                            .dwattr $C$DW$34, DW_AT_type(*$C$DW$T$62)
     191                    $C$DW$35        .dwtag  DW_TAG_formal_parameter
     192                            .dwattr $C$DW$35, DW_AT_type(*$C$DW$T$62)
     193                            .dwendtag $C$DW$32
     194                    
     195                    
     196                    $C$DW$36        .dwtag  DW_TAG_subprogram, DW_AT_name("initStack")
     197                            .dwattr $C$DW$36, DW_AT_TI_symbol_name("initStack")
     198                            .dwattr $C$DW$36, DW_AT_declaration
     199                            .dwattr $C$DW$36, DW_AT_external
     200                            .dwattr $C$DW$36, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     201                            .dwattr $C$DW$36, DW_AT_decl_line(0x80)
     202                            .dwattr $C$DW$36, DW_AT_decl_column(0x06)
     203                    $C$DW$37        .dwtag  DW_TAG_formal_parameter
     204                            .dwattr $C$DW$37, DW_AT_type(*$C$DW$T$24)
     205                            .dwendtag $C$DW$36
     206                    
     207                    
     208                    $C$DW$38        .dwtag  DW_TAG_subprogram, DW_AT_name("setStackDepth")
     209                            .dwattr $C$DW$38, DW_AT_TI_symbol_name("setStackDepth")
     210                            .dwattr $C$DW$38, DW_AT_declaration
     211                            .dwattr $C$DW$38, DW_AT_external
     212                            .dwattr $C$DW$38, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     213                            .dwattr $C$DW$38, DW_AT_decl_line(0x81)
     214                            .dwattr $C$DW$38, DW_AT_decl_column(0x06)
     215                    
     216                    $C$DW$39        .dwtag  DW_TAG_subprogram, DW_AT_name("getSP")
     217                            .dwattr $C$DW$39, DW_AT_TI_symbol_name("getSP")
     218                            .dwattr $C$DW$39, DW_AT_type(*$C$DW$T$24)
     219                            .dwattr $C$DW$39, DW_AT_declaration
     220                            .dwattr $C$DW$39, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    5

     221                            .dwattr $C$DW$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     222                            .dwattr $C$DW$39, DW_AT_decl_line(0x82)
     223                            .dwattr $C$DW$39, DW_AT_decl_column(0x0a)
     224                    
     225                    $C$DW$40        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_stack_memory")
     226                            .dwattr $C$DW$40, DW_AT_TI_symbol_name("VLIB_stack_memory")
     227                            .dwattr $C$DW$40, DW_AT_declaration
     228                            .dwattr $C$DW$40, DW_AT_external
     229                            .dwattr $C$DW$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     230                            .dwattr $C$DW$40, DW_AT_decl_line(0x83)
     231                            .dwattr $C$DW$40, DW_AT_decl_column(0x06)
     232                    
     233                    $C$DW$41        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_fillBuffer")
     234                            .dwattr $C$DW$41, DW_AT_TI_symbol_name("VLIB_fillBuffer")
     235                            .dwattr $C$DW$41, DW_AT_declaration
     236                            .dwattr $C$DW$41, DW_AT_external
     237                            .dwattr $C$DW$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VL
     238                            .dwattr $C$DW$41, DW_AT_decl_line(0x7a)
     239                            .dwattr $C$DW$41, DW_AT_decl_column(0x06)
     240                    $C$DW$42        .dwtag  DW_TAG_formal_parameter
     241                            .dwattr $C$DW$42, DW_AT_type(*$C$DW$T$19)
     242                    $C$DW$43        .dwtag  DW_TAG_formal_parameter
     243                            .dwattr $C$DW$43, DW_AT_type(*$C$DW$T$19)
     244                    $C$DW$44        .dwtag  DW_TAG_formal_parameter
     245                            .dwattr $C$DW$44, DW_AT_type(*$C$DW$T$3)
     246                    $C$DW$45        .dwtag  DW_TAG_formal_parameter
     247                            .dwattr $C$DW$45, DW_AT_type(*$C$DW$T$3)
     248                    $C$DW$46        .dwtag  DW_TAG_formal_parameter
     249                            .dwattr $C$DW$46, DW_AT_type(*$C$DW$T$20)
     250                    $C$DW$47        .dwtag  DW_TAG_formal_parameter
     251                            .dwattr $C$DW$47, DW_AT_type(*$C$DW$T$20)
     252                    $C$DW$48        .dwtag  DW_TAG_formal_parameter
     253                            .dwattr $C$DW$48, DW_AT_type(*$C$DW$T$20)
     254                    $C$DW$49        .dwtag  DW_TAG_formal_parameter
     255                            .dwattr $C$DW$49, DW_AT_type(*$C$DW$T$19)
     256                    $C$DW$50        .dwtag  DW_TAG_formal_parameter
     257                            .dwattr $C$DW$50, DW_AT_type(*$C$DW$T$62)
     258                            .dwendtag $C$DW$41
     259                    
     260                    
     261                    $C$DW$51        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_malloc")
     262                            .dwattr $C$DW$51, DW_AT_TI_symbol_name("VLIB_malloc")
     263                            .dwattr $C$DW$51, DW_AT_type(*$C$DW$T$3)
     264                            .dwattr $C$DW$51, DW_AT_declaration
     265                            .dwattr $C$DW$51, DW_AT_external
     266                            .dwattr $C$DW$51, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VL
     267                            .dwattr $C$DW$51, DW_AT_decl_line(0xb2)
     268                            .dwattr $C$DW$51, DW_AT_decl_column(0x07)
     269                    $C$DW$52        .dwtag  DW_TAG_formal_parameter
     270                            .dwattr $C$DW$52, DW_AT_type(*$C$DW$T$55)
     271                            .dwendtag $C$DW$51
     272                    
     273                    
     274                    $C$DW$53        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_free")
     275                            .dwattr $C$DW$53, DW_AT_TI_symbol_name("VLIB_free")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    6

     276                            .dwattr $C$DW$53, DW_AT_declaration
     277                            .dwattr $C$DW$53, DW_AT_external
     278                            .dwattr $C$DW$53, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VL
     279                            .dwattr $C$DW$53, DW_AT_decl_line(0xb7)
     280                            .dwattr $C$DW$53, DW_AT_decl_column(0x07)
     281                    $C$DW$54        .dwtag  DW_TAG_formal_parameter
     282                            .dwattr $C$DW$54, DW_AT_type(*$C$DW$T$3)
     283                            .dwendtag $C$DW$53
     284                    
     285                    
     286                    $C$DW$55        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD_firstRow16_cn")
     287                            .dwattr $C$DW$55, DW_AT_TI_symbol_name("VLIB_disparity_SAD_firstRow16_cn")
     288                            .dwattr $C$DW$55, DW_AT_type(*$C$DW$T$25)
     289                            .dwattr $C$DW$55, DW_AT_declaration
     290                            .dwattr $C$DW$55, DW_AT_external
     291                            .dwattr $C$DW$55, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../VLIB_disp
     292                            .dwattr $C$DW$55, DW_AT_decl_line(0x21)
     293                            .dwattr $C$DW$55, DW_AT_decl_column(0x09)
     294                    $C$DW$56        .dwtag  DW_TAG_formal_parameter
     295                            .dwattr $C$DW$56, DW_AT_type(*$C$DW$T$101)
     296                    $C$DW$57        .dwtag  DW_TAG_formal_parameter
     297                            .dwattr $C$DW$57, DW_AT_type(*$C$DW$T$101)
     298                    $C$DW$58        .dwtag  DW_TAG_formal_parameter
     299                            .dwattr $C$DW$58, DW_AT_type(*$C$DW$T$112)
     300                    $C$DW$59        .dwtag  DW_TAG_formal_parameter
     301                            .dwattr $C$DW$59, DW_AT_type(*$C$DW$T$112)
     302                    $C$DW$60        .dwtag  DW_TAG_formal_parameter
     303                            .dwattr $C$DW$60, DW_AT_type(*$C$DW$T$112)
     304                    $C$DW$61        .dwtag  DW_TAG_formal_parameter
     305                            .dwattr $C$DW$61, DW_AT_type(*$C$DW$T$92)
     306                    $C$DW$62        .dwtag  DW_TAG_formal_parameter
     307                            .dwattr $C$DW$62, DW_AT_type(*$C$DW$T$25)
     308                    $C$DW$63        .dwtag  DW_TAG_formal_parameter
     309                            .dwattr $C$DW$63, DW_AT_type(*$C$DW$T$25)
     310                    $C$DW$64        .dwtag  DW_TAG_formal_parameter
     311                            .dwattr $C$DW$64, DW_AT_type(*$C$DW$T$25)
     312                    $C$DW$65        .dwtag  DW_TAG_formal_parameter
     313                            .dwattr $C$DW$65, DW_AT_type(*$C$DW$T$25)
     314                            .dwendtag $C$DW$55
     315                    
     316                    
     317                    $C$DW$66        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD16")
     318                            .dwattr $C$DW$66, DW_AT_TI_symbol_name("VLIB_disparity_SAD16")
     319                            .dwattr $C$DW$66, DW_AT_type(*$C$DW$T$25)
     320                            .dwattr $C$DW$66, DW_AT_declaration
     321                            .dwattr $C$DW$66, DW_AT_external
     322                            .dwattr $C$DW$66, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\c66/VLIB_dis
     323                            .dwattr $C$DW$66, DW_AT_decl_line(0x8d)
     324                            .dwattr $C$DW$66, DW_AT_decl_column(0x09)
     325                    $C$DW$67        .dwtag  DW_TAG_formal_parameter
     326                            .dwattr $C$DW$67, DW_AT_type(*$C$DW$T$101)
     327                    $C$DW$68        .dwtag  DW_TAG_formal_parameter
     328                            .dwattr $C$DW$68, DW_AT_type(*$C$DW$T$101)
     329                    $C$DW$69        .dwtag  DW_TAG_formal_parameter
     330                            .dwattr $C$DW$69, DW_AT_type(*$C$DW$T$112)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    7

     331                    $C$DW$70        .dwtag  DW_TAG_formal_parameter
     332                            .dwattr $C$DW$70, DW_AT_type(*$C$DW$T$112)
     333                    $C$DW$71        .dwtag  DW_TAG_formal_parameter
     334                            .dwattr $C$DW$71, DW_AT_type(*$C$DW$T$92)
     335                    $C$DW$72        .dwtag  DW_TAG_formal_parameter
     336                            .dwattr $C$DW$72, DW_AT_type(*$C$DW$T$25)
     337                    $C$DW$73        .dwtag  DW_TAG_formal_parameter
     338                            .dwattr $C$DW$73, DW_AT_type(*$C$DW$T$25)
     339                    $C$DW$74        .dwtag  DW_TAG_formal_parameter
     340                            .dwattr $C$DW$74, DW_AT_type(*$C$DW$T$25)
     341                    $C$DW$75        .dwtag  DW_TAG_formal_parameter
     342                            .dwattr $C$DW$75, DW_AT_type(*$C$DW$T$25)
     343                            .dwendtag $C$DW$66
     344                    
     345                    
     346                    $C$DW$76        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD16_cn")
     347                            .dwattr $C$DW$76, DW_AT_TI_symbol_name("VLIB_disparity_SAD16_cn")
     348                            .dwattr $C$DW$76, DW_AT_type(*$C$DW$T$25)
     349                            .dwattr $C$DW$76, DW_AT_declaration
     350                            .dwattr $C$DW$76, DW_AT_external
     351                            .dwattr $C$DW$76, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispari
     352                            .dwattr $C$DW$76, DW_AT_decl_line(0x22)
     353                            .dwattr $C$DW$76, DW_AT_decl_column(0x09)
     354                    $C$DW$77        .dwtag  DW_TAG_formal_parameter
     355                            .dwattr $C$DW$77, DW_AT_type(*$C$DW$T$101)
     356                    $C$DW$78        .dwtag  DW_TAG_formal_parameter
     357                            .dwattr $C$DW$78, DW_AT_type(*$C$DW$T$101)
     358                    $C$DW$79        .dwtag  DW_TAG_formal_parameter
     359                            .dwattr $C$DW$79, DW_AT_type(*$C$DW$T$112)
     360                    $C$DW$80        .dwtag  DW_TAG_formal_parameter
     361                            .dwattr $C$DW$80, DW_AT_type(*$C$DW$T$112)
     362                    $C$DW$81        .dwtag  DW_TAG_formal_parameter
     363                            .dwattr $C$DW$81, DW_AT_type(*$C$DW$T$92)
     364                    $C$DW$82        .dwtag  DW_TAG_formal_parameter
     365                            .dwattr $C$DW$82, DW_AT_type(*$C$DW$T$25)
     366                    $C$DW$83        .dwtag  DW_TAG_formal_parameter
     367                            .dwattr $C$DW$83, DW_AT_type(*$C$DW$T$25)
     368                    $C$DW$84        .dwtag  DW_TAG_formal_parameter
     369                            .dwattr $C$DW$84, DW_AT_type(*$C$DW$T$25)
     370                    $C$DW$85        .dwtag  DW_TAG_formal_parameter
     371                            .dwattr $C$DW$85, DW_AT_type(*$C$DW$T$25)
     372                            .dwendtag $C$DW$76
     373                    
     374                    
     375                    $C$DW$86        .dwtag  DW_TAG_subprogram, DW_AT_name("disparity_SAD16_getTestParams")
     376                            .dwattr $C$DW$86, DW_AT_TI_symbol_name("disparity_SAD16_getTestParams")
     377                            .dwattr $C$DW$86, DW_AT_declaration
     378                            .dwattr $C$DW$86, DW_AT_external
     379                            .dwattr $C$DW$86, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispari
     380                            .dwattr $C$DW$86, DW_AT_decl_line(0x2f)
     381                            .dwattr $C$DW$86, DW_AT_decl_column(0x06)
     382                    $C$DW$87        .dwtag  DW_TAG_formal_parameter
     383                            .dwattr $C$DW$87, DW_AT_type(*$C$DW$T$47)
     384                    $C$DW$88        .dwtag  DW_TAG_formal_parameter
     385                            .dwattr $C$DW$88, DW_AT_type(*$C$DW$T$78)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    8

     386                            .dwendtag $C$DW$86
     387                    
     388                    $C$DW$89        .dwtag  DW_TAG_variable, DW_AT_name("test_cases")
     389                            .dwattr $C$DW$89, DW_AT_TI_symbol_name("test_cases")
     390                            .dwattr $C$DW$89, DW_AT_type(*$C$DW$T$25)
     391                            .dwattr $C$DW$89, DW_AT_declaration
     392                            .dwattr $C$DW$89, DW_AT_external
     393                            .dwattr $C$DW$89, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VL
     394                            .dwattr $C$DW$89, DW_AT_decl_line(0x60)
     395                            .dwattr $C$DW$89, DW_AT_decl_column(0x13)
     396                    $C$DW$90        .dwtag  DW_TAG_variable, DW_AT_name("act_kernel")
     397                            .dwattr $C$DW$90, DW_AT_TI_symbol_name("act_kernel")
     398                            .dwattr $C$DW$90, DW_AT_type(*$C$DW$T$10)
     399                            .dwattr $C$DW$90, DW_AT_declaration
     400                            .dwattr $C$DW$90, DW_AT_external
     401                            .dwattr $C$DW$90, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VL
     402                            .dwattr $C$DW$90, DW_AT_decl_line(0x62)
     403                            .dwattr $C$DW$90, DW_AT_decl_column(0x13)
     404                    $C$DW$91        .dwtag  DW_TAG_variable, DW_AT_name("desc")
     405                            .dwattr $C$DW$91, DW_AT_TI_symbol_name("desc")
     406                            .dwattr $C$DW$91, DW_AT_type(*$C$DW$T$163)
     407                            .dwattr $C$DW$91, DW_AT_declaration
     408                            .dwattr $C$DW$91, DW_AT_external
     409                            .dwattr $C$DW$91, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VL
     410                            .dwattr $C$DW$91, DW_AT_decl_line(0x63)
     411                            .dwattr $C$DW$91, DW_AT_decl_column(0x13)
     412                    $C$DW$92        .dwtag  DW_TAG_variable, DW_AT_name("testPatternString")
     413                            .dwattr $C$DW$92, DW_AT_TI_symbol_name("testPatternString")
     414                            .dwattr $C$DW$92, DW_AT_type(*$C$DW$T$163)
     415                            .dwattr $C$DW$92, DW_AT_declaration
     416                            .dwattr $C$DW$92, DW_AT_external
     417                            .dwattr $C$DW$92, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VL
     418                            .dwattr $C$DW$92, DW_AT_decl_line(0x64)
     419                            .dwattr $C$DW$92, DW_AT_decl_column(0x13)
     420                    $C$DW$93        .dwtag  DW_TAG_variable, DW_AT_name("est_test")
     421                            .dwattr $C$DW$93, DW_AT_TI_symbol_name("est_test")
     422                            .dwattr $C$DW$93, DW_AT_type(*$C$DW$T$10)
     423                            .dwattr $C$DW$93, DW_AT_declaration
     424                            .dwattr $C$DW$93, DW_AT_external
     425                            .dwattr $C$DW$93, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     426                            .dwattr $C$DW$93, DW_AT_decl_line(0x75)
     427                            .dwattr $C$DW$93, DW_AT_decl_column(0x14)
     428                    $C$DW$94        .dwtag  DW_TAG_variable, DW_AT_name("beg_count")
     429                            .dwattr $C$DW$94, DW_AT_TI_symbol_name("beg_count")
     430                            .dwattr $C$DW$94, DW_AT_type(*$C$DW$T$153)
     431                            .dwattr $C$DW$94, DW_AT_declaration
     432                            .dwattr $C$DW$94, DW_AT_external
     433                            .dwattr $C$DW$94, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     434                            .dwattr $C$DW$94, DW_AT_decl_line(0x76)
     435                            .dwattr $C$DW$94, DW_AT_decl_column(0x14)
     436                    $C$DW$95        .dwtag  DW_TAG_variable, DW_AT_name("end_count")
     437                            .dwattr $C$DW$95, DW_AT_TI_symbol_name("end_count")
     438                            .dwattr $C$DW$95, DW_AT_type(*$C$DW$T$153)
     439                            .dwattr $C$DW$95, DW_AT_declaration
     440                            .dwattr $C$DW$95, DW_AT_external
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE    9

     441                            .dwattr $C$DW$95, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     442                            .dwattr $C$DW$95, DW_AT_decl_line(0x77)
     443                            .dwattr $C$DW$95, DW_AT_decl_column(0x14)
     444                    $C$DW$96        .dwtag  DW_TAG_variable, DW_AT_name("overhead")
     445                            .dwattr $C$DW$96, DW_AT_TI_symbol_name("overhead")
     446                            .dwattr $C$DW$96, DW_AT_type(*$C$DW$T$153)
     447                            .dwattr $C$DW$96, DW_AT_declaration
     448                            .dwattr $C$DW$96, DW_AT_external
     449                            .dwattr $C$DW$96, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     450                            .dwattr $C$DW$96, DW_AT_decl_line(0x78)
     451                            .dwattr $C$DW$96, DW_AT_decl_column(0x14)
     452                    $C$DW$97        .dwtag  DW_TAG_variable, DW_AT_name("cycles")
     453                            .dwattr $C$DW$97, DW_AT_TI_symbol_name("cycles")
     454                            .dwattr $C$DW$97, DW_AT_type(*$C$DW$T$154)
     455                            .dwattr $C$DW$97, DW_AT_declaration
     456                            .dwattr $C$DW$97, DW_AT_external
     457                            .dwattr $C$DW$97, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VL
     458                            .dwattr $C$DW$97, DW_AT_decl_line(0x79)
     459                            .dwattr $C$DW$97, DW_AT_decl_column(0x14)
     460                    ;       C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\bin\opt6x.exe C:\\Users\\gtbldadm\\AppData\
     461 00000000                   .sect   ".text"
     462                            .clink
     463                            .global VLIB_disparity_SAD16_d
     464                    
     465                    $C$DW$98        .dwtag  DW_TAG_subprogram, DW_AT_name("VLIB_disparity_SAD16_d")
     466                            .dwattr $C$DW$98, DW_AT_low_pc(VLIB_disparity_SAD16_d)
     467                            .dwattr $C$DW$98, DW_AT_high_pc(0x00)
     468                            .dwattr $C$DW$98, DW_AT_TI_symbol_name("VLIB_disparity_SAD16_d")
     469                            .dwattr $C$DW$98, DW_AT_external
     470                            .dwattr $C$DW$98, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dis
     471                            .dwattr $C$DW$98, DW_AT_TI_begin_line(0x28)
     472                            .dwattr $C$DW$98, DW_AT_TI_begin_column(0x06)
     473                            .dwattr $C$DW$98, DW_AT_decl_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispari
     474                            .dwattr $C$DW$98, DW_AT_decl_line(0x28)
     475                            .dwattr $C$DW$98, DW_AT_decl_column(0x06)
     476                            .dwattr $C$DW$98, DW_AT_TI_max_frame_size(0xa0)
     477                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 41
     478                    
     479                            .dwfde $C$DW$CIE, VLIB_disparity_SAD16_d
     480                    $C$DW$99        .dwtag  DW_TAG_formal_parameter, DW_AT_name("LevelOfFeedback")
     481                            .dwattr $C$DW$99, DW_AT_TI_symbol_name("LevelOfFeedback")
     482                            .dwattr $C$DW$99, DW_AT_type(*$C$DW$T$19)
     483                            .dwattr $C$DW$99, DW_AT_location[DW_OP_reg4]
     484                    ;----------------------------------------------------------------------
     485                    ;  40 | void VLIB_disparity_SAD16_d (uint8_t LevelOfFeedback)                  
     486                    ;----------------------------------------------------------------------
     487                    
     488                    ;******************************************************************************
     489                    ;* FUNCTION NAME: VLIB_disparity_SAD16_d                                      *
     490                    ;*                                                                            *
     491                    ;*   Regs Modified     : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     492                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     493                    ;*                           B13,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,A25,  *
     494                    ;*                           A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20,B21, *
     495                    ;*                           B22,B23,B24,B25,B26,B27,B28,B29,B30,B31          *
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   10

     496                    ;*   Regs Used         : A0,A1,A2,A3,A4,A5,A6,A7,A8,A9,A10,A11,A12,A13,A14,   *
     497                    ;*                           A15,B0,B1,B2,B3,B4,B5,B6,B7,B8,B9,B10,B11,B12,   *
     498                    ;*                           B13,DP,SP,A16,A17,A18,A19,A20,A21,A22,A23,A24,   *
     499                    ;*                           A25,A26,A27,A28,A29,A30,A31,B16,B17,B18,B19,B20, *
     500                    ;*                           B21,B22,B23,B24,B25,B26,B27,B28,B29,B30,B31      *
     501                    ;*   Local Frame Size  : 24 Args + 76 Auto + 56 Save = 156 byte               *
     502                    ;******************************************************************************
     503                    
     504                    ;******************************************************************************
     505                    ;*                                                                            *
     506                    ;* Using -g (debug) with optimization (-o3) may disable key optimizations!    *
     507                    ;*                                                                            *
     508                    ;******************************************************************************
     509 00000000           VLIB_disparity_SAD16_d:
     510                    ;** --------------------------------------------------------------------------*
     511                    ;          EXCLUSIVE CPU CYCLES: 15
     512                    ;** 47  -----------------------    disparity_SAD16_getTestParams(&prm, &test_cases);
     513                    ;** 50  -----------------------    VLIB_profile_init(3, "VLIB_disparity_SAD16");
     514                    ;** 53  -----------------------    if ( test_cases <= 0 ) goto g55;
     515                            .dwcfi  cfa_offset, 0
     516                    ;----------------------------------------------------------------------
     517                    ;  42 | int32_t    tpi;  /* test parameter index */                            
     518                    ;  45 | disparity_SAD16_testParams_t   *prm;                                   
     519                    ;----------------------------------------------------------------------
     520 00000000     25f7             STW     .D2T1   A11,*SP--(8)      ; |41| 
     521                            .dwcfi  cfa_offset, 8
     522                            .dwcfi  save_reg_to_mem, 11, 0
     523 00000002     2577             STW     .D2T1   A10,*SP--(8)      ; |41| 
     524                            .dwcfi  cfa_offset, 16
     525                            .dwcfi  save_reg_to_mem, 10, -8
     526 00000004     9677             STDW    .D2T2   B13:B12,*SP--     ; |41| 
     527                            .dwcfi  cfa_offset, 24
     528                            .dwcfi  save_reg_to_mem, 29, -12
     529                            .dwcfi  save_reg_to_mem, 28, -16
     530 00000006     9577             STDW    .D2T2   B11:B10,*SP--     ; |41| 
     531                            .dwcfi  cfa_offset, 32
     532                            .dwcfi  save_reg_to_mem, 27, -20
     533                            .dwcfi  save_reg_to_mem, 26, -24
     534 00000008     8777             STDW    .D2T1   A15:A14,*SP--     ; |41| 
     535                            .dwcfi  cfa_offset, 40
     536                            .dwcfi  save_reg_to_mem, 15, -28
     537                            .dwcfi  save_reg_to_mem, 14, -32
     538 0000000a     8677             STDW    .D2T1   A13:A12,*SP--     ; |41| 
     539                            .dwcfi  cfa_offset, 48
     540                            .dwcfi  save_reg_to_mem, 13, -36
     541                            .dwcfi  save_reg_to_mem, 12, -40
     542 0000000c 01bf94f6             STW     .D2T2   B3,*SP--(112)     ; |41| 
     543                            .dwcfi  cfa_offset, 160
     544                            .dwcfi  save_reg_to_mem, 19, 0
     545                    $C$DW$100       .dwtag  DW_TAG_variable, DW_AT_name("$O$C18")
     546                            .dwattr $C$DW$100, DW_AT_TI_symbol_name("$O$C18")
     547                            .dwattr $C$DW$100, DW_AT_type(*$C$DW$T$11)
     548                            .dwattr $C$DW$100, DW_AT_location[DW_OP_reg4]
     549                    $C$DW$101       .dwtag  DW_TAG_variable, DW_AT_name("$O$C19")
     550                            .dwattr $C$DW$101, DW_AT_TI_symbol_name("$O$C19")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   11

     551                            .dwattr $C$DW$101, DW_AT_type(*$C$DW$T$11)
     552                            .dwattr $C$DW$101, DW_AT_location[DW_OP_reg4]
     553                    $C$DW$102       .dwtag  DW_TAG_variable, DW_AT_name("$O$C20")
     554                            .dwattr $C$DW$102, DW_AT_TI_symbol_name("$O$C20")
     555                            .dwattr $C$DW$102, DW_AT_type(*$C$DW$T$10)
     556                            .dwattr $C$DW$102, DW_AT_location[DW_OP_reg8]
     557                    $C$DW$103       .dwtag  DW_TAG_variable, DW_AT_name("$O$C21")
     558                            .dwattr $C$DW$103, DW_AT_TI_symbol_name("$O$C21")
     559                            .dwattr $C$DW$103, DW_AT_type(*$C$DW$T$43)
     560                            .dwattr $C$DW$103, DW_AT_location[DW_OP_reg3]
     561                    $C$DW$104       .dwtag  DW_TAG_variable, DW_AT_name("$O$C22")
     562                            .dwattr $C$DW$104, DW_AT_TI_symbol_name("$O$C22")
     563                            .dwattr $C$DW$104, DW_AT_type(*$C$DW$T$11)
     564                            .dwattr $C$DW$104, DW_AT_location[DW_OP_reg20]
     565                    $C$DW$105       .dwtag  DW_TAG_variable, DW_AT_name("$O$C23")
     566                            .dwattr $C$DW$105, DW_AT_TI_symbol_name("$O$C23")
     567                            .dwattr $C$DW$105, DW_AT_type(*$C$DW$T$10)
     568                            .dwattr $C$DW$105, DW_AT_location[DW_OP_reg8]
     569                    $C$DW$106       .dwtag  DW_TAG_variable, DW_AT_name("$O$C24")
     570                            .dwattr $C$DW$106, DW_AT_TI_symbol_name("$O$C24")
     571                            .dwattr $C$DW$106, DW_AT_type(*$C$DW$T$43)
     572                            .dwattr $C$DW$106, DW_AT_location[DW_OP_reg3]
     573                    $C$DW$107       .dwtag  DW_TAG_variable, DW_AT_name("$O$C25")
     574                            .dwattr $C$DW$107, DW_AT_TI_symbol_name("$O$C25")
     575                            .dwattr $C$DW$107, DW_AT_type(*$C$DW$T$11)
     576                            .dwattr $C$DW$107, DW_AT_location[DW_OP_reg22]
     577                    $C$DW$108       .dwtag  DW_TAG_variable, DW_AT_name("$O$C26")
     578                            .dwattr $C$DW$108, DW_AT_TI_symbol_name("$O$C26")
     579                            .dwattr $C$DW$108, DW_AT_type(*$C$DW$T$11)
     580                            .dwattr $C$DW$108, DW_AT_location[DW_OP_reg7]
     581                    $C$DW$109       .dwtag  DW_TAG_variable, DW_AT_name("$O$C27")
     582                            .dwattr $C$DW$109, DW_AT_TI_symbol_name("$O$C27")
     583                            .dwattr $C$DW$109, DW_AT_type(*$C$DW$T$11)
     584                            .dwattr $C$DW$109, DW_AT_location[DW_OP_reg0]
     585                    $C$DW$110       .dwtag  DW_TAG_variable, DW_AT_name("$O$C28")
     586                            .dwattr $C$DW$110, DW_AT_TI_symbol_name("$O$C28")
     587                            .dwattr $C$DW$110, DW_AT_type(*$C$DW$T$11)
     588                            .dwattr $C$DW$110, DW_AT_location[DW_OP_reg3]
     589                    $C$DW$111       .dwtag  DW_TAG_variable, DW_AT_name("$O$C29")
     590                            .dwattr $C$DW$111, DW_AT_TI_symbol_name("$O$C29")
     591                            .dwattr $C$DW$111, DW_AT_type(*$C$DW$T$11)
     592                            .dwattr $C$DW$111, DW_AT_location[DW_OP_reg20]
     593                    $C$DW$112       .dwtag  DW_TAG_variable, DW_AT_name("$O$C30")
     594                            .dwattr $C$DW$112, DW_AT_TI_symbol_name("$O$C30")
     595                            .dwattr $C$DW$112, DW_AT_type(*$C$DW$T$11)
     596                            .dwattr $C$DW$112, DW_AT_location[DW_OP_reg15]
     597                    $C$DW$113       .dwtag  DW_TAG_variable, DW_AT_name("$O$C31")
     598                            .dwattr $C$DW$113, DW_AT_TI_symbol_name("$O$C31")
     599                            .dwattr $C$DW$113, DW_AT_type(*$C$DW$T$10)
     600                            .dwattr $C$DW$113, DW_AT_location[DW_OP_reg10]
     601                    $C$DW$114       .dwtag  DW_TAG_variable, DW_AT_name("$O$C32")
     602                            .dwattr $C$DW$114, DW_AT_TI_symbol_name("$O$C32")
     603                            .dwattr $C$DW$114, DW_AT_type(*$C$DW$T$11)
     604                            .dwattr $C$DW$114, DW_AT_location[DW_OP_reg14]
     605                    $C$DW$115       .dwtag  DW_TAG_variable, DW_AT_name("$O$C33")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   12

     606                            .dwattr $C$DW$115, DW_AT_TI_symbol_name("$O$C33")
     607                            .dwattr $C$DW$115, DW_AT_type(*$C$DW$T$11)
     608                            .dwattr $C$DW$115, DW_AT_location[DW_OP_reg13]
     609                    $C$DW$116       .dwtag  DW_TAG_variable, DW_AT_name("$O$C34")
     610                            .dwattr $C$DW$116, DW_AT_TI_symbol_name("$O$C34")
     611                            .dwattr $C$DW$116, DW_AT_type(*$C$DW$T$10)
     612                            .dwattr $C$DW$116, DW_AT_location[DW_OP_reg12]
     613                    $C$DW$117       .dwtag  DW_TAG_variable, DW_AT_name("$O$A35")
     614                            .dwattr $C$DW$117, DW_AT_TI_symbol_name("$O$A35")
     615                            .dwattr $C$DW$117, DW_AT_type(*$C$DW$T$11)
     616                            .dwattr $C$DW$117, DW_AT_location[DW_OP_reg3]
     617                    $C$DW$118       .dwtag  DW_TAG_variable, DW_AT_name("$O$A36")
     618                            .dwattr $C$DW$118, DW_AT_TI_symbol_name("$O$A36")
     619                            .dwattr $C$DW$118, DW_AT_type(*$C$DW$T$11)
     620                            .dwattr $C$DW$118, DW_AT_location[DW_OP_reg20]
     621                    $C$DW$119       .dwtag  DW_TAG_variable, DW_AT_name("$O$U12")
     622                            .dwattr $C$DW$119, DW_AT_TI_symbol_name("$O$U12")
     623                            .dwattr $C$DW$119, DW_AT_type(*$C$DW$T$43)
     624                            .dwattr $C$DW$119, DW_AT_location[DW_OP_reg11]
     625                    $C$DW$120       .dwtag  DW_TAG_variable, DW_AT_name("$O$K47")
     626                            .dwattr $C$DW$120, DW_AT_TI_symbol_name("$O$K47")
     627                            .dwattr $C$DW$120, DW_AT_type(*$C$DW$T$11)
     628                            .dwattr $C$DW$120, DW_AT_location[DW_OP_regx 0x34]
     629                    $C$DW$121       .dwtag  DW_TAG_variable, DW_AT_name("$O$K59")
     630                            .dwattr $C$DW$121, DW_AT_TI_symbol_name("$O$K59")
     631                            .dwattr $C$DW$121, DW_AT_type(*$C$DW$T$11)
     632                            .dwattr $C$DW$121, DW_AT_location[DW_OP_reg4]
     633                    $C$DW$122       .dwtag  DW_TAG_variable, DW_AT_name("$O$K94")
     634                            .dwattr $C$DW$122, DW_AT_TI_symbol_name("$O$K94")
     635                            .dwattr $C$DW$122, DW_AT_type(*$C$DW$T$82)
     636                            .dwattr $C$DW$122, DW_AT_location[DW_OP_reg29]
     637                    $C$DW$123       .dwtag  DW_TAG_variable, DW_AT_name("$O$U119")
     638                            .dwattr $C$DW$123, DW_AT_TI_symbol_name("$O$U119")
     639                            .dwattr $C$DW$123, DW_AT_type(*$C$DW$T$97)
     640                            .dwattr $C$DW$123, DW_AT_location[DW_OP_reg21]
     641                    $C$DW$124       .dwtag  DW_TAG_variable, DW_AT_name("$O$U123")
     642                            .dwattr $C$DW$124, DW_AT_TI_symbol_name("$O$U123")
     643                            .dwattr $C$DW$124, DW_AT_type(*$C$DW$T$97)
     644                            .dwattr $C$DW$124, DW_AT_location[DW_OP_reg4]
     645                    $C$DW$125       .dwtag  DW_TAG_variable, DW_AT_name("$O$U11")
     646                            .dwattr $C$DW$125, DW_AT_TI_symbol_name("$O$U11")
     647                            .dwattr $C$DW$125, DW_AT_type(*$C$DW$T$10)
     648                            .dwattr $C$DW$125, DW_AT_location[DW_OP_breg31 32]
     649                    $C$DW$126       .dwtag  DW_TAG_variable, DW_AT_name("$O$U197")
     650                            .dwattr $C$DW$126, DW_AT_TI_symbol_name("$O$U197")
     651                            .dwattr $C$DW$126, DW_AT_type(*$C$DW$T$82)
     652                            .dwattr $C$DW$126, DW_AT_location[DW_OP_reg27]
     653                    $C$DW$127       .dwtag  DW_TAG_variable, DW_AT_name("$O$U227")
     654                            .dwattr $C$DW$127, DW_AT_TI_symbol_name("$O$U227")
     655                            .dwattr $C$DW$127, DW_AT_type(*$C$DW$T$82)
     656                            .dwattr $C$DW$127, DW_AT_location[DW_OP_reg27]
     657                    $C$DW$128       .dwtag  DW_TAG_variable, DW_AT_name("$O$U240")
     658                            .dwattr $C$DW$128, DW_AT_TI_symbol_name("$O$U240")
     659                            .dwattr $C$DW$128, DW_AT_type(*$C$DW$T$82)
     660                            .dwattr $C$DW$128, DW_AT_location[DW_OP_reg21]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   13

     661                    $C$DW$129       .dwtag  DW_TAG_variable, DW_AT_name("$O$U260")
     662                            .dwattr $C$DW$129, DW_AT_TI_symbol_name("$O$U260")
     663                            .dwattr $C$DW$129, DW_AT_type(*$C$DW$T$82)
     664                            .dwattr $C$DW$129, DW_AT_location[DW_OP_reg21]
     665                    $C$DW$130       .dwtag  DW_TAG_variable, DW_AT_name("$O$K274")
     666                            .dwattr $C$DW$130, DW_AT_TI_symbol_name("$O$K274")
     667                            .dwattr $C$DW$130, DW_AT_type(*$C$DW$T$82)
     668                            .dwattr $C$DW$130, DW_AT_location[DW_OP_reg8]
     669                    $C$DW$131       .dwtag  DW_TAG_variable, DW_AT_name("$O$U253")
     670                            .dwattr $C$DW$131, DW_AT_TI_symbol_name("$O$U253")
     671                            .dwattr $C$DW$131, DW_AT_type(*$C$DW$T$82)
     672                            .dwattr $C$DW$131, DW_AT_location[DW_OP_reg16]
     673                    $C$DW$132       .dwtag  DW_TAG_variable, DW_AT_name("$O$L1")
     674                            .dwattr $C$DW$132, DW_AT_TI_symbol_name("$O$L1")
     675                            .dwattr $C$DW$132, DW_AT_type(*$C$DW$T$10)
     676                            .dwattr $C$DW$132, DW_AT_location[DW_OP_reg16]
     677                    $C$DW$133       .dwtag  DW_TAG_variable, DW_AT_name("$O$L4")
     678                            .dwattr $C$DW$133, DW_AT_TI_symbol_name("$O$L4")
     679                            .dwattr $C$DW$133, DW_AT_type(*$C$DW$T$10)
     680                            .dwattr $C$DW$133, DW_AT_location[DW_OP_breg31 36]
     681                    $C$DW$134       .dwtag  DW_TAG_variable, DW_AT_name("$O$L7")
     682                            .dwattr $C$DW$134, DW_AT_TI_symbol_name("$O$L7")
     683                            .dwattr $C$DW$134, DW_AT_type(*$C$DW$T$10)
     684                            .dwattr $C$DW$134, DW_AT_location[DW_OP_breg31 36]
     685                    $C$DW$135       .dwtag  DW_TAG_variable, DW_AT_name("$O$L9")
     686                            .dwattr $C$DW$135, DW_AT_TI_symbol_name("$O$L9")
     687                            .dwattr $C$DW$135, DW_AT_type(*$C$DW$T$10)
     688                            .dwattr $C$DW$135, DW_AT_location[DW_OP_reg17]
     689                    $C$DW$136       .dwtag  DW_TAG_variable, DW_AT_name("$O$L11")
     690                            .dwattr $C$DW$136, DW_AT_TI_symbol_name("$O$L11")
     691                            .dwattr $C$DW$136, DW_AT_type(*$C$DW$T$10)
     692                            .dwattr $C$DW$136, DW_AT_location[DW_OP_reg17]
     693                    $C$DW$137       .dwtag  DW_TAG_variable, DW_AT_name("tpi")
     694                            .dwattr $C$DW$137, DW_AT_TI_symbol_name("tpi")
     695                            .dwattr $C$DW$137, DW_AT_type(*$C$DW$T$25)
     696                            .dwattr $C$DW$137, DW_AT_location[DW_OP_breg31 40]
     697                    $C$DW$138       .dwtag  DW_TAG_variable, DW_AT_name("prm")
     698                            .dwattr $C$DW$138, DW_AT_TI_symbol_name("prm")
     699                            .dwattr $C$DW$138, DW_AT_type(*$C$DW$T$46)
     700                            .dwattr $C$DW$138, DW_AT_location[DW_OP_breg31 28]
     701                    $C$DW$139       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_int")
     702                            .dwattr $C$DW$139, DW_AT_TI_symbol_name("status_nat_vs_int")
     703                            .dwattr $C$DW$139, DW_AT_type(*$C$DW$T$25)
     704                            .dwattr $C$DW$139, DW_AT_location[DW_OP_reg27]
     705                    $C$DW$140       .dwtag  DW_TAG_variable, DW_AT_name("status_nat_vs_ref")
     706                            .dwattr $C$DW$140, DW_AT_TI_symbol_name("status_nat_vs_ref")
     707                            .dwattr $C$DW$140, DW_AT_type(*$C$DW$T$25)
     708                            .dwattr $C$DW$140, DW_AT_location[DW_OP_reg26]
     709                    $C$DW$141       .dwtag  DW_TAG_variable, DW_AT_name("inSize")
     710                            .dwattr $C$DW$141, DW_AT_TI_symbol_name("inSize")
     711                            .dwattr $C$DW$141, DW_AT_type(*$C$DW$T$24)
     712                            .dwattr $C$DW$141, DW_AT_location[DW_OP_reg3]
     713                    $C$DW$142       .dwtag  DW_TAG_variable, DW_AT_name("wsDiv2")
     714                            .dwattr $C$DW$142, DW_AT_TI_symbol_name("wsDiv2")
     715                            .dwattr $C$DW$142, DW_AT_type(*$C$DW$T$24)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   14

     716                            .dwattr $C$DW$142, DW_AT_location[DW_OP_breg31 44]
     717                    $C$DW$143       .dwtag  DW_TAG_variable, DW_AT_name("numDisp")
     718                            .dwattr $C$DW$143, DW_AT_TI_symbol_name("numDisp")
     719                            .dwattr $C$DW$143, DW_AT_type(*$C$DW$T$24)
     720                            .dwattr $C$DW$143, DW_AT_location[DW_OP_breg31 48]
     721                    $C$DW$144       .dwtag  DW_TAG_variable, DW_AT_name("maxDispIdx")
     722                            .dwattr $C$DW$144, DW_AT_TI_symbol_name("maxDispIdx")
     723                            .dwattr $C$DW$144, DW_AT_type(*$C$DW$T$24)
     724                            .dwattr $C$DW$144, DW_AT_location[DW_OP_breg31 52]
     725                    $C$DW$145       .dwtag  DW_TAG_variable, DW_AT_name("maxWidth")
     726                            .dwattr $C$DW$145, DW_AT_TI_symbol_name("maxWidth")
     727                            .dwattr $C$DW$145, DW_AT_type(*$C$DW$T$25)
     728                            .dwattr $C$DW$145, DW_AT_location[DW_OP_reg13]
     729                    $C$DW$146       .dwtag  DW_TAG_variable, DW_AT_name("outHeight")
     730                            .dwattr $C$DW$146, DW_AT_TI_symbol_name("outHeight")
     731                            .dwattr $C$DW$146, DW_AT_type(*$C$DW$T$24)
     732                            .dwattr $C$DW$146, DW_AT_location[DW_OP_breg31 56]
     733                    $C$DW$147       .dwtag  DW_TAG_variable, DW_AT_name("padWidth")
     734                            .dwattr $C$DW$147, DW_AT_TI_symbol_name("padWidth")
     735                            .dwattr $C$DW$147, DW_AT_type(*$C$DW$T$24)
     736                            .dwattr $C$DW$147, DW_AT_location[DW_OP_breg31 60]
     737                    $C$DW$148       .dwtag  DW_TAG_variable, DW_AT_name("costBuffSize")
     738                            .dwattr $C$DW$148, DW_AT_TI_symbol_name("costBuffSize")
     739                            .dwattr $C$DW$148, DW_AT_type(*$C$DW$T$24)
     740                            .dwattr $C$DW$148, DW_AT_location[DW_OP_reg3]
     741                    $C$DW$149       .dwtag  DW_TAG_variable, DW_AT_name("scratchSize")
     742                            .dwattr $C$DW$149, DW_AT_TI_symbol_name("scratchSize")
     743                            .dwattr $C$DW$149, DW_AT_type(*$C$DW$T$24)
     744                            .dwattr $C$DW$149, DW_AT_location[DW_OP_reg3]
     745                    $C$DW$150       .dwtag  DW_TAG_variable, DW_AT_name("outSize")
     746                            .dwattr $C$DW$150, DW_AT_TI_symbol_name("outSize")
     747                            .dwattr $C$DW$150, DW_AT_type(*$C$DW$T$24)
     748                            .dwattr $C$DW$150, DW_AT_location[DW_OP_breg31 64]
     749                    $C$DW$151       .dwtag  DW_TAG_variable, DW_AT_name("pLeft")
     750                            .dwattr $C$DW$151, DW_AT_TI_symbol_name("pLeft")
     751                            .dwattr $C$DW$151, DW_AT_type(*$C$DW$T$21)
     752                            .dwattr $C$DW$151, DW_AT_location[DW_OP_breg31 68]
     753                    $C$DW$152       .dwtag  DW_TAG_variable, DW_AT_name("pRight")
     754                            .dwattr $C$DW$152, DW_AT_TI_symbol_name("pRight")
     755                            .dwattr $C$DW$152, DW_AT_type(*$C$DW$T$21)
     756                            .dwattr $C$DW$152, DW_AT_location[DW_OP_breg31 72]
     757                    $C$DW$153       .dwtag  DW_TAG_variable, DW_AT_name("pCost")
     758                            .dwattr $C$DW$153, DW_AT_TI_symbol_name("pCost")
     759                            .dwattr $C$DW$153, DW_AT_type(*$C$DW$T$111)
     760                            .dwattr $C$DW$153, DW_AT_location[DW_OP_breg31 76]
     761                    $C$DW$154       .dwtag  DW_TAG_variable, DW_AT_name("pMinCost")
     762                            .dwattr $C$DW$154, DW_AT_TI_symbol_name("pMinCost")
     763                            .dwattr $C$DW$154, DW_AT_type(*$C$DW$T$111)
     764                            .dwattr $C$DW$154, DW_AT_location[DW_OP_breg31 80]
     765                    $C$DW$155       .dwtag  DW_TAG_variable, DW_AT_name("pScratch")
     766                            .dwattr $C$DW$155, DW_AT_TI_symbol_name("pScratch")
     767                            .dwattr $C$DW$155, DW_AT_type(*$C$DW$T$111)
     768                            .dwattr $C$DW$155, DW_AT_location[DW_OP_breg31 84]
     769                    $C$DW$156       .dwtag  DW_TAG_variable, DW_AT_name("pDisparity")
     770                            .dwattr $C$DW$156, DW_AT_TI_symbol_name("pDisparity")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   15

     771                            .dwattr $C$DW$156, DW_AT_type(*$C$DW$T$23)
     772                            .dwattr $C$DW$156, DW_AT_location[DW_OP_breg31 88]
     773                    $C$DW$157       .dwtag  DW_TAG_variable, DW_AT_name("pDisparity_cn")
     774                            .dwattr $C$DW$157, DW_AT_TI_symbol_name("pDisparity_cn")
     775                            .dwattr $C$DW$157, DW_AT_type(*$C$DW$T$23)
     776                            .dwattr $C$DW$157, DW_AT_location[DW_OP_breg31 92]
     777                    $C$DW$158       .dwtag  DW_TAG_variable, DW_AT_name("$O$V1")
     778                            .dwattr $C$DW$158, DW_AT_TI_symbol_name("$O$V1")
     779                            .dwattr $C$DW$158, DW_AT_type(*$C$DW$T$24)
     780                            .dwattr $C$DW$158, DW_AT_location[DW_OP_reg0]
     781                    $C$DW$159       .dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
     782                            .dwattr $C$DW$159, DW_AT_TI_symbol_name("$O$K140")
     783                            .dwattr $C$DW$159, DW_AT_type(*$C$DW$T$11)
     784                            .dwattr $C$DW$159, DW_AT_location[DW_OP_reg4]
     785                    $C$DW$160       .dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
     786                            .dwattr $C$DW$160, DW_AT_TI_symbol_name("$O$K140")
     787                            .dwattr $C$DW$160, DW_AT_type(*$C$DW$T$11)
     788                            .dwattr $C$DW$160, DW_AT_location[DW_OP_reg4]
     789                    $C$DW$161       .dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
     790                            .dwattr $C$DW$161, DW_AT_TI_symbol_name("$O$K140")
     791                            .dwattr $C$DW$161, DW_AT_type(*$C$DW$T$11)
     792                            .dwattr $C$DW$161, DW_AT_location[DW_OP_reg4]
     793                    $C$DW$162       .dwtag  DW_TAG_variable, DW_AT_name("$O$K140")
     794                            .dwattr $C$DW$162, DW_AT_TI_symbol_name("$O$K140")
     795                            .dwattr $C$DW$162, DW_AT_type(*$C$DW$T$11)
     796                            .dwattr $C$DW$162, DW_AT_location[DW_OP_reg4]
     797                    $C$DW$163       .dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
     798                            .dwattr $C$DW$163, DW_AT_TI_symbol_name("$O$U142")
     799                            .dwattr $C$DW$163, DW_AT_type(*$C$DW$T$128)
     800                            .dwattr $C$DW$163, DW_AT_location[DW_OP_reg3]
     801                    $C$DW$164       .dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
     802                            .dwattr $C$DW$164, DW_AT_TI_symbol_name("$O$U142")
     803                            .dwattr $C$DW$164, DW_AT_type(*$C$DW$T$128)
     804                            .dwattr $C$DW$164, DW_AT_location[DW_OP_reg3]
     805                    $C$DW$165       .dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
     806                            .dwattr $C$DW$165, DW_AT_TI_symbol_name("$O$U142")
     807                            .dwattr $C$DW$165, DW_AT_type(*$C$DW$T$128)
     808                            .dwattr $C$DW$165, DW_AT_location[DW_OP_reg3]
     809                    $C$DW$166       .dwtag  DW_TAG_variable, DW_AT_name("$O$U142")
     810                            .dwattr $C$DW$166, DW_AT_TI_symbol_name("$O$U142")
     811                            .dwattr $C$DW$166, DW_AT_type(*$C$DW$T$128)
     812                            .dwattr $C$DW$166, DW_AT_location[DW_OP_reg3]
     813                    $C$DW$167       .dwtag  DW_TAG_variable, DW_AT_name("$O$U170")
     814                            .dwattr $C$DW$167, DW_AT_TI_symbol_name("$O$U170")
     815                            .dwattr $C$DW$167, DW_AT_type(*$C$DW$T$97)
     816                            .dwattr $C$DW$167, DW_AT_location[DW_OP_reg27]
     817                    $C$DW$168       .dwtag  DW_TAG_variable, DW_AT_name("$O$U170")
     818                            .dwattr $C$DW$168, DW_AT_TI_symbol_name("$O$U170")
     819                            .dwattr $C$DW$168, DW_AT_type(*$C$DW$T$97)
     820                            .dwattr $C$DW$168, DW_AT_location[DW_OP_reg28]
     821                    $C$DW$169       .dwtag  DW_TAG_variable, DW_AT_name("$O$U170")
     822                            .dwattr $C$DW$169, DW_AT_TI_symbol_name("$O$U170")
     823                            .dwattr $C$DW$169, DW_AT_type(*$C$DW$T$97)
     824                            .dwattr $C$DW$169, DW_AT_location[DW_OP_reg27]
     825                    $C$DW$170       .dwtag  DW_TAG_variable, DW_AT_name("$O$U170")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   16

     826                            .dwattr $C$DW$170, DW_AT_TI_symbol_name("$O$U170")
     827                            .dwattr $C$DW$170, DW_AT_type(*$C$DW$T$97)
     828                            .dwattr $C$DW$170, DW_AT_location[DW_OP_reg28]
     829                    $C$DW$171       .dwtag  DW_TAG_variable, DW_AT_name("$O$U171")
     830                            .dwattr $C$DW$171, DW_AT_TI_symbol_name("$O$U171")
     831                            .dwattr $C$DW$171, DW_AT_type(*$C$DW$T$97)
     832                            .dwattr $C$DW$171, DW_AT_location[DW_OP_reg14]
     833                    $C$DW$172       .dwtag  DW_TAG_variable, DW_AT_name("$O$U171")
     834                            .dwattr $C$DW$172, DW_AT_TI_symbol_name("$O$U171")
     835                            .dwattr $C$DW$172, DW_AT_type(*$C$DW$T$97)
     836                            .dwattr $C$DW$172, DW_AT_location[DW_OP_breg31 96]
     837                    $C$DW$173       .dwtag  DW_TAG_variable, DW_AT_name("$O$U171")
     838                            .dwattr $C$DW$173, DW_AT_TI_symbol_name("$O$U171")
     839                            .dwattr $C$DW$173, DW_AT_type(*$C$DW$T$97)
     840                            .dwattr $C$DW$173, DW_AT_location[DW_OP_reg14]
     841                    $C$DW$174       .dwtag  DW_TAG_variable, DW_AT_name("$O$U171")
     842                            .dwattr $C$DW$174, DW_AT_TI_symbol_name("$O$U171")
     843                            .dwattr $C$DW$174, DW_AT_type(*$C$DW$T$97)
     844                            .dwattr $C$DW$174, DW_AT_location[DW_OP_breg31 64]
     845                    $C$DW$175       .dwtag  DW_TAG_variable, DW_AT_name("$O$U182")
     846                            .dwattr $C$DW$175, DW_AT_TI_symbol_name("$O$U182")
     847                            .dwattr $C$DW$175, DW_AT_type(*$C$DW$T$11)
     848                            .dwattr $C$DW$175, DW_AT_location[DW_OP_breg31 100]
     849                    $C$DW$176       .dwtag  DW_TAG_variable, DW_AT_name("$O$U182")
     850                            .dwattr $C$DW$176, DW_AT_TI_symbol_name("$O$U182")
     851                            .dwattr $C$DW$176, DW_AT_type(*$C$DW$T$11)
     852                            .dwattr $C$DW$176, DW_AT_location[DW_OP_breg31 96]
     853                    $C$DW$177       .dwtag  DW_TAG_variable, DW_AT_name("$O$U155")
     854                            .dwattr $C$DW$177, DW_AT_TI_symbol_name("$O$U155")
     855                            .dwattr $C$DW$177, DW_AT_type(*$C$DW$T$43)
     856                            .dwattr $C$DW$177, DW_AT_location[DW_OP_reg5]
     857                    $C$DW$178       .dwtag  DW_TAG_variable, DW_AT_name("$O$U155")
     858                            .dwattr $C$DW$178, DW_AT_TI_symbol_name("$O$U155")
     859                            .dwattr $C$DW$178, DW_AT_type(*$C$DW$T$43)
     860                            .dwattr $C$DW$178, DW_AT_location[DW_OP_reg7]
     861                    $C$DW$179       .dwtag  DW_TAG_variable, DW_AT_name("$O$U155")
     862                            .dwattr $C$DW$179, DW_AT_TI_symbol_name("$O$U155")
     863                            .dwattr $C$DW$179, DW_AT_type(*$C$DW$T$43)
     864                            .dwattr $C$DW$179, DW_AT_location[DW_OP_reg23]
     865                    $C$DW$180       .dwtag  DW_TAG_variable, DW_AT_name("$O$K207")
     866                            .dwattr $C$DW$180, DW_AT_TI_symbol_name("$O$K207")
     867                            .dwattr $C$DW$180, DW_AT_type(*$C$DW$T$152)
     868                            .dwattr $C$DW$180, DW_AT_location[DW_OP_reg3]
     869                    $C$DW$181       .dwtag  DW_TAG_variable, DW_AT_name("$O$K207")
     870                            .dwattr $C$DW$181, DW_AT_TI_symbol_name("$O$K207")
     871                            .dwattr $C$DW$181, DW_AT_type(*$C$DW$T$152)
     872                            .dwattr $C$DW$181, DW_AT_location[DW_OP_reg3]
     873                    $C$DW$182       .dwtag  DW_TAG_variable, DW_AT_name("$O$U242")
     874                            .dwattr $C$DW$182, DW_AT_TI_symbol_name("$O$U242")
     875                            .dwattr $C$DW$182, DW_AT_type(*$C$DW$T$82)
     876                            .dwattr $C$DW$182, DW_AT_location[DW_OP_reg4]
     877                    $C$DW$183       .dwtag  DW_TAG_variable, DW_AT_name("$O$U242")
     878                            .dwattr $C$DW$183, DW_AT_TI_symbol_name("$O$U242")
     879                            .dwattr $C$DW$183, DW_AT_type(*$C$DW$T$82)
     880                            .dwattr $C$DW$183, DW_AT_location[DW_OP_reg4]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   17

     881                    $C$DW$184       .dwtag  DW_TAG_variable, DW_AT_name("d")
     882                            .dwattr $C$DW$184, DW_AT_TI_symbol_name("d")
     883                            .dwattr $C$DW$184, DW_AT_type(*$C$DW$T$25)
     884                            .dwattr $C$DW$184, DW_AT_location[DW_OP_reg10]
     885                    $C$DW$185       .dwtag  DW_TAG_variable, DW_AT_name("d")
     886                            .dwattr $C$DW$185, DW_AT_TI_symbol_name("d")
     887                            .dwattr $C$DW$185, DW_AT_type(*$C$DW$T$25)
     888                            .dwattr $C$DW$185, DW_AT_location[DW_OP_reg14]
     889                    $C$DW$186       .dwtag  DW_TAG_variable, DW_AT_name("d")
     890                            .dwattr $C$DW$186, DW_AT_TI_symbol_name("d")
     891                            .dwattr $C$DW$186, DW_AT_type(*$C$DW$T$25)
     892                            .dwattr $C$DW$186, DW_AT_location[DW_OP_reg10]
     893                    $C$DW$187       .dwtag  DW_TAG_variable, DW_AT_name("d")
     894                            .dwattr $C$DW$187, DW_AT_TI_symbol_name("d")
     895                            .dwattr $C$DW$187, DW_AT_type(*$C$DW$T$25)
     896                            .dwattr $C$DW$187, DW_AT_location[DW_OP_reg14]
     897                    $C$DW$188       .dwtag  DW_TAG_variable, DW_AT_name("y")
     898                            .dwattr $C$DW$188, DW_AT_TI_symbol_name("y")
     899                            .dwattr $C$DW$188, DW_AT_type(*$C$DW$T$25)
     900                            .dwattr $C$DW$188, DW_AT_location[DW_OP_reg15]
     901                    $C$DW$189       .dwtag  DW_TAG_variable, DW_AT_name("y")
     902                            .dwattr $C$DW$189, DW_AT_TI_symbol_name("y")
     903                            .dwattr $C$DW$189, DW_AT_type(*$C$DW$T$25)
     904                            .dwattr $C$DW$189, DW_AT_location[DW_OP_reg15]
     905                    $C$DW$190       .dwtag  DW_TAG_variable, DW_AT_name("j")
     906                            .dwattr $C$DW$190, DW_AT_TI_symbol_name("j")
     907                            .dwattr $C$DW$190, DW_AT_type(*$C$DW$T$25)
     908                            .dwattr $C$DW$190, DW_AT_location[DW_OP_reg6]
     909                    $C$DW$191       .dwtag  DW_TAG_variable, DW_AT_name("j")
     910                            .dwattr $C$DW$191, DW_AT_TI_symbol_name("j")
     911                            .dwattr $C$DW$191, DW_AT_type(*$C$DW$T$25)
     912                            .dwattr $C$DW$191, DW_AT_location[DW_OP_reg5]
     913                    $C$DW$192       .dwtag  DW_TAG_variable, DW_AT_name("j")
     914                            .dwattr $C$DW$192, DW_AT_TI_symbol_name("j")
     915                            .dwattr $C$DW$192, DW_AT_type(*$C$DW$T$25)
     916                            .dwattr $C$DW$192, DW_AT_location[DW_OP_reg5]
     917                    $C$DW$193       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     918                            .dwattr $C$DW$193, DW_AT_TI_symbol_name("idxIn")
     919                            .dwattr $C$DW$193, DW_AT_type(*$C$DW$T$24)
     920                            .dwattr $C$DW$193, DW_AT_location[DW_OP_reg6]
     921                    $C$DW$194       .dwtag  DW_TAG_variable, DW_AT_name("idxIn")
     922                            .dwattr $C$DW$194, DW_AT_TI_symbol_name("idxIn")
     923                            .dwattr $C$DW$194, DW_AT_type(*$C$DW$T$24)
     924                            .dwattr $C$DW$194, DW_AT_location[DW_OP_reg5]
     925                    $C$DW$195       .dwtag  DW_TAG_variable, DW_AT_name("idxOut")
     926                            .dwattr $C$DW$195, DW_AT_TI_symbol_name("idxOut")
     927                            .dwattr $C$DW$195, DW_AT_type(*$C$DW$T$24)
     928                            .dwattr $C$DW$195, DW_AT_location[DW_OP_reg7]
     929                    $C$DW$196       .dwtag  DW_TAG_variable, DW_AT_name("idxOut")
     930                            .dwattr $C$DW$196, DW_AT_TI_symbol_name("idxOut")
     931                            .dwattr $C$DW$196, DW_AT_type(*$C$DW$T$24)
     932                            .dwattr $C$DW$196, DW_AT_location[DW_OP_reg6]
     933                    $C$DW$197       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     934                            .dwattr $C$DW$197, DW_AT_TI_symbol_name("$O$v1")
     935                            .dwattr $C$DW$197, DW_AT_type(*$C$DW$T$46)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   18

     936                            .dwattr $C$DW$197, DW_AT_location[DW_OP_reg21]
     937                    $C$DW$198       .dwtag  DW_TAG_variable, DW_AT_name("$O$v1")
     938                            .dwattr $C$DW$198, DW_AT_TI_symbol_name("$O$v1")
     939                            .dwattr $C$DW$198, DW_AT_type(*$C$DW$T$46)
     940                            .dwattr $C$DW$198, DW_AT_location[DW_OP_reg21]
     941                    $C$DW$199       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     942                            .dwattr $C$DW$199, DW_AT_TI_symbol_name("$O$v2")
     943                            .dwattr $C$DW$199, DW_AT_type(*$C$DW$T$153)
     944                            .dwattr $C$DW$199, DW_AT_location[DW_OP_reg20]
     945                    $C$DW$200       .dwtag  DW_TAG_variable, DW_AT_name("$O$v2")
     946                            .dwattr $C$DW$200, DW_AT_TI_symbol_name("$O$v2")
     947                            .dwattr $C$DW$200, DW_AT_type(*$C$DW$T$153)
     948                            .dwattr $C$DW$200, DW_AT_location[DW_OP_reg20]
     949 00000010 0200002a!            MVKL    .S2     test_cases,B4
     950 00000014 0200006a!            MVKH    .S2     test_cases,B4
     951                    $C$DW$201       .dwtag  DW_TAG_TI_branch
     952                            .dwattr $C$DW$201, DW_AT_low_pc(0x00)
     953                            .dwattr $C$DW$201, DW_AT_name("disparity_SAD16_getTestParams")
     954                            .dwattr $C$DW$201, DW_AT_TI_call
     955                    
     956 00000018 10000013!            CALLP   .S2     disparity_SAD16_getTestParams,B3
     957 00000020 120007fc  ||         ADDAW   .D1X    SP,7,A4           ; |47| 
     958                    
     959                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 47
     960                    ;----------------------------------------------------------------------
     961                    ;  47 | disparity_SAD16_getTestParams(&prm, &test_cases);                      
     962                    ;----------------------------------------------------------------------
     963 00000024           $C$RL0:    ; CALL OCCURS {disparity_SAD16_getTestParams} {0}  ; |47| 
     964                    ;** --------------------------------------------------------------------------*
     965                    ;          EXCLUSIVE CPU CYCLES: 8
     966 00000024 0200002a!            MVKL    .S2     $C$SL1+0,B4
     967 00000028 0200006a!            MVKH    .S2     $C$SL1+0,B4
     968                    $C$DW$202       .dwtag  DW_TAG_TI_branch
     969                            .dwattr $C$DW$202, DW_AT_low_pc(0x00)
     970                            .dwattr $C$DW$202, DW_AT_name("VLIB_profile_init")
     971                            .dwattr $C$DW$202, DW_AT_TI_call
     972                    
     973 0000002c 10000013!            CALLP   .S2     VLIB_profile_init,B3
     974 00000030 020ca358  ||         MVK     .L1     0x3,A4            ; |50| 
     975                    
     976                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 50
     977                    ;----------------------------------------------------------------------
     978                    ;  50 | VLIB_profile_init(3, "VLIB_disparity_SAD16");                          
     979                    ;----------------------------------------------------------------------
     980 00000034           $C$RL1:    ; CALL OCCURS {VLIB_profile_init} {0}  ; |50| 
     981                    ;** --------------------------------------------------------------------------*
     982                    ;          EXCLUSIVE CPU CYCLES: 14
     983                    ;**     -----------------------    K$94 = &testPatternString[0];
     984                    ;**     -----------------------    K$274 = &desc[0];
     985                    ;**     -----------------------    U$12 = prm-36;
     986                    ;**     -----------------------    K$47 = 0xffffffffu;
     987                    ;**     -----------------------    K$59 = 0xfffffffcu;
     988                    ;**     -----------------------    U$11 = 0;
     989                    ;** 53  -----------------------    tpi = 0;
     990                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   19

     991                    
     992 00000034 0680002b!            MVKL    .S2     testPatternString,B13
     993 00000038 01800029! ||         MVKL    .S1     test_cases,A3
     994 0000003c 023ce2e4  ||         LDW     .D2T1   *+SP(28),A4
     995                    
     996 00000040 01800068!            MVKH    .S1     test_cases,A3
     997                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 53
     998                    ;----------------------------------------------------------------------
     999                    ;  53 | for( tpi=0; tpi < test_cases; tpi++ ) {                                
    1000                    ;  56 |     int32_t    status_nat_vs_int = vlib_KERNEL_PASS; /* Test status : N
    1001                    ;     | atural c vs. Optimized */                                              
    1002                    ;  57 |     int32_t    status_nat_vs_ref = vlib_KERNEL_PASS; /* Test status : N
    1003                    ;     | atural c vs. Static Reference */                                       
    1004                    ;----------------------------------------------------------------------
    1005 00000044 018c0264             LDW     .D1T1   *A3,A3            ; |53| 
    1006 00000048 0280a358             ZERO    .L1     A5
    1007 0000004c 0680006a!            MVKH    .S2     testPatternString,B13
    1008 00000050 02bd02f4             STW     .D2T1   A5,*+SP(32)
    1009 00000054 05913dc0             SUBAW   .D1     A4,9,A11
    1010                    
    1011 00000058     11a6             CMPGT   .L1     A3,0,A0           ; |53| 
    1012 0000005a     62ce  ||         MV      .S1     A5,A3             ; |53| 
    1013                    
    1014 00000060 d0014b13     [!A0]   B       .S2     $C$L50            ; |53| 
    1015 00000064 c5801251  || [ A0]   ADDK    .S1     36,A11            ; |60| 
    1016 00000068 01bd42f4  ||         STW     .D2T1   A3,*+SP(40)
    1017                    
    1018                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 60
    1019                    ;----------------------------------------------------------------------
    1020                    ;  60 | uint32_t    inSize       =   prm[tpi].width * prm[tpi].height;         
    1021                    ;  61 | uint32_t    wsDiv2       =   prm[tpi].windowSize/2;                    
    1022                    ;----------------------------------------------------------------------
    1023 0000006c c6ac8264     [ A0]   LDW     .D1T1   *+A11(16),A13     ; |60| 
    1024 00000070 c72ca264     [ A0]   LDW     .D1T1   *+A11(20),A14     ; |60| 
    1025                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 62
    1026                    ;----------------------------------------------------------------------
    1027                    ;  62 | uint32_t    numDisp      =   prm[tpi].maxDisp - prm[tpi].minDisp + 1;  
    1028                    ;  63 | uint32_t    maxDispIdx   =   (prm[tpi].maxDisp > 0) ? prm[tpi].maxDisp
    1029                    ;     | : 0;                                                                   
    1030                    ;  64 | int32_t     maxWidth     =   prm[tpi].width - (numDisp-1) - (prm[tpi].w
    1031                    ;     | indowSize - 1);                                                        
    1032                    ;  65 | uint32_t    outHeight    =   prm[tpi].height - (prm[tpi].windowSize - 1
    1033                    ;     | );                                                                     
    1034                    ;  66 | uint32_t    arrayPad     =   (4-((maxWidth-1)&3))&3;                   
    1035                    ;  67 | uint32_t    padWidth     =   maxWidth+arrayPad;                        
    1036                    ;  68 | uint32_t    costBuffSize =   padWidth * numDisp;                       
    1037                    ;  69 | uint32_t    scratchSize  =   (maxWidth + prm[tpi].windowSize + 3) & ~0x
    1038                    ;     | 3;                                                                     
    1039                    ;  70 | uint32_t    outSize      =   padWidth * outHeight;                     
    1040                    ;----------------------------------------------------------------------
    1041 00000074 c62ce264     [ A0]   LDW     .D1T1   *+A11(28),A12     ; |62| 
    1042 00000078 c52cc266     [ A0]   LDW     .D1T2   *+A11(24),B10     ; |62| 
    1043                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 61
    1044 0000007c c52d0264     [ A0]   LDW     .D1T1   *+A11(32),A10     ; |61| 
    1045                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 53
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   20

    1046                               ; BRANCHCC OCCURS {$C$L50}        ; |53| 
    1047                    ;** --------------------------------------------------------------------------*
    1048                    ;**   BEGIN LOOP $C$L1
    1049                    ;** --------------------------------------------------------------------------*
    1050 00000080           $C$L1:    
    1051                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 53
    1052 00000080           $C$DW$L$VLIB_disparity_SAD16_d$4$B:
    1053                    ;          EXCLUSIVE CPU CYCLES: 6
    1054                    ;**     -----------------------g3:
    1055                    ;** 60  -----------------------    C$32 = (*(U$12 += 36)).height;
    1056                    ;** 60  -----------------------    C$33 = (*U$12).width;
    1057                    ;** 60  -----------------------    inSize = C$33*C$32;
    1058                    ;** 61  -----------------------    C$31 = (*U$12).windowSize;
    1059                    ;** 61  -----------------------    wsDiv2 = ((unsigned)C$31>>31)+C$31>>1;
    1060                    ;** 62  -----------------------    C$34 = (*U$12).maxDisp;
    1061                    ;** 62  -----------------------    numDisp = (unsigned)C$34-(unsigned)(*U$12).minDisp+1u;
    1062                    ;** 63  -----------------------    maxDispIdx = _lo(_mpyli(C$34 >= 0, C$34));
    1063                    ;** 64  -----------------------    maxWidth = C$33-numDisp-(unsigned)C$31+2u;
    1064                    ;** 65  -----------------------    outHeight = C$32-(unsigned)C$31+1u;
    1065                    ;** 67  -----------------------    padWidth = (unsigned)maxWidth+(-((unsigned)maxWidth+K$47)&3u);
    1066                    ;** 70  -----------------------    outSize = outHeight*padWidth;
    1067                    ;** 68  -----------------------    costBuffSize = numDisp*padWidth;
    1068                    ;** 69  -----------------------    scratchSize = (unsigned)C$31+(unsigned)maxWidth+3u&K$59;
    1069                    ;** 73  -----------------------    C$30 = inSize*2u;
    1070                    ;** 73  -----------------------    pLeft = VLIB_malloc(C$30);
    1071                    ;** 74  -----------------------    pRight = VLIB_malloc(C$30);
    1072                    ;** 75  -----------------------    pCost = VLIB_malloc(costBuffSize*4u);
    1073                    ;** 76  -----------------------    pMinCost = VLIB_malloc(padWidth*4u);
    1074                    ;** 77  -----------------------    pScratch = VLIB_malloc(scratchSize*4u);
    1075                    ;** 78  -----------------------    pDisparity = VLIB_malloc(outSize);
    1076                    ;** 79  -----------------------    pDisparity_cn = malloc(outSize);
    1077                    ;** 82  -----------------------    if ( !((pLeft != NULL)&(pRight != NULL)&(pCost != NULL)&(pMinCost !
    1078                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 73
    1079                    ;----------------------------------------------------------------------
    1080                    ;  73 | uint16_t   *pLeft            = (uint16_t *) VLIB_malloc(inSize * sizeof
    1081                    ;     | (uint16_t));                                                           
    1082                    ;----------------------------------------------------------------------
    1083                    $C$DW$203       .dwtag  DW_TAG_TI_branch
    1084                            .dwattr $C$DW$203, DW_AT_low_pc(0x00)
    1085                            .dwattr $C$DW$203, DW_AT_name("VLIB_malloc")
    1086                            .dwattr $C$DW$203, DW_AT_TI_call
    1087 00000080 00000010!            CALL    .S1     VLIB_malloc       ; |73| 
    1088                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 60
    1089 00000084 01b5c800             MPY32   .M1     A14,A13,A3        ; |60| 
    1090                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 73
    1091 00000088 01854162             ADDKPC  .S2     $C$RL2,B3,2       ; |73| 
    1092                    
    1093 00000090 020c6078             ADD     .L1     A3,A3,A4          ; |73| 
    1094 0000008c 078c61e1  ||         ADD     .S1     A3,A3,A15         ; |73| 
    1095                    
    1096                    $C$RL2:    ; CALL OCCURS {VLIB_malloc} {0}   ; |73| 
    1097                    $C$DW$L$VLIB_disparity_SAD16_d$4$E:
    1098                    ;** --------------------------------------------------------------------------*
    1099                    $C$DW$L$VLIB_disparity_SAD16_d$5$B:
    1100                    ;          EXCLUSIVE CPU CYCLES: 67
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   21

    1101                    $C$DW$204       .dwtag  DW_TAG_TI_branch
    1102                            .dwattr $C$DW$204, DW_AT_low_pc(0x00)
    1103                            .dwattr $C$DW$204, DW_AT_name("VLIB_malloc")
    1104                            .dwattr $C$DW$204, DW_AT_TI_call
    1105                    
    1106 00000094 10000013!            CALLP   .S2     VLIB_malloc,B3
    1107 00000098     ae45  ||         STW     .D2T1   A4,*+SP(68)       ; |73| 
    1108 0000009a     8786  ||         MV      .L1     A15,A4            ; |74| 
    1109                    
    1110                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 74
    1111                    ;----------------------------------------------------------------------
    1112                    ;  74 | uint16_t   *pRight           = (uint16_t *) VLIB_malloc(inSize * sizeof
    1113                    ;     | (uint16_t));                                                           
    1114                    ;----------------------------------------------------------------------
    1115 000000a0           $C$RL3:    ; CALL OCCURS {VLIB_malloc} {0}   ; |74| 
    1116                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 62
    1117 000000a0 01a990f8             SUB     .L1X    A12,B10,A3        ; |62| 
    1118 000000a4     25b0             ADD     .L1     1,A3,A3           ; |62| 
    1119                    
    1120 000000a6     8db5             STW     .D2T1   A3,*+SP(48)       ; |62| 
    1121 000000a8 018da0f8  ||         SUB     .L1     A13,A3,A3         ; |64| 
    1122                    
    1123                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 64
    1124 000000ac 01a860f8             SUB     .L1     A3,A10,A3         ; |64| 
    1125                    
    1126 000000b0 068c4059             ADD     .L1     2,A3,A13          ; |64| 
    1127 000000b4 0f3d82e5  ||         LDW     .D2T1   *+SP(48),A30      ; |67| 
    1128 000000b8 0fffffa8  ||         MVK     .S1     0xffffffff,A31
    1129                    
    1130                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 67
    1131 000000c0 01b7e078             ADD     .L1     A31,A13,A3        ; |67| 
    1132 000000c4 018c00d8             NEG     .L1     A3,A3             ; |67| 
    1133 000000c8 018c6f58             AND     .L1     3,A3,A3           ; |67| 
    1134                    
    1135 000000d4     ce45             STW     .D2T1   A4,*+SP(72)       ; |74| 
    1136 000000d0 02346079  ||         ADD     .L1     A3,A13,A4         ; |67| 
    1137 000000cc 01b461e1  ||         ADD     .S1     A3,A13,A3         ; |67| 
    1138                    
    1139 000000d6     edb5             STW     .D2T1   A3,*+SP(60)       ; |67| 
    1140 000000d8 01f88800  ||         MPY32   .M1     A4,A30,A3         ; |68| 
    1141                    
    1142 000000e0     4c6e             NOP             3
    1143                    $C$DW$205       .dwtag  DW_TAG_TI_branch
    1144                            .dwattr $C$DW$205, DW_AT_low_pc(0x00)
    1145                            .dwattr $C$DW$205, DW_AT_name("VLIB_malloc")
    1146                            .dwattr $C$DW$205, DW_AT_TI_call
    1147                    
    1148 000000e4 10000012!            CALLP   .S2     VLIB_malloc,B3
    1149 000000e2     45ca  ||         SHL     .S1     A3,2,A4           ; |75| 
    1150                    
    1151                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 75
    1152                    ;----------------------------------------------------------------------
    1153                    ;  75 | uint32_t   *pCost            = (uint32_t *) VLIB_malloc(costBuffSize *
    1154                    ;     | sizeof(uint32_t));                                                     
    1155                    ;----------------------------------------------------------------------
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   22

    1156 000000e8           $C$RL4:    ; CALL OCCURS {VLIB_malloc} {0}   ; |75| 
    1157 000000e8     edbd             LDW     .D2T1   *+SP(60),A3       ; |75| 
    1158 000000ea     ee45             STW     .D2T1   A4,*+SP(76)       ; |75| 
    1159 000000ec     4c6e             NOP             3
    1160                    $C$DW$206       .dwtag  DW_TAG_TI_branch
    1161                            .dwattr $C$DW$206, DW_AT_low_pc(0x04)
    1162                            .dwattr $C$DW$206, DW_AT_name("VLIB_malloc")
    1163                            .dwattr $C$DW$206, DW_AT_TI_call
    1164                    
    1165 000000ee     45ca             SHL     .S1     A3,2,A4           ; |76| 
    1166 000000f0 10000012! ||         CALLP   .S2     VLIB_malloc,B3
    1167                    
    1168                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 76
    1169                    ;----------------------------------------------------------------------
    1170                    ;  76 | uint32_t   *pMinCost         = (uint32_t *) VLIB_malloc(padWidth * size
    1171                    ;     | of(uint32_t));                                                         
    1172                    ;----------------------------------------------------------------------
    1173 000000f4           $C$RL5:    ; CALL OCCURS {VLIB_malloc} {0}   ; |76| 
    1174                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 69
    1175 000000f4 01a9a078             ADD     .L1     A13,A10,A3        ; |69| 
    1176                    
    1177 000000f8     65b0             ADD     .L1     3,A3,A3           ; |69| 
    1178 000000fa     8ec5  ||         STW     .D2T1   A4,*+SP(80)       ; |76| 
    1179 00000100 027ffe28  ||         MVK     .S1     0xfffffffc,A4
    1180                    
    1181 00000104 018c8f78             AND     .L1     A4,A3,A3          ; |69| 
    1182                    $C$DW$207       .dwtag  DW_TAG_TI_branch
    1183                            .dwattr $C$DW$207, DW_AT_low_pc(0x00)
    1184                            .dwattr $C$DW$207, DW_AT_name("VLIB_malloc")
    1185                            .dwattr $C$DW$207, DW_AT_TI_call
    1186                    
    1187 00000108 10000013!            CALLP   .S2     VLIB_malloc,B3
    1188 0000010c 020c4ca0  ||         SHL     .S1     A3,2,A4           ; |77| 
    1189                    
    1190                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 77
    1191                    ;----------------------------------------------------------------------
    1192                    ;  77 | uint32_t   *pScratch         = (uint32_t *) VLIB_malloc(scratchSize * s
    1193                    ;     | izeof(uint32_t));                                                      
    1194                    ;----------------------------------------------------------------------
    1195 00000110           $C$RL6:    ; CALL OCCURS {VLIB_malloc} {0}   ; |77| 
    1196                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 65
    1197 00000110 0fbde2e4             LDW     .D2T1   *+SP(60),A31      ; |65| 
    1198 00000114 01a9c0f8             SUB     .L1     A14,A10,A3        ; |65| 
    1199                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 77
    1200 00000118     aec5             STW     .D2T1   A4,*+SP(84)       ; |77| 
    1201                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 65
    1202 0000011a     25c0             ADD     .L1     1,A3,A4           ; |65| 
    1203 00000120     25b0             ADD     .L1     1,A3,A3           ; |65| 
    1204                    
    1205 00000122     cdb5             STW     .D2T1   A3,*+SP(56)       ; |65| 
    1206 00000124 0193e800  ||         MPY32   .M1     A31,A4,A3         ; |70| 
    1207                    
    1208 00000128     4c6e             NOP             3
    1209                    $C$DW$208       .dwtag  DW_TAG_TI_branch
    1210                            .dwattr $C$DW$208, DW_AT_low_pc(0x00)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   23

    1211                            .dwattr $C$DW$208, DW_AT_name("VLIB_malloc")
    1212                            .dwattr $C$DW$208, DW_AT_TI_call
    1213                    
    1214 0000012c 10000013!            CALLP   .S2     VLIB_malloc,B3
    1215 0000012a     8e35  ||         STW     .D2T1   A3,*+SP(64)       ; |70| 
    1216 00000130     81c6  ||         MV      .L1     A3,A4             ; |78| 
    1217                    
    1218                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 78
    1219                    ;----------------------------------------------------------------------
    1220                    ;  78 | int8_t     *pDisparity       = (int8_t *)   VLIB_malloc(outSize * sizeo
    1221                    ;     | f(int8_t));                                                            
    1222                    ;----------------------------------------------------------------------
    1223 00000132           $C$RL7:    ; CALL OCCURS {VLIB_malloc} {0}   ; |78| 
    1224 00000132     cec5             STW     .D2T1   A4,*+SP(88)       ; |78| 
    1225                    $C$DW$209       .dwtag  DW_TAG_TI_branch
    1226                            .dwattr $C$DW$209, DW_AT_low_pc(0x00)
    1227                            .dwattr $C$DW$209, DW_AT_name("malloc")
    1228                            .dwattr $C$DW$209, DW_AT_TI_call
    1229                    
    1230 00000134 10000013!            CALLP   .S2     malloc,B3
    1231 00000138     8e4d  ||         LDW     .D2T1   *+SP(64),A4       ; |79| 
    1232                    
    1233                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 79
    1234                    ;----------------------------------------------------------------------
    1235                    ;  79 | int8_t     *pDisparity_cn    = (int8_t *)   malloc(outSize * sizeof(int
    1236                    ;     | 8_t));                                                                 
    1237                    ;----------------------------------------------------------------------
    1238 00000140           $C$RL8:    ; CALL OCCURS {malloc} {0}        ; |79| 
    1239 00000140           $C$DW$L$VLIB_disparity_SAD16_d$5$E:
    1240                    ;** --------------------------------------------------------------------------*
    1241 00000140           $C$DW$L$VLIB_disparity_SAD16_d$6$B:
    1242                    ;          EXCLUSIVE CPU CYCLES: 22
    1243                    
    1244 00000140     ae0d             LDW     .D2T1   *+SP(68),A0       ; |82| 
    1245 00000142     06a7  ||         ZERO    .L2     B5                ; |82| 
    1246 00000144     0213  ||         ZERO    .S2     B4                ; |82| 
    1247 00000146     19f6  ||         ZERO    .D1     A3                ; |82| 
    1248 00000148 0fb008d9  ||         CMPLT   .L1     A12,0,A31         ; |63| 
    1249 0000014c 0eabe9a0  ||         SHRU    .S1     A10,31,A29        ; |61| 
    1250                    
    1251 00000158     de0d             LDW     .D2T2   *+SP(72),B0       ; |82| 
    1252 00000154 0f7c22a1  ||         XOR     .S1     1,A31,A30         ; |63| 
    1253 00000150 03340ad9  ||         CMPGT   .L1     A13,0,A6          ; |82| 
    1254                    
    1255                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 82
    1256                    ;----------------------------------------------------------------------
    1257                    ;  82 | if( pLeft && pRight && pCost && pMinCost && pScratch && pDisparity && p
    1258                    ;     | Disparity_cn && maxWidth > 0) {                                        
    1259                    ;  84 |     int32_t    fail, d, y, i, j;                                       
    1260                    ;  85 |     uint32_t   idxIn, idxOut;                                          
    1261                    ;  88 |     VLIB_fillBuffer(prm[tpi].testPattern,                              
    1262                    ;  89 |                     (uint16_t)0,                                       
    1263                    ;  90 |                     pLeft, prm[tpi].staticInLeft,                      
    1264                    ;  91 |                     prm[tpi].width, prm[tpi].height, prm[tpi].width * s
    1265                    ;     | izeof(pLeft[0]),                                                       
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   24

    1266                    ;  92 |                     sizeof(pLeft[0]), testPatternString);              
    1267                    ;  94 |     VLIB_fillBuffer(prm[tpi].testPattern,                              
    1268                    ;  95 |                     (uint16_t)0,                                       
    1269                    ;  96 |                     pRight, prm[tpi].staticInRight,                    
    1270                    ;  97 |                     prm[tpi].width, prm[tpi].height, prm[tpi].width * s
    1271                    ;     | izeof(pRight[0]),                                                      
    1272                    ;  98 |                     sizeof(pRight[0]), testPatternString);             
    1273                    ; 102 |     for(j=0; j<prm[tpi].height; j++)                                   
    1274                    ; 103 |         for(i=0; i<prm[tpi].width; i++) {                              
    1275                    ; 104 |             pLeft[prm[tpi].width*j+i] &= 0x7fff;                       
    1276                    ; 105 |             pRight[prm[tpi].width*j+i] &= 0x7fff;                      
    1277                    ; 111 |     memset(pDisparity, 0, outSize * sizeof(int8_t));                   
    1278                    ; 112 |     for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                
    1279                    ; 114 |     idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offs
    1280                    ;     | et into the input images */                                            
    1281                    ; 117 |     for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                  
    1282                    ; 120 |         VLIB_disparity_SAD_firstRow16_cn((uint16_t *)&pLeft[idxIn], (ui
    1283                    ;     | nt16_t *)&pRight[idxIn-d],                                             
    1284                    ; 121 |                                       (uint32_t*)&pCost[(d-prm[tpi].min
    1285                    ;     | Disp)*padWidth],                                                       
    1286                    ; 122 |                                       pMinCost, pScratch, pDisparity,  
    1287                    ; 123 |                                       d,                               
    1288                    ; 124 |                                       maxWidth,                        
    1289                    ; 125 |                                       prm[tpi].width,                  
    1290                    ; 126 |                                       prm[tpi].windowSize);            
    1291                    ; 130 |     for(y=1; y<outHeight; y++)                                         
    1292                    ; 132 |         idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initia
    1293                    ;     | lize offset into the input images */                                   
    1294                    ; 133 |         idxOut = y*padWidth;                                  /* Initia
    1295                    ;     | lize offset into the output disparity */                               
    1296                    ; 136 |         for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;            
    1297                    ; 138 |         for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)              
    1298                    ; 140 |             VLIB_profile_start(vlib_KERNEL_OPT);                       
    1299                    ; 141 |             VLIB_disparity_SAD16((uint16_t *)&pLeft[idxIn], (uint16_t *
    1300                    ;     | )&pRight[idxIn-d],                                                     
    1301                    ; 142 |                                  (uint32_t*)&pCost[(d-prm[tpi].minDisp)
    1302                    ;     | *padWidth],                                                            
    1303                    ; 143 |                                  pMinCost, (int8_t *)&pDisparity[idxOut
    1304                    ;     | ],                                                                     
    1305                    ; 144 |                                  d,                                    
    1306                    ; 145 |                                  maxWidth,                             
    1307                    ; 146 |                                  prm[tpi].width,                       
    1308                    ; 147 |                                  prm[tpi].windowSize);                 
    1309                    ; 148 |             VLIB_profile_stop();                                       
    1310                    ; 155 |     memset(pDisparity_cn, 0, outSize * sizeof(int8_t));                
    1311                    ; 156 |     for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;                
    1312                    ; 158 |     idxIn = wsDiv2*prm[tpi].width+wsDiv2+maxDispIdx; /* Initialize offs
    1313                    ;     | et into the input images */                                            
    1314                    ; 161 |     for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)                  
    1315                    ; 164 |         VLIB_disparity_SAD_firstRow16_cn((uint16_t *)&pLeft[idxIn], (ui
    1316                    ;     | nt16_t *)&pRight[idxIn-d],                                             
    1317                    ; 165 |                                      (uint32_t*)&pCost[(d-prm[tpi].minD
    1318                    ;     | isp)*padWidth],                                                        
    1319                    ; 166 |                                      pMinCost, pScratch, pDisparity_cn,
    1320                    ; 167 |                                      d,                                
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   25

    1321                    ; 168 |                                      maxWidth,                         
    1322                    ; 169 |                                      prm[tpi].width,                   
    1323                    ; 170 |                                      prm[tpi].windowSize);             
    1324                    ; 174 |     for(y=1; y<outHeight; y++)                                         
    1325                    ; 176 |         idxIn  = (y+wsDiv2)*prm[tpi].width+wsDiv2+maxDispIdx; /* Initia
    1326                    ;     | lize offset into the input images */                                   
    1327                    ; 177 |         idxOut = y*padWidth;                                  /* Initia
    1328                    ;     | lize offset into the output disparity */                               
    1329                    ; 180 |         for(i=0; i<padWidth; i++) pMinCost[i] = 0x7FFFFFFF;            
    1330                    ; 182 |         for(d=prm[tpi].minDisp; d<=prm[tpi].maxDisp; d++)              
    1331                    ; 184 |             VLIB_profile_start(vlib_KERNEL_CN);                        
    1332                    ; 185 |             VLIB_disparity_SAD16_cn((uint16_t *)&pLeft[idxIn], (uint16_
    1333                    ;     | t *)&pRight[idxIn-d],                                                  
    1334                    ; 186 |                                    (uint32_t*)&pCost[(d-prm[tpi].minDis
    1335                    ;     | p)*padWidth],                                                          
    1336                    ; 187 |                                    pMinCost, (int8_t *)&pDisparity_cn[i
    1337                    ;     | dxOut],                                                                
    1338                    ; 188 |                                    d,                                  
    1339                    ; 189 |                                    maxWidth,                           
    1340                    ; 190 |                                    prm[tpi].width,                     
    1341                    ; 191 |                                    prm[tpi].windowSize);               
    1342                    ; 192 |             VLIB_profile_stop();                                       
    1343                    ; 198 |     for(j=0; j<outHeight; j++)                                         
    1344                    ; 199 |         for(i=0; i<maxWidth; i++)                                      
    1345                    ; 200 |             if(pDisparity[j*padWidth+i] != pDisparity_cn[j*padWidth+i])
    1346                    ; 201 |                 status_nat_vs_int = vlib_KERNEL_FAIL;                  
    1347                    ; 204 |     if( prm[tpi].staticOut != NULL ) {                                 
    1348                    ; 205 |         for(j=0; j<outHeight; j++)                                     
    1349                    ; 206 |             for(i=0; i<maxWidth; i++)                                  
    1350                    ; 207 |                 if(prm[tpi].staticOut[j*maxWidth+i] != pDisparity_cn[j*
    1351                    ;     | padWidth+i])                                                           
    1352                    ; 208 |                     status_nat_vs_ref = vlib_KERNEL_FAIL;              
    1353                    ; 213 |     fail = ((status_nat_vs_int == vlib_KERNEL_FAIL) || (status_nat_vs_r
    1354                    ;     | ef == vlib_KERNEL_FAIL)) ? 1 : 0;                                      
    1355                    ; 215 |     est_test=1;                                                        
    1356                    ; 218 |     sprintf(desc, "%s generated input | Opt results compared to NatC re
    1357                    ;     | sults | width=%d, height=%d, windowSize=%d, numDisp=%d",               
    1358                    ; 219 |             testPatternString, maxWidth, outHeight, prm[tpi].windowSize
    1359                    ;     | , numDisp);                                                            
    1360                    ; 220 |     VLIB_formula_add_test(padWidth*numDisp*(outHeight-1), numDisp*(outH
    1361                    ;     | eight-1), NULL, fail, desc, NULL);                                     
    1362                    ; 222 | } else {                                                               
    1363                    ;----------------------------------------------------------------------
    1364 0000015a     ee1d             LDW     .D2T1   *+SP(76),A1       ; |82| 
    1365 00000160     8ead             LDW     .D2T1   *+SP(80),A2       ; |82| 
    1366 00000162     bead             LDW     .D2T2   *+SP(84),B2       ; |82| 
    1367                    
    1368 00000164     ce8d             LDW     .D2T1   *+SP(88),A0       ; |82| 
    1369 00000166     2ae7  || [ A0]   MVK     .L2     0x1,B5            ; |82| 
    1370                    
    1371 00000168     aa67     [ B0]   MVK     .L2     0x1,B4            ; |82| 
    1372 0000016a     eec5  ||         STW     .D2T1   A4,*+SP(92)       ; |79| 
    1373 0000016c     0626  ||         ZERO    .L1     A4                ; |82| 
    1374                    
    1375 00000170 02948f7b             AND     .L2     B4,B5,B5          ; |82| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   26

    1376 0000016e     0213  ||         ZERO    .S2     B4                ; |82| 
    1377 00000174 8204a358  || [ A1]   MVK     .L1     0x1,A4            ; |82| 
    1378                    
    1379 00000178 a204a35b     [ A2]   MVK     .L2     0x1,B4            ; |82| 
    1380 00000180 013ee2e4  ||         LDW     .D2T1   *+SP(92),A2       ; |82| 
    1381                    
    1382 00000184 0290bf7b             AND     .L2X    A4,B5,B5          ; |82| 
    1383 00000188 6184a359  || [ B2]   MVK     .L1     0x1,A3            ; |82| 
    1384 0000018c 0233c570  ||         MPYLI   .M1     A30,A12,A5:A4     ; |63| 
    1385                    
    1386 00000190 02948f7b             AND     .L2     B4,B5,B5          ; |82| 
    1387 00000194     0213  ||         ZERO    .S2     B4                ; |82| 
    1388                    
    1389 00000196     2a67     [ A0]   MVK     .L2     0x1,B4            ; |82| 
    1390 00000198 028cb7e3  ||         AND     .S2X    A3,B5,B5          ; |82| 
    1391 000001a0 0180a358  ||         ZERO    .L1     A3                ; |82| 
    1392                    
    1393 000001a4 02148f7a             AND     .L2     B4,B5,B4          ; |82| 
    1394                    
    1395 000001a8 a184a359     [ A2]   MVK     .L1     0x1,A3            ; |82| 
    1396 000001ac 023da2f4  ||         STW     .D2T1   A4,*+SP(52)       ; |63| 
    1397                    
    1398 000001b0 02907f79             AND     .L1X    A3,B4,A5          ; |82| 
    1399 000001b4 01f541e0  ||         ADD     .S1     A10,A29,A3        ; |61| 
    1400                    
    1401 000001b8     c688             AND     .L1     A6,A5,A0          ; |82| 
    1402 000001ba     25a2  ||         SHR     .S1     A3,1,A3           ; |61| 
    1403                    
    1404 000001c0 c22c8267     [ A0]   LDW     .D1T2   *+A11(16),B4      ; |88| 
    1405 000001c4 c33e22e5  || [ A0]   LDW     .D2T1   *+SP(68),A6       ; |88| 
    1406 000001c8 d0010810  || [!A0]   B       .S1     $C$L48            ; |82| 
    1407                    
    1408                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 22
    1409                    ;----------------------------------------------------------------------
    1410                    ; 224 | sprintf(desc, "width=%d, height=%d, windowSize=%d",                    
    1411                    ; 225 |         maxWidth, outHeight, prm[tpi].windowSize);                     
    1412                    ; 226 | VLIB_skip_test(desc);                                                  
    1413                    ;----------------------------------------------------------------------
    1414 000001cc d22d0264     [!A0]   LDW     .D1T1   *+A11(32),A4      ; |224| 
    1415                    
    1416 000001d0 c32c2267     [ A0]   LDW     .D1T2   *+A11(4),B6       ; |88| 
    1417 000001d4 01bd62f4  ||         STW     .D2T1   A3,*+SP(44)       ; |61| 
    1418                    
    1419                    $C$DW$210       .dwtag  DW_TAG_TI_branch
    1420                            .dwattr $C$DW$210, DW_AT_low_pc(0x00)
    1421                            .dwattr $C$DW$210, DW_AT_name("VLIB_fillBuffer")
    1422                            .dwattr $C$DW$210, DW_AT_TI_call
    1423                    
    1424 000001d8 c0000011!    [ A0]   CALL    .S1     VLIB_fillBuffer   ; |88| 
    1425 000001dc c22c0214  || [ A0]   LDBU    .D1T1   *A11,A4           ; |88| 
    1426                    
    1427                    $C$DW$211       .dwtag  DW_TAG_TI_branch
    1428                            .dwattr $C$DW$211, DW_AT_low_pc(0x04)
    1429                            .dwattr $C$DW$211, DW_AT_name("sprintf")
    1430                            .dwattr $C$DW$211, DW_AT_TI_call
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   27

    1431                    
    1432 000001e0 c42d4207     [ A0]   LDHU    .D1T2   *+A11(20),B8      ; |88| 
    1433 000001e4 d0000011! || [!A0]   CALL    .S1     sprintf           ; |224| 
    1434 000001e8 d1bdc2e4  || [!A0]   LDW     .D2T1   *+SP(56),A3       ; |224| 
    1435                    
    1436                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 88
    1437 000001ec 0292300a             EXTU    .S2     B4,17,16,B5       ; |88| 
    1438                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 82
    1439                               ; BRANCHCC OCCURS {$C$L48}        ; |82| 
    1440 000001f0           $C$DW$L$VLIB_disparity_SAD16_d$6$E:
    1441                    ;** --------------------------------------------------------------------------*
    1442 000001f0           $C$DW$L$VLIB_disparity_SAD16_d$7$B:
    1443                    ;          EXCLUSIVE CPU CYCLES: 3
    1444                    ;** 88  -----------------------    C$29 = (*U$12).width;
    1445                    ;** 88  -----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pLeft, (*U$12).sta
    1446                    ;** 94  -----------------------    C$28 = (*U$12).width;
    1447                    ;** 94  -----------------------    VLIB_fillBuffer((*U$12).testPattern, 0u, (void *)pRight, (*U$12).st
    1448                    ;** 102 -----------------------    if ( !(C$27 = (*U$12).height) ) goto g10;
    1449                    
    1450 000001f0 0392100b             EXTU    .S2     B4,16,16,B7       ; |88| 
    1451 000001f4 06341fd8  ||         MV      .L1X    B13,A12           ; |88| 
    1452                    
    1453                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 88
    1454 000001f8     56c6             MV      .L1X    B5,A10            ; |88| 
    1455                    
    1456 000001fa     17c6             MV      .L1X    B7,A8             ; |88| 
    1457 00000200 0200a35b  ||         ZERO    .L2     B4                ; |88| 
    1458 00000204 01830163  ||         ADDKPC  .S2     $C$RL9,B3,0       ; |88| 
    1459 00000208 05004042  ||         MVK     .D2     0x2,B10           ; |88| 
    1460                    
    1461 0000020c           $C$RL9:    ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |88| 
    1462 0000020c           $C$DW$L$VLIB_disparity_SAD16_d$7$E:
    1463                    ;** --------------------------------------------------------------------------*
    1464 0000020c           $C$DW$L$VLIB_disparity_SAD16_d$8$B:
    1465                    ;          EXCLUSIVE CPU CYCLES: 12
    1466                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 94
    1467 0000020c 01ac8264             LDW     .D1T1   *+A11(16),A3      ; |94| 
    1468 00000210 022c0214             LDBU    .D1T1   *A11,A4           ; |94| 
    1469 00000214 032c4266             LDW     .D1T2   *+A11(8),B6       ; |94| 
    1470 00000218 033e42e4             LDW     .D2T1   *+SP(72),A6       ; |94| 
    1471 0000021c 042d4206             LDHU    .D1T2   *+A11(20),B8      ; |94| 
    1472 00000220 040e1008             EXTU    .S1     A3,16,16,A8       ; |94| 
    1473                    $C$DW$212       .dwtag  DW_TAG_TI_branch
    1474                            .dwattr $C$DW$212, DW_AT_low_pc(0x08)
    1475                            .dwattr $C$DW$212, DW_AT_name("VLIB_fillBuffer")
    1476                            .dwattr $C$DW$212, DW_AT_TI_call
    1477                    
    1478 00000224 050e3009             EXTU    .S1     A3,17,16,A10      ; |94| 
    1479 0000022c 0200a35a  ||         ZERO    .L2     B4                ; |94| 
    1480 00000228 10000013! ||         CALLP   .S2     VLIB_fillBuffer,B3
    1481                    
    1482 00000230           $C$RL10:   ; CALL OCCURS {VLIB_fillBuffer} {0}  ; |94| 
    1483 00000230           $C$DW$L$VLIB_disparity_SAD16_d$8$E:
    1484                    ;** --------------------------------------------------------------------------*
    1485 00000230           $C$DW$L$VLIB_disparity_SAD16_d$9$B:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   28

    1486                    ;          EXCLUSIVE CPU CYCLES: 11
    1487                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1488 00000230 002ca264             LDW     .D1T1   *+A11(20),A0      ; |102| 
    1489 00000234     6c6e             NOP             4
    1490                    
    1491 00000238 d0408121     [!A0]   BNOP    .S1     $C$L7,4           ; |102| 
    1492 00000236     2046  ||         MV      .L1     A0,A1             ; guard predicate rewrite
    1493 00000240 c0001fdb  || [ A0]   MV      .L2X    A0,B0             ; |103| 
    1494 00000244 c02c8264  || [ A0]   LDW     .D1T1   *+A11(16),A0
    1495                    
    1496                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1497 00000248 8300a358     [ A1]   ZERO    .L1     A6                ; |102| 
    1498                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1499                               ; BRANCHCC OCCURS {$C$L7}         ; |102| 
    1500 0000024c           $C$DW$L$VLIB_disparity_SAD16_d$9$E:
    1501                    ;** --------------------------------------------------------------------------*
    1502 0000024c           $C$DW$L$VLIB_disparity_SAD16_d$10$B:
    1503                    ;**     -----------------------    V$1 = (*U$12).width;
    1504                    ;** 103 -----------------------    L$1 = C$27;
    1505                    ;** 102 -----------------------    j = 0;
    1506                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1507                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1508 0000024c           $C$DW$L$VLIB_disparity_SAD16_d$10$E:
    1509                    ;** --------------------------------------------------------------------------*
    1510                    ;**   BEGIN LOOP $C$L2
    1511                    ;** --------------------------------------------------------------------------*
    1512 0000024c           $C$L2:    
    1513                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1514 0000024c           $C$DW$L$VLIB_disparity_SAD16_d$11$B:
    1515                    ;          EXCLUSIVE CPU CYCLES: 6
    1516                    ;**     -----------------------g6:
    1517                    ;** 103 -----------------------    if ( !V$1 ) goto g9;
    1518                    
    1519 0000024c d0158121     [!A0]   BNOP    .S1     $C$L6,4           ; |103| 
    1520 00000250 c23e22e5  || [ A0]   LDW     .D2T1   *+SP(68),A4
    1521 00000254 c380c801  || [ A0]   MPY32   .M1     A6,A0,A7
    1522 00000258 c283f05a  || [ A0]   SUB     .L2X    A0,1,B5
    1523                    
    1524 0000025c c210fa40     [ A0]   ADDAH   .D1     A4,A7,A4
    1525                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1526                               ; BRANCHCC OCCURS {$C$L6}         ; |103| 
    1527 00000260           $C$DW$L$VLIB_disparity_SAD16_d$11$E:
    1528                    ;** --------------------------------------------------------------------------*
    1529 00000260           $C$DW$L$VLIB_disparity_SAD16_d$12$B:
    1530                    ;**     -----------------------    C$26 = V$1*j;
    1531                    ;**     -----------------------    U$119 = &pLeft[C$26];
    1532                    ;**     -----------------------    U$123 = &pRight[C$26];
    1533                    ;**     -----------------------    L$2 = V$1;
    1534                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1535                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1536                    ;**     -----------------------g8:
    1537                    ;** 104 -----------------------    A$36 = _extu((unsigned)*U$119, 17u, 17u);
    1538                    ;** 104 -----------------------    *U$119++ = A$36;
    1539                    ;** 105 -----------------------    A$35 = _extu((unsigned)*U$123, 17u, 17u);
    1540                    ;** 105 -----------------------    *U$123++ = A$35;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   29

    1541                    ;** 103 -----------------------    if ( L$2 = L$2-1 ) goto g8;
    1542 00000260           $C$DW$L$VLIB_disparity_SAD16_d$12$E:
    1543                    ;*----------------------------------------------------------------------------*
    1544                    ;*   SOFTWARE PIPELINE INFORMATION
    1545                    ;*
    1546                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispari
    1547                    ;*      Loop source line                 : 103
    1548                    ;*      Loop opening brace source line   : 103
    1549                    ;*      Loop closing brace source line   : 106
    1550                    ;*      Known Minimum Trip Count         : 1                    
    1551                    ;*      Known Max Trip Count Factor      : 1
    1552                    ;*      Loop Carried Dependency Bound(^) : 14
    1553                    ;*      Unpartitioned Resource Bound     : 2
    1554                    ;*      Partitioned Resource Bound(*)    : 2
    1555                    ;*      Resource Partition:
    1556                    ;*                                A-side   B-side
    1557                    ;*      .L units                     0        0     
    1558                    ;*      .S units                     1        1     
    1559                    ;*      .D units                     2*       2*    
    1560                    ;*      .M units                     0        0     
    1561                    ;*      .X cross paths               0        0     
    1562                    ;*      .T address paths             2*       2*    
    1563                    ;*      Long read paths              0        0     
    1564                    ;*      Long write paths             0        0     
    1565                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1566                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    1567                    ;*      Bound(.L .S .LS)             1        1     
    1568                    ;*      Bound(.L .S .D .LS .LSD)     1        1     
    1569                    ;*
    1570                    ;*      Searching for software pipeline schedule at ...
    1571                    ;*         ii = 14 Schedule found with 2 iterations in parallel
    1572                    ;*
    1573                    ;*      Register Usage Table:
    1574                    ;*          +-----------------------------------------------------------------+
    1575                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1576                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1577                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1578                    ;*          |--------------------------------+--------------------------------|
    1579                    ;*       0: |    **                          |     **                         |
    1580                    ;*       1: |    **                          |     **                         |
    1581                    ;*       2: |    **                          |     **                         |
    1582                    ;*       3: |    **                          |     **                         |
    1583                    ;*       4: |    **                          |     **                         |
    1584                    ;*       5: |    **                          |    ***                         |
    1585                    ;*       6: |    **                          |    ***                         |
    1586                    ;*       7: |    **                          |     **                         |
    1587                    ;*       8: |    **                          |     **                         |
    1588                    ;*       9: |    **                          |     **                         |
    1589                    ;*      10: |    **                          |     **                         |
    1590                    ;*      11: |    **                          |     **                         |
    1591                    ;*      12: |   ***                          |     **                         |
    1592                    ;*      13: |   ***                          |     **                         |
    1593                    ;*          +-----------------------------------------------------------------+
    1594                    ;*
    1595                    ;*      Done
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   30

    1596                    ;*
    1597                    ;*      Loop will be splooped
    1598                    ;*      Collapsed epilog stages       : 0
    1599                    ;*      Collapsed prolog stages       : 0
    1600                    ;*      Minimum required memory pad   : 0 bytes
    1601                    ;*
    1602                    ;*      Minimum safe trip count       : 1
    1603                    ;*      Min. prof. trip count  (est.) : 15
    1604                    ;*
    1605                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1606                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1607                    ;*
    1608                    ;*
    1609                    ;*      Total cycles (est.)         : 14 + trip_cnt * 14        
    1610                    ;*----------------------------------------------------------------------------*
    1611                    ;*       SETUP CODE
    1612                    ;*
    1613                    ;*                  MV              B6,B5
    1614                    ;*                  MV              A5,A4
    1615                    ;*
    1616                    ;*        SINGLE SCHEDULED ITERATION
    1617                    ;*
    1618                    ;*        $C$C252:
    1619                    ;*   0              LDHU    .D2T2   *B6++,B4          ; |104|  ^ 
    1620                    ;*   1              NOP             4
    1621                    ;*   5              EXTU    .S2     B4,17,17,B4       ; |104|  ^ 
    1622                    ;*   6              STH     .D2T2   B4,*B5++          ; |104|  ^ 
    1623                    ;*   7              LDHU    .D1T1   *A5++,A3          ; |105|  ^ 
    1624                    ;*   8              NOP             4
    1625                    ;*  12              EXTU    .S1     A3,17,17,A3       ; |105|  ^ 
    1626                    ;*  13              STH     .D1T1   A3,*A4++          ; |105|  ^ 
    1627                    ;*     ||           SPBR            $C$C252
    1628                    ;*  14              NOP             9
    1629                    ;*  28              ; BRANCHCC OCCURS {$C$C252}       ; |103| 
    1630                    ;*----------------------------------------------------------------------------*
    1631 00000260           $C$L3:    ; PIPED LOOP PROLOG
    1632                    ;          EXCLUSIVE CPU CYCLES: 15
    1633                    
    1634 00000260     4ee7             SPLOOPD 14      ;28               ; (P) 
    1635 00000262     ce5d  ||         LDW     .D2T1   *+SP(72),A5
    1636 00000264     daef  ||         MVC     .S2     B5,ILC
    1637 00000266     d247  ||         MV      .L2X    A4,B6
    1638                    
    1639                    ;** --------------------------------------------------------------------------*
    1640 00000268           $C$L4:    ; PIPED LOOP KERNEL
    1641 00000268           $C$DW$L$VLIB_disparity_SAD16_d$14$B:
    1642                    ;          EXCLUSIVE CPU CYCLES: 14
    1643                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1644 00000268     1f4d             LDHU    .D2T2   *B6++,B4          ; |104| (P) <0,0>  ^ 
    1645 0000026a     6c6e             NOP             4
    1646                    
    1647 0000026c     6ce6             SPMASK          D1,L2
    1648 00000270 0214fa41  ||         ADDAH   .D1     A5,A7,A4
    1649 0000026e     b247  ||         MV      .L2X    A4,B5
    1650 00000274 0212310a  ||         EXTU    .S2     B4,17,17,B4       ; |104| (P) <0,5>  ^ 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   31

    1651                    
    1652 00000278     2c67             SPMASK          L1
    1653 0000027a     a246  ||         MV      .L1     A4,A5
    1654 00000280     1ec5  ||         STH     .D2T2   B4,*B5++          ; |104| (P) <0,6>  ^ 
    1655                    
    1656                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1657 00000282     0ebc             LDHU    .D1T1   *A5++,A3          ; |105| (P) <0,7>  ^ 
    1658 00000284 00006000             NOP             4
    1659 00000288 018e3108             EXTU    .S1     A3,17,17,A3       ; |105| (P) <0,12>  ^ 
    1660 0000028c     0e34             STH     .D1T1   A3,*A4++          ; |105| (P) <0,13>  ^ 
    1661 0000028e     1c66             SPKERNEL 0,0
    1662 00000290           $C$DW$L$VLIB_disparity_SAD16_d$14$E:
    1663                    ;** --------------------------------------------------------------------------*
    1664 00000290           $C$L5:    ; PIPED LOOP EPILOG
    1665                    ;          EXCLUSIVE CPU CYCLES: 1
    1666 00000290 00000000             NOP             1
    1667                    ;** --------------------------------------------------------------------------*
    1668 00000294           $C$L6:    
    1669                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1670 00000294           $C$DW$L$VLIB_disparity_SAD16_d$16$B:
    1671                    ;          EXCLUSIVE CPU CYCLES: 7
    1672                    ;**     -----------------------g9:
    1673                    ;** 102 -----------------------    ++j;
    1674                    ;** 102 -----------------------    if ( L$1 = L$1-1 ) goto g6;
    1675                    
    1676 00000294     ec01             SUB     .L2     B0,1,B0           ; |102| 
    1677 00000296     2760  ||         ADD     .L1     1,A6,A6           ; |102| 
    1678                    
    1679                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 10
    1680 00000298 2fe6a120     [ B0]   BNOP    .S1     $C$L2,5           ; |102| 
    1681                               ; BRANCHCC OCCURS {$C$L2}         ; |102| 
    1682 000002a0           $C$DW$L$VLIB_disparity_SAD16_d$16$E:
    1683                    ;** --------------------------------------------------------------------------*
    1684 000002a0           $C$L7:    
    1685 000002a0           $C$DW$L$VLIB_disparity_SAD16_d$17$B:
    1686                    ;          EXCLUSIVE CPU CYCLES: 7
    1687                    ;**     -----------------------g10:
    1688                    ;** 111 -----------------------    memset((void *)pDisparity, 0, outSize);
    1689                    ;** 112 -----------------------    if ( !padWidth ) goto g13;
    1690                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1691 000002a0     cecd             LDW     .D2T1   *+SP(88),A4       ; |111| 
    1692                    $C$DW$213       .dwtag  DW_TAG_TI_branch
    1693                            .dwattr $C$DW$213, DW_AT_low_pc(0x00)
    1694                            .dwattr $C$DW$213, DW_AT_name("memset")
    1695                            .dwattr $C$DW$213, DW_AT_TI_call
    1696                    
    1697 000002a4 10000013!            CALLP   .S2     memset,B3
    1698 000002a2     8e6d  ||         LDW     .D2T1   *+SP(64),A6
    1699 000002a8     0627  ||         ZERO    .L2     B4                ; |111| 
    1700                    
    1701 000002aa           $C$RL11:   ; CALL OCCURS {memset} {0}        ; |111| 
    1702 000002aa           $C$DW$L$VLIB_disparity_SAD16_d$17$E:
    1703                    ;** --------------------------------------------------------------------------*
    1704 000002aa           $C$DW$L$VLIB_disparity_SAD16_d$18$B:
    1705                    ;          EXCLUSIVE CPU CYCLES: 11
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   32

    1706 000002aa     ed8d             LDW     .D2T1   *+SP(60),A0       ; |111| 
    1707 000002ac     6c6e             NOP             4
    1708                    
    1709 000002ae     a63a     [!A0]   BNOP    .S1     $C$L11,5          ; |112| 
    1710 000002b0 c1be82e5  || [ A0]   LDW     .D2T1   *+SP(80),A3       ; |112| 
    1711 000002b4 c68013a3  || [ A0]   MVC     .S2X    A0,ILC
    1712 000002b8     0a66  || [ A0]   ZERO    .L1     A4
    1713                    
    1714                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1715                               ; BRANCHCC OCCURS {$C$L11}        ; |112| 
    1716 000002c0           $C$DW$L$VLIB_disparity_SAD16_d$18$E:
    1717                    ;** --------------------------------------------------------------------------*
    1718                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1719 000002c0           $C$DW$L$VLIB_disparity_SAD16_d$19$B:
    1720                    ;**     -----------------------    K$140 = 0x7fffffffu;
    1721                    ;**     -----------------------    U$142 = pMinCost;
    1722                    ;** 112 -----------------------    L$3 = padWidth;
    1723                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1724                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    1725                    ;**     -----------------------g12:
    1726                    ;** 112 -----------------------    *U$142++ = K$140;
    1727                    ;** 112 -----------------------    if ( L$3 = L$3-1 ) goto g12;
    1728 000002c0           $C$DW$L$VLIB_disparity_SAD16_d$19$E:
    1729                    ;*----------------------------------------------------------------------------*
    1730                    ;*   SOFTWARE PIPELINE INFORMATION
    1731                    ;*
    1732                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispari
    1733                    ;*      Loop source line                 : 112
    1734                    ;*      Loop opening brace source line   : 112
    1735                    ;*      Loop closing brace source line   : 112
    1736                    ;*      Known Minimum Trip Count         : 1                    
    1737                    ;*      Known Max Trip Count Factor      : 1
    1738                    ;*      Loop Carried Dependency Bound(^) : 0
    1739                    ;*      Unpartitioned Resource Bound     : 1
    1740                    ;*      Partitioned Resource Bound(*)    : 1
    1741                    ;*      Resource Partition:
    1742                    ;*                                A-side   B-side
    1743                    ;*      .L units                     0        0     
    1744                    ;*      .S units                     0        0     
    1745                    ;*      .D units                     1*       0     
    1746                    ;*      .M units                     0        0     
    1747                    ;*      .X cross paths               0        0     
    1748                    ;*      .T address paths             1*       0     
    1749                    ;*      Long read paths              0        0     
    1750                    ;*      Long write paths             0        0     
    1751                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    1752                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    1753                    ;*      Bound(.L .S .LS)             0        0     
    1754                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    1755                    ;*
    1756                    ;*      Searching for software pipeline schedule at ...
    1757                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    1758                    ;*
    1759                    ;*      Register Usage Table:
    1760                    ;*          +-----------------------------------------------------------------+
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   33

    1761                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    1762                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    1763                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    1764                    ;*          |--------------------------------+--------------------------------|
    1765                    ;*       0: |   **                           |                                |
    1766                    ;*          +-----------------------------------------------------------------+
    1767                    ;*
    1768                    ;*      Done
    1769                    ;*
    1770                    ;*      Loop will be splooped
    1771                    ;*      Collapsed epilog stages       : 0
    1772                    ;*      Collapsed prolog stages       : 0
    1773                    ;*      Minimum required memory pad   : 0 bytes
    1774                    ;*
    1775                    ;*      Minimum safe trip count       : 1
    1776                    ;*      Min. prof. trip count  (est.) : 2
    1777                    ;*
    1778                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    1779                    ;*      Mem bank perf. penalty (est.) : 0.0%
    1780                    ;*
    1781                    ;*
    1782                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    1783                    ;*----------------------------------------------------------------------------*
    1784                    ;*        SINGLE SCHEDULED ITERATION
    1785                    ;*
    1786                    ;*        $C$C225:
    1787                    ;*   0              STW     .D1T1   A4,*A3++          ; |112| 
    1788                    ;*     ||           SPBR            $C$C225
    1789                    ;*   1              NOP             1
    1790                    ;*   2              ; BRANCHCC OCCURS {$C$C225}       ; |112| 
    1791                    ;*----------------------------------------------------------------------------*
    1792 000002c0           $C$L8:    ; PIPED LOOP PROLOG
    1793                    ;          EXCLUSIVE CPU CYCLES: 2
    1794                    
    1795 000002c0 00038001             SPLOOP  1       ;2                ; (P) 
    1796 000002c4 02101e88  ||         SET     .S1     A4,0x0,0x1e,A4
    1797                    
    1798                    ;** --------------------------------------------------------------------------*
    1799 000002c8           $C$L9:    ; PIPED LOOP KERNEL
    1800 000002c8           $C$DW$L$VLIB_disparity_SAD16_d$21$B:
    1801                    ;          EXCLUSIVE CPU CYCLES: 1
    1802 000002c8 020c3674             STW     .D1T1   A4,*A3++          ; |112| (P) <0,0> 
    1803 000002cc 08034000             SPKERNEL 1,0
    1804 000002d0           $C$DW$L$VLIB_disparity_SAD16_d$21$E:
    1805                    ;** --------------------------------------------------------------------------*
    1806 000002d0           $C$L10:    ; PIPED LOOP EPILOG
    1807                    ;          EXCLUSIVE CPU CYCLES: 1
    1808                    ;** --------------------------------------------------------------------------*
    1809 000002d0           $C$L11:    
    1810                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1811 000002d0           $C$DW$L$VLIB_disparity_SAD16_d$23$B:
    1812                    ;          EXCLUSIVE CPU CYCLES: 13
    1813                    ;**     -----------------------g13:
    1814                    ;** 114 -----------------------    v$1 = prm;
    1815                    ;** 117 -----------------------    d = (*U$12).minDisp;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   34

    1816                    ;** 117 -----------------------    if ( d > (*U$12).maxDisp ) goto g16;
    1817                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1818 000002d0 01ace264             LDW     .D1T1   *+A11(28),A3      ; |117| 
    1819                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1820 000002d4 052cc264             LDW     .D1T1   *+A11(24),A10     ; |117| 
    1821                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1822 000002d8     fcdd             LDW     .D2T2   *+SP(28),B5       ; |114| 
    1823 000002da     4c6e             NOP             3
    1824                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1825 000002e0 000d48f8             CMPGT   .L1     A10,A3,A0         ; |117| 
    1826                    
    1827 000002e4 d1ac8265     [!A0]   LDW     .D1T1   *+A11(16),A3
    1828 000002e8 c0001910  || [ A0]   B       .S1     $C$L13            ; |117| 
    1829                    
    1830 000002ec dfbd62e4     [!A0]   LDW     .D2T1   *+SP(44),A31
    1831 000002f0 df3da2e4     [!A0]   LDW     .D2T1   *+SP(52),A30
    1832 000002f4     2c6e             NOP             2
    1833 000002f6     35c1             ADD     .L2X    1,A3,B4
    1834                               ; BRANCHCC OCCURS {$C$L13}        ; |117| 
    1835 00000300           $C$DW$L$VLIB_disparity_SAD16_d$23$E:
    1836                    ;** --------------------------------------------------------------------------*
    1837 00000300           $C$DW$L$VLIB_disparity_SAD16_d$24$B:
    1838                    ;          EXCLUSIVE CPU CYCLES: 9
    1839                    ;**     -----------------------    C$25 = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
    1840                    ;**     -----------------------    U$170 = &pRight[C$25-d];
    1841                    ;**     -----------------------    U$171 = &pLeft[C$25];
    1842                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1843                    
    1844 00000300 027c9803             MPY32   .M2X    A31,B4,B4
    1845 00000304 01bd02e4  ||         LDW     .D2T1   *+SP(32),A3
    1846                    
    1847 00000308 0fbe42e7             LDW     .D2T2   *+SP(72),B31
    1848 0000030c 05341fda  ||         MV      .L2X    A13,B10           ; |120| 
    1849                    
    1850 00000310 0ebe22e4             LDW     .D2T1   *+SP(68),A29
    1851                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 12
    1852 00000314 02bde2e4             LDW     .D2T1   *+SP(60),A5       ; |120| 
    1853                    
    1854 00000318 0378907b             ADD     .L2X    A30,B4,B6
    1855 0000031c 043ec2e6  ||         LDW     .D2T2   *+SP(88),B8       ; |120| 
    1856                    
    1857 00000320 0213d079             ADD     .L1X    A30,B4,A4         ; Define a twin register
    1858 00000324 0228d0fb  ||         SUB     .L2X    B6,A10,B4
    1859 00000328     9eed  ||         LDW     .D2T2   *+SP(80),B6       ; |120| 
    1860                    
    1861 0000032c 05fc9a42             ADDAH   .D2     B31,B4,B11
    1862 0000032a     72b0  ||         ADD     .L1X    B5,A3,A3          ; |120| 
    1863                    
    1864 00000338 022c0fda             MV      .L2     B11,B4            ; |120| 
    1865 00000334 07749a41  ||         ADDAH   .D1     A29,A4,A14
    1866 00000330 043ea2e5  ||         LDW     .D2T1   *+SP(84),A8       ; |120| 
    1867                    
    1868 00000340 020cc264             LDW     .D1T1   *+A3(24),A4       ; |120| 
    1869 00000344           $C$DW$L$VLIB_disparity_SAD16_d$24$E:
    1870                    ;*----------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   35

    1871                    ;*   SOFTWARE PIPELINE INFORMATION
    1872                    ;*      Disqualified loop: Loop contains a call
    1873                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    1874                    ;*----------------------------------------------------------------------------*
    1875 00000344           $C$L12:    
    1876 00000344           $C$DW$L$VLIB_disparity_SAD16_d$25$B:
    1877                    ;          EXCLUSIVE CPU CYCLES: 10
    1878                    ;**     -----------------------g15:
    1879                    ;** 120 -----------------------    C$24 = U$11+v$1;
    1880                    ;** 120 -----------------------    VLIB_disparity_SAD_firstRow16_cn(U$171, U$170, ((unsigned)d-(unsign
    1881                    ;** 117 -----------------------    v$1 = prm;
    1882                    ;** 117 -----------------------    --U$170;
    1883                    ;** 117 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g15;
    1884 00000344 060d0266             LDW     .D1T2   *+A3(32),B12      ; |120| 
    1885 00000348 060c8264             LDW     .D1T1   *+A3(16),A12      ; |120| 
    1886 0000034c     ee3d             LDW     .D2T1   *+SP(76),A3       ; |120| 
    1887 0000034e     0c6e             NOP             1
    1888                    $C$DW$214       .dwtag  DW_TAG_TI_branch
    1889                            .dwattr $C$DW$214, DW_AT_low_pc(0x04)
    1890                            .dwattr $C$DW$214, DW_AT_name("VLIB_disparity_SAD_firstRow16_cn")
    1891                            .dwattr $C$DW$214, DW_AT_TI_call
    1892                    
    1893 00000350 021140f9             SUB     .L1     A10,A4,A4         ; |120| 
    1894 00000354 00000010! ||         CALL    .S1     VLIB_disparity_SAD_firstRow16_cn ; |120| 
    1895                    
    1896 00000358 0210a800             MPY32   .M1     A5,A4,A4          ; |120| 
    1897 00000360 01834162             ADDKPC  .S2     $C$RL12,B3,2      ; |120| 
    1898                    
    1899 00000364 030c9c41             ADDAW   .D1     A3,A4,A6          ; |120| 
    1900 00000368 02380fd8  ||         MV      .L1     A14,A4            ; |120| 
    1901                    
    1902 0000036c           $C$RL12:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow16_cn} {0}  ; |120| 
    1903 0000036c           $C$DW$L$VLIB_disparity_SAD16_d$25$E:
    1904                    ;** --------------------------------------------------------------------------*
    1905 0000036c           $C$DW$L$VLIB_disparity_SAD16_d$26$B:
    1906                    ;          EXCLUSIVE CPU CYCLES: 12
    1907                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1908 0000036c 01ace264             LDW     .D1T1   *+A11(28),A3      ; |117| 
    1909 00000370 05afc05a             SUB     .L2     B11,2,B11         ; |117| 
    1910 00000374 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |117| 
    1911 00000378 05282058             ADD     .L1     1,A10,A10         ; |117| 
    1912 0000037c 00000000             NOP             1
    1913                    
    1914 00000380 00286af9             CMPLT   .L1     A3,A10,A0         ; |117| 
    1915 00000384     8d3d  ||         LDW     .D2T1   *+SP(32),A3
    1916                    
    1917 00000386     18ba     [!A0]   B       .S1     $C$L12            ; |117| 
    1918 00000388 d22c0fdb  || [!A0]   MV      .L2     B11,B4            ; |120| 
    1919 0000038c d2bde2e4  || [!A0]   LDW     .D2T1   *+SP(60),A5       ; |120| 
    1920                    
    1921                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 12
    1922 00000390 d33e82e6     [!A0]   LDW     .D2T2   *+SP(80),B6       ; |120| 
    1923 00000394 d43ea2e4     [!A0]   LDW     .D2T1   *+SP(84),A8       ; |120| 
    1924 00000398 d43ec2e6     [!A0]   LDW     .D2T2   *+SP(88),B8       ; |120| 
    1925 000003a0 01947078             ADD     .L1X    B5,A3,A3          ; |120| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   36

    1926 000003a4 d20cc264     [!A0]   LDW     .D1T1   *+A3(24),A4       ; |120| 
    1927                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 11
    1928                               ; BRANCHCC OCCURS {$C$L12}        ; |117| 
    1929 000003a8           $C$DW$L$VLIB_disparity_SAD16_d$26$E:
    1930                    ;** --------------------------------------------------------------------------*
    1931 000003a8           $C$L13:    
    1932 000003a8           $C$DW$L$VLIB_disparity_SAD16_d$27$B:
    1933                    ;          EXCLUSIVE CPU CYCLES: 12
    1934                    ;**     -----------------------g16:
    1935                    ;** 130 -----------------------    if ( outHeight < 2u ) goto g25;
    1936 000003a8     cdbd             LDW     .D2T1   *+SP(56),A3
    1937 000003aa     6c6e             NOP             4
    1938                    
    1939 000003ac 000c49d9             CMPLTU  .L1     A3,2,A0           ; |130| 
    1940 000003b0     fdc1  ||         SUB     .L2X    A3,1,B4           ; |132| 
    1941 000003b2     ed3d  ||         LDW     .D2T1   *+SP(44),A3       ; |132| 
    1942                    
    1943                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    1944 000003b4 c0f66120     [ A0]   BNOP    .S1     $C$L21,3          ; |130| 
    1945 000003b8 d1bf22f4     [!A0]   STW     .D2T1   A3,*+SP(100)
    1946 000003c0     8d3d             LDW     .D2T1   *+SP(32),A3
    1947                               ; BRANCHCC OCCURS {$C$L21}        ; |130| 
    1948 000003c2           $C$DW$L$VLIB_disparity_SAD16_d$27$E:
    1949                    ;** --------------------------------------------------------------------------*
    1950 000003c2           $C$DW$L$VLIB_disparity_SAD16_d$28$B:
    1951                    ;          EXCLUSIVE CPU CYCLES: 10
    1952                    ;**     -----------------------    U$182 = wsDiv2;
    1953                    ;** 132 -----------------------    L$4 = outHeight-1u;
    1954                    ;** 130 -----------------------    y = 1;
    1955                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    1956                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    1957                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    1958 000003c2     bd45             STW     .D2T2   B4,*+SP(36)       ; |132| 
    1959 000003c4 0fbd62e4             LDW     .D2T1   *+SP(44),A31
    1960                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    1961 000003c8 0784a358             MVK     .L1     0x1,A15           ; |130| 
    1962                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    1963 000003cc 0ebda2e4             LDW     .D2T1   *+SP(52),A29      ; |132| 
    1964 000003d0     72d0             ADD     .L1X    B5,A3,A5          ; |132| 
    1965 000003d2     80cc             LDW     .D1T1   *+A5(16),A4       ; |132| 
    1966 000003d4 0f3f22e4             LDW     .D2T1   *+SP(100),A30
    1967 000003d8 01bfe078             ADD     .L1     A31,A15,A3        ; |132| 
    1968 000003e0 00002000             NOP             2
    1969 000003e4           $C$DW$L$VLIB_disparity_SAD16_d$28$E:
    1970                    ;** --------------------------------------------------------------------------*
    1971                    ;**   BEGIN LOOP $C$L14
    1972                    ;** --------------------------------------------------------------------------*
    1973 000003e4           $C$L14:    
    1974                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    1975 000003e4           $C$DW$L$VLIB_disparity_SAD16_d$29$B:
    1976                    ;          EXCLUSIVE CPU CYCLES: 12
    1977                    ;**     -----------------------g18:
    1978                    ;** 132 -----------------------    U$155 = U$11+v$1;
    1979                    ;** 132 -----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$155).width+U$182+maxDispIdx;
    1980                    ;** 133 -----------------------    idxOut = y*padWidth;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   37

    1981                    ;** 136 -----------------------    if ( !padWidth ) goto g21;
    1982                    
    1983 000003e4 020c8801             MPY32   .M1     A4,A3,A4          ; |132| 
    1984 000003e8     edbd  ||         LDW     .D2T1   *+SP(60),A3       ; |132| 
    1985                    
    1986 000003ea     4c6e             NOP             3
    1987                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    1988 000003ec 0313c078             ADD     .L1     A30,A4,A6         ; |132| 
    1989                    
    1990 000003f8     01c6             MV      .L1     A3,A0             ; |133| 
    1991 000003f4 03bc6801  ||         MPY32   .M1     A3,A15,A7         ; |133| 
    1992 000003f0 031ba1e1  ||         ADD     .S1     A29,A6,A6         ; |132| 
    1993                    
    1994 00000408     a33a     [!A0]   BNOP    .S1     $C$L18,5          ; |136| 
    1995 00000400 c68c13a3  || [ A0]   MVC     .S2X    A3,ILC
    1996 00000404 c1be82e5  || [ A0]   LDW     .D2T1   *+SP(80),A3       ; |136| 
    1997 000003fa     0a66  || [ A0]   ZERO    .L1     A4
    1998                    
    1999                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2000                               ; BRANCHCC OCCURS {$C$L18}        ; |136| 
    2001 0000040a           $C$DW$L$VLIB_disparity_SAD16_d$29$E:
    2002                    ;** --------------------------------------------------------------------------*
    2003                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2004 0000040a           $C$DW$L$VLIB_disparity_SAD16_d$30$B:
    2005                    ;**     -----------------------    K$140 = 0x7fffffffu;
    2006                    ;**     -----------------------    U$142 = pMinCost;
    2007                    ;** 136 -----------------------    L$5 = padWidth;
    2008                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2009                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2010                    ;**     -----------------------g20:
    2011                    ;** 136 -----------------------    *U$142++ = K$140;
    2012                    ;** 136 -----------------------    if ( L$5 = L$5-1 ) goto g20;
    2013 0000040a           $C$DW$L$VLIB_disparity_SAD16_d$30$E:
    2014                    ;*----------------------------------------------------------------------------*
    2015                    ;*   SOFTWARE PIPELINE INFORMATION
    2016                    ;*
    2017                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispari
    2018                    ;*      Loop source line                 : 136
    2019                    ;*      Loop opening brace source line   : 136
    2020                    ;*      Loop closing brace source line   : 136
    2021                    ;*      Known Minimum Trip Count         : 1                    
    2022                    ;*      Known Max Trip Count Factor      : 1
    2023                    ;*      Loop Carried Dependency Bound(^) : 0
    2024                    ;*      Unpartitioned Resource Bound     : 1
    2025                    ;*      Partitioned Resource Bound(*)    : 1
    2026                    ;*      Resource Partition:
    2027                    ;*                                A-side   B-side
    2028                    ;*      .L units                     0        0     
    2029                    ;*      .S units                     0        0     
    2030                    ;*      .D units                     1*       0     
    2031                    ;*      .M units                     0        0     
    2032                    ;*      .X cross paths               0        0     
    2033                    ;*      .T address paths             1*       0     
    2034                    ;*      Long read paths              0        0     
    2035                    ;*      Long write paths             0        0     
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   38

    2036                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2037                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2038                    ;*      Bound(.L .S .LS)             0        0     
    2039                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2040                    ;*
    2041                    ;*      Searching for software pipeline schedule at ...
    2042                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2043                    ;*
    2044                    ;*      Register Usage Table:
    2045                    ;*          +-----------------------------------------------------------------+
    2046                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2047                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2048                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2049                    ;*          |--------------------------------+--------------------------------|
    2050                    ;*       0: |   **                           |                                |
    2051                    ;*          +-----------------------------------------------------------------+
    2052                    ;*
    2053                    ;*      Done
    2054                    ;*
    2055                    ;*      Loop will be splooped
    2056                    ;*      Collapsed epilog stages       : 0
    2057                    ;*      Collapsed prolog stages       : 0
    2058                    ;*      Minimum required memory pad   : 0 bytes
    2059                    ;*
    2060                    ;*      Minimum safe trip count       : 1
    2061                    ;*      Min. prof. trip count  (est.) : 2
    2062                    ;*
    2063                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2064                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2065                    ;*
    2066                    ;*
    2067                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2068                    ;*----------------------------------------------------------------------------*
    2069                    ;*        SINGLE SCHEDULED ITERATION
    2070                    ;*
    2071                    ;*        $C$C199:
    2072                    ;*   0              STW     .D1T1   A4,*A3++          ; |136| 
    2073                    ;*     ||           SPBR            $C$C199
    2074                    ;*   1              NOP             1
    2075                    ;*   2              ; BRANCHCC OCCURS {$C$C199}       ; |136| 
    2076                    ;*----------------------------------------------------------------------------*
    2077 0000040a           $C$L15:    ; PIPED LOOP PROLOG
    2078                    ;          EXCLUSIVE CPU CYCLES: 2
    2079                    
    2080 0000040a     0c66             SPLOOP  1       ;2                ; (P) 
    2081 0000040c 02101e88  ||         SET     .S1     A4,0x0,0x1e,A4
    2082                    
    2083                    ;** --------------------------------------------------------------------------*
    2084 00000410           $C$L16:    ; PIPED LOOP KERNEL
    2085 00000410           $C$DW$L$VLIB_disparity_SAD16_d$32$B:
    2086                    ;          EXCLUSIVE CPU CYCLES: 1
    2087 00000410 020c3674             STW     .D1T1   A4,*A3++          ; |136| (P) <0,0> 
    2088 00000414 08034000             SPKERNEL 1,0
    2089 00000418           $C$DW$L$VLIB_disparity_SAD16_d$32$E:
    2090                    ;** --------------------------------------------------------------------------*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   39

    2091 00000418           $C$L17:    ; PIPED LOOP EPILOG
    2092                    ;          EXCLUSIVE CPU CYCLES: 1
    2093                    ;** --------------------------------------------------------------------------*
    2094 00000418           $C$L18:    
    2095                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2096 00000418           $C$DW$L$VLIB_disparity_SAD16_d$34$B:
    2097                    ;          EXCLUSIVE CPU CYCLES: 13
    2098                    ;**     -----------------------g21:
    2099                    ;** 138 -----------------------    d = (*U$155).minDisp;
    2100                    ;** 138 -----------------------    if ( d > (*U$155).maxDisp ) goto g24;
    2101                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2102 00000418 0714c264             LDW     .D1T1   *+A5(24),A14      ; |138| 
    2103                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2104 00000420     e0bc             LDW     .D1T1   *+A5(28),A3       ; |138| 
    2105 00000422     cecd             LDW     .D2T1   *+SP(88),A4
    2106 00000424     4c6e             NOP             3
    2107                    
    2108 00000428 000dc8f8             CMPGT   .L1     A14,A3,A0         ; |138| 
    2109 00000426     ae3d  ||         LDW     .D2T1   *+SP(68),A3
    2110                    
    2111 00000430     e72a     [ A0]   BNOP    .S1     $C$L20,5          ; |138| 
    2112 0000042c dfbe42e7  || [!A0]   LDW     .D2T2   *+SP(72),B31
    2113                    
    2114                               ; BRANCHCC OCCURS {$C$L20}        ; |138| 
    2115 00000432           $C$DW$L$VLIB_disparity_SAD16_d$34$E:
    2116                    ;** --------------------------------------------------------------------------*
    2117 00000432           $C$DW$L$VLIB_disparity_SAD16_d$35$B:
    2118                    ;          EXCLUSIVE CPU CYCLES: 3
    2119                    ;**     -----------------------    U$170 = &pRight[idxIn-d];
    2120                    ;**     -----------------------    U$171 = &pLeft[idxIn];
    2121                    ;**     -----------------------    U$197 = &pDisparity[idxOut];
    2122                    ;**     -----------------------    K$207 = &cycles[0];
    2123                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2124                    
    2125 00000432     9707             MV      .L2X    A14,B4
    2126 00000438     83b0  ||         ADD     .L1     A4,A7,A3
    2127 00000434 020cda41  ||         ADDAH   .D1     A3,A6,A4
    2128                    
    2129 00000440 0290d2fa             SUB     .L2X    A6,B4,B5
    2130 0000043a     8f45  ||         STW     .D2T1   A4,*+SP(96)
    2131                    
    2132 00000448 058c1fda             MV      .L2X    A3,B11
    2133 00000444 067cba43  ||         ADDAH   .D2     B31,B5,B12
    2134                    
    2135 0000044c           $C$DW$L$VLIB_disparity_SAD16_d$35$E:
    2136                    ;*----------------------------------------------------------------------------*
    2137                    ;*   SOFTWARE PIPELINE INFORMATION
    2138                    ;*      Disqualified loop: Loop contains a call
    2139                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2140                    ;*      Disqualified loop: Loop contains a call
    2141                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2142                    ;*      Disqualified loop: Loop contains a call
    2143                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2144                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2145                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   40

    2146                    ;*      Disqualified loop: Loop contains a call
    2147                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2148                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2149                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2150                    ;*      Disqualified loop: Loop contains a call
    2151                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2152                    ;*----------------------------------------------------------------------------*
    2153 0000044c           $C$L19:    
    2154 0000044c           $C$DW$L$VLIB_disparity_SAD16_d$36$B:
    2155                    ;          EXCLUSIVE CPU CYCLES: 6
    2156                    ;**     -----------------------g23:
    2157                    ;** 137 -----------------------    act_kernel = 0;  // [15]
    2158                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
    2159                    ;** 143 -----------------------    initStack(getSP());  // [15]
    2160                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
    2161                    ;** 141 -----------------------    VLIB_disparity_SAD16(U$171, U$170, ((unsigned)d-(unsigned)(*U$12).m
    2162                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
    2163                    ;** 153 -----------------------    end_count = v$2;  // [16]
    2164                    ;** 156 -----------------------    C$23 = act_kernel;  // [16]
    2165                    ;** 156 -----------------------    *((C$23<<3)+K$207) = *((C$23<<3)+K$207)+(v$2-(beg_count+overhead));
    2166                    ;** 159 -----------------------    setStackDepth();  // [16]
    2167                    ;** 138 -----------------------    v$1 = prm;
    2168                    ;** 138 -----------------------    --U$170;
    2169                    ;** 138 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g23;
    2170                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2171                    $C$DW$215       .dwtag  DW_TAG_TI_branch
    2172                            .dwattr $C$DW$215, DW_AT_low_pc(0x00)
    2173                            .dwattr $C$DW$215, DW_AT_name("VLIB_cache_inval")
    2174                            .dwattr $C$DW$215, DW_AT_TI_call
    2175 0000044c 00000010!            CALL    .S1     VLIB_cache_inval  ; |140| 
    2176 00000450 0280002a!            MVKL    .S2     act_kernel,B5
    2177 00000454 0280006a!            MVKH    .S2     act_kernel,B5
    2178                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 13
    2179 00000458     0627             ZERO    .L2     B4                ; |137| 
    2180 0000045a     10c5             STW     .D2T2   B4,*B5            ; |137| 
    2181                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2182 00000460 01810162             ADDKPC  .S2     $C$RL13,B3,0      ; |140| 
    2183                    $C$RL13:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    2184                    $C$DW$L$VLIB_disparity_SAD16_d$36$E:
    2185                    ;** --------------------------------------------------------------------------*
    2186                    $C$DW$L$VLIB_disparity_SAD16_d$37$B:
    2187                    ;          EXCLUSIVE CPU CYCLES: 55
    2188                    $C$DW$216       .dwtag  DW_TAG_TI_branch
    2189                            .dwattr $C$DW$216, DW_AT_low_pc(0x00)
    2190                            .dwattr $C$DW$216, DW_AT_name("getSP")
    2191                            .dwattr $C$DW$216, DW_AT_TI_call
    2192 00000464 10000012!            CALLP   .S2     getSP,B3
    2193                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2194                    $C$RL14:   ; CALL OCCURS {getSP} {0}         ; |143| 
    2195                    $C$DW$217       .dwtag  DW_TAG_TI_branch
    2196                            .dwattr $C$DW$217, DW_AT_low_pc(0x00)
    2197                            .dwattr $C$DW$217, DW_AT_name("initStack")
    2198                            .dwattr $C$DW$217, DW_AT_TI_call
    2199 00000468 10000012!            CALLP   .S2     initStack,B3
    2200 0000046c           $C$RL15:   ; CALL OCCURS {initStack} {0}     ; |143| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   41

    2201                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2202 0000046c 022803e2             MVC     .S2     TSCL,B4           ; |146| 
    2203 00000470 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    2204                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 14
    2205 00000474 01acc264             LDW     .D1T1   *+A11(24),A3      ; |141| 
    2206 00000478 0fbde2e4             LDW     .D2T1   *+SP(60),A31      ; |141| 
    2207 0000047c 0300002a!            MVKL    .S2     beg_count,B6
    2208 00000480 0300006a!            MVKH    .S2     beg_count,B6
    2209 00000484 052c8266             LDW     .D1T2   *+A11(16),B10     ; |141| 
    2210                    
    2211 00000488 020dc0f9             SUB     .L1     A14,A3,A4         ; |141| 
    2212 0000048c 01be62e4  ||         LDW     .D2T1   *+SP(76),A3       ; |141| 
    2213                    
    2214 00000490 0213e800             MPY32   .M1     A31,A4,A4         ; |141| 
    2215                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2216 00000494     1145             STDW    .D2T2   B5:B4,*B6         ; |146| 
    2217                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 14
    2218 00000496     9eed             LDW     .D2T2   *+SP(80),B6       ; |141| 
    2219                    
    2220 00000498 062d0265             LDW     .D1T1   *+A11(32),A12     ; |141| 
    2221 000004a0 04381fda  ||         MV      .L2X    A14,B8            ; |141| 
    2222                    
    2223                    $C$DW$218       .dwtag  DW_TAG_TI_branch
    2224                            .dwattr $C$DW$218, DW_AT_low_pc(0x00)
    2225                            .dwattr $C$DW$218, DW_AT_name("VLIB_disparity_SAD16")
    2226                            .dwattr $C$DW$218, DW_AT_TI_call
    2227                    
    2228 000004a4 10000013!            CALLP   .S2     VLIB_disparity_SAD16,B3
    2229 000004a8 030c9c41  ||         ADDAW   .D1     A3,A4,A6          ; |141| 
    2230 000004ac     8f4d  ||         LDW     .D2T1   *+SP(96),A4       ; |141| 
    2231 000004ae     8607  ||         MV      .L2     B12,B4            ; |141| 
    2232 000004b0 042c1fd9  ||         MV      .L1X    B11,A8            ; |141| 
    2233 000004b4 053406a0  ||         MV      .S1     A13,A10           ; |141| 
    2234                    
    2235 000004b8           $C$RL16:   ; CALL OCCURS {VLIB_disparity_SAD16} {0}  ; |141| 
    2236                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 15
    2237 000004b8 022803e2             MVC     .S2     TSCL,B4           ; |153| 
    2238 000004c0 02ac03e2             MVC     .S2     TSCH,B5           ; |153| 
    2239 000004c4 0300002a!            MVKL    .S2     overhead,B6
    2240                    
    2241 000004c8 01800029!            MVKL    .S1     act_kernel,A3
    2242 000004cc 0380002a! ||         MVKL    .S2     beg_count,B7
    2243                    
    2244 000004d0 01800069!            MVKH    .S1     act_kernel,A3
    2245 000004d4 0380006a! ||         MVKH    .S2     beg_count,B7
    2246                    
    2247 000004d8 040c0265             LDW     .D1T1   *A3,A8            ; |156| 
    2248 000004dc 0300006b! ||         MVKH    .S2     overhead,B6
    2249 000004e0 041c03e6  ||         LDDW    .D2T2   *B7,B9:B8         ; |156| 
    2250                    
    2251                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 15
    2252 000004e4 081803e6             LDDW    .D2T2   *B6,B17:B16       ; |156| 
    2253 000004e8 0f800028!            MVKL    .S1     cycles,A31
    2254 000004ec 0f800068!            MVKH    .S1     cycles,A31
    2255 000004f0 00000000             NOP             1
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   42

    2256 000004f4 037d0b64             LDDW    .D1T1   *+A31[A8],A7:A6   ; |156| 
    2257 000004f8 0322057a             ADDU    .L2     B16,B8,B7:B6      ; |156| 
    2258 000004fc 0444e07a             ADD     .L2     B7,B17,B8         ; |156| 
    2259                    
    2260 00000500 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    2261 00000504 031885fa  ||         SUBU    .L2     B4,B6,B7:B6       ; |156| 
    2262                    
    2263 00000508 0fa0a0fb             SUB     .L2     B5,B8,B31         ; |156| 
    2264 0000050c 039f184a  ||         EXT     .S2     B7,24,24,B7       ; |156| 
    2265                    
    2266 00000510 0218d579             ADDU    .L1X    A6,B6,A5:A4       ; |156| 
    2267 00000514 031fe07a  ||         ADD     .L2     B31,B7,B6         ; |156| 
    2268                    
    2269 00000518     a3b0             ADD     .L1     A5,A7,A3          ; |156| 
    2270                    
    2271 0000051a     7350             ADD     .L1X    A3,B6,A5          ; |156| 
    2272 00000520 01800029! ||         MVKL    .S1     cycles,A3
    2273 00000524 0800002a! ||         MVKL    .S2     end_count,B16
    2274                    
    2275 00000528 01800069!            MVKH    .S1     cycles,A3
    2276 0000052c 0800006a! ||         MVKH    .S2     end_count,B16
    2277                    
    2278                    $C$DW$219       .dwtag  DW_TAG_TI_branch
    2279                            .dwattr $C$DW$219, DW_AT_low_pc(0x00)
    2280                            .dwattr $C$DW$219, DW_AT_name("setStackDepth")
    2281                            .dwattr $C$DW$219, DW_AT_TI_call
    2282                    
    2283 00000530 10000013!            CALLP   .S2     setStackDepth,B3
    2284 00000534 020d0b45  ||         STDW    .D1T1   A5:A4,*+A3[A8]    ; |156| 
    2285 00000538 024003c6  ||         STDW    .D2T2   B5:B4,*B16        ; |153| 
    2286                    
    2287                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 15
    2288 0000053c           $C$RL17:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    2289 0000053c           $C$DW$L$VLIB_disparity_SAD16_d$37$E:
    2290                    ;** --------------------------------------------------------------------------*
    2291 0000053c           $C$DW$L$VLIB_disparity_SAD16_d$38$B:
    2292                    ;          EXCLUSIVE CPU CYCLES: 12
    2293                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2294 0000053c 01ace264             LDW     .D1T1   *+A11(28),A3      ; |138| 
    2295 00000540 0633c05a             SUB     .L2     B12,2,B12         ; |138| 
    2296 00000544 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |138| 
    2297 00000548 07382058             ADD     .L1     1,A14,A14         ; |138| 
    2298 0000054c 00000000             NOP             1
    2299 00000550 00386af8             CMPLT   .L1     A3,A14,A0         ; |138| 
    2300 00000554 df86a120     [!A0]   BNOP    .S1     $C$L19,5          ; |138| 
    2301                               ; BRANCHCC OCCURS {$C$L19}        ; |138| 
    2302 00000558           $C$DW$L$VLIB_disparity_SAD16_d$38$E:
    2303                    ;** --------------------------------------------------------------------------*
    2304 00000558           $C$L20:    
    2305 00000558           $C$DW$L$VLIB_disparity_SAD16_d$39$B:
    2306                    ;          EXCLUSIVE CPU CYCLES: 12
    2307                    ;**     -----------------------g24:
    2308                    ;** 130 -----------------------    ++y;
    2309                    ;** 130 -----------------------    if ( L$4 = L$4-1 ) goto g18;
    2310 00000558     bd4d             LDW     .D2T2   *+SP(36),B4
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   43

    2311 0000055a     8d3d             LDW     .D2T1   *+SP(32),A3
    2312                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2313 00000560 07bc2058             ADD     .L1     1,A15,A15         ; |130| 
    2314 00000564     2c6e             NOP             2
    2315                    
    2316 00000566     fe00             SUB     .L1X    B4,1,A0           ; |130| 
    2317 00000568     ee41  ||         SUB     .L2     B4,1,B4           ; |130| 
    2318                    
    2319 00000570 cfbd62e4     [ A0]   LDW     .D2T1   *+SP(44),A31
    2320 0000056c cfffd091  || [ A0]   B       .S1     $C$L14            ; |130| 
    2321 0000056a     72d0  ||         ADD     .L1X    B5,A3,A5          ; |132| 
    2322                    
    2323                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2324 00000574 c2148264     [ A0]   LDW     .D1T1   *+A5(16),A4       ; |132| 
    2325                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2326 00000578 023d22f6             STW     .D2T2   B4,*+SP(36)       ; |130| 
    2327                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2328 00000580 cebda2e4     [ A0]   LDW     .D2T1   *+SP(52),A29      ; |132| 
    2329 00000584 cf3f22e4     [ A0]   LDW     .D2T1   *+SP(100),A30
    2330 00000588 c1bfe078     [ A0]   ADD     .L1     A31,A15,A3        ; |132| 
    2331                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 13
    2332                               ; BRANCHCC OCCURS {$C$L14}        ; |130| 
    2333 0000058c           $C$DW$L$VLIB_disparity_SAD16_d$39$E:
    2334                    ;** --------------------------------------------------------------------------*
    2335 0000058c           $C$L21:    
    2336 0000058c           $C$DW$L$VLIB_disparity_SAD16_d$40$B:
    2337                    ;          EXCLUSIVE CPU CYCLES: 7
    2338                    ;**     -----------------------g25:
    2339                    ;** 155 -----------------------    memset((void *)pDisparity_cn, 0, outSize);
    2340                    ;** 156 -----------------------    if ( !padWidth ) goto g28;
    2341                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 15
    2342 0000058c     eecd             LDW     .D2T1   *+SP(92),A4       ; |155| 
    2343                    $C$DW$220       .dwtag  DW_TAG_TI_branch
    2344                            .dwattr $C$DW$220, DW_AT_low_pc(0x00)
    2345                            .dwattr $C$DW$220, DW_AT_name("memset")
    2346                            .dwattr $C$DW$220, DW_AT_TI_call
    2347                    
    2348 00000590 10000013!            CALLP   .S2     memset,B3
    2349 0000058e     8e6d  ||         LDW     .D2T1   *+SP(64),A6
    2350 00000594     0627  ||         ZERO    .L2     B4                ; |155| 
    2351                    
    2352 00000596           $C$RL18:   ; CALL OCCURS {memset} {0}        ; |155| 
    2353 00000596           $C$DW$L$VLIB_disparity_SAD16_d$40$E:
    2354                    ;** --------------------------------------------------------------------------*
    2355 00000596           $C$DW$L$VLIB_disparity_SAD16_d$41$B:
    2356                    ;          EXCLUSIVE CPU CYCLES: 11
    2357 00000596     ed8d             LDW     .D2T1   *+SP(60),A0       ; |155| 
    2358 00000598     6c6e             NOP             4
    2359                    
    2360 000005a8     a33a     [!A0]   BNOP    .S1     $C$L25,5          ; |156| 
    2361 000005a0 c1be82e5  || [ A0]   LDW     .D2T1   *+SP(80),A3       ; |156| 
    2362 000005a4 c68013a3  || [ A0]   MVC     .S2X    A0,ILC
    2363 0000059a     0a66  || [ A0]   ZERO    .L1     A4
    2364                    
    2365                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 15
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   44

    2366                               ; BRANCHCC OCCURS {$C$L25}        ; |156| 
    2367 000005aa           $C$DW$L$VLIB_disparity_SAD16_d$41$E:
    2368                    ;** --------------------------------------------------------------------------*
    2369                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 15
    2370 000005aa           $C$DW$L$VLIB_disparity_SAD16_d$42$B:
    2371                    ;**     -----------------------    K$140 = 0x7fffffffu;
    2372                    ;**     -----------------------    U$142 = pMinCost;
    2373                    ;** 156 -----------------------    L$6 = padWidth;
    2374                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2375                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2376                    ;**     -----------------------g27:
    2377                    ;** 156 -----------------------    *U$142++ = K$140;
    2378                    ;** 156 -----------------------    if ( L$6 = L$6-1 ) goto g27;
    2379 000005aa           $C$DW$L$VLIB_disparity_SAD16_d$42$E:
    2380                    ;*----------------------------------------------------------------------------*
    2381                    ;*   SOFTWARE PIPELINE INFORMATION
    2382                    ;*
    2383                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispari
    2384                    ;*      Loop source line                 : 156
    2385                    ;*      Loop opening brace source line   : 156
    2386                    ;*      Loop closing brace source line   : 156
    2387                    ;*      Known Minimum Trip Count         : 1                    
    2388                    ;*      Known Max Trip Count Factor      : 1
    2389                    ;*      Loop Carried Dependency Bound(^) : 0
    2390                    ;*      Unpartitioned Resource Bound     : 1
    2391                    ;*      Partitioned Resource Bound(*)    : 1
    2392                    ;*      Resource Partition:
    2393                    ;*                                A-side   B-side
    2394                    ;*      .L units                     0        0     
    2395                    ;*      .S units                     0        0     
    2396                    ;*      .D units                     1*       0     
    2397                    ;*      .M units                     0        0     
    2398                    ;*      .X cross paths               0        0     
    2399                    ;*      .T address paths             1*       0     
    2400                    ;*      Long read paths              0        0     
    2401                    ;*      Long write paths             0        0     
    2402                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2403                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2404                    ;*      Bound(.L .S .LS)             0        0     
    2405                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2406                    ;*
    2407                    ;*      Searching for software pipeline schedule at ...
    2408                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2409                    ;*
    2410                    ;*      Register Usage Table:
    2411                    ;*          +-----------------------------------------------------------------+
    2412                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2413                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2414                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2415                    ;*          |--------------------------------+--------------------------------|
    2416                    ;*       0: |   **                           |                                |
    2417                    ;*          +-----------------------------------------------------------------+
    2418                    ;*
    2419                    ;*      Done
    2420                    ;*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   45

    2421                    ;*      Loop will be splooped
    2422                    ;*      Collapsed epilog stages       : 0
    2423                    ;*      Collapsed prolog stages       : 0
    2424                    ;*      Minimum required memory pad   : 0 bytes
    2425                    ;*
    2426                    ;*      Minimum safe trip count       : 1
    2427                    ;*      Min. prof. trip count  (est.) : 2
    2428                    ;*
    2429                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2430                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2431                    ;*
    2432                    ;*
    2433                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2434                    ;*----------------------------------------------------------------------------*
    2435                    ;*        SINGLE SCHEDULED ITERATION
    2436                    ;*
    2437                    ;*        $C$C173:
    2438                    ;*   0              STW     .D1T1   A4,*A3++          ; |156| 
    2439                    ;*     ||           SPBR            $C$C173
    2440                    ;*   1              NOP             1
    2441                    ;*   2              ; BRANCHCC OCCURS {$C$C173}       ; |156| 
    2442                    ;*----------------------------------------------------------------------------*
    2443 000005aa           $C$L22:    ; PIPED LOOP PROLOG
    2444                    ;          EXCLUSIVE CPU CYCLES: 2
    2445                    
    2446 000005aa     0c66             SPLOOP  1       ;2                ; (P) 
    2447 000005ac 02101e88  ||         SET     .S1     A4,0x0,0x1e,A4
    2448                    
    2449                    ;** --------------------------------------------------------------------------*
    2450 000005b0           $C$L23:    ; PIPED LOOP KERNEL
    2451 000005b0           $C$DW$L$VLIB_disparity_SAD16_d$44$B:
    2452                    ;          EXCLUSIVE CPU CYCLES: 1
    2453 000005b0 020c3674             STW     .D1T1   A4,*A3++          ; |156| (P) <0,0> 
    2454 000005b4 08034000             SPKERNEL 1,0
    2455 000005b8           $C$DW$L$VLIB_disparity_SAD16_d$44$E:
    2456                    ;** --------------------------------------------------------------------------*
    2457 000005b8           $C$L24:    ; PIPED LOOP EPILOG
    2458                    ;          EXCLUSIVE CPU CYCLES: 1
    2459                    ;** --------------------------------------------------------------------------*
    2460 000005b8           $C$L25:    
    2461                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 15
    2462 000005b8           $C$DW$L$VLIB_disparity_SAD16_d$46$B:
    2463                    ;          EXCLUSIVE CPU CYCLES: 13
    2464                    ;**     -----------------------g28:
    2465                    ;** 158 -----------------------    v$1 = prm;
    2466                    ;** 161 -----------------------    d = (*U$12).minDisp;
    2467                    ;** 161 -----------------------    if ( d > (*U$12).maxDisp ) goto g31;
    2468                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 16
    2469 000005b8 01ace264             LDW     .D1T1   *+A11(28),A3      ; |161| 
    2470                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 16
    2471 000005c0 052cc264             LDW     .D1T1   *+A11(24),A10     ; |161| 
    2472                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 15
    2473 000005c4     fcdd             LDW     .D2T2   *+SP(28),B5       ; |158| 
    2474 000005c6     4c6e             NOP             3
    2475                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 16
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   46

    2476 000005c8 000d48f8             CMPGT   .L1     A10,A3,A0         ; |161| 
    2477                    
    2478 000005cc d1ac8265     [!A0]   LDW     .D1T1   *+A11(16),A3
    2479 000005d0 c0001a10  || [ A0]   B       .S1     $C$L27            ; |161| 
    2480                    
    2481 000005d4 dfbd62e4     [!A0]   LDW     .D2T1   *+SP(44),A31
    2482 000005d8 df3da2e4     [!A0]   LDW     .D2T1   *+SP(52),A30
    2483 000005e0     2c6e             NOP             2
    2484 000005e2     35c1             ADD     .L2X    1,A3,B4
    2485                               ; BRANCHCC OCCURS {$C$L27}        ; |161| 
    2486 000005e4           $C$DW$L$VLIB_disparity_SAD16_d$46$E:
    2487                    ;** --------------------------------------------------------------------------*
    2488 000005e4           $C$DW$L$VLIB_disparity_SAD16_d$47$B:
    2489                    ;          EXCLUSIVE CPU CYCLES: 9
    2490                    ;**     -----------------------    C$22 = ((*U$12).width+1u)*wsDiv2+maxDispIdx;
    2491                    ;**     -----------------------    U$170 = &pRight[C$22-d];
    2492                    ;**     -----------------------    U$171 = &pLeft[C$22];
    2493                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2494                    
    2495 000005e4 037c9803             MPY32   .M2X    A31,B4,B6
    2496 000005e8 01bd02e4  ||         LDW     .D2T1   *+SP(32),A3
    2497                    
    2498 000005ec 0fbe42e7             LDW     .D2T2   *+SP(72),B31
    2499 000005f0 05341fda  ||         MV      .L2X    A13,B10           ; |164| 
    2500                    
    2501 000005f4 0ebe22e4             LDW     .D2T1   *+SP(68),A29
    2502                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 16
    2503 000005f8 02bde2e4             LDW     .D2T1   *+SP(60),A5       ; |164| 
    2504                    
    2505 00000600 0278d07b             ADD     .L2X    A30,B6,B4
    2506 00000604 043ee2e6  ||         LDW     .D2T2   *+SP(92),B8       ; |164| 
    2507                    
    2508 00000608 021bd079             ADD     .L1X    A30,B6,A4         ; Define a twin register
    2509 0000060c 032890fb  ||         SUB     .L2X    B4,A10,B6
    2510 00000610 043ea2e4  ||         LDW     .D2T1   *+SP(84),A8       ; |164| 
    2511                    
    2512 00000614 05fcda43             ADDAH   .D2     B31,B6,B11
    2513 00000618     72b0  ||         ADD     .L1X    B5,A3,A3          ; |164| 
    2514                    
    2515 0000061a     8587             MV      .L2     B11,B4            ; |164| 
    2516 00000620 07749a41  ||         ADDAH   .D1     A29,A4,A14
    2517 00000624 033e82e6  ||         LDW     .D2T2   *+SP(80),B6       ; |164| 
    2518                    
    2519 00000628 020cc264             LDW     .D1T1   *+A3(24),A4       ; |164| 
    2520 0000062c           $C$DW$L$VLIB_disparity_SAD16_d$47$E:
    2521                    ;*----------------------------------------------------------------------------*
    2522                    ;*   SOFTWARE PIPELINE INFORMATION
    2523                    ;*      Disqualified loop: Loop contains a call
    2524                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2525                    ;*----------------------------------------------------------------------------*
    2526 0000062c           $C$L26:    
    2527 0000062c           $C$DW$L$VLIB_disparity_SAD16_d$48$B:
    2528                    ;          EXCLUSIVE CPU CYCLES: 10
    2529                    ;**     -----------------------g30:
    2530                    ;** 164 -----------------------    C$21 = U$11+v$1;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   47

    2531                    ;** 164 -----------------------    VLIB_disparity_SAD_firstRow16_cn(U$171, U$170, ((unsigned)d-(unsign
    2532                    ;** 161 -----------------------    v$1 = prm;
    2533                    ;** 161 -----------------------    --U$170;
    2534                    ;** 161 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g30;
    2535 0000062c 060d0266             LDW     .D1T2   *+A3(32),B12      ; |164| 
    2536 00000630 060c8264             LDW     .D1T1   *+A3(16),A12      ; |164| 
    2537 00000634     ee3d             LDW     .D2T1   *+SP(76),A3       ; |164| 
    2538 00000636     0c6e             NOP             1
    2539                    $C$DW$221       .dwtag  DW_TAG_TI_branch
    2540                            .dwattr $C$DW$221, DW_AT_low_pc(0x04)
    2541                            .dwattr $C$DW$221, DW_AT_name("VLIB_disparity_SAD_firstRow16_cn")
    2542                            .dwattr $C$DW$221, DW_AT_TI_call
    2543                    
    2544 00000638 021140f9             SUB     .L1     A10,A4,A4         ; |164| 
    2545 00000640 00000010! ||         CALL    .S1     VLIB_disparity_SAD_firstRow16_cn ; |164| 
    2546                    
    2547 00000644 0210a800             MPY32   .M1     A5,A4,A4          ; |164| 
    2548 00000648 01854162             ADDKPC  .S2     $C$RL19,B3,2      ; |164| 
    2549                    
    2550 0000064c 030c9c41             ADDAW   .D1     A3,A4,A6          ; |164| 
    2551 00000650 02380fd8  ||         MV      .L1     A14,A4            ; |164| 
    2552                    
    2553 00000654           $C$RL19:   ; CALL OCCURS {VLIB_disparity_SAD_firstRow16_cn} {0}  ; |164| 
    2554 00000654           $C$DW$L$VLIB_disparity_SAD16_d$48$E:
    2555                    ;** --------------------------------------------------------------------------*
    2556 00000654           $C$DW$L$VLIB_disparity_SAD16_d$49$B:
    2557                    ;          EXCLUSIVE CPU CYCLES: 12
    2558                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 16
    2559 00000654 01ace264             LDW     .D1T1   *+A11(28),A3      ; |161| 
    2560 00000658 05afc05a             SUB     .L2     B11,2,B11         ; |161| 
    2561 0000065c 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |161| 
    2562 00000660 05282058             ADD     .L1     1,A10,A10         ; |161| 
    2563 00000664     0c6e             NOP             1
    2564                    
    2565 00000668 00286af8             CMPLT   .L1     A3,A10,A0         ; |161| 
    2566 00000666     8d3d  ||         LDW     .D2T1   *+SP(32),A3
    2567                    
    2568 0000066c dffff991     [!A0]   B       .S1     $C$L26            ; |161| 
    2569 00000670 d22c0fdb  || [!A0]   MV      .L2     B11,B4            ; |164| 
    2570 00000674 d2bde2e4  || [!A0]   LDW     .D2T1   *+SP(60),A5       ; |164| 
    2571                    
    2572                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 16
    2573 00000678 d33e82e6     [!A0]   LDW     .D2T2   *+SP(80),B6       ; |164| 
    2574 00000680 d43ea2e4     [!A0]   LDW     .D2T1   *+SP(84),A8       ; |164| 
    2575 00000684 d43ee2e6     [!A0]   LDW     .D2T2   *+SP(92),B8       ; |164| 
    2576 00000688 01947078             ADD     .L1X    B5,A3,A3          ; |164| 
    2577 0000068c d20cc264     [!A0]   LDW     .D1T1   *+A3(24),A4       ; |164| 
    2578                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 16
    2579                               ; BRANCHCC OCCURS {$C$L26}        ; |161| 
    2580 00000690           $C$DW$L$VLIB_disparity_SAD16_d$49$E:
    2581                    ;** --------------------------------------------------------------------------*
    2582 00000690           $C$L27:    
    2583 00000690           $C$DW$L$VLIB_disparity_SAD16_d$50$B:
    2584                    ;          EXCLUSIVE CPU CYCLES: 12
    2585                    ;**     -----------------------g31:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   48

    2586                    ;** 174 -----------------------    if ( outHeight < 2u ) goto g40;
    2587 00000690     cdbd             LDW     .D2T1   *+SP(56),A3
    2588 00000692     6c6e             NOP             4
    2589                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2590 00000694 000c49d8             CMPLTU  .L1     A3,2,A0           ; |174| 
    2591                    
    2592 00000698 c0fa8121     [ A0]   BNOP    .S1     $C$L35,4          ; |174| 
    2593 000006a0 d20ff05b  || [!A0]   SUB     .L2X    A3,1,B4           ; |176| 
    2594 000006a4 01bd62e4  ||         LDW     .D2T1   *+SP(44),A3       ; |176| 
    2595                    
    2596 000006a8 d1bf02f4     [!A0]   STW     .D2T1   A3,*+SP(96)
    2597                               ; BRANCHCC OCCURS {$C$L35}        ; |174| 
    2598 000006ac           $C$DW$L$VLIB_disparity_SAD16_d$50$E:
    2599                    ;** --------------------------------------------------------------------------*
    2600 000006ac           $C$DW$L$VLIB_disparity_SAD16_d$51$B:
    2601                    ;          EXCLUSIVE CPU CYCLES: 11
    2602                    ;**     -----------------------    U$182 = wsDiv2;
    2603                    ;** 176 -----------------------    L$7 = outHeight-1u;
    2604                    ;** 174 -----------------------    y = 1;
    2605                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2606                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2607 000006ac 01bd02e4             LDW     .D2T1   *+SP(32),A3
    2608 000006b0 0fbd62e4             LDW     .D2T1   *+SP(44),A31
    2609                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2610 000006b4 023d22f6             STW     .D2T2   B4,*+SP(36)       ; |176| 
    2611                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2612 000006b8 0784a358             MVK     .L1     0x1,A15           ; |174| 
    2613                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2614 000006bc 02bda2e4             LDW     .D2T1   *+SP(52),A5       ; |176| 
    2615 000006c0     72f0             ADD     .L1X    B5,A3,A7          ; |176| 
    2616 000006c2     81cc             LDW     .D1T1   *+A7(16),A4       ; |176| 
    2617 000006c4 0f3f02e4             LDW     .D2T1   *+SP(96),A30
    2618 000006c8 01bfe078             ADD     .L1     A31,A15,A3        ; |176| 
    2619 000006cc 00002000             NOP             2
    2620 000006d0           $C$DW$L$VLIB_disparity_SAD16_d$51$E:
    2621                    ;** --------------------------------------------------------------------------*
    2622                    ;**   BEGIN LOOP $C$L28
    2623                    ;** --------------------------------------------------------------------------*
    2624 000006d0           $C$L28:    
    2625                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2626 000006d0           $C$DW$L$VLIB_disparity_SAD16_d$52$B:
    2627                    ;          EXCLUSIVE CPU CYCLES: 12
    2628                    ;**     -----------------------g33:
    2629                    ;** 176 -----------------------    U$155 = U$11+v$1;
    2630                    ;** 176 -----------------------    idxIn = ((unsigned)y+wsDiv2)*(*U$155).width+U$182+maxDispIdx;
    2631                    ;** 177 -----------------------    idxOut = y*padWidth;
    2632                    ;** 180 -----------------------    if ( !padWidth ) goto g36;
    2633                    
    2634 000006d0 018c8801             MPY32   .M1     A4,A3,A3          ; |176| 
    2635 000006d4     edcd  ||         LDW     .D2T1   *+SP(60),A4       ; |176| 
    2636                    
    2637 000006d6     4c6e             NOP             3
    2638                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2639 000006d8 018fc078             ADD     .L1     A30,A3,A3         ; |176| 
    2640                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   49

    2641 000006e0     0246             MV      .L1     A4,A0             ; |177| 
    2642 000006e2     a1da  ||         ADD     .S1     A5,A3,A5          ; |176| 
    2643 000006e4 033c8800  ||         MPY32   .M1     A4,A15,A6         ; |177| 
    2644                    
    2645 000006e8 d014a121     [!A0]   BNOP    .S1     $C$L32,5          ; |180| 
    2646 000006ec c69013a3  || [ A0]   MVC     .S2X    A4,ILC
    2647 000006f0 c1be82e5  || [ A0]   LDW     .D2T1   *+SP(80),A3       ; |180| 
    2648 000006f4     0a66  || [ A0]   ZERO    .L1     A4
    2649                    
    2650                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 18
    2651                               ; BRANCHCC OCCURS {$C$L32}        ; |180| 
    2652 000006f6           $C$DW$L$VLIB_disparity_SAD16_d$52$E:
    2653                    ;** --------------------------------------------------------------------------*
    2654                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 18
    2655 000006f6           $C$DW$L$VLIB_disparity_SAD16_d$53$B:
    2656                    ;**     -----------------------    K$140 = 0x7fffffffu;
    2657                    ;**     -----------------------    U$142 = pMinCost;
    2658                    ;** 180 -----------------------    L$8 = padWidth;
    2659                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    2660                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    2661                    ;**     -----------------------g35:
    2662                    ;** 180 -----------------------    *U$142++ = K$140;
    2663                    ;** 180 -----------------------    if ( L$8 = L$8-1 ) goto g35;
    2664 000006f6           $C$DW$L$VLIB_disparity_SAD16_d$53$E:
    2665                    ;*----------------------------------------------------------------------------*
    2666                    ;*   SOFTWARE PIPELINE INFORMATION
    2667                    ;*
    2668                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispari
    2669                    ;*      Loop source line                 : 180
    2670                    ;*      Loop opening brace source line   : 180
    2671                    ;*      Loop closing brace source line   : 180
    2672                    ;*      Known Minimum Trip Count         : 1                    
    2673                    ;*      Known Max Trip Count Factor      : 1
    2674                    ;*      Loop Carried Dependency Bound(^) : 0
    2675                    ;*      Unpartitioned Resource Bound     : 1
    2676                    ;*      Partitioned Resource Bound(*)    : 1
    2677                    ;*      Resource Partition:
    2678                    ;*                                A-side   B-side
    2679                    ;*      .L units                     0        0     
    2680                    ;*      .S units                     0        0     
    2681                    ;*      .D units                     1*       0     
    2682                    ;*      .M units                     0        0     
    2683                    ;*      .X cross paths               0        0     
    2684                    ;*      .T address paths             1*       0     
    2685                    ;*      Long read paths              0        0     
    2686                    ;*      Long write paths             0        0     
    2687                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    2688                    ;*      Addition ops (.LSD)          0        0     (.L or .S or .D unit)
    2689                    ;*      Bound(.L .S .LS)             0        0     
    2690                    ;*      Bound(.L .S .D .LS .LSD)     1*       0     
    2691                    ;*
    2692                    ;*      Searching for software pipeline schedule at ...
    2693                    ;*         ii = 1  Schedule found with 2 iterations in parallel
    2694                    ;*
    2695                    ;*      Register Usage Table:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   50

    2696                    ;*          +-----------------------------------------------------------------+
    2697                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    2698                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    2699                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    2700                    ;*          |--------------------------------+--------------------------------|
    2701                    ;*       0: |   **                           |                                |
    2702                    ;*          +-----------------------------------------------------------------+
    2703                    ;*
    2704                    ;*      Done
    2705                    ;*
    2706                    ;*      Loop will be splooped
    2707                    ;*      Collapsed epilog stages       : 0
    2708                    ;*      Collapsed prolog stages       : 0
    2709                    ;*      Minimum required memory pad   : 0 bytes
    2710                    ;*
    2711                    ;*      Minimum safe trip count       : 1
    2712                    ;*      Min. prof. trip count  (est.) : 2
    2713                    ;*
    2714                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.000, max 0.000 }
    2715                    ;*      Mem bank perf. penalty (est.) : 0.0%
    2716                    ;*
    2717                    ;*
    2718                    ;*      Total cycles (est.)         : 1 + trip_cnt * 1        
    2719                    ;*----------------------------------------------------------------------------*
    2720                    ;*        SINGLE SCHEDULED ITERATION
    2721                    ;*
    2722                    ;*        $C$C147:
    2723                    ;*   0              STW     .D1T1   A4,*A3++          ; |180| 
    2724                    ;*     ||           SPBR            $C$C147
    2725                    ;*   1              NOP             1
    2726                    ;*   2              ; BRANCHCC OCCURS {$C$C147}       ; |180| 
    2727                    ;*----------------------------------------------------------------------------*
    2728 000006f6           $C$L29:    ; PIPED LOOP PROLOG
    2729                    ;          EXCLUSIVE CPU CYCLES: 2
    2730                    
    2731 000006f6     0c66             SPLOOP  1       ;2                ; (P) 
    2732 000006f8 02101e88  ||         SET     .S1     A4,0x0,0x1e,A4
    2733                    
    2734                    ;** --------------------------------------------------------------------------*
    2735 00000700           $C$L30:    ; PIPED LOOP KERNEL
    2736 00000700           $C$DW$L$VLIB_disparity_SAD16_d$55$B:
    2737                    ;          EXCLUSIVE CPU CYCLES: 1
    2738 00000700 020c3674             STW     .D1T1   A4,*A3++          ; |180| (P) <0,0> 
    2739 00000704 08034000             SPKERNEL 1,0
    2740 00000708           $C$DW$L$VLIB_disparity_SAD16_d$55$E:
    2741                    ;** --------------------------------------------------------------------------*
    2742 00000708           $C$L31:    ; PIPED LOOP EPILOG
    2743                    ;          EXCLUSIVE CPU CYCLES: 1
    2744                    ;** --------------------------------------------------------------------------*
    2745 00000708           $C$L32:    
    2746                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 18
    2747 00000708           $C$DW$L$VLIB_disparity_SAD16_d$57$B:
    2748                    ;          EXCLUSIVE CPU CYCLES: 13
    2749                    ;**     -----------------------g36:
    2750                    ;** 182 -----------------------    d = (*U$155).minDisp;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   51

    2751                    ;** 182 -----------------------    if ( d > (*U$155).maxDisp ) goto g39;
    2752                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 18
    2753 00000708 071cc264             LDW     .D1T1   *+A7(24),A14      ; |182| 
    2754                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 18
    2755 0000070c     e1bc             LDW     .D1T1   *+A7(28),A3       ; |182| 
    2756 0000070e     ae4d             LDW     .D2T1   *+SP(68),A4
    2757 00000710     4c6e             NOP             3
    2758                    
    2759 00000714 000dc8f8             CMPGT   .L1     A14,A3,A0         ; |182| 
    2760 00000712     eebd  ||         LDW     .D2T1   *+SP(92),A3
    2761                    
    2762 00000718 c0a2a121     [ A0]   BNOP    .S1     $C$L34,5          ; |182| 
    2763 00000720 dfbe42e6  || [!A0]   LDW     .D2T2   *+SP(72),B31
    2764                    
    2765                               ; BRANCHCC OCCURS {$C$L34}        ; |182| 
    2766 00000724           $C$DW$L$VLIB_disparity_SAD16_d$57$E:
    2767                    ;** --------------------------------------------------------------------------*
    2768 00000724           $C$DW$L$VLIB_disparity_SAD16_d$58$B:
    2769                    ;          EXCLUSIVE CPU CYCLES: 3
    2770                    ;**     -----------------------    U$170 = &pRight[idxIn-d];
    2771                    ;**     -----------------------    U$171 = &pLeft[idxIn];
    2772                    ;**     -----------------------    U$227 = &pDisparity_cn[idxOut];
    2773                    ;**     -----------------------    K$207 = &cycles[0];
    2774                    ;**     -----------------------    #pragma LOOP_FLAGS(5120u)
    2775                    
    2776 00000724     9707             MV      .L2X    A14,B4
    2777 00000726     6340  ||         ADD     .L1     A3,A6,A4
    2778 00000728 0190ba40  ||         ADDAH   .D1     A4,A5,A3
    2779                    
    2780 0000072c 0290b2fb             SUB     .L2X    A5,B4,B5
    2781 00000730     8e35  ||         STW     .D2T1   A3,*+SP(64)
    2782                    
    2783 00000732     7647             MV      .L2X    A4,B11
    2784 00000734 067cba42  ||         ADDAH   .D2     B31,B5,B12
    2785                    
    2786 00000738           $C$DW$L$VLIB_disparity_SAD16_d$58$E:
    2787                    ;*----------------------------------------------------------------------------*
    2788                    ;*   SOFTWARE PIPELINE INFORMATION
    2789                    ;*      Disqualified loop: Loop contains a call
    2790                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2791                    ;*      Disqualified loop: Loop contains a call
    2792                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2793                    ;*      Disqualified loop: Loop contains a call
    2794                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2795                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2796                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2797                    ;*      Disqualified loop: Loop contains a call
    2798                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2799                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2800                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2801                    ;*      Disqualified loop: Loop contains a call
    2802                    ;*      Disqualified loop: Loop contains non-pipelinable instructions
    2803                    ;*----------------------------------------------------------------------------*
    2804 00000738           $C$L33:    
    2805 00000738           $C$DW$L$VLIB_disparity_SAD16_d$59$B:
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   52

    2806                    ;          EXCLUSIVE CPU CYCLES: 6
    2807                    ;**     -----------------------g38:
    2808                    ;** 137 -----------------------    act_kernel = 1;  // [15]
    2809                    ;** 140 -----------------------    VLIB_cache_inval();  // [15]
    2810                    ;** 143 -----------------------    initStack(getSP());  // [15]
    2811                    ;** 146 -----------------------    beg_count = _itoll(TSCH, TSCL);  // [15]
    2812                    ;** 185 -----------------------    VLIB_disparity_SAD16_cn(U$171, U$170, ((unsigned)d-(unsigned)(*U$12
    2813                    ;** 153 -----------------------    v$2 = _itoll(TSCH, TSCL);  // [16]
    2814                    ;** 153 -----------------------    end_count = v$2;  // [16]
    2815                    ;** 156 -----------------------    C$20 = act_kernel;  // [16]
    2816                    ;** 156 -----------------------    *((C$20<<3)+K$207) = *((C$20<<3)+K$207)+(v$2-(beg_count+overhead));
    2817                    ;** 159 -----------------------    setStackDepth();  // [16]
    2818                    ;** 182 -----------------------    v$1 = prm;
    2819                    ;** 182 -----------------------    --U$170;
    2820                    ;** 182 -----------------------    if ( (*U$12).maxDisp >= (++d) ) goto g38;
    2821                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2822                    $C$DW$222       .dwtag  DW_TAG_TI_branch
    2823                            .dwattr $C$DW$222, DW_AT_low_pc(0x00)
    2824                            .dwattr $C$DW$222, DW_AT_name("VLIB_cache_inval")
    2825                            .dwattr $C$DW$222, DW_AT_TI_call
    2826 00000738 00000010!            CALL    .S1     VLIB_cache_inval  ; |140| 
    2827 00000740 0280002a!            MVKL    .S2     act_kernel,B5
    2828 00000744 0280006a!            MVKH    .S2     act_kernel,B5
    2829                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 13
    2830 00000748     2627             MVK     .L2     1,B4              ; |137| 
    2831 0000074a     10c5             STW     .D2T2   B4,*B5            ; |137| 
    2832                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2833 0000074c 01840162             ADDKPC  .S2     $C$RL20,B3,0      ; |140| 
    2834                    $C$RL20:   ; CALL OCCURS {VLIB_cache_inval} {0}  ; |140| 
    2835                    $C$DW$L$VLIB_disparity_SAD16_d$59$E:
    2836                    ;** --------------------------------------------------------------------------*
    2837                    $C$DW$L$VLIB_disparity_SAD16_d$60$B:
    2838                    ;          EXCLUSIVE CPU CYCLES: 55
    2839                    $C$DW$223       .dwtag  DW_TAG_TI_branch
    2840                            .dwattr $C$DW$223, DW_AT_low_pc(0x00)
    2841                            .dwattr $C$DW$223, DW_AT_name("getSP")
    2842                            .dwattr $C$DW$223, DW_AT_TI_call
    2843 00000750 10000012!            CALLP   .S2     getSP,B3
    2844                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2845                    $C$RL21:   ; CALL OCCURS {getSP} {0}         ; |143| 
    2846                    $C$DW$224       .dwtag  DW_TAG_TI_branch
    2847                            .dwattr $C$DW$224, DW_AT_low_pc(0x00)
    2848                            .dwattr $C$DW$224, DW_AT_name("initStack")
    2849                            .dwattr $C$DW$224, DW_AT_TI_call
    2850 00000754 10000012!            CALLP   .S2     initStack,B3
    2851 00000758           $C$RL22:   ; CALL OCCURS {initStack} {0}     ; |143| 
    2852                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2853 00000758 022803e2             MVC     .S2     TSCL,B4           ; |146| 
    2854 00000760 02ac03e2             MVC     .S2     TSCH,B5           ; |146| 
    2855                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 18
    2856 00000764 01acc264             LDW     .D1T1   *+A11(24),A3      ; |185| 
    2857 00000768 0fbde2e4             LDW     .D2T1   *+SP(60),A31      ; |185| 
    2858 0000076c 0300002a!            MVKL    .S2     beg_count,B6
    2859 00000770 0300006a!            MVKH    .S2     beg_count,B6
    2860 00000774 052c8266             LDW     .D1T2   *+A11(16),B10     ; |185| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   53

    2861                    
    2862 00000778 020dc0f9             SUB     .L1     A14,A3,A4         ; |185| 
    2863 0000077c 01be62e4  ||         LDW     .D2T1   *+SP(76),A3       ; |185| 
    2864                    
    2865 00000780 0213e800             MPY32   .M1     A31,A4,A4         ; |185| 
    2866                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 14
    2867 00000784     1145             STDW    .D2T2   B5:B4,*B6         ; |146| 
    2868                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 18
    2869 00000786     9eed             LDW     .D2T2   *+SP(80),B6       ; |185| 
    2870                    
    2871 00000788 062d0265             LDW     .D1T1   *+A11(32),A12     ; |185| 
    2872 0000078c 04381fda  ||         MV      .L2X    A14,B8            ; |185| 
    2873                    
    2874                    $C$DW$225       .dwtag  DW_TAG_TI_branch
    2875                            .dwattr $C$DW$225, DW_AT_low_pc(0x00)
    2876                            .dwattr $C$DW$225, DW_AT_name("VLIB_disparity_SAD16_cn")
    2877                            .dwattr $C$DW$225, DW_AT_TI_call
    2878                    
    2879 00000790 10000013!            CALLP   .S2     VLIB_disparity_SAD16_cn,B3
    2880 00000794 030c9c41  ||         ADDAW   .D1     A3,A4,A6          ; |185| 
    2881 00000798     8e4d  ||         LDW     .D2T1   *+SP(64),A4       ; |185| 
    2882 0000079a     8607  ||         MV      .L2     B12,B4            ; |185| 
    2883 000007a0 042c1fd9  ||         MV      .L1X    B11,A8            ; |185| 
    2884 000007a4 053406a0  ||         MV      .S1     A13,A10           ; |185| 
    2885                    
    2886 000007a8           $C$RL23:   ; CALL OCCURS {VLIB_disparity_SAD16_cn} {0}  ; |185| 
    2887                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 15
    2888 000007a8 022803e2             MVC     .S2     TSCL,B4           ; |153| 
    2889 000007ac 02ac03e2             MVC     .S2     TSCH,B5           ; |153| 
    2890 000007b0 0300002a!            MVKL    .S2     overhead,B6
    2891                    
    2892 000007b4 01800029!            MVKL    .S1     act_kernel,A3
    2893 000007b8 0380002a! ||         MVKL    .S2     beg_count,B7
    2894                    
    2895 000007bc 01800069!            MVKH    .S1     act_kernel,A3
    2896 000007c0 0380006a! ||         MVKH    .S2     beg_count,B7
    2897                    
    2898 000007c4 040c0265             LDW     .D1T1   *A3,A8            ; |156| 
    2899 000007c8 0300006b! ||         MVKH    .S2     overhead,B6
    2900 000007cc 041c03e6  ||         LDDW    .D2T2   *B7,B9:B8         ; |156| 
    2901                    
    2902                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 15
    2903 000007d0 081803e6             LDDW    .D2T2   *B6,B17:B16       ; |156| 
    2904 000007d4 0f800028!            MVKL    .S1     cycles,A31
    2905 000007d8 0f800068!            MVKH    .S1     cycles,A31
    2906 000007dc 00000000             NOP             1
    2907 000007e0 037d0b64             LDDW    .D1T1   *+A31[A8],A7:A6   ; |156| 
    2908 000007e4 0322057a             ADDU    .L2     B16,B8,B7:B6      ; |156| 
    2909 000007e8 0444e07a             ADD     .L2     B7,B17,B8         ; |156| 
    2910                    
    2911 000007ec 042501e3             ADD     .S2     B8,B9,B8          ; |156| 
    2912 000007f0 031885fa  ||         SUBU    .L2     B4,B6,B7:B6       ; |156| 
    2913                    
    2914 000007f4 0fa0a0fb             SUB     .L2     B5,B8,B31         ; |156| 
    2915 000007f8 039f184a  ||         EXT     .S2     B7,24,24,B7       ; |156| 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   54

    2916                    
    2917 000007fc 0218d579             ADDU    .L1X    A6,B6,A5:A4       ; |156| 
    2918 00000800 031fe07a  ||         ADD     .L2     B31,B7,B6         ; |156| 
    2919                    
    2920 00000804     a3b0             ADD     .L1     A5,A7,A3          ; |156| 
    2921                    
    2922 00000806     7350             ADD     .L1X    A3,B6,A5          ; |156| 
    2923 00000808 01800029! ||         MVKL    .S1     cycles,A3
    2924 0000080c 0800002a! ||         MVKL    .S2     end_count,B16
    2925                    
    2926 00000810 01800069!            MVKH    .S1     cycles,A3
    2927 00000814 0800006a! ||         MVKH    .S2     end_count,B16
    2928                    
    2929                    $C$DW$226       .dwtag  DW_TAG_TI_branch
    2930                            .dwattr $C$DW$226, DW_AT_low_pc(0x00)
    2931                            .dwattr $C$DW$226, DW_AT_name("setStackDepth")
    2932                            .dwattr $C$DW$226, DW_AT_TI_call
    2933                    
    2934 00000818 10000013!            CALLP   .S2     setStackDepth,B3
    2935 00000820 020d0b45  ||         STDW    .D1T1   A5:A4,*+A3[A8]    ; |156| 
    2936 00000824 024003c6  ||         STDW    .D2T2   B5:B4,*B16        ; |153| 
    2937                    
    2938                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\VLIB_profile.h",line 15
    2939 00000828           $C$RL24:   ; CALL OCCURS {setStackDepth} {0}  ; |159| 
    2940 00000828           $C$DW$L$VLIB_disparity_SAD16_d$60$E:
    2941                    ;** --------------------------------------------------------------------------*
    2942 00000828           $C$DW$L$VLIB_disparity_SAD16_d$61$B:
    2943                    ;          EXCLUSIVE CPU CYCLES: 12
    2944                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 18
    2945 00000828 01ace264             LDW     .D1T1   *+A11(28),A3      ; |182| 
    2946 0000082c 0633c05a             SUB     .L2     B12,2,B12         ; |182| 
    2947 00000830 02bce2e6             LDW     .D2T2   *+SP(28),B5       ; |182| 
    2948 00000834 07382058             ADD     .L1     1,A14,A14         ; |182| 
    2949 00000838 00000000             NOP             1
    2950 0000083c 00386af8             CMPLT   .L1     A3,A14,A0         ; |182| 
    2951 00000840 df7ca120     [!A0]   BNOP    .S1     $C$L33,5          ; |182| 
    2952                               ; BRANCHCC OCCURS {$C$L33}        ; |182| 
    2953 00000844           $C$DW$L$VLIB_disparity_SAD16_d$61$E:
    2954                    ;** --------------------------------------------------------------------------*
    2955 00000844           $C$L34:    
    2956 00000844           $C$DW$L$VLIB_disparity_SAD16_d$62$B:
    2957                    ;          EXCLUSIVE CPU CYCLES: 12
    2958                    ;**     -----------------------g39:
    2959                    ;** 174 -----------------------    ++y;
    2960                    ;** 174 -----------------------    if ( L$7 = L$7-1 ) goto g33;
    2961 00000844     bd4d             LDW     .D2T2   *+SP(36),B4
    2962 00000846     8d3d             LDW     .D2T1   *+SP(32),A3
    2963                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2964 00000848 07bc2058             ADD     .L1     1,A15,A15         ; |174| 
    2965 0000084c     2c6e             NOP             2
    2966                    
    2967 0000084e     fe00             SUB     .L1X    B4,1,A0           ; |174| 
    2968 00000850     ee41  ||         SUB     .L2     B4,1,B4           ; |174| 
    2969                    
    2970 00000858 cfbd62e4     [ A0]   LDW     .D2T1   *+SP(44),A31
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   55

    2971 00000854 cfffd211  || [ A0]   B       .S1     $C$L28            ; |174| 
    2972 00000852     72f0  ||         ADD     .L1X    B5,A3,A7          ; |176| 
    2973                    
    2974                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2975 00000860 c21c8264     [ A0]   LDW     .D1T1   *+A7(16),A4       ; |176| 
    2976                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2977 00000864 023d22f6             STW     .D2T2   B4,*+SP(36)       ; |174| 
    2978                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2979 00000868 c2bda2e4     [ A0]   LDW     .D2T1   *+SP(52),A5       ; |176| 
    2980 0000086c cf3f02e4     [ A0]   LDW     .D2T1   *+SP(96),A30
    2981 00000870 c1bfe078     [ A0]   ADD     .L1     A31,A15,A3        ; |176| 
    2982                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 17
    2983                               ; BRANCHCC OCCURS {$C$L28}        ; |174| 
    2984 00000874           $C$DW$L$VLIB_disparity_SAD16_d$62$E:
    2985                    ;** --------------------------------------------------------------------------*
    2986 00000874           $C$L35:    
    2987 00000874           $C$DW$L$VLIB_disparity_SAD16_d$63$B:
    2988                    ;          EXCLUSIVE CPU CYCLES: 11
    2989                    ;**     -----------------------g40:
    2990                    ;**     -----------------------    U$155 = U$11+v$1;
    2991                    ;** 56  -----------------------    status_nat_vs_int = 1;
    2992                    ;** 198 -----------------------    if ( !outHeight ) goto g46;
    2993 00000874 00bdc2e6             LDW     .D2T2   *+SP(56),B1
    2994                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 56
    2995 00000878 0584a35a             MVK     .L2     0x1,B11           ; |56| 
    2996 0000087c 01bd02e4             LDW     .D2T1   *+SP(32),A3
    2997 00000880     edcd             LDW     .D2T1   *+SP(60),A4
    2998 00000882     0c6e             NOP             1
    2999                    
    3000 00000884 50348121     [!B1]   BNOP    .S1     $C$L41,4          ; |198| 
    3001 00000888 40340ad9  || [ B1]   CMPGT   .L1     A13,0,A0          ; |199| 
    3002 0000088c 42800040  || [ B1]   ZERO    .D1     A5                ; |198| 
    3003                    
    3004 00000890 038cb07a             ADD     .L2X    B5,A3,B7
    3005                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 19
    3006                               ; BRANCHCC OCCURS {$C$L41}        ; |198| 
    3007 00000894           $C$DW$L$VLIB_disparity_SAD16_d$63$E:
    3008                    ;** --------------------------------------------------------------------------*
    3009 00000894           $C$DW$L$VLIB_disparity_SAD16_d$64$B:
    3010                    ;          EXCLUSIVE CPU CYCLES: 2
    3011                    ;** 199 -----------------------    L$9 = outHeight;
    3012                    ;** 198 -----------------------    j = 0;
    3013                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    3014                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3015                    
    3016 00000894 c23ec2e7     [ A0]   LDW     .D2T2   *+SP(88),B4       ; |200| 
    3017 00000898 02148800  ||         MPY32   .M1     A4,A5,A4
    3018                    
    3019                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3020 000008a0 cfbee2e4     [ A0]   LDW     .D2T1   *+SP(92),A31      ; |200| 
    3021 000008a4           $C$DW$L$VLIB_disparity_SAD16_d$64$E:
    3022                    ;** --------------------------------------------------------------------------*
    3023                    ;**   BEGIN LOOP $C$L36
    3024                    ;** --------------------------------------------------------------------------*
    3025 000008a4           $C$L36:    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   56

    3026                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 19
    3027 000008a4           $C$DW$L$VLIB_disparity_SAD16_d$65$B:
    3028                    ;          EXCLUSIVE CPU CYCLES: 6
    3029                    ;**     -----------------------g42:
    3030                    ;** 199 -----------------------    if ( maxWidth <= 0 ) goto g45;
    3031                    
    3032 000008a4 d015a121     [!A0]   BNOP    .S1     $C$L40,5          ; |199| 
    3033 000008a8 c6b413a2  || [ A0]   MVC     .S2X    A13,ILC
    3034                    
    3035                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 19
    3036                               ; BRANCHCC OCCURS {$C$L40}        ; |199| 
    3037 000008ac           $C$DW$L$VLIB_disparity_SAD16_d$65$E:
    3038                    ;** --------------------------------------------------------------------------*
    3039                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3040 000008ac           $C$DW$L$VLIB_disparity_SAD16_d$66$B:
    3041                    ;**     -----------------------    C$19 = j*padWidth;
    3042                    ;**     -----------------------    U$240 = &pDisparity[C$19];
    3043                    ;**     -----------------------    U$242 = &pDisparity_cn[C$19];
    3044                    ;** 200 -----------------------    L$10 = maxWidth;
    3045                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    3046                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3047                    ;**     -----------------------g44:
    3048                    ;** 201 -----------------------    (*U$240++ != *U$242++) ? (status_nat_vs_int = 0) : status_nat_vs_in
    3049                    ;** 199 -----------------------    if ( L$10 = L$10-1 ) goto g44;
    3050 000008ac           $C$DW$L$VLIB_disparity_SAD16_d$66$E:
    3051                    ;*----------------------------------------------------------------------------*
    3052                    ;*   SOFTWARE PIPELINE INFORMATION
    3053                    ;*
    3054                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispari
    3055                    ;*      Loop source line                 : 199
    3056                    ;*      Loop opening brace source line   : 200
    3057                    ;*      Loop closing brace source line   : 201
    3058                    ;*      Known Minimum Trip Count         : 1                    
    3059                    ;*      Known Max Trip Count Factor      : 1
    3060                    ;*      Loop Carried Dependency Bound(^) : 0
    3061                    ;*      Unpartitioned Resource Bound     : 1
    3062                    ;*      Partitioned Resource Bound(*)    : 1
    3063                    ;*      Resource Partition:
    3064                    ;*                                A-side   B-side
    3065                    ;*      .L units                     1*       0     
    3066                    ;*      .S units                     0        0     
    3067                    ;*      .D units                     1*       1*    
    3068                    ;*      .M units                     0        0     
    3069                    ;*      .X cross paths               1*       0     
    3070                    ;*      .T address paths             1*       1*    
    3071                    ;*      Long read paths              0        0     
    3072                    ;*      Long write paths             0        0     
    3073                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    3074                    ;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
    3075                    ;*      Bound(.L .S .LS)             1*       0     
    3076                    ;*      Bound(.L .S .D .LS .LSD)     1*       1*    
    3077                    ;*
    3078                    ;*      Searching for software pipeline schedule at ...
    3079                    ;*         ii = 1  Schedule found with 7 iterations in parallel
    3080                    ;*
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   57

    3081                    ;*      Register Usage Table:
    3082                    ;*          +-----------------------------------------------------------------+
    3083                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    3084                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    3085                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    3086                    ;*          |--------------------------------+--------------------------------|
    3087                    ;*       0: |*  **                           |    ***                         |
    3088                    ;*          +-----------------------------------------------------------------+
    3089                    ;*
    3090                    ;*      Done
    3091                    ;*
    3092                    ;*      Loop will be splooped
    3093                    ;*      Collapsed epilog stages       : 0
    3094                    ;*      Collapsed prolog stages       : 0
    3095                    ;*      Minimum required memory pad   : 0 bytes
    3096                    ;*
    3097                    ;*      Minimum safe trip count       : 1
    3098                    ;*      Min. prof. trip count  (est.) : 2
    3099                    ;*
    3100                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
    3101                    ;*      Mem bank perf. penalty (est.) : 11.1%
    3102                    ;*
    3103                    ;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
    3104                    ;*
    3105                    ;*
    3106                    ;*      Total cycles (est.)         : 6 + trip_cnt * 1        
    3107                    ;*----------------------------------------------------------------------------*
    3108                    ;*        SINGLE SCHEDULED ITERATION
    3109                    ;*
    3110                    ;*        $C$C112:
    3111                    ;*   0              LDB     .D1T1   *A4++,A3          ; |201| 
    3112                    ;*     ||           LDB     .D2T2   *B5++,B6          ; |201| 
    3113                    ;*   1              NOP             4
    3114                    ;*   5              CMPEQ   .L1X    B6,A3,A0          ; |201| 
    3115                    ;*   6      [!A0]   ZERO    .L2     B4                ; |201| 
    3116                    ;*     ||           SPBR            $C$C112
    3117                    ;*   7              ; BRANCHCC OCCURS {$C$C112}       ; |199| 
    3118                    ;*----------------------------------------------------------------------------*
    3119 000008ac           $C$L37:    ; PIPED LOOP PROLOG
    3120                    ;          EXCLUSIVE CPU CYCLES: 7
    3121                    
    3122 000008ac     0c66             SPLOOP  1       ;7                ; (P) 
    3123 000008b0 0213e078  ||         ADD     .L1     A31,A4,A4
    3124 000008ae     9251  ||         ADD     .L2X    B4,A4,B5
    3125                    
    3126                    ;** --------------------------------------------------------------------------*
    3127 000008b4           $C$L38:    ; PIPED LOOP KERNEL
    3128 000008b4           $C$DW$L$VLIB_disparity_SAD16_d$68$B:
    3129                    ;          EXCLUSIVE CPU CYCLES: 1
    3130                    
    3131 000008b4     0e3c             LDB     .D1T1   *A4++,A3          ; |201| (P) <0,0> 
    3132 000008b6     1eed  ||         LDB     .D2T2   *B5++,B6          ; |201| (P) <0,0> 
    3133                    
    3134 000008b8     6c6e             NOP             4
    3135                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   58

    3136 000008ba     2ce6             SPMASK          L2
    3137 000008c0     8587  ||         MV      .L2     B11,B4
    3138 000008c2     7768  ||         CMPEQ   .L1X    B6,A3,A0          ; |201| (P) <0,5> 
    3139                    
    3140 000008c4     dc66             SPKERNEL 6,0
    3141 000008c6     4a67  || [!A0]   ZERO    .L2     B4                ; |201| <0,6> 
    3142                    
    3143 000008c8           $C$DW$L$VLIB_disparity_SAD16_d$68$E:
    3144                    ;** --------------------------------------------------------------------------*
    3145 000008c8           $C$L39:    ; PIPED LOOP EPILOG
    3146                    ;          EXCLUSIVE CPU CYCLES: 6
    3147                    ;** --------------------------------------------------------------------------*
    3148 000008c8           $C$DW$L$VLIB_disparity_SAD16_d$70$B:
    3149                    ;          EXCLUSIVE CPU CYCLES: 1
    3150 000008c8     6647             MV      .L2     B4,B11
    3151 000008ca           $C$DW$L$VLIB_disparity_SAD16_d$70$E:
    3152                    ;** --------------------------------------------------------------------------*
    3153 000008ca           $C$L40:    
    3154                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 19
    3155 000008ca           $C$DW$L$VLIB_disparity_SAD16_d$71$B:
    3156                    ;          EXCLUSIVE CPU CYCLES: 7
    3157                    ;**     -----------------------g45:
    3158                    ;** 198 -----------------------    ++j;
    3159                    ;** 198 -----------------------    if ( L$9 = L$9-1 ) goto g42;
    3160                    
    3161 000008ca     ec91             SUB     .L2     B1,1,B1           ; |198| 
    3162 000008cc     edcd  ||         LDW     .D2T1   *+SP(60),A4
    3163 000008ce     26ae  ||         ADD     .S1     1,A5,A5           ; |198| 
    3164 000008d0 00340ad8  ||         CMPGT   .L1     A13,0,A0          ; |199| 
    3165                    
    3166 000008d4 4ff26121     [ B1]   BNOP    .S1     $C$L36,3          ; |198| 
    3167 000008d8 c23ec2e6  || [ A0]   LDW     .D2T2   *+SP(88),B4       ; |200| 
    3168                    
    3169                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3170 000008e0 cfbee2e4     [ A0]   LDW     .D2T1   *+SP(92),A31      ; |200| 
    3171 000008e4 02148800             MPY32   .M1     A4,A5,A4
    3172                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 19
    3173                               ; BRANCHCC OCCURS {$C$L36}        ; |198| 
    3174 000008e8           $C$DW$L$VLIB_disparity_SAD16_d$71$E:
    3175                    ;** --------------------------------------------------------------------------*
    3176 000008e8           $C$L41:    
    3177 000008e8           $C$DW$L$VLIB_disparity_SAD16_d$72$B:
    3178                    ;          EXCLUSIVE CPU CYCLES: 14
    3179                    ;**     -----------------------g46:
    3180                    ;** 204 -----------------------    U$253 = (*U$155).staticOut;
    3181                    ;** 57  -----------------------    status_nat_vs_ref = 1;
    3182                    ;** 204 -----------------------    if ( !((U$253 != NULL)&(outHeight != 0u)) ) goto g52;
    3183 000008e8     cdbd             LDW     .D2T1   *+SP(56),A3
    3184                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3185 000008ea     718d             LDW     .D2T2   *+B7(12),B0       ; |204| 
    3186                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 57
    3187 000008ec 0504a35a             MVK     .L2     0x1,B10           ; |57| 
    3188 000008f0     eded             LDW     .D2T1   *+SP(60),A6
    3189 000008f2     0c6e             NOP             1
    3190                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   59

    3191 000008f4 020c0a59             CMPEQ   .L1     A3,0,A4           ; |204| 
    3192 000008f8     0192  ||         ZERO    .S1     A3                ; |204| 
    3193                    
    3194 000008fa     a9e6     [ B0]   MVK     .L1     0x1,A3            ; |204| 
    3195 00000900     fa6e  ||         XOR     .S1     1,A4,A4           ; |204| 
    3196                    
    3197                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3198 00000902     8588             AND     .L1     A4,A3,A0          ; |204| 
    3199                    
    3200 00000904 d0344123     [!A0]   BNOP    .S2     $C$L47,2          ; |204| 
    3201 00000908     0aee  || [ A0]   ZERO    .S1     A5                ; |205| 
    3202 0000090a     2056  ||         MV      .D1     A0,A1             ; guard predicate rewrite
    3203 0000090c c0bdc2e7  || [ A0]   LDW     .D2T2   *+SP(56),B1       ; |205| 
    3204 00000910 c0340ad8  || [ A0]   CMPGT   .L1     A13,0,A0          ; |206| 
    3205                    
    3206 00000914 c215a800     [ A0]   MPY32   .M1     A13,A5,A4
    3207                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3208 00000918 cfbee2e4     [ A0]   LDW     .D2T1   *+SP(92),A31      ; |207| 
    3209 00000920 0314c800             MPY32   .M1     A6,A5,A6
    3210                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3211                               ; BRANCHCC OCCURS {$C$L47}        ; |204| 
    3212 00000924           $C$DW$L$VLIB_disparity_SAD16_d$72$E:
    3213                    ;** --------------------------------------------------------------------------*
    3214 00000924           $C$DW$L$VLIB_disparity_SAD16_d$73$B:
    3215                    ;** 206 -----------------------    L$11 = outHeight;
    3216                    ;** 205 -----------------------    j = 0;
    3217                    ;**     -----------------------    #pragma MUST_ITERATE(1, 2147483647, 1)
    3218                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3219 00000924           $C$DW$L$VLIB_disparity_SAD16_d$73$E:
    3220                    ;** --------------------------------------------------------------------------*
    3221                    ;**   BEGIN LOOP $C$L42
    3222                    ;** --------------------------------------------------------------------------*
    3223 00000924           $C$L42:    
    3224                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3225 00000924           $C$DW$L$VLIB_disparity_SAD16_d$74$B:
    3226                    ;          EXCLUSIVE CPU CYCLES: 6
    3227                    ;**     -----------------------g48:
    3228                    ;** 206 -----------------------    if ( maxWidth <= 0 ) goto g51;
    3229                    
    3230 00000924 d014a121     [!A0]   BNOP    .S1     $C$L46,5          ; |206| 
    3231 00000928 c6b413a2  || [ A0]   MVC     .S2X    A13,ILC
    3232                    
    3233                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3234                               ; BRANCHCC OCCURS {$C$L46}        ; |206| 
    3235 0000092c           $C$DW$L$VLIB_disparity_SAD16_d$74$E:
    3236                    ;** --------------------------------------------------------------------------*
    3237                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3238 0000092c           $C$DW$L$VLIB_disparity_SAD16_d$75$B:
    3239                    ;**     -----------------------    U$242 = &pDisparity_cn[j*padWidth];
    3240                    ;**     -----------------------    U$260 = &U$253[j*maxWidth];
    3241                    ;** 207 -----------------------    L$12 = maxWidth;
    3242                    ;**     -----------------------    #pragma MUST_ITERATE(1, 18446744073709551615, 1)
    3243                    ;**     -----------------------    #pragma LOOP_FLAGS(4096u)
    3244                    ;**     -----------------------g50:
    3245                    ;** 208 -----------------------    (*U$260++ != *U$242++) ? (status_nat_vs_ref = 0) : status_nat_vs_re
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   60

    3246                    ;** 206 -----------------------    if ( L$12 = L$12-1 ) goto g50;
    3247 0000092c           $C$DW$L$VLIB_disparity_SAD16_d$75$E:
    3248                    ;*----------------------------------------------------------------------------*
    3249                    ;*   SOFTWARE PIPELINE INFORMATION
    3250                    ;*
    3251                    ;*      Loop found in file               : ./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispari
    3252                    ;*      Loop source line                 : 206
    3253                    ;*      Loop opening brace source line   : 207
    3254                    ;*      Loop closing brace source line   : 208
    3255                    ;*      Known Minimum Trip Count         : 1                    
    3256                    ;*      Known Max Trip Count Factor      : 1
    3257                    ;*      Loop Carried Dependency Bound(^) : 0
    3258                    ;*      Unpartitioned Resource Bound     : 1
    3259                    ;*      Partitioned Resource Bound(*)    : 1
    3260                    ;*      Resource Partition:
    3261                    ;*                                A-side   B-side
    3262                    ;*      .L units                     1*       0     
    3263                    ;*      .S units                     0        0     
    3264                    ;*      .D units                     1*       1*    
    3265                    ;*      .M units                     0        0     
    3266                    ;*      .X cross paths               1*       0     
    3267                    ;*      .T address paths             1*       1*    
    3268                    ;*      Long read paths              0        0     
    3269                    ;*      Long write paths             0        0     
    3270                    ;*      Logical  ops (.LS)           0        0     (.L or .S unit)
    3271                    ;*      Addition ops (.LSD)          0        1     (.L or .S or .D unit)
    3272                    ;*      Bound(.L .S .LS)             1*       0     
    3273                    ;*      Bound(.L .S .D .LS .LSD)     1*       1*    
    3274                    ;*
    3275                    ;*      Searching for software pipeline schedule at ...
    3276                    ;*         ii = 1  Schedule found with 7 iterations in parallel
    3277                    ;*
    3278                    ;*      Register Usage Table:
    3279                    ;*          +-----------------------------------------------------------------+
    3280                    ;*          |AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA|BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB|
    3281                    ;*          |00000000001111111111222222222233|00000000001111111111222222222233|
    3282                    ;*          |01234567890123456789012345678901|01234567890123456789012345678901|
    3283                    ;*          |--------------------------------+--------------------------------|
    3284                    ;*       0: |*  **                           |    ***                         |
    3285                    ;*          +-----------------------------------------------------------------+
    3286                    ;*
    3287                    ;*      Done
    3288                    ;*
    3289                    ;*      Loop will be splooped
    3290                    ;*      Collapsed epilog stages       : 0
    3291                    ;*      Collapsed prolog stages       : 0
    3292                    ;*      Minimum required memory pad   : 0 bytes
    3293                    ;*
    3294                    ;*      Minimum safe trip count       : 1
    3295                    ;*      Min. prof. trip count  (est.) : 2
    3296                    ;*
    3297                    ;*      Mem bank conflicts/iter(est.) : { min 0.000, est 0.125, max 1.000 }
    3298                    ;*      Mem bank perf. penalty (est.) : 11.1%
    3299                    ;*
    3300                    ;*      Effective ii                : { min 1.00, est 1.13, max 2.00 }
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   61

    3301                    ;*
    3302                    ;*
    3303                    ;*      Total cycles (est.)         : 6 + trip_cnt * 1        
    3304                    ;*----------------------------------------------------------------------------*
    3305                    ;*        SINGLE SCHEDULED ITERATION
    3306                    ;*
    3307                    ;*        $C$C77:
    3308                    ;*   0              LDB     .D1T1   *A4++,A3          ; |208| 
    3309                    ;*     ||           LDB     .D2T2   *B5++,B6          ; |208| 
    3310                    ;*   1              NOP             4
    3311                    ;*   5              CMPEQ   .L1X    B6,A3,A0          ; |208| 
    3312                    ;*   6      [!A0]   ZERO    .L2     B4                ; |208| 
    3313                    ;*     ||           SPBR            $C$C77
    3314                    ;*   7              ; BRANCHCC OCCURS {$C$C77}        ; |206| 
    3315                    ;*----------------------------------------------------------------------------*
    3316 0000092c           $C$L43:    ; PIPED LOOP PROLOG
    3317                    ;          EXCLUSIVE CPU CYCLES: 7
    3318                    
    3319 0000092c     0c66             SPLOOP  1       ;7                ; (P) 
    3320 0000092e     1251  ||         ADD     .L2X    B0,A4,B5
    3321 00000930 021be078  ||         ADD     .L1     A31,A6,A4
    3322                    
    3323                    ;** --------------------------------------------------------------------------*
    3324 00000934           $C$L44:    ; PIPED LOOP KERNEL
    3325 00000934           $C$DW$L$VLIB_disparity_SAD16_d$77$B:
    3326                    ;          EXCLUSIVE CPU CYCLES: 1
    3327                    
    3328 00000934     0e3c             LDB     .D1T1   *A4++,A3          ; |208| (P) <0,0> 
    3329 00000936     1eed  ||         LDB     .D2T2   *B5++,B6          ; |208| (P) <0,0> 
    3330                    
    3331 00000938 00000000             NOP             4
    3332                    
    3333 00000938     2ce6             SPMASK          L2
    3334 0000093a     8507  ||         MV      .L2     B10,B4
    3335 00000940     7768  ||         CMPEQ   .L1X    B6,A3,A0          ; |208| (P) <0,5> 
    3336                    
    3337 00000942     dc66             SPKERNEL 6,0
    3338 00000944     4a67  || [!A0]   ZERO    .L2     B4                ; |208| <0,6> 
    3339                    
    3340 00000946           $C$DW$L$VLIB_disparity_SAD16_d$77$E:
    3341                    ;** --------------------------------------------------------------------------*
    3342 00000946           $C$L45:    ; PIPED LOOP EPILOG
    3343                    ;          EXCLUSIVE CPU CYCLES: 6
    3344                    ;** --------------------------------------------------------------------------*
    3345 00000946           $C$DW$L$VLIB_disparity_SAD16_d$79$B:
    3346                    ;          EXCLUSIVE CPU CYCLES: 1
    3347 00000946     4647             MV      .L2     B4,B10
    3348 00000948           $C$DW$L$VLIB_disparity_SAD16_d$79$E:
    3349                    ;** --------------------------------------------------------------------------*
    3350 00000948           $C$L46:    
    3351                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3352 00000948           $C$DW$L$VLIB_disparity_SAD16_d$80$B:
    3353                    ;          EXCLUSIVE CPU CYCLES: 7
    3354                    ;**     -----------------------g51:
    3355                    ;** 205 -----------------------    ++j;
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   62

    3356                    ;** 205 -----------------------    if ( L$11 = L$11-1 ) goto g48;
    3357                    
    3358 00000948     ec91             SUB     .L2     B1,1,B1           ; |205| 
    3359 0000094a     eded  ||         LDW     .D2T1   *+SP(60),A6
    3360 00000950 029421a0  ||         ADD     .S1     1,A5,A5           ; |205| 
    3361 0000094c 00340ad9  ||         CMPGT   .L1     A13,0,A0          ; |206| 
    3362                    
    3363 00000954 4ff28121     [ B1]   BNOP    .S1     $C$L42,4          ; |205| 
    3364 00000958 c215a801  || [ A0]   MPY32   .M1     A13,A5,A4
    3365 00000960 cfbee2e4  || [ A0]   LDW     .D2T1   *+SP(92),A31      ; |207| 
    3366                    
    3367 00000964 0314c800             MPY32   .M1     A6,A5,A6
    3368                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3369                               ; BRANCHCC OCCURS {$C$L42}        ; |205| 
    3370 00000968           $C$DW$L$VLIB_disparity_SAD16_d$80$E:
    3371                    ;** --------------------------------------------------------------------------*
    3372 00000968           $C$L47:    
    3373                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 20
    3374 00000968           $C$DW$L$VLIB_disparity_SAD16_d$81$B:
    3375                    ;          EXCLUSIVE CPU CYCLES: 14
    3376                    ;**     -----------------------g52:
    3377                    ;** 215 -----------------------    est_test = 1;
    3378                    ;** 218 -----------------------    sprintf(K$274, (const char *)"%s generated input | Opt results comp
    3379                    ;** 220 -----------------------    C$18 = outHeight+K$47;
    3380                    ;** 220 -----------------------    VLIB_formula_add_test((int)(padWidth*numDisp*C$18), (int)(C$18*numD
    3381                    ;** 222 -----------------------    goto g54;
    3382                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 21
    3383 00000968     cdbd             LDW     .D2T1   *+SP(56),A3       ; |218| 
    3384 0000096a     19dd             LDW     .D2T2   *+B7(32),B5       ; |218| 
    3385 0000096c 0fbd82e4             LDW     .D2T1   *+SP(48),A31      ; |218| 
    3386                    
    3387 00000970 0200002b!            MVKL    .S2     $C$SL2+0,B4
    3388 00000974 06bc42f6  ||         STW     .D2T2   B13,*+SP(8)       ; |218| 
    3389                    
    3390 00000978 0200006b!            MVKH    .S2     $C$SL2+0,B4
    3391 00000980 06bc62f4  ||         STW     .D2T1   A13,*+SP(12)      ; |218| 
    3392                    
    3393 00000984 02000029!            MVKL    .S1     est_test,A4
    3394 00000988     bc45  ||         STW     .D2T2   B4,*+SP(4)        ; |218| 
    3395                    
    3396 0000098a     8cb5             STW     .D2T1   A3,*+SP(16)       ; |218| 
    3397 00000990     25a6  ||         MVK     .L1     1,A3              ; |215| 
    3398 0000098c 02000069! ||         MVKH    .S1     est_test,A4
    3399                    
    3400 00000992     0034             STW     .D1T1   A3,*A4            ; |215| 
    3401 00000994 02000029! ||         MVKL    .S1     desc,A4
    3402 00000998 02bca2f6  ||         STW     .D2T2   B5,*+SP(20)       ; |218| 
    3403                    
    3404                    $C$DW$227       .dwtag  DW_TAG_TI_branch
    3405                            .dwattr $C$DW$227, DW_AT_low_pc(0x00)
    3406                            .dwattr $C$DW$227, DW_AT_name("sprintf")
    3407                            .dwattr $C$DW$227, DW_AT_TI_call
    3408                    
    3409 000009a0 10000013!            CALLP   .S2     sprintf,B3
    3410 000009a4 02000069! ||         MVKH    .S1     desc,A4
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   63

    3411 000009a8 0fbcc2f4  ||         STW     .D2T1   A31,*+SP(24)      ; |218| 
    3412                    
    3413 000009ac           $C$RL25:   ; CALL OCCURS {sprintf} {0}       ; |218| 
    3414 000009ac           $C$DW$L$VLIB_disparity_SAD16_d$81$E:
    3415                    ;** --------------------------------------------------------------------------*
    3416 000009ac           $C$DW$L$VLIB_disparity_SAD16_d$82$B:
    3417                    ;          EXCLUSIVE CPU CYCLES: 19
    3418 000009ac     8dcd             LDW     .D2T1   *+SP(48),A4       ; |218| 
    3419 000009ae     edbd             LDW     .D2T1   *+SP(60),A3       ; |218| 
    3420 000009b0 0f3dc2e4             LDW     .D2T1   *+SP(56),A30
    3421                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 22
    3422 000009b4 0ebd82e4             LDW     .D2T1   *+SP(48),A29      ; |220| 
    3423 000009b8 0ffca358             MVK     .L1     0xffffffff,A31
    3424 000009c0 03281a58             CMPEQ   .L1X    B10,0,A6          ; |220| 
    3425 000009c4 028c8800             MPY32   .M1     A4,A3,A5          ; |220| 
    3426 000009c8 027be078             ADD     .L1     A31,A30,A4        ; |220| 
    3427 000009cc 0193a800             MPY32   .M1     A29,A4,A3         ; |220| 
    3428 000009d0 022c0a5a             CMPEQ   .L2     B11,0,B4          ; |220| 
    3429 000009d4 04000028!            MVKL    .S1     desc,A8
    3430 000009d8 03189ffa             OR      .L2X    A6,B4,B6          ; |220| 
    3431 000009dc 02148800             MPY32   .M1     A4,A5,A4          ; |220| 
    3432                    $C$DW$228       .dwtag  DW_TAG_TI_branch
    3433                            .dwattr $C$DW$228, DW_AT_low_pc(0x10)
    3434                            .dwattr $C$DW$228, DW_AT_name("VLIB_formula_add_test")
    3435                            .dwattr $C$DW$228, DW_AT_TI_call
    3436                    
    3437 000009e0     91c7             MV      .L2X    A3,B4             ; |220| 
    3438 000009e2     0726  ||         ZERO    .L1     A6                ; |220| 
    3439 000009e4 04000069! ||         MVKH    .S1     desc,A8
    3440 000009e8 04000043  ||         ZERO    .D2     B8                ; |220| 
    3441 000009ec 10000012! ||         CALLP   .S2     VLIB_formula_add_test,B3
    3442                    
    3443 000009f0           $C$RL26:   ; CALL OCCURS {VLIB_formula_add_test} {0}  ; |220| 
    3444 000009f0           $C$DW$L$VLIB_disparity_SAD16_d$82$E:
    3445                    ;** --------------------------------------------------------------------------*
    3446 000009f0           $C$DW$L$VLIB_disparity_SAD16_d$83$B:
    3447                    ;          EXCLUSIVE CPU CYCLES: 6
    3448                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 22
    3449 000009f0 00000b10             B       .S1     $C$L49            ; |222| 
    3450                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3451                    ;----------------------------------------------------------------------
    3452                    ; 231 | free(pDisparity_cn);                                                   
    3453                    ;----------------------------------------------------------------------
    3454                    $C$DW$229       .dwtag  DW_TAG_TI_branch
    3455                            .dwattr $C$DW$229, DW_AT_low_pc(0x00)
    3456                            .dwattr $C$DW$229, DW_AT_name("free")
    3457                            .dwattr $C$DW$229, DW_AT_TI_call
    3458 000009f4 00000010!            CALL    .S1     free              ; |231| 
    3459 000009f8     eecd             LDW     .D2T1   *+SP(92),A4       ; |231| 
    3460 000009fa     4c6e             NOP             3
    3461                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 22
    3462                               ; BRANCH OCCURS {$C$L49}          ; |222| 
    3463 00000a00           $C$DW$L$VLIB_disparity_SAD16_d$83$E:
    3464                    ;** --------------------------------------------------------------------------*
    3465 00000a00           $C$L48:    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   64

    3466                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 82
    3467 00000a00           $C$DW$L$VLIB_disparity_SAD16_d$84$B:
    3468                    ;          EXCLUSIVE CPU CYCLES: 4
    3469                    ;**     -----------------------g53:
    3470                    ;** 224 -----------------------    sprintf(K$274, (const char *)"width=%d, height=%d, windowSize=%d", 
    3471                    ;** 226 -----------------------    VLIB_skip_test(K$274);
    3472                    
    3473 00000a00 0200002b!            MVKL    .S2     $C$SL3+0,B4
    3474 00000a04 06bc42f4  ||         STW     .D2T1   A13,*+SP(8)       ; |224| 
    3475                    
    3476 00000a08 0200006b!            MVKH    .S2     $C$SL3+0,B4
    3477 00000a0c     8cc5  ||         STW     .D2T1   A4,*+SP(16)       ; |224| 
    3478                    
    3479 00000a10 02000028!            MVKL    .S1     desc,A4
    3480 00000a0e     bc45  ||         STW     .D2T2   B4,*+SP(4)        ; |224| 
    3481                    
    3482 00000a20 01bc62f4             STW     .D2T1   A3,*+SP(12)       ; |224| 
    3483 00000a18 02000069! ||         MVKH    .S1     desc,A4
    3484 00000a14 01890163  ||         ADDKPC  .S2     $C$RL27,B3,0      ; |224| 
    3485                    
    3486                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 22
    3487 00000a24           $C$RL27:   ; CALL OCCURS {sprintf} {0}       ; |224| 
    3488 00000a24           $C$DW$L$VLIB_disparity_SAD16_d$84$E:
    3489                    ;** --------------------------------------------------------------------------*
    3490 00000a24           $C$DW$L$VLIB_disparity_SAD16_d$85$B:
    3491                    ;          EXCLUSIVE CPU CYCLES: 12
    3492 00000a24 02000028!            MVKL    .S1     desc,A4
    3493                    $C$DW$230       .dwtag  DW_TAG_TI_branch
    3494                            .dwattr $C$DW$230, DW_AT_low_pc(0x00)
    3495                            .dwattr $C$DW$230, DW_AT_name("VLIB_skip_test")
    3496                            .dwattr $C$DW$230, DW_AT_TI_call
    3497                    
    3498 00000a28 10000013!            CALLP   .S2     VLIB_skip_test,B3
    3499 00000a2c 02000068! ||         MVKH    .S1     desc,A4
    3500                    
    3501                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 22
    3502 00000a30           $C$RL28:   ; CALL OCCURS {VLIB_skip_test} {0}  ; |226| 
    3503                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3504                    $C$DW$231       .dwtag  DW_TAG_TI_branch
    3505                            .dwattr $C$DW$231, DW_AT_low_pc(0x00)
    3506                            .dwattr $C$DW$231, DW_AT_name("free")
    3507                            .dwattr $C$DW$231, DW_AT_TI_call
    3508 00000a30 00000010!            CALL    .S1     free              ; |231| 
    3509 00000a34     eecd             LDW     .D2T1   *+SP(92),A4       ; |231| 
    3510 00000a36     4c6e             NOP             3
    3511 00000a38           $C$DW$L$VLIB_disparity_SAD16_d$85$E:
    3512                    ;** --------------------------------------------------------------------------*
    3513 00000a38           $C$L49:    
    3514                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 22
    3515 00000a38           $C$DW$L$VLIB_disparity_SAD16_d$86$B:
    3516                    ;          EXCLUSIVE CPU CYCLES: 1
    3517                    ;**     -----------------------g54:
    3518                    ;** 231 -----------------------    free((void *)pDisparity_cn);
    3519                    ;** 232 -----------------------    VLIB_free((void *)pDisparity);
    3520                    ;** 233 -----------------------    VLIB_free((void *)pScratch);
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   65

    3521                    ;** 234 -----------------------    VLIB_free((void *)pMinCost);
    3522                    ;** 235 -----------------------    VLIB_free((void *)pCost);
    3523                    ;** 236 -----------------------    VLIB_free((void *)pRight);
    3524                    ;** 237 -----------------------    VLIB_free((void *)pLeft);
    3525                    ;** 53  -----------------------    U$11 += 36;
    3526                    ;** 53  -----------------------    if ( test_cases > (++tpi) ) goto g3;
    3527                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3528 00000a38 01880162             ADDKPC  .S2     $C$RL29,B3,0      ; |231| 
    3529                    $C$RL29:   ; CALL OCCURS {free} {0}          ; |231| 
    3530                    $C$DW$L$VLIB_disparity_SAD16_d$86$E:
    3531                    ;** --------------------------------------------------------------------------*
    3532                    $C$DW$L$VLIB_disparity_SAD16_d$87$B:
    3533                    ;          EXCLUSIVE CPU CYCLES: 36
    3534                    $C$DW$232       .dwtag  DW_TAG_TI_branch
    3535                            .dwattr $C$DW$232, DW_AT_low_pc(0x00)
    3536                            .dwattr $C$DW$232, DW_AT_name("VLIB_free")
    3537                            .dwattr $C$DW$232, DW_AT_TI_call
    3538                    
    3539 00000a40 10000013!            CALLP   .S2     VLIB_free,B3
    3540 00000a44 023ec2e4  ||         LDW     .D2T1   *+SP(88),A4       ; |232| 
    3541                    
    3542                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3543                    ;----------------------------------------------------------------------
    3544                    ; 232 | VLIB_free(pDisparity);                                                 
    3545                    ;----------------------------------------------------------------------
    3546                    $C$RL30:   ; CALL OCCURS {VLIB_free} {0}     ; |232| 
    3547                    $C$DW$233       .dwtag  DW_TAG_TI_branch
    3548                            .dwattr $C$DW$233, DW_AT_low_pc(0x00)
    3549                            .dwattr $C$DW$233, DW_AT_name("VLIB_free")
    3550                            .dwattr $C$DW$233, DW_AT_TI_call
    3551                    
    3552 00000a48 10000013!            CALLP   .S2     VLIB_free,B3
    3553 00000a4c 023ea2e4  ||         LDW     .D2T1   *+SP(84),A4       ; |233| 
    3554                    
    3555                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3556                    ;----------------------------------------------------------------------
    3557                    ; 233 | VLIB_free(pScratch);                                                   
    3558                    ;----------------------------------------------------------------------
    3559                    $C$RL31:   ; CALL OCCURS {VLIB_free} {0}     ; |233| 
    3560                    $C$DW$234       .dwtag  DW_TAG_TI_branch
    3561                            .dwattr $C$DW$234, DW_AT_low_pc(0x00)
    3562                            .dwattr $C$DW$234, DW_AT_name("VLIB_free")
    3563                            .dwattr $C$DW$234, DW_AT_TI_call
    3564                    
    3565 00000a50 10000013!            CALLP   .S2     VLIB_free,B3
    3566 00000a54 023e82e4  ||         LDW     .D2T1   *+SP(80),A4       ; |234| 
    3567                    
    3568                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3569                    ;----------------------------------------------------------------------
    3570                    ; 234 | VLIB_free(pMinCost);                                                   
    3571                    ;----------------------------------------------------------------------
    3572                    $C$RL32:   ; CALL OCCURS {VLIB_free} {0}     ; |234| 
    3573                    $C$DW$235       .dwtag  DW_TAG_TI_branch
    3574                            .dwattr $C$DW$235, DW_AT_low_pc(0x00)
    3575                            .dwattr $C$DW$235, DW_AT_name("VLIB_free")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   66

    3576                            .dwattr $C$DW$235, DW_AT_TI_call
    3577                    
    3578 00000a58 10000013!            CALLP   .S2     VLIB_free,B3
    3579 00000a5c 023e62e4  ||         LDW     .D2T1   *+SP(76),A4       ; |235| 
    3580                    
    3581                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3582                    ;----------------------------------------------------------------------
    3583                    ; 235 | VLIB_free(pCost);                                                      
    3584                    ;----------------------------------------------------------------------
    3585                    $C$RL33:   ; CALL OCCURS {VLIB_free} {0}     ; |235| 
    3586                    $C$DW$236       .dwtag  DW_TAG_TI_branch
    3587                            .dwattr $C$DW$236, DW_AT_low_pc(0x00)
    3588                            .dwattr $C$DW$236, DW_AT_name("VLIB_free")
    3589                            .dwattr $C$DW$236, DW_AT_TI_call
    3590                    
    3591 00000a60 10000013!            CALLP   .S2     VLIB_free,B3
    3592 00000a64 023e42e4  ||         LDW     .D2T1   *+SP(72),A4       ; |236| 
    3593                    
    3594                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3595                    ;----------------------------------------------------------------------
    3596                    ; 236 | VLIB_free(pRight);                                                     
    3597                    ;----------------------------------------------------------------------
    3598                    $C$RL34:   ; CALL OCCURS {VLIB_free} {0}     ; |236| 
    3599                    $C$DW$237       .dwtag  DW_TAG_TI_branch
    3600                            .dwattr $C$DW$237, DW_AT_low_pc(0x00)
    3601                            .dwattr $C$DW$237, DW_AT_name("VLIB_free")
    3602                            .dwattr $C$DW$237, DW_AT_TI_call
    3603                    
    3604 00000a68 10000013!            CALLP   .S2     VLIB_free,B3
    3605 00000a6c 023e22e4  ||         LDW     .D2T1   *+SP(68),A4       ; |237| 
    3606                    
    3607                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 23
    3608                    ;----------------------------------------------------------------------
    3609                    ; 237 | VLIB_free(pLeft);                                                      
    3610                    ;----------------------------------------------------------------------
    3611 00000a70           $C$RL35:   ; CALL OCCURS {VLIB_free} {0}     ; |237| 
    3612 00000a70           $C$DW$L$VLIB_disparity_SAD16_d$87$E:
    3613                    ;** --------------------------------------------------------------------------*
    3614 00000a70           $C$DW$L$VLIB_disparity_SAD16_d$88$B:
    3615                    ;          EXCLUSIVE CPU CYCLES: 14
    3616                    
    3617 00000a70 01800029!            MVKL    .S1     test_cases,A3
    3618 00000a74 0fbd42e4  ||         LDW     .D2T1   *+SP(40),A31
    3619                    
    3620 00000a78 01800069!            MVKH    .S1     test_cases,A3
    3621 00000a7c 023d02e4  ||         LDW     .D2T1   *+SP(32),A4       ; |53| 
    3622                    
    3623                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 53
    3624 00000a80 028c0264             LDW     .D1T1   *A3,A5            ; |53| 
    3625                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 60
    3626 00000a84 05801250             ADDK    .S1     36,A11            ; |60| 
    3627 00000a88 00000000             NOP             1
    3628                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 53
    3629 00000a8c 01fc2058             ADD     .L1     1,A31,A3          ; |53| 
    3630                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   67

    3631 00000a90 02001251             ADDK    .S1     36,A4             ; |53| 
    3632 00000a94     cd35  ||         STW     .D2T1   A3,*+SP(40)       ; |53| 
    3633                    
    3634 00000a96     ada8             CMPGT   .L1     A5,A3,A0          ; |53| 
    3635 00000a98 023d02f4  ||         STW     .D2T1   A4,*+SP(32)       ; |53| 
    3636                    
    3637 00000aa0 cd782121     [ A0]   BNOP    .S1     $C$L1,1           ; |53| 
    3638 00000aa4 c6ac8264  || [ A0]   LDW     .D1T1   *+A11(16),A13     ; |60| 
    3639                    
    3640                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 60
    3641 00000aa8 c72ca264     [ A0]   LDW     .D1T1   *+A11(20),A14     ; |60| 
    3642                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 62
    3643 00000aac c62ce264     [ A0]   LDW     .D1T1   *+A11(28),A12     ; |62| 
    3644 00000ab0 c52cc266     [ A0]   LDW     .D1T2   *+A11(24),B10     ; |62| 
    3645                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 61
    3646 00000ab4 c52d0264     [ A0]   LDW     .D1T1   *+A11(32),A10     ; |61| 
    3647                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 53
    3648                               ; BRANCHCC OCCURS {$C$L1}         ; |53| 
    3649 00000ab8           $C$DW$L$VLIB_disparity_SAD16_d$88$E:
    3650                    ;** --------------------------------------------------------------------------*
    3651 00000ab8           $C$L50:    
    3652                    ;          EXCLUSIVE CPU CYCLES: 8
    3653                    ;**     -----------------------g55:
    3654                    ;** 241 -----------------------    VLIB_profile_cycle_report(2, "N = padWidth*(outHeight-1)*(disparity
    3655                    ;** 161 -----------------------    printf((const char *)"---------------------------------------------
    3656                    ;** 168 -----------------------    VLIB_stack_memory();  // [18]
    3657                    ;**     -----------------------    return;
    3658 00000ab8 0200002a!            MVKL    .S2     $C$SL5+0,B4
    3659                    
    3660 00000abc 03000029!            MVKL    .S1     $C$SL4+0,A6
    3661 00000ac0 0200006a! ||         MVKH    .S2     $C$SL5+0,B4
    3662                    
    3663                    $C$DW$238       .dwtag  DW_TAG_TI_branch
    3664                            .dwattr $C$DW$238, DW_AT_low_pc(0x00)
    3665                            .dwattr $C$DW$238, DW_AT_name("VLIB_profile_cycle_report")
    3666                            .dwattr $C$DW$238, DW_AT_TI_call
    3667                    
    3668 00000ac4 10000013!            CALLP   .S2     VLIB_profile_cycle_report,B3
    3669 00000ac8 03000069! ||         MVKH    .S1     $C$SL4+0,A6
    3670 00000acc 0208a358  ||         MVK     .L1     0x2,A4            ; |241| 
    3671                    
    3672                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 24
    3673                    ;----------------------------------------------------------------------
    3674                    ; 241 | VLIB_profile_cycle_report(vlib_PROFILE_FORMULA_RANGE,                  
    3675                    ; 242 |                           "N = padWidth*(outHeight-1)*(disparitySearchR
    3676                    ;     | ange); M = (outHeight-1)*(disparitySearchRange)",                      
    3677                    ; 243 |                           "padWidth*(outHeight-1)*(disparitySearchRange
    3678                    ;     | )");                                                                   
    3679                    ; 246 | VLIB_kernel_memory();                                                  
    3680                    ;----------------------------------------------------------------------
    3681 00000ad0           $C$RL36:   ; CALL OCCURS {VLIB_profile_cycle_report} {0}  ; |241| 
    3682                    ;** --------------------------------------------------------------------------*
    3683                    ;          EXCLUSIVE CPU CYCLES: 14
    3684 00000ad0 0200002a!            MVKL    .S2     $C$SL6+0,B4
    3685 00000ad4 0200006a!            MVKH    .S2     $C$SL6+0,B4
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   68

    3686                    $C$DW$239       .dwtag  DW_TAG_TI_branch
    3687                            .dwattr $C$DW$239, DW_AT_low_pc(0x00)
    3688                            .dwattr $C$DW$239, DW_AT_name("printf")
    3689                            .dwattr $C$DW$239, DW_AT_TI_call
    3690                    
    3691 00000ad8 10000013!            CALLP   .S2     printf,B3
    3692 00000adc 023c22f6  ||         STW     .D2T2   B4,*+SP(4)        ; |161| 
    3693                    
    3694                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VLIB_memory.h",line 161
    3695                    $C$RL37:   ; CALL OCCURS {printf} {0}        ; |161| 
    3696                    $C$DW$240       .dwtag  DW_TAG_TI_branch
    3697                            .dwattr $C$DW$240, DW_AT_low_pc(0x00)
    3698                            .dwattr $C$DW$240, DW_AT_name("VLIB_stack_memory")
    3699                            .dwattr $C$DW$240, DW_AT_TI_call
    3700 00000ae0 10000012!            CALLP   .S2     VLIB_stack_memory,B3
    3701                            .dwpsn  file ".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/VLIB_memory.h",line 168
    3702 00000ae4           $C$RL38:   ; CALL OCCURS {VLIB_stack_memory} {0}  ; |168| 
    3703                    ;** --------------------------------------------------------------------------*
    3704                    ;          EXCLUSIVE CPU CYCLES: 13
    3705                            .dwpsn  file "./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.c",line 24
    3706 00000ae4 01bf92e6             LDW     .D2T2   *++SP(112),B3     ; |247| 
    3707                            .dwcfi  cfa_offset, 48
    3708                            .dwcfi  restore_reg, 19
    3709 00000ae8     c677             LDDW    .D2T1   *++SP,A13:A12
    3710                            .dwcfi  cfa_offset, 40
    3711                            .dwcfi  restore_reg, 13
    3712                            .dwcfi  restore_reg, 12
    3713 00000aea     c777             LDDW    .D2T1   *++SP,A15:A14
    3714                            .dwcfi  cfa_offset, 32
    3715                            .dwcfi  restore_reg, 15
    3716                            .dwcfi  restore_reg, 14
    3717 00000aec     d577             LDDW    .D2T2   *++SP,B11:B10
    3718                            .dwcfi  cfa_offset, 24
    3719                            .dwcfi  restore_reg, 27
    3720                            .dwcfi  restore_reg, 26
    3721 00000aee     d677             LDDW    .D2T2   *++SP,B13:B12
    3722                            .dwcfi  cfa_offset, 16
    3723                            .dwcfi  restore_reg, 29
    3724                            .dwcfi  restore_reg, 28
    3725 00000af0     6577             LDW     .D2T1   *++SP(8),A10
    3726                            .dwcfi  cfa_offset, 8
    3727                            .dwcfi  restore_reg, 10
    3728 00000af2     65f7             LDW     .D2T1   *++SP(8),A11      ; |247| 
    3729                            .dwcfi  cfa_offset, 0
    3730                            .dwcfi  restore_reg, 11
    3731                            .dwcfi  cfa_offset, 0
    3732                    $C$DW$241       .dwtag  DW_TAG_TI_branch
    3733                            .dwattr $C$DW$241, DW_AT_low_pc(0x00)
    3734                            .dwattr $C$DW$241, DW_AT_TI_return
    3735 00000af4 008ca362             RETNOP  .S2     B3,5
    3736                               ; BRANCH OCCURS {B3}  
    3737                    
    3738                    $C$DW$242       .dwtag  DW_TAG_TI_loop
    3739                            .dwattr $C$DW$242, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3740                            .dwattr $C$DW$242, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   69

    3741                            .dwattr $C$DW$242, DW_AT_TI_begin_line(0x35)
    3742                            .dwattr $C$DW$242, DW_AT_TI_end_line(0xee)
    3743                    $C$DW$243       .dwtag  DW_TAG_TI_loop_range
    3744                            .dwattr $C$DW$243, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$4$B)
    3745                            .dwattr $C$DW$243, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$4$E)
    3746                    $C$DW$244       .dwtag  DW_TAG_TI_loop_range
    3747                            .dwattr $C$DW$244, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$84$B)
    3748                            .dwattr $C$DW$244, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$84$E)
    3749                    $C$DW$245       .dwtag  DW_TAG_TI_loop_range
    3750                            .dwattr $C$DW$245, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$73$B)
    3751                            .dwattr $C$DW$245, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$73$E)
    3752                    $C$DW$246       .dwtag  DW_TAG_TI_loop_range
    3753                            .dwattr $C$DW$246, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$64$B)
    3754                            .dwattr $C$DW$246, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$64$E)
    3755                    $C$DW$247       .dwtag  DW_TAG_TI_loop_range
    3756                            .dwattr $C$DW$247, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$51$B)
    3757                            .dwattr $C$DW$247, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$51$E)
    3758                    $C$DW$248       .dwtag  DW_TAG_TI_loop_range
    3759                            .dwattr $C$DW$248, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$47$B)
    3760                            .dwattr $C$DW$248, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$47$E)
    3761                    $C$DW$249       .dwtag  DW_TAG_TI_loop_range
    3762                            .dwattr $C$DW$249, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$42$B)
    3763                            .dwattr $C$DW$249, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$42$E)
    3764                    $C$DW$250       .dwtag  DW_TAG_TI_loop_range
    3765                            .dwattr $C$DW$250, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$28$B)
    3766                            .dwattr $C$DW$250, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$28$E)
    3767                    $C$DW$251       .dwtag  DW_TAG_TI_loop_range
    3768                            .dwattr $C$DW$251, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$24$B)
    3769                            .dwattr $C$DW$251, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$24$E)
    3770                    $C$DW$252       .dwtag  DW_TAG_TI_loop_range
    3771                            .dwattr $C$DW$252, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$19$B)
    3772                            .dwattr $C$DW$252, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$19$E)
    3773                    $C$DW$253       .dwtag  DW_TAG_TI_loop_range
    3774                            .dwattr $C$DW$253, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$10$B)
    3775                            .dwattr $C$DW$253, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$10$E)
    3776                    $C$DW$254       .dwtag  DW_TAG_TI_loop_range
    3777                            .dwattr $C$DW$254, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$5$B)
    3778                            .dwattr $C$DW$254, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$5$E)
    3779                    $C$DW$255       .dwtag  DW_TAG_TI_loop_range
    3780                            .dwattr $C$DW$255, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$6$B)
    3781                            .dwattr $C$DW$255, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$6$E)
    3782                    $C$DW$256       .dwtag  DW_TAG_TI_loop_range
    3783                            .dwattr $C$DW$256, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$7$B)
    3784                            .dwattr $C$DW$256, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$7$E)
    3785                    $C$DW$257       .dwtag  DW_TAG_TI_loop_range
    3786                            .dwattr $C$DW$257, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$8$B)
    3787                            .dwattr $C$DW$257, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$8$E)
    3788                    $C$DW$258       .dwtag  DW_TAG_TI_loop_range
    3789                            .dwattr $C$DW$258, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$9$B)
    3790                            .dwattr $C$DW$258, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$9$E)
    3791                    $C$DW$259       .dwtag  DW_TAG_TI_loop_range
    3792                            .dwattr $C$DW$259, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$17$B)
    3793                            .dwattr $C$DW$259, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$17$E)
    3794                    $C$DW$260       .dwtag  DW_TAG_TI_loop_range
    3795                            .dwattr $C$DW$260, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$18$B)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   70

    3796                            .dwattr $C$DW$260, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$18$E)
    3797                    $C$DW$261       .dwtag  DW_TAG_TI_loop_range
    3798                            .dwattr $C$DW$261, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$23$B)
    3799                            .dwattr $C$DW$261, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$23$E)
    3800                    $C$DW$262       .dwtag  DW_TAG_TI_loop_range
    3801                            .dwattr $C$DW$262, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$27$B)
    3802                            .dwattr $C$DW$262, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$27$E)
    3803                    $C$DW$263       .dwtag  DW_TAG_TI_loop_range
    3804                            .dwattr $C$DW$263, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$40$B)
    3805                            .dwattr $C$DW$263, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$40$E)
    3806                    $C$DW$264       .dwtag  DW_TAG_TI_loop_range
    3807                            .dwattr $C$DW$264, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$41$B)
    3808                            .dwattr $C$DW$264, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$41$E)
    3809                    $C$DW$265       .dwtag  DW_TAG_TI_loop_range
    3810                            .dwattr $C$DW$265, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$46$B)
    3811                            .dwattr $C$DW$265, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$46$E)
    3812                    $C$DW$266       .dwtag  DW_TAG_TI_loop_range
    3813                            .dwattr $C$DW$266, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$50$B)
    3814                            .dwattr $C$DW$266, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$50$E)
    3815                    $C$DW$267       .dwtag  DW_TAG_TI_loop_range
    3816                            .dwattr $C$DW$267, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$63$B)
    3817                            .dwattr $C$DW$267, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$63$E)
    3818                    $C$DW$268       .dwtag  DW_TAG_TI_loop_range
    3819                            .dwattr $C$DW$268, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$72$B)
    3820                            .dwattr $C$DW$268, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$72$E)
    3821                    $C$DW$269       .dwtag  DW_TAG_TI_loop_range
    3822                            .dwattr $C$DW$269, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$81$B)
    3823                            .dwattr $C$DW$269, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$81$E)
    3824                    $C$DW$270       .dwtag  DW_TAG_TI_loop_range
    3825                            .dwattr $C$DW$270, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$82$B)
    3826                            .dwattr $C$DW$270, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$82$E)
    3827                    $C$DW$271       .dwtag  DW_TAG_TI_loop_range
    3828                            .dwattr $C$DW$271, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$83$B)
    3829                            .dwattr $C$DW$271, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$83$E)
    3830                    $C$DW$272       .dwtag  DW_TAG_TI_loop_range
    3831                            .dwattr $C$DW$272, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$85$B)
    3832                            .dwattr $C$DW$272, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$85$E)
    3833                    $C$DW$273       .dwtag  DW_TAG_TI_loop_range
    3834                            .dwattr $C$DW$273, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$86$B)
    3835                            .dwattr $C$DW$273, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$86$E)
    3836                    $C$DW$274       .dwtag  DW_TAG_TI_loop_range
    3837                            .dwattr $C$DW$274, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$87$B)
    3838                            .dwattr $C$DW$274, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$87$E)
    3839                    $C$DW$275       .dwtag  DW_TAG_TI_loop_range
    3840                            .dwattr $C$DW$275, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$88$B)
    3841                            .dwattr $C$DW$275, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$88$E)
    3842                    
    3843                    $C$DW$276       .dwtag  DW_TAG_TI_loop
    3844                            .dwattr $C$DW$276, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3845                            .dwattr $C$DW$276, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3846                            .dwattr $C$DW$276, DW_AT_TI_begin_line(0x9c)
    3847                            .dwattr $C$DW$276, DW_AT_TI_end_line(0x9c)
    3848                    $C$DW$277       .dwtag  DW_TAG_TI_loop_range
    3849                            .dwattr $C$DW$277, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$44$B)
    3850                            .dwattr $C$DW$277, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$44$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   71

    3851                            .dwendtag $C$DW$276
    3852                    
    3853                    
    3854                    $C$DW$278       .dwtag  DW_TAG_TI_loop
    3855                            .dwattr $C$DW$278, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3856                            .dwattr $C$DW$278, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3857                            .dwattr $C$DW$278, DW_AT_TI_begin_line(0x70)
    3858                            .dwattr $C$DW$278, DW_AT_TI_end_line(0x70)
    3859                    $C$DW$279       .dwtag  DW_TAG_TI_loop_range
    3860                            .dwattr $C$DW$279, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$21$B)
    3861                            .dwattr $C$DW$279, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$21$E)
    3862                            .dwendtag $C$DW$278
    3863                    
    3864                    
    3865                    $C$DW$280       .dwtag  DW_TAG_TI_loop
    3866                            .dwattr $C$DW$280, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3867                            .dwattr $C$DW$280, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3868                            .dwattr $C$DW$280, DW_AT_TI_begin_line(0x66)
    3869                            .dwattr $C$DW$280, DW_AT_TI_end_line(0x6a)
    3870                    $C$DW$281       .dwtag  DW_TAG_TI_loop_range
    3871                            .dwattr $C$DW$281, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$11$B)
    3872                            .dwattr $C$DW$281, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$11$E)
    3873                    $C$DW$282       .dwtag  DW_TAG_TI_loop_range
    3874                            .dwattr $C$DW$282, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$12$B)
    3875                            .dwattr $C$DW$282, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$12$E)
    3876                    $C$DW$283       .dwtag  DW_TAG_TI_loop_range
    3877                            .dwattr $C$DW$283, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$16$B)
    3878                            .dwattr $C$DW$283, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$16$E)
    3879                    
    3880                    $C$DW$284       .dwtag  DW_TAG_TI_loop
    3881                            .dwattr $C$DW$284, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3882                            .dwattr $C$DW$284, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3883                            .dwattr $C$DW$284, DW_AT_TI_begin_line(0x67)
    3884                            .dwattr $C$DW$284, DW_AT_TI_end_line(0x6a)
    3885                    $C$DW$285       .dwtag  DW_TAG_TI_loop_range
    3886                            .dwattr $C$DW$285, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$14$B)
    3887                            .dwattr $C$DW$285, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$14$E)
    3888                            .dwendtag $C$DW$284
    3889                    
    3890                            .dwendtag $C$DW$280
    3891                    
    3892                    
    3893                    $C$DW$286       .dwtag  DW_TAG_TI_loop
    3894                            .dwattr $C$DW$286, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3895                            .dwattr $C$DW$286, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3896                            .dwattr $C$DW$286, DW_AT_TI_begin_line(0x75)
    3897                            .dwattr $C$DW$286, DW_AT_TI_end_line(0x7f)
    3898                    $C$DW$287       .dwtag  DW_TAG_TI_loop_range
    3899                            .dwattr $C$DW$287, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$25$B)
    3900                            .dwattr $C$DW$287, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$25$E)
    3901                    $C$DW$288       .dwtag  DW_TAG_TI_loop_range
    3902                            .dwattr $C$DW$288, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$26$B)
    3903                            .dwattr $C$DW$288, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$26$E)
    3904                            .dwendtag $C$DW$286
    3905                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   72

    3906                    
    3907                    $C$DW$289       .dwtag  DW_TAG_TI_loop
    3908                            .dwattr $C$DW$289, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3909                            .dwattr $C$DW$289, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3910                            .dwattr $C$DW$289, DW_AT_TI_begin_line(0x82)
    3911                            .dwattr $C$DW$289, DW_AT_TI_end_line(0x96)
    3912                    $C$DW$290       .dwtag  DW_TAG_TI_loop_range
    3913                            .dwattr $C$DW$290, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$29$B)
    3914                            .dwattr $C$DW$290, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$29$E)
    3915                    $C$DW$291       .dwtag  DW_TAG_TI_loop_range
    3916                            .dwattr $C$DW$291, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$35$B)
    3917                            .dwattr $C$DW$291, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$35$E)
    3918                    $C$DW$292       .dwtag  DW_TAG_TI_loop_range
    3919                            .dwattr $C$DW$292, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$30$B)
    3920                            .dwattr $C$DW$292, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$30$E)
    3921                    $C$DW$293       .dwtag  DW_TAG_TI_loop_range
    3922                            .dwattr $C$DW$293, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$34$B)
    3923                            .dwattr $C$DW$293, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$34$E)
    3924                    $C$DW$294       .dwtag  DW_TAG_TI_loop_range
    3925                            .dwattr $C$DW$294, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$39$B)
    3926                            .dwattr $C$DW$294, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$39$E)
    3927                    
    3928                    $C$DW$295       .dwtag  DW_TAG_TI_loop
    3929                            .dwattr $C$DW$295, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3930                            .dwattr $C$DW$295, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3931                            .dwattr $C$DW$295, DW_AT_TI_begin_line(0x88)
    3932                            .dwattr $C$DW$295, DW_AT_TI_end_line(0x88)
    3933                    $C$DW$296       .dwtag  DW_TAG_TI_loop_range
    3934                            .dwattr $C$DW$296, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$32$B)
    3935                            .dwattr $C$DW$296, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$32$E)
    3936                            .dwendtag $C$DW$295
    3937                    
    3938                    
    3939                    $C$DW$297       .dwtag  DW_TAG_TI_loop
    3940                            .dwattr $C$DW$297, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3941                            .dwattr $C$DW$297, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3942                            .dwattr $C$DW$297, DW_AT_TI_begin_line(0x8a)
    3943                            .dwattr $C$DW$297, DW_AT_TI_end_line(0x95)
    3944                    $C$DW$298       .dwtag  DW_TAG_TI_loop_range
    3945                            .dwattr $C$DW$298, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$36$B)
    3946                            .dwattr $C$DW$298, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$36$E)
    3947                    $C$DW$299       .dwtag  DW_TAG_TI_loop_range
    3948                            .dwattr $C$DW$299, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$37$B)
    3949                            .dwattr $C$DW$299, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$37$E)
    3950                    $C$DW$300       .dwtag  DW_TAG_TI_loop_range
    3951                            .dwattr $C$DW$300, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$38$B)
    3952                            .dwattr $C$DW$300, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$38$E)
    3953                            .dwendtag $C$DW$297
    3954                    
    3955                            .dwendtag $C$DW$289
    3956                    
    3957                    
    3958                    $C$DW$301       .dwtag  DW_TAG_TI_loop
    3959                            .dwattr $C$DW$301, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3960                            .dwattr $C$DW$301, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   73

    3961                            .dwattr $C$DW$301, DW_AT_TI_begin_line(0xa1)
    3962                            .dwattr $C$DW$301, DW_AT_TI_end_line(0xab)
    3963                    $C$DW$302       .dwtag  DW_TAG_TI_loop_range
    3964                            .dwattr $C$DW$302, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$48$B)
    3965                            .dwattr $C$DW$302, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$48$E)
    3966                    $C$DW$303       .dwtag  DW_TAG_TI_loop_range
    3967                            .dwattr $C$DW$303, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$49$B)
    3968                            .dwattr $C$DW$303, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$49$E)
    3969                            .dwendtag $C$DW$301
    3970                    
    3971                    
    3972                    $C$DW$304       .dwtag  DW_TAG_TI_loop
    3973                            .dwattr $C$DW$304, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3974                            .dwattr $C$DW$304, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3975                            .dwattr $C$DW$304, DW_AT_TI_begin_line(0xae)
    3976                            .dwattr $C$DW$304, DW_AT_TI_end_line(0xc2)
    3977                    $C$DW$305       .dwtag  DW_TAG_TI_loop_range
    3978                            .dwattr $C$DW$305, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$52$B)
    3979                            .dwattr $C$DW$305, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$52$E)
    3980                    $C$DW$306       .dwtag  DW_TAG_TI_loop_range
    3981                            .dwattr $C$DW$306, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$58$B)
    3982                            .dwattr $C$DW$306, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$58$E)
    3983                    $C$DW$307       .dwtag  DW_TAG_TI_loop_range
    3984                            .dwattr $C$DW$307, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$53$B)
    3985                            .dwattr $C$DW$307, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$53$E)
    3986                    $C$DW$308       .dwtag  DW_TAG_TI_loop_range
    3987                            .dwattr $C$DW$308, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$57$B)
    3988                            .dwattr $C$DW$308, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$57$E)
    3989                    $C$DW$309       .dwtag  DW_TAG_TI_loop_range
    3990                            .dwattr $C$DW$309, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$62$B)
    3991                            .dwattr $C$DW$309, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$62$E)
    3992                    
    3993                    $C$DW$310       .dwtag  DW_TAG_TI_loop
    3994                            .dwattr $C$DW$310, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    3995                            .dwattr $C$DW$310, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    3996                            .dwattr $C$DW$310, DW_AT_TI_begin_line(0xb4)
    3997                            .dwattr $C$DW$310, DW_AT_TI_end_line(0xb4)
    3998                    $C$DW$311       .dwtag  DW_TAG_TI_loop_range
    3999                            .dwattr $C$DW$311, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$55$B)
    4000                            .dwattr $C$DW$311, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$55$E)
    4001                            .dwendtag $C$DW$310
    4002                    
    4003                    
    4004                    $C$DW$312       .dwtag  DW_TAG_TI_loop
    4005                            .dwattr $C$DW$312, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4006                            .dwattr $C$DW$312, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    4007                            .dwattr $C$DW$312, DW_AT_TI_begin_line(0xb6)
    4008                            .dwattr $C$DW$312, DW_AT_TI_end_line(0xc1)
    4009                    $C$DW$313       .dwtag  DW_TAG_TI_loop_range
    4010                            .dwattr $C$DW$313, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$59$B)
    4011                            .dwattr $C$DW$313, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$59$E)
    4012                    $C$DW$314       .dwtag  DW_TAG_TI_loop_range
    4013                            .dwattr $C$DW$314, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$60$B)
    4014                            .dwattr $C$DW$314, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$60$E)
    4015                    $C$DW$315       .dwtag  DW_TAG_TI_loop_range
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   74

    4016                            .dwattr $C$DW$315, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$61$B)
    4017                            .dwattr $C$DW$315, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$61$E)
    4018                            .dwendtag $C$DW$312
    4019                    
    4020                            .dwendtag $C$DW$304
    4021                    
    4022                    
    4023                    $C$DW$316       .dwtag  DW_TAG_TI_loop
    4024                            .dwattr $C$DW$316, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4025                            .dwattr $C$DW$316, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    4026                            .dwattr $C$DW$316, DW_AT_TI_begin_line(0xc6)
    4027                            .dwattr $C$DW$316, DW_AT_TI_end_line(0xc9)
    4028                    $C$DW$317       .dwtag  DW_TAG_TI_loop_range
    4029                            .dwattr $C$DW$317, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$65$B)
    4030                            .dwattr $C$DW$317, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$65$E)
    4031                    $C$DW$318       .dwtag  DW_TAG_TI_loop_range
    4032                            .dwattr $C$DW$318, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$66$B)
    4033                            .dwattr $C$DW$318, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$66$E)
    4034                    $C$DW$319       .dwtag  DW_TAG_TI_loop_range
    4035                            .dwattr $C$DW$319, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$70$B)
    4036                            .dwattr $C$DW$319, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$70$E)
    4037                    $C$DW$320       .dwtag  DW_TAG_TI_loop_range
    4038                            .dwattr $C$DW$320, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$71$B)
    4039                            .dwattr $C$DW$320, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$71$E)
    4040                    
    4041                    $C$DW$321       .dwtag  DW_TAG_TI_loop
    4042                            .dwattr $C$DW$321, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4043                            .dwattr $C$DW$321, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    4044                            .dwattr $C$DW$321, DW_AT_TI_begin_line(0xc7)
    4045                            .dwattr $C$DW$321, DW_AT_TI_end_line(0xc9)
    4046                    $C$DW$322       .dwtag  DW_TAG_TI_loop_range
    4047                            .dwattr $C$DW$322, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$68$B)
    4048                            .dwattr $C$DW$322, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$68$E)
    4049                            .dwendtag $C$DW$321
    4050                    
    4051                            .dwendtag $C$DW$316
    4052                    
    4053                    
    4054                    $C$DW$323       .dwtag  DW_TAG_TI_loop
    4055                            .dwattr $C$DW$323, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4056                            .dwattr $C$DW$323, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    4057                            .dwattr $C$DW$323, DW_AT_TI_begin_line(0xcd)
    4058                            .dwattr $C$DW$323, DW_AT_TI_end_line(0xd0)
    4059                    $C$DW$324       .dwtag  DW_TAG_TI_loop_range
    4060                            .dwattr $C$DW$324, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$74$B)
    4061                            .dwattr $C$DW$324, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$74$E)
    4062                    $C$DW$325       .dwtag  DW_TAG_TI_loop_range
    4063                            .dwattr $C$DW$325, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$75$B)
    4064                            .dwattr $C$DW$325, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$75$E)
    4065                    $C$DW$326       .dwtag  DW_TAG_TI_loop_range
    4066                            .dwattr $C$DW$326, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$79$B)
    4067                            .dwattr $C$DW$326, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$79$E)
    4068                    $C$DW$327       .dwtag  DW_TAG_TI_loop_range
    4069                            .dwattr $C$DW$327, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$80$B)
    4070                            .dwattr $C$DW$327, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$80$E)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   75

    4071                    
    4072                    $C$DW$328       .dwtag  DW_TAG_TI_loop
    4073                            .dwattr $C$DW$328, DW_AT_name("c:\nightlybuilds\vlib\ti\vlib\vlib\examples\package/lib/Regress
    4074                            .dwattr $C$DW$328, DW_AT_TI_begin_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_di
    4075                            .dwattr $C$DW$328, DW_AT_TI_begin_line(0xce)
    4076                            .dwattr $C$DW$328, DW_AT_TI_end_line(0xd0)
    4077                    $C$DW$329       .dwtag  DW_TAG_TI_loop_range
    4078                            .dwattr $C$DW$329, DW_AT_low_pc($C$DW$L$VLIB_disparity_SAD16_d$77$B)
    4079                            .dwattr $C$DW$329, DW_AT_high_pc($C$DW$L$VLIB_disparity_SAD16_d$77$E)
    4080                            .dwendtag $C$DW$328
    4081                    
    4082                            .dwendtag $C$DW$323
    4083                    
    4084                            .dwendtag $C$DW$242
    4085                    
    4086                            .dwattr $C$DW$98, DW_AT_TI_end_file("./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_dispa
    4087                            .dwattr $C$DW$98, DW_AT_TI_end_line(0xf7)
    4088                            .dwattr $C$DW$98, DW_AT_TI_end_column(0x01)
    4089                            .dwendentry
    4090                            .dwendtag $C$DW$98
    4091                    
    4092                    ;; Inlined function references:
    4093                    ;; [ 15] VLIB_profile_start
    4094                    ;; [ 16] VLIB_profile_stop
    4095                    ;; [ 18] VLIB_kernel_memory
    4096                    ;******************************************************************************
    4097                    ;* STRINGS                                                                    *
    4098                    ;******************************************************************************
    4099 00000000                   .sect   ".const:.string"
    4100 00000000 00000056  $C$SL1: .string "VLIB_disparity_SAD16",0
         00000001 0000004C 
         00000002 00000049 
         00000003 00000042 
         00000004 0000005F 
         00000005 00000064 
         00000006 00000069 
         00000007 00000073 
         00000008 00000070 
         00000009 00000061 
         0000000a 00000072 
         0000000b 00000069 
         0000000c 00000074 
         0000000d 00000079 
         0000000e 0000005F 
         0000000f 00000053 
         00000010 00000041 
         00000011 00000044 
         00000012 00000031 
         00000013 00000036 
         00000014 00000000 
    4101 00000015 00000025  $C$SL2: .string "%s generated input | Opt results compared to NatC results |"
         00000016 00000073 
         00000017 00000020 
         00000018 00000067 
         00000019 00000065 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   76

         0000001a 0000006E 
         0000001b 00000065 
         0000001c 00000072 
         0000001d 00000061 
         0000001e 00000074 
         0000001f 00000065 
         00000020 00000064 
         00000021 00000020 
         00000022 00000069 
         00000023 0000006E 
         00000024 00000070 
         00000025 00000075 
         00000026 00000074 
         00000027 00000020 
         00000028 0000007C 
         00000029 00000020 
         0000002a 0000004F 
         0000002b 00000070 
         0000002c 00000074 
         0000002d 00000020 
         0000002e 00000072 
         0000002f 00000065 
         00000030 00000073 
         00000031 00000075 
         00000032 0000006C 
         00000033 00000074 
         00000034 00000073 
         00000035 00000020 
         00000036 00000063 
         00000037 0000006F 
         00000038 0000006D 
         00000039 00000070 
         0000003a 00000061 
         0000003b 00000072 
         0000003c 00000065 
         0000003d 00000064 
         0000003e 00000020 
         0000003f 00000074 
         00000040 0000006F 
         00000041 00000020 
         00000042 0000004E 
         00000043 00000061 
         00000044 00000074 
         00000045 00000043 
         00000046 00000020 
         00000047 00000072 
         00000048 00000065 
         00000049 00000073 
         0000004a 00000075 
         0000004b 0000006C 
         0000004c 00000074 
         0000004d 00000073 
         0000004e 00000020 
         0000004f 0000007C 
    4102 00000050 00000020          .string " width=%d, height=%d, windowSize=%d, numDisp=%d",0
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   77

         00000051 00000077 
         00000052 00000069 
         00000053 00000064 
         00000054 00000074 
         00000055 00000068 
         00000056 0000003D 
         00000057 00000025 
         00000058 00000064 
         00000059 0000002C 
         0000005a 00000020 
         0000005b 00000068 
         0000005c 00000065 
         0000005d 00000069 
         0000005e 00000067 
         0000005f 00000068 
         00000060 00000074 
         00000061 0000003D 
         00000062 00000025 
         00000063 00000064 
         00000064 0000002C 
         00000065 00000020 
         00000066 00000077 
         00000067 00000069 
         00000068 0000006E 
         00000069 00000064 
         0000006a 0000006F 
         0000006b 00000077 
         0000006c 00000053 
         0000006d 00000069 
         0000006e 0000007A 
         0000006f 00000065 
         00000070 0000003D 
         00000071 00000025 
         00000072 00000064 
         00000073 0000002C 
         00000074 00000020 
         00000075 0000006E 
         00000076 00000075 
         00000077 0000006D 
         00000078 00000044 
         00000079 00000069 
         0000007a 00000073 
         0000007b 00000070 
         0000007c 0000003D 
         0000007d 00000025 
         0000007e 00000064 
         0000007f 00000000 
    4103 00000080 00000077  $C$SL3: .string "width=%d, height=%d, windowSize=%d",0
         00000081 00000069 
         00000082 00000064 
         00000083 00000074 
         00000084 00000068 
         00000085 0000003D 
         00000086 00000025 
         00000087 00000064 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   78

         00000088 0000002C 
         00000089 00000020 
         0000008a 00000068 
         0000008b 00000065 
         0000008c 00000069 
         0000008d 00000067 
         0000008e 00000068 
         0000008f 00000074 
         00000090 0000003D 
         00000091 00000025 
         00000092 00000064 
         00000093 0000002C 
         00000094 00000020 
         00000095 00000077 
         00000096 00000069 
         00000097 0000006E 
         00000098 00000064 
         00000099 0000006F 
         0000009a 00000077 
         0000009b 00000053 
         0000009c 00000069 
         0000009d 0000007A 
         0000009e 00000065 
         0000009f 0000003D 
         000000a0 00000025 
         000000a1 00000064 
         000000a2 00000000 
    4104 000000a3 00000070  $C$SL4: .string "padWidth*(outHeight-1)*(disparitySearchRange)",0
         000000a4 00000061 
         000000a5 00000064 
         000000a6 00000057 
         000000a7 00000069 
         000000a8 00000064 
         000000a9 00000074 
         000000aa 00000068 
         000000ab 0000002A 
         000000ac 00000028 
         000000ad 0000006F 
         000000ae 00000075 
         000000af 00000074 
         000000b0 00000048 
         000000b1 00000065 
         000000b2 00000069 
         000000b3 00000067 
         000000b4 00000068 
         000000b5 00000074 
         000000b6 0000002D 
         000000b7 00000031 
         000000b8 00000029 
         000000b9 0000002A 
         000000ba 00000028 
         000000bb 00000064 
         000000bc 00000069 
         000000bd 00000073 
         000000be 00000070 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   79

         000000bf 00000061 
         000000c0 00000072 
         000000c1 00000069 
         000000c2 00000074 
         000000c3 00000079 
         000000c4 00000053 
         000000c5 00000065 
         000000c6 00000061 
         000000c7 00000072 
         000000c8 00000063 
         000000c9 00000068 
         000000ca 00000052 
         000000cb 00000061 
         000000cc 0000006E 
         000000cd 00000067 
         000000ce 00000065 
         000000cf 00000029 
         000000d0 00000000 
    4105 000000d1 0000004E  $C$SL5: .string "N = padWidth*(outHeight-1)*(disparitySearchRange); M = (out"
         000000d2 00000020 
         000000d3 0000003D 
         000000d4 00000020 
         000000d5 00000070 
         000000d6 00000061 
         000000d7 00000064 
         000000d8 00000057 
         000000d9 00000069 
         000000da 00000064 
         000000db 00000074 
         000000dc 00000068 
         000000dd 0000002A 
         000000de 00000028 
         000000df 0000006F 
         000000e0 00000075 
         000000e1 00000074 
         000000e2 00000048 
         000000e3 00000065 
         000000e4 00000069 
         000000e5 00000067 
         000000e6 00000068 
         000000e7 00000074 
         000000e8 0000002D 
         000000e9 00000031 
         000000ea 00000029 
         000000eb 0000002A 
         000000ec 00000028 
         000000ed 00000064 
         000000ee 00000069 
         000000ef 00000073 
         000000f0 00000070 
         000000f1 00000061 
         000000f2 00000072 
         000000f3 00000069 
         000000f4 00000074 
         000000f5 00000079 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   80

         000000f6 00000053 
         000000f7 00000065 
         000000f8 00000061 
         000000f9 00000072 
         000000fa 00000063 
         000000fb 00000068 
         000000fc 00000052 
         000000fd 00000061 
         000000fe 0000006E 
         000000ff 00000067 
         00000100 00000065 
         00000101 00000029 
         00000102 0000003B 
         00000103 00000020 
         00000104 0000004D 
         00000105 00000020 
         00000106 0000003D 
         00000107 00000020 
         00000108 00000028 
         00000109 0000006F 
         0000010a 00000075 
         0000010b 00000074 
    4106 0000010c 00000048          .string "Height-1)*(disparitySearchRange)",0
         0000010d 00000065 
         0000010e 00000069 
         0000010f 00000067 
         00000110 00000068 
         00000111 00000074 
         00000112 0000002D 
         00000113 00000031 
         00000114 00000029 
         00000115 0000002A 
         00000116 00000028 
         00000117 00000064 
         00000118 00000069 
         00000119 00000073 
         0000011a 00000070 
         0000011b 00000061 
         0000011c 00000072 
         0000011d 00000069 
         0000011e 00000074 
         0000011f 00000079 
         00000120 00000053 
         00000121 00000065 
         00000122 00000061 
         00000123 00000072 
         00000124 00000063 
         00000125 00000068 
         00000126 00000052 
         00000127 00000061 
         00000128 0000006E 
         00000129 00000067 
         0000012a 00000065 
         0000012b 00000029 
         0000012c 00000000 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   81

    4107 0000012d 0000002D  $C$SL6: .string "-----------------------------------------------------------"
         0000012e 0000002D 
         0000012f 0000002D 
         00000130 0000002D 
         00000131 0000002D 
         00000132 0000002D 
         00000133 0000002D 
         00000134 0000002D 
         00000135 0000002D 
         00000136 0000002D 
         00000137 0000002D 
         00000138 0000002D 
         00000139 0000002D 
         0000013a 0000002D 
         0000013b 0000002D 
         0000013c 0000002D 
         0000013d 0000002D 
         0000013e 0000002D 
         0000013f 0000002D 
         00000140 0000002D 
         00000141 0000002D 
         00000142 0000002D 
         00000143 0000002D 
         00000144 0000002D 
         00000145 0000002D 
         00000146 0000002D 
         00000147 0000002D 
         00000148 0000002D 
         00000149 0000002D 
         0000014a 0000002D 
         0000014b 0000002D 
         0000014c 0000002D 
         0000014d 0000002D 
         0000014e 0000002D 
         0000014f 0000002D 
         00000150 0000002D 
         00000151 0000002D 
         00000152 0000002D 
         00000153 0000002D 
         00000154 0000002D 
         00000155 0000002D 
         00000156 0000002D 
         00000157 0000002D 
         00000158 0000002D 
         00000159 0000002D 
         0000015a 0000002D 
         0000015b 0000002D 
         0000015c 0000002D 
         0000015d 0000002D 
         0000015e 0000002D 
         0000015f 0000002D 
         00000160 0000002D 
         00000161 0000002D 
         00000162 0000002D 
         00000163 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   82

         00000164 0000002D 
         00000165 0000002D 
         00000166 0000002D 
         00000167 0000002D 
    4108 00000168 0000002D          .string "-----------------------------------------------------------"
         00000169 0000002D 
         0000016a 0000002D 
         0000016b 0000002D 
         0000016c 0000002D 
         0000016d 0000002D 
         0000016e 0000002D 
         0000016f 0000002D 
         00000170 0000002D 
         00000171 0000002D 
         00000172 0000002D 
         00000173 0000002D 
         00000174 0000002D 
         00000175 0000002D 
         00000176 0000002D 
         00000177 0000002D 
         00000178 0000002D 
         00000179 0000002D 
         0000017a 0000002D 
         0000017b 0000002D 
         0000017c 0000002D 
         0000017d 0000002D 
         0000017e 0000002D 
         0000017f 0000002D 
         00000180 0000002D 
         00000181 0000002D 
         00000182 0000002D 
         00000183 0000002D 
         00000184 0000002D 
         00000185 0000002D 
         00000186 0000002D 
         00000187 0000002D 
         00000188 0000002D 
         00000189 0000002D 
         0000018a 0000002D 
         0000018b 0000002D 
         0000018c 0000002D 
         0000018d 0000002D 
         0000018e 0000002D 
         0000018f 0000002D 
         00000190 0000002D 
         00000191 0000002D 
         00000192 0000002D 
         00000193 0000002D 
         00000194 0000002D 
         00000195 0000002D 
         00000196 0000002D 
         00000197 0000002D 
         00000198 0000002D 
         00000199 0000002D 
         0000019a 0000002D 
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   83

         0000019b 0000002D 
         0000019c 0000002D 
         0000019d 0000002D 
         0000019e 0000002D 
         0000019f 0000002D 
         000001a0 0000002D 
         000001a1 0000002D 
         000001a2 0000002D 
    4109 000001a3 0000002D          .string "-----------------------",10,0
         000001a4 0000002D 
         000001a5 0000002D 
         000001a6 0000002D 
         000001a7 0000002D 
         000001a8 0000002D 
         000001a9 0000002D 
         000001aa 0000002D 
         000001ab 0000002D 
         000001ac 0000002D 
         000001ad 0000002D 
         000001ae 0000002D 
         000001af 0000002D 
         000001b0 0000002D 
         000001b1 0000002D 
         000001b2 0000002D 
         000001b3 0000002D 
         000001b4 0000002D 
         000001b5 0000002D 
         000001b6 0000002D 
         000001b7 0000002D 
         000001b8 0000002D 
         000001b9 0000002D 
         000001ba 0000000A 
         000001bb 00000000 
    4110                    ;*****************************************************************************
    4111                    ;* UNDEFINED EXTERNAL REFERENCES                                             *
    4112                    ;*****************************************************************************
    4113                            .global printf
    4114                            .global sprintf
    4115                            .global memset
    4116                            .global malloc
    4117                            .global free
    4118                            .global VLIB_cache_inval
    4119                            .global VLIB_profile_init
    4120                            .global VLIB_formula_add_test
    4121                            .global VLIB_skip_test
    4122                            .global VLIB_profile_cycle_report
    4123                            .global initStack
    4124                            .global setStackDepth
    4125                            .global getSP
    4126                            .global VLIB_stack_memory
    4127                            .global VLIB_fillBuffer
    4128                            .global VLIB_malloc
    4129                            .global VLIB_free
    4130                            .global VLIB_disparity_SAD_firstRow16_cn
    4131                            .global VLIB_disparity_SAD16
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   84

    4132                            .global VLIB_disparity_SAD16_cn
    4133                            .global disparity_SAD16_getTestParams
    4134                            .global test_cases
    4135                            .global act_kernel
    4136                            .global desc
    4137                            .global testPatternString
    4138                            .global est_test
    4139                            .global beg_count
    4140                            .global end_count
    4141                            .global overhead
    4142                            .global cycles
    4143                    
    4144                    ;******************************************************************************
    4145                    ;* BUILD ATTRIBUTES                                                           *
    4146                    ;******************************************************************************
    4147                            .battr "TI", Tag_File, 1, Tag_Long_Precision_Bits(2)
    4148                            .battr "TI", Tag_File, 1, Tag_Bitfield_layout(2)
    4149                            .battr "TI", Tag_File, 1, Tag_ABI_enum_size(2)
    4150                            .battr "c6xabi", Tag_File, 1, Tag_ABI_wchar_t(1)
    4151                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_alignment(0)
    4152                            .battr "c6xabi", Tag_File, 1, Tag_ABI_array_object_align_expected(0)
    4153                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PIC(0)
    4154                            .battr "c6xabi", Tag_File, 1, Tag_ABI_PID(0)
    4155                            .battr "c6xabi", Tag_File, 1, Tag_ABI_DSBT(0)
    4156                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_needed(0)
    4157                            .battr "c6xabi", Tag_File, 1, Tag_ABI_stack_align_preserved(0)
    4158                            .battr "TI", Tag_File, 1, Tag_Tramps_Use_SOC(1)
    4159                    
    4160                    ;******************************************************************************
    4161                    ;* TYPE INFORMATION                                                           *
    4162                    ;******************************************************************************
    4163                    
    4164                    $C$DW$T$39      .dwtag  DW_TAG_enumeration_type
    4165                            .dwattr $C$DW$T$39, DW_AT_byte_size(0x04)
    4166                    $C$DW$330       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_NO_ERROR"), DW_AT_const_value(0x00)
    4167                            .dwattr $C$DW$330, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4168                            .dwattr $C$DW$330, DW_AT_decl_line(0x7a)
    4169                            .dwattr $C$DW$330, DW_AT_decl_column(0x05)
    4170                    $C$DW$331       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_INVALID"), DW_AT_const_value(0x0
    4171                            .dwattr $C$DW$331, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4172                            .dwattr $C$DW$331, DW_AT_decl_line(0x7b)
    4173                            .dwattr $C$DW$331, DW_AT_decl_column(0x05)
    4174                    $C$DW$332       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_NEGATIVE"), DW_AT_const_value(0x
    4175                            .dwattr $C$DW$332, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4176                            .dwattr $C$DW$332, DW_AT_decl_line(0x7c)
    4177                            .dwattr $C$DW$332, DW_AT_decl_column(0x05)
    4178                    $C$DW$333       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_INPUT_EXCEEDED_RANGE"), DW_AT_const_va
    4179                            .dwattr $C$DW$333, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4180                            .dwattr $C$DW$333, DW_AT_decl_line(0x7d)
    4181                            .dwattr $C$DW$333, DW_AT_decl_column(0x05)
    4182                    $C$DW$334       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_EXCEEDED_BOUNDARY"), DW_AT_cons
    4183                            .dwattr $C$DW$334, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4184                            .dwattr $C$DW$334, DW_AT_decl_line(0x7e)
    4185                            .dwattr $C$DW$334, DW_AT_decl_column(0x05)
    4186                    $C$DW$335       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_ALLOCATION_FAILURE"), DW_AT_con
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   85

    4187                            .dwattr $C$DW$335, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4188                            .dwattr $C$DW$335, DW_AT_decl_line(0x7f)
    4189                            .dwattr $C$DW$335, DW_AT_decl_column(0x05)
    4190                    $C$DW$336       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_MEMORY_POINTER_NULL"), DW_AT_const_val
    4191                            .dwattr $C$DW$336, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4192                            .dwattr $C$DW$336, DW_AT_decl_line(0x80)
    4193                            .dwattr $C$DW$336, DW_AT_decl_column(0x05)
    4194                    $C$DW$337       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_DMA_FAILURE"), DW_AT_const_value(0x07)
    4195                            .dwattr $C$DW$337, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4196                            .dwattr $C$DW$337, DW_AT_decl_line(0x81)
    4197                            .dwattr $C$DW$337, DW_AT_decl_column(0x05)
    4198                    $C$DW$338       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_OPEN_FAILURE"), DW_AT_const_value
    4199                            .dwattr $C$DW$338, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4200                            .dwattr $C$DW$338, DW_AT_decl_line(0x82)
    4201                            .dwattr $C$DW$338, DW_AT_decl_column(0x05)
    4202                    $C$DW$339       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_READ_FAILURE"), DW_AT_const_value
    4203                            .dwattr $C$DW$339, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4204                            .dwattr $C$DW$339, DW_AT_decl_line(0x83)
    4205                            .dwattr $C$DW$339, DW_AT_decl_column(0x05)
    4206                    $C$DW$340       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_WRITE_FAILURE"), DW_AT_const_valu
    4207                            .dwattr $C$DW$340, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4208                            .dwattr $C$DW$340, DW_AT_decl_line(0x84)
    4209                            .dwattr $C$DW$340, DW_AT_decl_column(0x05)
    4210                    $C$DW$341       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_CLOSE_FAILURE"), DW_AT_const_valu
    4211                            .dwattr $C$DW$341, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4212                            .dwattr $C$DW$341, DW_AT_decl_line(0x85)
    4213                            .dwattr $C$DW$341, DW_AT_decl_column(0x05)
    4214                    $C$DW$342       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_FILE_FORMAT_FAILURE"), DW_AT_const_val
    4215                            .dwattr $C$DW$342, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4216                            .dwattr $C$DW$342, DW_AT_decl_line(0x86)
    4217                            .dwattr $C$DW$342, DW_AT_decl_column(0x05)
    4218                    $C$DW$343       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_WARNING_LOW_MEMORY"), DW_AT_const_value(0x
    4219                            .dwattr $C$DW$343, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4220                            .dwattr $C$DW$343, DW_AT_decl_line(0x87)
    4221                            .dwattr $C$DW$343, DW_AT_decl_column(0x05)
    4222                    $C$DW$344       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERR_NOT_IMPLEMENTED"), DW_AT_const_value(0
    4223                            .dwattr $C$DW$344, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4224                            .dwattr $C$DW$344, DW_AT_decl_line(0x88)
    4225                            .dwattr $C$DW$344, DW_AT_decl_column(0x05)
    4226                    $C$DW$345       .dwtag  DW_TAG_enumerator, DW_AT_name("VLIB_ERROR_MAX"), DW_AT_const_value(0x0f)
    4227                            .dwattr $C$DW$345, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4228                            .dwattr $C$DW$345, DW_AT_decl_line(0x89)
    4229                            .dwattr $C$DW$345, DW_AT_decl_column(0x05)
    4230                            .dwendtag $C$DW$T$39
    4231                    
    4232                            .dwattr $C$DW$T$39, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\
    4233                            .dwattr $C$DW$T$39, DW_AT_decl_line(0x79)
    4234                            .dwattr $C$DW$T$39, DW_AT_decl_column(0x0e)
    4235                    $C$DW$T$40      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_STATUS")
    4236                            .dwattr $C$DW$T$40, DW_AT_type(*$C$DW$T$39)
    4237                            .dwattr $C$DW$T$40, DW_AT_language(DW_LANG_C)
    4238                            .dwattr $C$DW$T$40, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\
    4239                            .dwattr $C$DW$T$40, DW_AT_decl_line(0x8a)
    4240                            .dwattr $C$DW$T$40, DW_AT_decl_column(0x03)
    4241                    
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   86

    4242                    $C$DW$T$41      .dwtag  DW_TAG_enumeration_type
    4243                            .dwattr $C$DW$T$41, DW_AT_byte_size(0x04)
    4244                    $C$DW$346       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_OPT"), DW_AT_const_value(0x00)
    4245                            .dwattr $C$DW$346, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/V
    4246                            .dwattr $C$DW$346, DW_AT_decl_line(0x6a)
    4247                            .dwattr $C$DW$346, DW_AT_decl_column(0x05)
    4248                    $C$DW$347       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CN"), DW_AT_const_value(0x01)
    4249                            .dwattr $C$DW$347, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/V
    4250                            .dwattr $C$DW$347, DW_AT_decl_line(0x6b)
    4251                            .dwattr $C$DW$347, DW_AT_decl_column(0x05)
    4252                    $C$DW$348       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_CNT"), DW_AT_const_value(0x02)
    4253                            .dwattr $C$DW$348, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/V
    4254                            .dwattr $C$DW$348, DW_AT_decl_line(0x6c)
    4255                            .dwattr $C$DW$348, DW_AT_decl_column(0x05)
    4256                            .dwendtag $C$DW$T$41
    4257                    
    4258                            .dwattr $C$DW$T$41, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/
    4259                            .dwattr $C$DW$T$41, DW_AT_decl_line(0x69)
    4260                            .dwattr $C$DW$T$41, DW_AT_decl_column(0x06)
    4261                    
    4262                    $C$DW$T$42      .dwtag  DW_TAG_enumeration_type
    4263                            .dwattr $C$DW$T$42, DW_AT_byte_size(0x04)
    4264                    $C$DW$349       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_FAIL"), DW_AT_const_value(0x00)
    4265                            .dwattr $C$DW$349, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/V
    4266                            .dwattr $C$DW$349, DW_AT_decl_line(0x72)
    4267                            .dwattr $C$DW$349, DW_AT_decl_column(0x05)
    4268                    $C$DW$350       .dwtag  DW_TAG_enumerator, DW_AT_name("vlib_KERNEL_PASS"), DW_AT_const_value(0x01)
    4269                            .dwattr $C$DW$350, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/V
    4270                            .dwattr $C$DW$350, DW_AT_decl_line(0x73)
    4271                            .dwattr $C$DW$350, DW_AT_decl_column(0x05)
    4272                            .dwendtag $C$DW$T$42
    4273                    
    4274                            .dwattr $C$DW$T$42, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\../common/
    4275                            .dwattr $C$DW$T$42, DW_AT_decl_line(0x71)
    4276                            .dwattr $C$DW$T$42, DW_AT_decl_column(0x06)
    4277                    
    4278                    $C$DW$T$26      .dwtag  DW_TAG_structure_type
    4279                            .dwattr $C$DW$T$26, DW_AT_byte_size(0x24)
    4280                    $C$DW$351       .dwtag  DW_TAG_member
    4281                            .dwattr $C$DW$351, DW_AT_type(*$C$DW$T$19)
    4282                            .dwattr $C$DW$351, DW_AT_name("testPattern")
    4283                            .dwattr $C$DW$351, DW_AT_TI_symbol_name("testPattern")
    4284                            .dwattr $C$DW$351, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4285                            .dwattr $C$DW$351, DW_AT_accessibility(DW_ACCESS_public)
    4286                            .dwattr $C$DW$351, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4287                            .dwattr $C$DW$351, DW_AT_decl_line(0x24)
    4288                            .dwattr $C$DW$351, DW_AT_decl_column(0x0f)
    4289                    $C$DW$352       .dwtag  DW_TAG_member
    4290                            .dwattr $C$DW$352, DW_AT_type(*$C$DW$T$21)
    4291                            .dwattr $C$DW$352, DW_AT_name("staticInLeft")
    4292                            .dwattr $C$DW$352, DW_AT_TI_symbol_name("staticInLeft")
    4293                            .dwattr $C$DW$352, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4294                            .dwattr $C$DW$352, DW_AT_accessibility(DW_ACCESS_public)
    4295                            .dwattr $C$DW$352, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4296                            .dwattr $C$DW$352, DW_AT_decl_line(0x25)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   87

    4297                            .dwattr $C$DW$352, DW_AT_decl_column(0x10)
    4298                    $C$DW$353       .dwtag  DW_TAG_member
    4299                            .dwattr $C$DW$353, DW_AT_type(*$C$DW$T$21)
    4300                            .dwattr $C$DW$353, DW_AT_name("staticInRight")
    4301                            .dwattr $C$DW$353, DW_AT_TI_symbol_name("staticInRight")
    4302                            .dwattr $C$DW$353, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4303                            .dwattr $C$DW$353, DW_AT_accessibility(DW_ACCESS_public)
    4304                            .dwattr $C$DW$353, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4305                            .dwattr $C$DW$353, DW_AT_decl_line(0x26)
    4306                            .dwattr $C$DW$353, DW_AT_decl_column(0x10)
    4307                    $C$DW$354       .dwtag  DW_TAG_member
    4308                            .dwattr $C$DW$354, DW_AT_type(*$C$DW$T$23)
    4309                            .dwattr $C$DW$354, DW_AT_name("staticOut")
    4310                            .dwattr $C$DW$354, DW_AT_TI_symbol_name("staticOut")
    4311                            .dwattr $C$DW$354, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4312                            .dwattr $C$DW$354, DW_AT_accessibility(DW_ACCESS_public)
    4313                            .dwattr $C$DW$354, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4314                            .dwattr $C$DW$354, DW_AT_decl_line(0x27)
    4315                            .dwattr $C$DW$354, DW_AT_decl_column(0x0f)
    4316                    $C$DW$355       .dwtag  DW_TAG_member
    4317                            .dwattr $C$DW$355, DW_AT_type(*$C$DW$T$24)
    4318                            .dwattr $C$DW$355, DW_AT_name("width")
    4319                            .dwattr $C$DW$355, DW_AT_TI_symbol_name("width")
    4320                            .dwattr $C$DW$355, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4321                            .dwattr $C$DW$355, DW_AT_accessibility(DW_ACCESS_public)
    4322                            .dwattr $C$DW$355, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4323                            .dwattr $C$DW$355, DW_AT_decl_line(0x28)
    4324                            .dwattr $C$DW$355, DW_AT_decl_column(0x0f)
    4325                    $C$DW$356       .dwtag  DW_TAG_member
    4326                            .dwattr $C$DW$356, DW_AT_type(*$C$DW$T$24)
    4327                            .dwattr $C$DW$356, DW_AT_name("height")
    4328                            .dwattr $C$DW$356, DW_AT_TI_symbol_name("height")
    4329                            .dwattr $C$DW$356, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4330                            .dwattr $C$DW$356, DW_AT_accessibility(DW_ACCESS_public)
    4331                            .dwattr $C$DW$356, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4332                            .dwattr $C$DW$356, DW_AT_decl_line(0x29)
    4333                            .dwattr $C$DW$356, DW_AT_decl_column(0x0f)
    4334                    $C$DW$357       .dwtag  DW_TAG_member
    4335                            .dwattr $C$DW$357, DW_AT_type(*$C$DW$T$25)
    4336                            .dwattr $C$DW$357, DW_AT_name("minDisp")
    4337                            .dwattr $C$DW$357, DW_AT_TI_symbol_name("minDisp")
    4338                            .dwattr $C$DW$357, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4339                            .dwattr $C$DW$357, DW_AT_accessibility(DW_ACCESS_public)
    4340                            .dwattr $C$DW$357, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4341                            .dwattr $C$DW$357, DW_AT_decl_line(0x2a)
    4342                            .dwattr $C$DW$357, DW_AT_decl_column(0x0f)
    4343                    $C$DW$358       .dwtag  DW_TAG_member
    4344                            .dwattr $C$DW$358, DW_AT_type(*$C$DW$T$25)
    4345                            .dwattr $C$DW$358, DW_AT_name("maxDisp")
    4346                            .dwattr $C$DW$358, DW_AT_TI_symbol_name("maxDisp")
    4347                            .dwattr $C$DW$358, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4348                            .dwattr $C$DW$358, DW_AT_accessibility(DW_ACCESS_public)
    4349                            .dwattr $C$DW$358, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4350                            .dwattr $C$DW$358, DW_AT_decl_line(0x2b)
    4351                            .dwattr $C$DW$358, DW_AT_decl_column(0x0f)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   88

    4352                    $C$DW$359       .dwtag  DW_TAG_member
    4353                            .dwattr $C$DW$359, DW_AT_type(*$C$DW$T$25)
    4354                            .dwattr $C$DW$359, DW_AT_name("windowSize")
    4355                            .dwattr $C$DW$359, DW_AT_TI_symbol_name("windowSize")
    4356                            .dwattr $C$DW$359, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4357                            .dwattr $C$DW$359, DW_AT_accessibility(DW_ACCESS_public)
    4358                            .dwattr $C$DW$359, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispar
    4359                            .dwattr $C$DW$359, DW_AT_decl_line(0x2c)
    4360                            .dwattr $C$DW$359, DW_AT_decl_column(0x0f)
    4361                            .dwendtag $C$DW$T$26
    4362                    
    4363                            .dwattr $C$DW$T$26, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispa
    4364                            .dwattr $C$DW$T$26, DW_AT_decl_line(0x23)
    4365                            .dwattr $C$DW$T$26, DW_AT_decl_column(0x10)
    4366                    $C$DW$T$43      .dwtag  DW_TAG_pointer_type
    4367                            .dwattr $C$DW$T$43, DW_AT_type(*$C$DW$T$26)
    4368                            .dwattr $C$DW$T$43, DW_AT_address_class(0x20)
    4369                    $C$DW$T$45      .dwtag  DW_TAG_typedef, DW_AT_name("disparity_SAD16_testParams_t")
    4370                            .dwattr $C$DW$T$45, DW_AT_type(*$C$DW$T$26)
    4371                            .dwattr $C$DW$T$45, DW_AT_language(DW_LANG_C)
    4372                            .dwattr $C$DW$T$45, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\VLIB_dispa
    4373                            .dwattr $C$DW$T$45, DW_AT_decl_line(0x2d)
    4374                            .dwattr $C$DW$T$45, DW_AT_decl_column(0x03)
    4375                    $C$DW$T$46      .dwtag  DW_TAG_pointer_type
    4376                            .dwattr $C$DW$T$46, DW_AT_type(*$C$DW$T$45)
    4377                            .dwattr $C$DW$T$46, DW_AT_address_class(0x20)
    4378                    $C$DW$T$47      .dwtag  DW_TAG_pointer_type
    4379                            .dwattr $C$DW$T$47, DW_AT_type(*$C$DW$T$46)
    4380                            .dwattr $C$DW$T$47, DW_AT_address_class(0x20)
    4381                    
    4382                    $C$DW$T$28      .dwtag  DW_TAG_structure_type
    4383                            .dwattr $C$DW$T$28, DW_AT_byte_size(0x18)
    4384                    $C$DW$360       .dwtag  DW_TAG_member
    4385                            .dwattr $C$DW$360, DW_AT_type(*$C$DW$T$10)
    4386                            .dwattr $C$DW$360, DW_AT_name("fd")
    4387                            .dwattr $C$DW$360, DW_AT_TI_symbol_name("fd")
    4388                            .dwattr $C$DW$360, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4389                            .dwattr $C$DW$360, DW_AT_accessibility(DW_ACCESS_public)
    4390                            .dwattr $C$DW$360, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4391                            .dwattr $C$DW$360, DW_AT_decl_line(0x49)
    4392                            .dwattr $C$DW$360, DW_AT_decl_column(0x0b)
    4393                    $C$DW$361       .dwtag  DW_TAG_member
    4394                            .dwattr $C$DW$361, DW_AT_type(*$C$DW$T$27)
    4395                            .dwattr $C$DW$361, DW_AT_name("buf")
    4396                            .dwattr $C$DW$361, DW_AT_TI_symbol_name("buf")
    4397                            .dwattr $C$DW$361, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4398                            .dwattr $C$DW$361, DW_AT_accessibility(DW_ACCESS_public)
    4399                            .dwattr $C$DW$361, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4400                            .dwattr $C$DW$361, DW_AT_decl_line(0x4a)
    4401                            .dwattr $C$DW$361, DW_AT_decl_column(0x16)
    4402                    $C$DW$362       .dwtag  DW_TAG_member
    4403                            .dwattr $C$DW$362, DW_AT_type(*$C$DW$T$27)
    4404                            .dwattr $C$DW$362, DW_AT_name("pos")
    4405                            .dwattr $C$DW$362, DW_AT_TI_symbol_name("pos")
    4406                            .dwattr $C$DW$362, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   89

    4407                            .dwattr $C$DW$362, DW_AT_accessibility(DW_ACCESS_public)
    4408                            .dwattr $C$DW$362, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4409                            .dwattr $C$DW$362, DW_AT_decl_line(0x4b)
    4410                            .dwattr $C$DW$362, DW_AT_decl_column(0x16)
    4411                    $C$DW$363       .dwtag  DW_TAG_member
    4412                            .dwattr $C$DW$363, DW_AT_type(*$C$DW$T$27)
    4413                            .dwattr $C$DW$363, DW_AT_name("bufend")
    4414                            .dwattr $C$DW$363, DW_AT_TI_symbol_name("bufend")
    4415                            .dwattr $C$DW$363, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4416                            .dwattr $C$DW$363, DW_AT_accessibility(DW_ACCESS_public)
    4417                            .dwattr $C$DW$363, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4418                            .dwattr $C$DW$363, DW_AT_decl_line(0x4c)
    4419                            .dwattr $C$DW$363, DW_AT_decl_column(0x16)
    4420                    $C$DW$364       .dwtag  DW_TAG_member
    4421                            .dwattr $C$DW$364, DW_AT_type(*$C$DW$T$27)
    4422                            .dwattr $C$DW$364, DW_AT_name("buff_stop")
    4423                            .dwattr $C$DW$364, DW_AT_TI_symbol_name("buff_stop")
    4424                            .dwattr $C$DW$364, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4425                            .dwattr $C$DW$364, DW_AT_accessibility(DW_ACCESS_public)
    4426                            .dwattr $C$DW$364, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4427                            .dwattr $C$DW$364, DW_AT_decl_line(0x4d)
    4428                            .dwattr $C$DW$364, DW_AT_decl_column(0x16)
    4429                    $C$DW$365       .dwtag  DW_TAG_member
    4430                            .dwattr $C$DW$365, DW_AT_type(*$C$DW$T$11)
    4431                            .dwattr $C$DW$365, DW_AT_name("flags")
    4432                            .dwattr $C$DW$365, DW_AT_TI_symbol_name("flags")
    4433                            .dwattr $C$DW$365, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4434                            .dwattr $C$DW$365, DW_AT_accessibility(DW_ACCESS_public)
    4435                            .dwattr $C$DW$365, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4436                            .dwattr $C$DW$365, DW_AT_decl_line(0x4e)
    4437                            .dwattr $C$DW$365, DW_AT_decl_column(0x16)
    4438                            .dwendtag $C$DW$T$28
    4439                    
    4440                            .dwattr $C$DW$T$28, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4441                            .dwattr $C$DW$T$28, DW_AT_decl_line(0x48)
    4442                            .dwattr $C$DW$T$28, DW_AT_decl_column(0x10)
    4443                    $C$DW$T$48      .dwtag  DW_TAG_typedef, DW_AT_name("FILE")
    4444                            .dwattr $C$DW$T$48, DW_AT_type(*$C$DW$T$28)
    4445                            .dwattr $C$DW$T$48, DW_AT_language(DW_LANG_C)
    4446                            .dwattr $C$DW$T$48, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4447                            .dwattr $C$DW$T$48, DW_AT_decl_line(0x4f)
    4448                            .dwattr $C$DW$T$48, DW_AT_decl_column(0x03)
    4449                    
    4450                    $C$DW$T$29      .dwtag  DW_TAG_structure_type
    4451                            .dwattr $C$DW$T$29, DW_AT_byte_size(0x08)
    4452                    $C$DW$366       .dwtag  DW_TAG_member
    4453                            .dwattr $C$DW$366, DW_AT_type(*$C$DW$T$10)
    4454                            .dwattr $C$DW$366, DW_AT_name("quot")
    4455                            .dwattr $C$DW$366, DW_AT_TI_symbol_name("quot")
    4456                            .dwattr $C$DW$366, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4457                            .dwattr $C$DW$366, DW_AT_accessibility(DW_ACCESS_public)
    4458                            .dwattr $C$DW$366, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4459                            .dwattr $C$DW$366, DW_AT_decl_line(0x3e)
    4460                            .dwattr $C$DW$366, DW_AT_decl_column(0x16)
    4461                    $C$DW$367       .dwtag  DW_TAG_member
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   90

    4462                            .dwattr $C$DW$367, DW_AT_type(*$C$DW$T$10)
    4463                            .dwattr $C$DW$367, DW_AT_name("rem")
    4464                            .dwattr $C$DW$367, DW_AT_TI_symbol_name("rem")
    4465                            .dwattr $C$DW$367, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4466                            .dwattr $C$DW$367, DW_AT_accessibility(DW_ACCESS_public)
    4467                            .dwattr $C$DW$367, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4468                            .dwattr $C$DW$367, DW_AT_decl_line(0x3e)
    4469                            .dwattr $C$DW$367, DW_AT_decl_column(0x1c)
    4470                            .dwendtag $C$DW$T$29
    4471                    
    4472                            .dwattr $C$DW$T$29, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4473                            .dwattr $C$DW$T$29, DW_AT_decl_line(0x3e)
    4474                            .dwattr $C$DW$T$29, DW_AT_decl_column(0x10)
    4475                    $C$DW$T$49      .dwtag  DW_TAG_typedef, DW_AT_name("div_t")
    4476                            .dwattr $C$DW$T$49, DW_AT_type(*$C$DW$T$29)
    4477                            .dwattr $C$DW$T$49, DW_AT_language(DW_LANG_C)
    4478                            .dwattr $C$DW$T$49, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4479                            .dwattr $C$DW$T$49, DW_AT_decl_line(0x3e)
    4480                            .dwattr $C$DW$T$49, DW_AT_decl_column(0x23)
    4481                    
    4482                    $C$DW$T$30      .dwtag  DW_TAG_structure_type
    4483                            .dwattr $C$DW$T$30, DW_AT_byte_size(0x08)
    4484                    $C$DW$368       .dwtag  DW_TAG_member
    4485                            .dwattr $C$DW$368, DW_AT_type(*$C$DW$T$10)
    4486                            .dwattr $C$DW$368, DW_AT_name("quot")
    4487                            .dwattr $C$DW$368, DW_AT_TI_symbol_name("quot")
    4488                            .dwattr $C$DW$368, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4489                            .dwattr $C$DW$368, DW_AT_accessibility(DW_ACCESS_public)
    4490                            .dwattr $C$DW$368, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4491                            .dwattr $C$DW$368, DW_AT_decl_line(0x40)
    4492                            .dwattr $C$DW$368, DW_AT_decl_column(0x17)
    4493                    $C$DW$369       .dwtag  DW_TAG_member
    4494                            .dwattr $C$DW$369, DW_AT_type(*$C$DW$T$10)
    4495                            .dwattr $C$DW$369, DW_AT_name("rem")
    4496                            .dwattr $C$DW$369, DW_AT_TI_symbol_name("rem")
    4497                            .dwattr $C$DW$369, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4498                            .dwattr $C$DW$369, DW_AT_accessibility(DW_ACCESS_public)
    4499                            .dwattr $C$DW$369, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4500                            .dwattr $C$DW$369, DW_AT_decl_line(0x40)
    4501                            .dwattr $C$DW$369, DW_AT_decl_column(0x1d)
    4502                            .dwendtag $C$DW$T$30
    4503                    
    4504                            .dwattr $C$DW$T$30, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4505                            .dwattr $C$DW$T$30, DW_AT_decl_line(0x40)
    4506                            .dwattr $C$DW$T$30, DW_AT_decl_column(0x10)
    4507                    $C$DW$T$50      .dwtag  DW_TAG_typedef, DW_AT_name("ldiv_t")
    4508                            .dwattr $C$DW$T$50, DW_AT_type(*$C$DW$T$30)
    4509                            .dwattr $C$DW$T$50, DW_AT_language(DW_LANG_C)
    4510                            .dwattr $C$DW$T$50, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4511                            .dwattr $C$DW$T$50, DW_AT_decl_line(0x40)
    4512                            .dwattr $C$DW$T$50, DW_AT_decl_column(0x24)
    4513                    
    4514                    $C$DW$T$31      .dwtag  DW_TAG_structure_type
    4515                            .dwattr $C$DW$T$31, DW_AT_byte_size(0x10)
    4516                    $C$DW$370       .dwtag  DW_TAG_member
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   91

    4517                            .dwattr $C$DW$370, DW_AT_type(*$C$DW$T$14)
    4518                            .dwattr $C$DW$370, DW_AT_name("quot")
    4519                            .dwattr $C$DW$370, DW_AT_TI_symbol_name("quot")
    4520                            .dwattr $C$DW$370, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4521                            .dwattr $C$DW$370, DW_AT_accessibility(DW_ACCESS_public)
    4522                            .dwattr $C$DW$370, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4523                            .dwattr $C$DW$370, DW_AT_decl_line(0x43)
    4524                            .dwattr $C$DW$370, DW_AT_decl_column(0x1c)
    4525                    $C$DW$371       .dwtag  DW_TAG_member
    4526                            .dwattr $C$DW$371, DW_AT_type(*$C$DW$T$14)
    4527                            .dwattr $C$DW$371, DW_AT_name("rem")
    4528                            .dwattr $C$DW$371, DW_AT_TI_symbol_name("rem")
    4529                            .dwattr $C$DW$371, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4530                            .dwattr $C$DW$371, DW_AT_accessibility(DW_ACCESS_public)
    4531                            .dwattr $C$DW$371, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4532                            .dwattr $C$DW$371, DW_AT_decl_line(0x43)
    4533                            .dwattr $C$DW$371, DW_AT_decl_column(0x22)
    4534                            .dwendtag $C$DW$T$31
    4535                    
    4536                            .dwattr $C$DW$T$31, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4537                            .dwattr $C$DW$T$31, DW_AT_decl_line(0x43)
    4538                            .dwattr $C$DW$T$31, DW_AT_decl_column(0x10)
    4539                    $C$DW$T$51      .dwtag  DW_TAG_typedef, DW_AT_name("lldiv_t")
    4540                            .dwattr $C$DW$T$51, DW_AT_type(*$C$DW$T$31)
    4541                            .dwattr $C$DW$T$51, DW_AT_language(DW_LANG_C)
    4542                            .dwattr $C$DW$T$51, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4543                            .dwattr $C$DW$T$51, DW_AT_decl_line(0x43)
    4544                            .dwattr $C$DW$T$51, DW_AT_decl_column(0x29)
    4545                    
    4546                    $C$DW$T$32      .dwtag  DW_TAG_structure_type
    4547                            .dwattr $C$DW$T$32, DW_AT_byte_size(0x24)
    4548                    $C$DW$372       .dwtag  DW_TAG_member
    4549                            .dwattr $C$DW$372, DW_AT_type(*$C$DW$T$25)
    4550                            .dwattr $C$DW$372, DW_AT_name("area")
    4551                            .dwattr $C$DW$372, DW_AT_TI_symbol_name("area")
    4552                            .dwattr $C$DW$372, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4553                            .dwattr $C$DW$372, DW_AT_accessibility(DW_ACCESS_public)
    4554                            .dwattr $C$DW$372, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4555                            .dwattr $C$DW$372, DW_AT_decl_line(0x69)
    4556                            .dwattr $C$DW$372, DW_AT_decl_column(0x0d)
    4557                    $C$DW$373       .dwtag  DW_TAG_member
    4558                            .dwattr $C$DW$373, DW_AT_type(*$C$DW$T$25)
    4559                            .dwattr $C$DW$373, DW_AT_name("xsum")
    4560                            .dwattr $C$DW$373, DW_AT_TI_symbol_name("xsum")
    4561                            .dwattr $C$DW$373, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4562                            .dwattr $C$DW$373, DW_AT_accessibility(DW_ACCESS_public)
    4563                            .dwattr $C$DW$373, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4564                            .dwattr $C$DW$373, DW_AT_decl_line(0x6a)
    4565                            .dwattr $C$DW$373, DW_AT_decl_column(0x0d)
    4566                    $C$DW$374       .dwtag  DW_TAG_member
    4567                            .dwattr $C$DW$374, DW_AT_type(*$C$DW$T$25)
    4568                            .dwattr $C$DW$374, DW_AT_name("ysum")
    4569                            .dwattr $C$DW$374, DW_AT_TI_symbol_name("ysum")
    4570                            .dwattr $C$DW$374, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4571                            .dwattr $C$DW$374, DW_AT_accessibility(DW_ACCESS_public)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   92

    4572                            .dwattr $C$DW$374, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4573                            .dwattr $C$DW$374, DW_AT_decl_line(0x6b)
    4574                            .dwattr $C$DW$374, DW_AT_decl_column(0x0d)
    4575                    $C$DW$375       .dwtag  DW_TAG_member
    4576                            .dwattr $C$DW$375, DW_AT_type(*$C$DW$T$25)
    4577                            .dwattr $C$DW$375, DW_AT_name("xmin")
    4578                            .dwattr $C$DW$375, DW_AT_TI_symbol_name("xmin")
    4579                            .dwattr $C$DW$375, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4580                            .dwattr $C$DW$375, DW_AT_accessibility(DW_ACCESS_public)
    4581                            .dwattr $C$DW$375, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4582                            .dwattr $C$DW$375, DW_AT_decl_line(0x6d)
    4583                            .dwattr $C$DW$375, DW_AT_decl_column(0x0d)
    4584                    $C$DW$376       .dwtag  DW_TAG_member
    4585                            .dwattr $C$DW$376, DW_AT_type(*$C$DW$T$25)
    4586                            .dwattr $C$DW$376, DW_AT_name("ymin")
    4587                            .dwattr $C$DW$376, DW_AT_TI_symbol_name("ymin")
    4588                            .dwattr $C$DW$376, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    4589                            .dwattr $C$DW$376, DW_AT_accessibility(DW_ACCESS_public)
    4590                            .dwattr $C$DW$376, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4591                            .dwattr $C$DW$376, DW_AT_decl_line(0x6e)
    4592                            .dwattr $C$DW$376, DW_AT_decl_column(0x0d)
    4593                    $C$DW$377       .dwtag  DW_TAG_member
    4594                            .dwattr $C$DW$377, DW_AT_type(*$C$DW$T$25)
    4595                            .dwattr $C$DW$377, DW_AT_name("xmax")
    4596                            .dwattr $C$DW$377, DW_AT_TI_symbol_name("xmax")
    4597                            .dwattr $C$DW$377, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    4598                            .dwattr $C$DW$377, DW_AT_accessibility(DW_ACCESS_public)
    4599                            .dwattr $C$DW$377, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4600                            .dwattr $C$DW$377, DW_AT_decl_line(0x6f)
    4601                            .dwattr $C$DW$377, DW_AT_decl_column(0x0d)
    4602                    $C$DW$378       .dwtag  DW_TAG_member
    4603                            .dwattr $C$DW$378, DW_AT_type(*$C$DW$T$25)
    4604                            .dwattr $C$DW$378, DW_AT_name("ymax")
    4605                            .dwattr $C$DW$378, DW_AT_TI_symbol_name("ymax")
    4606                            .dwattr $C$DW$378, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    4607                            .dwattr $C$DW$378, DW_AT_accessibility(DW_ACCESS_public)
    4608                            .dwattr $C$DW$378, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4609                            .dwattr $C$DW$378, DW_AT_decl_line(0x70)
    4610                            .dwattr $C$DW$378, DW_AT_decl_column(0x0d)
    4611                    $C$DW$379       .dwtag  DW_TAG_member
    4612                            .dwattr $C$DW$379, DW_AT_type(*$C$DW$T$25)
    4613                            .dwattr $C$DW$379, DW_AT_name("seedx")
    4614                            .dwattr $C$DW$379, DW_AT_TI_symbol_name("seedx")
    4615                            .dwattr $C$DW$379, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    4616                            .dwattr $C$DW$379, DW_AT_accessibility(DW_ACCESS_public)
    4617                            .dwattr $C$DW$379, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
    4618                            .dwattr $C$DW$379, DW_AT_decl_line(0x72)
    4619                            .dwattr $C$DW$379, DW_AT_decl_column(0x0d)
    4620                    $C$DW$380       .dwtag  DW_TAG_member
    4621                            .dwattr $C$DW$380, DW_AT_type(*$C$DW$T$25)
    4622                            .dwattr $C$DW$380, DW_AT_name("seedy")
    4623                            .dwattr $C$DW$380, DW_AT_TI_symbol_name("seedy")
    4624                            .dwattr $C$DW$380, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    4625                            .dwattr $C$DW$380, DW_AT_accessibility(DW_ACCESS_public)
    4626                            .dwattr $C$DW$380, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\c
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   93

    4627                            .dwattr $C$DW$380, DW_AT_decl_line(0x73)
    4628                            .dwattr $C$DW$380, DW_AT_decl_column(0x0d)
    4629                            .dwendtag $C$DW$T$32
    4630                    
    4631                            .dwattr $C$DW$T$32, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\
    4632                            .dwattr $C$DW$T$32, DW_AT_decl_line(0x68)
    4633                            .dwattr $C$DW$T$32, DW_AT_decl_column(0x10)
    4634                    $C$DW$T$52      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CC")
    4635                            .dwattr $C$DW$T$52, DW_AT_type(*$C$DW$T$32)
    4636                            .dwattr $C$DW$T$52, DW_AT_language(DW_LANG_C)
    4637                            .dwattr $C$DW$T$52, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\
    4638                            .dwattr $C$DW$T$52, DW_AT_decl_line(0x75)
    4639                            .dwattr $C$DW$T$52, DW_AT_decl_column(0x03)
    4640                    
    4641                    $C$DW$T$35      .dwtag  DW_TAG_structure_type
    4642                            .dwattr $C$DW$T$35, DW_AT_byte_size(0x10)
    4643                    $C$DW$381       .dwtag  DW_TAG_member
    4644                            .dwattr $C$DW$381, DW_AT_type(*$C$DW$T$8)
    4645                            .dwattr $C$DW$381, DW_AT_name("daylight")
    4646                            .dwattr $C$DW$381, DW_AT_TI_symbol_name("daylight")
    4647                            .dwattr $C$DW$381, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    4648                            .dwattr $C$DW$381, DW_AT_accessibility(DW_ACCESS_public)
    4649                            .dwattr $C$DW$381, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4650                            .dwattr $C$DW$381, DW_AT_decl_line(0x52)
    4651                            .dwattr $C$DW$381, DW_AT_decl_column(0x0b)
    4652                    $C$DW$382       .dwtag  DW_TAG_member
    4653                            .dwattr $C$DW$382, DW_AT_type(*$C$DW$T$10)
    4654                            .dwattr $C$DW$382, DW_AT_name("timezone")
    4655                            .dwattr $C$DW$382, DW_AT_TI_symbol_name("timezone")
    4656                            .dwattr $C$DW$382, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    4657                            .dwattr $C$DW$382, DW_AT_accessibility(DW_ACCESS_public)
    4658                            .dwattr $C$DW$382, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4659                            .dwattr $C$DW$382, DW_AT_decl_line(0x53)
    4660                            .dwattr $C$DW$382, DW_AT_decl_column(0x0b)
    4661                    $C$DW$383       .dwtag  DW_TAG_member
    4662                            .dwattr $C$DW$383, DW_AT_type(*$C$DW$T$34)
    4663                            .dwattr $C$DW$383, DW_AT_name("tzname")
    4664                            .dwattr $C$DW$383, DW_AT_TI_symbol_name("tzname")
    4665                            .dwattr $C$DW$383, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    4666                            .dwattr $C$DW$383, DW_AT_accessibility(DW_ACCESS_public)
    4667                            .dwattr $C$DW$383, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4668                            .dwattr $C$DW$383, DW_AT_decl_line(0x54)
    4669                            .dwattr $C$DW$383, DW_AT_decl_column(0x0b)
    4670                    $C$DW$384       .dwtag  DW_TAG_member
    4671                            .dwattr $C$DW$384, DW_AT_type(*$C$DW$T$34)
    4672                            .dwattr $C$DW$384, DW_AT_name("dstname")
    4673                            .dwattr $C$DW$384, DW_AT_TI_symbol_name("dstname")
    4674                            .dwattr $C$DW$384, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    4675                            .dwattr $C$DW$384, DW_AT_accessibility(DW_ACCESS_public)
    4676                            .dwattr $C$DW$384, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    4677                            .dwattr $C$DW$384, DW_AT_decl_line(0x55)
    4678                            .dwattr $C$DW$384, DW_AT_decl_column(0x0b)
    4679                            .dwendtag $C$DW$T$35
    4680                    
    4681                            .dwattr $C$DW$T$35, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   94

    4682                            .dwattr $C$DW$T$35, DW_AT_decl_line(0x51)
    4683                            .dwattr $C$DW$T$35, DW_AT_decl_column(0x01)
    4684                    $C$DW$T$53      .dwtag  DW_TAG_typedef, DW_AT_name("TZ")
    4685                            .dwattr $C$DW$T$53, DW_AT_type(*$C$DW$T$35)
    4686                            .dwattr $C$DW$T$53, DW_AT_language(DW_LANG_C)
    4687                            .dwattr $C$DW$T$53, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4688                            .dwattr $C$DW$T$53, DW_AT_decl_line(0x56)
    4689                            .dwattr $C$DW$T$53, DW_AT_decl_column(0x03)
    4690                    $C$DW$T$2       .dwtag  DW_TAG_unspecified_type
    4691                            .dwattr $C$DW$T$2, DW_AT_name("void")
    4692                    $C$DW$T$3       .dwtag  DW_TAG_pointer_type
    4693                            .dwattr $C$DW$T$3, DW_AT_type(*$C$DW$T$2)
    4694                            .dwattr $C$DW$T$3, DW_AT_address_class(0x20)
    4695                    $C$DW$T$54      .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_PTR")
    4696                            .dwattr $C$DW$T$54, DW_AT_type(*$C$DW$T$3)
    4697                            .dwattr $C$DW$T$54, DW_AT_language(DW_LANG_C)
    4698                            .dwattr $C$DW$T$54, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common\
    4699                            .dwattr $C$DW$T$54, DW_AT_decl_line(0x5c)
    4700                            .dwattr $C$DW$T$54, DW_AT_decl_column(0x19)
    4701                    $C$DW$T$4       .dwtag  DW_TAG_base_type
    4702                            .dwattr $C$DW$T$4, DW_AT_encoding(DW_ATE_boolean)
    4703                            .dwattr $C$DW$T$4, DW_AT_name("bool")
    4704                            .dwattr $C$DW$T$4, DW_AT_byte_size(0x01)
    4705                    $C$DW$T$5       .dwtag  DW_TAG_base_type
    4706                            .dwattr $C$DW$T$5, DW_AT_encoding(DW_ATE_signed_char)
    4707                            .dwattr $C$DW$T$5, DW_AT_name("signed char")
    4708                            .dwattr $C$DW$T$5, DW_AT_byte_size(0x01)
    4709                    $C$DW$T$82      .dwtag  DW_TAG_pointer_type
    4710                            .dwattr $C$DW$T$82, DW_AT_type(*$C$DW$T$5)
    4711                            .dwattr $C$DW$T$82, DW_AT_address_class(0x20)
    4712                    $C$DW$T$22      .dwtag  DW_TAG_typedef, DW_AT_name("int8_t")
    4713                            .dwattr $C$DW$T$22, DW_AT_type(*$C$DW$T$5)
    4714                            .dwattr $C$DW$T$22, DW_AT_language(DW_LANG_C)
    4715                            .dwattr $C$DW$T$22, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4716                            .dwattr $C$DW$T$22, DW_AT_decl_line(0x2a)
    4717                            .dwattr $C$DW$T$22, DW_AT_decl_column(0x1d)
    4718                    $C$DW$T$23      .dwtag  DW_TAG_pointer_type
    4719                            .dwattr $C$DW$T$23, DW_AT_type(*$C$DW$T$22)
    4720                            .dwattr $C$DW$T$23, DW_AT_address_class(0x20)
    4721                    $C$DW$T$92      .dwtag  DW_TAG_restrict_type
    4722                            .dwattr $C$DW$T$92, DW_AT_type(*$C$DW$T$23)
    4723                    $C$DW$T$93      .dwtag  DW_TAG_typedef, DW_AT_name("int_least8_t")
    4724                            .dwattr $C$DW$T$93, DW_AT_type(*$C$DW$T$22)
    4725                            .dwattr $C$DW$T$93, DW_AT_language(DW_LANG_C)
    4726                            .dwattr $C$DW$T$93, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4727                            .dwattr $C$DW$T$93, DW_AT_decl_line(0x39)
    4728                            .dwattr $C$DW$T$93, DW_AT_decl_column(0x17)
    4729                    $C$DW$T$6       .dwtag  DW_TAG_base_type
    4730                            .dwattr $C$DW$T$6, DW_AT_encoding(DW_ATE_unsigned_char)
    4731                            .dwattr $C$DW$T$6, DW_AT_name("unsigned char")
    4732                            .dwattr $C$DW$T$6, DW_AT_byte_size(0x01)
    4733                    $C$DW$T$27      .dwtag  DW_TAG_pointer_type
    4734                            .dwattr $C$DW$T$27, DW_AT_type(*$C$DW$T$6)
    4735                            .dwattr $C$DW$T$27, DW_AT_address_class(0x20)
    4736                    $C$DW$T$19      .dwtag  DW_TAG_typedef, DW_AT_name("uint8_t")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   95

    4737                            .dwattr $C$DW$T$19, DW_AT_type(*$C$DW$T$6)
    4738                            .dwattr $C$DW$T$19, DW_AT_language(DW_LANG_C)
    4739                            .dwattr $C$DW$T$19, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4740                            .dwattr $C$DW$T$19, DW_AT_decl_line(0x2b)
    4741                            .dwattr $C$DW$T$19, DW_AT_decl_column(0x1c)
    4742                    $C$DW$T$94      .dwtag  DW_TAG_typedef, DW_AT_name("uint_least8_t")
    4743                            .dwattr $C$DW$T$94, DW_AT_type(*$C$DW$T$19)
    4744                            .dwattr $C$DW$T$94, DW_AT_language(DW_LANG_C)
    4745                            .dwattr $C$DW$T$94, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4746                            .dwattr $C$DW$T$94, DW_AT_decl_line(0x3a)
    4747                            .dwattr $C$DW$T$94, DW_AT_decl_column(0x16)
    4748                    $C$DW$T$7       .dwtag  DW_TAG_base_type
    4749                            .dwattr $C$DW$T$7, DW_AT_encoding(DW_ATE_signed_char)
    4750                            .dwattr $C$DW$T$7, DW_AT_name("wchar_t")
    4751                            .dwattr $C$DW$T$7, DW_AT_byte_size(0x02)
    4752                    $C$DW$T$8       .dwtag  DW_TAG_base_type
    4753                            .dwattr $C$DW$T$8, DW_AT_encoding(DW_ATE_signed)
    4754                            .dwattr $C$DW$T$8, DW_AT_name("short")
    4755                            .dwattr $C$DW$T$8, DW_AT_byte_size(0x02)
    4756                    $C$DW$T$95      .dwtag  DW_TAG_typedef, DW_AT_name("int16_t")
    4757                            .dwattr $C$DW$T$95, DW_AT_type(*$C$DW$T$8)
    4758                            .dwattr $C$DW$T$95, DW_AT_language(DW_LANG_C)
    4759                            .dwattr $C$DW$T$95, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4760                            .dwattr $C$DW$T$95, DW_AT_decl_line(0x2c)
    4761                            .dwattr $C$DW$T$95, DW_AT_decl_column(0x1d)
    4762                    $C$DW$T$96      .dwtag  DW_TAG_typedef, DW_AT_name("int_least16_t")
    4763                            .dwattr $C$DW$T$96, DW_AT_type(*$C$DW$T$95)
    4764                            .dwattr $C$DW$T$96, DW_AT_language(DW_LANG_C)
    4765                            .dwattr $C$DW$T$96, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4766                            .dwattr $C$DW$T$96, DW_AT_decl_line(0x3c)
    4767                            .dwattr $C$DW$T$96, DW_AT_decl_column(0x17)
    4768                    $C$DW$T$9       .dwtag  DW_TAG_base_type
    4769                            .dwattr $C$DW$T$9, DW_AT_encoding(DW_ATE_unsigned)
    4770                            .dwattr $C$DW$T$9, DW_AT_name("unsigned short")
    4771                            .dwattr $C$DW$T$9, DW_AT_byte_size(0x02)
    4772                    $C$DW$T$97      .dwtag  DW_TAG_pointer_type
    4773                            .dwattr $C$DW$T$97, DW_AT_type(*$C$DW$T$9)
    4774                            .dwattr $C$DW$T$97, DW_AT_address_class(0x20)
    4775                    $C$DW$T$20      .dwtag  DW_TAG_typedef, DW_AT_name("uint16_t")
    4776                            .dwattr $C$DW$T$20, DW_AT_type(*$C$DW$T$9)
    4777                            .dwattr $C$DW$T$20, DW_AT_language(DW_LANG_C)
    4778                            .dwattr $C$DW$T$20, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4779                            .dwattr $C$DW$T$20, DW_AT_decl_line(0x2d)
    4780                            .dwattr $C$DW$T$20, DW_AT_decl_column(0x1c)
    4781                    $C$DW$T$21      .dwtag  DW_TAG_pointer_type
    4782                            .dwattr $C$DW$T$21, DW_AT_type(*$C$DW$T$20)
    4783                            .dwattr $C$DW$T$21, DW_AT_address_class(0x20)
    4784                    $C$DW$T$99      .dwtag  DW_TAG_const_type
    4785                            .dwattr $C$DW$T$99, DW_AT_type(*$C$DW$T$20)
    4786                    $C$DW$T$100     .dwtag  DW_TAG_pointer_type
    4787                            .dwattr $C$DW$T$100, DW_AT_type(*$C$DW$T$99)
    4788                            .dwattr $C$DW$T$100, DW_AT_address_class(0x20)
    4789                    $C$DW$T$101     .dwtag  DW_TAG_restrict_type
    4790                            .dwattr $C$DW$T$101, DW_AT_type(*$C$DW$T$100)
    4791                    $C$DW$T$102     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least16_t")
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   96

    4792                            .dwattr $C$DW$T$102, DW_AT_type(*$C$DW$T$20)
    4793                            .dwattr $C$DW$T$102, DW_AT_language(DW_LANG_C)
    4794                            .dwattr $C$DW$T$102, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4795                            .dwattr $C$DW$T$102, DW_AT_decl_line(0x3d)
    4796                            .dwattr $C$DW$T$102, DW_AT_decl_column(0x16)
    4797                    $C$DW$T$98      .dwtag  DW_TAG_typedef, DW_AT_name("wchar_t")
    4798                            .dwattr $C$DW$T$98, DW_AT_type(*$C$DW$T$9)
    4799                            .dwattr $C$DW$T$98, DW_AT_language(DW_LANG_C)
    4800                            .dwattr $C$DW$T$98, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4801                            .dwattr $C$DW$T$98, DW_AT_decl_line(0x53)
    4802                            .dwattr $C$DW$T$98, DW_AT_decl_column(0x1a)
    4803                    $C$DW$T$10      .dwtag  DW_TAG_base_type
    4804                            .dwattr $C$DW$T$10, DW_AT_encoding(DW_ATE_signed)
    4805                            .dwattr $C$DW$T$10, DW_AT_name("int")
    4806                            .dwattr $C$DW$T$10, DW_AT_byte_size(0x04)
    4807                    $C$DW$T$126     .dwtag  DW_TAG_typedef, DW_AT_name("fpos_t")
    4808                            .dwattr $C$DW$T$126, DW_AT_type(*$C$DW$T$10)
    4809                            .dwattr $C$DW$T$126, DW_AT_language(DW_LANG_C)
    4810                            .dwattr $C$DW$T$126, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4811                            .dwattr $C$DW$T$126, DW_AT_decl_line(0x53)
    4812                            .dwattr $C$DW$T$126, DW_AT_decl_column(0x0d)
    4813                    $C$DW$T$25      .dwtag  DW_TAG_typedef, DW_AT_name("int32_t")
    4814                            .dwattr $C$DW$T$25, DW_AT_type(*$C$DW$T$10)
    4815                            .dwattr $C$DW$T$25, DW_AT_language(DW_LANG_C)
    4816                            .dwattr $C$DW$T$25, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4817                            .dwattr $C$DW$T$25, DW_AT_decl_line(0x2e)
    4818                            .dwattr $C$DW$T$25, DW_AT_decl_column(0x1d)
    4819                    $C$DW$T$118     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_CCHandle")
    4820                            .dwattr $C$DW$T$118, DW_AT_type(*$C$DW$T$25)
    4821                            .dwattr $C$DW$T$118, DW_AT_language(DW_LANG_C)
    4822                            .dwattr $C$DW$T$118, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common
    4823                            .dwattr $C$DW$T$118, DW_AT_decl_line(0x77)
    4824                            .dwattr $C$DW$T$118, DW_AT_decl_column(0x11)
    4825                    
    4826                    $C$DW$T$36      .dwtag  DW_TAG_array_type
    4827                            .dwattr $C$DW$T$36, DW_AT_type(*$C$DW$T$25)
    4828                            .dwattr $C$DW$T$36, DW_AT_language(DW_LANG_C)
    4829                            .dwattr $C$DW$T$36, DW_AT_byte_size(0x10)
    4830                    $C$DW$385       .dwtag  DW_TAG_subrange_type
    4831                            .dwattr $C$DW$385, DW_AT_upper_bound(0x03)
    4832                            .dwendtag $C$DW$T$36
    4833                    
    4834                    $C$DW$T$78      .dwtag  DW_TAG_pointer_type
    4835                            .dwattr $C$DW$T$78, DW_AT_type(*$C$DW$T$25)
    4836                            .dwattr $C$DW$T$78, DW_AT_address_class(0x20)
    4837                    $C$DW$T$121     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast16_t")
    4838                            .dwattr $C$DW$T$121, DW_AT_type(*$C$DW$T$25)
    4839                            .dwattr $C$DW$T$121, DW_AT_language(DW_LANG_C)
    4840                            .dwattr $C$DW$T$121, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4841                            .dwattr $C$DW$T$121, DW_AT_decl_line(0x4b)
    4842                            .dwattr $C$DW$T$121, DW_AT_decl_column(0x17)
    4843                    $C$DW$T$122     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast32_t")
    4844                            .dwattr $C$DW$T$122, DW_AT_type(*$C$DW$T$25)
    4845                            .dwattr $C$DW$T$122, DW_AT_language(DW_LANG_C)
    4846                            .dwattr $C$DW$T$122, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   97

    4847                            .dwattr $C$DW$T$122, DW_AT_decl_line(0x4e)
    4848                            .dwattr $C$DW$T$122, DW_AT_decl_column(0x17)
    4849                    $C$DW$T$123     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast8_t")
    4850                            .dwattr $C$DW$T$123, DW_AT_type(*$C$DW$T$25)
    4851                            .dwattr $C$DW$T$123, DW_AT_language(DW_LANG_C)
    4852                            .dwattr $C$DW$T$123, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4853                            .dwattr $C$DW$T$123, DW_AT_decl_line(0x49)
    4854                            .dwattr $C$DW$T$123, DW_AT_decl_column(0x17)
    4855                    $C$DW$T$124     .dwtag  DW_TAG_typedef, DW_AT_name("int_least32_t")
    4856                            .dwattr $C$DW$T$124, DW_AT_type(*$C$DW$T$25)
    4857                            .dwattr $C$DW$T$124, DW_AT_language(DW_LANG_C)
    4858                            .dwattr $C$DW$T$124, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4859                            .dwattr $C$DW$T$124, DW_AT_decl_line(0x3e)
    4860                            .dwattr $C$DW$T$124, DW_AT_decl_column(0x17)
    4861                    $C$DW$T$125     .dwtag  DW_TAG_typedef, DW_AT_name("intptr_t")
    4862                            .dwattr $C$DW$T$125, DW_AT_type(*$C$DW$T$10)
    4863                            .dwattr $C$DW$T$125, DW_AT_language(DW_LANG_C)
    4864                            .dwattr $C$DW$T$125, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4865                            .dwattr $C$DW$T$125, DW_AT_decl_line(0x58)
    4866                            .dwattr $C$DW$T$125, DW_AT_decl_column(0x1a)
    4867                    $C$DW$T$11      .dwtag  DW_TAG_base_type
    4868                            .dwattr $C$DW$T$11, DW_AT_encoding(DW_ATE_unsigned)
    4869                            .dwattr $C$DW$T$11, DW_AT_name("unsigned int")
    4870                            .dwattr $C$DW$T$11, DW_AT_byte_size(0x04)
    4871                    $C$DW$T$127     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_VAL")
    4872                            .dwattr $C$DW$T$127, DW_AT_type(*$C$DW$T$11)
    4873                            .dwattr $C$DW$T$127, DW_AT_language(DW_LANG_C)
    4874                            .dwattr $C$DW$T$127, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common
    4875                            .dwattr $C$DW$T$127, DW_AT_decl_line(0x5d)
    4876                            .dwattr $C$DW$T$127, DW_AT_decl_column(0x17)
    4877                    $C$DW$T$128     .dwtag  DW_TAG_pointer_type
    4878                            .dwattr $C$DW$T$128, DW_AT_type(*$C$DW$T$11)
    4879                            .dwattr $C$DW$T$128, DW_AT_address_class(0x20)
    4880                    $C$DW$T$139     .dwtag  DW_TAG_typedef, DW_AT_name("clock_t")
    4881                            .dwattr $C$DW$T$139, DW_AT_type(*$C$DW$T$11)
    4882                            .dwattr $C$DW$T$139, DW_AT_language(DW_LANG_C)
    4883                            .dwattr $C$DW$T$139, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4884                            .dwattr $C$DW$T$139, DW_AT_decl_line(0x37)
    4885                            .dwattr $C$DW$T$139, DW_AT_decl_column(0x16)
    4886                    $C$DW$T$55      .dwtag  DW_TAG_typedef, DW_AT_name("size_t")
    4887                            .dwattr $C$DW$T$55, DW_AT_type(*$C$DW$T$11)
    4888                            .dwattr $C$DW$T$55, DW_AT_language(DW_LANG_C)
    4889                            .dwattr $C$DW$T$55, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    4890                            .dwattr $C$DW$T$55, DW_AT_decl_line(0x45)
    4891                            .dwattr $C$DW$T$55, DW_AT_decl_column(0x19)
    4892                    $C$DW$T$132     .dwtag  DW_TAG_typedef, DW_AT_name("time_t")
    4893                            .dwattr $C$DW$T$132, DW_AT_type(*$C$DW$T$11)
    4894                            .dwattr $C$DW$T$132, DW_AT_language(DW_LANG_C)
    4895                            .dwattr $C$DW$T$132, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4896                            .dwattr $C$DW$T$132, DW_AT_decl_line(0x38)
    4897                            .dwattr $C$DW$T$132, DW_AT_decl_column(0x16)
    4898                    $C$DW$T$24      .dwtag  DW_TAG_typedef, DW_AT_name("uint32_t")
    4899                            .dwattr $C$DW$T$24, DW_AT_type(*$C$DW$T$11)
    4900                            .dwattr $C$DW$T$24, DW_AT_language(DW_LANG_C)
    4901                            .dwattr $C$DW$T$24, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   98

    4902                            .dwattr $C$DW$T$24, DW_AT_decl_line(0x2f)
    4903                            .dwattr $C$DW$T$24, DW_AT_decl_column(0x1c)
    4904                    $C$DW$T$111     .dwtag  DW_TAG_pointer_type
    4905                            .dwattr $C$DW$T$111, DW_AT_type(*$C$DW$T$24)
    4906                            .dwattr $C$DW$T$111, DW_AT_address_class(0x20)
    4907                    $C$DW$T$112     .dwtag  DW_TAG_restrict_type
    4908                            .dwattr $C$DW$T$112, DW_AT_type(*$C$DW$T$111)
    4909                    $C$DW$T$134     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast16_t")
    4910                            .dwattr $C$DW$T$134, DW_AT_type(*$C$DW$T$24)
    4911                            .dwattr $C$DW$T$134, DW_AT_language(DW_LANG_C)
    4912                            .dwattr $C$DW$T$134, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4913                            .dwattr $C$DW$T$134, DW_AT_decl_line(0x4c)
    4914                            .dwattr $C$DW$T$134, DW_AT_decl_column(0x16)
    4915                    $C$DW$T$135     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast32_t")
    4916                            .dwattr $C$DW$T$135, DW_AT_type(*$C$DW$T$24)
    4917                            .dwattr $C$DW$T$135, DW_AT_language(DW_LANG_C)
    4918                            .dwattr $C$DW$T$135, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4919                            .dwattr $C$DW$T$135, DW_AT_decl_line(0x4f)
    4920                            .dwattr $C$DW$T$135, DW_AT_decl_column(0x16)
    4921                    $C$DW$T$136     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast8_t")
    4922                            .dwattr $C$DW$T$136, DW_AT_type(*$C$DW$T$24)
    4923                            .dwattr $C$DW$T$136, DW_AT_language(DW_LANG_C)
    4924                            .dwattr $C$DW$T$136, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4925                            .dwattr $C$DW$T$136, DW_AT_decl_line(0x4a)
    4926                            .dwattr $C$DW$T$136, DW_AT_decl_column(0x16)
    4927                    $C$DW$T$137     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least32_t")
    4928                            .dwattr $C$DW$T$137, DW_AT_type(*$C$DW$T$24)
    4929                            .dwattr $C$DW$T$137, DW_AT_language(DW_LANG_C)
    4930                            .dwattr $C$DW$T$137, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4931                            .dwattr $C$DW$T$137, DW_AT_decl_line(0x3f)
    4932                            .dwattr $C$DW$T$137, DW_AT_decl_column(0x16)
    4933                    $C$DW$T$138     .dwtag  DW_TAG_typedef, DW_AT_name("uintptr_t")
    4934                            .dwattr $C$DW$T$138, DW_AT_type(*$C$DW$T$11)
    4935                            .dwattr $C$DW$T$138, DW_AT_language(DW_LANG_C)
    4936                            .dwattr $C$DW$T$138, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4937                            .dwattr $C$DW$T$138, DW_AT_decl_line(0x59)
    4938                            .dwattr $C$DW$T$138, DW_AT_decl_column(0x1a)
    4939                    $C$DW$T$12      .dwtag  DW_TAG_base_type
    4940                            .dwattr $C$DW$T$12, DW_AT_encoding(DW_ATE_signed)
    4941                            .dwattr $C$DW$T$12, DW_AT_name("__int40_t")
    4942                            .dwattr $C$DW$T$12, DW_AT_byte_size(0x08)
    4943                            .dwattr $C$DW$T$12, DW_AT_bit_size(0x28)
    4944                            .dwattr $C$DW$T$12, DW_AT_bit_offset(0x18)
    4945                    $C$DW$T$140     .dwtag  DW_TAG_typedef, DW_AT_name("int40_t")
    4946                            .dwattr $C$DW$T$140, DW_AT_type(*$C$DW$T$12)
    4947                            .dwattr $C$DW$T$140, DW_AT_language(DW_LANG_C)
    4948                            .dwattr $C$DW$T$140, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4949                            .dwattr $C$DW$T$140, DW_AT_decl_line(0x31)
    4950                            .dwattr $C$DW$T$140, DW_AT_decl_column(0x21)
    4951                    $C$DW$T$141     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast40_t")
    4952                            .dwattr $C$DW$T$141, DW_AT_type(*$C$DW$T$140)
    4953                            .dwattr $C$DW$T$141, DW_AT_language(DW_LANG_C)
    4954                            .dwattr $C$DW$T$141, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4955                            .dwattr $C$DW$T$141, DW_AT_decl_line(0x51)
    4956                            .dwattr $C$DW$T$141, DW_AT_decl_column(0x17)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE   99

    4957                    $C$DW$T$142     .dwtag  DW_TAG_typedef, DW_AT_name("int_least40_t")
    4958                            .dwattr $C$DW$T$142, DW_AT_type(*$C$DW$T$140)
    4959                            .dwattr $C$DW$T$142, DW_AT_language(DW_LANG_C)
    4960                            .dwattr $C$DW$T$142, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4961                            .dwattr $C$DW$T$142, DW_AT_decl_line(0x41)
    4962                            .dwattr $C$DW$T$142, DW_AT_decl_column(0x17)
    4963                    $C$DW$T$13      .dwtag  DW_TAG_base_type
    4964                            .dwattr $C$DW$T$13, DW_AT_encoding(DW_ATE_unsigned)
    4965                            .dwattr $C$DW$T$13, DW_AT_name("unsigned __int40_t")
    4966                            .dwattr $C$DW$T$13, DW_AT_byte_size(0x08)
    4967                            .dwattr $C$DW$T$13, DW_AT_bit_size(0x28)
    4968                            .dwattr $C$DW$T$13, DW_AT_bit_offset(0x18)
    4969                    $C$DW$T$143     .dwtag  DW_TAG_typedef, DW_AT_name("uint40_t")
    4970                            .dwattr $C$DW$T$143, DW_AT_type(*$C$DW$T$13)
    4971                            .dwattr $C$DW$T$143, DW_AT_language(DW_LANG_C)
    4972                            .dwattr $C$DW$T$143, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4973                            .dwattr $C$DW$T$143, DW_AT_decl_line(0x32)
    4974                            .dwattr $C$DW$T$143, DW_AT_decl_column(0x20)
    4975                    $C$DW$T$144     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast40_t")
    4976                            .dwattr $C$DW$T$144, DW_AT_type(*$C$DW$T$143)
    4977                            .dwattr $C$DW$T$144, DW_AT_language(DW_LANG_C)
    4978                            .dwattr $C$DW$T$144, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4979                            .dwattr $C$DW$T$144, DW_AT_decl_line(0x52)
    4980                            .dwattr $C$DW$T$144, DW_AT_decl_column(0x16)
    4981                    $C$DW$T$145     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least40_t")
    4982                            .dwattr $C$DW$T$145, DW_AT_type(*$C$DW$T$143)
    4983                            .dwattr $C$DW$T$145, DW_AT_language(DW_LANG_C)
    4984                            .dwattr $C$DW$T$145, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4985                            .dwattr $C$DW$T$145, DW_AT_decl_line(0x42)
    4986                            .dwattr $C$DW$T$145, DW_AT_decl_column(0x16)
    4987                    $C$DW$T$14      .dwtag  DW_TAG_base_type
    4988                            .dwattr $C$DW$T$14, DW_AT_encoding(DW_ATE_signed)
    4989                            .dwattr $C$DW$T$14, DW_AT_name("long long")
    4990                            .dwattr $C$DW$T$14, DW_AT_byte_size(0x08)
    4991                    $C$DW$T$147     .dwtag  DW_TAG_typedef, DW_AT_name("int64_t")
    4992                            .dwattr $C$DW$T$147, DW_AT_type(*$C$DW$T$14)
    4993                            .dwattr $C$DW$T$147, DW_AT_language(DW_LANG_C)
    4994                            .dwattr $C$DW$T$147, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    4995                            .dwattr $C$DW$T$147, DW_AT_decl_line(0x34)
    4996                            .dwattr $C$DW$T$147, DW_AT_decl_column(0x21)
    4997                    $C$DW$T$148     .dwtag  DW_TAG_typedef, DW_AT_name("int_fast64_t")
    4998                            .dwattr $C$DW$T$148, DW_AT_type(*$C$DW$T$147)
    4999                            .dwattr $C$DW$T$148, DW_AT_language(DW_LANG_C)
    5000                            .dwattr $C$DW$T$148, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5001                            .dwattr $C$DW$T$148, DW_AT_decl_line(0x54)
    5002                            .dwattr $C$DW$T$148, DW_AT_decl_column(0x17)
    5003                    $C$DW$T$149     .dwtag  DW_TAG_typedef, DW_AT_name("int_least64_t")
    5004                            .dwattr $C$DW$T$149, DW_AT_type(*$C$DW$T$147)
    5005                            .dwattr $C$DW$T$149, DW_AT_language(DW_LANG_C)
    5006                            .dwattr $C$DW$T$149, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5007                            .dwattr $C$DW$T$149, DW_AT_decl_line(0x44)
    5008                            .dwattr $C$DW$T$149, DW_AT_decl_column(0x17)
    5009                    $C$DW$T$150     .dwtag  DW_TAG_typedef, DW_AT_name("intmax_t")
    5010                            .dwattr $C$DW$T$150, DW_AT_type(*$C$DW$T$14)
    5011                            .dwattr $C$DW$T$150, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE  100

    5012                            .dwattr $C$DW$T$150, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5013                            .dwattr $C$DW$T$150, DW_AT_decl_line(0x5c)
    5014                            .dwattr $C$DW$T$150, DW_AT_decl_column(0x20)
    5015                    $C$DW$T$15      .dwtag  DW_TAG_base_type
    5016                            .dwattr $C$DW$T$15, DW_AT_encoding(DW_ATE_unsigned)
    5017                            .dwattr $C$DW$T$15, DW_AT_name("unsigned long long")
    5018                            .dwattr $C$DW$T$15, DW_AT_byte_size(0x08)
    5019                    $C$DW$T$152     .dwtag  DW_TAG_pointer_type
    5020                            .dwattr $C$DW$T$152, DW_AT_type(*$C$DW$T$15)
    5021                            .dwattr $C$DW$T$152, DW_AT_address_class(0x20)
    5022                    $C$DW$T$153     .dwtag  DW_TAG_typedef, DW_AT_name("uint64_t")
    5023                            .dwattr $C$DW$T$153, DW_AT_type(*$C$DW$T$15)
    5024                            .dwattr $C$DW$T$153, DW_AT_language(DW_LANG_C)
    5025                            .dwattr $C$DW$T$153, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5026                            .dwattr $C$DW$T$153, DW_AT_decl_line(0x35)
    5027                            .dwattr $C$DW$T$153, DW_AT_decl_column(0x20)
    5028                    
    5029                    $C$DW$T$154     .dwtag  DW_TAG_array_type
    5030                            .dwattr $C$DW$T$154, DW_AT_type(*$C$DW$T$153)
    5031                            .dwattr $C$DW$T$154, DW_AT_language(DW_LANG_C)
    5032                            .dwattr $C$DW$T$154, DW_AT_byte_size(0x10)
    5033                    $C$DW$386       .dwtag  DW_TAG_subrange_type
    5034                            .dwattr $C$DW$386, DW_AT_upper_bound(0x01)
    5035                            .dwendtag $C$DW$T$154
    5036                    
    5037                    $C$DW$T$155     .dwtag  DW_TAG_typedef, DW_AT_name("uint_fast64_t")
    5038                            .dwattr $C$DW$T$155, DW_AT_type(*$C$DW$T$153)
    5039                            .dwattr $C$DW$T$155, DW_AT_language(DW_LANG_C)
    5040                            .dwattr $C$DW$T$155, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5041                            .dwattr $C$DW$T$155, DW_AT_decl_line(0x55)
    5042                            .dwattr $C$DW$T$155, DW_AT_decl_column(0x16)
    5043                    $C$DW$T$156     .dwtag  DW_TAG_typedef, DW_AT_name("uint_least64_t")
    5044                            .dwattr $C$DW$T$156, DW_AT_type(*$C$DW$T$153)
    5045                            .dwattr $C$DW$T$156, DW_AT_language(DW_LANG_C)
    5046                            .dwattr $C$DW$T$156, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5047                            .dwattr $C$DW$T$156, DW_AT_decl_line(0x45)
    5048                            .dwattr $C$DW$T$156, DW_AT_decl_column(0x16)
    5049                    $C$DW$T$157     .dwtag  DW_TAG_typedef, DW_AT_name("uintmax_t")
    5050                            .dwattr $C$DW$T$157, DW_AT_type(*$C$DW$T$15)
    5051                            .dwattr $C$DW$T$157, DW_AT_language(DW_LANG_C)
    5052                            .dwattr $C$DW$T$157, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5053                            .dwattr $C$DW$T$157, DW_AT_decl_line(0x5d)
    5054                            .dwattr $C$DW$T$157, DW_AT_decl_column(0x20)
    5055                    $C$DW$T$16      .dwtag  DW_TAG_base_type
    5056                            .dwattr $C$DW$T$16, DW_AT_encoding(DW_ATE_float)
    5057                            .dwattr $C$DW$T$16, DW_AT_name("float")
    5058                            .dwattr $C$DW$T$16, DW_AT_byte_size(0x04)
    5059                    $C$DW$T$158     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_F32")
    5060                            .dwattr $C$DW$T$158, DW_AT_type(*$C$DW$T$16)
    5061                            .dwattr $C$DW$T$158, DW_AT_language(DW_LANG_C)
    5062                            .dwattr $C$DW$T$158, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common
    5063                            .dwattr $C$DW$T$158, DW_AT_decl_line(0x5b)
    5064                            .dwattr $C$DW$T$158, DW_AT_decl_column(0x0f)
    5065                    $C$DW$T$159     .dwtag  DW_TAG_typedef, DW_AT_name("float32_t")
    5066                            .dwattr $C$DW$T$159, DW_AT_type(*$C$DW$T$16)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE  101

    5067                            .dwattr $C$DW$T$159, DW_AT_language(DW_LANG_C)
    5068                            .dwattr $C$DW$T$159, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    5069                            .dwattr $C$DW$T$159, DW_AT_decl_line(0x30)
    5070                            .dwattr $C$DW$T$159, DW_AT_decl_column(0x0f)
    5071                    $C$DW$T$17      .dwtag  DW_TAG_base_type
    5072                            .dwattr $C$DW$T$17, DW_AT_encoding(DW_ATE_float)
    5073                            .dwattr $C$DW$T$17, DW_AT_name("double")
    5074                            .dwattr $C$DW$T$17, DW_AT_byte_size(0x08)
    5075                    $C$DW$T$160     .dwtag  DW_TAG_typedef, DW_AT_name("VLIB_D64")
    5076                            .dwattr $C$DW$T$160, DW_AT_type(*$C$DW$T$17)
    5077                            .dwattr $C$DW$T$160, DW_AT_language(DW_LANG_C)
    5078                            .dwattr $C$DW$T$160, DW_AT_decl_file(".\..\packages\ti\vlib\src\VLIB_disparity_SAD16\..\common
    5079                            .dwattr $C$DW$T$160, DW_AT_decl_line(0x5a)
    5080                            .dwattr $C$DW$T$160, DW_AT_decl_column(0x10)
    5081                    $C$DW$T$161     .dwtag  DW_TAG_typedef, DW_AT_name("__float2_t")
    5082                            .dwattr $C$DW$T$161, DW_AT_type(*$C$DW$T$17)
    5083                            .dwattr $C$DW$T$161, DW_AT_language(DW_LANG_C)
    5084                            .dwattr $C$DW$T$161, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5085                            .dwattr $C$DW$T$161, DW_AT_decl_line(0x5f)
    5086                            .dwattr $C$DW$T$161, DW_AT_decl_column(0x14)
    5087                    $C$DW$T$18      .dwtag  DW_TAG_base_type
    5088                            .dwattr $C$DW$T$18, DW_AT_encoding(DW_ATE_float)
    5089                            .dwattr $C$DW$T$18, DW_AT_name("long double")
    5090                            .dwattr $C$DW$T$18, DW_AT_byte_size(0x08)
    5091                    $C$DW$T$33      .dwtag  DW_TAG_base_type
    5092                            .dwattr $C$DW$T$33, DW_AT_encoding(DW_ATE_signed_char)
    5093                            .dwattr $C$DW$T$33, DW_AT_name("signed char")
    5094                            .dwattr $C$DW$T$33, DW_AT_byte_size(0x01)
    5095                    
    5096                    $C$DW$T$34      .dwtag  DW_TAG_array_type
    5097                            .dwattr $C$DW$T$34, DW_AT_type(*$C$DW$T$33)
    5098                            .dwattr $C$DW$T$34, DW_AT_language(DW_LANG_C)
    5099                            .dwattr $C$DW$T$34, DW_AT_byte_size(0x04)
    5100                    $C$DW$387       .dwtag  DW_TAG_subrange_type
    5101                            .dwattr $C$DW$387, DW_AT_upper_bound(0x03)
    5102                            .dwendtag $C$DW$T$34
    5103                    
    5104                    $C$DW$T$62      .dwtag  DW_TAG_pointer_type
    5105                            .dwattr $C$DW$T$62, DW_AT_type(*$C$DW$T$33)
    5106                            .dwattr $C$DW$T$62, DW_AT_address_class(0x20)
    5107                    $C$DW$T$162     .dwtag  DW_TAG_typedef, DW_AT_name("va_list")
    5108                            .dwattr $C$DW$T$162, DW_AT_type(*$C$DW$T$62)
    5109                            .dwattr $C$DW$T$162, DW_AT_language(DW_LANG_C)
    5110                            .dwattr $C$DW$T$162, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/inclu
    5111                            .dwattr $C$DW$T$162, DW_AT_decl_line(0x2f)
    5112                            .dwattr $C$DW$T$162, DW_AT_decl_column(0x12)
    5113                    $C$DW$T$103     .dwtag  DW_TAG_const_type
    5114                            .dwattr $C$DW$T$103, DW_AT_type(*$C$DW$T$33)
    5115                    $C$DW$T$104     .dwtag  DW_TAG_pointer_type
    5116                            .dwattr $C$DW$T$104, DW_AT_type(*$C$DW$T$103)
    5117                            .dwattr $C$DW$T$104, DW_AT_address_class(0x20)
    5118                    
    5119                    $C$DW$T$163     .dwtag  DW_TAG_array_type
    5120                            .dwattr $C$DW$T$163, DW_AT_type(*$C$DW$T$33)
    5121                            .dwattr $C$DW$T$163, DW_AT_language(DW_LANG_C)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE  102

    5122                    $C$DW$388       .dwtag  DW_TAG_subrange_type
    5123                            .dwendtag $C$DW$T$163
    5124                    
    5125                    
    5126                    $C$DW$T$37      .dwtag  DW_TAG_structure_type
    5127                            .dwattr $C$DW$T$37, DW_AT_name("__simd128_int32_t")
    5128                            .dwattr $C$DW$T$37, DW_AT_byte_size(0x10)
    5129                    $C$DW$389       .dwtag  DW_TAG_member
    5130                            .dwattr $C$DW$389, DW_AT_type(*$C$DW$T$36)
    5131                            .dwattr $C$DW$389, DW_AT_name("_v")
    5132                            .dwattr $C$DW$389, DW_AT_TI_symbol_name("_v")
    5133                            .dwattr $C$DW$389, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    5134                            .dwattr $C$DW$389, DW_AT_accessibility(DW_ACCESS_public)
    5135                            .dwattr $C$DW$389, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\include
    5136                            .dwattr $C$DW$389, DW_AT_decl_line(0x44)
    5137                            .dwattr $C$DW$389, DW_AT_decl_column(0x01)
    5138                            .dwendtag $C$DW$T$37
    5139                    
    5140                            .dwattr $C$DW$T$37, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\includ
    5141                            .dwattr $C$DW$T$37, DW_AT_decl_line(0x44)
    5142                            .dwattr $C$DW$T$37, DW_AT_decl_column(0x01)
    5143                    $C$DW$T$164     .dwtag  DW_TAG_typedef, DW_AT_name("int32x4_t")
    5144                            .dwattr $C$DW$T$164, DW_AT_type(*$C$DW$T$37)
    5145                            .dwattr $C$DW$T$164, DW_AT_language(DW_LANG_C)
    5146                            .dwattr $C$DW$T$164, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    5147                            .dwattr $C$DW$T$164, DW_AT_decl_line(0x44)
    5148                            .dwattr $C$DW$T$164, DW_AT_decl_column(0x01)
    5149                    $C$DW$T$165     .dwtag  DW_TAG_typedef, DW_AT_name("__x128_t")
    5150                            .dwattr $C$DW$T$165, DW_AT_type(*$C$DW$T$164)
    5151                            .dwattr $C$DW$T$165, DW_AT_language(DW_LANG_C)
    5152                            .dwattr $C$DW$T$165, DW_AT_decl_file("C:\VLIB_Tools\CCSV5_4_0\ccsv5\tools\compiler\C6000\inclu
    5153                            .dwattr $C$DW$T$165, DW_AT_decl_line(0x46)
    5154                            .dwattr $C$DW$T$165, DW_AT_decl_column(0x13)
    5155                    
    5156                    $C$DW$T$38      .dwtag  DW_TAG_structure_type
    5157                            .dwattr $C$DW$T$38, DW_AT_name("tm")
    5158                            .dwattr $C$DW$T$38, DW_AT_byte_size(0x24)
    5159                    $C$DW$390       .dwtag  DW_TAG_member
    5160                            .dwattr $C$DW$390, DW_AT_type(*$C$DW$T$10)
    5161                            .dwattr $C$DW$390, DW_AT_name("tm_sec")
    5162                            .dwattr $C$DW$390, DW_AT_TI_symbol_name("tm_sec")
    5163                            .dwattr $C$DW$390, DW_AT_data_member_location[DW_OP_plus_uconst 0x0]
    5164                            .dwattr $C$DW$390, DW_AT_accessibility(DW_ACCESS_public)
    5165                            .dwattr $C$DW$390, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5166                            .dwattr $C$DW$390, DW_AT_decl_line(0x41)
    5167                            .dwattr $C$DW$390, DW_AT_decl_column(0x09)
    5168                    $C$DW$391       .dwtag  DW_TAG_member
    5169                            .dwattr $C$DW$391, DW_AT_type(*$C$DW$T$10)
    5170                            .dwattr $C$DW$391, DW_AT_name("tm_min")
    5171                            .dwattr $C$DW$391, DW_AT_TI_symbol_name("tm_min")
    5172                            .dwattr $C$DW$391, DW_AT_data_member_location[DW_OP_plus_uconst 0x4]
    5173                            .dwattr $C$DW$391, DW_AT_accessibility(DW_ACCESS_public)
    5174                            .dwattr $C$DW$391, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5175                            .dwattr $C$DW$391, DW_AT_decl_line(0x42)
    5176                            .dwattr $C$DW$391, DW_AT_decl_column(0x09)
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE  103

    5177                    $C$DW$392       .dwtag  DW_TAG_member
    5178                            .dwattr $C$DW$392, DW_AT_type(*$C$DW$T$10)
    5179                            .dwattr $C$DW$392, DW_AT_name("tm_hour")
    5180                            .dwattr $C$DW$392, DW_AT_TI_symbol_name("tm_hour")
    5181                            .dwattr $C$DW$392, DW_AT_data_member_location[DW_OP_plus_uconst 0x8]
    5182                            .dwattr $C$DW$392, DW_AT_accessibility(DW_ACCESS_public)
    5183                            .dwattr $C$DW$392, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5184                            .dwattr $C$DW$392, DW_AT_decl_line(0x43)
    5185                            .dwattr $C$DW$392, DW_AT_decl_column(0x09)
    5186                    $C$DW$393       .dwtag  DW_TAG_member
    5187                            .dwattr $C$DW$393, DW_AT_type(*$C$DW$T$10)
    5188                            .dwattr $C$DW$393, DW_AT_name("tm_mday")
    5189                            .dwattr $C$DW$393, DW_AT_TI_symbol_name("tm_mday")
    5190                            .dwattr $C$DW$393, DW_AT_data_member_location[DW_OP_plus_uconst 0xc]
    5191                            .dwattr $C$DW$393, DW_AT_accessibility(DW_ACCESS_public)
    5192                            .dwattr $C$DW$393, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5193                            .dwattr $C$DW$393, DW_AT_decl_line(0x44)
    5194                            .dwattr $C$DW$393, DW_AT_decl_column(0x09)
    5195                    $C$DW$394       .dwtag  DW_TAG_member
    5196                            .dwattr $C$DW$394, DW_AT_type(*$C$DW$T$10)
    5197                            .dwattr $C$DW$394, DW_AT_name("tm_mon")
    5198                            .dwattr $C$DW$394, DW_AT_TI_symbol_name("tm_mon")
    5199                            .dwattr $C$DW$394, DW_AT_data_member_location[DW_OP_plus_uconst 0x10]
    5200                            .dwattr $C$DW$394, DW_AT_accessibility(DW_ACCESS_public)
    5201                            .dwattr $C$DW$394, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5202                            .dwattr $C$DW$394, DW_AT_decl_line(0x45)
    5203                            .dwattr $C$DW$394, DW_AT_decl_column(0x09)
    5204                    $C$DW$395       .dwtag  DW_TAG_member
    5205                            .dwattr $C$DW$395, DW_AT_type(*$C$DW$T$10)
    5206                            .dwattr $C$DW$395, DW_AT_name("tm_year")
    5207                            .dwattr $C$DW$395, DW_AT_TI_symbol_name("tm_year")
    5208                            .dwattr $C$DW$395, DW_AT_data_member_location[DW_OP_plus_uconst 0x14]
    5209                            .dwattr $C$DW$395, DW_AT_accessibility(DW_ACCESS_public)
    5210                            .dwattr $C$DW$395, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5211                            .dwattr $C$DW$395, DW_AT_decl_line(0x46)
    5212                            .dwattr $C$DW$395, DW_AT_decl_column(0x09)
    5213                    $C$DW$396       .dwtag  DW_TAG_member
    5214                            .dwattr $C$DW$396, DW_AT_type(*$C$DW$T$10)
    5215                            .dwattr $C$DW$396, DW_AT_name("tm_wday")
    5216                            .dwattr $C$DW$396, DW_AT_TI_symbol_name("tm_wday")
    5217                            .dwattr $C$DW$396, DW_AT_data_member_location[DW_OP_plus_uconst 0x18]
    5218                            .dwattr $C$DW$396, DW_AT_accessibility(DW_ACCESS_public)
    5219                            .dwattr $C$DW$396, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5220                            .dwattr $C$DW$396, DW_AT_decl_line(0x47)
    5221                            .dwattr $C$DW$396, DW_AT_decl_column(0x09)
    5222                    $C$DW$397       .dwtag  DW_TAG_member
    5223                            .dwattr $C$DW$397, DW_AT_type(*$C$DW$T$10)
    5224                            .dwattr $C$DW$397, DW_AT_name("tm_yday")
    5225                            .dwattr $C$DW$397, DW_AT_TI_symbol_name("tm_yday")
    5226                            .dwattr $C$DW$397, DW_AT_data_member_location[DW_OP_plus_uconst 0x1c]
    5227                            .dwattr $C$DW$397, DW_AT_accessibility(DW_ACCESS_public)
    5228                            .dwattr $C$DW$397, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5229                            .dwattr $C$DW$397, DW_AT_decl_line(0x48)
    5230                            .dwattr $C$DW$397, DW_AT_decl_column(0x09)
    5231                    $C$DW$398       .dwtag  DW_TAG_member
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE  104

    5232                            .dwattr $C$DW$398, DW_AT_type(*$C$DW$T$10)
    5233                            .dwattr $C$DW$398, DW_AT_name("tm_isdst")
    5234                            .dwattr $C$DW$398, DW_AT_TI_symbol_name("tm_isdst")
    5235                            .dwattr $C$DW$398, DW_AT_data_member_location[DW_OP_plus_uconst 0x20]
    5236                            .dwattr $C$DW$398, DW_AT_accessibility(DW_ACCESS_public)
    5237                            .dwattr $C$DW$398, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/include
    5238                            .dwattr $C$DW$398, DW_AT_decl_line(0x49)
    5239                            .dwattr $C$DW$398, DW_AT_decl_column(0x09)
    5240                            .dwendtag $C$DW$T$38
    5241                    
    5242                            .dwattr $C$DW$T$38, DW_AT_decl_file("C:/VLIB_Tools/CCSV5_4_0/ccsv5/tools/compiler/C6000/includ
    5243                            .dwattr $C$DW$T$38, DW_AT_decl_line(0x3f)
    5244                            .dwattr $C$DW$T$38, DW_AT_decl_column(0x08)
    5245                            .dwattr $C$DW$CU, DW_AT_language(DW_LANG_C)
    5246                    
    5247                    ;***************************************************************
    5248                    ;* DWARF CIE ENTRIES                                           *
    5249                    ;***************************************************************
    5250                    
    5251                    $C$DW$CIE       .dwcie 19
    5252                            .dwcfi  cfa_register, 31
    5253                            .dwcfi  cfa_offset, 0
    5254                            .dwcfi  undefined, 0
    5255                            .dwcfi  undefined, 1
    5256                            .dwcfi  undefined, 2
    5257                            .dwcfi  undefined, 3
    5258                            .dwcfi  undefined, 4
    5259                            .dwcfi  undefined, 5
    5260                            .dwcfi  undefined, 6
    5261                            .dwcfi  undefined, 7
    5262                            .dwcfi  undefined, 8
    5263                            .dwcfi  undefined, 9
    5264                            .dwcfi  same_value, 10
    5265                            .dwcfi  same_value, 11
    5266                            .dwcfi  same_value, 12
    5267                            .dwcfi  same_value, 13
    5268                            .dwcfi  same_value, 14
    5269                            .dwcfi  same_value, 15
    5270                            .dwcfi  undefined, 16
    5271                            .dwcfi  undefined, 17
    5272                            .dwcfi  undefined, 18
    5273                            .dwcfi  undefined, 19
    5274                            .dwcfi  undefined, 20
    5275                            .dwcfi  undefined, 21
    5276                            .dwcfi  undefined, 22
    5277                            .dwcfi  undefined, 23
    5278                            .dwcfi  undefined, 24
    5279                            .dwcfi  undefined, 25
    5280                            .dwcfi  same_value, 26
    5281                            .dwcfi  same_value, 27
    5282                            .dwcfi  same_value, 28
    5283                            .dwcfi  same_value, 29
    5284                            .dwcfi  same_value, 30
    5285                            .dwcfi  same_value, 31
    5286                            .dwcfi  same_value, 32
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE  105

    5287                            .dwcfi  undefined, 33
    5288                            .dwcfi  undefined, 34
    5289                            .dwcfi  undefined, 35
    5290                            .dwcfi  undefined, 36
    5291                            .dwcfi  undefined, 37
    5292                            .dwcfi  undefined, 38
    5293                            .dwcfi  undefined, 39
    5294                            .dwcfi  undefined, 40
    5295                            .dwcfi  undefined, 41
    5296                            .dwcfi  undefined, 42
    5297                            .dwcfi  undefined, 43
    5298                            .dwcfi  undefined, 44
    5299                            .dwcfi  undefined, 45
    5300                            .dwcfi  undefined, 46
    5301                            .dwcfi  undefined, 47
    5302                            .dwcfi  undefined, 48
    5303                            .dwcfi  undefined, 49
    5304                            .dwcfi  undefined, 50
    5305                            .dwcfi  undefined, 51
    5306                            .dwcfi  undefined, 52
    5307                            .dwcfi  undefined, 53
    5308                            .dwcfi  undefined, 54
    5309                            .dwcfi  undefined, 55
    5310                            .dwcfi  undefined, 56
    5311                            .dwcfi  undefined, 57
    5312                            .dwcfi  undefined, 58
    5313                            .dwcfi  undefined, 59
    5314                            .dwcfi  undefined, 60
    5315                            .dwcfi  undefined, 61
    5316                            .dwcfi  undefined, 62
    5317                            .dwcfi  undefined, 63
    5318                            .dwcfi  undefined, 64
    5319                            .dwcfi  undefined, 65
    5320                            .dwcfi  undefined, 66
    5321                            .dwcfi  undefined, 67
    5322                            .dwcfi  undefined, 68
    5323                            .dwcfi  undefined, 69
    5324                            .dwcfi  undefined, 70
    5325                            .dwcfi  undefined, 71
    5326                            .dwcfi  undefined, 72
    5327                            .dwcfi  undefined, 73
    5328                            .dwcfi  undefined, 74
    5329                            .dwcfi  undefined, 75
    5330                            .dwcfi  undefined, 76
    5331                            .dwcfi  undefined, 77
    5332                            .dwcfi  undefined, 78
    5333                            .dwcfi  undefined, 79
    5334                            .dwcfi  undefined, 80
    5335                            .dwcfi  undefined, 81
    5336                            .dwcfi  undefined, 82
    5337                            .dwcfi  undefined, 83
    5338                            .dwcfi  undefined, 84
    5339                            .dwcfi  undefined, 85
    5340                            .dwcfi  undefined, 86
    5341                            .dwcfi  undefined, 87
TMS320C6x Assembler PC v7.4.2 Sat Sep 26 11:09:39 2015

Tools Copyright (c) 1996-2012 Texas Instruments Incorporated
package/lib/Regression/regress_d_c/./../packages/ti/vlib/src/VLIB_disparity_SAD16/VLIB_disparity_SAD16_d.se66 PAGE  106

    5342                            .dwcfi  undefined, 88
    5343                            .dwcfi  undefined, 89
    5344                            .dwcfi  undefined, 90
    5345                            .dwcfi  undefined, 91
    5346                            .dwcfi  undefined, 92
    5347                            .dwcfi  undefined, 93
    5348                            .dwcfi  undefined, 94
    5349                            .dwcfi  undefined, 95
    5350                            .dwcfi  undefined, 96
    5351                            .dwcfi  undefined, 97
    5352                            .dwcfi  undefined, 98
    5353                            .dwcfi  undefined, 99
    5354                            .dwcfi  undefined, 100
    5355                            .dwcfi  undefined, 101
    5356                            .dwcfi  undefined, 102
    5357                            .dwcfi  undefined, 103
    5358                            .dwcfi  undefined, 104
    5359                            .dwcfi  undefined, 105
    5360                            .dwcfi  undefined, 106
    5361                            .dwcfi  undefined, 107
    5362                            .dwcfi  undefined, 108
    5363                            .dwcfi  undefined, 109
    5364                            .dwcfi  undefined, 110
    5365                            .dwcfi  undefined, 111
    5366                            .dwcfi  undefined, 112
    5367                            .dwcfi  undefined, 113
    5368                            .dwcfi  undefined, 114
    5369                            .dwcfi  undefined, 115
    5370                            .dwcfi  undefined, 116
    5371                            .dwcfi  undefined, 117
    5372                            .dwcfi  undefined, 118
    5373                            .dwcfi  undefined, 119
    5374                            .dwcfi  undefined, 120
    5375                            .dwcfi  undefined, 121
    5376                            .dwcfi  undefined, 122
    5377                            .dwcfi  undefined, 123
    5378                            .dwcfi  undefined, 124
    5379                            .dwcfi  undefined, 125
    5380                            .dwcfi  undefined, 126
    5381                            .dwcfi  undefined, 127
    5382                            .dwendentry
    5383                            .dwendtag $C$DW$CU
    5384                    

No Assembly Errors, No Assembly Warnings
