Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 21 18:20:21 2020
| Host         : DESKTOP-VG3SLB4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: ats/fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ats/newHealth_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[18].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 220 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.676       -9.156                      2                  500        0.175        0.000                      0                  500        4.500        0.000                       0                   192  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.676       -9.156                      2                  500        0.175        0.000                      0                  500        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.676ns,  Total Violation       -9.156ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.676ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.679ns  (logic 10.042ns (68.410%)  route 4.637ns (31.590%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk
    SLICE_X11Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=89, routed)          0.936     6.434    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X10Y17         LUT2 (Prop_lut2_I0_O)        0.297     6.731 r  vga_sync_unit/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.731    ats/ec1/hitEnemy4__4_0[1]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.264 r  ats/ec1/hitEnemy5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.264    ats/ec1/hitEnemy5_inferred__0/i__carry_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  ats/ec1/hitEnemy5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.381    ats/ec1/hitEnemy5_inferred__0/i__carry__0_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.620 r  ats/ec1/hitEnemy5_inferred__0/i__carry__1/O[2]
                         net (fo=71, routed)          0.834     8.454    ats/ec1/hitEnemy5_inferred__0/i__carry__1_n_5
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    12.667 r  ats/ec1/hitEnemy4__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.669    ats/ec1/hitEnemy4__3_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.187 r  ats/ec1/hitEnemy4__4/P[0]
                         net (fo=2, routed)           0.739    14.926    ats/ec1/hitEnemy4__4_n_105
    SLICE_X12Y15         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    15.446 r  ats/ec1/hitEnemy3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.446    ats/ec1/hitEnemy3_carry_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.769 r  ats/ec1/hitEnemy3_carry__0/O[1]
                         net (fo=2, routed)           0.760    16.529    ats/ec1/hitEnemy40_in[21]
    SLICE_X13Y19         LUT2 (Prop_lut2_I0_O)        0.306    16.835 r  ats/ec1/hitEnemy3__89_carry__4_i_3__0/O
                         net (fo=1, routed)           0.000    16.835    ats/ec1/hitEnemy3__89_carry__4_i_3__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.385 r  ats/ec1/hitEnemy3__89_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.385    ats/ec1/hitEnemy3__89_carry__4_n_0
    SLICE_X13Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.499 r  ats/ec1/hitEnemy3__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.499    ats/ec1/hitEnemy3__89_carry__5_n_0
    SLICE_X13Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.721 f  ats/ec1/hitEnemy3__89_carry__6/O[0]
                         net (fo=1, routed)           0.578    18.299    ats/ec1/rgb_reg33_out[28]
    SLICE_X13Y22         LUT4 (Prop_lut4_I3_O)        0.299    18.598 f  ats/ec1/hitEnemy_i_7__0/O
                         net (fo=1, routed)           0.263    18.861    ats/ec1/hitEnemy_i_7__0_n_0
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.124    18.985 r  ats/ec1/hitEnemy_i_3__0/O
                         net (fo=1, routed)           0.351    19.335    ats/ec1/hitEnemy_i_3__0_n_0
    SLICE_X12Y22         LUT4 (Prop_lut4_I0_O)        0.124    19.459 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.175    19.634    ats/ec1/hitEnemy_i_6__0_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I1_O)        0.124    19.758 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.758    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X12Y22         FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.436    14.777    ats/ec1/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y22         FDRE (Setup_fdre_C_D)        0.081    15.083    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -19.758    
  -------------------------------------------------------------------
                         slack                                 -4.676    

Slack (VIOLATED) :        -4.480ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 10.387ns (71.725%)  route 4.095ns (28.275%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk
    SLICE_X11Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.419     5.498 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=89, routed)          0.558     6.057    vga_sync_unit/h_count_reg_reg[9]_0[1]
    SLICE_X10Y31         LUT2 (Prop_lut2_I0_O)        0.297     6.354 r  vga_sync_unit/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.354    ats/ec2/hitEnemy4__4_0[1]
    SLICE_X10Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.887 r  ats/ec2/hitEnemy5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    ats/ec2/hitEnemy5_inferred__0/i__carry_n_0
    SLICE_X10Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.004 r  ats/ec2/hitEnemy5_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.004    ats/ec2/hitEnemy5_inferred__0/i__carry__0_n_0
    SLICE_X10Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.327 r  ats/ec2/hitEnemy5_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.611     7.937    ats/ec2/rgb_reg5[9]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.155 r  ats/ec2/hitEnemy4__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.157    ats/ec2/hitEnemy4__3_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.675 r  ats/ec2/hitEnemy4__4/P[0]
                         net (fo=2, routed)           0.781    14.456    ats/ec2/p_1_in[17]
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124    14.580 r  ats/ec2/hitEnemy3_carry_i_3/O
                         net (fo=1, routed)           0.000    14.580    ats/ec2/hitEnemy3_carry_i_3_n_0
    SLICE_X10Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.113 r  ats/ec2/hitEnemy3_carry/CO[3]
                         net (fo=1, routed)           0.000    15.113    ats/ec2/hitEnemy3_carry_n_0
    SLICE_X10Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  ats/ec2/hitEnemy3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.230    ats/ec2/hitEnemy3_carry__0_n_0
    SLICE_X10Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.553 r  ats/ec2/hitEnemy3_carry__1/O[1]
                         net (fo=2, routed)           0.793    16.346    ats/ec2/hitEnemy40_in[25]
    SLICE_X9Y29          LUT2 (Prop_lut2_I0_O)        0.306    16.652 r  ats/ec2/hitEnemy3__89_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.652    ats/ec2/hitEnemy3__89_carry__5_i_3_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.202 r  ats/ec2/hitEnemy3__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.202    ats/ec2/hitEnemy3__89_carry__5_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.536 f  ats/ec2/hitEnemy3__89_carry__6/O[1]
                         net (fo=1, routed)           0.431    17.967    ats/ec2/rgb_reg3__0[29]
    SLICE_X8Y29          LUT4 (Prop_lut4_I1_O)        0.303    18.270 f  ats/ec2/hitEnemy_i_8/O
                         net (fo=1, routed)           0.569    18.839    ats/ec2/hitEnemy_i_8_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I5_O)        0.124    18.963 f  ats/ec2/hitEnemy_i_3/O
                         net (fo=2, routed)           0.173    19.136    ats/ec2/hitEnemy_i_3_n_0
    SLICE_X8Y28          LUT4 (Prop_lut4_I0_O)        0.124    19.260 f  ats/ec2/hitEnemy_i_2/O
                         net (fo=2, routed)           0.177    19.437    ats/ec2/hitEnemy_i_6_0
    SLICE_X8Y28          LUT5 (Prop_lut5_I0_O)        0.124    19.561 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.561    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X8Y28          FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.438    14.779    ats/ec2/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.077    15.081    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -19.561    
  -------------------------------------------------------------------
                         slack                                 -4.480    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 2.055ns (22.801%)  route 6.958ns (77.199%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X11Y32         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=65, routed)          2.919     8.456    vga_sync_unit/h_count_reg_reg[9]_0[8]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.580 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          1.147     9.728    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X6Y35          LUT5 (Prop_lut5_I2_O)        0.152     9.880 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          1.388    11.268    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X4Y35          LUT5 (Prop_lut5_I0_O)        0.374    11.642 r  vga_sync_unit/g0_b4__0/O
                         net (fo=2, routed)           0.824    12.466    vga_sync_unit/cred/t3/fontAddress0[8]
    SLICE_X5Y36          LUT4 (Prop_lut4_I3_O)        0.326    12.792 r  vga_sync_unit/fontAddress_carry__0_i_4__2/O
                         net (fo=1, routed)           0.000    12.792    cred/t3/fontRow_reg_1[3]
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.193 r  cred/t3/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    cred/t3/fontAddress_carry__0_n_0
    SLICE_X5Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.415 r  cred/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.679    14.094    cred/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.490    14.831    cred/t3/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y14         RAMB18E1                                     r  cred/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.314    cred/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.314    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.988ns  (logic 1.939ns (21.574%)  route 7.049ns (78.426%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X11Y32         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=65, routed)          2.919     8.456    vga_sync_unit/h_count_reg_reg[9]_0[8]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.580 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          1.147     9.728    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X6Y35          LUT5 (Prop_lut5_I2_O)        0.152     9.880 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          1.321    11.201    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.348    11.549 r  vga_sync_unit/g0_b2/O
                         net (fo=3, routed)           0.984    12.533    vga_sync_unit/cred/t2/fontAddress0[6]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.124    12.657 r  vga_sync_unit/fontAddress_carry_i_4__4/O
                         net (fo=1, routed)           0.000    12.657    cred/t2/fontRow_reg_0[3]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.058 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    cred/t2/fontAddress_carry_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.392 r  cred/t2/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.677    14.069    cred/t1/FontRom/ADDRBWRADDR[6]
    RAMB18_X0Y12         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.745    14.303    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/item/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.926ns  (logic 1.465ns (16.413%)  route 7.461ns (83.587%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk
    SLICE_X11Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=116, routed)         3.941     9.476    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.600 r  vga_sync_unit/pixel_i_4__12/O
                         net (fo=9, routed)           1.632    11.232    vga_sync_unit/pixel_i_4__12_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    11.356 r  vga_sync_unit/fontAddress_carry_i_6__2/O
                         net (fo=3, routed)           0.932    12.289    vga_sync_unit/fontAddress_carry_i_6__2_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    12.413 r  vga_sync_unit/fontAddress_carry_i_2__7/O
                         net (fo=1, routed)           0.000    12.413    menu/item/fontRow_reg_1[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.811 r  menu/item/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.811    menu/item/fontAddress_carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.050 r  menu/item/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.956    14.005    menu/item/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y11         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.481    14.822    menu/item/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.744    14.302    menu/item/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.302    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.891ns  (logic 1.844ns (20.739%)  route 7.047ns (79.261%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X11Y32         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=65, routed)          2.919     8.456    vga_sync_unit/h_count_reg_reg[9]_0[8]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.580 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          1.147     9.728    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X6Y35          LUT5 (Prop_lut5_I2_O)        0.152     9.880 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          1.321    11.201    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.348    11.549 r  vga_sync_unit/g0_b2/O
                         net (fo=3, routed)           0.984    12.533    vga_sync_unit/cred/t2/fontAddress0[6]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.124    12.657 r  vga_sync_unit/fontAddress_carry_i_4__4/O
                         net (fo=1, routed)           0.000    12.657    cred/t2/fontRow_reg_0[3]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.058 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    cred/t2/fontAddress_carry_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.297 r  cred/t2/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.675    13.973    cred/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y12         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.744    14.304    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -13.973    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/item/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.804ns  (logic 1.562ns (17.742%)  route 7.242ns (82.258%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk
    SLICE_X11Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=116, routed)         3.941     9.476    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.600 r  vga_sync_unit/pixel_i_4__12/O
                         net (fo=9, routed)           1.632    11.232    vga_sync_unit/pixel_i_4__12_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    11.356 r  vga_sync_unit/fontAddress_carry_i_6__2/O
                         net (fo=3, routed)           0.932    12.289    vga_sync_unit/fontAddress_carry_i_6__2_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    12.413 r  vga_sync_unit/fontAddress_carry_i_2__7/O
                         net (fo=1, routed)           0.000    12.413    menu/item/fontRow_reg_1[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.811 r  menu/item/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.811    menu/item/fontAddress_carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.925 r  menu/item/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.925    menu/item/fontAddress_carry__0_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.147 r  menu/item/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.737    13.883    menu/item/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y11         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.481    14.822    menu/item/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.741    14.305    menu/item/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                         -13.883    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/item/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 1.560ns (17.821%)  route 7.194ns (82.179%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk
    SLICE_X11Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=116, routed)         3.941     9.476    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.600 r  vga_sync_unit/pixel_i_4__12/O
                         net (fo=9, routed)           1.632    11.232    vga_sync_unit/pixel_i_4__12_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    11.356 r  vga_sync_unit/fontAddress_carry_i_6__2/O
                         net (fo=3, routed)           0.932    12.289    vga_sync_unit/fontAddress_carry_i_6__2_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    12.413 r  vga_sync_unit/fontAddress_carry_i_2__7/O
                         net (fo=1, routed)           0.000    12.413    menu/item/fontRow_reg_1[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.811 r  menu/item/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.811    menu/item/fontAddress_carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.145 r  menu/item/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.689    13.833    menu/item/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y11         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.481    14.822    menu/item/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.745    14.301    menu/item/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -13.833    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.730ns  (logic 1.827ns (20.929%)  route 6.903ns (79.071%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.560     5.081    vga_sync_unit/clk
    SLICE_X11Y32         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=65, routed)          2.919     8.456    vga_sync_unit/h_count_reg_reg[9]_0[8]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.124     8.580 r  vga_sync_unit/g0_b0_i_7/O
                         net (fo=31, routed)          1.147     9.728    vga_sync_unit/g0_b0_i_7_n_0
    SLICE_X6Y35          LUT5 (Prop_lut5_I2_O)        0.152     9.880 r  vga_sync_unit/g0_b0_i_1/O
                         net (fo=14, routed)          1.321    11.201    vga_sync_unit/g0_b0_i_1_n_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.348    11.549 r  vga_sync_unit/g0_b2/O
                         net (fo=3, routed)           0.984    12.533    vga_sync_unit/cred/t2/fontAddress0[6]
    SLICE_X4Y32          LUT4 (Prop_lut4_I1_O)        0.124    12.657 r  vga_sync_unit/fontAddress_carry_i_4__4/O
                         net (fo=1, routed)           0.000    12.657    cred/t2/fontRow_reg_0[3]
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.058 r  cred/t2/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    13.058    cred/t2/fontAddress_carry_n_0
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.280 r  cred/t2/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.531    13.811    cred/t1/FontRom/ADDRBWRADDR[5]
    RAMB18_X0Y12         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.483    14.824    cred/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.084    
                         clock uncertainty           -0.035    15.048    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    14.307    cred/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu/item/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 1.539ns (17.656%)  route 7.178ns (82.344%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.558     5.079    vga_sync_unit/clk
    SLICE_X11Y31         FDRE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=116, routed)         3.941     9.476    vga_sync_unit/h_count_reg_reg[9]_0[5]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.124     9.600 r  vga_sync_unit/pixel_i_4__12/O
                         net (fo=9, routed)           1.632    11.232    vga_sync_unit/pixel_i_4__12_n_0
    SLICE_X5Y28          LUT5 (Prop_lut5_I1_O)        0.124    11.356 r  vga_sync_unit/fontAddress_carry_i_6__2/O
                         net (fo=3, routed)           0.932    12.289    vga_sync_unit/fontAddress_carry_i_6__2_n_0
    SLICE_X7Y25          LUT4 (Prop_lut4_I2_O)        0.124    12.413 r  vga_sync_unit/fontAddress_carry_i_2__7/O
                         net (fo=1, routed)           0.000    12.413    menu/item/fontRow_reg_1[1]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.811 r  menu/item/fontAddress_carry/CO[3]
                         net (fo=1, routed)           0.000    12.811    menu/item/fontAddress_carry_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.124 r  menu/item/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.673    13.796    menu/item/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y11         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.481    14.822    menu/item/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y11         RAMB18E1                                     r  menu/item/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.260    15.082    
                         clock uncertainty           -0.035    15.046    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    14.298    menu/item/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.582     1.465    nolabel_line66/clk
    SLICE_X1Y25          FDRE                                         r  nolabel_line66/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line66/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.118     1.724    nolabel_line66/rightshiftreg_reg_n_0_[0]
    SLICE_X0Y26          FDSE                                         r  nolabel_line66/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.851     1.978    nolabel_line66/clk
    SLICE_X0Y26          FDSE                                         r  nolabel_line66/TxD_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X0Y26          FDSE (Hold_fdse_C_D)         0.070     1.549    nolabel_line66/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 receiver_unit/state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.706%)  route 0.119ns (36.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.586     1.469    receiver_unit/clk
    SLICE_X2Y20          FDRE                                         r  receiver_unit/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  receiver_unit/state_reg/Q
                         net (fo=11, routed)          0.119     1.752    receiver_unit/state
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  receiver_unit/direc[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    receiver_unit_n_1
    SLICE_X2Y19          FDRE                                         r  direc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  direc_reg[1]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.121     1.605    direc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 receiver_unit/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.187ns (55.291%)  route 0.151ns (44.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.586     1.469    receiver_unit/clk
    SLICE_X3Y20          FDRE                                         r  receiver_unit/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  receiver_unit/bitcounter_reg[2]/Q
                         net (fo=3, routed)           0.151     1.761    receiver_unit/bitcounter_reg__0[2]
    SLICE_X2Y20          LUT5 (Prop_lut5_I4_O)        0.046     1.807 r  receiver_unit/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.807    receiver_unit/nextstate_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  receiver_unit/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.855     1.982    receiver_unit/clk
    SLICE_X2Y20          FDRE                                         r  receiver_unit/nextstate_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.131     1.613    receiver_unit/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 nolabel_line66/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.433%)  route 0.096ns (31.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.583     1.466    nolabel_line66/clk
    SLICE_X2Y26          FDRE                                         r  nolabel_line66/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  nolabel_line66/counter_reg[13]/Q
                         net (fo=6, routed)           0.096     1.727    nolabel_line66/counter_reg[13]
    SLICE_X3Y26          LUT6 (Prop_lut6_I3_O)        0.045     1.772 r  nolabel_line66/state_i_1__0/O
                         net (fo=1, routed)           0.000     1.772    nolabel_line66/state_i_1__0_n_0
    SLICE_X3Y26          FDRE                                         r  nolabel_line66/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.851     1.978    nolabel_line66/clk
    SLICE_X3Y26          FDRE                                         r  nolabel_line66/state_reg/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.092     1.571    nolabel_line66/state_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.582     1.465    nolabel_line66/clk
    SLICE_X0Y25          FDRE                                         r  nolabel_line66/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line66/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.137     1.743    nolabel_line66/rightshiftreg_reg_n_0_[7]
    SLICE_X1Y25          LUT3 (Prop_lut3_I0_O)        0.045     1.788 r  nolabel_line66/rightshiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.788    nolabel_line66/rightshiftreg[6]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.850     1.977    nolabel_line66/clk
    SLICE_X1Y25          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.107     1.585    nolabel_line66/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ats/oldHitEnemy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/oldHitEnemy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.556     1.439    ats/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  ats/oldHitEnemy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y28         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  ats/oldHitEnemy_reg[1]/Q
                         net (fo=2, routed)           0.069     1.636    ats/ec1/oldHitEnemy_reg[1]__0
    SLICE_X13Y28         LUT4 (Prop_lut4_I3_O)        0.099     1.735 r  ats/ec1/oldHitEnemy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.735    ats/ec1_n_3
    SLICE_X13Y28         FDRE                                         r  ats/oldHitEnemy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.824     1.951    ats/clk_IBUF_BUFG
    SLICE_X13Y28         FDRE                                         r  ats/oldHitEnemy_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y28         FDRE (Hold_fdre_C_D)         0.091     1.530    ats/oldHitEnemy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line66/rightshiftreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line66/rightshiftreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.582     1.465    nolabel_line66/clk
    SLICE_X1Y25          FDRE                                         r  nolabel_line66/rightshiftreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDRE (Prop_fdre_C_Q)         0.128     1.593 r  nolabel_line66/rightshiftreg_reg[6]/Q
                         net (fo=1, routed)           0.086     1.679    nolabel_line66/rightshiftreg_reg_n_0_[6]
    SLICE_X1Y25          LUT3 (Prop_lut3_I0_O)        0.104     1.783 r  nolabel_line66/rightshiftreg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.783    nolabel_line66/rightshiftreg[5]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.850     1.977    nolabel_line66/clk
    SLICE_X1Y25          FDRE                                         r  nolabel_line66/rightshiftreg_reg[5]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.107     1.572    nolabel_line66/rightshiftreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.024%)  route 0.135ns (41.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 f  counter_reg[14]/Q
                         net (fo=3, routed)           0.135     1.747    receiver_unit/S[0]
    SLICE_X0Y30          LUT6 (Prop_lut6_I2_O)        0.045     1.792 r  receiver_unit/transmit_i_1/O
                         net (fo=1, routed)           0.000     1.792    receiver_unit_n_14
    SLICE_X0Y30          FDRE                                         r  transmit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X0Y30          FDRE                                         r  transmit_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091     1.575    transmit_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ats/newHealth_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/newHealth_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.209ns (62.548%)  route 0.125ns (37.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.562     1.445    ats/clk_IBUF_BUFG
    SLICE_X14Y36         FDRE                                         r  ats/newHealth_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  ats/newHealth_reg[5]/Q
                         net (fo=6, routed)           0.125     1.734    ats/newHealth[5]
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.045     1.779 r  ats/newHealth[7]_i_1/O
                         net (fo=1, routed)           0.000     1.779    ats/newHealth[7]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  ats/newHealth_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.831     1.958    ats/clk_IBUF_BUFG
    SLICE_X13Y36         FDRE                                         r  ats/newHealth_reg[7]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.091     1.551    ats/newHealth_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.801%)  route 0.203ns (52.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.583     1.466    receiver_unit/clk
    SLICE_X4Y21          FDRE                                         r  receiver_unit/rxshiftreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  receiver_unit/rxshiftreg_reg[2]/Q
                         net (fo=13, routed)          0.203     1.810    receiver_unit/sel0[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  receiver_unit/direc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    receiver_unit_n_2
    SLICE_X2Y19          FDRE                                         r  direc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  direc_reg[0]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.120     1.625    direc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2   ats/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  cred/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  cred/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  cred/t3/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  cred/t5/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15  cred/t5/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  menu/fight/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  menu/fight/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y35  ats/newHealth_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  ats/newHealth_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  ats/newHealth_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  ats/newHealth_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y36  ats/newHealth_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  ats/newHealth_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  ats/newHealth_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  ats/newHealth_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y22   TxData_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22   TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y22   TxData_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22   TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22   TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y24   TxData_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22   TxData_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22   TxData_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22   TxData_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y34   cred/t3/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y33   cred/t6/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y42  genblk1[0].fdiv2/clkDiv_reg/C



