

================================================================
== Vitis HLS Report for 'modulo'
================================================================
* Date:           Sun Jun  8 21:34:21 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 ns|  2.143 ns|     0.27 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       35|       35|  75.005 ns|  75.005 ns|   36|   36|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    2283|    1738|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     168|    -|
|Register         |        -|     -|      36|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2319|    1906|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |urem_32ns_32ns_32_36_1_U1  |urem_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  168|         37|    1|         37|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  168|         37|    1|         37|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-----------+----+----+-----+-----------+
    |    Name   | FF | LUT| Bits| Const Bits|
    +-----------+----+----+-----+-----------+
    |ap_CS_fsm  |  36|   0|   36|          0|
    +-----------+----+----+-----+-----------+
    |Total      |  36|   0|   36|          0|
    +-----------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|        modulo|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|        modulo|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|        modulo|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|        modulo|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|        modulo|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|        modulo|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|        modulo|  return value|
|a          |   in|   32|     ap_none|             a|        scalar|
|b          |   in|   32|     ap_none|             b|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

