// Seed: 2011454577
module module_0 (
    input tri0 id_0
);
  reg id_2, id_3;
  initial id_3.id_2 <= -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0  id_0,
    input  logic id_1,
    output logic id_2
);
  bit id_4;
  module_0 modCall_1 (id_0);
  always id_2 <= id_4;
  always id_2 = id_1;
  wire id_5, id_6;
endmodule
module module_2 (
    input  uwire id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  tri   id_3
);
  parameter id_5 = -1;
  assign id_1 = -1'b0;
  module_0 modCall_1 (id_3);
endmodule
