# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do decoder_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {decoder.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:21 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." decoder.vo 
# -- Compiling module decoder
# -- Compiling module hard_block
# 
# Top level modules:
# 	decoder
# End time: 15:10:22 on Nov 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/alu_decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:22 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/alu_decoder.v 
# -- Compiling module alu_decoder
# 
# Top level modules:
# 	alu_decoder
# End time: 15:10:22 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:22 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 15:10:22 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:22 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 15:10:22 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13 {C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:10:22 on Nov 26,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13" C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:10:22 on Nov 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:10:23 on Nov 26,2020
# Loading work.testbench
# Loading work.control_unit
# Loading work.decoder
# Loading work.alu_decoder
# ** Warning: (vsim-3015) C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/control_unit.v(10): [PCDPC] - Port size (6) does not match connection size (2) for port 'funct'. The port definition is at: C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/alu_decoder.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cu/ad File: C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/alu_decoder.v
# ** Warning: (vsim-3015) C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/control_unit.v(10): [PCDPC] - Port size (2) does not match connection size (6) for port 'ALUOp'. The port definition is at: C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/alu_decoder.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/cu/ad File: C:/Users/42072/OneDrive/Documents/Innopolis/ComputerArchitecture/Lab/Week13/alu_decoder.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x20 ALUControl = 010
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x22 ALUControl = 010
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x24 ALUControl = 010
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x25 ALUControl = 110
# opcode = 0x00 RegWrite = 1 RegDst = 1 ALUSrc = 0 Branch = 0 MemWrite = 0 MemtoReg = 0 funct = 0x2a ALUControl = 110
# opcode = 0x23 RegWrite = 1 RegDst = 0 ALUSrc = 1 Branch = 0 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = 110
# opcode = 0x2b RegWrite = 0 RegDst = 0 ALUSrc = 1 Branch = 0 MemWrite = 1 MemtoReg = 1 funct = 0x2a ALUControl = 110
# opcode = 0x04 RegWrite = 0 RegDst = 0 ALUSrc = 0 Branch = 1 MemWrite = 0 MemtoReg = 1 funct = 0x2a ALUControl = 110
# End time: 15:12:21 on Nov 26,2020, Elapsed time: 0:01:58
# Errors: 0, Warnings: 2
