// Seed: 185465989
module module_0 (
    output tri1  id_0
    , id_5,
    input  uwire id_1,
    input  wor   id_2,
    input  tri1  id_3
);
  tri  id_6 = 1 | 1;
  wire id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
    , id_15,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    output supply1 id_12,
    input wand id_13
);
  wire id_16;
  xnor (id_3, id_1, id_8, id_0, id_4, id_13, id_11, id_16, id_9, id_2, id_7, id_15);
  module_0(
      id_6, id_10, id_2, id_5
  );
endmodule
