
*** Running vivado
    with args -log Lab4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab4.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Lab4.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.762 ; gain = 0.000
Command: synth_design -top Lab4 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10136
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1004.762 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab4' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Lab4.v:11]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (1#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/1-InstructionFetchUnit/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/1-InstructionFetchUnit/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (2#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/1-InstructionFetchUnit/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v:39]
INFO: [Synth 8-3876] $readmem data file 'Instruction_memory.mem' is read successfully [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v:49]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/1-InstructionFetchUnit/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (4#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Register' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/IF_ID_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Register' (5#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/IF_ID_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft2' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft2' (6#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/ShiftLeft2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder32Bit' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Adder32Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder32Bit' (7#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Adder32Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Branch' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Branch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Branch' (8#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Branch.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit2To1' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/new/Mux1Bit2To1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit2To1' (9#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/new/Mux1Bit2To1.v:23]
INFO: [Synth 8-6157] synthesizing module 'Hazard' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/new/Hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Hazard' (10#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/new/Hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'JumpTarget' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/JumpTarget.v:23]
WARNING: [Synth 8-6090] variable 'jumpAddress' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/JumpTarget.v:32]
INFO: [Synth 8-6155] done synthesizing module 'JumpTarget' (11#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/JumpTarget.v:23]
INFO: [Synth 8-6157] synthesizing module 'Mux5Bit2To1' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux5Bit2To1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux5Bit2To1' (12#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux5Bit2To1.v:23]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (13#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/SignExtension/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'SignExtender5Bit' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/SignExtender5Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SignExtender5Bit' (14#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/SignExtender5Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (15#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/RegisterFile/RegisterFile.v:51]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:38]
WARNING: [Synth 8-567] referenced signal 'hazardStall' should be on the sensitivity list [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (16#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Register' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/ID_EX_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Register' (17#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/ID_EX_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v:29]
INFO: [Synth 8-226] default block is never used [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (18#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'ALUController' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/ALUController.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/ALUController.v:34]
INFO: [Synth 8-6155] done synthesizing module 'ALUController' (19#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/ALUController.v:23]
INFO: [Synth 8-6157] synthesizing module 'memSelector' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/memSelector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memSelector' (20#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/memSelector.v:23]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Register' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/EX_MEM_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Register' (21#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/EX_MEM_Register.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-3876] $readmem data file 'Data_memory.mem' is read successfully [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v:52]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (22#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/DataMemory/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Register' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/MEM_WB_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Register' (23#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/MEM_WB_Register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Lab4' (24#1) [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Lab4.v:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1004.762 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1004.762 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1004.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[0]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[1]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[2]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[3]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[4]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[5]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[6]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'en_out[7]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[6]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[5]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[4]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[3]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[2]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[1]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out7[0]'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/constrs_1/imports/5-Two4DigitDisplay/Two4DigitDisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1083.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1083.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1083.715 ; gain = 78.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1083.715 ; gain = 78.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1083.715 ; gain = 78.953
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/Mux32Bit2To1/Mux32Bit2To1.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/new/Mux1Bit2To1.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Mux5Bit2To1.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'RegWriteSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'BranchSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'MemToReg_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'jSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'jrSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'jalSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'shiftSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'storeMemSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'loadMemSrc_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/Controller.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/imports/DatapathComponents/ALU32Bit/ALU32Bit.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'outALU_reg' [C:/U of A/ECE 369/lab73/lab6/lab6.srcs/sources_1/imports/sources_1/new/ALUController.v:31]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 1083.715 ; gain = 78.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 48    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	 185 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 17    
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   6 Input    4 Bit        Muxes := 1     
	  17 Input    4 Bit        Muxes := 1     
	  24 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	  16 Input    2 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 45    
	  16 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	  24 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:01:27 . Memory (MB): peak = 1083.715 ; gain = 78.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|dataMem     | memory_reg | Implied   | 4 K x 32             | RAM256X1S x 512	 | 
+------------+------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:05 . Memory (MB): peak = 1099.938 ; gain = 95.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:09 . Memory (MB): peak = 1124.766 ; gain = 120.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|dataMem     | memory_reg | Implied   | 4 K x 32             | RAM256X1S x 512	 | 
+------------+------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:16 . Memory (MB): peak = 1151.793 ; gain = 147.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:21 ; elapsed = 00:02:29 . Memory (MB): peak = 1166.586 ; gain = 161.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:21 ; elapsed = 00:02:29 . Memory (MB): peak = 1166.586 ; gain = 161.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1166.586 ; gain = 161.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1166.586 ; gain = 161.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 1166.586 ; gain = 161.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 1166.586 ; gain = 161.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     3|
|2     |CARRY4    |    60|
|3     |DSP48E1   |     3|
|4     |LUT1      |     1|
|5     |LUT2      |   172|
|6     |LUT3      |    87|
|7     |LUT4      |    57|
|8     |LUT5      |   306|
|9     |LUT6      |  1271|
|10    |MUXF7     |   343|
|11    |MUXF8     |    30|
|12    |RAM256X1S |   512|
|13    |FDRE      |  1616|
|14    |LD        |    37|
|15    |LDC       |    17|
|16    |LDP       |     4|
|17    |IBUF      |     2|
|18    |OBUF      |   128|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:32 . Memory (MB): peak = 1166.586 ; gain = 161.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:02:22 . Memory (MB): peak = 1166.586 ; gain = 82.871
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 1166.586 ; gain = 161.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1166.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1006 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1166.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 570 instances were transformed.
  LD => LDCE: 37 instances
  LDC => LDCE: 17 instances
  LDP => LDPE: 4 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 512 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 54 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:27 . Memory (MB): peak = 1166.586 ; gain = 161.824
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/U of A/ECE 369/lab73/lab6/lab6.runs/synth_1/Lab4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab4_utilization_synth.rpt -pb Lab4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 10:06:59 2023...
