$date
	Sat Aug 15 23:52:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tbmux21 $end
$var wire 1 ! Ya $end
$var reg 1 " Da0 $end
$var reg 1 # Da1 $end
$var reg 1 $ Sa1 $end
$scope module dut $end
$var wire 1 " D0 $end
$var wire 1 # D1 $end
$var wire 1 $ S $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1#
#2
1!
0#
1"
#3
0!
1$
0"
0#
#4
1!
1#
#5
0!
0#
1"
#6
1!
1#
#100
