// SPDX-License-Identifier: (GPL-2.0+ OR X11)
/*
 * Copyright 2018 Icenowy Zheng <icenowy@aosc.io>
 */

/dts-v1/;
#include "suniv-f1c100s.dtsi"

#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Lichee Pi Nano";
	compatible = "licheepi,licheepi-nano", "allwinner,suniv-f1c100s";

	aliases {
		mmc0 = &mmc0;
		serial0 = &uart0;
		spi0 = &spi0;
		spi1 = &spi1;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	reg_vcc3v3: vcc3v3 {
		compatible = "regulator-fixed";
		regulator-name = "vcc3v3";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
	};
};

&mmc0 {
	broken-cd;
	bus-width = <4>;
	disable-wp;
	status = "okay";
	vmmc-supply = <&reg_vcc3v3>;
};

&spi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi0_pc_pins>;
	status = "okay";
	spi-max-frequency = <50000000>;

	spi-nand@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spi-nand";
		reg = <0>;
		spi-max-frequency = <50000000>;
	};
};

&spi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi1_pa_pins>;
	status = "okay";
	spi-max-frequency = <50000000>;

	ssd1327@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "solomon,ssd1327";
		buswidth = <8>;
		reg = <0>;
		spi-max-frequency = <12000000>;
		spi-cpol;
		spi-cpha;
		reset-gpios = <&pio 4 10 GPIO_ACTIVE_LOW>;
		dc-gpios = <&pio 4 9 GPIO_ACTIVE_HIGH>;
		debug = <1>;
	};

	st7567@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "sitronix,st7567";
		status = "disabled";
		buswidth = <8>;
		reg = <0>;
		spi-max-frequency = <1000000>;
		spi-cpol;
		spi-cpha;
		reset-gpios = <&pio 4 10 GPIO_ACTIVE_LOW>;
		dc-gpios = <&pio 4 9 GPIO_ACTIVE_HIGH>;
		debug = <1>;
	};
};

&otg_sram {
	status = "okay";
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_pe_pins>;
	status = "okay";
};

&usb_otg {
	dr_mode = "otg";
	status = "okay";
};

&usbphy {
	usb0_id_det-gpios = <&pio 4 2 GPIO_ACTIVE_HIGH>; /* PE2 */
	status = "okay";
};
