# =============================================================================
# OpenROAD place-and-route preparation — spi_flash_ctrl (sky130_fd_sc_hd)
# =============================================================================
# Run from the repository root after `make synth`:
#   openroad -exit pr_flow/openroad_pr.tcl
#
# Path / syntax validation without executing OpenROAD commands (tclsh OK):
#   OPENROAD_VALIDATE_ONLY=1 tclsh pr_flow/openroad_pr.tcl
#
# This script loads the Yosys-mapped netlist, applies the project SDC
# (constraints/spi_flash_ctrl.sdc, 50 MHz / 20 ns), and initializes the
# floorplan at 40% core utilization. Full place / route / GDSII is a later
# story step — do not invoke global_placement / detailed_route here.
#
# Requires PDK_ROOT → .../sky130A/libs.ref/sky130_fd_sc_hd/...
# =============================================================================

# Resolve repository root from this script's location (pr_flow/ → repo root).
set script_dir [file dirname [file normalize [info script]]]
set repo_root  [file dirname $script_dir]
cd $repo_root

# ---------------------------------------------------------------------------
# Path resolution checks (shared by validate-only and full OpenROAD runs)
# ---------------------------------------------------------------------------
if {![info exists ::env(PDK_ROOT)] || $::env(PDK_ROOT) eq ""} {
	error "PDK_ROOT is unset or empty; point it at the sky130 PDK root"
}

set PDK_ROOT $::env(PDK_ROOT)
set SKY130_SC_HD "$PDK_ROOT/sky130A/libs.ref/sky130_fd_sc_hd"

set sky130_tech_lef "$SKY130_SC_HD/techlef/sky130_fd_sc_hd__nom.tlef"
set sky130_cell_lef "$SKY130_SC_HD/lef/sky130_fd_sc_hd.lef"
set sky130_lib      "$SKY130_SC_HD/lib/sky130_fd_sc_hd__tt_025C_1v80.lib"

# Gate-level netlist from `make synth` (see openroad/init.tcl / Makefile).
set netlist "artifacts/spi_flash_ctrl_mapped.v"
set top     "spi_flash_ctrl"

# ONLY timing constraints file for this project (do not invent another .sdc).
set sdc_file "constraints/spi_flash_ctrl.sdc"

# ORFS / collateral companions that must stay in sync with this script.
set orfs_config "pr_flow/config.mk"
set init_tcl    "openroad/init.tcl"

foreach f [list $sky130_tech_lef $sky130_cell_lef $sky130_lib \
		$sdc_file $orfs_config $init_tcl] {
	if {![file isfile $f]} {
		error "required file not found: $f"
	}
}

# Netlist is produced by synth; validate-only may run before synth — warn then.
if {![file isfile $netlist]} {
	puts "WARNING: netlist not found yet: $netlist (run \`make synth\` before P&R)"
	if {![info exists ::env(OPENROAD_VALIDATE_ONLY)] || $::env(OPENROAD_VALIDATE_ONLY) eq ""} {
		error "required netlist not found: $netlist"
	}
} else {
	puts "openroad_pr: netlist OK — $netlist"
}

# Confirm SDC targets 50 MHz (period 20.0 ns) on port clk.
set sdc_fh [open $sdc_file r]
set sdc_txt [read $sdc_fh]
close $sdc_fh
if {![regexp {create_clock[^\n]*-period\s+20\.0\s+[^\n]*\[get_ports\s+clk\]} $sdc_txt]} {
	error "SDC $sdc_file must define create_clock -period 20.0 on \[get_ports clk\]"
}
puts "openroad_pr: SDC OK — $sdc_file (create_clock -period 20.0 on clk)"

# Confirm ORFS config.mk points at the same SDC and 40% utilization.
set cfg_fh [open $orfs_config r]
set cfg_txt [read $cfg_fh]
close $cfg_fh
if {![regexp {SDC_FILE\s*=\s*\./constraints/spi_flash_ctrl\.sdc} $cfg_txt]} {
	error "$orfs_config must set SDC_FILE = ./constraints/spi_flash_ctrl.sdc"
}
if {![regexp {CORE_UTILIZATION\s*=\s*40} $cfg_txt]} {
	error "$orfs_config must set CORE_UTILIZATION = 40"
}
puts "openroad_pr: ORFS config OK — $orfs_config (SDC + CORE_UTILIZATION=40)"

# ---------------------------------------------------------------------------
# Validate-only mode: path checks above are sufficient (no OpenROAD cmds).
# ---------------------------------------------------------------------------
if {[info exists ::env(OPENROAD_VALIDATE_ONLY)] && $::env(OPENROAD_VALIDATE_ONLY) ne ""} {
	puts "openroad_pr: OPENROAD_VALIDATE_ONLY — paths resolve; skipping load/floorplan"
	exit 0
}

# ---------------------------------------------------------------------------
# Load sky130 tech + liberty + linked netlist (shared init collateral)
# ---------------------------------------------------------------------------
source $init_tcl

# Timing constraints — 50 MHz system clock (period 20.0 ns).
read_sdc $sdc_file
puts "openroad_pr: read_sdc $sdc_file"

# ---------------------------------------------------------------------------
# Floorplan preparation @ 40% core utilization (project core_utilization=40)
#
# Synthesis chip area ≈ 18213.7 um^2 (sky130_fd_sc_hd tt_025C_1v80).
# At 40% utilization OpenROAD sizes the core to ≈ 45534 um^2
# (≈ 213 um × 213 um for aspect_ratio 1.0) plus CORE_MARGIN/core_space.
# ---------------------------------------------------------------------------
initialize_floorplan \
	-utilization 40 \
	-aspect_ratio 1.0 \
	-core_space 2.0

puts "openroad_pr: floorplan ready (utilization=40%, aspect=1.0, core_space=2.0)"
puts "openroad_pr: P&R preparation complete for '$top' — place/route/GDS is a later step"
