

================================================================
== Vivado HLS Report for 'peaks'
================================================================
* Date:           Mon May 08 22:12:57 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        peaks
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.10|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  113|  113|  114|  114|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memset_shift_buf  |    5|    5|         2|          -|          -|     3|    no    |
        |- Local_Maxima      |  105|  105|         7|          1|          1|   100|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     57|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     150|    496|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    148|
|Register         |        -|      -|     134|     73|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     284|    774|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT |
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |peaks_fcmp_32ns_32ns_1_4_U0  |peaks_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    |peaks_fcmp_32ns_32ns_1_4_U1  |peaks_fcmp_32ns_32ns_1_4  |        0|      0|  75|  248|
    +-----------------------------+--------------------------+---------+-------+----+-----+
    |Total                        |                          |        0|      0| 150|  496|
    +-----------------------------+--------------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_191_p2          |     +    |      0|  0|   7|           7|           1|
    |indvarinc_fu_157_p2  |     +    |      0|  0|   2|           2|           1|
    |ap_sig_bdd_57        |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_324_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_11_fu_308_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_15_fu_314_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_17_fu_318_p2     |    and   |      0|  0|   1|           1|           1|
    |tmp_9_fu_304_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_185_p2   |   icmp   |      0|  0|   3|           7|           6|
    |notlhs4_fu_251_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs8_fu_286_p2    |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_215_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs5_fu_257_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs9_fu_292_p2    |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_221_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_1_fu_173_p2      |   icmp   |      0|  0|   2|           2|           3|
    |ap_sig_bdd_77        |    or    |      0|  0|   1|           1|           1|
    |tmp_14_fu_298_p2     |    or    |      0|  0|   1|           1|           1|
    |tmp_2_fu_227_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_7_fu_263_p2      |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  57|         121|          30|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   1|          6|    1|          6|
    |ap_reg_ppiten_pp0_it1        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it2        |   1|          2|    1|          2|
    |ap_reg_ppiten_pp0_it6        |   1|          2|    1|          2|
    |invdar_reg_100               |   2|          2|    2|          4|
    |shift_buf_1_2_phi_fu_126_p4  |  32|          2|   32|         64|
    |shift_buf_1_2_reg_123        |  32|          2|   32|         64|
    |shift_buf_1_9_phi_fu_138_p4  |  32|          2|   32|         64|
    |shift_buf_1_9_reg_133        |  32|          2|   32|         64|
    |tmp_6_phi_fu_115_p4          |   7|          2|    7|         14|
    |tmp_6_reg_111                |   7|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 148|         26|  148|        300|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   5|   0|    5|          0|
    |ap_reg_ppiten_pp0_it0  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6  |   1|   0|    1|          0|
    |exitcond_reg_364       |   1|   0|    1|          0|
    |i_reg_368              |   7|   0|    7|          0|
    |indvarinc_reg_345      |   2|   0|    2|          0|
    |invdar_reg_100         |   2|   0|    2|          0|
    |or_cond_reg_406        |   1|   0|    1|          0|
    |shift_buf_1_2_reg_123  |  32|   0|   32|          0|
    |shift_buf_1_9_reg_133  |  32|   0|   32|          0|
    |tmp_11_reg_396         |   1|   0|    1|          0|
    |tmp_14_reg_391         |   1|   0|    1|          0|
    |tmp_17_reg_401         |   1|   0|    1|          0|
    |tmp_1_reg_350          |   1|   0|    1|          0|
    |tmp_20_reg_373         |  32|   0|   32|          0|
    |tmp_2_reg_380          |   1|   0|    1|          0|
    |tmp_6_reg_111          |   7|   0|    7|          0|
    |tmp_7_reg_385          |   1|   0|    1|          0|
    |exitcond_reg_364       |   0|   1|    1|          0|
    |shift_buf_1_9_reg_133  |   0|  32|   32|          0|
    |tmp_20_reg_373         |   0|  32|   32|          0|
    |tmp_2_reg_380          |   0|   1|    1|          0|
    |tmp_6_reg_111          |   0|   7|    7|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 134|  73|  207|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |     peaks    | return value |
|ap_done             | out |    1| ap_ctrl_hs |     peaks    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |     peaks    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |     peaks    | return value |
|samples_V_dout      |  in |   32|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_empty_n   |  in |    1|   ap_fifo  |   samples_V  |    pointer   |
|samples_V_read      | out |    1|   ap_fifo  |   samples_V  |    pointer   |
|amplitude_V_din     | out |   32|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_full_n  |  in |    1|   ap_fifo  |  amplitude_V |    pointer   |
|amplitude_V_write   | out |    1|   ap_fifo  |  amplitude_V |    pointer   |
|locations_V_din     | out |   32|   ap_fifo  |  locations_V |    pointer   |
|locations_V_full_n  |  in |    1|   ap_fifo  |  locations_V |    pointer   |
|locations_V_write   | out |    1|   ap_fifo  |  locations_V |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / (!tmp_1)
	4  / (tmp_1)
4 --> 
	5  / true
5 --> 
	11  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	4  / true
11 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: shift_buf [1/1] 0.00ns
:0  %shift_buf = alloca float

ST_1: shift_buf_1 [1/1] 0.00ns
:1  %shift_buf_1 = alloca float

ST_1: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %locations_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_6 [1/1] 0.00ns
:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %amplitude_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_7 [1/1] 0.00ns
:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %samples_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_17 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %samples_V), !map !7

ST_1: stg_18 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %amplitude_V), !map !11

ST_1: stg_19 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %locations_V), !map !15

ST_1: stg_20 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @peaks_str) nounwind

ST_1: stg_21 [1/1] 1.57ns
:9  br label %meminst


 <State 2>: 1.62ns
ST_2: invdar [1/1] 0.00ns
meminst:0  %invdar = phi i2 [ 0, %0 ], [ %indvarinc, %meminst15 ]

ST_2: indvarinc [1/1] 0.80ns
meminst:1  %indvarinc = add i2 %invdar, 1

ST_2: stg_24 [1/1] 1.62ns
meminst:2  switch i2 %invdar, label %meminst15 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]

ST_2: stg_25 [1/1] 0.00ns
branch1:0  store float 0.000000e+00, float* %shift_buf_1

ST_2: stg_26 [1/1] 0.00ns
branch1:1  br label %meminst15

ST_2: stg_27 [1/1] 0.00ns
branch0:0  store float 0.000000e+00, float* %shift_buf

ST_2: stg_28 [1/1] 0.00ns
branch0:1  br label %meminst15

ST_2: tmp_1 [1/1] 1.36ns
meminst15:2  %tmp_1 = icmp eq i2 %invdar, -2


 <State 3>: 1.57ns
ST_3: shift_buf_load [1/1] 0.00ns
meminst15:0  %shift_buf_load = load float* %shift_buf

ST_3: shift_buf_1_load [1/1] 0.00ns
meminst15:1  %shift_buf_1_load = load float* %shift_buf_1

ST_3: stg_32 [1/1] 0.00ns
meminst15:3  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memset_shift_buf_str)

ST_3: empty_8 [1/1] 0.00ns
meminst15:4  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: stg_34 [1/1] 1.57ns
meminst15:5  br i1 %tmp_1, label %.preheader, label %meminst


 <State 4>: 1.97ns
ST_4: tmp_6 [1/1] 0.00ns
.preheader:2  %tmp_6 = phi i7 [ %i, %._crit_edge ], [ 0, %meminst15 ]

ST_4: exitcond [1/1] 1.97ns
.preheader:3  %exitcond = icmp eq i7 %tmp_6, -28

ST_4: i [1/1] 1.72ns
.preheader:4  %i = add i7 %tmp_6, 1


 <State 5>: 3.76ns
ST_5: shift_buf_1_2 [1/1] 0.00ns
.preheader:0  %shift_buf_1_2 = phi float [ %shift_buf_1_9, %._crit_edge ], [ %shift_buf_1_load, %meminst15 ]

ST_5: shift_buf_1_9 [1/1] 0.00ns
.preheader:1  %shift_buf_1_9 = phi float [ %tmp_20, %._crit_edge ], [ %shift_buf_load, %meminst15 ]

ST_5: stg_40 [1/1] 0.00ns
.preheader:5  br i1 %exitcond, label %3, label %1

ST_5: tmp_20 [1/1] 1.00ns
:5  %tmp_20 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %samples_V)

ST_5: shift_buf_1_2_to_int [1/1] 0.00ns
:6  %shift_buf_1_2_to_int = bitcast float %shift_buf_1_2 to i32

ST_5: tmp_3 [1/1] 0.00ns
:7  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_1_2_to_int, i32 23, i32 30)

ST_5: tmp_4 [1/1] 0.00ns
:8  %tmp_4 = trunc i32 %shift_buf_1_2_to_int to i23

ST_5: notlhs [1/1] 2.00ns
:12  %notlhs = icmp ne i8 %tmp_3, -1

ST_5: notrhs [1/1] 2.39ns
:13  %notrhs = icmp eq i23 %tmp_4, 0

ST_5: tmp_2 [1/1] 1.37ns
:14  %tmp_2 = or i1 %notrhs, %notlhs

ST_5: tmp_10 [4/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_5: tmp_16 [4/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 6>: 2.73ns
ST_6: tmp_10 [3/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_6: tmp_16 [3/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 7>: 3.76ns
ST_7: shift_buf_1_to_int [1/1] 0.00ns
:9  %shift_buf_1_to_int = bitcast float %shift_buf_1_9 to i32

ST_7: tmp_8 [1/1] 0.00ns
:10  %tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_1_to_int, i32 23, i32 30)

ST_7: tmp_5 [1/1] 0.00ns
:11  %tmp_5 = trunc i32 %shift_buf_1_to_int to i23

ST_7: notlhs4 [1/1] 2.00ns
:15  %notlhs4 = icmp ne i8 %tmp_8, -1

ST_7: notrhs5 [1/1] 2.39ns
:16  %notrhs5 = icmp eq i23 %tmp_5, 0

ST_7: tmp_7 [1/1] 1.37ns
:17  %tmp_7 = or i1 %notrhs5, %notlhs4

ST_7: tmp_10 [2/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_7: shift_buf_0_to_int [1/1] 0.00ns
:21  %shift_buf_0_to_int = bitcast float %tmp_20 to i32

ST_7: tmp_12 [1/1] 0.00ns
:22  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %shift_buf_0_to_int, i32 23, i32 30)

ST_7: tmp_13 [1/1] 0.00ns
:23  %tmp_13 = trunc i32 %shift_buf_0_to_int to i23

ST_7: notlhs8 [1/1] 2.00ns
:24  %notlhs8 = icmp ne i8 %tmp_12, -1

ST_7: notrhs9 [1/1] 2.39ns
:25  %notrhs9 = icmp eq i23 %tmp_13, 0

ST_7: tmp_14 [1/1] 1.37ns
:26  %tmp_14 = or i1 %notrhs9, %notlhs8

ST_7: tmp_16 [2/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20


 <State 8>: 4.10ns
ST_8: tmp_9 [1/1] 1.37ns
:18  %tmp_9 = and i1 %tmp_2, %tmp_7

ST_8: tmp_10 [1/4] 2.73ns
:19  %tmp_10 = fcmp olt float %shift_buf_1_2, %shift_buf_1_9

ST_8: tmp_11 [1/1] 1.37ns
:20  %tmp_11 = and i1 %tmp_9, %tmp_10

ST_8: tmp_15 [1/1] 1.37ns
:27  %tmp_15 = and i1 %tmp_7, %tmp_14

ST_8: tmp_16 [1/4] 2.73ns
:28  %tmp_16 = fcmp ogt float %shift_buf_1_9, %tmp_20

ST_8: tmp_17 [1/1] 1.37ns
:29  %tmp_17 = and i1 %tmp_15, %tmp_16


 <State 9>: 1.37ns
ST_9: or_cond [1/1] 1.37ns
:30  %or_cond = and i1 %tmp_11, %tmp_17

ST_9: stg_73 [1/1] 0.00ns
:31  br i1 %or_cond, label %2, label %._crit_edge


 <State 10>: 1.00ns
ST_10: tmp_18 [1/1] 0.00ns
:0  %tmp_18 = zext i7 %tmp_6 to i32

ST_10: empty_10 [1/1] 0.00ns
:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)

ST_10: stg_76 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind

ST_10: tmp [1/1] 0.00ns
:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2)

ST_10: stg_78 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: stg_79 [1/1] 1.00ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %locations_V, i32 %tmp_18)

ST_10: stg_80 [1/1] 1.00ns
:1  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %amplitude_V, float %shift_buf_1_9)

ST_10: stg_81 [1/1] 0.00ns
:2  br label %._crit_edge

ST_10: empty_11 [1/1] 0.00ns
._crit_edge:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp)

ST_10: stg_83 [1/1] 0.00ns
._crit_edge:1  br label %.preheader


 <State 11>: 0.00ns
ST_11: stg_84 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ samples_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x2583b699cb0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ amplitude_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x2583b69a880; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ locations_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x2583b698bd0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_buf            (alloca           ) [ 001100000000]
shift_buf_1          (alloca           ) [ 001100000000]
empty                (specinterface    ) [ 000000000000]
empty_6              (specinterface    ) [ 000000000000]
empty_7              (specinterface    ) [ 000000000000]
stg_17               (specbitsmap      ) [ 000000000000]
stg_18               (specbitsmap      ) [ 000000000000]
stg_19               (specbitsmap      ) [ 000000000000]
stg_20               (spectopmodule    ) [ 000000000000]
stg_21               (br               ) [ 011100000000]
invdar               (phi              ) [ 001100000000]
indvarinc            (add              ) [ 011100000000]
stg_24               (switch           ) [ 000000000000]
stg_25               (store            ) [ 000000000000]
stg_26               (br               ) [ 000000000000]
stg_27               (store            ) [ 000000000000]
stg_28               (br               ) [ 000000000000]
tmp_1                (icmp             ) [ 000111111110]
shift_buf_load       (load             ) [ 001111111110]
shift_buf_1_load     (load             ) [ 001111111110]
stg_32               (specloopname     ) [ 000000000000]
empty_8              (speclooptripcount) [ 000000000000]
stg_34               (br               ) [ 011111111110]
tmp_6                (phi              ) [ 000011111110]
exitcond             (icmp             ) [ 000011111110]
i                    (add              ) [ 000111111110]
shift_buf_1_2        (phi              ) [ 000011111000]
shift_buf_1_9        (phi              ) [ 001111111110]
stg_40               (br               ) [ 000000000000]
tmp_20               (read             ) [ 000111111110]
shift_buf_1_2_to_int (bitcast          ) [ 000000000000]
tmp_3                (partselect       ) [ 000000000000]
tmp_4                (trunc            ) [ 000000000000]
notlhs               (icmp             ) [ 000000000000]
notrhs               (icmp             ) [ 000000000000]
tmp_2                (or               ) [ 000010111000]
shift_buf_1_to_int   (bitcast          ) [ 000000000000]
tmp_8                (partselect       ) [ 000000000000]
tmp_5                (trunc            ) [ 000000000000]
notlhs4              (icmp             ) [ 000000000000]
notrhs5              (icmp             ) [ 000000000000]
tmp_7                (or               ) [ 000010001000]
shift_buf_0_to_int   (bitcast          ) [ 000000000000]
tmp_12               (partselect       ) [ 000000000000]
tmp_13               (trunc            ) [ 000000000000]
notlhs8              (icmp             ) [ 000000000000]
notrhs9              (icmp             ) [ 000000000000]
tmp_14               (or               ) [ 000010001000]
tmp_9                (and              ) [ 000000000000]
tmp_10               (fcmp             ) [ 000000000000]
tmp_11               (and              ) [ 000010000100]
tmp_15               (and              ) [ 000000000000]
tmp_16               (fcmp             ) [ 000000000000]
tmp_17               (and              ) [ 000010000100]
or_cond              (and              ) [ 000010000010]
stg_73               (br               ) [ 000000000000]
tmp_18               (zext             ) [ 000000000000]
empty_10             (speclooptripcount) [ 000000000000]
stg_76               (specloopname     ) [ 000000000000]
tmp                  (specregionbegin  ) [ 000000000000]
stg_78               (specpipeline     ) [ 000000000000]
stg_79               (write            ) [ 000000000000]
stg_80               (write            ) [ 000000000000]
stg_81               (br               ) [ 000000000000]
empty_11             (specregionend    ) [ 000000000000]
stg_83               (br               ) [ 000111111110]
stg_84               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="samples_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="samples_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="amplitude_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="amplitude_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="locations_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locations_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="peaks_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_shift_buf_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="shift_buf_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_buf/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="shift_buf_1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="shift_buf_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_20_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_79_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="7" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_79/10 "/>
</bind>
</comp>

<comp id="93" class="1004" name="stg_80_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="32" slack="5"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_80/10 "/>
</bind>
</comp>

<comp id="100" class="1005" name="invdar_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="1"/>
<pin id="102" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="invdar (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="invdar_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="invdar/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="tmp_6_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="1"/>
<pin id="113" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_6_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="1" slack="1"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="123" class="1005" name="shift_buf_1_2_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_buf_1_2 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="shift_buf_1_2_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="32" slack="2"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_buf_1_2/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="shift_buf_1_9_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="shift_buf_1_9 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="shift_buf_1_9_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="32" slack="2"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_buf_1_9/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvarinc_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvarinc/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="stg_25_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_25/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="stg_27_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="shift_buf_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="2"/>
<pin id="181" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_buf_load/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="shift_buf_1_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="2"/>
<pin id="184" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_buf_1_load/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="exitcond_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shift_buf_1_2_to_int_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="shift_buf_1_2_to_int/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_3_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="0" index="3" bw="6" slack="0"/>
<pin id="206" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_4_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="notlhs_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="notrhs_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="23" slack="0"/>
<pin id="223" dir="0" index="1" bw="23" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shift_buf_1_to_int_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="2"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="shift_buf_1_to_int/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_8_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="0" index="3" bw="6" slack="0"/>
<pin id="242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="notlhs4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="8" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs4/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="notrhs5_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="23" slack="0"/>
<pin id="259" dir="0" index="1" bw="23" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs5/7 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="269" class="1004" name="shift_buf_0_to_int_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="2"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="shift_buf_0_to_int/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_12_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="6" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_13_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="286" class="1004" name="notlhs8_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs8/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="notrhs9_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="23" slack="0"/>
<pin id="294" dir="0" index="1" bw="23" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs9/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_14_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_9_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="3"/>
<pin id="306" dir="0" index="1" bw="1" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_11_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_15_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="0" index="1" bw="1" slack="1"/>
<pin id="317" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_17_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_cond_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="1" slack="1"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/9 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_18_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="6"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/10 "/>
</bind>
</comp>

<comp id="333" class="1005" name="shift_buf_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_buf "/>
</bind>
</comp>

<comp id="339" class="1005" name="shift_buf_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_buf_1 "/>
</bind>
</comp>

<comp id="345" class="1005" name="indvarinc_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvarinc "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="shift_buf_load_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2"/>
<pin id="356" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_buf_load "/>
</bind>
</comp>

<comp id="359" class="1005" name="shift_buf_1_load_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2"/>
<pin id="361" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="shift_buf_1_load "/>
</bind>
</comp>

<comp id="364" class="1005" name="exitcond_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="368" class="1005" name="i_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="373" class="1005" name="tmp_20_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_2_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="3"/>
<pin id="382" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_7_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="1"/>
<pin id="387" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_14_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_11_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_17_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="406" class="1005" name="or_cond_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="44" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="68" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="132"><net_src comp="126" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="136"><net_src comp="133" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="144"><net_src comp="138" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="149"><net_src comp="126" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="138" pin="4"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="138" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="80" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="104" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="104" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="189"><net_src comp="115" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="115" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="126" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="46" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="214"><net_src comp="197" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="201" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="52" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="211" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="215" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="133" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="233" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="233" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="237" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="52" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="247" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="251" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="48" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="285"><net_src comp="269" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="290"><net_src comp="272" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="282" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="292" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="286" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="312"><net_src comp="304" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="145" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="322"><net_src comp="314" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="151" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="111" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="336"><net_src comp="72" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="342"><net_src comp="76" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="348"><net_src comp="157" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="353"><net_src comp="173" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="179" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="362"><net_src comp="182" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="367"><net_src comp="185" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="191" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="376"><net_src comp="80" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="383"><net_src comp="227" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="388"><net_src comp="263" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="394"><net_src comp="298" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="399"><net_src comp="308" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="404"><net_src comp="318" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="409"><net_src comp="324" pin="2"/><net_sink comp="406" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: amplitude_V | {10 }
	Port: locations_V | {10 }
  - Chain level:
	State 1
	State 2
		indvarinc : 1
		stg_24 : 1
		tmp_1 : 1
	State 3
	State 4
		exitcond : 1
		i : 1
	State 5
		shift_buf_1_2_to_int : 1
		tmp_3 : 2
		tmp_4 : 2
		notlhs : 3
		notrhs : 3
		tmp_2 : 4
		tmp_10 : 1
	State 6
	State 7
		tmp_8 : 1
		tmp_5 : 1
		notlhs4 : 2
		notrhs5 : 2
		tmp_7 : 3
		tmp_12 : 1
		tmp_13 : 1
		notlhs8 : 2
		notrhs9 : 2
		tmp_14 : 3
	State 8
		tmp_11 : 1
		tmp_17 : 1
	State 9
	State 10
		stg_79 : 1
		empty_11 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |     grp_fu_145     |    0    |    75   |   248   |
|          |     grp_fu_151     |    0    |    75   |   248   |
|----------|--------------------|---------|---------|---------|
|          |    tmp_1_fu_173    |    0    |    0    |    1    |
|          |   exitcond_fu_185  |    0    |    0    |    3    |
|          |    notlhs_fu_215   |    0    |    0    |    3    |
|   icmp   |    notrhs_fu_221   |    0    |    0    |    8    |
|          |   notlhs4_fu_251   |    0    |    0    |    3    |
|          |   notrhs5_fu_257   |    0    |    0    |    8    |
|          |   notlhs8_fu_286   |    0    |    0    |    3    |
|          |   notrhs9_fu_292   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    add   |  indvarinc_fu_157  |    0    |    0    |    2    |
|          |      i_fu_191      |    0    |    0    |    7    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_9_fu_304    |    0    |    0    |    1    |
|          |    tmp_11_fu_308   |    0    |    0    |    1    |
|    and   |    tmp_15_fu_314   |    0    |    0    |    1    |
|          |    tmp_17_fu_318   |    0    |    0    |    1    |
|          |   or_cond_fu_324   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_2_fu_227    |    0    |    0    |    1    |
|    or    |    tmp_7_fu_263    |    0    |    0    |    1    |
|          |    tmp_14_fu_298   |    0    |    0    |    1    |
|----------|--------------------|---------|---------|---------|
|   read   |  tmp_20_read_fu_80 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   write  | stg_79_write_fu_86 |    0    |    0    |    0    |
|          | stg_80_write_fu_93 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_3_fu_201    |    0    |    0    |    0    |
|partselect|    tmp_8_fu_237    |    0    |    0    |    0    |
|          |    tmp_12_fu_272   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_4_fu_211    |    0    |    0    |    0    |
|   trunc  |    tmp_5_fu_247    |    0    |    0    |    0    |
|          |    tmp_13_fu_282   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |    tmp_18_fu_328   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |   150   |   550   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    exitcond_reg_364    |    1   |
|        i_reg_368       |    7   |
|    indvarinc_reg_345   |    2   |
|     invdar_reg_100     |    2   |
|     or_cond_reg_406    |    1   |
|  shift_buf_1_2_reg_123 |   32   |
|  shift_buf_1_9_reg_133 |   32   |
|shift_buf_1_load_reg_359|   32   |
|   shift_buf_1_reg_339  |   32   |
| shift_buf_load_reg_354 |   32   |
|    shift_buf_reg_333   |   32   |
|     tmp_11_reg_396     |    1   |
|     tmp_14_reg_391     |    1   |
|     tmp_17_reg_401     |    1   |
|      tmp_1_reg_350     |    1   |
|     tmp_20_reg_373     |   32   |
|      tmp_2_reg_380     |    1   |
|      tmp_6_reg_111     |    7   |
|      tmp_7_reg_385     |    1   |
+------------------------+--------+
|          Total         |   250  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| tmp_6_reg_111 |  p0  |   2  |   7  |   14   ||    7    |
|   grp_fu_151  |  p1  |   2  |  32  |   64   ||    32   |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   78   ||  3.142  ||    39   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   150  |   550  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   39   |
|  Register |    -   |    -   |   250  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   400  |   589  |
+-----------+--------+--------+--------+--------+
