{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616101335389 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616101335390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 18:02:15 2021 " "Processing started: Thu Mar 18 18:02:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616101335390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616101335390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616101335390 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616101336044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projetofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProjetoFinal-rtl " "Found design unit 1: ProjetoFinal-rtl" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616101336765 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProjetoFinal " "Found entity 1: ProjetoFinal" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616101336765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616101336765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_projetofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_projetofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ProjetoFinal-behavior " "Found design unit 1: tb_ProjetoFinal-behavior" {  } { { "tb_ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/tb_ProjetoFinal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616101336773 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ProjetoFinal " "Found entity 1: tb_ProjetoFinal" {  } { { "tb_ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/tb_ProjetoFinal.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1616101336773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1616101336773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProjetoFinal " "Elaborating entity \"ProjetoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1616101336848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outros ProjetoFinal.vhd(48) " "Verilog HDL or VHDL warning at ProjetoFinal.vhd(48): object \"outros\" assigned a value but never read" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1616101336852 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco_produtos ProjetoFinal.vhd(121) " "VHDL Process Statement warning at ProjetoFinal.vhd(121): signal \"preco_produtos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336854 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Produto ProjetoFinal.vhd(121) " "VHDL Process Statement warning at ProjetoFinal.vhd(121): signal \"Produto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336855 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco ProjetoFinal.vhd(125) " "VHDL Process Statement warning at ProjetoFinal.vhd(125): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336855 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(131) " "VHDL Process Statement warning at ProjetoFinal.vhd(131): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336855 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(132) " "VHDL Process Statement warning at ProjetoFinal.vhd(132): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336855 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco ProjetoFinal.vhd(132) " "VHDL Process Statement warning at ProjetoFinal.vhd(132): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336855 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(134) " "VHDL Process Statement warning at ProjetoFinal.vhd(134): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336856 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Money_in ProjetoFinal.vhd(134) " "VHDL Process Statement warning at ProjetoFinal.vhd(134): signal \"Money_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336856 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(142) " "VHDL Process Statement warning at ProjetoFinal.vhd(142): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336856 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "preco ProjetoFinal.vhd(142) " "VHDL Process Statement warning at ProjetoFinal.vhd(142): signal \"preco\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336856 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma ProjetoFinal.vhd(146) " "VHDL Process Statement warning at ProjetoFinal.vhd(146): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336857 "|ProjetoFinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Produto ProjetoFinal.vhd(149) " "VHDL Process Statement warning at ProjetoFinal.vhd(149): signal \"Produto\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1616101336857 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preco ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"preco\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101336858 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "naopago ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"naopago\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101336858 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Valor_cartao ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"Valor_cartao\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101336858 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "somatorio ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"somatorio\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101336858 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "soma ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"soma\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101336859 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Money_out ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"Money_out\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101336859 "|ProjetoFinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_dispenser ProjetoFinal.vhd(115) " "VHDL Process Statement warning at ProjetoFinal.vhd(115): inferring latch(es) for signal or variable \"saida_dispenser\", which holds its previous value in one or more paths through the process" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1616101336859 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336861 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336861 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336861 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336861 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336862 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[5\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[5\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336862 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[6\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[6\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336862 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[7\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[7\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336862 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[8\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[8\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336862 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[9\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[9\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336862 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[10\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[10\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336863 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[11\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[11\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336863 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[12\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[12\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336863 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[13\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[13\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336863 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[14\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[14\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336864 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[15\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[15\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336864 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[16\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[16\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336864 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[17\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[17\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336865 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[18\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[18\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336865 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[19\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[19\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336865 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[20\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[20\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336865 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[21\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[21\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336866 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[22\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[22\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336866 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[23\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[23\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336866 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[24\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[24\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336866 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[25\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[25\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336866 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[26\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[26\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336867 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[27\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[27\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336867 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[28\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[28\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336867 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[29\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[29\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336867 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[30\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[30\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336867 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_dispenser\[31\] ProjetoFinal.vhd(115) " "Inferred latch for \"saida_dispenser\[31\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336867 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336867 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336868 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336868 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336868 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Money_out\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"Money_out\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336868 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336868 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336868 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336869 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336869 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "soma\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"soma\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336869 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336869 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336869 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336869 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336869 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "somatorio\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"somatorio\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336870 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336870 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336870 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336870 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336870 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Valor_cartao\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"Valor_cartao\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336871 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "naopago ProjetoFinal.vhd(115) " "Inferred latch for \"naopago\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336871 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[0\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[0\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336871 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[1\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[1\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336871 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[2\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[2\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336871 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[3\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[3\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336871 "|ProjetoFinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preco\[4\] ProjetoFinal.vhd(115) " "Inferred latch for \"preco\[4\]\" at ProjetoFinal.vhd(115)" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1616101336871 "|ProjetoFinal"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1616101338115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1616101338115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "230 " "Implemented 230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1616101338301 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1616101338301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1616101338301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1616101338301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616101338384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 18:02:18 2021 " "Processing ended: Thu Mar 18 18:02:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616101338384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616101338384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616101338384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616101338384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1616101339809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616101339810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 18:02:19 2021 " "Processing started: Thu Mar 18 18:02:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616101339810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616101339810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616101339810 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616101339956 ""}
{ "Info" "0" "" "Project  = ProjetoFinal" {  } {  } 0 0 "Project  = ProjetoFinal" 0 0 "Fitter" 0 0 1616101339957 ""}
{ "Info" "0" "" "Revision = ProjetoFinal" {  } {  } 0 0 "Revision = ProjetoFinal" 0 0 "Fitter" 0 0 1616101339958 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1616101340099 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjetoFinal EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"ProjetoFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616101340112 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616101340161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616101340161 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616101340288 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616101340306 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1616101341132 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1616101341132 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616101341132 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616101341134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616101341134 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1616101341134 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616101341134 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "90 90 " "No exact pin location assignment(s) for 90 pins of 90 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_cartao\[0\] " "Pin Valor_cartao\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_cartao[0] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_cartao[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_cartao\[1\] " "Pin Valor_cartao\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_cartao[1] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_cartao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_cartao\[2\] " "Pin Valor_cartao\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_cartao[2] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_cartao[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_cartao\[3\] " "Pin Valor_cartao\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_cartao[3] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_cartao[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Valor_cartao\[4\] " "Pin Valor_cartao\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Valor_cartao[4] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Valor_cartao[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_out\[0\] " "Pin Money_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_out[0] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_out\[1\] " "Pin Money_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_out[1] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_out\[2\] " "Pin Money_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_out[2] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_out\[3\] " "Pin Money_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_out[3] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_out\[4\] " "Pin Money_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_out[4] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[0\] " "Pin saida_dispenser\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[0] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[1\] " "Pin saida_dispenser\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[1] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[2\] " "Pin saida_dispenser\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[2] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[3\] " "Pin saida_dispenser\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[3] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[4\] " "Pin saida_dispenser\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[4] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[5\] " "Pin saida_dispenser\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[5] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[6\] " "Pin saida_dispenser\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[6] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[7\] " "Pin saida_dispenser\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[7] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[8\] " "Pin saida_dispenser\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[8] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[9\] " "Pin saida_dispenser\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[9] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[10\] " "Pin saida_dispenser\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[10] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[11\] " "Pin saida_dispenser\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[11] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[12\] " "Pin saida_dispenser\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[12] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[13\] " "Pin saida_dispenser\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[13] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[14\] " "Pin saida_dispenser\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[14] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[15\] " "Pin saida_dispenser\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[15] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[16\] " "Pin saida_dispenser\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[16] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[17\] " "Pin saida_dispenser\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[17] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[18\] " "Pin saida_dispenser\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[18] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[19\] " "Pin saida_dispenser\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[19] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[20\] " "Pin saida_dispenser\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[20] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[21\] " "Pin saida_dispenser\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[21] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[22\] " "Pin saida_dispenser\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[22] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[23\] " "Pin saida_dispenser\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[23] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[24\] " "Pin saida_dispenser\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[24] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[25\] " "Pin saida_dispenser\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[25] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[26\] " "Pin saida_dispenser\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[26] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[27\] " "Pin saida_dispenser\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[27] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[28\] " "Pin saida_dispenser\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[28] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[29\] " "Pin saida_dispenser\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[29] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[30\] " "Pin saida_dispenser\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[30] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "saida_dispenser\[31\] " "Pin saida_dispenser\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { saida_dispenser[31] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { saida_dispenser[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "somatorio\[0\] " "Pin somatorio\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { somatorio[0] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { somatorio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "somatorio\[1\] " "Pin somatorio\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { somatorio[1] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { somatorio[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "somatorio\[2\] " "Pin somatorio\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { somatorio[2] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { somatorio[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "somatorio\[3\] " "Pin somatorio\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { somatorio[3] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { somatorio[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "somatorio\[4\] " "Pin somatorio\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { somatorio[4] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { somatorio[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[0\] " "Pin Produto\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[0] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[1\] " "Pin Produto\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[1] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[2\] " "Pin Produto\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[2] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[3\] " "Pin Produto\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[3] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[4\] " "Pin Produto\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[4] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[5\] " "Pin Produto\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[5] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[6\] " "Pin Produto\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[6] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[7\] " "Pin Produto\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[7] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[8\] " "Pin Produto\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[8] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[9\] " "Pin Produto\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[9] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[10\] " "Pin Produto\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[10] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[11\] " "Pin Produto\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[11] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[12\] " "Pin Produto\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[12] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[13\] " "Pin Produto\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[13] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[14\] " "Pin Produto\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[14] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[15\] " "Pin Produto\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[15] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[16\] " "Pin Produto\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[16] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[17\] " "Pin Produto\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[17] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[18\] " "Pin Produto\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[18] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[19\] " "Pin Produto\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[19] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[20\] " "Pin Produto\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[20] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[21\] " "Pin Produto\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[21] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[22\] " "Pin Produto\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[22] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[23\] " "Pin Produto\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[23] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[24\] " "Pin Produto\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[24] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[25\] " "Pin Produto\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[25] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[26\] " "Pin Produto\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[26] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[27\] " "Pin Produto\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[27] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[28\] " "Pin Produto\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[28] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[29\] " "Pin Produto\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[29] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[30\] " "Pin Produto\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[30] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Produto\[31\] " "Pin Produto\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Produto[31] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Produto[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botao_cartao " "Pin botao_cartao not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botao_cartao } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botao_cartao } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_in\[0\] " "Pin Money_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_in[0] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cancel " "Pin cancel not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { cancel } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cancel } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Pagamento_cartao " "Pin Pagamento_cartao not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Pagamento_cartao } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Pagamento_cartao } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botao_dinheiro " "Pin botao_dinheiro not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { botao_dinheiro } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { botao_dinheiro } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_in\[1\] " "Pin Money_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_in[1] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_in\[2\] " "Pin Money_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_in[2] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_in\[3\] " "Pin Money_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_in[3] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Money_in\[4\] " "Pin Money_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Money_in[4] } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Money_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1616101341291 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1616101341291 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1616101341447 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoFinal.sdc " "Synopsys Design Constraints File file not found: 'ProjetoFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616101341448 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616101341448 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616101341453 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616101341482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.StandBy " "Destination node state.StandBy" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.StandBy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.Dinheiro " "Destination node state.Dinheiro" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.Dinheiro } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.Troco " "Destination node state.Troco" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.Troco } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.Dispenser " "Destination node state.Dispenser" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.Dispenser } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1616101341482 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616101341482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr9  " "Automatically promoted node WideOr9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616101341483 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616101341483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soma\[0\]~0  " "Automatically promoted node soma\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616101341483 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { soma[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616101341483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.Cartao  " "Automatically promoted node state.Cartao " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr8~0 " "Destination node WideOr8~0" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector11~0 " "Destination node Selector11~0" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector11~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector5~0 " "Destination node Selector5~0" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1616101341484 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.Cartao } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616101341484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.SomaDinheiro  " "Automatically promoted node state.SomaDinheiro " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr8 " "Destination node WideOr8" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "WideOr9 " "Destination node WideOr9" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soma\[0\]~0 " "Destination node soma\[0\]~0" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 115 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { soma[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector8~0 " "Destination node Selector8~0" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 63 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector47~0 " "Destination node Selector47~0" {  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector47~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 316 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1616101341484 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1616101341484 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 43 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state.SomaDinheiro } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616101341484 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr8  " "Automatically promoted node WideOr8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616101341485 ""}  } { { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 118 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616101341485 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node reset (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1616101341485 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "ProjetoFinal.vhd" "" { Text "C:/altera/Trabalhos/Projeto Final/ProjetoFinal.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616101341485 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616101341589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616101341590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616101341590 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616101341595 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616101341597 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616101341598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616101341598 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616101341598 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616101341598 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1616101341599 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616101341599 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "88 unused 3.3V 41 47 0 " "Number of I/O pins in group: 88 (unused VREF, 3.3V VCCIO, 41 input, 47 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1616101341601 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1616101341601 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1616101341601 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616101341603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616101341603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616101341603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616101341603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616101341603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616101341603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616101341603 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1616101341603 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1616101341603 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1616101341603 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616101341660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616101344256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616101344420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616101344433 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616101345770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616101345770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616101345862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "C:/altera/Trabalhos/Projeto Final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1616101347748 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616101347748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616101348534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1616101348538 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616101348538 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.02 " "Total time spent on timing analysis during the Fitter is 1.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1616101348552 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616101348555 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "47 " "Found 47 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_cartao\[0\] 0 " "Pin \"Valor_cartao\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_cartao\[1\] 0 " "Pin \"Valor_cartao\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_cartao\[2\] 0 " "Pin \"Valor_cartao\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_cartao\[3\] 0 " "Pin \"Valor_cartao\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Valor_cartao\[4\] 0 " "Pin \"Valor_cartao\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Money_out\[0\] 0 " "Pin \"Money_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Money_out\[1\] 0 " "Pin \"Money_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Money_out\[2\] 0 " "Pin \"Money_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Money_out\[3\] 0 " "Pin \"Money_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Money_out\[4\] 0 " "Pin \"Money_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[0\] 0 " "Pin \"saida_dispenser\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[1\] 0 " "Pin \"saida_dispenser\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[2\] 0 " "Pin \"saida_dispenser\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[3\] 0 " "Pin \"saida_dispenser\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[4\] 0 " "Pin \"saida_dispenser\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[5\] 0 " "Pin \"saida_dispenser\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[6\] 0 " "Pin \"saida_dispenser\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[7\] 0 " "Pin \"saida_dispenser\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[8\] 0 " "Pin \"saida_dispenser\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[9\] 0 " "Pin \"saida_dispenser\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[10\] 0 " "Pin \"saida_dispenser\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[11\] 0 " "Pin \"saida_dispenser\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[12\] 0 " "Pin \"saida_dispenser\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[13\] 0 " "Pin \"saida_dispenser\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[14\] 0 " "Pin \"saida_dispenser\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[15\] 0 " "Pin \"saida_dispenser\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[16\] 0 " "Pin \"saida_dispenser\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[17\] 0 " "Pin \"saida_dispenser\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[18\] 0 " "Pin \"saida_dispenser\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[19\] 0 " "Pin \"saida_dispenser\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[20\] 0 " "Pin \"saida_dispenser\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[21\] 0 " "Pin \"saida_dispenser\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[22\] 0 " "Pin \"saida_dispenser\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[23\] 0 " "Pin \"saida_dispenser\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[24\] 0 " "Pin \"saida_dispenser\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[25\] 0 " "Pin \"saida_dispenser\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[26\] 0 " "Pin \"saida_dispenser\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[27\] 0 " "Pin \"saida_dispenser\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[28\] 0 " "Pin \"saida_dispenser\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[29\] 0 " "Pin \"saida_dispenser\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[30\] 0 " "Pin \"saida_dispenser\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "saida_dispenser\[31\] 0 " "Pin \"saida_dispenser\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "somatorio\[0\] 0 " "Pin \"somatorio\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "somatorio\[1\] 0 " "Pin \"somatorio\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "somatorio\[2\] 0 " "Pin \"somatorio\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "somatorio\[3\] 0 " "Pin \"somatorio\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "somatorio\[4\] 0 " "Pin \"somatorio\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1616101348562 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1616101348562 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616101348764 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616101348790 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616101348982 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616101349383 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1616101349544 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/Trabalhos/Projeto Final/output_files/ProjetoFinal.fit.smsg " "Generated suppressed messages file C:/altera/Trabalhos/Projeto Final/output_files/ProjetoFinal.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616101349720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616101350140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 18:02:30 2021 " "Processing ended: Thu Mar 18 18:02:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616101350140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616101350140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616101350140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616101350140 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616101351378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616101351379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 18:02:31 2021 " "Processing started: Thu Mar 18 18:02:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616101351379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616101351379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjetoFinal -c ProjetoFinal " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616101351379 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616101353609 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616101353813 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616101354785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 18:02:34 2021 " "Processing ended: Thu Mar 18 18:02:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616101354785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616101354785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616101354785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616101354785 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616101355452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616101356378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1616101356379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 18:02:35 2021 " "Processing started: Thu Mar 18 18:02:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1616101356379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1616101356379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjetoFinal -c ProjetoFinal " "Command: quartus_sta ProjetoFinal -c ProjetoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1616101356379 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1616101356542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1616101356850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1616101356909 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1616101356909 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "58 " "TimeQuest Timing Analyzer is analyzing 58 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1616101357054 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjetoFinal.sdc " "Synopsys Design Constraints File file not found: 'ProjetoFinal.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1616101357097 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1616101357098 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.TipoPagamento state.TipoPagamento " "create_clock -period 1.000 -name state.TipoPagamento state.TipoPagamento" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357100 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.Cancelar state.Cancelar " "create_clock -period 1.000 -name state.Cancelar state.Cancelar" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357100 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357100 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name preco\[0\] preco\[0\] " "create_clock -period 1.000 -name preco\[0\] preco\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357100 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.Cartao state.Cartao " "create_clock -period 1.000 -name state.Cartao state.Cartao" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357100 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name state.SomaDinheiro state.SomaDinheiro " "create_clock -period 1.000 -name state.SomaDinheiro state.SomaDinheiro" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357100 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357100 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1616101357114 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1616101357142 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1616101357165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.300 " "Worst-case setup slack is -5.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.300        -5.300 state.Cancelar  " "   -5.300        -5.300 state.Cancelar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.943       -31.435 state.Cartao  " "   -3.943       -31.435 state.Cartao " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.430       -61.339 state.SomaDinheiro  " "   -3.430       -61.339 state.SomaDinheiro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.577       -11.555 preco\[0\]  " "   -2.577       -11.555 preco\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.191       -41.513 state.TipoPagamento  " "   -2.191       -41.513 state.TipoPagamento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208        -5.665 clk  " "   -1.208        -5.665 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616101357185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.776 " "Worst-case hold slack is -3.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.776       -35.144 state.Cartao  " "   -3.776       -35.144 state.Cartao " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.583       -16.710 state.TipoPagamento  " "   -3.583       -16.710 state.TipoPagamento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.103       -14.804 state.SomaDinheiro  " "   -3.103       -14.804 state.SomaDinheiro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.039       -14.575 clk  " "   -3.039       -14.575 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478        -0.478 state.Cancelar  " "   -0.478        -0.478 state.Cancelar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042         0.000 preco\[0\]  " "    1.042         0.000 preco\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616101357209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1616101357240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1616101357267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 clk  " "   -1.380        -9.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 preco\[0\]  " "    0.500         0.000 preco\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.Cancelar  " "    0.500         0.000 state.Cancelar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.Cartao  " "    0.500         0.000 state.Cartao " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.SomaDinheiro  " "    0.500         0.000 state.SomaDinheiro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.TipoPagamento  " "    0.500         0.000 state.TipoPagamento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616101357284 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1616101357789 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1616101357791 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1616101357811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.290 " "Worst-case setup slack is -2.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.290        -2.290 state.Cancelar  " "   -2.290        -2.290 state.Cancelar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.679        -2.969 state.Cartao  " "   -1.679        -2.969 state.Cartao " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829        -6.467 state.SomaDinheiro  " "   -0.829        -6.467 state.SomaDinheiro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501        -1.938 preco\[0\]  " "   -0.501        -1.938 preco\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.417        -1.808 state.TipoPagamento  " "   -0.417        -1.808 state.TipoPagamento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023        -0.023 clk  " "   -0.023        -0.023 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616101357829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.090 " "Worst-case hold slack is -2.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.090       -19.828 state.Cartao  " "   -2.090       -19.828 state.Cartao " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.014        -9.642 state.TipoPagamento  " "   -2.014        -9.642 state.TipoPagamento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.809        -9.392 state.SomaDinheiro  " "   -1.809        -9.392 state.SomaDinheiro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.713        -9.382 clk  " "   -1.713        -9.382 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -0.178 state.Cancelar  " "   -0.178        -0.178 state.Cancelar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.484         0.000 preco\[0\]  " "    0.484         0.000 preco\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616101357859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1616101357882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1616101357901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 clk  " "   -1.380        -9.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 preco\[0\]  " "    0.500         0.000 preco\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.Cancelar  " "    0.500         0.000 state.Cancelar " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.Cartao  " "    0.500         0.000 state.Cartao " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.SomaDinheiro  " "    0.500         0.000 state.SomaDinheiro " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 state.TipoPagamento  " "    0.500         0.000 state.TipoPagamento " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1616101357933 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1616101358667 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1616101358801 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1616101358802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1616101359188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 18:02:39 2021 " "Processing ended: Thu Mar 18 18:02:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1616101359188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1616101359188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1616101359188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616101359188 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1616101360040 ""}
