# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 0.000256 1024 1.6 1320 88064 5.5784 4.40797 142.055 131.152 283.306 283.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 0.000256 1024 1.6 1320 87840 5.59341 4.40506 161.744 130.93 302.779 302.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 0.000256 1024 1.6 1320 87680 5.5767 4.38893 170.351 130.841 311.27 311.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 0.000256 1024 1.6 1320 87936 5.57504 4.40131 159.578 131.18 300.841 300.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 0.000256 1024 1.6 1320 87600 5.59574 4.4032 158.135 130.671 298.918 299.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 0.000256 1024 1.6 1320 87360 5.57981 4.3873 162.634 130.668 303.381 303.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 0.000256 1024 1.6 1320 87840 5.60026 4.41152 165.621 131.11 306.849 306.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 0.000256 1024 1.6 1320 87552 5.57958 4.39645 158.064 130.8 298.946 299.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 0.000256 1024 1.6 1320 86784 5.5497 4.37392 158.884 130.216 299.136 299.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 0.000256 1024 1.6 1320 87200 5.56429 4.38288 172.528 130.269 312.857 312.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 0.000256 1024 1.6 1320 87040 5.59459 4.40019 198.077 131.059 339.238 339.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 0.000256 1024 1.6 1320 87936 5.58589 4.3991 140.552 131.105 281.752 281.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 0.000256 1024 1.6 1320 88000 5.60163 4.40733 139.62 131.228 280.969 281.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 0.000256 1024 1.6 1320 87936 5.58819 4.40934 139.295 131.033 280.432 280.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 0.000256 1024 1.6 1320 87808 5.60387 4.40512 144.033 131.027 285.176 285.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 0.000256 1024 1.6 1320 87808 5.58483 4.40896 143.868 131.072 285.041 285.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 0.000256 1024 1.6 1320 87840 5.59309 4.4073 166.33 130.899 307.338 307.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 0.000256 1024 1.6 1320 87680 5.57504 4.39325 161.402 130.855 302.333 302.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 0.000256 1024 1.6 1320 87936 5.57315 4.40445 172.705 131.186 313.977 314.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 0.000256 1024 1.6 1320 87600 5.59792 4.40122 172.178 130.65 312.935 313.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 0.000256 1024 1.6 1320 87360 5.58416 4.38682 173.372 130.713 314.161 314.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 0.000256 1024 1.6 1320 87840 5.59981 4.40819 168.315 131.017 309.449 309.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 0.000256 1024 1.6 1320 87552 5.57616 4.3969 163.137 130.92 304.151 304.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 0.000256 1024 1.6 1320 86784 5.54749 4.37098 186.663 130.216 326.908 327.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 0.000256 1024 1.6 1320 87200 5.56026 4.38474 189.65 130.248 329.952 330.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 0.000256 1024 1.6 1320 87040 5.59734 4.40208 172.03 130.987 313.124 313.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 0.000256 1024 1.6 1320 87936 5.58077 4.40102 133.739 130.975 274.809 274.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 0.000256 1024 1.6 1320 88000 5.60051 4.4153 146.753 131.108 287.985 288.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 0.000256 1024 1.6 1320 87936 5.5849 4.40774 139.246 131.291 280.639 280.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 0.000256 1024 1.6 1320 87808 5.59309 4.40864 142.51 131.023 283.638 283.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 0.000256 1024 1.6 1320 87808 5.59421 4.40778 141.206 131.074 282.388 282.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 0.000256 1024 1.6 1320 87840 5.59296 4.40528 174.964 130.899 315.968 316.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 0.000256 1024 1.6 1320 87552 5.58538 4.40288 124.812 130.922 265.831 265.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 0.000256 1024 1.6 1320 87680 5.57427 4.39091 167.295 130.702 308.074 308.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 0.000256 1024 1.6 1320 87680 5.5657 4.39501 120.81 130.837 261.718 261.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 0.000256 1024 1.6 1320 87936 5.57821 4.40115 156.952 131.221 298.26 298.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 0.000256 1024 1.6 1320 86784 5.54653 4.37024 114.958 130.199 255.184 255.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 0.000256 1024 1.6 1320 87600 5.59523 4.40272 163.669 130.668 304.445 304.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 0.000256 1024 1.6 1320 87200 5.56406 4.38285 117.637 130.258 257.951 258.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 0.000256 1024 1.6 1320 87360 5.58099 4.38922 205.899 130.817 346.795 346.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 0.000256 1024 1.6 1320 86912 5.54704 4.37616 136.957 130.345 277.33 277.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 0.000256 1024 1.6 1320 87840 5.59718 4.41082 199.775 130.996 340.892 340.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 0.000256 1024 1.6 1320 87360 5.55677 4.38886 135.71 130.537 276.297 276.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 0.000256 1024 1.6 1320 87552 5.57398 4.3935 193.794 130.812 334.682 334.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 0.000256 1024 1.6 1320 87040 5.59312 4.40275 133.331 131.06 274.499 274.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 0.000256 1024 1.6 1320 86784 5.55056 4.37453 167.176 130.29 307.501 307.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 0.000256 1024 1.6 1320 86016 5.59478 4.37734 120.254 130.558 260.891 260.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 0.000256 1024 1.6 1320 87200 5.56669 4.38067 177.699 130.36 318.112 318.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 0.000256 1024 1.6 1320 86400 5.5183 4.35424 129.183 129.44 268.606 268.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 0.000256 1024 1.6 1320 88064 5.58112 4.40115 129.873 130.998 270.96 271.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 0.000256 1024 1.6 1320 88160 5.60848 4.41293 136.752 131.354 278.242 278.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 0.000256 1024 1.6 1320 87936 5.58531 4.40688 135.672 131.01 276.786 276.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 0.000256 1024 1.6 1320 87936 5.58285 4.40106 92.1582 131.096 233.352 233.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 0.000256 1024 1.6 1320 87808 5.59718 4.40902 155.629 130.996 296.741 296.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 0.000256 1024 1.6 1320 87360 5.58778 4.38778 101.237 130.689 242.013 242.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 0.000256 1024 1.6 1320 88064 5.57322 4.41139 149.515 131.162 290.772 290.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 0.000256 1024 1.6 1320 87552 5.58502 4.39408 102.112 130.767 242.966 243.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 0.000256 1024 1.6 1320 87840 5.59546 4.40758 165.926 130.914 306.955 307.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 0.000256 1024 1.6 1320 87552 5.58858 4.40058 119.558 131.013 260.67 260.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 0.000256 1024 1.6 1320 87680 5.56979 4.39146 157.679 130.858 298.604 298.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 0.000256 1024 1.6 1320 87680 5.56672 4.39501 115.466 130.944 256.482 256.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 0.000256 1024 1.6 1320 87936 5.56938 4.40291 201.457 131.097 342.637 342.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 0.000256 1024 1.6 1320 86784 5.54422 4.37565 128.61 130.337 268.974 269.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 0.000256 1024 1.6 1320 87600 5.60067 4.39888 196.842 130.671 337.622 337.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 0.000256 1024 1.6 1320 87200 5.56438 4.38067 136.596 130.36 277.009 277.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 0.000256 1024 1.6 1320 87360 5.58054 4.39296 192.783 130.689 333.551 333.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 0.000256 1024 1.6 1320 86912 5.54909 4.37005 130.213 130.241 270.482 270.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 0.000256 1024 1.6 1320 87840 5.60035 4.41299 187.866 131.002 328.993 329.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 0.000256 1024 1.6 1320 87360 5.56278 4.38378 125.301 130.536 265.892 265.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 0.000256 1024 1.6 1320 87552 5.57366 4.39693 179.059 130.922 320.06 320.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 0.000256 1024 1.6 1320 87040 5.59885 4.40115 122.701 131.06 263.867 263.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 0.000256 1024 1.6 1325 87936 5.57434 4.40138 146.684 131.121 287.89 287.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 0.000256 1024 1.6 1325 88000 5.60755 4.41536 134.116 131.217 275.467 275.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 0.000256 1024 1.6 1325 87680 5.5727 4.39389 88.491 130.752 229.32 229.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 0.000256 1024 1.6 1325 87936 5.58886 4.4073 143.094 131.242 284.443 284.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 0.000256 1024 1.6 1325 87936 5.58141 4.40314 94.8773 131.188 236.156 236.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 0.000256 1024 1.6 1325 87808 5.59232 4.40525 151.715 130.904 292.728 292.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 0.000256 1024 1.6 1325 87360 5.58461 4.38845 99.6756 130.799 240.559 240.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 0.000256 1024 1.6 1325 87808 5.58045 4.41139 155.755 131.057 296.912 297.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 0.000256 1024 1.6 1325 87552 5.57386 4.39706 105.014 130.887 245.979 246.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 0.000256 1024 1.6 1325 87552 5.59536 4.40525 166.468 130.802 307.382 307.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 0.000256 1024 1.6 1325 87552 5.58694 4.40198 122.816 131.011 263.926 264.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 0.000256 1024 1.6 1325 87680 5.56896 4.39379 162.355 130.854 303.283 303.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 0.000256 1024 1.6 1325 87680 5.56621 4.39491 117.61 130.858 258.536 258.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 0.000256 1024 1.6 1325 87936 5.57389 4.4031 198.178 131.186 339.447 339.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 0.000256 1024 1.6 1325 86784 5.55338 4.37421 132.552 130.211 272.8 272.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 0.000256 1024 1.6 1325 87600 5.59382 4.40134 196.612 130.775 337.492 337.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 0.000256 1024 1.6 1325 87200 5.56573 4.38067 134.281 130.346 274.684 274.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 0.000256 1024 1.6 1325 87360 5.57754 4.39059 189.551 130.813 330.445 330.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 0.000256 1024 1.6 1325 86912 5.54637 4.3695 127.122 130.236 267.382 267.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 0.000256 1024 1.6 1325 87840 5.60442 4.41139 185.131 131.002 326.256 326.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 0.000256 1024 1.6 1325 87360 5.57107 4.38118 125.881 130.639 266.594 266.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 0.000256 1024 1.6 1325 87552 5.57469 4.39075 178.834 130.796 319.706 319.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 0.000256 1024 1.6 1325 87040 5.59702 4.4032 126.299 130.936 267.345 267.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 0.000256 1024 1.6 1344 87936 5.57658 4.40381 130.667 131.134 271.893 271.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 0.000256 1024 1.6 1344 87808 5.59718 4.41677 87.5749 131.168 228.881 228.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 0.000256 1024 1.6 1344 88000 5.6048 4.41085 134.861 131.216 276.201 276.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 0.000256 1024 1.6 1344 87680 5.5704 4.39312 89.6922 130.824 230.586 230.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 0.000256 1024 1.6 1344 87936 5.58269 4.4072 145.898 130.996 286.991 287.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 0.000256 1024 1.6 1344 87936 5.57638 4.4016 96.5068 131.092 237.688 237.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 0.000256 1024 1.6 1344 87808 5.58589 4.40704 143.211 131.023 284.339 284.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 0.000256 1024 1.6 1344 87360 5.58173 4.38682 94.9093 130.687 235.673 235.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 0.000256 1024 1.6 1344 87360 5.61766 4.41594 79.8877 131.185 221.215 221.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 0.000256 1024 1.6 1344 87808 5.5873 4.40656 143.945 131.176 285.222 285.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 0.000256 1024 1.6 1344 87552 5.58368 4.39709 98.2365 130.797 239.126 239.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 0.000256 1024 1.6 1344 86784 5.55424 4.37126 82.7388 130.29 223.064 223.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 0.000256 1024 1.6 1344 87552 5.60435 4.40771 203.563 130.904 344.585 344.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 0.000256 1024 1.6 1344 87552 5.59066 4.3991 131.001 131.012 272.112 272.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 0.000256 1024 1.6 1344 86400 5.58822 4.38355 109.27 130.335 249.684 249.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 0.000256 1024 1.6 1344 87680 5.57274 4.39296 190.782 130.698 331.559 331.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 0.000256 1024 1.6 1344 87680 5.56838 4.39571 131.197 131.133 272.402 272.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 0.000256 1024 1.6 1344 87360 5.56627 4.38384 109.755 130.515 250.331 250.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 0.000256 1024 1.6 1344 87936 5.57725 4.39981 180.1 131.219 321.406 321.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 0.000256 1024 1.6 1344 86784 5.54822 4.3713 119.496 130.189 259.716 259.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 0.000256 1024 1.6 1344 86400 5.56822 4.37248 105.614 130.343 246.005 246.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 0.000256 1024 1.6 1344 87600 5.59718 4.39706 179.427 130.744 320.276 320.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 0.000256 1024 1.6 1344 87200 5.56646 4.38269 126.181 130.256 266.499 266.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 0.000256 1024 1.6 1344 87600 5.61795 4.41021 107.785 130.919 248.839 248.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 0.000256 1024 1.6 1344 87360 5.58086 4.38909 171.526 130.796 312.4 312.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 0.000256 1024 1.6 1344 86912 5.54589 4.37267 122.89 130.236 263.154 263.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 0.000256 1024 1.6 1344 86016 5.58573 4.37862 101.959 130.404 242.436 242.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 0.000256 1024 1.6 1344 87840 5.60269 4.40874 170.355 131.128 311.601 311.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 0.000256 1024 1.6 1344 87360 5.56394 4.38509 124.76 130.497 265.316 265.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 0.000256 1024 1.6 1344 86400 5.57021 4.37824 105.128 130.142 245.329 245.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 0.000256 1024 1.6 1344 87552 5.57738 4.39296 171.969 130.794 312.839 312.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 0.000256 1024 1.6 1344 87040 5.60093 4.4017 120.026 131.064 261.198 261.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 0.000256 1024 1.6 1344 86016 5.59792 4.38598 106.218 130.428 246.741 246.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 0.000256 1024 1.6 1320 87936 5.57466 4.4008 132.829 131.118 274.031 274.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 0.000256 1024 1.6 1320 87808 5.58746 4.40525 88.3295 131.052 229.485 229.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 0.000256 1024 1.6 1320 88000 5.60195 4.40941 147.686 131.228 289.036 289.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 0.000256 1024 1.6 1320 87680 5.57478 4.40253 97.9119 130.753 238.753 238.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 0.000256 1024 1.6 1320 87840 5.60138 4.40794 82.841 131.017 223.973 224.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 0.000256 1024 1.6 1320 87936 5.58138 4.4073 138.125 131.14 279.362 279.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 0.000256 1024 1.6 1320 87936 5.5775 4.3991 94.3566 131.065 235.507 235.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 0.000256 1024 1.6 1320 87552 5.58938 4.40182 77.8578 131.013 218.973 219.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 0.000256 1024 1.6 1320 87808 5.59629 4.41139 196.984 130.91 338.018 338.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 0.000256 1024 1.6 1320 87360 5.58144 4.39082 125.314 130.687 266.085 266.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 0.000256 1024 1.6 1320 87360 5.6159 4.41549 103.597 131.083 244.824 244.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 0.000256 1024 1.6 1320 87808 5.58547 4.40736 183.024 131.153 324.279 324.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 0.000256 1024 1.6 1320 87552 5.57261 4.3951 118.565 130.793 259.438 259.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 0.000256 1024 1.6 1320 86784 5.55443 4.37232 97.0567 130.21 237.304 237.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 0.000256 1024 1.6 1320 87552 5.60336 4.40797 187.855 130.93 328.91 329.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 0.000256 1024 1.6 1320 87552 5.58902 4.40109 125.081 131.013 266.194 266.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 0.000256 1024 1.6 1320 86400 5.58317 4.38272 110.516 130.324 250.914 251.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 0.000256 1024 1.6 1320 86400 5.57235 4.37542 98.5712 130.429 239.057 239.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 0.000256 1024 1.6 1320 87680 5.56877 4.39437 176.905 130.748 317.73 317.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 0.000256 1024 1.6 1320 87680 5.5688 4.39462 122.339 130.947 263.364 263.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 0.000256 1024 1.6 1320 87360 5.56726 4.38682 105.128 130.636 245.828 245.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 0.000256 1024 1.6 1320 87040 5.59824 4.40723 100.372 131.161 241.644 241.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 0.000256 1024 1.6 1320 87936 5.5753 4.40173 164.548 132.353 306.988 307.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 0.000256 1024 1.6 1320 86784 5.54915 4.3681 120.257 130.318 260.599 260.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 0.000256 1024 1.6 1320 86400 5.57325 4.37549 101.012 130.329 241.397 241.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 0.000256 1024 1.6 1320 86016 5.5896 4.38477 94.7519 130.561 235.398 235.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 0.000256 1024 1.6 1320 87600 5.60006 4.3991 172.889 130.655 313.655 313.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 0.000256 1024 1.6 1320 87200 5.56515 4.38051 120.488 130.357 260.903 260.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 0.000256 1024 1.6 1320 87600 5.61808 4.41331 104.611 130.919 245.674 245.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 0.000256 1024 1.6 1320 86400 5.5167 4.36038 97.6207 129.551 237.161 237.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 0.000256 1024 1.6 1344 87680 5.57933 4.39958 146.284 131.101 287.472 287.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 0.000256 1024 1.6 1344 87552 5.59104 4.40893 95.5509 131.177 236.836 236.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 0.000256 1024 1.6 1344 87552 5.59088 4.3991 80.7394 131.218 222.054 222.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 0.000256 1024 1.6 1344 87840 5.60589 4.41277 139.826 131.107 281.064 281.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 0.000256 1024 1.6 1344 87360 5.57738 4.39094 94.8912 130.842 235.813 235.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 0.000256 1024 1.6 1344 87360 5.62406 4.41098 79.3757 130.963 220.483 220.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 0.000256 1024 1.6 1344 87744 5.58586 4.40934 194.615 131.144 335.862 335.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 0.000256 1024 1.6 1344 87552 5.58602 4.40282 124.288 131.117 265.505 265.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 0.000256 1024 1.6 1344 87552 5.58896 4.39792 103.27 131.023 244.39 244.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 0.000256 1024 1.6 1344 86784 5.55184 4.37395 87.6703 130.194 227.897 227.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 0.000256 1024 1.6 1344 87584 5.60128 4.4073 180.532 131.039 321.687 321.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 0.000256 1024 1.6 1344 87360 5.58112 4.39101 116.521 130.691 257.298 257.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 0.000256 1024 1.6 1344 87360 5.61626 4.41373 97.6107 131.158 238.904 238.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 0.000256 1024 1.6 1344 86912 5.55434 4.37437 88.1388 130.349 228.529 228.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 0.000256 1024 1.6 1344 87552 5.59443 4.40845 173.96 131.05 315.122 315.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 0.000256 1024 1.6 1344 87040 5.60006 4.39549 113.058 130.892 254.056 254.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 0.000256 1024 1.6 1344 86784 5.55014 4.37443 95.5893 130.212 235.84 235.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 0.000256 1024 1.6 1344 87040 5.6015 4.39562 86.2206 131.075 227.404 227.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 0.000256 1024 1.6 1344 87552 5.60851 4.40867 171.109 130.932 312.168 312.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 0.000256 1024 1.6 1344 87552 5.58602 4.3991 121.808 131.025 262.925 263.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 0.000256 1024 1.6 1344 86400 5.59005 4.38013 103.357 130.346 243.783 243.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 0.000256 1024 1.6 1344 86400 5.57424 4.37926 103.478 130.445 243.983 244.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 0.000256 1024 1.6 1344 87360 5.57526 4.39501 167.742 130.731 308.552 308.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 0.000256 1024 1.6 1344 87040 5.59104 4.39334 121.606 130.939 262.635 262.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 0.000256 1024 1.6 1344 86400 5.59005 4.38624 102.334 130.499 242.914 243.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 0.000256 1024 1.6 1344 87040 5.6065 4.40758 97.0067 131.161 238.29 238.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 0.000256 1024 1.6 1350 87680 5.58304 4.39891 150.363 131.024 291.475 291.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 0.000256 1024 1.6 1350 87552 5.59277 4.41174 99.9096 131.057 241.082 241.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 0.000256 1024 1.6 1350 87552 5.58746 4.4032 84.1296 131.205 225.438 225.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 0.000256 1024 1.6 1350 87680 5.60755 4.41344 142.177 131.231 283.538 283.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 0.000256 1024 1.6 1350 87360 5.59069 4.39296 94.0878 130.748 234.925 235.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 0.000256 1024 1.6 1350 87360 5.61315 4.40723 79.0236 131.018 220.174 220.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 0.000256 1024 1.6 1350 87040 5.59053 4.39091 69.8378 130.948 210.88 210.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 0.000256 1024 1.6 1350 87744 5.5887 4.4105 192.401 131.028 333.538 333.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 0.000256 1024 1.6 1350 87552 5.58701 4.40525 121.389 131.095 262.59 262.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 0.000256 1024 1.6 1350 87552 5.58582 4.40128 101.467 130.905 242.471 242.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 0.000256 1024 1.6 1350 86784 5.54528 4.37248 84.4336 130.288 224.749 224.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 0.000256 1024 1.6 1350 87584 5.60147 4.40586 177.598 130.888 318.602 318.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 0.000256 1024 1.6 1350 87360 5.5816 4.38806 115.868 130.797 256.742 256.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 0.000256 1024 1.6 1350 87360 5.61962 4.41754 96.9955 131.062 238.206 238.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 0.000256 1024 1.6 1350 86912 5.54944 4.37373 85.393 130.345 225.772 225.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 0.000256 1024 1.6 1350 87552 5.59421 4.40624 174.296 131.165 315.573 315.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 0.000256 1024 1.6 1350 87040 5.596 4.39421 115.344 130.915 256.361 256.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 0.000256 1024 1.6 1350 86784 5.55107 4.37638 99.3425 130.211 239.587 239.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 0.000256 1024 1.6 1350 87040 5.59664 4.40429 88.2704 130.965 229.342 229.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 0.000256 1024 1.6 1350 87552 5.60554 4.41056 179.697 130.802 320.63 320.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 0.000256 1024 1.6 1350 87552 5.59366 4.40093 130.189 131.028 271.319 271.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 0.000256 1024 1.6 1350 86400 5.58547 4.3833 108.043 130.246 248.37 248.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 0.000256 1024 1.6 1350 86400 5.57104 4.37651 103.819 130.289 244.166 244.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 0.000256 1024 1.6 1350 86400 5.57338 4.38067 95.2708 130.12 235.454 235.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 0.000256 1024 1.6 1350 87360 5.57994 4.39894 173.412 130.729 314.232 314.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 0.000256 1024 1.6 1350 87040 5.58899 4.39411 122.465 130.947 263.507 263.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 0.000256 1024 1.6 1350 86400 5.59011 4.38682 104.4 130.636 245.126 245.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 0.000256 1024 1.6 1350 87040 5.6063 4.40794 98.3483 131.162 239.632 239.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 0.000256 1024 1.6 1350 84800 5.5608 4.35597 93.3231 129.563 232.916 233.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 0.000256 1024 1.6 1320 87680 5.57776 4.3991 138.07 131.006 279.163 279.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 0.000256 1024 1.6 1320 87552 5.59267 4.40934 94.0738 131.137 235.318 235.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 0.000256 1024 1.6 1320 87552 5.5936 4.3991 77.3463 131.093 218.541 218.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 0.000256 1024 1.6 1320 87040 5.59715 4.39501 68.8493 130.919 209.863 209.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 0.000256 1024 1.6 1320 87680 5.61075 4.41184 189.667 131.206 331.002 331.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 0.000256 1024 1.6 1320 87360 5.57622 4.39546 121.277 130.73 262.088 262.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 0.000256 1024 1.6 1320 87360 5.62106 4.4105 100.804 130.999 241.943 242.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 0.000256 1024 1.6 1320 87040 5.58816 4.3936 85.3436 130.961 226.397 226.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 0.000256 1024 1.6 1320 87552 5.59382 4.4095 175.578 131.152 316.848 316.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 0.000256 1024 1.6 1320 87552 5.58736 4.40013 113.583 131.095 254.776 254.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 0.000256 1024 1.6 1320 86976 5.60742 4.39664 93.7635 131.009 234.885 234.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 0.000256 1024 1.6 1320 86784 5.55798 4.36874 84.1316 130.213 224.382 224.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 0.000256 1024 1.6 1320 86400 5.59802 4.38269 74.8399 130.636 215.565 215.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 0.000256 1024 1.6 1320 87584 5.59853 4.4064 166.859 131.017 307.989 308.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 0.000256 1024 1.6 1320 87360 5.5808 4.39066 109.545 130.797 250.424 250.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 0.000256 1024 1.6 1320 87360 5.61517 4.41149 91.666 132.349 234.153 234.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 0.000256 1024 1.6 1320 86912 5.54531 4.37248 82.2886 130.333 222.652 222.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 0.000256 1024 1.6 1320 86240 5.56451 4.36858 73.1023 129.819 212.965 213.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 0.000256 1024 1.6 1320 87552 5.58899 4.40602 158.488 131.15 299.744 299.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 0.000256 1024 1.6 1320 87040 5.60122 4.39603 109.607 130.796 250.512 250.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 0.000256 1024 1.6 1320 86784 5.55741 4.36826 92.2871 130.303 232.626 232.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 0.000256 1024 1.6 1320 87040 5.59712 4.39827 84.7897 130.93 225.827 225.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 0.000256 1024 1.6 1320 87040 5.60998 4.40934 77.5807 131.159 218.868 218.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 0.000256 1024 1.6 1344 87936 5.56861 4.40378 136.895 131.014 277.991 278.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 0.000256 1024 1.6 1344 87808 5.58451 4.40912 90.6945 131.052 231.847 231.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 0.000256 1024 1.6 1344 87936 5.57507 4.40083 75.624 131.206 216.913 217.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 0.000256 1024 1.6 1344 87552 5.57872 4.39299 65.916 130.795 206.795 206.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 0.000256 1024 1.6 1344 88000 5.60538 4.41408 184.633 131.216 325.985 326.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 0.000256 1024 1.6 1344 87680 5.57613 4.39318 115.513 130.84 256.434 256.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 0.000256 1024 1.6 1344 87840 5.60922 4.4073 95.3781 131.018 236.519 236.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 0.000256 1024 1.6 1344 87680 5.57226 4.39296 85.0648 130.829 225.972 226.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 0.000256 1024 1.6 1344 87200 5.56589 4.38384 75.156 130.268 215.486 215.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 0.000256 1024 1.6 1344 87936 5.57875 4.41002 171.207 131.032 312.339 312.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 0.000256 1024 1.6 1344 87936 5.5791 4.39926 109.876 131.089 251.054 251.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 0.000256 1024 1.6 1344 87552 5.59514 4.40115 91.642 130.905 232.654 232.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 0.000256 1024 1.6 1344 86784 5.55946 4.37389 81.3413 130.315 221.7 221.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 0.000256 1024 1.6 1344 87360 5.5704 4.38253 71.715 130.655 212.433 212.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 0.000256 1024 1.6 1344 87808 5.59126 4.41126 159.779 131.041 300.929 301.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 0.000256 1024 1.6 1344 87360 5.58166 4.39754 104.022 130.686 244.796 244.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 0.000256 1024 1.6 1344 87360 5.61779 4.41344 89.5412 131.081 230.76 230.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 0.000256 1024 1.6 1344 86912 5.55386 4.3735 78.7952 130.242 219.08 219.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 0.000256 1024 1.6 1344 86240 5.56038 4.37043 70.7029 129.83 210.577 210.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 0.000256 1024 1.6 1344 87808 5.58512 4.40758 157.497 131.177 298.775 298.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 0.000256 1024 1.6 1344 87552 5.58528 4.39501 108.102 130.922 249.111 249.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 0.000256 1024 1.6 1344 86784 5.55354 4.37421 90.0541 130.164 230.258 230.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 0.000256 1024 1.6 1344 87040 5.59968 4.4032 83.0376 131.088 224.237 224.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 0.000256 1024 1.6 1344 87040 5.616 4.40646 77.3165 131.05 218.499 218.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 0.000256 1024 1.6 1344 86016 5.59296 4.38304 72.7218 130.576 213.385 213.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1190 0.000256 1024 1.6 1408 87808 5.59571 4.40982 139.339 131.074 280.529 280.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 0.000256 1024 1.6 1408 87680 5.57856 4.40262 159.179 131.121 300.392 300.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 0.000256 1024 1.6 1408 87552 5.58765 4.40934 105.31 131.053 246.468 246.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 0.000256 1024 1.6 1408 87552 5.59334 4.40285 87.1799 131.094 228.383 228.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 0.000256 1024 1.6 1408 87040 5.59766 4.3952 76.8404 130.794 217.741 217.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 0.000256 1024 1.6 1408 87040 5.5967 4.39392 73.028 130.836 213.964 214.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1190 0.000256 1024 1.6 1408 86784 5.55683 4.36982 69.0558 130.197 209.287 209.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1190 0.000256 1024 1.6 1408 86912 5.54934 4.36931 65.2379 130.258 205.521 205.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1190 0.000256 1024 1.6 1408 87040 5.60109 4.39984 60.3169 131.088 201.519 201.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1190 0.000256 1024 1.6 1320 86912 5.55603 4.37098 58.4398 130.363 198.839 198.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 0.000256 1024 1.6 1344 86912 5.54909 4.37174 57.2017 130.338 197.568 197.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1190 0.000256 1024 1.6 1350 86240 5.56269 4.36669 59.3324 129.834 199.205 199.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1190 0.000256 1024 1.6 1344 86240 5.56157 4.36694 58.858 129.707 198.602 198.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1190 0.000256 1024 1.6 1344 87552 5.59533 4.39098 66.8597 130.897 207.851 207.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 0.000256 1024 1.6 1344 86400 5.50502 4.34954 95.7235 129.573 235.26 235.35
