{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 00:23:03 2011 " "Info: Processing started: Mon May 30 00:23:03 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk register register AbandonVB:inst\|Count_0\[0\] AbandonVB:inst\|Buffer\[0\]\[0\] 380.08 MHz Internal " "Info: Clock \"Clk\" Internal fmax is restricted to 380.08 MHz between source register \"AbandonVB:inst\|Count_0\[0\]\" and destination register \"AbandonVB:inst\|Buffer\[0\]\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.920 ns + Longest register register " "Info: + Longest register to register delay is 1.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AbandonVB:inst\|Count_0\[0\] 1 REG LCFF_X2_Y23_N23 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y23_N23; Fanout = 6; REG Node = 'AbandonVB:inst\|Count_0\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AbandonVB:inst|Count_0[0] } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.322 ns) 1.188 ns AbandonVB:inst\|always0~5 2 COMB LCCOMB_X2_Y23_N14 2 " "Info: 2: + IC(0.866 ns) + CELL(0.322 ns) = 1.188 ns; Loc. = LCCOMB_X2_Y23_N14; Fanout = 2; COMB Node = 'AbandonVB:inst\|always0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { AbandonVB:inst|Count_0[0] AbandonVB:inst|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 1.824 ns AbandonVB:inst\|Buffer~14 3 COMB LCCOMB_X2_Y23_N28 1 " "Info: 3: + IC(0.314 ns) + CELL(0.322 ns) = 1.824 ns; Loc. = LCCOMB_X2_Y23_N28; Fanout = 1; COMB Node = 'AbandonVB:inst\|Buffer~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { AbandonVB:inst|always0~5 AbandonVB:inst|Buffer~14 } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.920 ns AbandonVB:inst\|Buffer\[0\]\[0\] 4 REG LCFF_X2_Y23_N29 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.920 ns; Loc. = LCFF_X2_Y23_N29; Fanout = 1; REG Node = 'AbandonVB:inst\|Buffer\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AbandonVB:inst|Buffer~14 AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.740 ns ( 38.54 % ) " "Info: Total cell delay = 0.740 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.180 ns ( 61.46 % ) " "Info: Total interconnect delay = 1.180 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { AbandonVB:inst|Count_0[0] AbandonVB:inst|always0~5 AbandonVB:inst|Buffer~14 AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.920 ns" { AbandonVB:inst|Count_0[0] {} AbandonVB:inst|always0~5 {} AbandonVB:inst|Buffer~14 {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.866ns 0.314ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns AbandonVB:inst\|Buffer\[0\]\[0\] 3 REG LCFF_X2_Y23_N29 1 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N29; Fanout = 1; REG Node = 'AbandonVB:inst\|Buffer\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clk~clkctrl AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.855 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns AbandonVB:inst\|Count_0\[0\] 3 REG LCFF_X2_Y23_N23 6 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N23; Fanout = 6; REG Node = 'AbandonVB:inst\|Count_0\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clk~clkctrl AbandonVB:inst|Count_0[0] } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Count_0[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Count_0[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Count_0[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Count_0[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.920 ns" { AbandonVB:inst|Count_0[0] AbandonVB:inst|always0~5 AbandonVB:inst|Buffer~14 AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.920 ns" { AbandonVB:inst|Count_0[0] {} AbandonVB:inst|always0~5 {} AbandonVB:inst|Buffer~14 {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.866ns 0.314ns 0.000ns } { 0.000ns 0.322ns 0.322ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Count_0[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Count_0[0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { AbandonVB:inst|Buffer[0][0] {} } {  } {  } "" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AbandonVB:inst\|Buffer\[0\]\[0\] Hdb3\[0\] Clk 5.961 ns register " "Info: tsu for register \"AbandonVB:inst\|Buffer\[0\]\[0\]\" (data pin = \"Hdb3\[0\]\", clock pin = \"Clk\") is 5.961 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.854 ns + Longest pin register " "Info: + Longest pin to register delay is 8.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Hdb3\[0\] 1 PIN PIN_AA5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA5; Fanout = 6; PIN Node = 'Hdb3\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hdb3[0] } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 128 32 200 144 "Hdb3\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.284 ns) + CELL(0.491 ns) 7.648 ns AbandonVB:inst\|always0~7 2 COMB LCCOMB_X2_Y23_N18 1 " "Info: 2: + IC(6.284 ns) + CELL(0.491 ns) = 7.648 ns; Loc. = LCCOMB_X2_Y23_N18; Fanout = 1; COMB Node = 'AbandonVB:inst\|always0~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.775 ns" { Hdb3[0] AbandonVB:inst|always0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.178 ns) 8.122 ns AbandonVB:inst\|always0~5 3 COMB LCCOMB_X2_Y23_N14 2 " "Info: 3: + IC(0.296 ns) + CELL(0.178 ns) = 8.122 ns; Loc. = LCCOMB_X2_Y23_N14; Fanout = 2; COMB Node = 'AbandonVB:inst\|always0~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { AbandonVB:inst|always0~7 AbandonVB:inst|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 8.758 ns AbandonVB:inst\|Buffer~14 4 COMB LCCOMB_X2_Y23_N28 1 " "Info: 4: + IC(0.314 ns) + CELL(0.322 ns) = 8.758 ns; Loc. = LCCOMB_X2_Y23_N28; Fanout = 1; COMB Node = 'AbandonVB:inst\|Buffer~14'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { AbandonVB:inst|always0~5 AbandonVB:inst|Buffer~14 } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.854 ns AbandonVB:inst\|Buffer\[0\]\[0\] 5 REG LCFF_X2_Y23_N29 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 8.854 ns; Loc. = LCFF_X2_Y23_N29; Fanout = 1; REG Node = 'AbandonVB:inst\|Buffer\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AbandonVB:inst|Buffer~14 AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.960 ns ( 22.14 % ) " "Info: Total cell delay = 1.960 ns ( 22.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.894 ns ( 77.86 % ) " "Info: Total interconnect delay = 6.894 ns ( 77.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.854 ns" { Hdb3[0] AbandonVB:inst|always0~7 AbandonVB:inst|always0~5 AbandonVB:inst|Buffer~14 AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.854 ns" { Hdb3[0] {} Hdb3[0]~combout {} AbandonVB:inst|always0~7 {} AbandonVB:inst|always0~5 {} AbandonVB:inst|Buffer~14 {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.000ns 6.284ns 0.296ns 0.314ns 0.000ns } { 0.000ns 0.873ns 0.491ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns AbandonVB:inst\|Buffer\[0\]\[0\] 3 REG LCFF_X2_Y23_N29 1 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N29; Fanout = 1; REG Node = 'AbandonVB:inst\|Buffer\[0\]\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clk~clkctrl AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.854 ns" { Hdb3[0] AbandonVB:inst|always0~7 AbandonVB:inst|always0~5 AbandonVB:inst|Buffer~14 AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.854 ns" { Hdb3[0] {} Hdb3[0]~combout {} AbandonVB:inst|always0~7 {} AbandonVB:inst|always0~5 {} AbandonVB:inst|Buffer~14 {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.000ns 6.284ns 0.296ns 0.314ns 0.000ns } { 0.000ns 0.873ns 0.491ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Buffer[0][0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Buffer[0][0] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk True_Code Polar:inst1\|True_Code 6.975 ns register " "Info: tco from clock \"Clk\" to destination pin \"True_Code\" through register \"Polar:inst1\|True_Code\" is 6.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.856 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns Polar:inst1\|True_Code 3 REG LCFF_X3_Y23_N9 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X3_Y23_N9; Fanout = 2; REG Node = 'Polar:inst1\|True_Code'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { Clk~clkctrl Polar:inst1|True_Code } "NODE_NAME" } } { "Polar.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Polar.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clk Clk~clkctrl Polar:inst1|True_Code } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Polar:inst1|True_Code {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Polar.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Polar.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.842 ns + Longest register pin " "Info: + Longest register to pin delay is 3.842 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Polar:inst1\|True_Code 1 REG LCFF_X3_Y23_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y23_N9; Fanout = 2; REG Node = 'Polar:inst1\|True_Code'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Polar:inst1|True_Code } "NODE_NAME" } } { "Polar.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Polar.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(3.016 ns) 3.842 ns True_Code 2 PIN PIN_B4 0 " "Info: 2: + IC(0.826 ns) + CELL(3.016 ns) = 3.842 ns; Loc. = PIN_B4; Fanout = 0; PIN Node = 'True_Code'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { Polar:inst1|True_Code True_Code } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 120 808 984 136 "True_Code" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.016 ns ( 78.50 % ) " "Info: Total cell delay = 3.016 ns ( 78.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.826 ns ( 21.50 % ) " "Info: Total interconnect delay = 0.826 ns ( 21.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { Polar:inst1|True_Code True_Code } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.842 ns" { Polar:inst1|True_Code {} True_Code {} } { 0.000ns 0.826ns } { 0.000ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { Clk Clk~clkctrl Polar:inst1|True_Code } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Polar:inst1|True_Code {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.842 ns" { Polar:inst1|True_Code True_Code } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.842 ns" { Polar:inst1|True_Code {} True_Code {} } { 0.000ns 0.826ns } { 0.000ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "AbandonVB:inst\|Count_0\[1\] Hdb3\[1\] Clk -3.307 ns register " "Info: th for register \"AbandonVB:inst\|Count_0\[1\]\" (data pin = \"Hdb3\[1\]\", clock pin = \"Clk\") is -3.307 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clk~clkctrl 2 COMB CLKCTRL_G3 13 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 104 32 200 120 "Clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns AbandonVB:inst\|Count_0\[1\] 3 REG LCFF_X2_Y23_N1 4 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y23_N1; Fanout = 4; REG Node = 'AbandonVB:inst\|Count_0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { Clk~clkctrl AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Count_0[1] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.448 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns Hdb3\[1\] 1 PIN PIN_A4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A4; Fanout = 6; PIN Node = 'Hdb3\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Hdb3[1] } "NODE_NAME" } } { "Hdb3.bdf" "" { Schematic "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/Hdb3.bdf" { { 128 32 200 144 "Hdb3\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.302 ns) + CELL(0.177 ns) 6.352 ns AbandonVB:inst\|Count_0~3 2 COMB LCCOMB_X2_Y23_N0 1 " "Info: 2: + IC(5.302 ns) + CELL(0.177 ns) = 6.352 ns; Loc. = LCCOMB_X2_Y23_N0; Fanout = 1; COMB Node = 'AbandonVB:inst\|Count_0~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.479 ns" { Hdb3[1] AbandonVB:inst|Count_0~3 } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.448 ns AbandonVB:inst\|Count_0\[1\] 3 REG LCFF_X2_Y23_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.448 ns; Loc. = LCFF_X2_Y23_N1; Fanout = 4; REG Node = 'AbandonVB:inst\|Count_0\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { AbandonVB:inst|Count_0~3 AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "AbandonVB.v" "" { Text "C:/Users/tornadomeet/Desktop/Verilog版本/Hdb3_Decode/AbandonVB.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.146 ns ( 17.77 % ) " "Info: Total cell delay = 1.146 ns ( 17.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.302 ns ( 82.23 % ) " "Info: Total interconnect delay = 5.302 ns ( 82.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { Hdb3[1] AbandonVB:inst|Count_0~3 AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.448 ns" { Hdb3[1] {} Hdb3[1]~combout {} AbandonVB:inst|Count_0~3 {} AbandonVB:inst|Count_0[1] {} } { 0.000ns 0.000ns 5.302ns 0.000ns } { 0.000ns 0.873ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { Clk Clk~clkctrl AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { Clk {} Clk~combout {} Clk~clkctrl {} AbandonVB:inst|Count_0[1] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { Hdb3[1] AbandonVB:inst|Count_0~3 AbandonVB:inst|Count_0[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.448 ns" { Hdb3[1] {} Hdb3[1]~combout {} AbandonVB:inst|Count_0~3 {} AbandonVB:inst|Count_0[1] {} } { 0.000ns 0.000ns 5.302ns 0.000ns } { 0.000ns 0.873ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 00:23:06 2011 " "Info: Processing ended: Mon May 30 00:23:06 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
