ARM GAS  /tmp/cc5SlbLo.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM8_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM8_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_TIM8_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM8 init function */
  30:Core/Src/tim.c **** void MX_TIM8_Init(void)
ARM GAS  /tmp/cc5SlbLo.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 38 3 is_stmt 1 view .LVU3
  48              		.loc 1 38 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
  43:Core/Src/tim.c ****   htim8.Instance = TIM8;
  51              		.loc 1 43 3 is_stmt 1 view .LVU5
  52              		.loc 1 43 18 is_stmt 0 view .LVU6
  53 0012 1548     		ldr	r0, .L9
  54 0014 154A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim8.Init.Prescaler = 180-1;
  56              		.loc 1 44 3 is_stmt 1 view .LVU7
  57              		.loc 1 44 24 is_stmt 0 view .LVU8
  58 0018 B322     		movs	r2, #179
  59 001a 4260     		str	r2, [r0, #4]
  45:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 45 3 is_stmt 1 view .LVU9
  61              		.loc 1 45 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim8.Init.Period = 50-1;
  63              		.loc 1 46 3 is_stmt 1 view .LVU11
  64              		.loc 1 46 21 is_stmt 0 view .LVU12
  65 001e 3122     		movs	r2, #49
  66 0020 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 47 3 is_stmt 1 view .LVU13
  68              		.loc 1 47 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/cc5SlbLo.s 			page 3


  69 0022 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
  70              		.loc 1 48 3 is_stmt 1 view .LVU15
  71              		.loc 1 48 32 is_stmt 0 view .LVU16
  72 0024 4361     		str	r3, [r0, #20]
  49:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 49 3 is_stmt 1 view .LVU17
  74              		.loc 1 49 32 is_stmt 0 view .LVU18
  75 0026 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
  76              		.loc 1 50 3 is_stmt 1 view .LVU19
  77              		.loc 1 50 7 is_stmt 0 view .LVU20
  78 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 50 6 view .LVU21
  81 002c 98B9     		cbnz	r0, .L6
  82              	.L2:
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 54 3 is_stmt 1 view .LVU22
  84              		.loc 1 54 34 is_stmt 0 view .LVU23
  85 002e 4FF48053 		mov	r3, #4096
  86 0032 0293     		str	r3, [sp, #8]
  55:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 55 3 is_stmt 1 view .LVU24
  88              		.loc 1 55 7 is_stmt 0 view .LVU25
  89 0034 02A9     		add	r1, sp, #8
  90 0036 0C48     		ldr	r0, .L9
  91 0038 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 55 6 view .LVU26
  94 003c 70B9     		cbnz	r0, .L7
  95              	.L3:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  96              		.loc 1 59 3 is_stmt 1 view .LVU27
  97              		.loc 1 59 37 is_stmt 0 view .LVU28
  98 003e 2023     		movs	r3, #32
  99 0040 0093     		str	r3, [sp]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 60 3 is_stmt 1 view .LVU29
 101              		.loc 1 60 33 is_stmt 0 view .LVU30
 102 0042 0023     		movs	r3, #0
 103 0044 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 104              		.loc 1 61 3 is_stmt 1 view .LVU31
 105              		.loc 1 61 7 is_stmt 0 view .LVU32
 106 0046 6946     		mov	r1, sp
 107 0048 0748     		ldr	r0, .L9
 108 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 109              	.LVL2:
 110              		.loc 1 61 6 view .LVU33
 111 004e 40B9     		cbnz	r0, .L8
ARM GAS  /tmp/cc5SlbLo.s 			page 4


 112              	.L1:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
  66:Core/Src/tim.c **** 
  67:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
  68:Core/Src/tim.c **** 
  69:Core/Src/tim.c **** }
 113              		.loc 1 69 1 view .LVU34
 114 0050 07B0     		add	sp, sp, #28
 115              	.LCFI2:
 116              		.cfi_remember_state
 117              		.cfi_def_cfa_offset 4
 118              		@ sp needed
 119 0052 5DF804FB 		ldr	pc, [sp], #4
 120              	.L6:
 121              	.LCFI3:
 122              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 123              		.loc 1 52 5 is_stmt 1 view .LVU35
 124 0056 FFF7FEFF 		bl	Error_Handler
 125              	.LVL3:
 126 005a E8E7     		b	.L2
 127              	.L7:
  57:Core/Src/tim.c ****   }
 128              		.loc 1 57 5 view .LVU36
 129 005c FFF7FEFF 		bl	Error_Handler
 130              	.LVL4:
 131 0060 EDE7     		b	.L3
 132              	.L8:
  63:Core/Src/tim.c ****   }
 133              		.loc 1 63 5 view .LVU37
 134 0062 FFF7FEFF 		bl	Error_Handler
 135              	.LVL5:
 136              		.loc 1 69 1 is_stmt 0 view .LVU38
 137 0066 F3E7     		b	.L1
 138              	.L10:
 139              		.align	2
 140              	.L9:
 141 0068 00000000 		.word	htim8
 142 006c 00040140 		.word	1073808384
 143              		.cfi_endproc
 144              	.LFE235:
 146              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 147              		.align	1
 148              		.global	HAL_TIM_Base_MspInit
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 152              		.fpu fpv4-sp-d16
 154              	HAL_TIM_Base_MspInit:
 155              	.LVL6:
 156              	.LFB236:
  70:Core/Src/tim.c **** 
  71:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
  72:Core/Src/tim.c **** {
ARM GAS  /tmp/cc5SlbLo.s 			page 5


 157              		.loc 1 72 1 is_stmt 1 view -0
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 8
 160              		@ frame_needed = 0, uses_anonymous_args = 0
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM8)
 161              		.loc 1 74 3 view .LVU40
 162              		.loc 1 74 20 is_stmt 0 view .LVU41
 163 0000 0268     		ldr	r2, [r0]
 164              		.loc 1 74 5 view .LVU42
 165 0002 0E4B     		ldr	r3, .L18
 166 0004 9A42     		cmp	r2, r3
 167 0006 00D0     		beq	.L17
 168 0008 7047     		bx	lr
 169              	.L17:
  72:Core/Src/tim.c **** 
 170              		.loc 1 72 1 view .LVU43
 171 000a 00B5     		push	{lr}
 172              	.LCFI4:
 173              		.cfi_def_cfa_offset 4
 174              		.cfi_offset 14, -4
 175 000c 83B0     		sub	sp, sp, #12
 176              	.LCFI5:
 177              		.cfi_def_cfa_offset 16
  75:Core/Src/tim.c ****   {
  76:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
  79:Core/Src/tim.c ****     /* TIM8 clock enable */
  80:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 178              		.loc 1 80 5 is_stmt 1 view .LVU44
 179              	.LBB2:
 180              		.loc 1 80 5 view .LVU45
 181 000e 0021     		movs	r1, #0
 182 0010 0191     		str	r1, [sp, #4]
 183              		.loc 1 80 5 view .LVU46
 184 0012 03F59A33 		add	r3, r3, #78848
 185 0016 5A6C     		ldr	r2, [r3, #68]
 186 0018 42F00202 		orr	r2, r2, #2
 187 001c 5A64     		str	r2, [r3, #68]
 188              		.loc 1 80 5 view .LVU47
 189 001e 5B6C     		ldr	r3, [r3, #68]
 190 0020 03F00203 		and	r3, r3, #2
 191 0024 0193     		str	r3, [sp, #4]
 192              		.loc 1 80 5 view .LVU48
 193 0026 019B     		ldr	r3, [sp, #4]
 194              	.LBE2:
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****     /* TIM8 interrupt Init */
  83:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 195              		.loc 1 83 5 view .LVU49
 196 0028 0A46     		mov	r2, r1
 197 002a 2C20     		movs	r0, #44
 198              	.LVL7:
 199              		.loc 1 83 5 is_stmt 0 view .LVU50
 200 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 201              	.LVL8:
ARM GAS  /tmp/cc5SlbLo.s 			page 6


  84:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 202              		.loc 1 84 5 is_stmt 1 view .LVU51
 203 0030 2C20     		movs	r0, #44
 204 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 205              	.LVL9:
  85:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
  88:Core/Src/tim.c ****   }
  89:Core/Src/tim.c **** }
 206              		.loc 1 89 1 is_stmt 0 view .LVU52
 207 0036 03B0     		add	sp, sp, #12
 208              	.LCFI6:
 209              		.cfi_def_cfa_offset 4
 210              		@ sp needed
 211 0038 5DF804FB 		ldr	pc, [sp], #4
 212              	.L19:
 213              		.align	2
 214              	.L18:
 215 003c 00040140 		.word	1073808384
 216              		.cfi_endproc
 217              	.LFE236:
 219              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 220              		.align	1
 221              		.global	HAL_TIM_Base_MspDeInit
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 225              		.fpu fpv4-sp-d16
 227              	HAL_TIM_Base_MspDeInit:
 228              	.LVL10:
 229              	.LFB237:
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
  92:Core/Src/tim.c **** {
 230              		.loc 1 92 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		.loc 1 92 1 is_stmt 0 view .LVU54
 235 0000 08B5     		push	{r3, lr}
 236              	.LCFI7:
 237              		.cfi_def_cfa_offset 8
 238              		.cfi_offset 3, -8
 239              		.cfi_offset 14, -4
  93:Core/Src/tim.c **** 
  94:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM8)
 240              		.loc 1 94 3 is_stmt 1 view .LVU55
 241              		.loc 1 94 20 is_stmt 0 view .LVU56
 242 0002 0268     		ldr	r2, [r0]
 243              		.loc 1 94 5 view .LVU57
 244 0004 064B     		ldr	r3, .L24
 245 0006 9A42     		cmp	r2, r3
 246 0008 00D0     		beq	.L23
 247              	.LVL11:
 248              	.L20:
  95:Core/Src/tim.c ****   {
ARM GAS  /tmp/cc5SlbLo.s 			page 7


  96:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
  99:Core/Src/tim.c ****     /* Peripheral clock disable */
 100:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 101:Core/Src/tim.c **** 
 102:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 103:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
 104:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 105:Core/Src/tim.c **** 
 106:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c **** }
 249              		.loc 1 108 1 view .LVU58
 250 000a 08BD     		pop	{r3, pc}
 251              	.LVL12:
 252              	.L23:
 100:Core/Src/tim.c **** 
 253              		.loc 1 100 5 is_stmt 1 view .LVU59
 254 000c 054A     		ldr	r2, .L24+4
 255 000e 536C     		ldr	r3, [r2, #68]
 256 0010 23F00203 		bic	r3, r3, #2
 257 0014 5364     		str	r3, [r2, #68]
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 258              		.loc 1 103 5 view .LVU60
 259 0016 2C20     		movs	r0, #44
 260              	.LVL13:
 103:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 261              		.loc 1 103 5 is_stmt 0 view .LVU61
 262 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 263              	.LVL14:
 264              		.loc 1 108 1 view .LVU62
 265 001c F5E7     		b	.L20
 266              	.L25:
 267 001e 00BF     		.align	2
 268              	.L24:
 269 0020 00040140 		.word	1073808384
 270 0024 00380240 		.word	1073887232
 271              		.cfi_endproc
 272              	.LFE237:
 274              		.comm	htim8,72,4
 275              		.text
 276              	.Letext0:
 277              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 278              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 279              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 280              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 281              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 282              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 283              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 284              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 285              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 286              		.file 11 "Core/Inc/main.h"
 287              		.file 12 "Core/Inc/tim.h"
 288              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 289              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
ARM GAS  /tmp/cc5SlbLo.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/cc5SlbLo.s:18     .text.MX_TIM8_Init:0000000000000000 $t
     /tmp/cc5SlbLo.s:26     .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
     /tmp/cc5SlbLo.s:141    .text.MX_TIM8_Init:0000000000000068 $d
                            *COM*:0000000000000048 htim8
     /tmp/cc5SlbLo.s:147    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc5SlbLo.s:154    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc5SlbLo.s:215    .text.HAL_TIM_Base_MspInit:000000000000003c $d
     /tmp/cc5SlbLo.s:220    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cc5SlbLo.s:227    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cc5SlbLo.s:269    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
