<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="6.5.0">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="0.1" unitdist="inch" unit="inch" style="lines" multiple="1" display="no" altdistance="0.01" altunitdist="inch" altunit="inch"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
<layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
<layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
<layer number="20" name="Dimension" color="15" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="3" visible="yes" active="yes"/>
<layer number="30" name="bStop" color="7" fill="6" visible="yes" active="yes"/>
<layer number="31" name="tCream" color="7" fill="4" visible="yes" active="yes"/>
<layer number="32" name="bCream" color="7" fill="5" visible="yes" active="yes"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="no" active="yes"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="no" active="yes"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>
<layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
<layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>
<layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>
<layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>
<layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>
<layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
<layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
<layer number="50" name="dxf" color="7" fill="1" visible="yes" active="yes"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="53" name="tGND_GNDA" color="7" fill="9" visible="no" active="no"/>
<layer number="54" name="bGND_GNDA" color="1" fill="9" visible="no" active="no"/>
<layer number="56" name="wert" color="7" fill="1" visible="yes" active="yes"/>
<layer number="59" name="Invisible" color="7" fill="1" visible="yes" active="yes"/>
<layer number="61" name="stand" color="7" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="yes" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
<layer number="99" name="Invisibles" color="7" fill="1" visible="no" active="no"/>
<layer number="100" name="Muster" color="7" fill="1" visible="no" active="no"/>
<layer number="101" name="Patch_Top" color="12" fill="4" visible="yes" active="yes"/>
<layer number="102" name="Vscore" color="7" fill="1" visible="yes" active="yes"/>
<layer number="103" name="origins2" color="7" fill="1" visible="yes" active="yes"/>
<layer number="104" name="Name" color="7" fill="1" visible="yes" active="yes"/>
<layer number="105" name="fp5" color="7" fill="1" visible="yes" active="yes"/>
<layer number="106" name="fp6" color="7" fill="1" visible="yes" active="yes"/>
<layer number="107" name="fp7" color="7" fill="1" visible="yes" active="yes"/>
<layer number="108" name="fp8" color="7" fill="1" visible="yes" active="yes"/>
<layer number="109" name="fp9" color="7" fill="1" visible="yes" active="yes"/>
<layer number="110" name="fp0" color="7" fill="1" visible="yes" active="yes"/>
<layer number="111" name="Text" color="7" fill="1" visible="yes" active="yes"/>
<layer number="112" name="2Restrict" color="7" fill="1" visible="yes" active="yes"/>
<layer number="116" name="Patch_BOT" color="9" fill="4" visible="yes" active="yes"/>
<layer number="121" name="_tsilk" color="7" fill="1" visible="yes" active="yes"/>
<layer number="122" name="_bsilk" color="7" fill="1" visible="yes" active="yes"/>
<layer number="123" name="tTestmark" color="7" fill="1" visible="yes" active="yes"/>
<layer number="124" name="bTestmark" color="7" fill="1" visible="yes" active="yes"/>
<layer number="125" name="_tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="130" name="bLogo" color="7" fill="1" visible="yes" active="yes"/>
<layer number="131" name="tText" color="7" fill="1" visible="yes" active="yes"/>
<layer number="132" name="bMask" color="7" fill="1" visible="yes" active="yes"/>
<layer number="144" name="DrillLegend" color="7" fill="1" visible="yes" active="yes"/>
<layer number="151" name="HeatSink" color="7" fill="1" visible="yes" active="yes"/>
<layer number="199" name="Contour" color="7" fill="1" visible="yes" active="yes"/>
<layer number="200" name="200bmp" color="1" fill="10" visible="no" active="no"/>
<layer number="201" name="201bmp" color="2" fill="1" visible="no" active="no"/>
<layer number="202" name="202bmp" color="3" fill="1" visible="no" active="no"/>
<layer number="203" name="203bmp" color="4" fill="10" visible="yes" active="yes"/>
<layer number="204" name="204bmp" color="5" fill="10" visible="yes" active="yes"/>
<layer number="205" name="205bmp" color="6" fill="10" visible="yes" active="yes"/>
<layer number="206" name="206bmp" color="7" fill="10" visible="yes" active="yes"/>
<layer number="207" name="207bmp" color="8" fill="10" visible="yes" active="yes"/>
<layer number="208" name="208bmp" color="9" fill="10" visible="yes" active="yes"/>
<layer number="209" name="209bmp" color="7" fill="1" visible="yes" active="yes"/>
<layer number="210" name="210bmp" color="7" fill="1" visible="yes" active="yes"/>
<layer number="211" name="211bmp" color="7" fill="1" visible="yes" active="yes"/>
<layer number="212" name="212bmp" color="7" fill="1" visible="yes" active="yes"/>
<layer number="213" name="213bmp" color="7" fill="1" visible="yes" active="yes"/>
<layer number="214" name="214bmp" color="7" fill="1" visible="yes" active="yes"/>
<layer number="215" name="215bmp" color="7" fill="1" visible="yes" active="yes"/>
<layer number="216" name="216bmp" color="7" fill="1" visible="yes" active="yes"/>
<layer number="217" name="217bmp" color="18" fill="1" visible="no" active="no"/>
<layer number="218" name="218bmp" color="19" fill="1" visible="no" active="no"/>
<layer number="219" name="219bmp" color="20" fill="1" visible="no" active="no"/>
<layer number="220" name="220bmp" color="21" fill="1" visible="no" active="no"/>
<layer number="221" name="221bmp" color="22" fill="1" visible="no" active="no"/>
<layer number="222" name="222bmp" color="23" fill="1" visible="no" active="no"/>
<layer number="223" name="223bmp" color="24" fill="1" visible="no" active="no"/>
<layer number="224" name="224bmp" color="25" fill="1" visible="no" active="no"/>
<layer number="231" name="Eagle3D_PG1" color="14" fill="1" visible="yes" active="yes"/>
<layer number="232" name="Eagle3D_PG2" color="14" fill="2" visible="yes" active="yes"/>
<layer number="233" name="Eagle3D_PG3" color="14" fill="4" visible="yes" active="yes"/>
<layer number="250" name="Descript" color="3" fill="1" visible="no" active="no"/>
<layer number="251" name="SMDround" color="12" fill="11" visible="no" active="no"/>
<layer number="254" name="cooling" color="7" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<description>&lt;strong&gt;Bluegiga Technologies Bluetooth and Wi-Fi modules&lt;/strong&gt;

&lt;p&gt;Includes devices for all of the following:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;BLE112-A, BLE112-E&lt;/li&gt;
&lt;li&gt;BLE113-A&lt;/li&gt;
&lt;li&gt;BLE121LR-A&lt;/li&gt;
&lt;li&gt;BT111-A&lt;/li&gt;
&lt;li&gt;WT11i-A, WT11i-E&lt;/li&gt;
&lt;li&gt;WT12-A&lt;/li&gt;
&lt;li&gt;WT21-A, WT21-N&lt;/li&gt;
&lt;li&gt;WT32-A, WT32-E&lt;/li&gt;
&lt;li&gt;WT41-A, WT41-E, WT41-N&lt;/li&gt;
&lt;li&gt;WF111-A, WF111-E&lt;/li&gt;
&lt;li&gt;WF121-A, WF121-E&lt;/li&gt;
&lt;/ul&gt;

&lt;p&gt;All &lt;strong&gt;-A&lt;/strong&gt; variants have built-in chip antennas. All &lt;strong&gt;-N&lt;/strong&gt; variants have RF pins for feeding an external antenna through the PCB. All &lt;strong&gt;-E&lt;/strong&gt; variants include a small antenna connector (U.Fl or W.Fl) on the top face of the module.&lt;/p&gt;

&lt;p&gt;In addition, each module includes a logical pin layout symbol as well as a visual pin layout symbol. The corresponding packages are the same, but depending on your needs or preferences, you may prefer one over the other. For example, using a visual pin layout symbol makes the creation of breakout boards incredibly simple. Visual symbols are denoted by a &lt;strong&gt;-VISUAL&lt;/strong&gt; suffix on the part name.&lt;/p&gt;

&lt;p&gt;Created by Jeff Rowberg&lt;br /&gt;&lt;a href="mailto:jeff@rowberg.net"&gt;jeff@rowberg.net&lt;/a&gt;&lt;br /&gt;&lt;a href="http://www.sectorfej.net"&gt;www.sectorfej.net&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-05-21&lt;/em&gt;&lt;/p&gt;</description>
<packages>
<package name="WT12-A-SHORTRF">
<description>&lt;p&gt;Bluegiga WT12 class 2 Bluetooth 2.1 + EDR module. WT12-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT12-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt; This is a special package with shortened RF pin landing pads. If PCB space is in short supply, then reducing the size of these pads can save a millimeter or two on the antenna edge of the PCB.&lt;/p&gt;
&lt;p&gt;The WT12 is a fully integrated Bluetooth 2.1 + EDR, class 2 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. Bluegiga's WT12 constitutes the ideal solution for developers that want to quickly integrate Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. The WT12 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7" y1="-12.8" x2="-7" y2="12.8" width="0.127" layer="21"/>
<wire x1="-7" y1="12.8" x2="7" y2="12.8" width="0.127" layer="21"/>
<wire x1="7" y1="12.8" x2="7" y2="-12.8" width="0.127" layer="21"/>
<wire x1="7" y1="-12.8" x2="-7" y2="-12.8" width="0.127" layer="21"/>
<smd name="RF" x="0" y="12.2" dx="1.078" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="RFGND" x="1.5" y="12.3" dx="0.878" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="RFGND@2" x="-1.5" y="12.3" dx="0.878" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="GND@2" x="-6.75" y="-11.8" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMS" x="-6.6" y="-10.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMC" x="-6.6" y="-8.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMI" x="-6.6" y="-7.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCTS" x="-6.6" y="-5.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="USB_D-" x="-6.6" y="-4.3" dx="1.778" dy="0.9144" layer="1" roundness="20" rot="R180"/>
<smd name="USB_D+" x="-6.6" y="-2.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMO" x="-6.6" y="-1.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RXD" x="-6.6" y="0.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NRTS" x="-6.6" y="1.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO3" x="-6.6" y="3.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO2" x="-6.6" y="4.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD" x="-6.6" y="6.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND" x="-6.75" y="7.7" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@4" x="6.75" y="7.7" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NC" x="6.6" y="6.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="TXD" x="6.6" y="4.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="6.6" y="3.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MOSI" x="6.6" y="1.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MISO" x="6.6" y="0.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="SCLK" x="6.6" y="-1.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCSB" x="6.6" y="-2.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="6.6" y="-4.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="6.6" y="-5.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="6.6" y="-7.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RES" x="6.6" y="-8.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD@2" x="6.6" y="-10.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@3" x="6.75" y="-11.8" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<text x="-6.985" y="13.745" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-0.165" y="13.745" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-5.3975" y="7.3025" size="0.8128" layer="21" rot="SR0">1</text>
<text x="-5.3975" y="-12.192" size="0.8128" layer="21" rot="SR0">14</text>
<text x="3.81" y="-12.192" size="0.8128" layer="21" rot="SR0">15</text>
<text x="3.81" y="7.3025" size="0.8128" layer="21" rot="SR0">28</text>
<text x="1.905" y="9.8425" size="0.8128" layer="21" rot="R90">29</text>
<text x="0.3175" y="9.8425" size="0.8128" layer="21" rot="R90">30</text>
<text x="-1.27" y="9.8425" size="0.8128" layer="21" rot="R90">31</text>
<text x="0.3175" y="7.9375" size="0.8128" layer="21" rot="R90">RF</text>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="41"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="42"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="43"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="39"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="40"/>
<rectangle x1="-6" y1="11" x2="-3" y2="12" layer="51"/>
</package>
<package name="WT11I-A">
<description>&lt;p&gt;Bluegiga WT11i class 1 Bluetooth 2.1 + EDR module. WT11i-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT11i-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT11i is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack.  Bluegiga's WT11i constitutes the ideal solution for developers that want to quickly integrate long-range and high-performance Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It provides a 100dB link budget ensuring long range and robust Bluetooth connectivity and uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT11i combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt11i-bluetooth-class-1-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt11i-bluetooth-class-1-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7" y1="-17.88" x2="-7" y2="17.87" width="0.127" layer="21"/>
<wire x1="-7" y1="17.87" x2="7" y2="17.87" width="0.127" layer="21"/>
<wire x1="7" y1="17.87" x2="7" y2="-17.88" width="0.127" layer="21"/>
<wire x1="7" y1="-17.88" x2="-7" y2="-17.88" width="0.127" layer="21"/>
<smd name="GND@2" x="-6.75" y="-16.88" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMS" x="-6.6" y="-15.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMC" x="-6.6" y="-13.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMI" x="-6.6" y="-12.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCTS" x="-6.6" y="-10.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="USB_D-" x="-6.6" y="-9.38" dx="1.778" dy="0.9144" layer="1" roundness="20" rot="R180"/>
<smd name="USB_D+" x="-6.6" y="-7.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMO" x="-6.6" y="-6.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RXD" x="-6.6" y="-4.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NRTS" x="-6.6" y="-3.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO3" x="-6.6" y="-1.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO2" x="-6.6" y="-0.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD" x="-6.6" y="1.12" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND" x="-6.75" y="2.62" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@4" x="6.75" y="2.62" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="AIO" x="6.6" y="1.12" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="TXD" x="6.6" y="-0.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="6.6" y="-1.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MOSI" x="6.6" y="-3.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MISO" x="6.6" y="-4.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="SCLK" x="6.6" y="-6.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCSB" x="6.6" y="-7.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="6.6" y="-9.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="6.6" y="-10.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="6.6" y="-12.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RES" x="6.6" y="-13.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD@2" x="6.6" y="-15.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@3" x="6.75" y="-16.88" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<text x="-6.985" y="18.107" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0.635" y="18.107" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-5.3975" y="2.2225" size="0.8128" layer="21" rot="SR0">1</text>
<text x="-5.3975" y="-17.272" size="0.8128" layer="21" rot="SR0">14</text>
<text x="3.81" y="-17.272" size="0.8128" layer="21" rot="SR0">15</text>
<text x="3.81" y="2.2225" size="0.8128" layer="21" rot="SR0">28</text>
<rectangle x1="-10" y1="11.27" x2="25" y2="17.87" layer="41"/>
<rectangle x1="-10" y1="11.27" x2="25" y2="17.87" layer="42"/>
<rectangle x1="-10" y1="11.27" x2="25" y2="17.87" layer="39"/>
<rectangle x1="-10" y1="11.27" x2="25" y2="17.87" layer="40"/>
<rectangle x1="-10" y1="11.27" x2="25" y2="17.87" layer="43"/>
<rectangle x1="3" y1="13" x2="5" y2="17" layer="51"/>
</package>
<package name="WT32-N">
<description>&lt;p&gt;Bluegiga WT32 class 2 Bluetooth Audio module - Bluetooth 2.1 + EDR w/stereo analog audio (A2DP) support. WT32-N variant has a SMD pads RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT32 is a Bluetooth 2.1 + EDR module dedicated for Bluetooth audio applications. In addition to Bluetooth radio, antenna and iWRAP Bluetooth stack, the WT32 contains a DSP processor, a stereo audio codec and a battery charger making it ideal for portable battery Bluetooth stereo or hands-free audio applications. The WT32 constitutes an ideal solution for developers that want to quickly integrate the latest Bluetooth audio technologies into their design without investing several months into Bluetooth radio and stack development. In addition to the standard Bluetooth audio profiles, the WT32 can also support aptX&amp;reg; audio coding technology, offering outstanding Bluetooth Stereo audio quality, CVC audio enhancement software for hands-free applications and Apple iAP profile enabling OEMs, to create really unique and differentiated audio products.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7.95" y1="-11.95" x2="-7.95" y2="11.95" width="0.127" layer="21"/>
<wire x1="-7.95" y1="11.95" x2="7.95" y2="11.95" width="0.127" layer="21"/>
<wire x1="7.95" y1="11.95" x2="7.95" y2="-11.95" width="0.127" layer="21"/>
<wire x1="7.95" y1="-11.95" x2="-7.95" y2="-11.95" width="0.127" layer="21"/>
<wire x1="3.5" y1="11.45" x2="0.75" y2="11.45" width="1.1762" layer="29" curve="-223.602819"/>
<smd name="DGND@5" x="7.85" y="-10" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_NCSB" x="7.7" y="-9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_CLK" x="7.7" y="-8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MISO" x="7.7" y="-7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MOSI" x="7.7" y="-6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="LED0" x="7.7" y="-5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_BAT" x="7.7" y="-4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_CHG" x="7.7" y="-3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND" x="7.7" y="-2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="MIC_BIAS" x="7.7" y="-1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_P_RIGHT" x="7.7" y="0" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_N_RIGHT" x="7.7" y="1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND@2" x="7.7" y="2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_P_LEFT" x="7.7" y="3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_N_LEFT" x="7.7" y="4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_N_RIGHT" x="7.7" y="5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_P_RIGHT" x="7.7" y="6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND@3" x="7.7" y="7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_N_LEFT" x="7.7" y="8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_P_LEFT" x="7.7" y="9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_IO" x="-7.85" y="-10" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R90"/>
<smd name="UART_TXD" x="-7.7" y="-9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="UART_RXD" x="-7.7" y="-8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO10" x="-7.7" y="-7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO9" x="-7.7" y="-6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="USB_D+" x="-7.7" y="-5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="USB_D-" x="-7.7" y="-4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO3" x="-7.7" y="-3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO2" x="-7.7" y="-2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO1" x="-7.7" y="-1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO0" x="-7.7" y="0" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AIO1" x="-7.7" y="1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AIO0" x="-7.7" y="2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND@3" x="-7.7" y="3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND@2" x="-7.7" y="4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND" x="-7.7" y="5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VREG_ENA" x="-7.7" y="6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_CLK" x="6" y="-11.85" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_SYNC" x="5" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_OUT" x="4" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_IN" x="3" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="2" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="1" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="0" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="-1" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO8" x="-2" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="UART_NCTS" x="-3" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="UART_NRTS" x="-4" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="RESET" x="-5" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="DGND@4" x="-6" y="-11.85" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R180"/>
<smd name="RF" x="2.1" y="10.9" dx="1" dy="1" layer="1" roundness="100" rot="R90"/>
<smd name="RFGND" x="3.5" y="11.45" dx="1" dy="1" layer="1" roundness="100" rot="R90"/>
<text x="-8" y="12.5" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0" y="12.5" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-6.2" y="5.7" size="0.8128" layer="21" rot="SR0">1</text>
<text x="5.05" y="8.6" size="0.8128" layer="21" rot="SR0">50</text>
<text x="-6.25" y="-10.35" size="0.8128" layer="21" rot="SR0">17</text>
<text x="5.05" y="-10.35" size="0.8128" layer="21" rot="SR0">31</text>
<text x="-2.15" y="10.45" size="0.8128" layer="21" rot="SR0">RF</text>
<wire x1="3.5" y1="11.45" x2="0.75" y2="11.45" width="1.1" layer="1" curve="-223.602819"/>
<wire x1="3.5" y1="11.45" x2="0.75" y2="11.45" width="1.1" layer="31" curve="-223.602819"/>
</package>
<package name="WT41-N">
<description>&lt;p&gt;Bluegiga WT41 long-range Bluetooth module - Bluetooth 2.1 + EDR (+20 dBm, 1000m). WT41-N variant has a SMD pads RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT41-A variant should be mounted over a solid ground plane. Antenna edge of the module should be flush up agains the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT41 is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. The WT41 provides a superior 110dB link budget and more than 1000-meter line-of-sight connectivity for Bluetooth applications where extreme radio performance or reliability is required. It also constitutes an ideal solution for developers that want to quickly integrate extremely high performing Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development.&lt;/p&gt;
&lt;p&gt;The WT41 uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT41 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7.25" y1="-17.8" x2="-7.25" y2="17.75" width="0.127" layer="21"/>
<wire x1="7.25" y1="-17.8" x2="7.25" y2="17.75" width="0.127" layer="21"/>
<wire x1="-7.25" y1="-17.8" x2="7.25" y2="-17.8" width="0.127" layer="21"/>
<wire x1="-7.25" y1="17.75" x2="7.25" y2="17.75" width="0.127" layer="21"/>
<wire x1="6.6" y1="13.45" x2="6.6" y2="15.65" width="0.75" layer="1" curve="-199.518763"/>
<smd name="GND@11" x="-6.7" y="-15.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_CLK" x="-6.7" y="-12.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_CTS" x="-6.7" y="-9.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="USB+" x="-6.7" y="-6.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_RX" x="-6.7" y="-3.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO3" x="-6.7" y="-0.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="VDD_PA" x="-6.7" y="2.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@8" x="-6.7" y="5.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@6" x="-6.7" y="8.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@4" x="-6.7" y="11.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@2" x="-6.7" y="14.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_SYNC" x="-6.7" y="-14.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_IN" x="-6.7" y="-11.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="USB-" x="-6.7" y="-8.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@10" x="-6.7" y="-5.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_RTS" x="-6.7" y="-2.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO2" x="-6.7" y="0.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@9" x="-6.7" y="3.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@7" x="-6.7" y="6.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@5" x="-6.7" y="9.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@3" x="-6.7" y="12.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND" x="-6.7" y="15.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@17" x="6.7" y="-15.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="RESET" x="6.7" y="-12.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO7" x="6.7" y="-9.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_CSB" x="6.7" y="-6.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_MISO" x="6.7" y="-3.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO5" x="6.7" y="-0.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="AIO" x="6.7" y="2.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@20" x="6.7" y="5.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@22" x="6.7" y="8.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@24" x="6.7" y="11.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="VDD" x="6.7" y="-14.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO6" x="6.7" y="-11.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@18" x="6.7" y="-8.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_CLK" x="6.7" y="-5.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_MOSI" x="6.7" y="-2.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_TX" x="6.7" y="0.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@19" x="6.7" y="3.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@21" x="6.7" y="6.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@23" x="6.7" y="9.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@16" x="4.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@15" x="1.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@13" x="-1.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@12" x="-4.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="PIO4" x="3" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@14" x="0" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="PCM_OUT" x="-3" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@25" x="4.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@27" x="1.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@29" x="-1.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@31" x="-4.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@26" x="3" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@28" x="0" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@30" x="-3" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="RF" x="6.45" y="14.55" dx="1" dy="1" layer="1" roundness="100" rot="R90"/>
<smd name="RFGND" x="6.6" y="15.65" dx="0.75" dy="0.75" layer="1" roundness="100" rot="R90"/>
<text x="4.054" y="11" size="0.8128" layer="21" rot="SR0">49</text>
<text x="-5.55" y="15.5" size="0.8128" layer="21" rot="SR0">2</text>
<text x="-5.45" y="-16" size="0.8128" layer="21" rot="SR0">23</text>
<text x="4.054" y="-16" size="0.8128" layer="21" rot="SR0">31</text>
<text x="-7.239" y="18.542" size="1.016" layer="25">&gt;NAME</text>
<text x="0" y="18.542" size="1.016" layer="27">&gt;VALUE</text>
<text x="6" y="16.25" size="0.8128" layer="21" rot="SR90">53</text>
<wire x1="6.6" y1="13.45" x2="6.6" y2="15.65" width="0.75" layer="31" curve="-199.518763"/>
<wire x1="6.6" y1="13.45" x2="6.6" y2="15.65" width="0.9024" layer="29" curve="-199.518763"/>
</package>
<package name="WT21-N">
<description>&lt;p&gt;Bluegiga WT21 class 1 Bluetooth HCI module - Bluetooth 2.1 + EDR. WT21-N variant has SMD pads for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT21 is an integrated Bluetooth 2.1 + EDR HCI module intended for Bluetooth applications where a host processor is capable of running the Bluetooth stack software. It contains a Bluetooth radio, antenna, and the low level Bluetooth Host Controller Interface (HCI) software, but still offers the benefits of a module with easy, risk-free implementation and qualifications. The WT21 is based on a CSR’s BlueCore-6 chip and offers the lowest current consumption and the highest integration level in its class.&lt;/p&gt;
&lt;p&gt;The WT21 is compatible with Windows, Windows CE, and Linux operating systems while combined with Bluegiga's excellent technical support designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt21-bluetooth-hci-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt21-bluetooth-hci-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-5.85" y1="-8.6" x2="-5.85" y2="8.55" width="0.127" layer="21"/>
<wire x1="-5.85" y1="8.55" x2="5.85" y2="8.55" width="0.127" layer="21"/>
<wire x1="5.85" y1="8.55" x2="5.85" y2="-8.6" width="0.127" layer="21"/>
<wire x1="5.85" y1="-8.6" x2="-5.85" y2="-8.6" width="0.127" layer="21"/>
<wire x1="2.3" y1="8.2" x2="1.05" y2="7.05" width="1" layer="29" curve="-99.939481"/>
<smd name="GND@19" x="5.55" y="8" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@18" x="5.55" y="7.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@17" x="5.55" y="6.6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@16" x="5.55" y="5.9" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@15" x="5.55" y="5.2" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@14" x="5.55" y="4.5" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@13" x="5.55" y="3.8" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@12" x="5.55" y="3.1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="RST" x="5.55" y="2.4" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MOSI" x="5.55" y="1.7" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_CS" x="5.55" y="1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_CLK" x="5.55" y="0.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MISO" x="5.55" y="-0.4" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_IN" x="5.55" y="-1.1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_OUT" x="5.55" y="-1.8" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_CLK" x="5.55" y="-2.5" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_SYNC" x="5.55" y="-3.2" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_PADS" x="5.55" y="-3.9" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SDIO_CMD" x="5.55" y="-4.6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SDIO_SD_CS" x="5.55" y="-5.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SDIO_CLK" x="5.55" y="-6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="UART_CTS" x="5.55" y="-6.7" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="NC" x="-5.55" y="1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND" x="-5.55" y="0.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@2" x="-5.55" y="-0.4" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@3" x="-5.55" y="-1.1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@4" x="-5.55" y="-1.8" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@5" x="-5.55" y="-2.5" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@6" x="-5.55" y="-3.2" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@7" x="-5.55" y="-3.9" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="1V8_OUT" x="-5.55" y="-4.6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="VREGIN" x="-5.55" y="-5.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="VREG_ENA" x="-5.55" y="-6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND@8" x="-4.55" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="GND@9" x="-3.85" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO2" x="-3.15" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO3" x="-2.45" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="-1.75" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="-1.05" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="-0.35" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO9" x="0.35" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="GND@10" x="1.05" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="32KHZ" x="1.75" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="UART_TX" x="2.45" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="UART_RTS" x="3.15" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="UART_RX" x="3.85" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="GND@11" x="4.55" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO1" x="-5.55" y="-6.7" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="RF" x="1.15" y="8.15" dx="1" dy="1" layer="1" roundness="100" rot="R90"/>
<smd name="RFGND" x="2.3" y="8.2" dx="0.8" dy="0.8" layer="1" roundness="100" rot="R90"/>
<text x="-5.85" y="8.8675" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0" y="8.8675" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-1" y="7.5" size="0.8128" layer="21" rot="SR0">RF</text>
<text x="-4.5" y="0.7" size="0.6096" layer="21" rot="SR0">3</text>
<text x="-4.5" y="-7" size="0.6096" layer="21" rot="SR0">14</text>
<text x="3.5" y="-7" size="0.6096" layer="21" rot="SR0">29</text>
<text x="3.5" y="7.65" size="0.6096" layer="21" rot="SR0">50</text>
<wire x1="2.3" y1="8.2" x2="1.05" y2="7.05" width="0.8" layer="1" curve="-99.939481"/>
<wire x1="2.3" y1="8.2" x2="1.05" y2="7.05" width="0.8" layer="31" curve="-99.939481"/>
</package>
<package name="BLE112-N">
<description>&lt;p&gt;Bluetooth Low Energy single-mode module - Bluetooth 4.0 (CC2540). BLE112-N variant has SMD pads for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BLE112 is a Bluetooth Smart module targeted for low-power sensors and accessories. It integrates all features required for a Bluetooth Smart application, including Bluetooth radio, software stack, and GATT-based profiles. The BLE112 Bluetooth Smart module can also host end-user applications, which means no external micro controller is required in size or price constrained devices. Morover, ithas flexible hardware interfaces to connect to different peripherals and sensors and can be powered directly from a standard 3V coin cell battery or a pair of AAA batteries. In the lowest power sleep mode it merely consumes 500 nA and will wake up within a few hundred microseconds.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-6.05" y1="-9.05" x2="-6.05" y2="9.05" width="0.127" layer="21"/>
<wire x1="-6.05" y1="9.05" x2="6" y2="9.05" width="0.127" layer="21"/>
<wire x1="6" y1="9.05" x2="6" y2="-9.05" width="0.127" layer="21"/>
<wire x1="6" y1="-9.05" x2="-6.05" y2="-9.05" width="0.127" layer="21"/>
<wire x1="-1.05" y1="8.15" x2="-3.3" y2="8.15" width="0.9" layer="1" curve="-182.596964"/>
<smd name="P1_5" x="-6.05" y="-6.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="USB-" x="-6.05" y="-5.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="USB+" x="-6.05" y="-4.35" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@2" x="-6.05" y="-3.1" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="VDD_USB" x="-6.05" y="-1.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P1_6" x="-6.05" y="-0.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P1_7" x="-6.05" y="0.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_0" x="-6.05" y="1.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_1" x="-6.05" y="3.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_2" x="-6.05" y="4.4" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="AVDD@2" x="-6.05" y="5.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="AVDD" x="-6.05" y="6.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND" x="-6.05" y="8.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@3" x="4.35" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="DVDD" x="3.1" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P0_7" x="1.85" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_0" x="0.6" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_1" x="-0.65" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_2" x="-1.9" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_3" x="-3.15" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_4" x="-4.4" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P0_6" x="6" y="-6.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_5" x="6" y="-5.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_4" x="6" y="-4.35" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_3" x="6" y="-3.1" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_2" x="6" y="-1.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_1" x="6" y="-0.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_0" x="6" y="0.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="RESET" x="6" y="1.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@4" x="6" y="3.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="RF" x="-2.17" y="8.15" dx="0.9" dy="0.7" layer="1" roundness="100" rot="R90"/>
<smd name="RFGND" x="-1.05" y="8.15" dx="0.9" dy="0.9" layer="1" roundness="100" rot="R90"/>
<text x="-4.35" y="7.8" size="0.8128" layer="51" rot="SR0">1</text>
<text x="-4.35" y="-7.25" size="0.8128" layer="51" rot="SR0">13</text>
<text x="3" y="-7.25" size="0.8128" layer="51" rot="SR0">22</text>
<text x="3" y="2.75" size="0.8128" layer="51" rot="SR0">30</text>
<text x="-0.3" y="7.8" size="0.8128" layer="51" rot="SR0">RF</text>
<text x="-6" y="9.4" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0" y="9.4" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<wire x1="-1.05" y1="8.15" x2="-3.3" y2="8.15" width="0.9" layer="31" curve="-182.596964"/>
<wire x1="-1.05" y1="8.15" x2="-3.3" y2="8.15" width="0.9508" layer="29" curve="-182.596964"/>
</package>
<package name="BLE112-A">
<description>&lt;p&gt;Bluetooth Low Energy single-mode module - Bluetooth 4.0 (CC2540). BLE112-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE112-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BLE112 is a Bluetooth Smart module targeted for low-power sensors and accessories. It integrates all features required for a Bluetooth Smart application, including Bluetooth radio, software stack, and GATT-based profiles. The BLE112 Bluetooth Smart module can also host end-user applications, which means no external micro controller is required in size or price constrained devices. Morover, ithas flexible hardware interfaces to connect to different peripherals and sensors and can be powered directly from a standard 3V coin cell battery or a pair of AAA batteries. In the lowest power sleep mode it merely consumes 500 nA and will wake up within a few hundred microseconds.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-6.05" y1="-9.05" x2="-6.05" y2="9.05" width="0.127" layer="21"/>
<wire x1="-6.05" y1="9.05" x2="6" y2="9.05" width="0.127" layer="21"/>
<wire x1="6" y1="9.05" x2="6" y2="-9.05" width="0.127" layer="21"/>
<wire x1="6" y1="-9.05" x2="-6.05" y2="-9.05" width="0.127" layer="21"/>
<smd name="P1_5" x="-6.05" y="-6.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="USB-" x="-6.05" y="-5.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="USB+" x="-6.05" y="-4.35" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@2" x="-6.05" y="-3.1" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="VDD_USB" x="-6.05" y="-1.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P1_6" x="-6.05" y="-0.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P1_7" x="-6.05" y="0.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_0" x="-6.05" y="1.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_1" x="-6.05" y="3.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_2" x="-6.05" y="4.4" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="AVDD@2" x="-6.05" y="5.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="AVDD" x="-6.05" y="6.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND" x="-6.05" y="8.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@3" x="4.35" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="DVDD" x="3.1" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P0_7" x="1.85" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_0" x="0.6" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_1" x="-0.65" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_2" x="-1.9" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_3" x="-3.15" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_4" x="-4.4" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P0_6" x="6" y="-6.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_5" x="6" y="-5.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_4" x="6" y="-4.35" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_3" x="6" y="-3.1" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_2" x="6" y="-1.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_1" x="6" y="-0.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_0" x="6" y="0.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="RESET" x="6" y="1.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@4" x="6" y="3.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<text x="-4.35" y="7.8" size="0.8128" layer="51" rot="SR0">1</text>
<text x="-4.35" y="-7.25" size="0.8128" layer="51" rot="SR0">13</text>
<text x="3" y="-7.25" size="0.8128" layer="51" rot="SR0">22</text>
<text x="3" y="2.75" size="0.8128" layer="51" rot="SR0">30</text>
<text x="-6" y="9.4" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0" y="9.4" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<rectangle x1="0" y1="4" x2="12" y2="9" layer="43"/>
<rectangle x1="0" y1="4" x2="12" y2="9" layer="42"/>
<rectangle x1="0" y1="4" x2="12" y2="9" layer="41"/>
<rectangle x1="0" y1="4" x2="12" y2="9" layer="40"/>
<rectangle x1="0" y1="4" x2="12" y2="9" layer="39"/>
<rectangle x1="2" y1="7" x2="5" y2="8" layer="51"/>
</package>
<package name="WT21-A">
<description>&lt;p&gt;Bluegiga WT21 class 1 Bluetooth HCI module - Bluetooth 2.1 + EDR. WT21-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT21-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT21 is an integrated Bluetooth 2.1 + EDR HCI module intended for Bluetooth applications where a host processor is capable of running the Bluetooth stack software. It contains a Bluetooth radio, antenna, and the low level Bluetooth Host Controller Interface (HCI) software, but still offers the benefits of a module with easy, risk-free implementation and qualifications. The WT21 is based on a CSR’s BlueCore-6 chip and offers the lowest current consumption and the highest integration level in its class.&lt;/p&gt;
&lt;p&gt;The WT21 is compatible with Windows, Windows CE, and Linux operating systems while combined with Bluegiga's excellent technical support designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-5.85" y1="-8.6" x2="-5.85" y2="8.55" width="0.127" layer="21"/>
<wire x1="-5.85" y1="8.55" x2="5.85" y2="8.55" width="0.127" layer="21"/>
<wire x1="5.85" y1="8.55" x2="5.85" y2="-8.6" width="0.127" layer="21"/>
<wire x1="5.85" y1="-8.6" x2="-5.85" y2="-8.6" width="0.127" layer="21"/>
<smd name="GND19" x="5.55" y="8" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND18" x="5.55" y="7.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND17" x="5.55" y="6.6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND16" x="5.55" y="5.9" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND15" x="5.55" y="5.2" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND14" x="5.55" y="4.5" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND13" x="5.55" y="3.8" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND12" x="5.55" y="3.1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="RST" x="5.55" y="2.4" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MOSI" x="5.55" y="1.7" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_CS" x="5.55" y="1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_CLK" x="5.55" y="0.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MISO" x="5.55" y="-0.4" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_IN" x="5.55" y="-1.1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_OUT" x="5.55" y="-1.8" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_CLK" x="5.55" y="-2.5" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_SYNC" x="5.55" y="-3.2" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_PADS" x="5.55" y="-3.9" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SDIO_CMD" x="5.55" y="-4.6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SDIO_SD_CS" x="5.55" y="-5.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="SDIO_CLK" x="5.55" y="-6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="UART_CTS" x="5.55" y="-6.7" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="NC" x="-5.55" y="1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND1" x="-5.55" y="0.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND2" x="-5.55" y="-0.4" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND3" x="-5.55" y="-1.1" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND4" x="-5.55" y="-1.8" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND5" x="-5.55" y="-2.5" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND6" x="-5.55" y="-3.2" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND7" x="-5.55" y="-3.9" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="1V8_OUT" x="-5.55" y="-4.6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="VREGIN" x="-5.55" y="-5.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="VREG_ENA" x="-5.55" y="-6" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<smd name="GND8" x="-4.55" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="GND9" x="-3.85" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO2" x="-3.15" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO3" x="-2.45" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="-1.75" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="-1.05" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="-0.35" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO9" x="0.35" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="GND10" x="1.05" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="32KHZ" x="1.75" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="UART_TX" x="2.45" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="UART_RTS" x="3.15" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="UART_RX" x="3.85" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="GND11" x="4.55" y="-8.3" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R180"/>
<smd name="PIO1" x="-5.55" y="-6.7" dx="0.5" dy="1.5" layer="1" roundness="30" rot="R90"/>
<text x="-5.85" y="8.8675" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0" y="8.8675" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-4.5" y="0.7" size="0.6096" layer="21" rot="SR0">3</text>
<text x="-4.5" y="-7" size="0.6096" layer="21" rot="SR0">14</text>
<text x="3.5" y="-7" size="0.6096" layer="21" rot="SR0">29</text>
<text x="3.5" y="7.65" size="0.6096" layer="21" rot="SR0">50</text>
<rectangle x1="-20" y1="2" x2="2.8" y2="8.55" layer="39"/>
<rectangle x1="-20" y1="2" x2="2.8" y2="8.55" layer="40"/>
<rectangle x1="-20" y1="2" x2="2.8" y2="8.55" layer="41"/>
<rectangle x1="-20" y1="2" x2="2.8" y2="8.55" layer="42"/>
<rectangle x1="-20" y1="2" x2="2.8" y2="8.55" layer="43"/>
<rectangle x1="-5" y1="7" x2="-2" y2="8" layer="51"/>
</package>
<package name="WT32-A">
<description>&lt;p&gt;Bluegiga WT32 class 2 Bluetooth Audio module - Bluetooth 2.1 + EDR w/stereo analog audio (A2DP) support. WT32-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT32-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT32 is a Bluetooth 2.1 + EDR module dedicated for Bluetooth audio applications. In addition to Bluetooth radio, antenna and iWRAP Bluetooth stack, the WT32 contains a DSP processor, a stereo audio codec and a battery charger making it ideal for portable battery Bluetooth stereo or hands-free audio applications. The WT32 constitutes an ideal solution for developers that want to quickly integrate the latest Bluetooth audio technologies into their design without investing several months into Bluetooth radio and stack development. In addition to the standard Bluetooth audio profiles, the WT32 can also support aptX&amp;reg; audio coding technology, offering outstanding Bluetooth Stereo audio quality, CVC audio enhancement software for hands-free applications and Apple iAP profile enabling OEMs, to create really unique and differentiated audio products.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7.95" y1="-11.95" x2="-7.95" y2="11.95" width="0.127" layer="21"/>
<wire x1="-7.95" y1="11.95" x2="7.95" y2="11.95" width="0.127" layer="21"/>
<wire x1="7.95" y1="11.95" x2="7.95" y2="-11.95" width="0.127" layer="21"/>
<wire x1="7.95" y1="-11.95" x2="-7.95" y2="-11.95" width="0.127" layer="21"/>
<smd name="DGND@5" x="7.85" y="-10" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_NCSB" x="7.7" y="-9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_CLK" x="7.7" y="-8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MISO" x="7.7" y="-7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MOSI" x="7.7" y="-6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="LED0" x="7.7" y="-5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_BAT" x="7.7" y="-4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_CHG" x="7.7" y="-3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND" x="7.7" y="-2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="MIC_BIAS" x="7.7" y="-1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_P_RIGHT" x="7.7" y="0" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_N_RIGHT" x="7.7" y="1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND@2" x="7.7" y="2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_P_LEFT" x="7.7" y="3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_N_LEFT" x="7.7" y="4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_N_RIGHT" x="7.7" y="5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_P_RIGHT" x="7.7" y="6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND@3" x="7.7" y="7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_N_LEFT" x="7.7" y="8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_P_LEFT" x="7.7" y="9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_IO" x="-7.85" y="-10" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R90"/>
<smd name="UART_TXD" x="-7.7" y="-9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="UART_RXD" x="-7.7" y="-8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO10" x="-7.7" y="-7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO9" x="-7.7" y="-6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="USB_D+" x="-7.7" y="-5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="USB_D-" x="-7.7" y="-4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO3" x="-7.7" y="-3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO2" x="-7.7" y="-2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO1" x="-7.7" y="-1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO0" x="-7.7" y="0" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AIO1" x="-7.7" y="1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AIO0" x="-7.7" y="2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND@3" x="-7.7" y="3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND@2" x="-7.7" y="4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND" x="-7.7" y="5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VREG_ENA" x="-7.7" y="6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_CLK" x="6" y="-11.85" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_SYNC" x="5" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_OUT" x="4" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_IN" x="3" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="2" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="1" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="0" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="-1" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO8" x="-2" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="UART_NCTS" x="-3" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="UART_NRTS" x="-4" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="RESET" x="-5" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="DGND@4" x="-6" y="-11.85" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R180"/>
<text x="-8" y="12.5" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0" y="12.5" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-6.2" y="5.7" size="0.8128" layer="21" rot="SR0">1</text>
<text x="5.05" y="8.6" size="0.8128" layer="21" rot="SR0">50</text>
<text x="-6.25" y="-10.35" size="0.8128" layer="21" rot="SR0">17</text>
<text x="5.05" y="-10.35" size="0.8128" layer="21" rot="SR0">31</text>
<rectangle x1="-6.5" y1="6" x2="5.3" y2="12" layer="39"/>
<rectangle x1="-6.5" y1="6" x2="5.3" y2="12" layer="40"/>
<rectangle x1="-6.5" y1="6" x2="5.3" y2="12" layer="41"/>
<rectangle x1="-6.5" y1="6" x2="5.3" y2="12" layer="42"/>
<rectangle x1="-6.5" y1="6" x2="5.3" y2="12" layer="43"/>
<rectangle x1="-5" y1="9" x2="-1" y2="11" layer="51"/>
</package>
<package name="WT41-A">
<description>&lt;p&gt;Bluegiga WT41 long-range Bluetooth module - Bluetooth 2.1 + EDR (+20 dBm, 1000m). WT41-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT41-A variant should be mounted over a solid ground plane. Antenna edge of the module should be flush up agains the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT41 is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. The WT41 provides a superior 110dB link budget and more than 1000-meter line-of-sight connectivity for Bluetooth applications where extreme radio performance or reliability is required. It also constitutes an ideal solution for developers that want to quickly integrate extremely high performing Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development.&lt;/p&gt;
&lt;p&gt;The WT41 uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT41 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7.25" y1="-17.8" x2="-7.25" y2="17.75" width="0.127" layer="21"/>
<wire x1="7.25" y1="-17.8" x2="7.25" y2="17.75" width="0.127" layer="21"/>
<wire x1="-7.25" y1="-17.8" x2="7.25" y2="-17.8" width="0.127" layer="21"/>
<wire x1="-7.25" y1="17.75" x2="7.25" y2="17.75" width="0.127" layer="21"/>
<smd name="GND@11" x="-6.7" y="-15.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_CLK" x="-6.7" y="-12.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_CTS" x="-6.7" y="-9.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="USB+" x="-6.7" y="-6.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_RX" x="-6.7" y="-3.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO3" x="-6.7" y="-0.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="VDD_PA" x="-6.7" y="2.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@8" x="-6.7" y="5.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@6" x="-6.7" y="8.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@4" x="-6.7" y="11.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@2" x="-6.7" y="14.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_SYNC" x="-6.7" y="-14.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_IN" x="-6.7" y="-11.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="USB-" x="-6.7" y="-8.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@10" x="-6.7" y="-5.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_RTS" x="-6.7" y="-2.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO2" x="-6.7" y="0.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@9" x="-6.7" y="3.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@7" x="-6.7" y="6.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@5" x="-6.7" y="9.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@3" x="-6.7" y="12.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND" x="-6.7" y="15.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@17" x="6.7" y="-15.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="RESET" x="6.7" y="-12.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO7" x="6.7" y="-9.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_CSB" x="6.7" y="-6.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_MISO" x="6.7" y="-3.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO5" x="6.7" y="-0.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="AIO" x="6.7" y="2.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@20" x="6.7" y="5.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@22" x="6.7" y="8.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@24" x="6.7" y="11.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="VDD" x="6.7" y="-14.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO6" x="6.7" y="-11.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@18" x="6.7" y="-8.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_CLK" x="6.7" y="-5.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_MOSI" x="6.7" y="-2.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_TX" x="6.7" y="0.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@19" x="6.7" y="3.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@21" x="6.7" y="6.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@23" x="6.7" y="9.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@16" x="4.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@15" x="1.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@13" x="-1.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@12" x="-4.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="PIO4" x="3" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@14" x="0" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="PCM_OUT" x="-3" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@25" x="4.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@27" x="1.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@29" x="-1.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@31" x="-4.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@26" x="3" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@28" x="0" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@30" x="-3" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<text x="4.054" y="11" size="0.8128" layer="21" rot="SR0">49</text>
<text x="-5.55" y="15.5" size="0.8128" layer="21" rot="SR0">2</text>
<text x="-5.45" y="-16" size="0.8128" layer="21" rot="SR0">23</text>
<text x="4.054" y="-16" size="0.8128" layer="21" rot="SR0">31</text>
<text x="-7.239" y="18.542" size="1.016" layer="25">&gt;NAME</text>
<text x="0" y="18.542" size="1.016" layer="27">&gt;VALUE</text>
<text x="6" y="16.25" size="0.8128" layer="21" rot="SR90">53</text>
<rectangle x1="-4" y1="15" x2="4" y2="16" layer="21"/>
</package>
<package name="BLE113-A">
<description>&lt;p&gt;Bluetooth Low Energy single-mode module - Bluetooth 4.0 (CC2541). BLE113-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE113-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BLE113 is a Bluetooth Smart module targeted for small and low-power sensors and accessories. It integrates all features required for a Bluetooth Smart application, including Bluetooth radio, software stack, and GATT-based profiles. The BLE113 Bluetooth Smart module can also host end-user applications, which means no external micro controller is required in size or price constrained devices. Moreover, it has flexible hardware interfaces to connect to different peripherals and sensors and can be powered directly from a standard 3V coin cell battery or a pair of AAA batteries.&lt;/p&gt;
&lt;p&gt;In the lowest power sleep mode it merely consumes 500 nA and will wake up within a few hundred microseconds.&lt;/p&gt;
&lt;p&gt;The BLE113 Bluetooth Smart module conusmer approximately 30% less power and is smaller than the BLE112 Bluetooth Smart Module.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble113-bluetooth--smart-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble113-bluetooth--smart-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-4.575" y1="-7.8625" x2="-4.575" y2="7.8625" width="0.127" layer="21"/>
<wire x1="-4.575" y1="7.8625" x2="4.575" y2="7.8625" width="0.127" layer="21"/>
<wire x1="4.575" y1="7.8625" x2="4.575" y2="-7.8625" width="0.127" layer="21"/>
<wire x1="4.575" y1="-7.8625" x2="-4.575" y2="-7.8625" width="0.127" layer="21"/>
<smd name="P1_6" x="-3.725" y="-2.4625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P1_7" x="-3.725" y="-1.6625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P2_0" x="-3.725" y="-0.8625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P2_1" x="-3.725" y="-0.0625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P2_2" x="-3.725" y="0.7375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="AVDD" x="-3.725" y="1.5375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@7" x="-3.725" y="2.3375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@6" x="-3.725" y="3.1375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@5" x="-3.725" y="3.9375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@4" x="-3.725" y="4.7375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@3" x="-3.725" y="5.5375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@2" x="-3.725" y="6.3375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND" x="-3.725" y="7.1375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P1_3" x="-0.4" y="-7.0125" dx="0.5" dy="2" layer="1" roundness="100" rot="R180"/>
<smd name="P1_4" x="-1.2" y="-7.0125" dx="0.5" dy="2" layer="1" roundness="100" rot="R180"/>
<smd name="P1_5" x="-2" y="-7.0125" dx="0.5" dy="2" layer="1" roundness="100" rot="R180"/>
<smd name="GND@8" x="-3.725" y="-6.4625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="DVDD" x="-3.725" y="-5.6625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="NC" x="-3.725" y="-4.8625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="SDA" x="-3.725" y="-4.0625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="SCL" x="-3.725" y="-3.2625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P1_2" x="0.4" y="-7.0125" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="P1_1" x="1.2" y="-7.0125" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="P1_0" x="2" y="-7.0125" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="GND@9" x="3.725" y="-6.4625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_7" x="3.725" y="-5.6625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_6" x="3.725" y="-4.8625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_5" x="3.725" y="-4.0625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_4" x="3.725" y="-3.2625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_3" x="3.725" y="-2.4625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<text x="-2.3" y="6.85" size="0.6096" layer="51" rot="SR0">1</text>
<text x="-4" y="-7.55" size="0.6096" layer="51" rot="SR0">18</text>
<text x="3" y="-7.55" size="0.6096" layer="51" rot="SR0">25</text>
<text x="1.35" y="2.05" size="0.6096" layer="51" rot="SR0">36</text>
<text x="-4.55" y="8.15" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-4.55" y="-9.2" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<smd name="P0_2" x="3.725" y="-1.6625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_1" x="3.725" y="-0.8625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_0" x="3.725" y="-0.0625" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="RESET" x="3.725" y="0.7375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="NC@2" x="3.725" y="1.5375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@10" x="3.725" y="2.3375" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-1.075" y1="3" x2="10" y2="7.8625" layer="39"/>
<rectangle x1="-1.075" y1="3" x2="10" y2="7.8625" layer="40"/>
<rectangle x1="-1.075" y1="3" x2="10" y2="7.8625" layer="41"/>
<rectangle x1="-1.075" y1="3" x2="10" y2="7.8625" layer="42"/>
<rectangle x1="-1.075" y1="3" x2="10" y2="7.8625" layer="43"/>
<rectangle x1="1" y1="6" x2="4" y2="7" layer="51"/>
</package>
<package name="WF121-A">
<description>&lt;p&gt;Bluegiga WF121 802.11b/g/n full-stack wi-fi module. WF121-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WF121-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;Bluegiga's WF121 is a stand-alone Wi-Fi module providing fully integrated 2.4GHz 802.11 b/g/n radio, TCP/IP stack and a 32-bit micro controller (MCU) platform for embedded applications requiring simple, low-cost and low-power wireless IP connectivity. It also provides flexible peripheral interfaces such as SPI, I2C, ADC, GPIO, Bluetooth co-existence, and timers to connect various peripheral interfaces directly to the WF121 Wi-Fi module.&lt;/p&gt;
&lt;p&gt;The WF121 Wi-Fi module also allows end-user applications to be embedded onto the on-board 32-bit MCU, using a simple Bluegiga BGScript&amp;trade; scripting language and free-of-charge development tools. This eliminates need for and additional MCU and enables end users to develop smaller and lower cost Wi-Fi devices. The WF121 can also be used in modem-like mode in applications where the external MCU is needed. The 802.11 access point and HTTP server functionality is also included for easy configurations and direct connections with phones, tablets, and PCs.&lt;/p&gt;
&lt;p&gt;With an integrated 802.11 radio, antenna, single power supply, and CE, FCC, and IC regulatory certifications, the WF121 provides low-risk and fast time-to-market for applications requiring Wi-Fi connectivity.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/wifi-modules/wf121-wifi-module"&gt;http://www.bluegiga.com/en-US/products/wifi-modules/wf121-wifi-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="7.7" y1="13.1" x2="7.7" y2="-13.1" width="0.127" layer="21"/>
<wire x1="7.7" y1="-13.1" x2="-7.7" y2="-13.1" width="0.127" layer="21"/>
<wire x1="-7.7" y1="-13.1" x2="-7.7" y2="7.8" width="0.127" layer="21"/>
<wire x1="-7.7" y1="7.8" x2="-7.7" y2="13.1" width="0.127" layer="21"/>
<wire x1="-7.7" y1="13.1" x2="-1.5" y2="13.1" width="0.127" layer="21"/>
<smd name="GND" x="-7.55" y="7" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RB15" x="-7.55" y="5.73" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE0" x="-7.55" y="4.46" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE1" x="-7.55" y="3.19" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE2" x="-7.55" y="1.92" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE3" x="-7.55" y="0.65" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE4" x="-7.55" y="-0.62" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="VDD_PA" x="-7.55" y="-1.89" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="VDD_3.3V" x="-7.55" y="-3.16" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE5" x="-7.55" y="-4.43" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE6" x="-7.55" y="-5.7" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE7" x="-7.55" y="-6.97" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="MCLR" x="-7.55" y="-8.24" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RB1" x="-7.55" y="-9.51" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RB0" x="-7.55" y="-10.78" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="GND@2" x="-7.55" y="-12.05" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RB8" x="-5.08" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RF3" x="-3.81" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB14" x="-2.54" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB13" x="-1.27" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB12" x="0" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB11" x="1.27" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB10" x="2.54" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB5" x="3.81" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="VBUS" x="5.08" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="GND@3" x="7.55" y="-12.05" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RG3" x="7.55" y="-10.78" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RG2" x="7.55" y="-9.51" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD3" x="7.55" y="-8.24" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RC12" x="7.55" y="-6.97" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RC15" x="7.55" y="-5.7" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD2" x="7.55" y="-4.43" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RC13" x="7.55" y="-3.16" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RC14" x="7.55" y="-1.89" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RF4" x="7.55" y="-0.62" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RF5" x="7.55" y="0.65" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD11" x="7.55" y="1.92" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD0" x="7.55" y="3.19" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD4" x="7.55" y="4.46" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="BT_RF" x="7.55" y="5.73" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD5" x="7.55" y="7" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD6" x="7.55" y="8.27" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD7" x="7.55" y="9.54" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD9" x="7.55" y="10.81" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="GND@4" x="7.55" y="12.08" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD10" x="5.08" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="RD1" x="3.81" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GND@5" x="2.54" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="ANT" x="1.27" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GND@6" x="0" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GNDPAD" x="3.9" y="2.45" dx="6.1" dy="2.6" layer="1" rot="R270"/>
<smd name="SPI_MISO" x="-4.2" y="7" dx="2" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_CLK" x="-4.2" y="5.73" dx="2" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_MOSI" x="-4.2" y="4.46" dx="2" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_CS" x="-4.2" y="3.19" dx="2" dy="0.9" layer="1" roundness="100"/>
<wire x1="-1.5" y1="13.1" x2="7.7" y2="13.1" width="0.127" layer="21"/>
<wire x1="-1.5" y1="13.1" x2="-1.5" y2="7.8" width="0.127" layer="21"/>
<wire x1="-1.5" y1="7.8" x2="-7.7" y2="7.8" width="0.127" layer="21"/>
<rectangle x1="-6.25" y1="10.25" x2="-4.75" y2="13.25" layer="21" rot="R270"/>
<text x="-8" y="14" size="1.27" layer="25">&gt;NAME</text>
<text x="-8" y="-15.5" size="1.27" layer="27">&gt;VALUE</text>
<rectangle x1="-10.85" y1="4.65" x2="-4.65" y2="17.15" layer="40" rot="R270"/>
<rectangle x1="-10.85" y1="4.65" x2="-4.65" y2="17.15" layer="39" rot="R270"/>
<rectangle x1="-10.85" y1="4.65" x2="-4.65" y2="17.15" layer="41" rot="R270"/>
<rectangle x1="-10.85" y1="4.65" x2="-4.65" y2="17.15" layer="42" rot="R270"/>
<rectangle x1="-10.85" y1="4.65" x2="-4.65" y2="17.15" layer="43" rot="R270"/>
</package>
<package name="CC-POGO">
<description>&lt;p&gt;CC debugger connection with tight pogo-pin arrangement.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<pad name="GND" x="-1.905" y="0.635" drill="0.7" diameter="1.016" shape="square" rot="R45"/>
<pad name="3V3" x="-0.9525" y="-0.3175" drill="0.7" diameter="1.016" shape="octagon"/>
<pad name="DC" x="0" y="0.635" drill="0.7" diameter="1.016" shape="octagon"/>
<pad name="DD" x="0.9525" y="-0.3175" drill="0.7" diameter="1.016" shape="octagon"/>
<pad name="RESET" x="1.905" y="0.635" drill="0.7" diameter="1.016" shape="octagon"/>
<text x="-2.8575" y="0.635" size="0.4064" layer="51" rot="R45">GND</text>
<text x="-0.635" y="0.9525" size="0.4064" layer="51" rot="R45">DC</text>
<text x="0.9525" y="0.635" size="0.4064" layer="51" rot="R45">RES</text>
<text x="1.5875" y="-0.635" size="0.4064" layer="51" rot="R225">DD</text>
<text x="0" y="-0.3175" size="0.4064" layer="51" rot="R225">3V3</text>
</package>
<package name="CC-PADS">
<description>&lt;p&gt;CC debugger connection with tight test pad arrangement.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<text x="-2.8575" y="0.635" size="0.4064" layer="51" rot="R45">GND</text>
<text x="-0.635" y="0.9525" size="0.4064" layer="51" rot="R45">DC</text>
<text x="0.9525" y="0.635" size="0.4064" layer="51" rot="R45">RES</text>
<text x="1.5875" y="-0.635" size="0.4064" layer="51" rot="R225">DD</text>
<text x="0" y="-0.3175" size="0.4064" layer="51" rot="R225">3V3</text>
<smd name="GND" x="-1.905" y="0.635" dx="1.016" dy="1.016" layer="1" rot="R45"/>
<smd name="3V3" x="-0.9525" y="-0.3175" dx="1.016" dy="1.016" layer="1" roundness="100" rot="R45"/>
<smd name="DC" x="0" y="0.635" dx="1.016" dy="1.016" layer="1" roundness="100" rot="R45"/>
<smd name="DD" x="0.9525" y="-0.3175" dx="1.016" dy="1.016" layer="1" roundness="100" rot="R45"/>
<smd name="RES" x="1.905" y="0.635" dx="1.016" dy="1.016" layer="1" roundness="100" rot="R45"/>
</package>
<package name="WT11I-E">
<description>&lt;p&gt;Bluegiga WT11i class 1 Bluetooth 2.1 + EDR module. WT11i-E variant has a U.Fl connector for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT11i is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack.  Bluegiga's WT11i constitutes the ideal solution for developers that want to quickly integrate long-range and high-performance Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It provides a 100dB link budget ensuring long range and robust Bluetooth connectivity and uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT11i combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt11i-bluetooth-class-1-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt11i-bluetooth-class-1-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7" y1="-17.88" x2="-7" y2="17.87" width="0.127" layer="21"/>
<wire x1="-7" y1="17.87" x2="7" y2="17.87" width="0.127" layer="21"/>
<wire x1="7" y1="17.87" x2="7" y2="-17.88" width="0.127" layer="21"/>
<wire x1="7" y1="-17.88" x2="-7" y2="-17.88" width="0.127" layer="21"/>
<smd name="GND@2" x="-6.75" y="-16.88" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMS" x="-6.6" y="-15.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMC" x="-6.6" y="-13.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMI" x="-6.6" y="-12.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCTS" x="-6.6" y="-10.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="USB_D-" x="-6.6" y="-9.38" dx="1.778" dy="0.9144" layer="1" roundness="20" rot="R180"/>
<smd name="USB_D+" x="-6.6" y="-7.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMO" x="-6.6" y="-6.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RXD" x="-6.6" y="-4.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NRTS" x="-6.6" y="-3.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO3" x="-6.6" y="-1.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO2" x="-6.6" y="-0.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD" x="-6.6" y="1.12" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND" x="-6.75" y="2.62" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@4" x="6.75" y="2.62" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="AIO" x="6.6" y="1.12" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="TXD" x="6.6" y="-0.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="6.6" y="-1.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MOSI" x="6.6" y="-3.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MISO" x="6.6" y="-4.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="SCLK" x="6.6" y="-6.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCSB" x="6.6" y="-7.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="6.6" y="-9.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="6.6" y="-10.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="6.6" y="-12.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RES" x="6.6" y="-13.88" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD@2" x="6.6" y="-15.38" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@3" x="6.75" y="-16.88" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<text x="-6.985" y="18.107" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0.635" y="18.107" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-5.3975" y="2.2225" size="0.8128" layer="21" rot="SR0">1</text>
<text x="-5.3975" y="-17.272" size="0.8128" layer="21" rot="SR0">14</text>
<text x="3.81" y="-17.272" size="0.8128" layer="21" rot="SR0">15</text>
<text x="3.81" y="2.2225" size="0.8128" layer="21" rot="SR0">28</text>
<circle x="4" y="7" radius="1.4142125" width="0.127" layer="51"/>
<circle x="4" y="7" radius="0.782621875" width="0.127" layer="51"/>
<text x="3" y="9" size="0.6096" layer="51">U.Fl</text>
</package>
<package name="WF121-E">
<description>&lt;p&gt;Bluegiga WF121 802.11b/g/n full-stack wi-fi module. WF121-E variant has a U.Fl connector for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;Bluegiga's WF121 is a stand-alone Wi-Fi module providing fully integrated 2.4GHz 802.11 b/g/n radio, TCP/IP stack and a 32-bit micro controller (MCU) platform for embedded applications requiring simple, low-cost and low-power wireless IP connectivity. It also provides flexible peripheral interfaces such as SPI, I2C, ADC, GPIO, Bluetooth co-existence, and timers to connect various peripheral interfaces directly to the WF121 Wi-Fi module.&lt;/p&gt;
&lt;p&gt;The WF121 Wi-Fi module also allows end-user applications to be embedded onto the on-board 32-bit MCU, using a simple Bluegiga BGScript&amp;trade; scripting language and free-of-charge development tools. This eliminates need for and additional MCU and enables end users to develop smaller and lower cost Wi-Fi devices. The WF121 can also be used in modem-like mode in applications where the external MCU is needed. The 802.11 access point and HTTP server functionality is also included for easy configurations and direct connections with phones, tablets, and PCs.&lt;/p&gt;
&lt;p&gt;With an integrated 802.11 radio, antenna, single power supply, and CE, FCC, and IC regulatory certifications, the WF121 provides low-risk and fast time-to-market for applications requiring Wi-Fi connectivity.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/wifi-modules/wf121-wifi-module"&gt;http://www.bluegiga.com/en-US/products/wifi-modules/wf121-wifi-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="7.7" y1="13.1" x2="7.7" y2="-13.1" width="0.127" layer="21"/>
<wire x1="7.7" y1="-13.1" x2="-7.7" y2="-13.1" width="0.127" layer="21"/>
<wire x1="-7.7" y1="-13.1" x2="-7.7" y2="7.8" width="0.127" layer="21"/>
<wire x1="-7.7" y1="7.8" x2="-7.7" y2="13.1" width="0.127" layer="21"/>
<wire x1="-7.7" y1="13.1" x2="-1.5" y2="13.1" width="0.127" layer="21"/>
<smd name="GND" x="-7.55" y="7" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RB15" x="-7.55" y="5.73" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE0" x="-7.55" y="4.46" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE1" x="-7.55" y="3.19" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE2" x="-7.55" y="1.92" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE3" x="-7.55" y="0.65" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE4" x="-7.55" y="-0.62" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="VDD_PA" x="-7.55" y="-1.89" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="VDD_3.3V" x="-7.55" y="-3.16" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE5" x="-7.55" y="-4.43" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE6" x="-7.55" y="-5.7" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RE7" x="-7.55" y="-6.97" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="MCLR" x="-7.55" y="-8.24" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RB1" x="-7.55" y="-9.51" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RB0" x="-7.55" y="-10.78" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="GND@2" x="-7.55" y="-12.05" dx="1.7" dy="0.9" layer="1" roundness="100"/>
<smd name="RB8" x="-5.08" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RF3" x="-3.81" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB14" x="-2.54" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB13" x="-1.27" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB12" x="0" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB11" x="1.27" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB10" x="2.54" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="RB5" x="3.81" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="VBUS" x="5.08" y="-12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="GND@3" x="7.55" y="-12.05" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RG3" x="7.55" y="-10.78" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RG2" x="7.55" y="-9.51" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD3" x="7.55" y="-8.24" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RC12" x="7.55" y="-6.97" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RC15" x="7.55" y="-5.7" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD2" x="7.55" y="-4.43" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RC13" x="7.55" y="-3.16" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RC14" x="7.55" y="-1.89" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RF4" x="7.55" y="-0.62" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RF5" x="7.55" y="0.65" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD11" x="7.55" y="1.92" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD0" x="7.55" y="3.19" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD4" x="7.55" y="4.46" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="BT_RF" x="7.55" y="5.73" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD5" x="7.55" y="7" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD6" x="7.55" y="8.27" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD7" x="7.55" y="9.54" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD9" x="7.55" y="10.81" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="GND@4" x="7.55" y="12.08" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RD10" x="5.08" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="RD1" x="3.81" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GND@5" x="2.54" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="ANT" x="1.27" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GND@6" x="0" y="12.95" dx="1.7" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GNDPAD" x="3.9" y="2.45" dx="6.1" dy="2.6" layer="1" rot="R270"/>
<smd name="SPI_MISO" x="-4.2" y="7" dx="2" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_CLK" x="-4.2" y="5.73" dx="2" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_MOSI" x="-4.2" y="4.46" dx="2" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_CS" x="-4.2" y="3.19" dx="2" dy="0.9" layer="1" roundness="100"/>
<wire x1="-1.5" y1="13.1" x2="7.7" y2="13.1" width="0.127" layer="21"/>
<wire x1="-1.5" y1="13.1" x2="-1.5" y2="7.8" width="0.127" layer="21"/>
<wire x1="-1.5" y1="7.8" x2="-7.7" y2="7.8" width="0.127" layer="21"/>
<text x="-8" y="14" size="1.27" layer="25">&gt;NAME</text>
<text x="-8" y="-15.55" size="1.27" layer="27">&gt;VALUE</text>
<circle x="4" y="10" radius="1.4142125" width="0.127" layer="51"/>
<circle x="4" y="10" radius="0.782621875" width="0.127" layer="51"/>
<text x="5" y="8" size="0.6096" layer="51" rot="R180">U.Fl</text>
</package>
<package name="CC-P05">
<description>&lt;p&gt;CC debugger connection using 0.05-inch pitch header.&lt;/p&gt;
&lt;p&gt;Package design from "pretty-eagle-libs" at &lt;a href="https://github.com/esden/pretty-eagle-libs/blob/master/pel_misc.lbr"&gt;https://github.com/esden/pretty-eagle-libs/blob/master/pel_misc.lbr&lt;/a&gt; by @esden at Github. (CC-BY-SA-3.0)&lt;/p&gt;
&lt;p&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-3.175" y1="2.5" x2="-3.175" y2="-2.5" width="0.127" layer="21"/>
<wire x1="3.175" y1="2.5" x2="3.175" y2="-2.5" width="0.127" layer="21"/>
<wire x1="-3.175" y1="-2.5" x2="-3.1" y2="-2.5" width="0.127" layer="21"/>
<wire x1="-3.175" y1="2.5" x2="-3.1" y2="2.5" width="0.127" layer="21"/>
<wire x1="3.175" y1="2.5" x2="3.1" y2="2.5" width="0.127" layer="21"/>
<wire x1="3.175" y1="-2.5" x2="3.1" y2="-2.5" width="0.127" layer="21"/>
<wire x1="-2.005" y1="2.5" x2="-1.805" y2="2.5" width="0.127" layer="21"/>
<wire x1="-2.005" y1="-2.5" x2="-1.805" y2="-2.5" width="0.127" layer="21"/>
<wire x1="-0.735" y1="2.5" x2="-0.535" y2="2.5" width="0.127" layer="21"/>
<wire x1="-0.735" y1="-2.5" x2="-0.635" y2="-2.5" width="0.127" layer="21"/>
<wire x1="-0.635" y1="-2.5" x2="-0.535" y2="-2.5" width="0.127" layer="21"/>
<wire x1="0.535" y1="2.5" x2="0.735" y2="2.5" width="0.127" layer="21"/>
<wire x1="0.535" y1="-2.5" x2="0.635" y2="-2.5" width="0.127" layer="21"/>
<wire x1="0.635" y1="-2.5" x2="0.735" y2="-2.5" width="0.127" layer="21"/>
<wire x1="1.805" y1="2.5" x2="2.005" y2="2.5" width="0.127" layer="21"/>
<wire x1="1.805" y1="-2.5" x2="2.005" y2="-2.5" width="0.127" layer="21"/>
<wire x1="-0.635" y1="-2.5" x2="-0.635" y2="-0.35" width="0.127" layer="21"/>
<wire x1="-0.635" y1="-0.35" x2="0.635" y2="-0.35" width="0.127" layer="21"/>
<wire x1="0.635" y1="-0.35" x2="0.635" y2="-2.5" width="0.127" layer="21"/>
<wire x1="-3.175" y1="2.5" x2="-3.175" y2="-2.5" width="0.127" layer="51"/>
<wire x1="3.175" y1="2.5" x2="3.175" y2="-2.5" width="0.127" layer="51"/>
<wire x1="-0.635" y1="-2.5" x2="-0.635" y2="-0.35" width="0.127" layer="51"/>
<wire x1="-0.635" y1="-0.35" x2="0.635" y2="-0.35" width="0.127" layer="51"/>
<wire x1="0.635" y1="-0.35" x2="0.635" y2="-2.5" width="0.127" layer="51"/>
<wire x1="-3.175" y1="-2.5" x2="3.175" y2="-2.5" width="0.127" layer="51"/>
<wire x1="3.175" y1="2.5" x2="-3.175" y2="2.5" width="0.127" layer="51"/>
<smd name="1" x="-2.54" y="-2.03" dx="2.8" dy="0.74" layer="1" roundness="20" rot="R90"/>
<smd name="3" x="-1.27" y="-2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<smd name="5" x="0" y="-2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<smd name="7" x="1.27" y="-2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<smd name="9" x="2.54" y="-2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<smd name="2" x="-2.54" y="2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<smd name="4" x="-1.27" y="2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<smd name="6" x="0" y="2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<smd name="8" x="1.27" y="2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<smd name="10" x="2.54" y="2.03" dx="2.8" dy="0.74" layer="1" rot="R90"/>
<text x="-3.175" y="3.81" size="0.635" layer="25" font="vector" ratio="16">&gt;NAME</text>
<text x="-3.175" y="-4.445" size="0.635" layer="27" font="vector" ratio="16">&gt;VALUE</text>
</package>
<package name="BLE112-E">
<description>&lt;p&gt;Bluetooth Low Energy single-mode module - Bluetooth 4.0 (CC2540). BLE112-E variant has a U.Fl connector for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BLE112 is a Bluetooth Smart module targeted for low-power sensors and accessories. It integrates all features required for a Bluetooth Smart application, including Bluetooth radio, software stack, and GATT-based profiles. The BLE112 Bluetooth Smart module can also host end-user applications, which means no external micro controller is required in size or price constrained devices. Morover, ithas flexible hardware interfaces to connect to different peripherals and sensors and can be powered directly from a standard 3V coin cell battery or a pair of AAA batteries. In the lowest power sleep mode it merely consumes 500 nA and will wake up within a few hundred microseconds.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-6.05" y1="-9.05" x2="-6.05" y2="9.05" width="0.127" layer="21"/>
<wire x1="-6.05" y1="9.05" x2="6" y2="9.05" width="0.127" layer="21"/>
<wire x1="6" y1="9.05" x2="6" y2="-9.05" width="0.127" layer="21"/>
<wire x1="6" y1="-9.05" x2="-6.05" y2="-9.05" width="0.127" layer="21"/>
<smd name="P1_5" x="-6.05" y="-6.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="USB-" x="-6.05" y="-5.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="USB+" x="-6.05" y="-4.35" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@2" x="-6.05" y="-3.1" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="VDD_USB" x="-6.05" y="-1.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P1_6" x="-6.05" y="-0.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P1_7" x="-6.05" y="0.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_0" x="-6.05" y="1.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_1" x="-6.05" y="3.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P2_2" x="-6.05" y="4.4" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="AVDD@2" x="-6.05" y="5.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="AVDD" x="-6.05" y="6.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND" x="-6.05" y="8.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@3" x="4.35" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="DVDD" x="3.1" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P0_7" x="1.85" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_0" x="0.6" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_1" x="-0.65" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_2" x="-1.9" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_3" x="-3.15" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P1_4" x="-4.4" y="-9.05" dx="0.85" dy="3" layer="1" roundness="100" rot="R180"/>
<smd name="P0_6" x="6" y="-6.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_5" x="6" y="-5.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_4" x="6" y="-4.35" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_3" x="6" y="-3.1" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_2" x="6" y="-1.85" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_1" x="6" y="-0.6" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="P0_0" x="6" y="0.65" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="RESET" x="6" y="1.9" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<smd name="GND@4" x="6" y="3.15" dx="0.85" dy="3" layer="1" roundness="100" rot="R90"/>
<text x="-4.35" y="7.8" size="0.8128" layer="51" rot="SR0">1</text>
<text x="-4.35" y="-7.25" size="0.8128" layer="51" rot="SR0">13</text>
<text x="3" y="-7.25" size="0.8128" layer="51" rot="SR0">22</text>
<text x="3" y="2.75" size="0.8128" layer="51" rot="SR0">30</text>
<text x="-6" y="9.4" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0" y="9.4" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<circle x="-2" y="7" radius="1.4142125" width="0.127" layer="51"/>
<circle x="-2" y="7" radius="0.782621875" width="0.127" layer="51"/>
<text x="-1" y="5" size="0.6096" layer="51" rot="R180">U.Fl</text>
</package>
<package name="WT32-E">
<description>&lt;p&gt;Bluegiga WT32 class 2 Bluetooth Audio module - Bluetooth 2.1 + EDR w/stereo analog audio (A2DP) support. WT32-E variant has a W.Fl connector for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT32 is a Bluetooth 2.1 + EDR module dedicated for Bluetooth audio applications. In addition to Bluetooth radio, antenna and iWRAP Bluetooth stack, the WT32 contains a DSP processor, a stereo audio codec and a battery charger making it ideal for portable battery Bluetooth stereo or hands-free audio applications. The WT32 constitutes an ideal solution for developers that want to quickly integrate the latest Bluetooth audio technologies into their design without investing several months into Bluetooth radio and stack development. In addition to the standard Bluetooth audio profiles, the WT32 can also support aptX&amp;reg; audio coding technology, offering outstanding Bluetooth Stereo audio quality, CVC audio enhancement software for hands-free applications and Apple iAP profile enabling OEMs, to create really unique and differentiated audio products.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7.95" y1="-11.95" x2="-7.95" y2="11.95" width="0.127" layer="21"/>
<wire x1="-7.95" y1="11.95" x2="7.95" y2="11.95" width="0.127" layer="21"/>
<wire x1="7.95" y1="11.95" x2="7.95" y2="-11.95" width="0.127" layer="21"/>
<wire x1="7.95" y1="-11.95" x2="-7.95" y2="-11.95" width="0.127" layer="21"/>
<smd name="DGND@5" x="7.85" y="-10" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_NCSB" x="7.7" y="-9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_CLK" x="7.7" y="-8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MISO" x="7.7" y="-7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="SPI_MOSI" x="7.7" y="-6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="LED0" x="7.7" y="-5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_BAT" x="7.7" y="-4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_CHG" x="7.7" y="-3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND" x="7.7" y="-2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="MIC_BIAS" x="7.7" y="-1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_P_RIGHT" x="7.7" y="0" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_N_RIGHT" x="7.7" y="1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND@2" x="7.7" y="2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_P_LEFT" x="7.7" y="3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_IN_N_LEFT" x="7.7" y="4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_N_RIGHT" x="7.7" y="5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_P_RIGHT" x="7.7" y="6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AGND@3" x="7.7" y="7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_N_LEFT" x="7.7" y="8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AUDIO_OUT_P_LEFT" x="7.7" y="9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VDD_IO" x="-7.85" y="-10" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R90"/>
<smd name="UART_TXD" x="-7.7" y="-9" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="UART_RXD" x="-7.7" y="-8" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO10" x="-7.7" y="-7" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO9" x="-7.7" y="-6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="USB_D+" x="-7.7" y="-5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="USB_D-" x="-7.7" y="-4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO3" x="-7.7" y="-3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO2" x="-7.7" y="-2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO1" x="-7.7" y="-1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PIO0" x="-7.7" y="0" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AIO1" x="-7.7" y="1" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="AIO0" x="-7.7" y="2" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND@3" x="-7.7" y="3" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND@2" x="-7.7" y="4" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="DGND" x="-7.7" y="5" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="VREG_ENA" x="-7.7" y="6" dx="0.6" dy="2" layer="1" roundness="30" rot="R90"/>
<smd name="PCM_CLK" x="6" y="-11.85" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_SYNC" x="5" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_OUT" x="4" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PCM_IN" x="3" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="2" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="1" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="0" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="-1" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="PIO8" x="-2" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="UART_NCTS" x="-3" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="UART_NRTS" x="-4" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="RESET" x="-5" y="-11.7" dx="0.6" dy="2" layer="1" roundness="30" rot="R180"/>
<smd name="DGND@4" x="-6" y="-11.85" dx="0.6" dy="1.7" layer="1" roundness="30" rot="R180"/>
<text x="-8" y="12.5" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="0" y="12.5" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-6.2" y="5.7" size="0.8128" layer="21" rot="SR0">1</text>
<text x="5.05" y="8.6" size="0.8128" layer="21" rot="SR0">50</text>
<text x="-6.25" y="-10.35" size="0.8128" layer="21" rot="SR0">17</text>
<text x="5.05" y="-10.35" size="0.8128" layer="21" rot="SR0">31</text>
<circle x="3" y="9.5" radius="1" width="0.127" layer="51"/>
<circle x="3" y="9.5" radius="0.5" width="0.127" layer="51"/>
<text x="2" y="11" size="0.6096" layer="51">W.Fl</text>
</package>
<package name="WT12-N">
<description>&lt;p&gt;Bluegiga WT12 class 2 Bluetooth 2.1 + EDR module. WT12-N variant has SMD pads for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT12 is a fully integrated Bluetooth 2.1 + EDR, class 2 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. Bluegiga's WT12 constitutes the ideal solution for developers that want to quickly integrate Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. The WT12 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7" y1="-12.8" x2="-7" y2="12.8" width="0.127" layer="21"/>
<wire x1="-7" y1="12.8" x2="7" y2="12.8" width="0.127" layer="21"/>
<wire x1="7" y1="12.8" x2="7" y2="-12.8" width="0.127" layer="21"/>
<wire x1="7" y1="-12.8" x2="-7" y2="-12.8" width="0.127" layer="21"/>
<smd name="RF" x="0" y="12.4" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="RFGND" x="1.5" y="12.55" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="RFGND@2" x="-1.5" y="12.55" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="GND@2" x="-6.75" y="-11.8" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMS" x="-6.6" y="-10.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMC" x="-6.6" y="-8.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMI" x="-6.6" y="-7.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCTS" x="-6.6" y="-5.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="USB_D-" x="-6.6" y="-4.3" dx="1.778" dy="0.9144" layer="1" roundness="20" rot="R180"/>
<smd name="USB_D+" x="-6.6" y="-2.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMO" x="-6.6" y="-1.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RXD" x="-6.6" y="0.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NRTS" x="-6.6" y="1.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO3" x="-6.6" y="3.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO2" x="-6.6" y="4.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD" x="-6.6" y="6.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND" x="-6.75" y="7.7" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@4" x="6.75" y="7.7" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NC" x="6.6" y="6.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="TXD" x="6.6" y="4.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="6.6" y="3.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MOSI" x="6.6" y="1.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MISO" x="6.6" y="0.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="SCLK" x="6.6" y="-1.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCSB" x="6.6" y="-2.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="6.6" y="-4.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="6.6" y="-5.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="6.6" y="-7.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RES" x="6.6" y="-8.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD@2" x="6.6" y="-10.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@3" x="6.75" y="-11.8" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<text x="-6.985" y="13.745" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-0.165" y="13.745" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-5.3975" y="7.3025" size="0.8128" layer="21" rot="SR0">1</text>
<text x="-5.3975" y="-12.192" size="0.8128" layer="21" rot="SR0">14</text>
<text x="3.81" y="-12.192" size="0.8128" layer="21" rot="SR0">15</text>
<text x="3.81" y="7.3025" size="0.8128" layer="21" rot="SR0">28</text>
<text x="1.905" y="9.8425" size="0.8128" layer="21" rot="R90">29</text>
<text x="0.3175" y="9.8425" size="0.8128" layer="21" rot="R90">30</text>
<text x="-1.27" y="9.8425" size="0.8128" layer="21" rot="R90">31</text>
<text x="0.3175" y="7.9375" size="0.8128" layer="21" rot="R90">RF</text>
</package>
<package name="WT12-A-NORF">
<description>&lt;p&gt;Bluegiga WT12 class 2 Bluetooth 2.1 + EDR module. WT12-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT12-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt; This is a special package without RF landing pads, though the WT12-A module itself still has them. It is recommended to keep the landing pads on your PCB and particularly the RFGND pads soldered securely. However, if PCB space must be absolutely minimized, then leaving those pads off is optional.&lt;/p&gt;
&lt;p&gt;The WT12 is a fully integrated Bluetooth 2.1 + EDR, class 2 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. Bluegiga's WT12 constitutes the ideal solution for developers that want to quickly integrate Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. The WT12 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7" y1="-12.8" x2="-7" y2="12.8" width="0.127" layer="21"/>
<wire x1="-7" y1="12.8" x2="7" y2="12.8" width="0.127" layer="21"/>
<wire x1="7" y1="12.8" x2="7" y2="-12.8" width="0.127" layer="21"/>
<wire x1="7" y1="-12.8" x2="-7" y2="-12.8" width="0.127" layer="21"/>
<smd name="GND@2" x="-6.75" y="-11.8" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMS" x="-6.6" y="-10.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMC" x="-6.6" y="-8.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMI" x="-6.6" y="-7.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCTS" x="-6.6" y="-5.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="USB_D-" x="-6.6" y="-4.3" dx="1.778" dy="0.9144" layer="1" roundness="20" rot="R180"/>
<smd name="USB_D+" x="-6.6" y="-2.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMO" x="-6.6" y="-1.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RXD" x="-6.6" y="0.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NRTS" x="-6.6" y="1.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO3" x="-6.6" y="3.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO2" x="-6.6" y="4.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD" x="-6.6" y="6.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND" x="-6.75" y="7.7" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@4" x="6.75" y="7.7" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NC" x="6.6" y="6.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="TXD" x="6.6" y="4.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="6.6" y="3.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MOSI" x="6.6" y="1.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MISO" x="6.6" y="0.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="SCLK" x="6.6" y="-1.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCSB" x="6.6" y="-2.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="6.6" y="-4.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="6.6" y="-5.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="6.6" y="-7.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RES" x="6.6" y="-8.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD@2" x="6.6" y="-10.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@3" x="6.75" y="-11.8" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<text x="-6.985" y="13.745" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-0.165" y="13.745" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-5.3975" y="7.3025" size="0.8128" layer="21" rot="SR0">1</text>
<text x="-5.3975" y="-12.192" size="0.8128" layer="21" rot="SR0">14</text>
<text x="3.81" y="-12.192" size="0.8128" layer="21" rot="SR0">15</text>
<text x="3.81" y="7.3025" size="0.8128" layer="21" rot="SR0">28</text>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="41"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="42"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="43"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="39"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="40"/>
<rectangle x1="-1.905" y1="11.43" x2="1.905" y2="12.7" layer="39"/>
<text x="0" y="11.684" size="0.4064" layer="51" align="bottom-center">RF pads</text>
<rectangle x1="-6" y1="11" x2="-3" y2="12" layer="51"/>
</package>
<package name="WT12-A">
<description>&lt;p&gt;Bluegiga WT12 class 2 Bluetooth 2.1 + EDR module. WT12-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT12-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT12 is a fully integrated Bluetooth 2.1 + EDR, class 2 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. Bluegiga's WT12 constitutes the ideal solution for developers that want to quickly integrate Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. The WT12 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7" y1="-12.8" x2="-7" y2="12.8" width="0.127" layer="21"/>
<wire x1="-7" y1="12.8" x2="7" y2="12.8" width="0.127" layer="21"/>
<wire x1="7" y1="12.8" x2="7" y2="-12.8" width="0.127" layer="21"/>
<wire x1="7" y1="-12.8" x2="-7" y2="-12.8" width="0.127" layer="21"/>
<smd name="RF" x="0" y="12.4" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="RFGND" x="1.5" y="12.55" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="RFGND@2" x="-1.5" y="12.55" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R90"/>
<smd name="GND@2" x="-6.75" y="-11.8" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMS" x="-6.6" y="-10.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMC" x="-6.6" y="-8.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMI" x="-6.6" y="-7.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCTS" x="-6.6" y="-5.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="USB_D-" x="-6.6" y="-4.3" dx="1.778" dy="0.9144" layer="1" roundness="20" rot="R180"/>
<smd name="USB_D+" x="-6.6" y="-2.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PCMO" x="-6.6" y="-1.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RXD" x="-6.6" y="0.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NRTS" x="-6.6" y="1.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO3" x="-6.6" y="3.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO2" x="-6.6" y="4.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD" x="-6.6" y="6.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND" x="-6.75" y="7.7" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@4" x="6.75" y="7.7" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NC" x="6.6" y="6.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="TXD" x="6.6" y="4.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO5" x="6.6" y="3.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MOSI" x="6.6" y="1.7" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="MISO" x="6.6" y="0.2" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="SCLK" x="6.6" y="-1.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="NCSB" x="6.6" y="-2.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO4" x="6.6" y="-4.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO7" x="6.6" y="-5.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="PIO6" x="6.6" y="-7.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="RES" x="6.6" y="-8.8" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="VDD@2" x="6.6" y="-10.3" dx="1.778" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<smd name="GND@3" x="6.75" y="-11.8" dx="1.478" dy="0.9144" layer="1" roundness="30" rot="R180"/>
<text x="-6.985" y="13.745" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-0.165" y="13.745" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<text x="-5.3975" y="7.3025" size="0.8128" layer="21" rot="SR0">1</text>
<text x="-5.3975" y="-12.192" size="0.8128" layer="21" rot="SR0">14</text>
<text x="3.81" y="-12.192" size="0.8128" layer="21" rot="SR0">15</text>
<text x="3.81" y="7.3025" size="0.8128" layer="21" rot="SR0">28</text>
<text x="1.905" y="9.8425" size="0.8128" layer="21" rot="R90">29</text>
<text x="0.3175" y="9.8425" size="0.8128" layer="21" rot="R90">30</text>
<text x="-1.27" y="9.8425" size="0.8128" layer="21" rot="R90">31</text>
<text x="0.3175" y="7.9375" size="0.8128" layer="21" rot="R90">RF</text>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="41"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="42"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="43"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="39"/>
<rectangle x1="-12" y1="8.2" x2="-2" y2="14" layer="40"/>
<rectangle x1="-6" y1="11" x2="-3" y2="12" layer="51"/>
</package>
<package name="BT111-A">
<description>&lt;p&gt;Bluetooth Smart Ready (dual-mode) USB HCI module - Bluetooth 4.0. BT111-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BT111-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BT111 is a low cost and ultra small Bluetooth Smart Ready HCI module designed for applications where both Bluetooth classic and Bluetooth low energy connectivity are needed. The BT111 integrates a Bluetooth 4.0 dual mode radio, HCI software stack, USB interface and an antenna. It is compatible with Windows and Linux operating systems and Microsoft and BlueZ Bluetooth stacks and offers OEMs a fast and risk-free way to integrate Bluetooth 4.0 connectivity into their applications.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/bt111-bluetooth--smart-ready-hci"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/bt111-bluetooth--smart-ready-hci&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-4.65" y1="-6.525" x2="-4.65" y2="6.525" width="0.127" layer="21"/>
<wire x1="-4.65" y1="6.525" x2="4.65" y2="6.525" width="0.127" layer="21"/>
<wire x1="4.65" y1="6.525" x2="4.65" y2="-6.525" width="0.127" layer="21"/>
<wire x1="4.65" y1="-6.525" x2="-4.65" y2="-6.525" width="0.127" layer="21"/>
<text x="-2.425" y="5.075" size="0.6096" layer="51" rot="SR0">1</text>
<text x="-4" y="-5.675" size="0.6096" layer="51" rot="SR0">10</text>
<text x="3" y="-5.675" size="0.6096" layer="51" rot="SR0">16</text>
<text x="1.6" y="0.7" size="0.6096" layer="51" rot="SR0">21</text>
<text x="-4.55" y="7.15" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-4.55" y="-8.2" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<rectangle x1="-1" y1="1.4" x2="15" y2="6.525" layer="39"/>
<rectangle x1="-1" y1="1.4" x2="15" y2="6.525" layer="40"/>
<rectangle x1="-1" y1="1.4" x2="15" y2="6.525" layer="41"/>
<rectangle x1="-1" y1="1.4" x2="15" y2="6.525" layer="42"/>
<rectangle x1="-1" y1="1.4" x2="15" y2="6.525" layer="43"/>
<smd name="GND" x="-3.875" y="5.375" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="USB-" x="-3.875" y="4.275" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="USB+" x="-3.875" y="3.175" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="PCM_SYNC" x="-3.875" y="2.075" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="PIO5" x="-3.875" y="0.975" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="PIO2" x="-3.875" y="-0.125" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="PCM_CLK" x="-3.875" y="-1.225" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="PCM_IN" x="-3.875" y="-2.325" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="GND@2" x="-3.875" y="-3.425" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="VREG_IN_HV" x="-3.875" y="-4.525" dx="2.2" dy="0.6" layer="1" roundness="100"/>
<smd name="PIO0" x="-2.2" y="-5.75" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R90"/>
<smd name="PCM_OUT" x="-1.1" y="-5.75" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R90"/>
<smd name="PIO1" x="0" y="-5.75" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R90"/>
<smd name="SPI_PCM_SEL" x="1.1" y="-5.75" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R90"/>
<smd name="GND@3" x="2.2" y="-5.75" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R90"/>
<smd name="VDD_HOST" x="3.875" y="-4.525" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R180"/>
<smd name="VREG_IN_USB" x="3.875" y="-3.425" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R180"/>
<smd name="VREG_OUT_HV" x="3.875" y="-2.325" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R180"/>
<smd name="VDD_PADS" x="3.875" y="-1.225" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R180"/>
<smd name="VREG_EN_RST#" x="3.875" y="-0.125" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R180"/>
<smd name="GND@4" x="3.875" y="0.975" dx="2.2" dy="0.6" layer="1" roundness="100" rot="R180"/>
<rectangle x1="1" y1="5" x2="4" y2="6" layer="51"/>
</package>
<package name="WF111-A">
<description>&lt;p&gt;Bluegiga WF111 802.11b/g/n SDIO HCI wi-fi module. WF111-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WF111-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WF111 is a fully integrated single 2.4GHz band 802.11 b/g/n module designed for portable and battery-powered applications that need Wi-Fi connectivity. The WF111 integrates an IEEE 802.11 b/g/n radio, antenna or U.FL antenna connector, and SDIO host interface. It provides a low cost and simple Wi-Fi solution for devices that run an operating system and a TCP/IP stack on-board, but still offers the benefits of a module – small form factor, certifications, and easy integration. Bluegiga also offers WF111 drivers for the Linux and Android operating systems. The WF111 has hardware support for Wi-Fi encryption protocols and for many co-existence schemes that enable exceptional performance when using IEEE 802.11 and Bluetooth simultaneously.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/wifi-modules/wf111-wifi-module"&gt;http://www.bluegiga.com/en-US/products/wifi-modules/wf111-wifi-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-6" y1="-9.5" x2="-6" y2="9.5" width="0.127" layer="21"/>
<wire x1="-6" y1="9.5" x2="6" y2="9.5" width="0.127" layer="21"/>
<wire x1="6" y1="9.5" x2="6" y2="-9.5" width="0.127" layer="21"/>
<wire x1="6" y1="-9.5" x2="-6" y2="-9.5" width="0.127" layer="21"/>
<text x="-4.65" y="7.75" size="0.6096" layer="51" rot="SR0">1</text>
<text x="-4.75" y="-8.8" size="0.6096" layer="51" rot="SR0">14</text>
<text x="3.85" y="-8.8" size="0.6096" layer="51" rot="SR0">21</text>
<text x="4.8" y="2.3" size="0.6096" layer="51" rot="SR0">29</text>
<text x="-6" y="10.4" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-6" y="-11.4" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<rectangle x1="0.2" y1="2.9" x2="16" y2="10.5" layer="39"/>
<rectangle x1="0.2" y1="2.9" x2="16" y2="10.5" layer="40"/>
<rectangle x1="0.2" y1="2.9" x2="16" y2="10.5" layer="41"/>
<rectangle x1="0.2" y1="2.9" x2="16" y2="10.5" layer="42"/>
<rectangle x1="0.2" y1="2.9" x2="16" y2="10.5" layer="43"/>
<rectangle x1="1.5" y1="7" x2="5" y2="8.5" layer="51"/>
<smd name="GND" x="-5.7" y="7.985" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_DAT0" x="-5.7" y="6.715" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_DAT1" x="-5.7" y="5.445" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_DAT2" x="-5.7" y="4.175" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_DAT3" x="-5.7" y="2.905" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_CLK" x="-5.7" y="1.635" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_CMD" x="-5.7" y="0.365" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="GND@2" x="-5.7" y="-0.905" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="BT" x="-5.7" y="-2.175" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="VDD_ANA" x="-5.7" y="-3.445" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_MISO" x="-5.7" y="-4.715" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_CLK" x="-5.7" y="-5.985" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_MOSI" x="-5.7" y="-7.255" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="GND@3" x="-5.7" y="-8.525" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="VDD_SDIO" x="-3.175" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="PIO2" x="-1.905" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="VDD_REGIN" x="-0.635" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="PIO4" x="0.635" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="VDD_PADS" x="1.905" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="PIO3" x="3.175" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="GND@4" x="5.7" y="-8.525" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="PIO0" x="5.7" y="-7.255" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="REGEN" x="5.7" y="-5.985" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="PIO1" x="5.7" y="-4.715" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RST" x="5.7" y="-3.445" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="SPI_CS" x="5.7" y="-2.175" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="PIO5" x="5.7" y="-0.905" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="VDD_PA" x="5.7" y="0.365" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="GND@5" x="5.7" y="1.635" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="GND@6" x="-0.635" y="9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="RF" x="-1.905" y="9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GND@7" x="-3.175" y="9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GND_PAD" x="2.2" y="-0.2" dx="4" dy="6" layer="1"/>
<text x="-2.8" y="7" size="0.6096" layer="51" rot="SR90">32</text>
</package>
<package name="WF111-E">
<description>&lt;p&gt;Bluegiga WF111 802.11b/g/n SDIO HCI wi-fi module. WF111-E variant has a U.Fl connector for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WF111 is a fully integrated single 2.4GHz band 802.11 b/g/n module designed for portable and battery-powered applications that need Wi-Fi connectivity. The WF111 integrates an IEEE 802.11 b/g/n radio, antenna or U.FL antenna connector, and SDIO host interface. It provides a low cost and simple Wi-Fi solution for devices that run an operating system and a TCP/IP stack on-board, but still offers the benefits of a module – small form factor, certifications, and easy integration. Bluegiga also offers WF111 drivers for the Linux and Android operating systems. The WF111 has hardware support for Wi-Fi encryption protocols and for many co-existence schemes that enable exceptional performance when using IEEE 802.11 and Bluetooth simultaneously.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/wifi-modules/wf111-wifi-module"&gt;http://www.bluegiga.com/en-US/products/wifi-modules/wf111-wifi-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-6" y1="-9.5" x2="-6" y2="9.5" width="0.127" layer="21"/>
<wire x1="-6" y1="9.5" x2="6" y2="9.5" width="0.127" layer="21"/>
<wire x1="6" y1="9.5" x2="6" y2="-9.5" width="0.127" layer="21"/>
<wire x1="6" y1="-9.5" x2="-6" y2="-9.5" width="0.127" layer="21"/>
<text x="-4.65" y="7.75" size="0.6096" layer="51" rot="SR0">1</text>
<text x="-4.75" y="-8.8" size="0.6096" layer="51" rot="SR0">14</text>
<text x="3.85" y="-8.8" size="0.6096" layer="51" rot="SR0">21</text>
<text x="4.8" y="2.3" size="0.6096" layer="51" rot="SR0">29</text>
<text x="-6" y="10.4" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-6" y="-11.4" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<smd name="GND" x="-5.7" y="7.985" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_DAT0" x="-5.7" y="6.715" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_DAT1" x="-5.7" y="5.445" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_DAT2" x="-5.7" y="4.175" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_DAT3" x="-5.7" y="2.905" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_CLK" x="-5.7" y="1.635" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SDIO_CMD" x="-5.7" y="0.365" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="GND@2" x="-5.7" y="-0.905" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="BT" x="-5.7" y="-2.175" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="VDD_ANA" x="-5.7" y="-3.445" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_MISO" x="-5.7" y="-4.715" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_CLK" x="-5.7" y="-5.985" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="SPI_MOSI" x="-5.7" y="-7.255" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="GND@3" x="-5.7" y="-8.525" dx="1.65" dy="0.9" layer="1" roundness="100"/>
<smd name="VDD_SDIO" x="-3.175" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="PIO2" x="-1.905" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="VDD_REGIN" x="-0.635" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="PIO4" x="0.635" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="VDD_PADS" x="1.905" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="PIO3" x="3.175" y="-9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R90"/>
<smd name="GND@4" x="5.7" y="-8.525" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="PIO0" x="5.7" y="-7.255" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="REGEN" x="5.7" y="-5.985" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="PIO1" x="5.7" y="-4.715" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="RST" x="5.7" y="-3.445" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="SPI_CS" x="5.7" y="-2.175" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="PIO5" x="5.7" y="-0.905" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="VDD_PA" x="5.7" y="0.365" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="GND@5" x="5.7" y="1.635" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R180"/>
<smd name="GND@6" x="-0.635" y="9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="RF" x="-1.905" y="9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GND@7" x="-3.175" y="9.2" dx="1.65" dy="0.9" layer="1" roundness="100" rot="R270"/>
<smd name="GND_PAD" x="2.2" y="-0.2" dx="4" dy="6" layer="1"/>
<text x="-0.2" y="7" size="0.6096" layer="51" rot="SR90">30</text>
<circle x="-2.95" y="6.55" radius="1.4142125" width="0.127" layer="51"/>
<circle x="-2.95" y="6.55" radius="0.782621875" width="0.127" layer="51"/>
<text x="-1.95" y="4.55" size="0.6096" layer="51" rot="R180">U.Fl</text>
</package>
<package name="WT41-E">
<description>&lt;p&gt;Bluegiga WT41 long-range Bluetooth module - Bluetooth 2.1 + EDR (+20 dBm, 1000m). WT41-E variant has a U.Fl connector for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT41 is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. The WT41 provides a superior 110dB link budget and more than 1000-meter line-of-sight connectivity for Bluetooth applications where extreme radio performance or reliability is required. It also constitutes an ideal solution for developers that want to quickly integrate extremely high performing Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development.&lt;/p&gt;
&lt;p&gt;The WT41 uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT41 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7.25" y1="-17.8" x2="-7.25" y2="17.75" width="0.127" layer="21"/>
<wire x1="7.25" y1="-17.8" x2="7.25" y2="17.75" width="0.127" layer="21"/>
<wire x1="-7.25" y1="-17.8" x2="7.25" y2="-17.8" width="0.127" layer="21"/>
<wire x1="-7.25" y1="17.75" x2="7.25" y2="17.75" width="0.127" layer="21"/>
<smd name="GND@11" x="-6.7" y="-15.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_CLK" x="-6.7" y="-12.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_CTS" x="-6.7" y="-9.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="USB+" x="-6.7" y="-6.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_RX" x="-6.7" y="-3.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO3" x="-6.7" y="-0.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="VDD_PA" x="-6.7" y="2.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@8" x="-6.7" y="5.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@6" x="-6.7" y="8.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@4" x="-6.7" y="11.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@2" x="-6.7" y="14.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_SYNC" x="-6.7" y="-14.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PCM_IN" x="-6.7" y="-11.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="USB-" x="-6.7" y="-8.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@10" x="-6.7" y="-5.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_RTS" x="-6.7" y="-2.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO2" x="-6.7" y="0.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@9" x="-6.7" y="3.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@7" x="-6.7" y="6.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@5" x="-6.7" y="9.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@3" x="-6.7" y="12.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND" x="-6.7" y="15.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@17" x="6.7" y="-15.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="RESET" x="6.7" y="-12.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO7" x="6.7" y="-9.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_CSB" x="6.7" y="-6.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_MISO" x="6.7" y="-3.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO5" x="6.7" y="-0.55" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="AIO" x="6.7" y="2.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@20" x="6.7" y="5.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@22" x="6.7" y="8.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@24" x="6.7" y="11.45" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="VDD" x="6.7" y="-14.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="PIO6" x="6.7" y="-11.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@18" x="6.7" y="-8.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_CLK" x="6.7" y="-5.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="SPI_MOSI" x="6.7" y="-2.05" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="UART_TX" x="6.7" y="0.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@19" x="6.7" y="3.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@21" x="6.7" y="6.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@23" x="6.7" y="9.95" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R90"/>
<smd name="GND@16" x="4.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@15" x="1.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@13" x="-1.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@12" x="-4.5" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="PIO4" x="3" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@14" x="0" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="PCM_OUT" x="-3" y="-17.25" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@25" x="4.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@27" x="1.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@29" x="-1.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@31" x="-4.5" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@26" x="3" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@28" x="0" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<smd name="GND@30" x="-3" y="17.2" dx="0.7" dy="1.9" layer="1" roundness="80" rot="R180"/>
<text x="4.054" y="11" size="0.8128" layer="21" rot="SR0">49</text>
<text x="-5.55" y="15.5" size="0.8128" layer="21" rot="SR0">2</text>
<text x="-5.45" y="-16" size="0.8128" layer="21" rot="SR0">23</text>
<text x="4.054" y="-16" size="0.8128" layer="21" rot="SR0">31</text>
<text x="-7.239" y="18.542" size="1.016" layer="25">&gt;NAME</text>
<text x="0" y="18.542" size="1.016" layer="27">&gt;VALUE</text>
<text x="6" y="16.25" size="0.8128" layer="21" rot="SR90">53</text>
<circle x="3.715" y="9.54" radius="1.4142125" width="0.127" layer="51"/>
<circle x="3.715" y="9.54" radius="0.782621875" width="0.127" layer="51"/>
<text x="4.715" y="7.54" size="0.6096" layer="51" rot="R180">U.Fl</text>
</package>
<package name="BLE121LR-A">
<description>&lt;p&gt;Bluetooth Low Energy single-mode long-range module - Bluetooth 4.0 (CC2541). BLE121LR-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE121LR-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details. &lt;span style="color: #F00;"&gt;IT IS EXTREMELY IMPORTANT THAT YOU FOLLOW THE LAYOUT GUIDELINES FOR THIS MODULE IN ORDER TO ENSURE MAXIMUM RANGE. THIS MEANS THAT YOU NEED A SOLID GROUND PLANE EXTENDING AT LEAST &lt;span style="background: #FF0;"&gt;&amp;nbsp;17 mm&amp;nbsp;&lt;/span&gt; ON THE LEFT AND RIGHT SIDES OF THE MODULE, AS SHOWN IN THE DATASHEET.&lt;/span&gt;&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;BLE121LR is a Bluetooth Smart Long Range module targeted for Bluetooth Smart applications where the best possible RF performance and range are required. At +8 dBm TX power and -98 dBm sensitivity BLE121LR has best-in-class RF performance and can provide Bluetooth Smart connectivity up to 450 meters. BLE121LR integrates all features required for a Bluetooth Smart application: Bluetooth radio, software stack and GATT based profiles. and it can also host end user applications, which means no external micro controller is required in size, price or power constrained devices. BLE121LR Bluetooth Smart module also has flexible hardware interfaces to connect to different peripherals or sensors. Although BLE121LR Bluetooth Smart Long Range Module is target for applications requiring high RF performance, it is still has relatively low power consumption and can be power using a standard 3V coin cell batteries.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble121lr-bluetooth--smart-long"&gt;https://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble121lr-bluetooth--smart-long&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-08-02 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-7.35" y1="-6.5" x2="-7.35" y2="6.5" width="0.127" layer="21"/>
<wire x1="-7.35" y1="6.5" x2="7.35" y2="6.5" width="0.127" layer="21"/>
<wire x1="7.35" y1="6.5" x2="7.35" y2="-6.5" width="0.127" layer="21"/>
<wire x1="7.35" y1="-6.5" x2="-7.35" y2="-6.5" width="0.127" layer="21"/>
<smd name="P0_4" x="-6.45" y="-1.35" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_3" x="-6.45" y="-0.45" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="RESET" x="-6.45" y="0.45" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_0" x="-6.45" y="1.35" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_1" x="-6.45" y="2.25" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_2" x="-6.45" y="3.15" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@10" x="6.45" y="3.15" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@11" x="6.45" y="4.05" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@12" x="6.45" y="4.95" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@13" x="6.45" y="5.85" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@3" x="-6.45" y="4.05" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@2" x="-6.45" y="4.95" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND" x="-6.45" y="5.85" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P1_6" x="-1.35" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100" rot="R180"/>
<smd name="GND@6" x="-2.25" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100" rot="R180"/>
<smd name="GND@5" x="-3.15" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100" rot="R180"/>
<smd name="GND@4" x="-4.05" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100" rot="R180"/>
<smd name="AVDD" x="-4.95" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100" rot="R180"/>
<smd name="P0_7" x="-6.45" y="-4.05" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_6" x="-6.45" y="-3.15" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P0_5" x="-6.45" y="-2.25" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="DCDC" x="-0.45" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="P2_0" x="0.45" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="P2_1" x="1.35" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="P2_2" x="2.25" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="GND@7" x="3.15" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="DVDD" x="4.05" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="SCL" x="4.95" y="-5.6" dx="0.5" dy="2" layer="1" roundness="100"/>
<smd name="SDA" x="6.45" y="-4.05" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="NC" x="6.45" y="-3.15" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<text x="-5" y="5.55" size="0.6096" layer="51" rot="SR0">1</text>
<text x="-5" y="-4.35" size="0.6096" layer="51" rot="SR0">12</text>
<text x="4" y="-4.35" size="0.6096" layer="51" rot="SR0">25</text>
<text x="4" y="5.55" size="0.6096" layer="51" rot="SR0">36</text>
<text x="-7.4" y="7" size="1.016" layer="25" rot="SR0">&gt;NAME</text>
<text x="-7.4" y="-8" size="1.016" layer="27" rot="SR0">&gt;VALUE</text>
<smd name="P1_5" x="6.45" y="-2.25" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P1_4" x="6.45" y="-1.35" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P1_3" x="6.45" y="-0.45" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="P1_2" x="6.45" y="0.45" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@8" x="6.45" y="1.35" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<smd name="GND@9" x="6.45" y="2.25" dx="0.5" dy="2" layer="1" roundness="100" rot="R90"/>
<rectangle x1="-3.75" y1="3.05" x2="3.75" y2="6.5" layer="39"/>
<rectangle x1="-3.75" y1="3.05" x2="3.75" y2="6.5" layer="40"/>
<rectangle x1="-3.75" y1="3.05" x2="3.75" y2="6.5" layer="41"/>
<rectangle x1="-3.75" y1="3.05" x2="3.75" y2="6.5" layer="42"/>
<rectangle x1="-3.75" y1="3.05" x2="3.75" y2="6.5" layer="43"/>
<rectangle x1="-2" y1="5" x2="1" y2="6" layer="51"/>
</package>
</packages>
<symbols>
<symbol name="WT12-A">
<description>&lt;p&gt;Bluegiga WT12-A symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="20.32" x2="15.24" y2="20.32" width="0.254" layer="94"/>
<wire x1="15.24" y1="20.32" x2="15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="-22.86" x2="-15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-22.86" x2="-15.24" y2="20.32" width="0.254" layer="94"/>
<text x="-15.24" y="21.59" size="2.54" layer="95">&gt;NAME</text>
<text x="-15.24" y="-26.67" size="2.54" layer="96">&gt;VALUE</text>
<pin name="GND" x="-17.78" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="VDD" x="-17.78" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="PIO2" x="17.78" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO3" x="17.78" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="NRTS" x="-17.78" y="-17.78" visible="pin" length="short" direction="out"/>
<pin name="RXD" x="-17.78" y="-12.7" visible="pin" length="short" direction="in"/>
<pin name="PCMO" x="-17.78" y="-2.54" visible="pin" length="short" direction="out"/>
<pin name="USB_D+" x="-17.78" y="7.62" visible="pin" length="short"/>
<pin name="USB_D-" x="-17.78" y="5.08" visible="pin" length="short"/>
<pin name="NCTS" x="-17.78" y="-15.24" visible="pin" length="short" direction="in"/>
<pin name="PCMI" x="-17.78" y="0" visible="pin" length="short" direction="in"/>
<pin name="PCMC" x="-17.78" y="-5.08" visible="pin" length="short" function="clk"/>
<pin name="PCMS" x="-17.78" y="-7.62" visible="pin" length="short"/>
<pin name="RES" x="-17.78" y="12.7" visible="pin" length="short" direction="in"/>
<pin name="PIO6" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="PIO4" x="17.78" y="0" visible="pin" length="short" rot="R180"/>
<pin name="NCSB" x="17.78" y="-20.32" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SCLK" x="17.78" y="-17.78" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="MISO" x="17.78" y="-15.24" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="MOSI" x="17.78" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO5" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="TXD" x="-17.78" y="-20.32" visible="pin" length="short" direction="out"/>
</symbol>
<symbol name="WT11I-A">
<description>&lt;p&gt;Bluegiga WT11i-A/-E symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="22.86" x2="15.24" y2="22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="22.86" x2="15.24" y2="-20.32" width="0.254" layer="94"/>
<wire x1="15.24" y1="-20.32" x2="-15.24" y2="-20.32" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-20.32" x2="-15.24" y2="22.86" width="0.254" layer="94"/>
<text x="-15.24" y="-24.13" size="2.54" layer="96">&gt;VALUE</text>
<text x="-15.24" y="24.13" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-17.78" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="VDD" x="-17.78" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="PIO2" x="17.78" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="PIO3" x="17.78" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="NRTS" x="-17.78" y="-15.24" visible="pin" length="short" direction="out"/>
<pin name="RXD" x="-17.78" y="-10.16" visible="pin" length="short" direction="in"/>
<pin name="PCMO" x="-17.78" y="0" visible="pin" length="short" direction="out"/>
<pin name="USB_D+" x="-17.78" y="10.16" visible="pin" length="short"/>
<pin name="USB_D-" x="-17.78" y="7.62" visible="pin" length="short"/>
<pin name="NCTS" x="-17.78" y="-12.7" visible="pin" length="short" direction="in"/>
<pin name="PCMI" x="-17.78" y="2.54" visible="pin" length="short" direction="in"/>
<pin name="PCMC" x="-17.78" y="-2.54" visible="pin" length="short" function="clk"/>
<pin name="PCMS" x="-17.78" y="-5.08" visible="pin" length="short"/>
<pin name="RES" x="-17.78" y="15.24" visible="pin" length="short" direction="in"/>
<pin name="PIO6" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO4" x="17.78" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="NCSB" x="17.78" y="-17.78" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SCLK" x="17.78" y="-15.24" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="MISO" x="17.78" y="-12.7" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="MOSI" x="17.78" y="-10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO5" x="17.78" y="0" visible="pin" length="short" rot="R180"/>
<pin name="TXD" x="-17.78" y="-17.78" visible="pin" length="short" direction="out"/>
<pin name="AIO" x="17.78" y="12.7" visible="pin" length="short" rot="R180"/>
</symbol>
<symbol name="WT41-N">
<description>&lt;p&gt;Bluegiga WT41-N symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="22.86" x2="15.24" y2="22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="22.86" x2="15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="-22.86" x2="-15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-22.86" x2="-15.24" y2="22.86" width="0.254" layer="94"/>
<text x="15.24" y="-24.13" size="2.54" layer="96" rot="R180">&gt;VALUE</text>
<text x="-15.24" y="-26.67" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-17.78" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_PA" x="-17.78" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="PIO2" x="17.78" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO3" x="17.78" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="UART_RTS" x="-17.78" y="-17.78" visible="pin" length="short" direction="out"/>
<pin name="UART_RX" x="-17.78" y="-12.7" visible="pin" length="short" direction="in"/>
<pin name="USB+" x="-17.78" y="7.62" visible="pin" length="short"/>
<pin name="USB-" x="-17.78" y="5.08" visible="pin" length="short"/>
<pin name="UART_CTS" x="-17.78" y="-15.24" visible="pin" length="short" direction="in"/>
<pin name="PCM_IN" x="-17.78" y="0" visible="pin" length="short" direction="in"/>
<pin name="PCM_CLK" x="-17.78" y="-5.08" visible="pin" length="short" function="clk"/>
<pin name="PCM_SYNC" x="-17.78" y="-7.62" visible="pin" length="short"/>
<pin name="PCM_OUT" x="-17.78" y="-2.54" visible="pin" length="short" direction="out"/>
<pin name="PIO4" x="17.78" y="0" visible="pin" length="short" rot="R180"/>
<pin name="VDD" x="-17.78" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="RESET" x="-17.78" y="12.7" visible="pin" length="short" direction="in"/>
<pin name="PIO6" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="SPI_CSB" x="17.78" y="-20.32" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_CLK" x="17.78" y="-17.78" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="SPI_MISO" x="17.78" y="-15.24" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_MOSI" x="17.78" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO5" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="UART_TX" x="-17.78" y="-20.32" visible="pin" length="short" direction="out"/>
<pin name="AIO" x="17.78" y="10.16" visible="pin" length="short" rot="R180"/>
<pin name="RF" x="17.78" y="17.78" visible="pin" length="short" rot="R180"/>
<pin name="RFGND" x="17.78" y="20.32" visible="pin" length="short" rot="R180"/>
<wire x1="-12.954" y1="-14.224" x2="-2.032" y2="-14.224" width="0.127" layer="97"/>
<wire x1="-12.954" y1="-16.764" x2="-2.032" y2="-16.764" width="0.127" layer="97"/>
</symbol>
<symbol name="WT21-N">
<description>&lt;p&gt;Bluegiga WT21-N symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="25.4" x2="17.78" y2="25.4" width="0.254" layer="94"/>
<wire x1="17.78" y1="25.4" x2="17.78" y2="-25.4" width="0.254" layer="94"/>
<wire x1="17.78" y1="-25.4" x2="-17.78" y2="-25.4" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-25.4" x2="-17.78" y2="25.4" width="0.254" layer="94"/>
<text x="-17.78" y="26.67" size="2.54" layer="95">&gt;NAME</text>
<text x="-17.78" y="-29.21" size="2.54" layer="96">&gt;VALUE</text>
<pin name="GND" x="-20.32" y="22.86" visible="pin" length="short" direction="pwr"/>
<pin name="1V8_OUT" x="-20.32" y="7.62" visible="pin" length="short" direction="out"/>
<pin name="VREGIN" x="-20.32" y="15.24" visible="pin" length="short" direction="in"/>
<pin name="VREG_ENA" x="-20.32" y="17.78" visible="pin" length="short" direction="in"/>
<pin name="PIO1" x="20.32" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO2" x="20.32" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="PIO3" x="20.32" y="0" visible="pin" length="short" rot="R180"/>
<pin name="PIO4" x="20.32" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="PIO5" x="20.32" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="20.32" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="PIO9" x="20.32" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="32KHZ" x="-20.32" y="2.54" visible="pin" length="short" direction="in" function="clk"/>
<pin name="UART_TX" x="-20.32" y="-22.86" visible="pin" length="short" direction="out"/>
<pin name="UART_RTS" x="-20.32" y="-20.32" visible="pin" length="short" direction="out"/>
<pin name="UART_RX" x="-20.32" y="-15.24" visible="pin" length="short" direction="in"/>
<pin name="UART_CTS" x="-20.32" y="-17.78" visible="pin" length="short" direction="in"/>
<pin name="SDIO_CLK" x="20.32" y="12.7" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SDIO_SD_CS" x="20.32" y="10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SDIO_CMD" x="20.32" y="15.24" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="VDD_PADS" x="-20.32" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="PCM_SYNC" x="-20.32" y="-10.16" visible="pin" length="short"/>
<pin name="PCM_CLK" x="-20.32" y="-7.62" visible="pin" length="short" function="clk"/>
<pin name="PCM_OUT" x="-20.32" y="-5.08" visible="pin" length="short" direction="out"/>
<pin name="PCM_IN" x="-20.32" y="-2.54" visible="pin" length="short" direction="in"/>
<pin name="SPI_MISO" x="20.32" y="-17.78" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_CLK" x="20.32" y="-20.32" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SPI_CS" x="20.32" y="-22.86" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_MOSI" x="20.32" y="-15.24" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="RST" x="-20.32" y="20.32" visible="pin" length="short" direction="in"/>
<pin name="RF" x="20.32" y="22.86" length="short" direction="pwr" rot="R180"/>
<pin name="RFGND" x="20.32" y="20.32" length="short" direction="pwr" rot="R180"/>
</symbol>
<symbol name="BLE112-N">
<description>&lt;p&gt;Bluegiga BLE112-N symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="22.86" x2="15.24" y2="22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="22.86" x2="15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="-22.86" x2="-15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-22.86" x2="-15.24" y2="22.86" width="0.254" layer="94"/>
<text x="-15.24" y="-26.67" size="2.54" layer="96">&gt;VALUE</text>
<text x="-15.24" y="24.13" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-17.78" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="AVDD" x="-17.78" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="P2_2" x="17.78" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="P2_1" x="17.78" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="P2_0" x="17.78" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="P1_7" x="17.78" y="-20.32" visible="pin" length="short" rot="R180"/>
<pin name="P1_6" x="17.78" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="VDD_USB" x="-17.78" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="USB+" x="-17.78" y="2.54" visible="pin" length="short"/>
<pin name="USB-" x="-17.78" y="5.08" visible="pin" length="short"/>
<pin name="P1_5" x="17.78" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="P1_4" x="17.78" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="P1_3" x="17.78" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="P1_2" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="P1_1" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="P1_0" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="P0_7" x="-17.78" y="-20.32" visible="pin" length="short"/>
<pin name="DVDD" x="-17.78" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="P0_6" x="-17.78" y="-17.78" visible="pin" length="short"/>
<pin name="P0_5" x="-17.78" y="-15.24" visible="pin" length="short"/>
<pin name="P0_4" x="-17.78" y="-12.7" visible="pin" length="short"/>
<pin name="P0_3" x="-17.78" y="-10.16" visible="pin" length="short"/>
<pin name="P0_2" x="-17.78" y="-7.62" visible="pin" length="short"/>
<pin name="P0_1" x="-17.78" y="-5.08" visible="pin" length="short"/>
<pin name="P0_0" x="-17.78" y="-2.54" visible="pin" length="short"/>
<pin name="RESET" x="17.78" y="12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="RF" x="17.78" y="17.78" visible="pin" length="short" rot="R180"/>
<pin name="RFGND" x="17.78" y="20.32" visible="pin" length="short" rot="R180"/>
<wire x1="5.842" y1="13.716" x2="12.446" y2="13.716" width="0.127" layer="97"/>
</symbol>
<symbol name="WT32-A">
<description>&lt;p&gt;Bluegiga WT32-A/-E symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-22.86" y1="35.56" x2="-7.62" y2="35.56" width="0.254" layer="94"/>
<wire x1="-7.62" y1="35.56" x2="20.32" y2="35.56" width="0.254" layer="94"/>
<wire x1="20.32" y1="35.56" x2="20.32" y2="2.54" width="0.254" layer="94"/>
<wire x1="20.32" y1="2.54" x2="20.32" y2="-35.56" width="0.254" layer="94"/>
<wire x1="20.32" y1="-35.56" x2="-22.86" y2="-35.56" width="0.254" layer="94"/>
<wire x1="-22.86" y1="-35.56" x2="-22.86" y2="35.56" width="0.254" layer="94"/>
<text x="-22.86" y="36.83" size="2.54" layer="95">&gt;NAME</text>
<text x="-22.86" y="-39.37" size="2.54" layer="96">&gt;VALUE</text>
<pin name="VREG_ENA" x="-25.4" y="22.86" visible="pin" length="short" direction="in"/>
<pin name="DGND" x="-25.4" y="33.02" visible="pin" length="short" direction="pwr"/>
<pin name="AIO0" x="-25.4" y="-22.86" visible="pin" length="short"/>
<pin name="AIO1" x="-25.4" y="-25.4" visible="pin" length="short"/>
<pin name="PIO0" x="-25.4" y="7.62" visible="pin" length="short"/>
<pin name="PIO1" x="-25.4" y="5.08" visible="pin" length="short"/>
<pin name="PIO2" x="-25.4" y="2.54" visible="pin" length="short"/>
<pin name="PIO3" x="-25.4" y="0" visible="pin" length="short"/>
<pin name="USB_D-" x="-25.4" y="-30.48" visible="pin" length="short"/>
<pin name="USB_D+" x="-25.4" y="-33.02" visible="pin" length="short"/>
<pin name="PIO9" x="-25.4" y="-15.24" visible="pin" length="short"/>
<pin name="PIO10" x="-25.4" y="-17.78" visible="pin" length="short"/>
<pin name="UART_RXD" x="22.86" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="UART_TXD" x="22.86" y="-20.32" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="VDD_IO" x="-25.4" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="RESET" x="-25.4" y="27.94" visible="pin" length="short" direction="in"/>
<pin name="UART_NRTS" x="22.86" y="-17.78" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="UART_NCTS" x="22.86" y="-15.24" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO8" x="-25.4" y="-12.7" visible="pin" length="short"/>
<pin name="PIO7" x="-25.4" y="-10.16" visible="pin" length="short"/>
<pin name="PIO6" x="-25.4" y="-7.62" visible="pin" length="short"/>
<pin name="PIO5" x="-25.4" y="-5.08" visible="pin" length="short"/>
<pin name="PIO4" x="-25.4" y="-2.54" visible="pin" length="short"/>
<pin name="PCM_IN" x="22.86" y="0" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PCM_OUT" x="22.86" y="-2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="PCM_SYNC" x="22.86" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="PCM_CLK" x="22.86" y="-5.08" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SPI_NCSB" x="22.86" y="-33.02" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_CLK" x="22.86" y="-30.48" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="SPI_MISO" x="22.86" y="-27.94" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_MOSI" x="22.86" y="-25.4" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="LED0" x="-25.4" y="12.7" visible="pin" length="short" direction="out"/>
<pin name="VDD_BAT" x="-25.4" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_CHG" x="-25.4" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="AGND" x="22.86" y="33.02" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="MIC_BIAS" x="22.86" y="7.62" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AUDIO_IN_P_RIGHT" x="22.86" y="10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="AUDIO_IN_N_RIGHT" x="22.86" y="12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="AUDIO_IN_P_LEFT" x="22.86" y="15.24" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="AUDIO_IN_N_LEFT" x="22.86" y="17.78" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="AUDIO_OUT_N_RIGHT" x="22.86" y="22.86" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AUDIO_OUT_P_RIGHT" x="22.86" y="20.32" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AUDIO_OUT_N_LEFT" x="22.86" y="27.94" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AUDIO_OUT_P_LEFT" x="22.86" y="25.4" visible="pin" length="short" direction="out" rot="R180"/>
<wire x1="-7.62" y1="35.56" x2="-7.62" y2="2.54" width="0.127" layer="94" style="shortdash"/>
<wire x1="-7.62" y1="2.54" x2="20.32" y2="2.54" width="0.127" layer="94" style="shortdash"/>
</symbol>
<symbol name="WT41-A">
<description>&lt;p&gt;Bluegiga WT41-A/-E symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="22.86" x2="15.24" y2="22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="22.86" x2="15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="-22.86" x2="-15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-22.86" x2="-15.24" y2="22.86" width="0.254" layer="94"/>
<text x="-15.24" y="-26.67" size="2.54" layer="95">&gt;NAME</text>
<text x="15.24" y="-24.13" size="2.54" layer="96" rot="R180">&gt;VALUE</text>
<pin name="GND" x="-17.78" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_PA" x="-17.78" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="PIO2" x="17.78" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO3" x="17.78" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="UART_RTS" x="-17.78" y="-17.78" visible="pin" length="short" direction="out"/>
<pin name="UART_RX" x="-17.78" y="-12.7" visible="pin" length="short" direction="in"/>
<pin name="USB+" x="-17.78" y="7.62" visible="pin" length="short"/>
<pin name="USB-" x="-17.78" y="5.08" visible="pin" length="short"/>
<pin name="UART_CTS" x="-17.78" y="-15.24" visible="pin" length="short" direction="in"/>
<pin name="PCM_IN" x="-17.78" y="0" visible="pin" length="short" direction="in"/>
<pin name="PCM_CLK" x="-17.78" y="-5.08" visible="pin" length="short" function="clk"/>
<pin name="PCM_SYNC" x="-17.78" y="-7.62" visible="pin" length="short"/>
<pin name="PCM_OUT" x="-17.78" y="-2.54" visible="pin" length="short" direction="out"/>
<pin name="PIO4" x="17.78" y="0" visible="pin" length="short" rot="R180"/>
<pin name="VDD" x="-17.78" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="RESET" x="-17.78" y="12.7" visible="pin" length="short" direction="in"/>
<pin name="PIO6" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="SPI_CSB" x="17.78" y="-20.32" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_CLK" x="17.78" y="-17.78" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="SPI_MISO" x="17.78" y="-15.24" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_MOSI" x="17.78" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO5" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="UART_TX" x="-17.78" y="-20.32" visible="pin" length="short" direction="out"/>
<pin name="AIO" x="17.78" y="10.16" visible="pin" length="short" rot="R180"/>
<wire x1="-2.032" y1="-14.224" x2="-12.954" y2="-14.224" width="0.127" layer="97"/>
<wire x1="-2.032" y1="-16.764" x2="-12.954" y2="-16.764" width="0.127" layer="97"/>
</symbol>
<symbol name="BLE112-A">
<description>&lt;p&gt;Bluegiga BLE112-A/-E symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="22.86" x2="15.24" y2="22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="22.86" x2="15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="15.24" y1="-22.86" x2="-15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-22.86" x2="-15.24" y2="22.86" width="0.254" layer="94"/>
<text x="-15.24" y="24.13" size="2.54" layer="95">&gt;NAME</text>
<text x="-15.24" y="-26.67" size="2.54" layer="96">&gt;VALUE</text>
<pin name="GND" x="-17.78" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="AVDD" x="-17.78" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="P2_2" x="17.78" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="P2_1" x="17.78" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="P2_0" x="17.78" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="P1_7" x="17.78" y="-20.32" visible="pin" length="short" rot="R180"/>
<pin name="P1_6" x="17.78" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="VDD_USB" x="-17.78" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="USB+" x="-17.78" y="2.54" visible="pin" length="short"/>
<pin name="USB-" x="-17.78" y="5.08" visible="pin" length="short"/>
<pin name="P1_5" x="17.78" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="P1_4" x="17.78" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="P1_3" x="17.78" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="P1_2" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="P1_1" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="P1_0" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="P0_7" x="-17.78" y="-20.32" visible="pin" length="short"/>
<pin name="DVDD" x="-17.78" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="P0_6" x="-17.78" y="-17.78" visible="pin" length="short"/>
<pin name="P0_5" x="-17.78" y="-15.24" visible="pin" length="short"/>
<pin name="P0_4" x="-17.78" y="-12.7" visible="pin" length="short"/>
<pin name="P0_3" x="-17.78" y="-10.16" visible="pin" length="short"/>
<pin name="P0_2" x="-17.78" y="-7.62" visible="pin" length="short"/>
<pin name="P0_1" x="-17.78" y="-5.08" visible="pin" length="short"/>
<pin name="P0_0" x="-17.78" y="-2.54" visible="pin" length="short"/>
<pin name="RESET" x="17.78" y="12.7" visible="pin" length="short" direction="in" rot="R180"/>
<wire x1="5.842" y1="13.716" x2="12.446" y2="13.716" width="0.127" layer="97"/>
</symbol>
<symbol name="WT21-A">
<description>&lt;p&gt;Bluegiga WT21-A symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="22.86" x2="17.78" y2="22.86" width="0.254" layer="94"/>
<wire x1="17.78" y1="22.86" x2="17.78" y2="-27.94" width="0.254" layer="94"/>
<wire x1="17.78" y1="-27.94" x2="-17.78" y2="-27.94" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-27.94" x2="-17.78" y2="22.86" width="0.254" layer="94"/>
<text x="-17.78" y="24.13" size="2.54" layer="95">&gt;NAME</text>
<text x="-17.78" y="-31.75" size="2.54" layer="96">&gt;VALUE</text>
<pin name="GND" x="-20.32" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="1V8_OUT" x="-20.32" y="5.08" visible="pin" length="short" direction="out"/>
<pin name="VREGIN" x="-20.32" y="12.7" visible="pin" length="short" direction="in"/>
<pin name="VREG_ENA" x="-20.32" y="15.24" visible="pin" length="short" direction="in"/>
<pin name="PIO1" x="20.32" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="PIO2" x="20.32" y="0" visible="pin" length="short" rot="R180"/>
<pin name="PIO3" x="20.32" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="PIO4" x="20.32" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO5" x="20.32" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="20.32" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="PIO9" x="20.32" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="32KHZ" x="-20.32" y="0" visible="pin" length="short" direction="in" function="clk"/>
<pin name="UART_TX" x="-20.32" y="-25.4" visible="pin" length="short" direction="out"/>
<pin name="UART_RTS" x="-20.32" y="-22.86" visible="pin" length="short" direction="out"/>
<pin name="UART_RX" x="-20.32" y="-17.78" visible="pin" length="short" direction="in"/>
<pin name="UART_CTS" x="-20.32" y="-20.32" visible="pin" length="short" direction="in"/>
<pin name="SDIO_CLK" x="20.32" y="10.16" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SDIO_SD_CS" x="20.32" y="7.62" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SDIO_CMD" x="20.32" y="12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="VDD_PADS" x="-20.32" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="PCM_SYNC" x="-20.32" y="-12.7" visible="pin" length="short"/>
<pin name="PCM_CLK" x="-20.32" y="-10.16" visible="pin" length="short" function="clk"/>
<pin name="PCM_OUT" x="-20.32" y="-7.62" visible="pin" length="short" direction="out"/>
<pin name="PCM_IN" x="-20.32" y="-5.08" visible="pin" length="short" direction="in"/>
<pin name="SPI_MISO" x="20.32" y="-20.32" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_CLK" x="20.32" y="-22.86" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SPI_CS" x="20.32" y="-25.4" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_MOSI" x="20.32" y="-17.78" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="RST" x="-20.32" y="17.78" visible="pin" length="short" direction="in"/>
</symbol>
<symbol name="BLE112-N-VISUAL">
<description>&lt;p&gt;Bluegiga BLE112-N symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="27.94" x2="15.24" y2="27.94" width="0.254" layer="94"/>
<wire x1="15.24" y1="27.94" x2="15.24" y2="-27.94" width="0.254" layer="94"/>
<wire x1="15.24" y1="-27.94" x2="-17.78" y2="-27.94" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-27.94" x2="-17.78" y2="27.94" width="0.254" layer="94"/>
<text x="16.256" y="-27.94" size="2.54" layer="96">&gt;VALUE</text>
<text x="16.256" y="25.4" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-20.32" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="GND@2" x="-20.32" y="-7.62" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="7.62" y="-30.48" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@4" x="17.78" y="5.08" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="AVDD" x="-20.32" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="AVDD@2" x="-20.32" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="P2_2" x="-20.32" y="7.62" visible="pin" length="short"/>
<pin name="P2_1" x="-20.32" y="5.08" visible="pin" length="short"/>
<pin name="P2_0" x="-20.32" y="2.54" visible="pin" length="short"/>
<pin name="P1_7" x="-20.32" y="0" visible="pin" length="short"/>
<pin name="P1_6" x="-20.32" y="-2.54" visible="pin" length="short"/>
<pin name="VDD_USB" x="-20.32" y="-5.08" visible="pin" length="short" direction="pwr"/>
<pin name="USB+" x="-20.32" y="-10.16" visible="pin" length="short"/>
<pin name="USB-" x="-20.32" y="-12.7" visible="pin" length="short"/>
<pin name="P1_5" x="-20.32" y="-15.24" visible="pin" length="short"/>
<pin name="P1_4" x="-10.16" y="-30.48" visible="pin" length="short" rot="R90"/>
<pin name="P1_3" x="-7.62" y="-30.48" visible="pin" length="short" rot="R90"/>
<pin name="P1_2" x="-5.08" y="-30.48" visible="pin" length="short" rot="R90"/>
<pin name="P1_1" x="-2.54" y="-30.48" visible="pin" length="short" rot="R90"/>
<pin name="P1_0" x="0" y="-30.48" visible="pin" length="short" rot="R90"/>
<pin name="P0_7" x="2.54" y="-30.48" visible="pin" length="short" rot="R90"/>
<pin name="DVDD" x="5.08" y="-30.48" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="P0_6" x="17.78" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="P0_5" x="17.78" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="P0_4" x="17.78" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="P0_3" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="P0_2" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="P0_1" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="P0_0" x="17.78" y="0" visible="pin" length="short" rot="R180"/>
<pin name="RESET" x="17.78" y="2.54" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="RF" x="-7.62" y="30.48" visible="pin" length="short" rot="R270"/>
<pin name="RFGND" x="-10.16" y="30.48" visible="pin" length="short" rot="R270"/>
</symbol>
<symbol name="BLE112-A-VISUAL">
<description>&lt;p&gt;Bluegiga BLE112-A/-E symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="22.86" x2="17.78" y2="22.86" width="0.254" layer="94"/>
<wire x1="17.78" y1="22.86" x2="17.78" y2="-22.86" width="0.254" layer="94"/>
<wire x1="17.78" y1="-22.86" x2="-15.24" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-22.86" x2="-15.24" y2="22.86" width="0.254" layer="94"/>
<text x="4.318" y="24.13" size="2.54" layer="96">&gt;VALUE</text>
<text x="-15.24" y="24.13" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-17.78" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="GND@2" x="-17.78" y="-2.54" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="10.16" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@4" x="20.32" y="10.16" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="AVDD" x="-17.78" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="AVDD@2" x="-17.78" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="P2_2" x="-17.78" y="12.7" visible="pin" length="short"/>
<pin name="P2_1" x="-17.78" y="10.16" visible="pin" length="short"/>
<pin name="P2_0" x="-17.78" y="7.62" visible="pin" length="short"/>
<pin name="P1_7" x="-17.78" y="5.08" visible="pin" length="short"/>
<pin name="P1_6" x="-17.78" y="2.54" visible="pin" length="short"/>
<pin name="VDD_USB" x="-17.78" y="0" visible="pin" length="short" direction="pwr"/>
<pin name="USB+" x="-17.78" y="-5.08" visible="pin" length="short"/>
<pin name="USB-" x="-17.78" y="-7.62" visible="pin" length="short"/>
<pin name="P1_5" x="-17.78" y="-10.16" visible="pin" length="short"/>
<pin name="P1_4" x="-7.62" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="P1_3" x="-5.08" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="P1_2" x="-2.54" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="P1_1" x="0" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="P1_0" x="2.54" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="P0_7" x="5.08" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="DVDD" x="7.62" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="P0_6" x="20.32" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="P0_5" x="20.32" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="P0_4" x="20.32" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="P0_3" x="20.32" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="P0_2" x="20.32" y="0" visible="pin" length="short" rot="R180"/>
<pin name="P0_1" x="20.32" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="P0_0" x="20.32" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="RESET" x="20.32" y="7.62" visible="pin" length="short" direction="in" rot="R180"/>
<wire x1="8.382" y1="8.636" x2="15.24" y2="8.636" width="0.127" layer="97"/>
</symbol>
<symbol name="WT11I-A-VISUAL">
<description>&lt;p&gt;Bluegiga WT11i-A/-E symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-12.7" y1="20.32" x2="12.7" y2="20.32" width="0.254" layer="94"/>
<wire x1="12.7" y1="20.32" x2="12.7" y2="-17.78" width="0.254" layer="94"/>
<wire x1="12.7" y1="-17.78" x2="-12.7" y2="-17.78" width="0.254" layer="94"/>
<wire x1="-12.7" y1="-17.78" x2="-12.7" y2="20.32" width="0.254" layer="94"/>
<text x="-12.7" y="-21.59" size="2.54" layer="96">&gt;VALUE</text>
<text x="-12.7" y="21.59" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-15.24" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="VDD" x="-15.24" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="PIO2" x="-15.24" y="12.7" visible="pin" length="short"/>
<pin name="PIO3" x="-15.24" y="10.16" visible="pin" length="short"/>
<pin name="NRTS" x="-15.24" y="7.62" visible="pin" length="short" direction="out"/>
<pin name="RXD" x="-15.24" y="5.08" visible="pin" length="short" direction="in"/>
<pin name="PCMO" x="-15.24" y="2.54" visible="pin" length="short" direction="out"/>
<pin name="USB_D+" x="-15.24" y="0" visible="pin" length="short"/>
<pin name="USB_D-" x="-15.24" y="-2.54" visible="pin" length="short"/>
<pin name="NCTS" x="-15.24" y="-5.08" visible="pin" length="short" direction="in"/>
<pin name="PCMI" x="-15.24" y="-7.62" visible="pin" length="short" direction="in"/>
<pin name="PCMC" x="-15.24" y="-10.16" visible="pin" length="short" function="clk"/>
<pin name="PCMS" x="-15.24" y="-12.7" visible="pin" length="short"/>
<pin name="GND@2" x="-15.24" y="-15.24" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="15.24" y="-15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="VDD@2" x="15.24" y="-12.7" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="RES" x="15.24" y="-10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO6" x="15.24" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="15.24" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="PIO4" x="15.24" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="NCSB" x="15.24" y="0" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SCLK" x="15.24" y="2.54" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="MISO" x="15.24" y="5.08" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="MOSI" x="15.24" y="7.62" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO5" x="15.24" y="10.16" visible="pin" length="short" rot="R180"/>
<pin name="TXD" x="15.24" y="12.7" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AIO" x="15.24" y="15.24" visible="pin" length="short" rot="R180"/>
<pin name="GND@4" x="15.24" y="17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
</symbol>
<symbol name="WT12-A-VISUAL">
<description>&lt;p&gt;Bluegiga WT12-A symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-12.7" y1="17.78" x2="12.7" y2="17.78" width="0.254" layer="94"/>
<wire x1="12.7" y1="17.78" x2="12.7" y2="-20.32" width="0.254" layer="94"/>
<wire x1="12.7" y1="-20.32" x2="-12.7" y2="-20.32" width="0.254" layer="94"/>
<wire x1="-12.7" y1="-20.32" x2="-12.7" y2="17.78" width="0.254" layer="94"/>
<text x="-12.7" y="-24.13" size="2.54" layer="96">&gt;VALUE</text>
<text x="-12.7" y="19.05" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-15.24" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="VDD" x="-15.24" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="PIO2" x="-15.24" y="10.16" visible="pin" length="short"/>
<pin name="PIO3" x="-15.24" y="7.62" visible="pin" length="short"/>
<pin name="NRTS" x="-15.24" y="5.08" visible="pin" length="short" direction="out"/>
<pin name="RXD" x="-15.24" y="2.54" visible="pin" length="short" direction="in"/>
<pin name="PCMO" x="-15.24" y="0" visible="pin" length="short" direction="out"/>
<pin name="USB_D+" x="-15.24" y="-2.54" visible="pin" length="short"/>
<pin name="USB_D-" x="-15.24" y="-5.08" visible="pin" length="short"/>
<pin name="NCTS" x="-15.24" y="-7.62" visible="pin" length="short" direction="in"/>
<pin name="PCMI" x="-15.24" y="-10.16" visible="pin" length="short" direction="in"/>
<pin name="PCMC" x="-15.24" y="-12.7" visible="pin" length="short" function="clk"/>
<pin name="PCMS" x="-15.24" y="-15.24" visible="pin" length="short"/>
<pin name="GND@2" x="-15.24" y="-17.78" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="15.24" y="-17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="VDD@2" x="15.24" y="-15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="RES" x="15.24" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO6" x="15.24" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="15.24" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="PIO4" x="15.24" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="NCSB" x="15.24" y="-2.54" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SCLK" x="15.24" y="0" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="MISO" x="15.24" y="2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="MOSI" x="15.24" y="5.08" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO5" x="15.24" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="TXD" x="15.24" y="10.16" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="NC" x="15.24" y="12.7" visible="pin" length="short" direction="nc" rot="R180"/>
<pin name="GND@4" x="15.24" y="15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
</symbol>
<symbol name="WT21-N-VISUAL">
<description>&lt;p&gt;Bluegiga WT21-N symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-20.32" y1="35.56" x2="17.78" y2="35.56" width="0.254" layer="94"/>
<wire x1="17.78" y1="35.56" x2="17.78" y2="-38.1" width="0.254" layer="94"/>
<wire x1="17.78" y1="-38.1" x2="-20.32" y2="-38.1" width="0.254" layer="94"/>
<wire x1="-20.32" y1="-38.1" x2="-20.32" y2="35.56" width="0.254" layer="94"/>
<text x="2.54" y="36.83" size="2.54" layer="96">&gt;VALUE</text>
<text x="-20.32" y="36.83" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-22.86" y="5.08" visible="pin" length="short" direction="pwr"/>
<pin name="GND@2" x="-22.86" y="2.54" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="-22.86" y="0" visible="pin" length="short" direction="pwr"/>
<pin name="GND@4" x="-22.86" y="-2.54" visible="pin" length="short" direction="pwr"/>
<pin name="GND@5" x="-22.86" y="-5.08" visible="pin" length="short" direction="pwr"/>
<pin name="GND@6" x="-22.86" y="-7.62" visible="pin" length="short" direction="pwr"/>
<pin name="GND@7" x="-22.86" y="-10.16" visible="pin" length="short" direction="pwr"/>
<pin name="GND@8" x="-17.78" y="-40.64" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@9" x="-15.24" y="-40.64" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@10" x="2.54" y="-40.64" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@11" x="15.24" y="-40.64" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@12" x="20.32" y="15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@13" x="20.32" y="17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@14" x="20.32" y="20.32" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@15" x="20.32" y="22.86" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@16" x="20.32" y="25.4" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@17" x="20.32" y="27.94" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@18" x="20.32" y="30.48" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@19" x="20.32" y="33.02" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="NC" x="-22.86" y="7.62" visible="pin" length="short" direction="nc"/>
<pin name="1V8_OUT" x="-22.86" y="-12.7" visible="pin" length="short" direction="out"/>
<pin name="VREGIN" x="-22.86" y="-15.24" visible="pin" length="short" direction="in"/>
<pin name="VREG_ENA" x="-22.86" y="-17.78" visible="pin" length="short" direction="in"/>
<pin name="PIO1" x="-22.86" y="-20.32" visible="pin" length="short"/>
<pin name="PIO2" x="-12.7" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO3" x="-10.16" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO4" x="-7.62" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO5" x="-5.08" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO7" x="-2.54" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO9" x="0" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="32KHZ" x="5.08" y="-40.64" visible="pin" length="short" direction="in" function="clk" rot="R90"/>
<pin name="UART_TX" x="7.62" y="-40.64" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="UART_RTS" x="10.16" y="-40.64" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="UART_RX" x="12.7" y="-40.64" visible="pin" length="short" direction="in" rot="R90"/>
<pin name="UART_CTS" x="20.32" y="-20.32" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SDIO_CLK" x="20.32" y="-17.78" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SDIO_SD_CS" x="20.32" y="-15.24" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SDIO_CMD" x="20.32" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="VDD_PADS" x="20.32" y="-10.16" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="PCM_SYNC" x="20.32" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="PCM_CLK" x="20.32" y="-5.08" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="PCM_OUT" x="20.32" y="-2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="PCM_IN" x="20.32" y="0" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_MISO" x="20.32" y="2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_CLK" x="20.32" y="5.08" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SPI_CS" x="20.32" y="7.62" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_MOSI" x="20.32" y="10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="RST" x="20.32" y="12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="RF" x="0" y="38.1" visible="pin" length="short" rot="R270"/>
<pin name="RFGND" x="-2.54" y="38.1" visible="pin" length="short" rot="R270"/>
</symbol>
<symbol name="WT21-A-VISUAL">
<description>&lt;p&gt;Bluegiga WT21-A symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-20.32" y1="35.56" x2="17.78" y2="35.56" width="0.254" layer="94"/>
<wire x1="17.78" y1="35.56" x2="17.78" y2="-38.1" width="0.254" layer="94"/>
<wire x1="17.78" y1="-38.1" x2="-20.32" y2="-38.1" width="0.254" layer="94"/>
<wire x1="-20.32" y1="-38.1" x2="-20.32" y2="35.56" width="0.254" layer="94"/>
<text x="2.54" y="36.83" size="2.54" layer="96">&gt;VALUE</text>
<text x="-20.32" y="36.83" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-22.86" y="5.08" visible="pin" length="short" direction="pwr"/>
<pin name="GND@2" x="-22.86" y="2.54" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="-22.86" y="0" visible="pin" length="short" direction="pwr"/>
<pin name="GND@4" x="-22.86" y="-2.54" visible="pin" length="short" direction="pwr"/>
<pin name="GND@5" x="-22.86" y="-5.08" visible="pin" length="short" direction="pwr"/>
<pin name="GND@6" x="-22.86" y="-7.62" visible="pin" length="short" direction="pwr"/>
<pin name="GND@7" x="-22.86" y="-10.16" visible="pin" length="short" direction="pwr"/>
<pin name="GND@8" x="-17.78" y="-40.64" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@9" x="-15.24" y="-40.64" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@10" x="2.54" y="-40.64" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@11" x="15.24" y="-40.64" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@12" x="20.32" y="15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@13" x="20.32" y="17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@14" x="20.32" y="20.32" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@15" x="20.32" y="22.86" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@16" x="20.32" y="25.4" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@17" x="20.32" y="27.94" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@18" x="20.32" y="30.48" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@19" x="20.32" y="33.02" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="NC" x="-22.86" y="7.62" visible="pin" length="short" direction="nc"/>
<pin name="1V8_OUT" x="-22.86" y="-12.7" visible="pin" length="short" direction="out"/>
<pin name="VREGIN" x="-22.86" y="-15.24" visible="pin" length="short" direction="in"/>
<pin name="VREG_ENA" x="-22.86" y="-17.78" visible="pin" length="short" direction="in"/>
<pin name="PIO1" x="-22.86" y="-20.32" visible="pin" length="short"/>
<pin name="PIO2" x="-12.7" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO3" x="-10.16" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO4" x="-7.62" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO5" x="-5.08" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO7" x="-2.54" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="PIO9" x="0" y="-40.64" visible="pin" length="short" rot="R90"/>
<pin name="32KHZ" x="5.08" y="-40.64" visible="pin" length="short" direction="in" function="clk" rot="R90"/>
<pin name="UART_TX" x="7.62" y="-40.64" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="UART_RTS" x="10.16" y="-40.64" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="UART_RX" x="12.7" y="-40.64" visible="pin" length="short" direction="in" rot="R90"/>
<pin name="UART_CTS" x="20.32" y="-20.32" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SDIO_CLK" x="20.32" y="-17.78" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SDIO_SD_CS" x="20.32" y="-15.24" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SDIO_CMD" x="20.32" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="VDD_PADS" x="20.32" y="-10.16" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="PCM_SYNC" x="20.32" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="PCM_CLK" x="20.32" y="-5.08" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="PCM_OUT" x="20.32" y="-2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="PCM_IN" x="20.32" y="0" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_MISO" x="20.32" y="2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_CLK" x="20.32" y="5.08" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="SPI_CS" x="20.32" y="7.62" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_MOSI" x="20.32" y="10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="RST" x="20.32" y="12.7" visible="pin" length="short" direction="in" rot="R180"/>
</symbol>
<symbol name="WT32-A-VISUAL">
<description>&lt;p&gt;Bluegiga WT32-A/-E symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-20.32" y1="35.56" x2="-6.35" y2="35.56" width="0.254" layer="94"/>
<wire x1="-6.35" y1="35.56" x2="20.32" y2="35.56" width="0.254" layer="94"/>
<wire x1="20.32" y1="35.56" x2="20.32" y2="2.54" width="0.254" layer="94"/>
<wire x1="20.32" y1="2.54" x2="20.32" y2="-35.56" width="0.254" layer="94"/>
<wire x1="20.32" y1="-35.56" x2="-20.32" y2="-35.56" width="0.254" layer="94"/>
<wire x1="-20.32" y1="-35.56" x2="-20.32" y2="35.56" width="0.254" layer="94"/>
<text x="7.62" y="36.83" size="2.54" layer="96">&gt;VALUE</text>
<text x="-20.32" y="36.83" size="2.54" layer="95">&gt;NAME</text>
<pin name="VREG_ENA" x="-22.86" y="25.4" visible="pin" length="short" direction="in"/>
<pin name="DGND" x="-22.86" y="22.86" visible="pin" length="short" direction="pwr"/>
<pin name="DGND@2" x="-22.86" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="DGND@3" x="-22.86" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="AIO0" x="-22.86" y="15.24" visible="pin" length="short"/>
<pin name="AIO1" x="-22.86" y="12.7" visible="pin" length="short"/>
<pin name="PIO0" x="-22.86" y="10.16" visible="pin" length="short"/>
<pin name="PIO1" x="-22.86" y="7.62" visible="pin" length="short"/>
<pin name="PIO2" x="-22.86" y="5.08" visible="pin" length="short"/>
<pin name="PIO3" x="-22.86" y="2.54" visible="pin" length="short"/>
<pin name="USB_D-" x="-22.86" y="0" visible="pin" length="short"/>
<pin name="USB_D+" x="-22.86" y="-2.54" visible="pin" length="short"/>
<pin name="PIO9" x="-22.86" y="-5.08" visible="pin" length="short"/>
<pin name="PIO10" x="-22.86" y="-7.62" visible="pin" length="short"/>
<pin name="UART_RXD" x="-22.86" y="-10.16" visible="pin" length="short" direction="in"/>
<pin name="UART_TXD" x="-22.86" y="-12.7" visible="pin" length="short" direction="out"/>
<pin name="VDD_IO" x="-22.86" y="-15.24" visible="pin" length="short" direction="pwr"/>
<pin name="DGND@4" x="-15.24" y="-38.1" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="RESET" x="-12.7" y="-38.1" visible="pin" length="short" direction="in" rot="R90"/>
<pin name="UART_NRTS" x="-10.16" y="-38.1" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="UART_NCTS" x="-7.62" y="-38.1" visible="pin" length="short" direction="in" rot="R90"/>
<pin name="PIO8" x="-5.08" y="-38.1" visible="pin" length="short" rot="R90"/>
<pin name="PIO7" x="-2.54" y="-38.1" visible="pin" length="short" rot="R90"/>
<pin name="PIO6" x="0" y="-38.1" visible="pin" length="short" rot="R90"/>
<pin name="PIO5" x="2.54" y="-38.1" visible="pin" length="short" rot="R90"/>
<pin name="PIO4" x="5.08" y="-38.1" visible="pin" length="short" rot="R90"/>
<pin name="PCM_IN" x="7.62" y="-38.1" visible="pin" length="short" direction="in" rot="R90"/>
<pin name="PCM_OUT" x="10.16" y="-38.1" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="PCM_SYNC" x="12.7" y="-38.1" visible="pin" length="short" rot="R90"/>
<pin name="PCM_CLK" x="15.24" y="-38.1" visible="pin" length="short" function="clk" rot="R90"/>
<pin name="DGND@5" x="22.86" y="-15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="SPI_NCSB" x="22.86" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_CLK" x="22.86" y="-10.16" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="SPI_MISO" x="22.86" y="-7.62" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_MOSI" x="22.86" y="-5.08" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="LED0" x="22.86" y="-2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="VDD_BAT" x="22.86" y="0" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="VDD_CHG" x="22.86" y="2.54" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="AGND" x="22.86" y="5.08" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="MIC_BIAS" x="22.86" y="7.62" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AUDIO_IN_P_RIGHT" x="22.86" y="10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="AUDIO_IN_N_RIGHT" x="22.86" y="12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="AGND@2" x="22.86" y="15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="AUDIO_IN_P_LEFT" x="22.86" y="17.78" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="AUDIO_IN_N_LEFT" x="22.86" y="20.32" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="AUDIO_OUT_N_RIGHT" x="22.86" y="22.86" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AUDIO_OUT_P_RIGHT" x="22.86" y="25.4" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AGND@3" x="22.86" y="27.94" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="AUDIO_OUT_N_LEFT" x="22.86" y="30.48" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AUDIO_OUT_P_LEFT" x="22.86" y="33.02" visible="pin" length="short" direction="out" rot="R180"/>
<wire x1="-6.35" y1="35.56" x2="-6.35" y2="3.81" width="0.127" layer="94" style="shortdash"/>
<wire x1="-6.35" y1="3.81" x2="20.32" y2="3.81" width="0.127" layer="94" style="shortdash"/>
<wire x1="20.32" y1="3.81" x2="20.32" y2="2.54" width="0.254" layer="94" style="shortdash"/>
</symbol>
<symbol name="WT41-N-VISUAL">
<description>&lt;p&gt;Bluegiga WT41-N symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="43.18" x2="17.78" y2="43.18" width="0.254" layer="94"/>
<wire x1="17.78" y1="43.18" x2="17.78" y2="-40.64" width="0.254" layer="94"/>
<wire x1="17.78" y1="-40.64" x2="-17.78" y2="-40.64" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-40.64" x2="-17.78" y2="43.18" width="0.254" layer="94"/>
<text x="19.05" y="-40.64" size="2.54" layer="96">&gt;VALUE</text>
<text x="19.05" y="40.64" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-20.32" y="27.94" visible="pin" length="short" direction="pwr"/>
<pin name="GND@2" x="-20.32" y="25.4" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="-20.32" y="22.86" visible="pin" length="short" direction="pwr"/>
<pin name="GND@4" x="-20.32" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="GND@5" x="-20.32" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="GND@6" x="-20.32" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="GND@7" x="-20.32" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="GND@8" x="-20.32" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="GND@9" x="-20.32" y="7.62" visible="pin" length="short" direction="pwr"/>
<pin name="GND@10" x="-20.32" y="-7.62" visible="pin" length="short" direction="pwr"/>
<pin name="GND@11" x="-20.32" y="-25.4" visible="pin" length="short" direction="pwr"/>
<pin name="GND@12" x="-7.62" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@13" x="-2.54" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@14" x="0" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@15" x="2.54" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@16" x="7.62" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@17" x="20.32" y="-25.4" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@19" x="20.32" y="7.62" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@20" x="20.32" y="10.16" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@21" x="20.32" y="12.7" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@22" x="20.32" y="15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@23" x="20.32" y="17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@24" x="20.32" y="20.32" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@25" x="7.62" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@26" x="5.08" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@27" x="2.54" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@28" x="0" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@29" x="-2.54" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@30" x="-5.08" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@31" x="-7.62" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="VDD_PA" x="-20.32" y="5.08" visible="pin" length="short" direction="pwr"/>
<pin name="PIO2" x="-20.32" y="2.54" visible="pin" length="short"/>
<pin name="PIO3" x="-20.32" y="0" visible="pin" length="short"/>
<pin name="UART_RTS" x="-20.32" y="-2.54" visible="pin" length="short" direction="out"/>
<pin name="UART_RX" x="-20.32" y="-5.08" visible="pin" length="short" direction="in"/>
<pin name="USB+" x="-20.32" y="-10.16" visible="pin" length="short"/>
<pin name="USB-" x="-20.32" y="-12.7" visible="pin" length="short"/>
<pin name="UART_CTS" x="-20.32" y="-15.24" visible="pin" length="short" direction="in"/>
<pin name="PCM_IN" x="-20.32" y="-17.78" visible="pin" length="short" direction="in"/>
<pin name="PCM_CLK" x="-20.32" y="-20.32" visible="pin" length="short" function="clk"/>
<pin name="PCM_SYNC" x="-20.32" y="-22.86" visible="pin" length="short"/>
<pin name="PCM_OUT" x="-5.08" y="-43.18" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="PIO4" x="5.08" y="-43.18" visible="pin" length="short" rot="R90"/>
<pin name="VDD" x="20.32" y="-22.86" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="RESET" x="20.32" y="-20.32" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO6" x="20.32" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="20.32" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="SPI_CSB" x="20.32" y="-10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_CLK" x="20.32" y="-7.62" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="SPI_MISO" x="20.32" y="-5.08" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_MOSI" x="20.32" y="-2.54" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO5" x="20.32" y="0" visible="pin" length="short" rot="R180"/>
<pin name="UART_TX" x="20.32" y="2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AIO" x="20.32" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="RF" x="20.32" y="27.94" visible="pin" length="short" rot="R180"/>
<pin name="RFGND" x="20.32" y="25.4" visible="pin" length="short" rot="R180"/>
<pin name="GND@18" x="20.32" y="-12.7" visible="pin" length="short" direction="pwr" rot="R180"/>
</symbol>
<symbol name="WT41-A-VISUAL">
<description>&lt;p&gt;Bluegiga WT41-A/-E symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="43.18" x2="17.78" y2="43.18" width="0.254" layer="94"/>
<wire x1="17.78" y1="43.18" x2="17.78" y2="-40.64" width="0.254" layer="94"/>
<wire x1="17.78" y1="-40.64" x2="-17.78" y2="-40.64" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-40.64" x2="-17.78" y2="43.18" width="0.254" layer="94"/>
<text x="19.05" y="-40.64" size="2.54" layer="96">&gt;VALUE</text>
<text x="19.05" y="40.64" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-20.32" y="27.94" visible="pin" length="short" direction="pwr"/>
<pin name="GND@2" x="-20.32" y="25.4" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="-20.32" y="22.86" visible="pin" length="short" direction="pwr"/>
<pin name="GND@4" x="-20.32" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="GND@5" x="-20.32" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="GND@6" x="-20.32" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="GND@7" x="-20.32" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="GND@8" x="-20.32" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="GND@9" x="-20.32" y="7.62" visible="pin" length="short" direction="pwr"/>
<pin name="GND@10" x="-20.32" y="-7.62" visible="pin" length="short" direction="pwr"/>
<pin name="GND@11" x="-20.32" y="-25.4" visible="pin" length="short" direction="pwr"/>
<pin name="GND@12" x="-7.62" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@13" x="-2.54" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@14" x="0" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@15" x="2.54" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@16" x="7.62" y="-43.18" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@17" x="20.32" y="-25.4" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@19" x="20.32" y="7.62" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@20" x="20.32" y="10.16" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@21" x="20.32" y="12.7" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@22" x="20.32" y="15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@23" x="20.32" y="17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@24" x="20.32" y="20.32" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@25" x="7.62" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@26" x="5.08" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@27" x="2.54" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@28" x="0" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@29" x="-2.54" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@30" x="-5.08" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@31" x="-7.62" y="45.72" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="VDD_PA" x="-20.32" y="5.08" visible="pin" length="short" direction="pwr"/>
<pin name="PIO2" x="-20.32" y="2.54" visible="pin" length="short"/>
<pin name="PIO3" x="-20.32" y="0" visible="pin" length="short"/>
<pin name="UART_RTS" x="-20.32" y="-2.54" visible="pin" length="short" direction="out"/>
<pin name="UART_RX" x="-20.32" y="-5.08" visible="pin" length="short" direction="in"/>
<pin name="USB+" x="-20.32" y="-10.16" visible="pin" length="short"/>
<pin name="USB-" x="-20.32" y="-12.7" visible="pin" length="short"/>
<pin name="UART_CTS" x="-20.32" y="-15.24" visible="pin" length="short" direction="in"/>
<pin name="PCM_IN" x="-20.32" y="-17.78" visible="pin" length="short" direction="in"/>
<pin name="PCM_CLK" x="-20.32" y="-20.32" visible="pin" length="short" function="clk"/>
<pin name="PCM_SYNC" x="-20.32" y="-22.86" visible="pin" length="short"/>
<pin name="PCM_OUT" x="-5.08" y="-43.18" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="PIO4" x="5.08" y="-43.18" visible="pin" length="short" rot="R90"/>
<pin name="VDD" x="20.32" y="-22.86" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="RESET" x="20.32" y="-20.32" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO6" x="20.32" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="PIO7" x="20.32" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="SPI_CSB" x="20.32" y="-10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_CLK" x="20.32" y="-7.62" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="SPI_MISO" x="20.32" y="-5.08" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_MOSI" x="20.32" y="-2.54" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="PIO5" x="20.32" y="0" visible="pin" length="short" rot="R180"/>
<pin name="UART_TX" x="20.32" y="2.54" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="AIO" x="20.32" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="GND@18" x="20.32" y="-12.7" visible="pin" length="short" direction="pwr" rot="R180"/>
</symbol>
<symbol name="BLE113-A">
<description>&lt;p&gt;Bluegiga BLE113-A symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="20.32" x2="15.24" y2="20.32" width="0.254" layer="94"/>
<wire x1="15.24" y1="20.32" x2="15.24" y2="-20.32" width="0.254" layer="94"/>
<wire x1="15.24" y1="-20.32" x2="-15.24" y2="-20.32" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-20.32" x2="-15.24" y2="20.32" width="0.254" layer="94"/>
<text x="-15.24" y="21.59" size="2.54" layer="95">&gt;NAME</text>
<text x="-15.24" y="-24.13" size="2.54" layer="96">&gt;VALUE</text>
<pin name="GND" x="-17.78" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="AVDD" x="-17.78" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="P2_2" x="17.78" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="P2_1" x="17.78" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="P2_0" x="17.78" y="10.16" visible="pin" length="short" rot="R180"/>
<pin name="P1_7" x="17.78" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="P1_6" x="17.78" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="SCL" x="-17.78" y="7.62" visible="pin" length="short" function="clk"/>
<pin name="SDA" x="-17.78" y="5.08" visible="pin" length="short"/>
<pin name="P1_5" x="17.78" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="P1_4" x="17.78" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="P1_3" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="P1_2" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="P1_1" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="P1_0" x="17.78" y="0" visible="pin" length="short" rot="R180"/>
<pin name="P0_7" x="-17.78" y="-17.78" visible="pin" length="short"/>
<pin name="DVDD" x="-17.78" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="P0_6" x="-17.78" y="-15.24" visible="pin" length="short"/>
<pin name="P0_5" x="-17.78" y="-12.7" visible="pin" length="short"/>
<pin name="P0_4" x="-17.78" y="-10.16" visible="pin" length="short"/>
<pin name="P0_3" x="-17.78" y="-7.62" visible="pin" length="short"/>
<pin name="P0_2" x="-17.78" y="-5.08" visible="pin" length="short"/>
<pin name="P0_1" x="-17.78" y="-2.54" visible="pin" length="short"/>
<pin name="P0_0" x="-17.78" y="0" visible="pin" length="short"/>
<pin name="RESET" x="17.78" y="17.78" visible="pin" length="short" direction="in" rot="R180"/>
<wire x1="12.7" y1="18.796" x2="5.842" y2="18.796" width="0.127" layer="97"/>
</symbol>
<symbol name="BLE113-A-VISUAL">
<description>&lt;p&gt;Bluegiga BLE113-A symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="27.94" x2="15.24" y2="27.94" width="0.254" layer="94"/>
<wire x1="15.24" y1="27.94" x2="15.24" y2="-25.4" width="0.254" layer="94"/>
<wire x1="15.24" y1="-25.4" x2="-17.78" y2="-25.4" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-25.4" x2="-17.78" y2="27.94" width="0.254" layer="94"/>
<text x="-17.78" y="29.21" size="2.54" layer="95">&gt;NAME</text>
<text x="2.54" y="29.21" size="2.54" layer="96">&gt;VALUE</text>
<pin name="GND" x="-20.32" y="25.4" visible="pin" length="short" direction="pwr"/>
<pin name="AVDD" x="-20.32" y="7.62" visible="pin" length="short" direction="pwr"/>
<pin name="P2_2" x="-20.32" y="5.08" visible="pin" length="short"/>
<pin name="P2_1" x="-20.32" y="2.54" visible="pin" length="short"/>
<pin name="P2_0" x="-20.32" y="0" visible="pin" length="short"/>
<pin name="P1_7" x="-20.32" y="-2.54" visible="pin" length="short"/>
<pin name="P1_6" x="-20.32" y="-5.08" visible="pin" length="short"/>
<pin name="SCL" x="-20.32" y="-7.62" visible="pin" length="short" function="clk"/>
<pin name="SDA" x="-20.32" y="-10.16" visible="pin" length="short"/>
<pin name="P1_5" x="-7.62" y="-27.94" visible="pin" length="short" rot="R90"/>
<pin name="P1_4" x="-5.08" y="-27.94" visible="pin" length="short" rot="R90"/>
<pin name="P1_3" x="-2.54" y="-27.94" visible="pin" length="short" rot="R90"/>
<pin name="P1_2" x="0" y="-27.94" visible="pin" length="short" rot="R90"/>
<pin name="P1_1" x="2.54" y="-27.94" visible="pin" length="short" rot="R90"/>
<pin name="P1_0" x="5.08" y="-27.94" visible="pin" length="short" rot="R90"/>
<pin name="P0_7" x="17.78" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="DVDD" x="-20.32" y="-15.24" visible="pin" length="short" direction="pwr"/>
<pin name="P0_6" x="17.78" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="P0_5" x="17.78" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="P0_4" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="P0_3" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="P0_2" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="P0_1" x="17.78" y="0" visible="pin" length="short" rot="R180"/>
<pin name="P0_0" x="17.78" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="RESET" x="17.78" y="5.08" visible="pin" length="short" direction="in" rot="R180"/>
<wire x1="12.7" y1="6.096" x2="5.842" y2="6.096" width="0.127" layer="97"/>
<pin name="NC@2" x="17.78" y="7.62" visible="pin" length="short" direction="nc" rot="R180"/>
<pin name="GND@2" x="-20.32" y="22.86" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="-20.32" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="GND@4" x="-20.32" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="GND@5" x="-20.32" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="GND@6" x="-20.32" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="GND@7" x="-20.32" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="GND@8" x="-20.32" y="-17.78" visible="pin" length="short" direction="pwr"/>
<pin name="GND@9" x="17.78" y="-17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@10" x="17.78" y="10.16" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="NC" x="-20.32" y="-12.7" visible="pin" length="short" direction="nc"/>
</symbol>
<symbol name="WF121-A-VISUAL">
<description>&lt;p&gt;Bluegiga WF121-A/-E symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-25.4" y1="33.02" x2="25.4" y2="33.02" width="0.254" layer="94"/>
<wire x1="25.4" y1="33.02" x2="25.4" y2="-33.02" width="0.254" layer="94"/>
<wire x1="25.4" y1="-33.02" x2="-25.4" y2="-33.02" width="0.254" layer="94"/>
<wire x1="-25.4" y1="-33.02" x2="-25.4" y2="15.24" width="0.254" layer="94"/>
<pin name="GND" x="-27.94" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="RB15" x="-27.94" y="10.16" visible="pin" length="short"/>
<pin name="RE0" x="-27.94" y="7.62" visible="pin" length="short"/>
<pin name="RE1" x="-27.94" y="5.08" visible="pin" length="short"/>
<pin name="RE2" x="-27.94" y="2.54" visible="pin" length="short"/>
<pin name="RE3" x="-27.94" y="0" visible="pin" length="short"/>
<pin name="RE4" x="-27.94" y="-2.54" visible="pin" length="short"/>
<pin name="VDD_PA" x="-27.94" y="-5.08" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_3.3V" x="-27.94" y="-7.62" visible="pin" length="short" direction="pwr"/>
<pin name="RE5" x="-27.94" y="-10.16" visible="pin" length="short"/>
<pin name="RE6" x="-27.94" y="-12.7" visible="pin" length="short"/>
<pin name="RE7" x="-27.94" y="-15.24" visible="pin" length="short"/>
<pin name="MCLR" x="-27.94" y="-17.78" visible="pin" length="short" direction="in"/>
<pin name="RB1" x="-27.94" y="-20.32" visible="pin" length="short"/>
<pin name="RB0" x="-27.94" y="-22.86" visible="pin" length="short"/>
<pin name="GND@2" x="-27.94" y="-25.4" visible="pin" length="short" direction="pwr"/>
<pin name="RB8" x="-10.16" y="-35.56" visible="pin" length="short" rot="R90"/>
<pin name="RF3" x="-7.62" y="-35.56" visible="pin" length="short" rot="R90"/>
<pin name="RB14" x="-5.08" y="-35.56" visible="pin" length="short" rot="R90"/>
<pin name="RB13" x="-2.54" y="-35.56" visible="pin" length="short" rot="R90"/>
<pin name="RB12" x="0" y="-35.56" visible="pin" length="short" rot="R90"/>
<pin name="RB11" x="2.54" y="-35.56" visible="pin" length="short" rot="R90"/>
<pin name="RB10" x="5.08" y="-35.56" visible="pin" length="short" rot="R90"/>
<pin name="RB5" x="7.62" y="-35.56" visible="pin" length="short" rot="R90"/>
<pin name="VBUS" x="10.16" y="-35.56" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@3" x="27.94" y="-22.86" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="RG3" x="27.94" y="-20.32" visible="pin" length="short" rot="R180"/>
<pin name="RG2" x="27.94" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="RD3" x="27.94" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="RC12" x="27.94" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="RC15" x="27.94" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="RD2" x="27.94" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="RC13" x="27.94" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="RC14" x="27.94" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="RF4" x="27.94" y="0" visible="pin" length="short" rot="R180"/>
<pin name="RF5" x="27.94" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="RD11" x="27.94" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="RD0" x="27.94" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="RD4" x="27.94" y="10.16" visible="pin" length="short" rot="R180"/>
<pin name="BT_RF" x="27.94" y="12.7" visible="pin" length="short" rot="R180"/>
<pin name="RD5" x="27.94" y="15.24" visible="pin" length="short" rot="R180"/>
<pin name="RD6" x="27.94" y="17.78" visible="pin" length="short" rot="R180"/>
<pin name="RD7" x="27.94" y="20.32" visible="pin" length="short" rot="R180"/>
<pin name="RD9" x="27.94" y="22.86" visible="pin" length="short" rot="R180"/>
<pin name="GND@4" x="27.94" y="25.4" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="RD10" x="10.16" y="35.56" visible="pin" length="short" rot="R270"/>
<pin name="RD1" x="7.62" y="35.56" visible="pin" length="short" rot="R270"/>
<pin name="GND@5" x="5.08" y="35.56" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="ANT" x="2.54" y="35.56" visible="pin" length="short" rot="R270"/>
<pin name="GND@6" x="0" y="35.56" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GNDPAD" x="-5.08" y="35.56" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="SPI_MISO" x="-27.94" y="25.4" visible="pin" length="short" direction="out"/>
<pin name="SPI_CLK" x="-27.94" y="22.86" visible="pin" length="short" direction="in" function="clk"/>
<pin name="SPI_MOSI" x="-27.94" y="20.32" visible="pin" length="short" direction="in"/>
<pin name="SPI_CS" x="-27.94" y="17.78" visible="pin" length="short" direction="in"/>
<text x="-25.4" y="-35.56" size="1.778" layer="95">&gt;NAME</text>
<text x="25.4" y="-33.782" size="1.778" layer="96" rot="R180">&gt;VALUE</text>
<wire x1="-25.4" y1="15.24" x2="-25.4" y2="27.94" width="0.254" layer="94"/>
<wire x1="-25.4" y1="27.94" x2="-25.4" y2="33.02" width="0.254" layer="94"/>
<wire x1="-25.4" y1="27.94" x2="-11.176" y2="27.94" width="0.254" layer="94" style="shortdash"/>
<wire x1="-11.176" y1="27.94" x2="-11.176" y2="15.24" width="0.254" layer="94" style="shortdash"/>
<wire x1="-11.176" y1="15.24" x2="-25.4" y2="15.24" width="0.254" layer="94" style="shortdash"/>
<text x="-10.16" y="26.416" size="1.27" layer="94" rot="R270">RF DEBUG</text>
<wire x1="-23.114" y1="18.796" x2="-15.494" y2="18.796" width="0.127" layer="97"/>
<wire x1="-23.114" y1="-16.764" x2="-17.78" y2="-16.764" width="0.127" layer="97"/>
</symbol>
<symbol name="WF121-A">
<description>&lt;p&gt;Bluegiga WF121-A/-E symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-20.32" y1="38.1" x2="20.32" y2="38.1" width="0.254" layer="94"/>
<wire x1="20.32" y1="38.1" x2="20.32" y2="-38.1" width="0.254" layer="94"/>
<wire x1="20.32" y1="-38.1" x2="-20.32" y2="-38.1" width="0.254" layer="94"/>
<wire x1="-20.32" y1="-38.1" x2="-20.32" y2="10.16" width="0.254" layer="94"/>
<pin name="GND" x="-22.86" y="35.56" visible="pin" length="short" direction="pwr"/>
<pin name="RB15" x="-22.86" y="-22.86" visible="pin" length="short"/>
<pin name="RE0" x="22.86" y="12.7" visible="pin" length="short" rot="R180"/>
<pin name="RE1" x="22.86" y="10.16" visible="pin" length="short" rot="R180"/>
<pin name="RE2" x="22.86" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="RE3" x="22.86" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="RE4" x="22.86" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="VDD_PA" x="-22.86" y="30.48" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_3.3V" x="-22.86" y="33.02" visible="pin" length="short" direction="pwr"/>
<pin name="RE5" x="22.86" y="0" visible="pin" length="short" rot="R180"/>
<pin name="RE6" x="22.86" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="RE7" x="22.86" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="MCLR" x="-22.86" y="25.4" visible="pin" length="short" direction="in"/>
<pin name="RB1" x="-22.86" y="-2.54" visible="pin" length="short"/>
<pin name="RB0" x="-22.86" y="0" visible="pin" length="short"/>
<pin name="RB8" x="-22.86" y="-7.62" visible="pin" length="short"/>
<pin name="RF3" x="22.86" y="22.86" visible="pin" length="short" rot="R180"/>
<pin name="RB14" x="-22.86" y="-20.32" visible="pin" length="short"/>
<pin name="RB13" x="-22.86" y="-17.78" visible="pin" length="short"/>
<pin name="RB12" x="-22.86" y="-15.24" visible="pin" length="short"/>
<pin name="RB11" x="-22.86" y="-12.7" visible="pin" length="short"/>
<pin name="RB10" x="-22.86" y="-10.16" visible="pin" length="short"/>
<pin name="RB5" x="-22.86" y="-5.08" visible="pin" length="short"/>
<pin name="VBUS" x="-22.86" y="27.94" visible="pin" length="short" direction="pwr"/>
<pin name="RG3" x="22.86" y="27.94" visible="pin" length="short" rot="R180"/>
<pin name="RG2" x="22.86" y="30.48" visible="pin" length="short" rot="R180"/>
<pin name="RD3" x="22.86" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="RC12" x="-22.86" y="-27.94" visible="pin" length="short"/>
<pin name="RC15" x="-22.86" y="-35.56" visible="pin" length="short"/>
<pin name="RD2" x="22.86" y="-15.24" visible="pin" length="short" rot="R180"/>
<pin name="RC13" x="-22.86" y="-30.48" visible="pin" length="short"/>
<pin name="RC14" x="-22.86" y="-33.02" visible="pin" length="short"/>
<pin name="RF4" x="22.86" y="20.32" visible="pin" length="short" rot="R180"/>
<pin name="RF5" x="22.86" y="17.78" visible="pin" length="short" rot="R180"/>
<pin name="RD11" x="22.86" y="-35.56" visible="pin" length="short" rot="R180"/>
<pin name="RD0" x="22.86" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="RD4" x="22.86" y="-20.32" visible="pin" length="short" rot="R180"/>
<pin name="BT_RF" x="-22.86" y="5.08" visible="pin" length="short"/>
<pin name="RD5" x="22.86" y="-22.86" visible="pin" length="short" rot="R180"/>
<pin name="RD6" x="22.86" y="-25.4" visible="pin" length="short" rot="R180"/>
<pin name="RD7" x="22.86" y="-27.94" visible="pin" length="short" rot="R180"/>
<pin name="RD9" x="22.86" y="-30.48" visible="pin" length="short" rot="R180"/>
<pin name="RD10" x="22.86" y="-33.02" visible="pin" length="short" rot="R180"/>
<pin name="RD1" x="22.86" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="ANT" x="-22.86" y="7.62" visible="pin" length="short"/>
<pin name="SPI_MISO" x="-22.86" y="20.32" visible="pin" length="short" direction="out"/>
<pin name="SPI_CLK" x="-22.86" y="17.78" visible="pin" length="short" direction="in" function="clk"/>
<pin name="SPI_MOSI" x="-22.86" y="15.24" visible="pin" length="short" direction="in"/>
<pin name="SPI_CS" x="-22.86" y="12.7" visible="pin" length="short" direction="in"/>
<text x="-20.32" y="-40.64" size="1.778" layer="95">&gt;NAME</text>
<text x="20.32" y="-38.862" size="1.778" layer="96" rot="R180">&gt;VALUE</text>
<wire x1="-20.32" y1="10.16" x2="-20.32" y2="22.86" width="0.254" layer="94"/>
<wire x1="-20.32" y1="22.86" x2="-20.32" y2="38.1" width="0.254" layer="94"/>
<wire x1="-20.32" y1="22.86" x2="-6.35" y2="22.86" width="0.254" layer="94" style="shortdash"/>
<wire x1="-6.35" y1="22.86" x2="-6.35" y2="10.16" width="0.254" layer="94" style="shortdash"/>
<wire x1="-6.35" y1="10.16" x2="-20.32" y2="10.16" width="0.254" layer="94" style="shortdash"/>
<text x="-5.08" y="21.336" size="1.27" layer="94" rot="R270">RF DEBUG</text>
<pin name="GNDPAD" x="22.86" y="35.56" visible="pin" length="short" direction="pwr" rot="R180"/>
<wire x1="-18.034" y1="26.416" x2="-12.7" y2="26.416" width="0.127" layer="97"/>
<wire x1="-18.034" y1="13.716" x2="-10.16" y2="13.716" width="0.127" layer="97"/>
</symbol>
<symbol name="CC-DEBUG">
<description>&lt;p&gt;CC debugger connection symbol.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2013-12-29 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-5.08" y1="7.62" x2="5.08" y2="7.62" width="0.254" layer="94"/>
<wire x1="5.08" y1="7.62" x2="5.08" y2="-7.62" width="0.254" layer="94"/>
<wire x1="5.08" y1="-7.62" x2="-5.08" y2="-7.62" width="0.254" layer="94"/>
<wire x1="-5.08" y1="-7.62" x2="-5.08" y2="7.62" width="0.254" layer="94"/>
<pin name="GND" x="-7.62" y="5.08" visible="pin" length="middle" direction="pwr"/>
<pin name="3V3" x="-7.62" y="2.54" visible="pin" length="middle" direction="pwr"/>
<pin name="DC" x="-7.62" y="0" visible="pin" length="middle" direction="out" function="clk"/>
<pin name="DD" x="-7.62" y="-2.54" visible="pin" length="middle"/>
<pin name="RES" x="-7.62" y="-5.08" visible="pin" length="middle" direction="out"/>
<text x="-5.08" y="8.382" size="1.778" layer="95">&gt;NAME</text>
<text x="-5.08" y="-10.16" size="1.778" layer="96">&gt;VALUE</text>
</symbol>
<symbol name="CC-DEBUG-PWR">
<wire x1="-5.08" y1="7.62" x2="12.7" y2="7.62" width="0.254" layer="94"/>
<wire x1="12.7" y1="7.62" x2="12.7" y2="-10.16" width="0.254" layer="94"/>
<wire x1="12.7" y1="-10.16" x2="-5.08" y2="-10.16" width="0.254" layer="94"/>
<wire x1="-5.08" y1="-10.16" x2="-5.08" y2="7.62" width="0.254" layer="94"/>
<pin name="GND" x="-7.62" y="5.08" visible="pin" length="middle" direction="pwr"/>
<pin name="3V3_SENS" x="-7.62" y="2.54" visible="pin" length="middle" direction="pwr"/>
<pin name="DC" x="-7.62" y="-2.54" visible="pin" length="middle" direction="out" function="clk"/>
<pin name="DD" x="-7.62" y="-5.08" visible="pin" length="middle"/>
<pin name="RES" x="-7.62" y="-7.62" visible="pin" length="middle" direction="out"/>
<text x="-5.08" y="8.382" size="1.778" layer="95">&gt;NAME</text>
<text x="-5.08" y="-12.7" size="1.778" layer="96">&gt;VALUE</text>
<pin name="3V3_PWR" x="-7.62" y="0" visible="pin" length="middle" direction="pwr"/>
</symbol>
<symbol name="WF111-A">
<description>&lt;p&gt;Bluegiga WF111-A symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="17.78" y1="-10.16" x2="3.81" y2="-10.16" width="0.254" layer="94" style="shortdash"/>
<wire x1="3.81" y1="-10.16" x2="3.81" y2="-22.86" width="0.254" layer="94" style="shortdash"/>
<text x="1.778" y="-11.684" size="1.27" layer="94" rot="R270">RF DEBUG</text>
<wire x1="-20.32" y1="20.32" x2="17.78" y2="20.32" width="0.254" layer="94"/>
<wire x1="17.78" y1="20.32" x2="17.78" y2="-10.16" width="0.254" layer="94"/>
<wire x1="17.78" y1="-10.16" x2="17.78" y2="-22.86" width="0.254" layer="94"/>
<wire x1="17.78" y1="-22.86" x2="3.81" y2="-22.86" width="0.254" layer="94"/>
<wire x1="3.81" y1="-22.86" x2="-20.32" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-20.32" y1="-22.86" x2="-20.32" y2="20.32" width="0.254" layer="94"/>
<pin name="GND" x="-22.86" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_VREGIN" x="-22.86" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="SDIO_DAT1" x="-22.86" y="-10.16" visible="pin" length="short"/>
<pin name="SDIO_DAT0" x="-22.86" y="-7.62" visible="pin" length="short"/>
<pin name="SDIO_DAT3" x="-22.86" y="-15.24" visible="pin" length="short"/>
<pin name="PIO2" x="20.32" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="VDD_SDIO" x="-22.86" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_ANA" x="-22.86" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="SDIO_CMD" x="-22.86" y="-20.32" visible="pin" length="short"/>
<pin name="SDIO_CLK" x="-22.86" y="-17.78" visible="pin" length="short" function="clk"/>
<pin name="SDIO_DAT2" x="-22.86" y="-12.7" visible="pin" length="short"/>
<pin name="PIO4" x="20.32" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="PIO0" x="20.32" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="VDD_PADS" x="-22.86" y="7.62" visible="pin" length="short" direction="pwr"/>
<pin name="PIO3" x="20.32" y="0" visible="pin" length="short" rot="R180"/>
<pin name="PIO1" x="20.32" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="BT" x="20.32" y="10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="VDD_PA" x="-22.86" y="5.08" visible="pin" length="short" direction="pwr"/>
<pin name="PIO5" x="20.32" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="RST" x="-22.86" y="-2.54" visible="pin" length="short" direction="in"/>
<pin name="REGEN" x="-22.86" y="2.54" visible="pin" length="short" direction="in"/>
<pin name="ANT" x="20.32" y="12.7" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_MISO" x="20.32" y="-12.7" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="SPI_CLK" x="20.32" y="-15.24" visible="pin" length="short" direction="in" function="clk" rot="R180"/>
<pin name="SPI_MOSI" x="20.32" y="-17.78" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="SPI_CS" x="20.32" y="-20.32" visible="pin" length="short" direction="in" rot="R180"/>
<text x="-20.32" y="21.082" size="1.778" layer="95">&gt;NAME</text>
<text x="-20.32" y="-25.4" size="1.778" layer="96">&gt;VALUE</text>
<pin name="GNDPAD" x="20.32" y="17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
<wire x1="7.366" y1="-19.304" x2="15.24" y2="-19.304" width="0.127" layer="97"/>
<wire x1="-18.034" y1="-1.524" x2="-13.97" y2="-1.524" width="0.127" layer="97"/>
</symbol>
<symbol name="WF111-A-VISUAL">
<description>&lt;p&gt;Bluegiga WF111-A/-E symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-20.32" y1="27.94" x2="17.78" y2="27.94" width="0.254" layer="94"/>
<wire x1="17.78" y1="27.94" x2="17.78" y2="-30.48" width="0.254" layer="94"/>
<wire x1="17.78" y1="-30.48" x2="-20.32" y2="-30.48" width="0.254" layer="94"/>
<wire x1="-20.32" y1="-30.48" x2="-20.32" y2="27.94" width="0.254" layer="94"/>
<pin name="GND" x="-22.86" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_VREGIN" x="0" y="-33.02" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@2" x="-22.86" y="-5.08" visible="pin" length="short" direction="pwr"/>
<pin name="SDIO_DAT1" x="-22.86" y="7.62" visible="pin" length="short"/>
<pin name="SDIO_DAT0" x="-22.86" y="10.16" visible="pin" length="short"/>
<pin name="SDIO_DAT3" x="-22.86" y="2.54" visible="pin" length="short"/>
<pin name="GND@5" x="20.32" y="0" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="PIO2" x="-2.54" y="-33.02" visible="pin" length="short" rot="R90"/>
<pin name="VDD_SDIO" x="-5.08" y="-33.02" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="VDD_ANA" x="-22.86" y="-10.16" visible="pin" length="short" direction="pwr"/>
<pin name="SDIO_CMD" x="-22.86" y="-2.54" visible="pin" length="short"/>
<pin name="SDIO_CLK" x="-22.86" y="0" visible="pin" length="short" function="clk"/>
<pin name="SDIO_DAT2" x="-22.86" y="5.08" visible="pin" length="short"/>
<pin name="GND@6" x="2.54" y="30.48" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="GND@7" x="-2.54" y="30.48" visible="pin" length="short" direction="pwr" rot="R270"/>
<pin name="PIO4" x="2.54" y="-33.02" visible="pin" length="short" rot="R90"/>
<pin name="PIO0" x="20.32" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="VDD_PADS" x="5.08" y="-33.02" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="PIO3" x="7.62" y="-33.02" visible="pin" length="short" rot="R90"/>
<pin name="GND@4" x="20.32" y="-20.32" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@3" x="-22.86" y="-20.32" visible="pin" length="short" direction="pwr"/>
<pin name="PIO1" x="20.32" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="BT" x="-22.86" y="-7.62" visible="pin" length="short" direction="in"/>
<pin name="VDD_PA" x="20.32" y="-2.54" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="PIO5" x="20.32" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="RST" x="20.32" y="-10.16" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="REGEN" x="20.32" y="-15.24" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="ANT" x="0" y="30.48" visible="pin" length="short" direction="out" rot="R270"/>
<pin name="SPI_MISO" x="-22.86" y="-12.7" visible="pin" length="short" direction="out"/>
<pin name="SPI_CLK" x="-22.86" y="-15.24" visible="pin" length="short" direction="in" function="clk"/>
<pin name="SPI_MOSI" x="-22.86" y="-17.78" visible="pin" length="short" direction="in"/>
<pin name="SPI_CS" x="20.32" y="-7.62" visible="pin" length="short" direction="in" rot="R180"/>
<text x="-20.32" y="28.702" size="1.778" layer="95">&gt;NAME</text>
<text x="-20.32" y="-33.02" size="1.778" layer="96">&gt;VALUE</text>
<pin name="GNDPAD" x="20.32" y="12.7" visible="pin" length="short" direction="pwr" rot="R180"/>
<wire x1="7.366" y1="-6.604" x2="15.24" y2="-6.604" width="0.127" layer="97"/>
<wire x1="11.176" y1="-9.144" x2="15.24" y2="-9.144" width="0.127" layer="97"/>
</symbol>
<symbol name="BT111-A">
<description>&lt;p&gt;Bluegiga BT111-A symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="12.7" x2="17.78" y2="12.7" width="0.254" layer="94"/>
<wire x1="17.78" y1="12.7" x2="17.78" y2="-15.24" width="0.254" layer="94"/>
<wire x1="17.78" y1="-15.24" x2="-17.78" y2="-15.24" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-15.24" x2="-17.78" y2="12.7" width="0.254" layer="94"/>
<text x="4.318" y="13.97" size="2.54" layer="96">&gt;VALUE</text>
<text x="-17.78" y="13.97" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-20.32" y="10.16" visible="pin" length="short" direction="pwr"/>
<pin name="VREG_IN_USB" x="-20.32" y="0" visible="pin" length="short" direction="pwr"/>
<pin name="VREG_OUT_HV" x="-20.32" y="5.08" visible="pin" length="short" direction="pwr"/>
<pin name="PCM_SYNC" x="20.32" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="PIO5" x="20.32" y="10.16" visible="pin" length="short" rot="R180"/>
<pin name="PIO2" x="20.32" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="PCM_CLK" x="20.32" y="-5.08" visible="pin" length="short" function="clk" rot="R180"/>
<pin name="PCM_IN" x="20.32" y="-7.62" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="VREG_IN_HV" x="-20.32" y="2.54" visible="pin" length="short" direction="pwr"/>
<pin name="USB+" x="-20.32" y="-12.7" visible="pin" length="short"/>
<pin name="USB-" x="-20.32" y="-10.16" visible="pin" length="short"/>
<pin name="PIO0" x="20.32" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="PCM_OUT" x="20.32" y="-10.16" visible="pin" length="short" direction="out" rot="R180"/>
<pin name="PIO1" x="20.32" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="SPI_PCM_SEL" x="20.32" y="-12.7" visible="pin" length="short" direction="in" rot="R180"/>
<pin name="VDD_HOST" x="-20.32" y="-2.54" visible="pin" length="short" direction="pwr"/>
<pin name="VDD_PADS" x="-20.32" y="-5.08" visible="pin" length="short" direction="pwr"/>
<pin name="VREG_EN_RST#" x="-20.32" y="7.62" visible="pin" length="short" direction="in"/>
<wire x1="1.27" y1="8.636" x2="-15.494" y2="8.636" width="0.127" layer="97"/>
</symbol>
<symbol name="BT111-A-VISUAL">
<description>&lt;p&gt;Bluegiga BT111-A symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="22.86" x2="17.78" y2="22.86" width="0.254" layer="94"/>
<wire x1="17.78" y1="22.86" x2="17.78" y2="-22.86" width="0.254" layer="94"/>
<wire x1="17.78" y1="-22.86" x2="-17.78" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-22.86" x2="-17.78" y2="22.86" width="0.254" layer="94"/>
<text x="4.318" y="24.13" size="2.54" layer="96">&gt;VALUE</text>
<text x="-17.78" y="24.13" size="2.54" layer="95">&gt;NAME</text>
<pin name="GND" x="-20.32" y="20.32" visible="pin" length="short" direction="pwr"/>
<pin name="GND@2" x="-20.32" y="0" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="5.08" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@4" x="20.32" y="10.16" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="VREG_IN_USB" x="20.32" y="0" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="VREG_OUT_HV" x="20.32" y="2.54" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="PCM_SYNC" x="-20.32" y="12.7" visible="pin" length="short"/>
<pin name="PIO5" x="-20.32" y="10.16" visible="pin" length="short"/>
<pin name="PIO2" x="-20.32" y="7.62" visible="pin" length="short"/>
<pin name="PCM_CLK" x="-20.32" y="5.08" visible="pin" length="short" function="clk"/>
<pin name="PCM_IN" x="-20.32" y="2.54" visible="pin" length="short" direction="in"/>
<pin name="VREG_IN_HV" x="-20.32" y="-2.54" visible="pin" length="short" direction="pwr"/>
<pin name="USB+" x="-20.32" y="15.24" visible="pin" length="short"/>
<pin name="USB-" x="-20.32" y="17.78" visible="pin" length="short"/>
<pin name="PIO0" x="-5.08" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="PCM_OUT" x="-2.54" y="-25.4" visible="pin" length="short" direction="out" rot="R90"/>
<pin name="PIO1" x="0" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="SPI_PCM_SEL" x="2.54" y="-25.4" visible="pin" length="short" direction="in" rot="R90"/>
<pin name="VDD_HOST" x="20.32" y="-2.54" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="VDD_PADS" x="20.32" y="5.08" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="VREG_EN_RST#" x="20.32" y="7.62" visible="pin" length="short" direction="in" rot="R180"/>
<wire x1="-1.524" y1="8.636" x2="15.24" y2="8.636" width="0.127" layer="97"/>
</symbol>
<symbol name="BLE121LR-A">
<description>&lt;p&gt;Bluegiga BLE121LR-A symbol with pins arranged into logical groups.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-08-02 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-15.24" y1="20.32" x2="15.24" y2="20.32" width="0.254" layer="94"/>
<wire x1="15.24" y1="20.32" x2="15.24" y2="-20.32" width="0.254" layer="94"/>
<wire x1="15.24" y1="-20.32" x2="-15.24" y2="-20.32" width="0.254" layer="94"/>
<wire x1="-15.24" y1="-20.32" x2="-15.24" y2="20.32" width="0.254" layer="94"/>
<text x="-15.24" y="21.59" size="2.54" layer="95">&gt;NAME</text>
<text x="-15.24" y="-24.13" size="2.54" layer="96">&gt;VALUE</text>
<pin name="GND" x="-17.78" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="AVDD" x="-17.78" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="P2_2" x="17.78" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="P2_1" x="17.78" y="5.08" visible="pin" length="short" rot="R180"/>
<pin name="P2_0" x="17.78" y="7.62" visible="pin" length="short" rot="R180"/>
<pin name="DCDC" x="17.78" y="-17.78" visible="pin" length="short" rot="R180"/>
<pin name="P1_6" x="17.78" y="-12.7" visible="pin" length="short" rot="R180"/>
<pin name="SCL" x="-17.78" y="7.62" visible="pin" length="short" function="clk"/>
<pin name="SDA" x="-17.78" y="5.08" visible="pin" length="short"/>
<pin name="P1_5" x="17.78" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="P1_4" x="17.78" y="-7.62" visible="pin" length="short" rot="R180"/>
<pin name="P1_3" x="17.78" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="P1_2" x="17.78" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="P0_7" x="-17.78" y="-17.78" visible="pin" length="short"/>
<pin name="DVDD" x="-17.78" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="P0_6" x="-17.78" y="-15.24" visible="pin" length="short"/>
<pin name="P0_5" x="-17.78" y="-12.7" visible="pin" length="short"/>
<pin name="P0_4" x="-17.78" y="-10.16" visible="pin" length="short"/>
<pin name="P0_3" x="-17.78" y="-7.62" visible="pin" length="short"/>
<pin name="P0_2" x="-17.78" y="-5.08" visible="pin" length="short"/>
<pin name="P0_1" x="-17.78" y="-2.54" visible="pin" length="short"/>
<pin name="P0_0" x="-17.78" y="0" visible="pin" length="short"/>
<pin name="RESET" x="17.78" y="17.78" visible="pin" length="short" direction="in" rot="R180"/>
<wire x1="12.7" y1="18.796" x2="5.842" y2="18.796" width="0.127" layer="97"/>
</symbol>
<symbol name="BLE121LR-A-VISUAL">
<description>&lt;p&gt;Bluegiga BLE121LR-A symbol with all pins shown according to their physical position on the actual module.&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-08-02 by Jeff Rowberg&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/em&gt;&lt;/p&gt;</description>
<wire x1="-17.78" y1="20.32" x2="20.32" y2="20.32" width="0.254" layer="94"/>
<wire x1="20.32" y1="20.32" x2="20.32" y2="-22.86" width="0.254" layer="94"/>
<wire x1="20.32" y1="-22.86" x2="-17.78" y2="-22.86" width="0.254" layer="94"/>
<wire x1="-17.78" y1="-22.86" x2="-17.78" y2="20.32" width="0.254" layer="94"/>
<text x="-17.78" y="21.59" size="2.54" layer="95">&gt;NAME</text>
<text x="7.62" y="21.59" size="2.54" layer="96">&gt;VALUE</text>
<pin name="GND" x="-20.32" y="17.78" visible="pin" length="short" direction="pwr"/>
<pin name="AVDD" x="-12.7" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="P2_2" x="7.62" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="P2_1" x="5.08" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="P2_0" x="2.54" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="DCDC" x="0" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="P1_6" x="-2.54" y="-25.4" visible="pin" length="short" rot="R90"/>
<pin name="SCL" x="15.24" y="-25.4" visible="pin" length="short" function="clk" rot="R90"/>
<pin name="SDA" x="22.86" y="-10.16" visible="pin" length="short" rot="R180"/>
<pin name="P1_5" x="22.86" y="-5.08" visible="pin" length="short" rot="R180"/>
<pin name="P1_4" x="22.86" y="-2.54" visible="pin" length="short" rot="R180"/>
<pin name="P1_3" x="22.86" y="0" visible="pin" length="short" rot="R180"/>
<pin name="P1_2" x="22.86" y="2.54" visible="pin" length="short" rot="R180"/>
<pin name="P0_7" x="-20.32" y="-10.16" visible="pin" length="short"/>
<pin name="DVDD" x="12.7" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="P0_6" x="-20.32" y="-7.62" visible="pin" length="short"/>
<pin name="P0_5" x="-20.32" y="-5.08" visible="pin" length="short"/>
<pin name="P0_4" x="-20.32" y="-2.54" visible="pin" length="short"/>
<pin name="P0_3" x="-20.32" y="0" visible="pin" length="short"/>
<pin name="P0_2" x="-20.32" y="10.16" visible="pin" length="short"/>
<pin name="P0_1" x="-20.32" y="7.62" visible="pin" length="short"/>
<pin name="P0_0" x="-20.32" y="5.08" visible="pin" length="short"/>
<pin name="RESET" x="-20.32" y="2.54" visible="pin" length="short" direction="in"/>
<wire x1="-8.636" y1="3.556" x2="-15.494" y2="3.556" width="0.127" layer="97"/>
<pin name="GND@2" x="-20.32" y="15.24" visible="pin" length="short" direction="pwr"/>
<pin name="GND@3" x="-20.32" y="12.7" visible="pin" length="short" direction="pwr"/>
<pin name="GND@4" x="-10.16" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@5" x="-7.62" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@6" x="-5.08" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@7" x="10.16" y="-25.4" visible="pin" length="short" direction="pwr" rot="R90"/>
<pin name="GND@8" x="22.86" y="5.08" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@9" x="22.86" y="7.62" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@10" x="22.86" y="10.16" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="NC" x="22.86" y="-7.62" visible="pin" length="short" direction="nc" rot="R180"/>
<pin name="GND@11" x="22.86" y="12.7" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@12" x="22.86" y="15.24" visible="pin" length="short" direction="pwr" rot="R180"/>
<pin name="GND@13" x="22.86" y="17.78" visible="pin" length="short" direction="pwr" rot="R180"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="WT12" prefix="U">
<description>&lt;p&gt;Bluegiga WT12 class 2 Bluetooth 2.1 + EDR module. WT12-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT12-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT12 is a fully integrated Bluetooth 2.1 + EDR, class 2 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. Bluegiga's WT12 constitutes the ideal solution for developers that want to quickly integrate Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. The WT12 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT12-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A-SHORTRF" package="WT12-A-SHORTRF">
<connects>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-A" package="WT12-A">
<connects>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-A-NORF" package="WT12-A-NORF">
<connects>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT11I" prefix="U">
<description>&lt;p&gt;Bluegiga WT11i class 1 Bluetooth 2.1 + EDR module. WT11i-A variant has an on-module ceramic chip antenna, WT11i-E variant has a U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT11i-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT11i is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack.  Bluegiga's WT11i constitutes the ideal solution for developers that want to quickly integrate long-range and high-performance Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It provides a 100dB link budget ensuring long range and robust Bluetooth connectivity and uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT11i combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt11i-bluetooth-class-1-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt11i-bluetooth-class-1-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT11I-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WT11I-A">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WT11I-E">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT32" prefix="U">
<description>&lt;p&gt;Bluegiga WT32 class 2 Bluetooth Audio module - Bluetooth 2.1 + EDR w/stereo analog audio (A2DP) support. WT32-A variant has an on-module ceramic chip antenna, WT32-E variant has W.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT32-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT32 is a Bluetooth 2.1 + EDR module dedicated for Bluetooth audio applications. In addition to Bluetooth radio, antenna and iWRAP Bluetooth stack, the WT32 contains a DSP processor, a stereo audio codec and a battery charger making it ideal for portable battery Bluetooth stereo or hands-free audio applications. The WT32 constitutes an ideal solution for developers that want to quickly integrate the latest Bluetooth audio technologies into their design without investing several months into Bluetooth radio and stack development. In addition to the standard Bluetooth audio profiles, the WT32 can also support aptX&amp;reg; audio coding technology, offering outstanding Bluetooth Stereo audio quality, CVC audio enhancement software for hands-free applications and Apple iAP profile enabling OEMs, to create really unique and differentiated audio products.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT32-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WT32-A">
<connects>
<connect gate="G$1" pin="AGND" pad="AGND AGND@2 AGND@3"/>
<connect gate="G$1" pin="AIO0" pad="AIO0"/>
<connect gate="G$1" pin="AIO1" pad="AIO1"/>
<connect gate="G$1" pin="AUDIO_IN_N_LEFT" pad="AUDIO_IN_N_LEFT"/>
<connect gate="G$1" pin="AUDIO_IN_N_RIGHT" pad="AUDIO_IN_N_RIGHT"/>
<connect gate="G$1" pin="AUDIO_IN_P_LEFT" pad="AUDIO_IN_P_LEFT"/>
<connect gate="G$1" pin="AUDIO_IN_P_RIGHT" pad="AUDIO_IN_P_RIGHT"/>
<connect gate="G$1" pin="AUDIO_OUT_N_LEFT" pad="AUDIO_OUT_N_LEFT"/>
<connect gate="G$1" pin="AUDIO_OUT_N_RIGHT" pad="AUDIO_OUT_N_RIGHT"/>
<connect gate="G$1" pin="AUDIO_OUT_P_LEFT" pad="AUDIO_OUT_P_LEFT"/>
<connect gate="G$1" pin="AUDIO_OUT_P_RIGHT" pad="AUDIO_OUT_P_RIGHT"/>
<connect gate="G$1" pin="DGND" pad="DGND DGND@2 DGND@3 DGND@4 DGND@5"/>
<connect gate="G$1" pin="LED0" pad="LED0"/>
<connect gate="G$1" pin="MIC_BIAS" pad="MIC_BIAS"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO10" pad="PIO10"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="PIO8" pad="PIO8"/>
<connect gate="G$1" pin="PIO9" pad="PIO9"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="SPI_NCSB" pad="SPI_NCSB"/>
<connect gate="G$1" pin="UART_NCTS" pad="UART_NCTS"/>
<connect gate="G$1" pin="UART_NRTS" pad="UART_NRTS"/>
<connect gate="G$1" pin="UART_RXD" pad="UART_RXD"/>
<connect gate="G$1" pin="UART_TXD" pad="UART_TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD_BAT" pad="VDD_BAT"/>
<connect gate="G$1" pin="VDD_CHG" pad="VDD_CHG"/>
<connect gate="G$1" pin="VDD_IO" pad="VDD_IO"/>
<connect gate="G$1" pin="VREG_ENA" pad="VREG_ENA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WT32-E">
<connects>
<connect gate="G$1" pin="AGND" pad="AGND AGND@2 AGND@3"/>
<connect gate="G$1" pin="AIO0" pad="AIO0"/>
<connect gate="G$1" pin="AIO1" pad="AIO1"/>
<connect gate="G$1" pin="AUDIO_IN_N_LEFT" pad="AUDIO_IN_N_LEFT"/>
<connect gate="G$1" pin="AUDIO_IN_N_RIGHT" pad="AUDIO_IN_N_RIGHT"/>
<connect gate="G$1" pin="AUDIO_IN_P_LEFT" pad="AUDIO_IN_P_LEFT"/>
<connect gate="G$1" pin="AUDIO_IN_P_RIGHT" pad="AUDIO_IN_P_RIGHT"/>
<connect gate="G$1" pin="AUDIO_OUT_N_LEFT" pad="AUDIO_OUT_N_LEFT"/>
<connect gate="G$1" pin="AUDIO_OUT_N_RIGHT" pad="AUDIO_OUT_N_RIGHT"/>
<connect gate="G$1" pin="AUDIO_OUT_P_LEFT" pad="AUDIO_OUT_P_LEFT"/>
<connect gate="G$1" pin="AUDIO_OUT_P_RIGHT" pad="AUDIO_OUT_P_RIGHT"/>
<connect gate="G$1" pin="DGND" pad="DGND DGND@2 DGND@3 DGND@4 DGND@5"/>
<connect gate="G$1" pin="LED0" pad="LED0"/>
<connect gate="G$1" pin="MIC_BIAS" pad="MIC_BIAS"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO10" pad="PIO10"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="PIO8" pad="PIO8"/>
<connect gate="G$1" pin="PIO9" pad="PIO9"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="SPI_NCSB" pad="SPI_NCSB"/>
<connect gate="G$1" pin="UART_NCTS" pad="UART_NCTS"/>
<connect gate="G$1" pin="UART_NRTS" pad="UART_NRTS"/>
<connect gate="G$1" pin="UART_RXD" pad="UART_RXD"/>
<connect gate="G$1" pin="UART_TXD" pad="UART_TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD_BAT" pad="VDD_BAT"/>
<connect gate="G$1" pin="VDD_CHG" pad="VDD_CHG"/>
<connect gate="G$1" pin="VDD_IO" pad="VDD_IO"/>
<connect gate="G$1" pin="VREG_ENA" pad="VREG_ENA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="W.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT41-N" prefix="U">
<description>&lt;p&gt;Bluegiga WT41 long-range Bluetooth module - Bluetooth 2.1 + EDR (+20 dBm, 1000m). WT41-N variant has a SMD pads RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT41-A variant should be mounted over a solid ground plane. Antenna edge of the module should be flush up agains the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT41 is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. The WT41 provides a superior 110dB link budget and more than 1000-meter line-of-sight connectivity for Bluetooth applications where extreme radio performance or reliability is required. It also constitutes an ideal solution for developers that want to quickly integrate extremely high performing Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development.&lt;/p&gt;
&lt;p&gt;The WT41 uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT41 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT41-N" x="0" y="0"/>
</gates>
<devices>
<device name="" package="WT41-N">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6 GND@7 GND@8 GND@9 GND@10 GND@11 GND@12 GND@13 GND@14 GND@15 GND@16 GND@17 GND@18 GND@19 GND@20 GND@21 GND@22 GND@23 GND@24 GND@25 GND@26 GND@27 GND@28 GND@29 GND@30 GND@31"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="RF" pad="RF"/>
<connect gate="G$1" pin="RFGND" pad="RFGND"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CSB" pad="SPI_CSB"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="SMD RF pads"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT21-N" prefix="U">
<description>&lt;p&gt;Bluegiga WT21 class 1 Bluetooth HCI module - Bluetooth 2.1 + EDR. WT21-N variant has SMD pads for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT21 is an integrated Bluetooth 2.1 + EDR HCI module intended for Bluetooth applications where a host processor is capable of running the Bluetooth stack software. It contains a Bluetooth radio, antenna, and the low level Bluetooth Host Controller Interface (HCI) software, but still offers the benefits of a module with easy, risk-free implementation and qualifications. The WT21 is based on a CSR’s BlueCore-6 chip and offers the lowest current consumption and the highest integration level in its class.&lt;/p&gt;
&lt;p&gt;The WT21 is compatible with Windows, Windows CE, and Linux operating systems while combined with Bluegiga's excellent technical support designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt21-bluetooth-hci-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt21-bluetooth-hci-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT21-N" x="0" y="0"/>
</gates>
<devices>
<device name="" package="WT21-N">
<connects>
<connect gate="G$1" pin="1V8_OUT" pad="1V8_OUT"/>
<connect gate="G$1" pin="32KHZ" pad="32KHZ"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6 GND@7 GND@8 GND@9 GND@10 GND@11 GND@12 GND@13 GND@14 GND@15 GND@16 GND@17 GND@18 GND@19"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="PIO9" pad="PIO9"/>
<connect gate="G$1" pin="RF" pad="RF"/>
<connect gate="G$1" pin="RFGND" pad="RFGND"/>
<connect gate="G$1" pin="RST" pad="RST"/>
<connect gate="G$1" pin="SDIO_CLK" pad="SDIO_CLK"/>
<connect gate="G$1" pin="SDIO_CMD" pad="SDIO_CMD"/>
<connect gate="G$1" pin="SDIO_SD_CS" pad="SDIO_SD_CS"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VREGIN" pad="VREGIN"/>
<connect gate="G$1" pin="VREG_ENA" pad="VREG_ENA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="SMD RF pads"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="BLE112" prefix="U">
<description>&lt;p&gt;Bluetooth Low Energy single-mode module - Bluetooth 4.0 (CC2540). BLE112-A variant has an on-module ceramic chip antenna, BLE112-E variant has U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE112-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BLE112 is a Bluetooth Smart module targeted for low-power sensors and accessories. It integrates all features required for a Bluetooth Smart application, including Bluetooth radio, software stack, and GATT-based profiles. The BLE112 Bluetooth Smart module can also host end-user applications, which means no external micro controller is required in size or price constrained devices. Morover, ithas flexible hardware interfaces to connect to different peripherals and sensors and can be powered directly from a standard 3V coin cell battery or a pair of AAA batteries. In the lowest power sleep mode it merely consumes 500 nA and will wake up within a few hundred microseconds.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="BLE112-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="BLE112-A">
<connects>
<connect gate="G$1" pin="AVDD" pad="AVDD AVDD@2"/>
<connect gate="G$1" pin="DVDD" pad="DVDD"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4"/>
<connect gate="G$1" pin="P0_0" pad="P0_0"/>
<connect gate="G$1" pin="P0_1" pad="P0_1"/>
<connect gate="G$1" pin="P0_2" pad="P0_2"/>
<connect gate="G$1" pin="P0_3" pad="P0_3"/>
<connect gate="G$1" pin="P0_4" pad="P0_4"/>
<connect gate="G$1" pin="P0_5" pad="P0_5"/>
<connect gate="G$1" pin="P0_6" pad="P0_6"/>
<connect gate="G$1" pin="P0_7" pad="P0_7"/>
<connect gate="G$1" pin="P1_0" pad="P1_0"/>
<connect gate="G$1" pin="P1_1" pad="P1_1"/>
<connect gate="G$1" pin="P1_2" pad="P1_2"/>
<connect gate="G$1" pin="P1_3" pad="P1_3"/>
<connect gate="G$1" pin="P1_4" pad="P1_4"/>
<connect gate="G$1" pin="P1_5" pad="P1_5"/>
<connect gate="G$1" pin="P1_6" pad="P1_6"/>
<connect gate="G$1" pin="P1_7" pad="P1_7"/>
<connect gate="G$1" pin="P2_0" pad="P2_0"/>
<connect gate="G$1" pin="P2_1" pad="P2_1"/>
<connect gate="G$1" pin="P2_2" pad="P2_2"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD_USB" pad="VDD_USB"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="BLE112-E">
<connects>
<connect gate="G$1" pin="AVDD" pad="AVDD AVDD@2"/>
<connect gate="G$1" pin="DVDD" pad="DVDD"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4"/>
<connect gate="G$1" pin="P0_0" pad="P0_0"/>
<connect gate="G$1" pin="P0_1" pad="P0_1"/>
<connect gate="G$1" pin="P0_2" pad="P0_2"/>
<connect gate="G$1" pin="P0_3" pad="P0_3"/>
<connect gate="G$1" pin="P0_4" pad="P0_4"/>
<connect gate="G$1" pin="P0_5" pad="P0_5"/>
<connect gate="G$1" pin="P0_6" pad="P0_6"/>
<connect gate="G$1" pin="P0_7" pad="P0_7"/>
<connect gate="G$1" pin="P1_0" pad="P1_0"/>
<connect gate="G$1" pin="P1_1" pad="P1_1"/>
<connect gate="G$1" pin="P1_2" pad="P1_2"/>
<connect gate="G$1" pin="P1_3" pad="P1_3"/>
<connect gate="G$1" pin="P1_4" pad="P1_4"/>
<connect gate="G$1" pin="P1_5" pad="P1_5"/>
<connect gate="G$1" pin="P1_6" pad="P1_6"/>
<connect gate="G$1" pin="P1_7" pad="P1_7"/>
<connect gate="G$1" pin="P2_0" pad="P2_0"/>
<connect gate="G$1" pin="P2_1" pad="P2_1"/>
<connect gate="G$1" pin="P2_2" pad="P2_2"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD_USB" pad="VDD_USB"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT21" prefix="U">
<description>&lt;p&gt;Bluegiga WT21 class 1 Bluetooth HCI module - Bluetooth 2.1 + EDR. WT21-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT21-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT21 is an integrated Bluetooth 2.1 + EDR HCI module intended for Bluetooth applications where a host processor is capable of running the Bluetooth stack software. It contains a Bluetooth radio, antenna, and the low level Bluetooth Host Controller Interface (HCI) software, but still offers the benefits of a module with easy, risk-free implementation and qualifications. The WT21 is based on a CSR’s BlueCore-6 chip and offers the lowest current consumption and the highest integration level in its class.&lt;/p&gt;
&lt;p&gt;The WT21 is compatible with Windows, Windows CE, and Linux operating systems while combined with Bluegiga's excellent technical support designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT21-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WT21-A">
<connects>
<connect gate="G$1" pin="1V8_OUT" pad="1V8_OUT"/>
<connect gate="G$1" pin="32KHZ" pad="32KHZ"/>
<connect gate="G$1" pin="GND" pad="GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8 GND9 GND10 GND11 GND12 GND13 GND14 GND15 GND16 GND17 GND18 GND19"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="PIO9" pad="PIO9"/>
<connect gate="G$1" pin="RST" pad="RST"/>
<connect gate="G$1" pin="SDIO_CLK" pad="SDIO_CLK"/>
<connect gate="G$1" pin="SDIO_CMD" pad="SDIO_CMD"/>
<connect gate="G$1" pin="SDIO_SD_CS" pad="SDIO_SD_CS"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VREGIN" pad="VREGIN"/>
<connect gate="G$1" pin="VREG_ENA" pad="VREG_ENA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT41" prefix="U">
<description>&lt;p&gt;Bluegiga WT41 long-range Bluetooth module - Bluetooth 2.1 + EDR (+20 dBm, 1000m). WT41-A variant has an on-module ceramic chip antenna, WT41-E variant has a U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT41-A variant should be mounted over a solid ground plane. Antenna edge of the module should be flush up agains the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT41 is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. The WT41 provides a superior 110dB link budget and more than 1000-meter line-of-sight connectivity for Bluetooth applications where extreme radio performance or reliability is required. It also constitutes an ideal solution for developers that want to quickly integrate extremely high performing Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development.&lt;/p&gt;
&lt;p&gt;The WT41 uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT41 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT41-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WT41-A">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6 GND@7 GND@8 GND@9 GND@10 GND@11 GND@12 GND@13 GND@14 GND@15 GND@16 GND@17 GND@18 GND@19 GND@20 GND@21 GND@22 GND@23 GND@24 GND@25 GND@26 GND@27 GND@28 GND@29 GND@30 GND@31"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CSB" pad="SPI_CSB"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WT41-E">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6 GND@7 GND@8 GND@9 GND@10 GND@11 GND@12 GND@13 GND@14 GND@15 GND@16 GND@17 GND@18 GND@19 GND@20 GND@21 GND@22 GND@23 GND@24 GND@25 GND@26 GND@27 GND@28 GND@29 GND@30 GND@31"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CSB" pad="SPI_CSB"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="BLE112-VISUAL" prefix="U">
<description>&lt;p&gt;Bluetooth Low Energy single-mode module - Bluetooth 4.0 (CC2540). BLE112-A variant has an on-module ceramic chip antenna, BLE112-E variant has U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE112-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BLE112 is a Bluetooth Smart module targeted for low-power sensors and accessories. It integrates all features required for a Bluetooth Smart application, including Bluetooth radio, software stack, and GATT-based profiles. The BLE112 Bluetooth Smart module can also host end-user applications, which means no external micro controller is required in size or price constrained devices. Morover, ithas flexible hardware interfaces to connect to different peripherals and sensors and can be powered directly from a standard 3V coin cell battery or a pair of AAA batteries. In the lowest power sleep mode it merely consumes 500 nA and will wake up within a few hundred microseconds.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble112-bluetooth--smart-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="BLE112-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="BLE112-A">
<connects>
<connect gate="G$1" pin="AVDD" pad="AVDD"/>
<connect gate="G$1" pin="AVDD@2" pad="AVDD@2"/>
<connect gate="G$1" pin="DVDD" pad="DVDD"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="P0_0" pad="P0_0"/>
<connect gate="G$1" pin="P0_1" pad="P0_1"/>
<connect gate="G$1" pin="P0_2" pad="P0_2"/>
<connect gate="G$1" pin="P0_3" pad="P0_3"/>
<connect gate="G$1" pin="P0_4" pad="P0_4"/>
<connect gate="G$1" pin="P0_5" pad="P0_5"/>
<connect gate="G$1" pin="P0_6" pad="P0_6"/>
<connect gate="G$1" pin="P0_7" pad="P0_7"/>
<connect gate="G$1" pin="P1_0" pad="P1_0"/>
<connect gate="G$1" pin="P1_1" pad="P1_1"/>
<connect gate="G$1" pin="P1_2" pad="P1_2"/>
<connect gate="G$1" pin="P1_3" pad="P1_3"/>
<connect gate="G$1" pin="P1_4" pad="P1_4"/>
<connect gate="G$1" pin="P1_5" pad="P1_5"/>
<connect gate="G$1" pin="P1_6" pad="P1_6"/>
<connect gate="G$1" pin="P1_7" pad="P1_7"/>
<connect gate="G$1" pin="P2_0" pad="P2_0"/>
<connect gate="G$1" pin="P2_1" pad="P2_1"/>
<connect gate="G$1" pin="P2_2" pad="P2_2"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD_USB" pad="VDD_USB"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="BLE112-E">
<connects>
<connect gate="G$1" pin="AVDD" pad="AVDD"/>
<connect gate="G$1" pin="AVDD@2" pad="AVDD@2"/>
<connect gate="G$1" pin="DVDD" pad="DVDD"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="P0_0" pad="P0_0"/>
<connect gate="G$1" pin="P0_1" pad="P0_1"/>
<connect gate="G$1" pin="P0_2" pad="P0_2"/>
<connect gate="G$1" pin="P0_3" pad="P0_3"/>
<connect gate="G$1" pin="P0_4" pad="P0_4"/>
<connect gate="G$1" pin="P0_5" pad="P0_5"/>
<connect gate="G$1" pin="P0_6" pad="P0_6"/>
<connect gate="G$1" pin="P0_7" pad="P0_7"/>
<connect gate="G$1" pin="P1_0" pad="P1_0"/>
<connect gate="G$1" pin="P1_1" pad="P1_1"/>
<connect gate="G$1" pin="P1_2" pad="P1_2"/>
<connect gate="G$1" pin="P1_3" pad="P1_3"/>
<connect gate="G$1" pin="P1_4" pad="P1_4"/>
<connect gate="G$1" pin="P1_5" pad="P1_5"/>
<connect gate="G$1" pin="P1_6" pad="P1_6"/>
<connect gate="G$1" pin="P1_7" pad="P1_7"/>
<connect gate="G$1" pin="P2_0" pad="P2_0"/>
<connect gate="G$1" pin="P2_1" pad="P2_1"/>
<connect gate="G$1" pin="P2_2" pad="P2_2"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD_USB" pad="VDD_USB"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT11I-VISUAL" prefix="U">
<description>&lt;p&gt;Bluegiga WT11i class 1 Bluetooth 2.1 + EDR module. WT11i-A variant has an on-module ceramic chip antenna, WT11i-E variant has a U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT11i-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT11i is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack.  Bluegiga's WT11i constitutes the ideal solution for developers that want to quickly integrate long-range and high-performance Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It provides a 100dB link budget ensuring long range and robust Bluetooth connectivity and uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT11i combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt11i-bluetooth-class-1-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt11i-bluetooth-class-1-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT11I-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WT11I-A">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD@2" pad="VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WT11I-E">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD@2" pad="VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT12-VISUAL" prefix="U">
<description>&lt;p&gt;Bluegiga WT12 class 2 Bluetooth 2.1 + EDR module. WT12-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT12-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT12 is a fully integrated Bluetooth 2.1 + EDR, class 2 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. Bluegiga's WT12 constitutes the ideal solution for developers that want to quickly integrate Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development. It uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. The WT12 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support designers ensure quick time-to-market and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT12-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A-SHORTRF" package="WT12-A-SHORTRF">
<connects>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NC" pad="NC"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD@2" pad="VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-A" package="WT12-A">
<connects>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NC" pad="NC"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD@2" pad="VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-A-NORF" package="WT12-A-NORF">
<connects>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="MISO" pad="MISO"/>
<connect gate="G$1" pin="MOSI" pad="MOSI"/>
<connect gate="G$1" pin="NC" pad="NC"/>
<connect gate="G$1" pin="NCSB" pad="NCSB"/>
<connect gate="G$1" pin="NCTS" pad="NCTS"/>
<connect gate="G$1" pin="NRTS" pad="NRTS"/>
<connect gate="G$1" pin="PCMC" pad="PCMC"/>
<connect gate="G$1" pin="PCMI" pad="PCMI"/>
<connect gate="G$1" pin="PCMO" pad="PCMO"/>
<connect gate="G$1" pin="PCMS" pad="PCMS"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RES" pad="RES"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="SCLK" pad="SCLK"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD@2" pad="VDD@2"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT21-VISUAL" prefix="U">
<description>&lt;p&gt;Bluegiga WT21 class 1 Bluetooth HCI module - Bluetooth 2.1 + EDR. WT21-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT21-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT21 is an integrated Bluetooth 2.1 + EDR HCI module intended for Bluetooth applications where a host processor is capable of running the Bluetooth stack software. It contains a Bluetooth radio, antenna, and the low level Bluetooth Host Controller Interface (HCI) software, but still offers the benefits of a module with easy, risk-free implementation and qualifications. The WT21 is based on a CSR’s BlueCore-6 chip and offers the lowest current consumption and the highest integration level in its class.&lt;/p&gt;
&lt;p&gt;The WT21 is compatible with Windows, Windows CE, and Linux operating systems while combined with Bluegiga's excellent technical support designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt12-bluetooth--class-2-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT21-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WT21-A">
<connects>
<connect gate="G$1" pin="1V8_OUT" pad="1V8_OUT"/>
<connect gate="G$1" pin="32KHZ" pad="32KHZ"/>
<connect gate="G$1" pin="GND" pad="GND1"/>
<connect gate="G$1" pin="GND@10" pad="GND10"/>
<connect gate="G$1" pin="GND@11" pad="GND11"/>
<connect gate="G$1" pin="GND@12" pad="GND12"/>
<connect gate="G$1" pin="GND@13" pad="GND13"/>
<connect gate="G$1" pin="GND@14" pad="GND14"/>
<connect gate="G$1" pin="GND@15" pad="GND15"/>
<connect gate="G$1" pin="GND@16" pad="GND16"/>
<connect gate="G$1" pin="GND@17" pad="GND17"/>
<connect gate="G$1" pin="GND@18" pad="GND18"/>
<connect gate="G$1" pin="GND@19" pad="GND19"/>
<connect gate="G$1" pin="GND@2" pad="GND2"/>
<connect gate="G$1" pin="GND@3" pad="GND3"/>
<connect gate="G$1" pin="GND@4" pad="GND4"/>
<connect gate="G$1" pin="GND@5" pad="GND5"/>
<connect gate="G$1" pin="GND@6" pad="GND6"/>
<connect gate="G$1" pin="GND@7" pad="GND7"/>
<connect gate="G$1" pin="GND@8" pad="GND8"/>
<connect gate="G$1" pin="GND@9" pad="GND9"/>
<connect gate="G$1" pin="NC" pad="NC"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="PIO9" pad="PIO9"/>
<connect gate="G$1" pin="RST" pad="RST"/>
<connect gate="G$1" pin="SDIO_CLK" pad="SDIO_CLK"/>
<connect gate="G$1" pin="SDIO_CMD" pad="SDIO_CMD"/>
<connect gate="G$1" pin="SDIO_SD_CS" pad="SDIO_SD_CS"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VREGIN" pad="VREGIN"/>
<connect gate="G$1" pin="VREG_ENA" pad="VREG_ENA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT21-VISUAL-N" prefix="U">
<description>&lt;p&gt;Bluegiga WT21 class 1 Bluetooth HCI module - Bluetooth 2.1 + EDR. WT21-N variant has SMD pads for RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT21 is an integrated Bluetooth 2.1 + EDR HCI module intended for Bluetooth applications where a host processor is capable of running the Bluetooth stack software. It contains a Bluetooth radio, antenna, and the low level Bluetooth Host Controller Interface (HCI) software, but still offers the benefits of a module with easy, risk-free implementation and qualifications. The WT21 is based on a CSR’s BlueCore-6 chip and offers the lowest current consumption and the highest integration level in its class.&lt;/p&gt;
&lt;p&gt;The WT21 is compatible with Windows, Windows CE, and Linux operating systems while combined with Bluegiga's excellent technical support designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt21-bluetooth-hci-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt21-bluetooth-hci-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT21-N-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="" package="WT21-N">
<connects>
<connect gate="G$1" pin="1V8_OUT" pad="1V8_OUT"/>
<connect gate="G$1" pin="32KHZ" pad="32KHZ"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@10" pad="GND@10"/>
<connect gate="G$1" pin="GND@11" pad="GND@11"/>
<connect gate="G$1" pin="GND@12" pad="GND@12"/>
<connect gate="G$1" pin="GND@13" pad="GND@13"/>
<connect gate="G$1" pin="GND@14" pad="GND@14"/>
<connect gate="G$1" pin="GND@15" pad="GND@15"/>
<connect gate="G$1" pin="GND@16" pad="GND@16"/>
<connect gate="G$1" pin="GND@17" pad="GND@17"/>
<connect gate="G$1" pin="GND@18" pad="GND@18"/>
<connect gate="G$1" pin="GND@19" pad="GND@19"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GND@7" pad="GND@7"/>
<connect gate="G$1" pin="GND@8" pad="GND@8"/>
<connect gate="G$1" pin="GND@9" pad="GND@9"/>
<connect gate="G$1" pin="NC" pad="NC"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="PIO9" pad="PIO9"/>
<connect gate="G$1" pin="RF" pad="RF"/>
<connect gate="G$1" pin="RFGND" pad="RFGND"/>
<connect gate="G$1" pin="RST" pad="RST"/>
<connect gate="G$1" pin="SDIO_CLK" pad="SDIO_CLK"/>
<connect gate="G$1" pin="SDIO_CMD" pad="SDIO_CMD"/>
<connect gate="G$1" pin="SDIO_SD_CS" pad="SDIO_SD_CS"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VREGIN" pad="VREGIN"/>
<connect gate="G$1" pin="VREG_ENA" pad="VREG_ENA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="SMD RF pads"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT32-VISUAL" prefix="U">
<description>&lt;p&gt;Bluegiga WT32 class 2 Bluetooth Audio module - Bluetooth 2.1 + EDR w/stereo analog audio (A2DP) support. WT32-A variant has an on-module ceramic chip antenna, WT32-E variant has W.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT32-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT32 is a Bluetooth 2.1 + EDR module dedicated for Bluetooth audio applications. In addition to Bluetooth radio, antenna and iWRAP Bluetooth stack, the WT32 contains a DSP processor, a stereo audio codec and a battery charger making it ideal for portable battery Bluetooth stereo or hands-free audio applications. The WT32 constitutes an ideal solution for developers that want to quickly integrate the latest Bluetooth audio technologies into their design without investing several months into Bluetooth radio and stack development. In addition to the standard Bluetooth audio profiles, the WT32 can also support aptX&amp;reg; audio coding technology, offering outstanding Bluetooth Stereo audio quality, CVC audio enhancement software for hands-free applications and Apple iAP profile enabling OEMs, to create really unique and differentiated audio products.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt32-bluetooth--audio-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT32-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WT32-A">
<connects>
<connect gate="G$1" pin="AGND" pad="AGND"/>
<connect gate="G$1" pin="AGND@2" pad="AGND@2"/>
<connect gate="G$1" pin="AGND@3" pad="AGND@3"/>
<connect gate="G$1" pin="AIO0" pad="AIO0"/>
<connect gate="G$1" pin="AIO1" pad="AIO1"/>
<connect gate="G$1" pin="AUDIO_IN_N_LEFT" pad="AUDIO_IN_N_LEFT"/>
<connect gate="G$1" pin="AUDIO_IN_N_RIGHT" pad="AUDIO_IN_N_RIGHT"/>
<connect gate="G$1" pin="AUDIO_IN_P_LEFT" pad="AUDIO_IN_P_LEFT"/>
<connect gate="G$1" pin="AUDIO_IN_P_RIGHT" pad="AUDIO_IN_P_RIGHT"/>
<connect gate="G$1" pin="AUDIO_OUT_N_LEFT" pad="AUDIO_OUT_N_LEFT"/>
<connect gate="G$1" pin="AUDIO_OUT_N_RIGHT" pad="AUDIO_OUT_N_RIGHT"/>
<connect gate="G$1" pin="AUDIO_OUT_P_LEFT" pad="AUDIO_OUT_P_LEFT"/>
<connect gate="G$1" pin="AUDIO_OUT_P_RIGHT" pad="AUDIO_OUT_P_RIGHT"/>
<connect gate="G$1" pin="DGND" pad="DGND"/>
<connect gate="G$1" pin="DGND@2" pad="DGND@2"/>
<connect gate="G$1" pin="DGND@3" pad="DGND@3"/>
<connect gate="G$1" pin="DGND@4" pad="DGND@4"/>
<connect gate="G$1" pin="DGND@5" pad="DGND@5"/>
<connect gate="G$1" pin="LED0" pad="LED0"/>
<connect gate="G$1" pin="MIC_BIAS" pad="MIC_BIAS"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO10" pad="PIO10"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="PIO8" pad="PIO8"/>
<connect gate="G$1" pin="PIO9" pad="PIO9"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="SPI_NCSB" pad="SPI_NCSB"/>
<connect gate="G$1" pin="UART_NCTS" pad="UART_NCTS"/>
<connect gate="G$1" pin="UART_NRTS" pad="UART_NRTS"/>
<connect gate="G$1" pin="UART_RXD" pad="UART_RXD"/>
<connect gate="G$1" pin="UART_TXD" pad="UART_TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD_BAT" pad="VDD_BAT"/>
<connect gate="G$1" pin="VDD_CHG" pad="VDD_CHG"/>
<connect gate="G$1" pin="VDD_IO" pad="VDD_IO"/>
<connect gate="G$1" pin="VREG_ENA" pad="VREG_ENA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WT32-E">
<connects>
<connect gate="G$1" pin="AGND" pad="AGND"/>
<connect gate="G$1" pin="AGND@2" pad="AGND@2"/>
<connect gate="G$1" pin="AGND@3" pad="AGND@3"/>
<connect gate="G$1" pin="AIO0" pad="AIO0"/>
<connect gate="G$1" pin="AIO1" pad="AIO1"/>
<connect gate="G$1" pin="AUDIO_IN_N_LEFT" pad="AUDIO_IN_N_LEFT"/>
<connect gate="G$1" pin="AUDIO_IN_N_RIGHT" pad="AUDIO_IN_N_RIGHT"/>
<connect gate="G$1" pin="AUDIO_IN_P_LEFT" pad="AUDIO_IN_P_LEFT"/>
<connect gate="G$1" pin="AUDIO_IN_P_RIGHT" pad="AUDIO_IN_P_RIGHT"/>
<connect gate="G$1" pin="AUDIO_OUT_N_LEFT" pad="AUDIO_OUT_N_LEFT"/>
<connect gate="G$1" pin="AUDIO_OUT_N_RIGHT" pad="AUDIO_OUT_N_RIGHT"/>
<connect gate="G$1" pin="AUDIO_OUT_P_LEFT" pad="AUDIO_OUT_P_LEFT"/>
<connect gate="G$1" pin="AUDIO_OUT_P_RIGHT" pad="AUDIO_OUT_P_RIGHT"/>
<connect gate="G$1" pin="DGND" pad="DGND"/>
<connect gate="G$1" pin="DGND@2" pad="DGND@2"/>
<connect gate="G$1" pin="DGND@3" pad="DGND@3"/>
<connect gate="G$1" pin="DGND@4" pad="DGND@4"/>
<connect gate="G$1" pin="DGND@5" pad="DGND@5"/>
<connect gate="G$1" pin="LED0" pad="LED0"/>
<connect gate="G$1" pin="MIC_BIAS" pad="MIC_BIAS"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO10" pad="PIO10"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="PIO8" pad="PIO8"/>
<connect gate="G$1" pin="PIO9" pad="PIO9"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="SPI_NCSB" pad="SPI_NCSB"/>
<connect gate="G$1" pin="UART_NCTS" pad="UART_NCTS"/>
<connect gate="G$1" pin="UART_NRTS" pad="UART_NRTS"/>
<connect gate="G$1" pin="UART_RXD" pad="UART_RXD"/>
<connect gate="G$1" pin="UART_TXD" pad="UART_TXD"/>
<connect gate="G$1" pin="USB_D+" pad="USB_D+"/>
<connect gate="G$1" pin="USB_D-" pad="USB_D-"/>
<connect gate="G$1" pin="VDD_BAT" pad="VDD_BAT"/>
<connect gate="G$1" pin="VDD_CHG" pad="VDD_CHG"/>
<connect gate="G$1" pin="VDD_IO" pad="VDD_IO"/>
<connect gate="G$1" pin="VREG_ENA" pad="VREG_ENA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="W.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT41-VISUAL" prefix="U">
<description>&lt;p&gt;Bluegiga WT41 long-range Bluetooth module - Bluetooth 2.1 + EDR (+20 dBm, 1000m). WT41-A variant has an on-module ceramic chip antenna, WT41-E variant has a U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT41-A variant should be mounted over a solid ground plane. Antenna edge of the module should be flush up agains the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT41 is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. The WT41 provides a superior 110dB link budget and more than 1000-meter line-of-sight connectivity for Bluetooth applications where extreme radio performance or reliability is required. It also constitutes an ideal solution for developers that want to quickly integrate extremely high performing Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development.&lt;/p&gt;
&lt;p&gt;The WT41 uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT41 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT41-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WT41-A">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@10" pad="GND@10"/>
<connect gate="G$1" pin="GND@11" pad="GND@11"/>
<connect gate="G$1" pin="GND@12" pad="GND@12"/>
<connect gate="G$1" pin="GND@13" pad="GND@13"/>
<connect gate="G$1" pin="GND@14" pad="GND@14"/>
<connect gate="G$1" pin="GND@15" pad="GND@15"/>
<connect gate="G$1" pin="GND@16" pad="GND@16"/>
<connect gate="G$1" pin="GND@17" pad="GND@17"/>
<connect gate="G$1" pin="GND@18" pad="GND@18"/>
<connect gate="G$1" pin="GND@19" pad="GND@19"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@20" pad="GND@20"/>
<connect gate="G$1" pin="GND@21" pad="GND@21"/>
<connect gate="G$1" pin="GND@22" pad="GND@22"/>
<connect gate="G$1" pin="GND@23" pad="GND@23"/>
<connect gate="G$1" pin="GND@24" pad="GND@24"/>
<connect gate="G$1" pin="GND@25" pad="GND@25"/>
<connect gate="G$1" pin="GND@26" pad="GND@26"/>
<connect gate="G$1" pin="GND@27" pad="GND@27"/>
<connect gate="G$1" pin="GND@28" pad="GND@28"/>
<connect gate="G$1" pin="GND@29" pad="GND@29"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@30" pad="GND@30"/>
<connect gate="G$1" pin="GND@31" pad="GND@31"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GND@7" pad="GND@7"/>
<connect gate="G$1" pin="GND@8" pad="GND@8"/>
<connect gate="G$1" pin="GND@9" pad="GND@9"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CSB" pad="SPI_CSB"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WT41-E">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@10" pad="GND@10"/>
<connect gate="G$1" pin="GND@11" pad="GND@11"/>
<connect gate="G$1" pin="GND@12" pad="GND@12"/>
<connect gate="G$1" pin="GND@13" pad="GND@13"/>
<connect gate="G$1" pin="GND@14" pad="GND@14"/>
<connect gate="G$1" pin="GND@15" pad="GND@15"/>
<connect gate="G$1" pin="GND@16" pad="GND@16"/>
<connect gate="G$1" pin="GND@17" pad="GND@17"/>
<connect gate="G$1" pin="GND@18" pad="GND@18"/>
<connect gate="G$1" pin="GND@19" pad="GND@19"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@20" pad="GND@20"/>
<connect gate="G$1" pin="GND@21" pad="GND@21"/>
<connect gate="G$1" pin="GND@22" pad="GND@22"/>
<connect gate="G$1" pin="GND@23" pad="GND@23"/>
<connect gate="G$1" pin="GND@24" pad="GND@24"/>
<connect gate="G$1" pin="GND@25" pad="GND@25"/>
<connect gate="G$1" pin="GND@26" pad="GND@26"/>
<connect gate="G$1" pin="GND@27" pad="GND@27"/>
<connect gate="G$1" pin="GND@28" pad="GND@28"/>
<connect gate="G$1" pin="GND@29" pad="GND@29"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@30" pad="GND@30"/>
<connect gate="G$1" pin="GND@31" pad="GND@31"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GND@7" pad="GND@7"/>
<connect gate="G$1" pin="GND@8" pad="GND@8"/>
<connect gate="G$1" pin="GND@9" pad="GND@9"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CSB" pad="SPI_CSB"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WT41-VISUAL-N" prefix="U">
<description>&lt;p&gt;Bluegiga WT41 long-range Bluetooth module - Bluetooth 2.1 + EDR (+20 dBm, 1000m). WT41-N variant has a SMD pads RF output.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WT41-A variant should be mounted over a solid ground plane. Antenna edge of the module should be flush up agains the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WT41 is a fully integrated Bluetooth 2.1 + EDR, class 1 module combining antenna, Bluetooth radio, and an on-board iWRAP Bluetooth stack. The WT41 provides a superior 110dB link budget and more than 1000-meter line-of-sight connectivity for Bluetooth applications where extreme radio performance or reliability is required. It also constitutes an ideal solution for developers that want to quickly integrate extremely high performing Bluetooth wireless technology into their design without investing several months in Bluetooth radio and stack development.&lt;/p&gt;
&lt;p&gt;The WT41 uses Bluegiga's iWRAP Bluetooth stack, which is an embedded Bluetooth stack implementing 13 different Bluetooth profiles and Apple iAP connectivity. By using WT41 combined with iWRAP Bluetooth stack and Bluegiga's excellent technical support, designers ensure quick time-to-market, and low development costs and risks.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-classic-modules/wt41-long-range-bluetooth--module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WT41-N-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="" package="WT41-N">
<connects>
<connect gate="G$1" pin="AIO" pad="AIO"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@10" pad="GND@10"/>
<connect gate="G$1" pin="GND@11" pad="GND@11"/>
<connect gate="G$1" pin="GND@12" pad="GND@12"/>
<connect gate="G$1" pin="GND@13" pad="GND@13"/>
<connect gate="G$1" pin="GND@14" pad="GND@14"/>
<connect gate="G$1" pin="GND@15" pad="GND@15"/>
<connect gate="G$1" pin="GND@16" pad="GND@16"/>
<connect gate="G$1" pin="GND@17" pad="GND@17"/>
<connect gate="G$1" pin="GND@18" pad="GND@18"/>
<connect gate="G$1" pin="GND@19" pad="GND@19"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@20" pad="GND@20"/>
<connect gate="G$1" pin="GND@21" pad="GND@21"/>
<connect gate="G$1" pin="GND@22" pad="GND@22"/>
<connect gate="G$1" pin="GND@23" pad="GND@23"/>
<connect gate="G$1" pin="GND@24" pad="GND@24"/>
<connect gate="G$1" pin="GND@25" pad="GND@25"/>
<connect gate="G$1" pin="GND@26" pad="GND@26"/>
<connect gate="G$1" pin="GND@27" pad="GND@27"/>
<connect gate="G$1" pin="GND@28" pad="GND@28"/>
<connect gate="G$1" pin="GND@29" pad="GND@29"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@30" pad="GND@30"/>
<connect gate="G$1" pin="GND@31" pad="GND@31"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GND@7" pad="GND@7"/>
<connect gate="G$1" pin="GND@8" pad="GND@8"/>
<connect gate="G$1" pin="GND@9" pad="GND@9"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="PIO6" pad="PIO6"/>
<connect gate="G$1" pin="PIO7" pad="PIO7"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="RF" pad="RF"/>
<connect gate="G$1" pin="RFGND" pad="RFGND"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CSB" pad="SPI_CSB"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="UART_CTS" pad="UART_CTS"/>
<connect gate="G$1" pin="UART_RTS" pad="UART_RTS"/>
<connect gate="G$1" pin="UART_RX" pad="UART_RX"/>
<connect gate="G$1" pin="UART_TX" pad="UART_TX"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD" pad="VDD"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="SMD RF pads"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="BLE113" prefix="U">
<description>&lt;p&gt;Bluetooth Low Energy single-mode module - Bluetooth 4.0 (CC2541). BLE113-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE113-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BLE113 is a Bluetooth Smart module targeted for small and low-power sensors and accessories. It integrates all features required for a Bluetooth Smart application, including Bluetooth radio, software stack, and GATT-based profiles. The BLE113 Bluetooth Smart module can also host end-user applications, which means no external micro controller is required in size or price constrained devices. Moreover, it has flexible hardware interfaces to connect to different peripherals and sensors and can be powered directly from a standard 3V coin cell battery or a pair of AAA batteries.&lt;/p&gt;
&lt;p&gt;In the lowest power sleep mode it merely consumes 500 nA and will wake up within a few hundred microseconds.&lt;/p&gt;
&lt;p&gt;The BLE113 Bluetooth Smart module conusmer approximately 30% less power and is smaller than the BLE112 Bluetooth Smart Module.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble113-bluetooth--smart-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble113-bluetooth--smart-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="BLE113-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="BLE113-A">
<connects>
<connect gate="G$1" pin="AVDD" pad="AVDD"/>
<connect gate="G$1" pin="DVDD" pad="DVDD"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6 GND@7 GND@8 GND@9 GND@10"/>
<connect gate="G$1" pin="P0_0" pad="P0_0"/>
<connect gate="G$1" pin="P0_1" pad="P0_1"/>
<connect gate="G$1" pin="P0_2" pad="P0_2"/>
<connect gate="G$1" pin="P0_3" pad="P0_3"/>
<connect gate="G$1" pin="P0_4" pad="P0_4"/>
<connect gate="G$1" pin="P0_5" pad="P0_5"/>
<connect gate="G$1" pin="P0_6" pad="P0_6"/>
<connect gate="G$1" pin="P0_7" pad="P0_7"/>
<connect gate="G$1" pin="P1_0" pad="P1_0"/>
<connect gate="G$1" pin="P1_1" pad="P1_1"/>
<connect gate="G$1" pin="P1_2" pad="P1_2"/>
<connect gate="G$1" pin="P1_3" pad="P1_3"/>
<connect gate="G$1" pin="P1_4" pad="P1_4"/>
<connect gate="G$1" pin="P1_5" pad="P1_5"/>
<connect gate="G$1" pin="P1_6" pad="P1_6"/>
<connect gate="G$1" pin="P1_7" pad="P1_7"/>
<connect gate="G$1" pin="P2_0" pad="P2_0"/>
<connect gate="G$1" pin="P2_1" pad="P2_1"/>
<connect gate="G$1" pin="P2_2" pad="P2_2"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SCL" pad="SCL"/>
<connect gate="G$1" pin="SDA" pad="SDA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="BLE113-VISUAL" prefix="U">
<description>&lt;p&gt;Bluetooth Low Energy single-mode module - Bluetooth 4.0 (CC2541). BLE113-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE113-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BLE113 is a Bluetooth Smart module targeted for small and low-power sensors and accessories. It integrates all features required for a Bluetooth Smart application, including Bluetooth radio, software stack, and GATT-based profiles. The BLE113 Bluetooth Smart module can also host end-user applications, which means no external micro controller is required in size or price constrained devices. Moreover, it has flexible hardware interfaces to connect to different peripherals and sensors and can be powered directly from a standard 3V coin cell battery or a pair of AAA batteries.&lt;/p&gt;
&lt;p&gt;In the lowest power sleep mode it merely consumes 500 nA and will wake up within a few hundred microseconds.&lt;/p&gt;
&lt;p&gt;The BLE113 Bluetooth Smart module conusmer approximately 30% less power and is smaller than the BLE112 Bluetooth Smart Module.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble113-bluetooth--smart-module"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble113-bluetooth--smart-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="BLE113-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="BLE113-A">
<connects>
<connect gate="G$1" pin="AVDD" pad="AVDD"/>
<connect gate="G$1" pin="DVDD" pad="DVDD"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@10" pad="GND@10"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GND@7" pad="GND@7"/>
<connect gate="G$1" pin="GND@8" pad="GND@8"/>
<connect gate="G$1" pin="GND@9" pad="GND@9"/>
<connect gate="G$1" pin="NC" pad="NC"/>
<connect gate="G$1" pin="NC@2" pad="NC@2"/>
<connect gate="G$1" pin="P0_0" pad="P0_0"/>
<connect gate="G$1" pin="P0_1" pad="P0_1"/>
<connect gate="G$1" pin="P0_2" pad="P0_2"/>
<connect gate="G$1" pin="P0_3" pad="P0_3"/>
<connect gate="G$1" pin="P0_4" pad="P0_4"/>
<connect gate="G$1" pin="P0_5" pad="P0_5"/>
<connect gate="G$1" pin="P0_6" pad="P0_6"/>
<connect gate="G$1" pin="P0_7" pad="P0_7"/>
<connect gate="G$1" pin="P1_0" pad="P1_0"/>
<connect gate="G$1" pin="P1_1" pad="P1_1"/>
<connect gate="G$1" pin="P1_2" pad="P1_2"/>
<connect gate="G$1" pin="P1_3" pad="P1_3"/>
<connect gate="G$1" pin="P1_4" pad="P1_4"/>
<connect gate="G$1" pin="P1_5" pad="P1_5"/>
<connect gate="G$1" pin="P1_6" pad="P1_6"/>
<connect gate="G$1" pin="P1_7" pad="P1_7"/>
<connect gate="G$1" pin="P2_0" pad="P2_0"/>
<connect gate="G$1" pin="P2_1" pad="P2_1"/>
<connect gate="G$1" pin="P2_2" pad="P2_2"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SCL" pad="SCL"/>
<connect gate="G$1" pin="SDA" pad="SDA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WF121" prefix="U">
<description>&lt;p&gt;Bluegiga WF121 802.11b/g/n full-stack wi-fi module. WF121-A variant has an on-module ceramic chip antenna, WF121-E variant has a U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WF121-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;Bluegiga's WF121 is a stand-alone Wi-Fi module providing fully integrated 2.4GHz 802.11 b/g/n radio, TCP/IP stack and a 32-bit micro controller (MCU) platform for embedded applications requiring simple, low-cost and low-power wireless IP connectivity. It also provides flexible peripheral interfaces such as SPI, I2C, ADC, GPIO, Bluetooth co-existence, and timers to connect various peripheral interfaces directly to the WF121 Wi-Fi module.&lt;/p&gt;
&lt;p&gt;The WF121 Wi-Fi module also allows end-user applications to be embedded onto the on-board 32-bit MCU, using a simple Bluegiga BGScript&amp;trade; scripting language and free-of-charge development tools. This eliminates need for and additional MCU and enables end users to develop smaller and lower cost Wi-Fi devices. The WF121 can also be used in modem-like mode in applications where the external MCU is needed. The 802.11 access point and HTTP server functionality is also included for easy configurations and direct connections with phones, tablets, and PCs.&lt;/p&gt;
&lt;p&gt;With an integrated 802.11 radio, antenna, single power supply, and CE, FCC, and IC regulatory certifications, the WF121 provides low-risk and fast time-to-market for applications requiring Wi-Fi connectivity.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/wifi-modules/wf121-wifi-module"&gt;http://www.bluegiga.com/en-US/products/wifi-modules/wf121-wifi-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WF121-A" x="0" y="5.08"/>
</gates>
<devices>
<device name="-A" package="WF121-A">
<connects>
<connect gate="G$1" pin="ANT" pad="ANT"/>
<connect gate="G$1" pin="BT_RF" pad="BT_RF"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6"/>
<connect gate="G$1" pin="GNDPAD" pad="GNDPAD"/>
<connect gate="G$1" pin="MCLR" pad="MCLR"/>
<connect gate="G$1" pin="RB0" pad="RB0"/>
<connect gate="G$1" pin="RB1" pad="RB1"/>
<connect gate="G$1" pin="RB10" pad="RB10"/>
<connect gate="G$1" pin="RB11" pad="RB11"/>
<connect gate="G$1" pin="RB12" pad="RB12"/>
<connect gate="G$1" pin="RB13" pad="RB13"/>
<connect gate="G$1" pin="RB14" pad="RB14"/>
<connect gate="G$1" pin="RB15" pad="RB15"/>
<connect gate="G$1" pin="RB5" pad="RB5"/>
<connect gate="G$1" pin="RB8" pad="RB8"/>
<connect gate="G$1" pin="RC12" pad="RC12"/>
<connect gate="G$1" pin="RC13" pad="RC13"/>
<connect gate="G$1" pin="RC14" pad="RC14"/>
<connect gate="G$1" pin="RC15" pad="RC15"/>
<connect gate="G$1" pin="RD0" pad="RD0"/>
<connect gate="G$1" pin="RD1" pad="RD1"/>
<connect gate="G$1" pin="RD10" pad="RD10"/>
<connect gate="G$1" pin="RD11" pad="RD11"/>
<connect gate="G$1" pin="RD2" pad="RD2"/>
<connect gate="G$1" pin="RD3" pad="RD3"/>
<connect gate="G$1" pin="RD4" pad="RD4"/>
<connect gate="G$1" pin="RD5" pad="RD5"/>
<connect gate="G$1" pin="RD6" pad="RD6"/>
<connect gate="G$1" pin="RD7" pad="RD7"/>
<connect gate="G$1" pin="RD9" pad="RD9"/>
<connect gate="G$1" pin="RE0" pad="RE0"/>
<connect gate="G$1" pin="RE1" pad="RE1"/>
<connect gate="G$1" pin="RE2" pad="RE2"/>
<connect gate="G$1" pin="RE3" pad="RE3"/>
<connect gate="G$1" pin="RE4" pad="RE4"/>
<connect gate="G$1" pin="RE5" pad="RE5"/>
<connect gate="G$1" pin="RE6" pad="RE6"/>
<connect gate="G$1" pin="RE7" pad="RE7"/>
<connect gate="G$1" pin="RF3" pad="RF3"/>
<connect gate="G$1" pin="RF4" pad="RF4"/>
<connect gate="G$1" pin="RF5" pad="RF5"/>
<connect gate="G$1" pin="RG2" pad="RG2"/>
<connect gate="G$1" pin="RG3" pad="RG3"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="VBUS" pad="VBUS"/>
<connect gate="G$1" pin="VDD_3.3V" pad="VDD_3.3V"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WF121-E">
<connects>
<connect gate="G$1" pin="ANT" pad="ANT"/>
<connect gate="G$1" pin="BT_RF" pad="BT_RF"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6"/>
<connect gate="G$1" pin="GNDPAD" pad="GNDPAD"/>
<connect gate="G$1" pin="MCLR" pad="MCLR"/>
<connect gate="G$1" pin="RB0" pad="RB0"/>
<connect gate="G$1" pin="RB1" pad="RB1"/>
<connect gate="G$1" pin="RB10" pad="RB10"/>
<connect gate="G$1" pin="RB11" pad="RB11"/>
<connect gate="G$1" pin="RB12" pad="RB12"/>
<connect gate="G$1" pin="RB13" pad="RB13"/>
<connect gate="G$1" pin="RB14" pad="RB14"/>
<connect gate="G$1" pin="RB15" pad="RB15"/>
<connect gate="G$1" pin="RB5" pad="RB5"/>
<connect gate="G$1" pin="RB8" pad="RB8"/>
<connect gate="G$1" pin="RC12" pad="RC12"/>
<connect gate="G$1" pin="RC13" pad="RC13"/>
<connect gate="G$1" pin="RC14" pad="RC14"/>
<connect gate="G$1" pin="RC15" pad="RC15"/>
<connect gate="G$1" pin="RD0" pad="RD0"/>
<connect gate="G$1" pin="RD1" pad="RD1"/>
<connect gate="G$1" pin="RD10" pad="RD10"/>
<connect gate="G$1" pin="RD11" pad="RD11"/>
<connect gate="G$1" pin="RD2" pad="RD2"/>
<connect gate="G$1" pin="RD3" pad="RD3"/>
<connect gate="G$1" pin="RD4" pad="RD4"/>
<connect gate="G$1" pin="RD5" pad="RD5"/>
<connect gate="G$1" pin="RD6" pad="RD6"/>
<connect gate="G$1" pin="RD7" pad="RD7"/>
<connect gate="G$1" pin="RD9" pad="RD9"/>
<connect gate="G$1" pin="RE0" pad="RE0"/>
<connect gate="G$1" pin="RE1" pad="RE1"/>
<connect gate="G$1" pin="RE2" pad="RE2"/>
<connect gate="G$1" pin="RE3" pad="RE3"/>
<connect gate="G$1" pin="RE4" pad="RE4"/>
<connect gate="G$1" pin="RE5" pad="RE5"/>
<connect gate="G$1" pin="RE6" pad="RE6"/>
<connect gate="G$1" pin="RE7" pad="RE7"/>
<connect gate="G$1" pin="RF3" pad="RF3"/>
<connect gate="G$1" pin="RF4" pad="RF4"/>
<connect gate="G$1" pin="RF5" pad="RF5"/>
<connect gate="G$1" pin="RG2" pad="RG2"/>
<connect gate="G$1" pin="RG3" pad="RG3"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="VBUS" pad="VBUS"/>
<connect gate="G$1" pin="VDD_3.3V" pad="VDD_3.3V"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WF121-VISUAL" prefix="U">
<description>&lt;p&gt;Bluegiga WF121 802.11b/g/n full-stack wi-fi module. WF121-A variant has an on-module ceramic chip antenna, WF121-E variant has a U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WF121-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;Bluegiga's WF121 is a stand-alone Wi-Fi module providing fully integrated 2.4GHz 802.11 b/g/n radio, TCP/IP stack and a 32-bit micro controller (MCU) platform for embedded applications requiring simple, low-cost and low-power wireless IP connectivity. It also provides flexible peripheral interfaces such as SPI, I2C, ADC, GPIO, Bluetooth co-existence, and timers to connect various peripheral interfaces directly to the WF121 Wi-Fi module.&lt;/p&gt;
&lt;p&gt;The WF121 Wi-Fi module also allows end-user applications to be embedded onto the on-board 32-bit MCU, using a simple Bluegiga BGScript&amp;trade; scripting language and free-of-charge development tools. This eliminates need for and additional MCU and enables end users to develop smaller and lower cost Wi-Fi devices. The WF121 can also be used in modem-like mode in applications where the external MCU is needed. The 802.11 access point and HTTP server functionality is also included for easy configurations and direct connections with phones, tablets, and PCs.&lt;/p&gt;
&lt;p&gt;With an integrated 802.11 radio, antenna, single power supply, and CE, FCC, and IC regulatory certifications, the WF121 provides low-risk and fast time-to-market for applications requiring Wi-Fi connectivity.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/wifi-modules/wf121-wifi-module"&gt;http://www.bluegiga.com/en-US/products/wifi-modules/wf121-wifi-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WF121-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WF121-A">
<connects>
<connect gate="G$1" pin="ANT" pad="ANT"/>
<connect gate="G$1" pin="BT_RF" pad="BT_RF"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GNDPAD" pad="GNDPAD"/>
<connect gate="G$1" pin="MCLR" pad="MCLR"/>
<connect gate="G$1" pin="RB0" pad="RB0"/>
<connect gate="G$1" pin="RB1" pad="RB1"/>
<connect gate="G$1" pin="RB10" pad="RB10"/>
<connect gate="G$1" pin="RB11" pad="RB11"/>
<connect gate="G$1" pin="RB12" pad="RB12"/>
<connect gate="G$1" pin="RB13" pad="RB13"/>
<connect gate="G$1" pin="RB14" pad="RB14"/>
<connect gate="G$1" pin="RB15" pad="RB15"/>
<connect gate="G$1" pin="RB5" pad="RB5"/>
<connect gate="G$1" pin="RB8" pad="RB8"/>
<connect gate="G$1" pin="RC12" pad="RC12"/>
<connect gate="G$1" pin="RC13" pad="RC13"/>
<connect gate="G$1" pin="RC14" pad="RC14"/>
<connect gate="G$1" pin="RC15" pad="RC15"/>
<connect gate="G$1" pin="RD0" pad="RD0"/>
<connect gate="G$1" pin="RD1" pad="RD1"/>
<connect gate="G$1" pin="RD10" pad="RD10"/>
<connect gate="G$1" pin="RD11" pad="RD11"/>
<connect gate="G$1" pin="RD2" pad="RD2"/>
<connect gate="G$1" pin="RD3" pad="RD3"/>
<connect gate="G$1" pin="RD4" pad="RD4"/>
<connect gate="G$1" pin="RD5" pad="RD5"/>
<connect gate="G$1" pin="RD6" pad="RD6"/>
<connect gate="G$1" pin="RD7" pad="RD7"/>
<connect gate="G$1" pin="RD9" pad="RD9"/>
<connect gate="G$1" pin="RE0" pad="RE0"/>
<connect gate="G$1" pin="RE1" pad="RE1"/>
<connect gate="G$1" pin="RE2" pad="RE2"/>
<connect gate="G$1" pin="RE3" pad="RE3"/>
<connect gate="G$1" pin="RE4" pad="RE4"/>
<connect gate="G$1" pin="RE5" pad="RE5"/>
<connect gate="G$1" pin="RE6" pad="RE6"/>
<connect gate="G$1" pin="RE7" pad="RE7"/>
<connect gate="G$1" pin="RF3" pad="RF3"/>
<connect gate="G$1" pin="RF4" pad="RF4"/>
<connect gate="G$1" pin="RF5" pad="RF5"/>
<connect gate="G$1" pin="RG2" pad="RG2"/>
<connect gate="G$1" pin="RG3" pad="RG3"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="VBUS" pad="VBUS"/>
<connect gate="G$1" pin="VDD_3.3V" pad="VDD_3.3V"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WF121-E">
<connects>
<connect gate="G$1" pin="ANT" pad="ANT"/>
<connect gate="G$1" pin="BT_RF" pad="BT_RF"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GNDPAD" pad="GNDPAD"/>
<connect gate="G$1" pin="MCLR" pad="MCLR"/>
<connect gate="G$1" pin="RB0" pad="RB0"/>
<connect gate="G$1" pin="RB1" pad="RB1"/>
<connect gate="G$1" pin="RB10" pad="RB10"/>
<connect gate="G$1" pin="RB11" pad="RB11"/>
<connect gate="G$1" pin="RB12" pad="RB12"/>
<connect gate="G$1" pin="RB13" pad="RB13"/>
<connect gate="G$1" pin="RB14" pad="RB14"/>
<connect gate="G$1" pin="RB15" pad="RB15"/>
<connect gate="G$1" pin="RB5" pad="RB5"/>
<connect gate="G$1" pin="RB8" pad="RB8"/>
<connect gate="G$1" pin="RC12" pad="RC12"/>
<connect gate="G$1" pin="RC13" pad="RC13"/>
<connect gate="G$1" pin="RC14" pad="RC14"/>
<connect gate="G$1" pin="RC15" pad="RC15"/>
<connect gate="G$1" pin="RD0" pad="RD0"/>
<connect gate="G$1" pin="RD1" pad="RD1"/>
<connect gate="G$1" pin="RD10" pad="RD10"/>
<connect gate="G$1" pin="RD11" pad="RD11"/>
<connect gate="G$1" pin="RD2" pad="RD2"/>
<connect gate="G$1" pin="RD3" pad="RD3"/>
<connect gate="G$1" pin="RD4" pad="RD4"/>
<connect gate="G$1" pin="RD5" pad="RD5"/>
<connect gate="G$1" pin="RD6" pad="RD6"/>
<connect gate="G$1" pin="RD7" pad="RD7"/>
<connect gate="G$1" pin="RD9" pad="RD9"/>
<connect gate="G$1" pin="RE0" pad="RE0"/>
<connect gate="G$1" pin="RE1" pad="RE1"/>
<connect gate="G$1" pin="RE2" pad="RE2"/>
<connect gate="G$1" pin="RE3" pad="RE3"/>
<connect gate="G$1" pin="RE4" pad="RE4"/>
<connect gate="G$1" pin="RE5" pad="RE5"/>
<connect gate="G$1" pin="RE6" pad="RE6"/>
<connect gate="G$1" pin="RE7" pad="RE7"/>
<connect gate="G$1" pin="RF3" pad="RF3"/>
<connect gate="G$1" pin="RF4" pad="RF4"/>
<connect gate="G$1" pin="RF5" pad="RF5"/>
<connect gate="G$1" pin="RG2" pad="RG2"/>
<connect gate="G$1" pin="RG3" pad="RG3"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="VBUS" pad="VBUS"/>
<connect gate="G$1" pin="VDD_3.3V" pad="VDD_3.3V"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="CC-DEBUG" prefix="J">
<description>&lt;p&gt;CC debugger connection with various form factors.&lt;/p&gt;
&lt;p&gt;2x5-pin 0.05" pitch header does not include Pin 9 (VDD) supply connection in this part.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="CC-DEBUG" x="0" y="0"/>
</gates>
<devices>
<device name="-POGO" package="CC-POGO">
<connects>
<connect gate="G$1" pin="3V3" pad="3V3"/>
<connect gate="G$1" pin="DC" pad="DC"/>
<connect gate="G$1" pin="DD" pad="DD"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="RES" pad="RESET"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="-PADS" package="CC-PADS">
<connects>
<connect gate="G$1" pin="3V3" pad="3V3"/>
<connect gate="G$1" pin="DC" pad="DC"/>
<connect gate="G$1" pin="DD" pad="DD"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="RES" pad="RES"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
<device name="-P05" package="CC-P05">
<connects>
<connect gate="G$1" pin="3V3" pad="2"/>
<connect gate="G$1" pin="DC" pad="3"/>
<connect gate="G$1" pin="DD" pad="4"/>
<connect gate="G$1" pin="GND" pad="1"/>
<connect gate="G$1" pin="RES" pad="7"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="CC-DEBUG-PWR" prefix="J">
<description>&lt;p&gt;CC debugger connection with various form factors.&lt;/p&gt;
&lt;p&gt;2x5-pin 0.05" pitch header include Pin 9 (VDD) supply connection as separate pin.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="CC-DEBUG-PWR" x="0" y="0"/>
</gates>
<devices>
<device name="" package="CC-P05">
<connects>
<connect gate="G$1" pin="3V3_PWR" pad="9"/>
<connect gate="G$1" pin="3V3_SENS" pad="2"/>
<connect gate="G$1" pin="DC" pad="3"/>
<connect gate="G$1" pin="DD" pad="4"/>
<connect gate="G$1" pin="GND" pad="1"/>
<connect gate="G$1" pin="RES" pad="7"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WF111-VISUAL" prefix="U">
<description>&lt;p&gt;Bluegiga WF111 802.11b/g/n SDIO HCI wi-fi module. WF111-A variant has an on-module ceramic chip antenna, WF111-E variant has a U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WF111-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WF111 is a fully integrated single 2.4GHz band 802.11 b/g/n module designed for portable and battery-powered applications that need Wi-Fi connectivity. The WF111 integrates an IEEE 802.11 b/g/n radio, antenna or U.FL antenna connector, and SDIO host interface. It provides a low cost and simple Wi-Fi solution for devices that run an operating system and a TCP/IP stack on-board, but still offers the benefits of a module – small form factor, certifications, and easy integration. Bluegiga also offers WF111 drivers for the Linux and Android operating systems. The WF111 has hardware support for Wi-Fi encryption protocols and for many co-existence schemes that enable exceptional performance when using IEEE 802.11 and Bluetooth simultaneously.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/wifi-modules/wf111-wifi-module"&gt;http://www.bluegiga.com/en-US/products/wifi-modules/wf111-wifi-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WF111-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WF111-A">
<connects>
<connect gate="G$1" pin="ANT" pad="RF"/>
<connect gate="G$1" pin="BT" pad="BT"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GND@7" pad="GND@7"/>
<connect gate="G$1" pin="GNDPAD" pad="GND_PAD"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="REGEN" pad="REGEN"/>
<connect gate="G$1" pin="RST" pad="RST"/>
<connect gate="G$1" pin="SDIO_CLK" pad="SDIO_CLK"/>
<connect gate="G$1" pin="SDIO_CMD" pad="SDIO_CMD"/>
<connect gate="G$1" pin="SDIO_DAT0" pad="SDIO_DAT0"/>
<connect gate="G$1" pin="SDIO_DAT1" pad="SDIO_DAT1"/>
<connect gate="G$1" pin="SDIO_DAT2" pad="SDIO_DAT2"/>
<connect gate="G$1" pin="SDIO_DAT3" pad="SDIO_DAT3"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="VDD_ANA" pad="VDD_ANA"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VDD_SDIO" pad="VDD_SDIO"/>
<connect gate="G$1" pin="VDD_VREGIN" pad="VDD_REGIN"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WF111-E">
<connects>
<connect gate="G$1" pin="ANT" pad="RF"/>
<connect gate="G$1" pin="BT" pad="BT"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GND@7" pad="GND@7"/>
<connect gate="G$1" pin="GNDPAD" pad="GND_PAD"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="REGEN" pad="REGEN"/>
<connect gate="G$1" pin="RST" pad="RST"/>
<connect gate="G$1" pin="SDIO_CLK" pad="SDIO_CLK"/>
<connect gate="G$1" pin="SDIO_CMD" pad="SDIO_CMD"/>
<connect gate="G$1" pin="SDIO_DAT0" pad="SDIO_DAT0"/>
<connect gate="G$1" pin="SDIO_DAT1" pad="SDIO_DAT1"/>
<connect gate="G$1" pin="SDIO_DAT2" pad="SDIO_DAT2"/>
<connect gate="G$1" pin="SDIO_DAT3" pad="SDIO_DAT3"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="VDD_ANA" pad="VDD_ANA"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VDD_SDIO" pad="VDD_SDIO"/>
<connect gate="G$1" pin="VDD_VREGIN" pad="VDD_REGIN"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="WF111" prefix="U">
<description>&lt;p&gt;Bluegiga WF111 802.11b/g/n SDIO HCI wi-fi module. WF111-A variant has an on-module ceramic chip antenna, WF111-E variant has a U.Fl connector.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;WF111-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The WF111 is a fully integrated single 2.4GHz band 802.11 b/g/n module designed for portable and battery-powered applications that need Wi-Fi connectivity. The WF111 integrates an IEEE 802.11 b/g/n radio, antenna or U.FL antenna connector, and SDIO host interface. It provides a low cost and simple Wi-Fi solution for devices that run an operating system and a TCP/IP stack on-board, but still offers the benefits of a module – small form factor, certifications, and easy integration. Bluegiga also offers WF111 drivers for the Linux and Android operating systems. The WF111 has hardware support for Wi-Fi encryption protocols and for many co-existence schemes that enable exceptional performance when using IEEE 802.11 and Bluetooth simultaneously.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/wifi-modules/wf111-wifi-module"&gt;http://www.bluegiga.com/en-US/products/wifi-modules/wf111-wifi-module&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="WF111-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="WF111-A">
<connects>
<connect gate="G$1" pin="ANT" pad="RF"/>
<connect gate="G$1" pin="BT" pad="BT"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6 GND@7"/>
<connect gate="G$1" pin="GNDPAD" pad="GND_PAD"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="REGEN" pad="REGEN"/>
<connect gate="G$1" pin="RST" pad="RST"/>
<connect gate="G$1" pin="SDIO_CLK" pad="SDIO_CLK"/>
<connect gate="G$1" pin="SDIO_CMD" pad="SDIO_CMD"/>
<connect gate="G$1" pin="SDIO_DAT0" pad="SDIO_DAT0"/>
<connect gate="G$1" pin="SDIO_DAT1" pad="SDIO_DAT1"/>
<connect gate="G$1" pin="SDIO_DAT2" pad="SDIO_DAT2"/>
<connect gate="G$1" pin="SDIO_DAT3" pad="SDIO_DAT3"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="VDD_ANA" pad="VDD_ANA"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VDD_SDIO" pad="VDD_SDIO"/>
<connect gate="G$1" pin="VDD_VREGIN" pad="VDD_REGIN"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
<device name="-E" package="WF111-E">
<connects>
<connect gate="G$1" pin="ANT" pad="RF"/>
<connect gate="G$1" pin="BT" pad="BT"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6 GND@7"/>
<connect gate="G$1" pin="GNDPAD" pad="GND_PAD"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO3" pad="PIO3"/>
<connect gate="G$1" pin="PIO4" pad="PIO4"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="REGEN" pad="REGEN"/>
<connect gate="G$1" pin="RST" pad="RST"/>
<connect gate="G$1" pin="SDIO_CLK" pad="SDIO_CLK"/>
<connect gate="G$1" pin="SDIO_CMD" pad="SDIO_CMD"/>
<connect gate="G$1" pin="SDIO_DAT0" pad="SDIO_DAT0"/>
<connect gate="G$1" pin="SDIO_DAT1" pad="SDIO_DAT1"/>
<connect gate="G$1" pin="SDIO_DAT2" pad="SDIO_DAT2"/>
<connect gate="G$1" pin="SDIO_DAT3" pad="SDIO_DAT3"/>
<connect gate="G$1" pin="SPI_CLK" pad="SPI_CLK"/>
<connect gate="G$1" pin="SPI_CS" pad="SPI_CS"/>
<connect gate="G$1" pin="SPI_MISO" pad="SPI_MISO"/>
<connect gate="G$1" pin="SPI_MOSI" pad="SPI_MOSI"/>
<connect gate="G$1" pin="VDD_ANA" pad="VDD_ANA"/>
<connect gate="G$1" pin="VDD_PA" pad="VDD_PA"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VDD_SDIO" pad="VDD_SDIO"/>
<connect gate="G$1" pin="VDD_VREGIN" pad="VDD_REGIN"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="U.Fl connector"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="BT111" prefix="U">
<description>&lt;p&gt;Bluetooth Smart Ready (dual-mode) USB HCI module - Bluetooth 4.0. BT111-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BT111-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BT111 is a low cost and ultra small Bluetooth Smart Ready HCI module designed for applications where both Bluetooth classic and Bluetooth low energy connectivity are needed. The BT111 integrates a Bluetooth 4.0 dual mode radio, HCI software stack, USB interface and an antenna. It is compatible with Windows and Linux operating systems and Microsoft and BlueZ Bluetooth stacks and offers OEMs a fast and risk-free way to integrate Bluetooth 4.0 connectivity into their applications.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/bt111-bluetooth--smart-ready-hci"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/bt111-bluetooth--smart-ready-hci&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="BT111-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="BT111-A">
<connects>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="SPI_PCM_SEL" pad="SPI_PCM_SEL"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD_HOST" pad="VDD_HOST"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VREG_EN_RST#" pad="VREG_EN_RST#"/>
<connect gate="G$1" pin="VREG_IN_HV" pad="VREG_IN_HV"/>
<connect gate="G$1" pin="VREG_IN_USB" pad="VREG_IN_USB"/>
<connect gate="G$1" pin="VREG_OUT_HV" pad="VREG_OUT_HV"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="BT111-VISUAL" prefix="U">
<description>&lt;p&gt;Bluetooth Smart Ready (dual-mode) USB HCI module - Bluetooth 4.0. BT111-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BT111-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details.&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;The BT111 is a low cost and ultra small Bluetooth Smart Ready HCI module designed for applications where both Bluetooth classic and Bluetooth low energy connectivity are needed. The BT111 integrates a Bluetooth 4.0 dual mode radio, HCI software stack, USB interface and an antenna. It is compatible with Windows and Linux operating systems and Microsoft and BlueZ Bluetooth stacks and offers OEMs a fast and risk-free way to integrate Bluetooth 4.0 connectivity into their applications.&lt;/p&gt;
&lt;p&gt;&lt;a href="http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/bt111-bluetooth--smart-ready-hci"&gt;http://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/bt111-bluetooth--smart-ready-hci&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-01-04 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="BT111-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="BT111-A">
<connects>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="PCM_CLK" pad="PCM_CLK"/>
<connect gate="G$1" pin="PCM_IN" pad="PCM_IN"/>
<connect gate="G$1" pin="PCM_OUT" pad="PCM_OUT"/>
<connect gate="G$1" pin="PCM_SYNC" pad="PCM_SYNC"/>
<connect gate="G$1" pin="PIO0" pad="PIO0"/>
<connect gate="G$1" pin="PIO1" pad="PIO1"/>
<connect gate="G$1" pin="PIO2" pad="PIO2"/>
<connect gate="G$1" pin="PIO5" pad="PIO5"/>
<connect gate="G$1" pin="SPI_PCM_SEL" pad="SPI_PCM_SEL"/>
<connect gate="G$1" pin="USB+" pad="USB+"/>
<connect gate="G$1" pin="USB-" pad="USB-"/>
<connect gate="G$1" pin="VDD_HOST" pad="VDD_HOST"/>
<connect gate="G$1" pin="VDD_PADS" pad="VDD_PADS"/>
<connect gate="G$1" pin="VREG_EN_RST#" pad="VREG_EN_RST#"/>
<connect gate="G$1" pin="VREG_IN_HV" pad="VREG_IN_HV"/>
<connect gate="G$1" pin="VREG_IN_USB" pad="VREG_IN_USB"/>
<connect gate="G$1" pin="VREG_OUT_HV" pad="VREG_OUT_HV"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="BLE121LR" prefix="U" uservalue="yes">
<description>&lt;p&gt;Bluetooth Low Energy single-mode long-range module - Bluetooth 4.0 (CC2541). BLE121LR-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE121LR-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details. &lt;span style="color: #F00;"&gt;IT IS EXTREMELY IMPORTANT THAT YOU FOLLOW THE LAYOUT GUIDELINES FOR THIS MODULE IN ORDER TO ENSURE MAXIMUM RANGE. THIS MEANS THAT YOU NEED A SOLID GROUND PLANE EXTENDING AT LEAST &lt;span style="background: #FF0;"&gt;&amp;nbsp;17 mm&amp;nbsp;&lt;/span&gt; ON THE LEFT AND RIGHT SIDES OF THE MODULE, AS SHOWN IN THE DATASHEET.&lt;/span&gt;&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;BLE121LR is a Bluetooth Smart Long Range module targeted for Bluetooth Smart applications where the best possible RF performance and range are required. At +8 dBm TX power and -98 dBm sensitivity BLE121LR has best-in-class RF performance and can provide Bluetooth Smart connectivity up to 450 meters. BLE121LR integrates all features required for a Bluetooth Smart application: Bluetooth radio, software stack and GATT based profiles. and it can also host end user applications, which means no external micro controller is required in size, price or power constrained devices. BLE121LR Bluetooth Smart module also has flexible hardware interfaces to connect to different peripherals or sensors. Although BLE121LR Bluetooth Smart Long Range Module is target for applications requiring high RF performance, it is still has relatively low power consumption and can be power using a standard 3V coin cell batteries.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble121lr-bluetooth--smart-long"&gt;https://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble121lr-bluetooth--smart-long&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-08-02 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="BLE121LR-A" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="BLE121LR-A">
<connects>
<connect gate="G$1" pin="AVDD" pad="AVDD"/>
<connect gate="G$1" pin="DCDC" pad="DCDC"/>
<connect gate="G$1" pin="DVDD" pad="DVDD"/>
<connect gate="G$1" pin="GND" pad="GND GND@2 GND@3 GND@4 GND@5 GND@6 GND@7 GND@8 GND@9 GND@10 GND@11 GND@12 GND@13"/>
<connect gate="G$1" pin="P0_0" pad="P0_0"/>
<connect gate="G$1" pin="P0_1" pad="P0_1"/>
<connect gate="G$1" pin="P0_2" pad="P0_2"/>
<connect gate="G$1" pin="P0_3" pad="P0_3"/>
<connect gate="G$1" pin="P0_4" pad="P0_4"/>
<connect gate="G$1" pin="P0_5" pad="P0_5"/>
<connect gate="G$1" pin="P0_6" pad="P0_6"/>
<connect gate="G$1" pin="P0_7" pad="P0_7"/>
<connect gate="G$1" pin="P1_2" pad="P1_2"/>
<connect gate="G$1" pin="P1_3" pad="P1_3"/>
<connect gate="G$1" pin="P1_4" pad="P1_4"/>
<connect gate="G$1" pin="P1_5" pad="P1_5"/>
<connect gate="G$1" pin="P1_6" pad="P1_6"/>
<connect gate="G$1" pin="P2_0" pad="P2_0"/>
<connect gate="G$1" pin="P2_1" pad="P2_1"/>
<connect gate="G$1" pin="P2_2" pad="P2_2"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SCL" pad="SCL"/>
<connect gate="G$1" pin="SDA" pad="SDA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
<deviceset name="BLE121LR-VISUAL" prefix="U" uservalue="yes">
<description>&lt;p&gt;Bluetooth Low Energy single-mode long-range module - Bluetooth 4.0 (CC2541). BLE121LR-A variant has an on-module ceramic chip antenna.&lt;/p&gt;
&lt;p&gt;&lt;strong&gt;BLE121LR-A variant includes keepout/restrict area. Antenna edge of the module should be flush up against the edge of the PCB. See datasheet for variant layout details. &lt;span style="color: #F00;"&gt;IT IS EXTREMELY IMPORTANT THAT YOU FOLLOW THE LAYOUT GUIDELINES FOR THIS MODULE IN ORDER TO ENSURE MAXIMUM RANGE. THIS MEANS THAT YOU NEED A SOLID GROUND PLANE EXTENDING AT LEAST &lt;span style="background: #FF0;"&gt;&amp;nbsp;17 mm&amp;nbsp;&lt;/span&gt; ON THE LEFT AND RIGHT SIDES OF THE MODULE, AS SHOWN IN THE DATASHEET.&lt;/span&gt;&lt;/strong&gt;&lt;/p&gt;
&lt;p&gt;BLE121LR is a Bluetooth Smart Long Range module targeted for Bluetooth Smart applications where the best possible RF performance and range are required. At +8 dBm TX power and -98 dBm sensitivity BLE121LR has best-in-class RF performance and can provide Bluetooth Smart connectivity up to 450 meters. BLE121LR integrates all features required for a Bluetooth Smart application: Bluetooth radio, software stack and GATT based profiles. and it can also host end user applications, which means no external micro controller is required in size, price or power constrained devices. BLE121LR Bluetooth Smart module also has flexible hardware interfaces to connect to different peripherals or sensors. Although BLE121LR Bluetooth Smart Long Range Module is target for applications requiring high RF performance, it is still has relatively low power consumption and can be power using a standard 3V coin cell batteries.&lt;/p&gt;
&lt;p&gt;&lt;a href="https://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble121lr-bluetooth--smart-long"&gt;https://www.bluegiga.com/en-US/products/bluetooth-4.0-modules/ble121lr-bluetooth--smart-long&lt;/a&gt;&lt;br /&gt;&lt;a href="https://github.com/jrowberg/sf-oshw"&gt;https://github.com/jrowberg/sf-oshw&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;&lt;em&gt;Last updated 2014-08-02 by Jeff Rowberg &amp;lt;jeff@rowberg.net&amp;gt;&lt;/em&gt;&lt;/p&gt;</description>
<gates>
<gate name="G$1" symbol="BLE121LR-A-VISUAL" x="0" y="0"/>
</gates>
<devices>
<device name="-A" package="BLE121LR-A">
<connects>
<connect gate="G$1" pin="AVDD" pad="AVDD"/>
<connect gate="G$1" pin="DCDC" pad="DCDC"/>
<connect gate="G$1" pin="DVDD" pad="DVDD"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GND@10" pad="GND@10"/>
<connect gate="G$1" pin="GND@11" pad="GND@11"/>
<connect gate="G$1" pin="GND@12" pad="GND@12"/>
<connect gate="G$1" pin="GND@13" pad="GND@13"/>
<connect gate="G$1" pin="GND@2" pad="GND@2"/>
<connect gate="G$1" pin="GND@3" pad="GND@3"/>
<connect gate="G$1" pin="GND@4" pad="GND@4"/>
<connect gate="G$1" pin="GND@5" pad="GND@5"/>
<connect gate="G$1" pin="GND@6" pad="GND@6"/>
<connect gate="G$1" pin="GND@7" pad="GND@7"/>
<connect gate="G$1" pin="GND@8" pad="GND@8"/>
<connect gate="G$1" pin="GND@9" pad="GND@9"/>
<connect gate="G$1" pin="NC" pad="NC"/>
<connect gate="G$1" pin="P0_0" pad="P0_0"/>
<connect gate="G$1" pin="P0_1" pad="P0_1"/>
<connect gate="G$1" pin="P0_2" pad="P0_2"/>
<connect gate="G$1" pin="P0_3" pad="P0_3"/>
<connect gate="G$1" pin="P0_4" pad="P0_4"/>
<connect gate="G$1" pin="P0_5" pad="P0_5"/>
<connect gate="G$1" pin="P0_6" pad="P0_6"/>
<connect gate="G$1" pin="P0_7" pad="P0_7"/>
<connect gate="G$1" pin="P1_2" pad="P1_2"/>
<connect gate="G$1" pin="P1_3" pad="P1_3"/>
<connect gate="G$1" pin="P1_4" pad="P1_4"/>
<connect gate="G$1" pin="P1_5" pad="P1_5"/>
<connect gate="G$1" pin="P1_6" pad="P1_6"/>
<connect gate="G$1" pin="P2_0" pad="P2_0"/>
<connect gate="G$1" pin="P2_1" pad="P2_1"/>
<connect gate="G$1" pin="P2_2" pad="P2_2"/>
<connect gate="G$1" pin="RESET" pad="RESET"/>
<connect gate="G$1" pin="SCL" pad="SCL"/>
<connect gate="G$1" pin="SDA" pad="SDA"/>
</connects>
<technologies>
<technology name="">
<attribute name="ANTENNA" value="On-module ceramic chip antenna"/>
</technology>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
</eagle>
