# Amazon FPGA Hardware Development Kit
#
# Copyright 2016 Amazon.com, Inc. or its affiliates. All Rights Reserved.
#
# Licensed under the Amazon Software License (the "License"). You may not use
# this file except in compliance with the License. A copy of the License is
# located at
#
#    http://aws.amazon.com/asl/
#
# or in the "license" file accompanying this file. This file is distributed on
# an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, express or
# implied. See the License for the specific language governing permissions and
# limitations under the License.

set curr_wave [current_wave_config]
if { [string length $curr_wave] == 0 } {
  if { [llength [get_objects]] > 0} {
    add_wave /
    set_property needs_save false [current_wave_config]
  } else {
     send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
  }
}
add_wave {{/tb/card/fpga/CL/sh_cl_dma_pcis_wvalid}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_wstrb}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_wlast}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_wdata}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_rready}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_bready}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_awvalid}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_awsize}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_awlen}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_awid}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_awaddr}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_arvalid}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_arsize}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_arlen}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_arid}} {{/tb/card/fpga/CL/sh_cl_dma_pcis_araddr}} {{/tb/card/fpga/CL/dma_pcis_slv_sync_rst_n}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_wready}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_rvalid}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_rresp}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_rlast}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_rid}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_rdata}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_bvalid}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_bresp}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_bid}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_awready}} {{/tb/card/fpga/CL/cl_sh_dma_pcis_arready}}

add_wave {{/tb/card/fpga/sh_bar1_awvalid}} {{/tb/card/fpga/sh_bar1_awaddr}} {{/tb/card/fpga/bar1_sh_awready}} {{/tb/card/fpga/sh_bar1_wvalid}} {{/tb/card/fpga/sh_bar1_wdata}} {{/tb/card/fpga/sh_bar1_wstrb}} {{/tb/card/fpga/bar1_sh_wready}} {{/tb/card/fpga/bar1_sh_bvalid}} {{/tb/card/fpga/bar1_sh_bresp}} {{/tb/card/fpga/sh_bar1_bready}} {{/tb/card/fpga/sh_bar1_arvalid}} {{/tb/card/fpga/sh_bar1_araddr}} {{/tb/card/fpga/bar1_sh_arready}} {{/tb/card/fpga/bar1_sh_rvalid}} {{/tb/card/fpga/bar1_sh_rdata}} {{/tb/card/fpga/bar1_sh_rresp}} {{/tb/card/fpga/sh_bar1_rready}} 

add_wave {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/clock}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/reset}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awaddr}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awlen}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awsize}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awburst}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awlock}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awcache}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awprot}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awqos}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_awready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_wdata}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_wstrb}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_wlast}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_wvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_wready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_bid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_bresp}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_bvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_bready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_araddr}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arlen}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arsize}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arburst}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arlock}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arcache}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arprot}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arqos}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_arready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_rid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_rdata}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_rresp}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_rlast}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_rvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXI_rready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_awaddr}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_awprot}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_awvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_awready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_wdata}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_wstrb}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_wvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_wready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_bresp}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_bvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_bready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_araddr}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_arprot}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_arvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_arready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_rdata}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_rresp}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_rvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/S_AXIL_rready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awaddr}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awlen}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awsize}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awburst}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awlock}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awcache}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awprot}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awqos}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_awready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_wdata}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_wstrb}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_wlast}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_wvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_wready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_bid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_bresp}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_bvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_bready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_araddr}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arlen}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arsize}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arburst}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arlock}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arcache}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arprot}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arqos}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_arready}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_rid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_rdata}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_rresp}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_rlast}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_rvalid}} {{/tb/card/fpga/CL/DEVTEROFLEX_TOP/M_AXI_rready}} 

add_wave {{/tb/card/fpga/cl_sh_ddr_awid}} {{/tb/card/fpga/cl_sh_ddr_awaddr}} {{/tb/card/fpga/cl_sh_ddr_awlen}} {{/tb/card/fpga/cl_sh_ddr_awvalid}} {{/tb/card/fpga/sh_cl_ddr_awready}} {{/tb/card/fpga/cl_sh_ddr_wid}} {{/tb/card/fpga/cl_sh_ddr_wdata}} {{/tb/card/fpga/cl_sh_ddr_wstrb}} {{/tb/card/fpga/cl_sh_ddr_wlast}} {{/tb/card/fpga/cl_sh_ddr_wvalid}} {{/tb/card/fpga/sh_cl_ddr_wready}} {{/tb/card/fpga/sh_cl_ddr_bid}} {{/tb/card/fpga/sh_cl_ddr_bresp}} {{/tb/card/fpga/sh_cl_ddr_bvalid}} {{/tb/card/fpga/cl_sh_ddr_bready}} {{/tb/card/fpga/cl_sh_ddr_arid}} {{/tb/card/fpga/cl_sh_ddr_araddr}} {{/tb/card/fpga/cl_sh_ddr_arlen}} {{/tb/card/fpga/cl_sh_ddr_arvalid}} {{/tb/card/fpga/sh_cl_ddr_arready}} {{/tb/card/fpga/sh_cl_ddr_rid}} {{/tb/card/fpga/sh_cl_ddr_rdata}} {{/tb/card/fpga/sh_cl_ddr_rresp}} {{/tb/card/fpga/sh_cl_ddr_rlast}} {{/tb/card/fpga/sh_cl_ddr_rvalid}} {{/tb/card/fpga/cl_sh_ddr_rready}} 

# add_wave {{/tb/card/fpga/CL/CL_DMA_PCIS_SLV/aclk}} 

run 200 us 
quit
