-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_syms_q_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    rx_syms_q_V_ce0 : OUT STD_LOGIC;
    rx_syms_q_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    rx_syms_i_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    rx_syms_i_V_ce0 : OUT STD_LOGIC;
    rx_syms_i_V_q0 : IN STD_LOGIC_VECTOR (17 downto 0);
    decoded_bits_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    decoded_bits_0_ce0 : OUT STD_LOGIC;
    decoded_bits_0_we0 : OUT STD_LOGIC;
    decoded_bits_0_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    decoded_bits_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    decoded_bits_1_ce0 : OUT STD_LOGIC;
    decoded_bits_1_we0 : OUT STD_LOGIC;
    decoded_bits_1_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    preamble_errors_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    preamble_errors_out_ap_vld : OUT STD_LOGIC;
    grp_atan2_cordic_float_s_fu_678_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_atan2_cordic_float_s_fu_678_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_atan2_cordic_float_s_fu_678_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3094_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3094_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3094_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_3094_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_3094_p_ce : OUT STD_LOGIC );
end;


architecture behav of qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_BF490F00 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010010010000111100000000";
    constant ap_const_lv32_3FD26880 : STD_LOGIC_VECTOR (31 downto 0) := "00111111110100100110100010000000";
    constant ap_const_lv32_BFD26800 : STD_LOGIC_VECTOR (31 downto 0) := "10111111110100100110100000000000";
    constant ap_const_lv32_40C90FDB : STD_LOGIC_VECTOR (31 downto 0) := "01000000110010010000111111011011";
    constant ap_const_lv32_3F491000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010010010001000000000000";
    constant ap_const_lv32_40490FDB : STD_LOGIC_VECTOR (31 downto 0) := "01000000010010010000111111011011";
    constant ap_const_lv32_447A0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100011110100000000000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_FFFFFFE8 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111101000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv18_3FFFF : STD_LOGIC_VECTOR (17 downto 0) := "111111111111111111";
    constant ap_const_lv18_3FFE8 : STD_LOGIC_VECTOR (17 downto 0) := "111111111111101000";
    constant ap_const_lv32_FFFFFFE7 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111100111";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";
    constant ap_const_lv8_7E : STD_LOGIC_VECTOR (7 downto 0) := "01111110";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv64_80041924C06140D8 : STD_LOGIC_VECTOR (63 downto 0) := "1000000000000100000110010010010011000000011000010100000011011000";
    constant ap_const_lv64_E0CD7974D1614CF9 : STD_LOGIC_VECTOR (63 downto 0) := "1110000011001101011110010111010011010001011000010100110011111001";
    constant ap_const_lv64_1B02860224982000 : STD_LOGIC_VECTOR (63 downto 0) := "0001101100000010100001100000001000100100100110000010000000000000";
    constant ap_const_lv64_1F32868B2E9EB306 : STD_LOGIC_VECTOR (63 downto 0) := "0001111100110010100001101000101100101110100111101011001100000110";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter66 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter67 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter68 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter69 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter70 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter71 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter72 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter73 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter74 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter75 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter55 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter56 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter57 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter58 : BOOLEAN;
    signal ap_block_state60_pp0_stage0_iter59 : BOOLEAN;
    signal ap_block_state61_pp0_stage0_iter60 : BOOLEAN;
    signal ap_block_state62_pp0_stage0_iter61 : BOOLEAN;
    signal ap_block_state63_pp0_stage0_iter62 : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter63 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter64 : BOOLEAN;
    signal ap_block_state66_pp0_stage0_iter65 : BOOLEAN;
    signal ap_block_state67_pp0_stage0_iter66 : BOOLEAN;
    signal ap_block_state68_pp0_stage0_iter67 : BOOLEAN;
    signal ap_block_state69_pp0_stage0_iter68 : BOOLEAN;
    signal ap_block_state70_pp0_stage0_iter69 : BOOLEAN;
    signal ap_block_state71_pp0_stage0_iter70 : BOOLEAN;
    signal ap_block_state72_pp0_stage0_iter71 : BOOLEAN;
    signal ap_block_state73_pp0_stage0_iter72 : BOOLEAN;
    signal ap_block_state74_pp0_stage0_iter73 : BOOLEAN;
    signal ap_block_state75_pp0_stage0_iter74 : BOOLEAN;
    signal ap_block_state76_pp0_stage0_iter75 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln262_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal g_bits_table_str_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal g_bits_table_str_0_ce0 : STD_LOGIC;
    signal g_bits_table_str_0_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal g_bits_table_str_0_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal g_bits_table_str_0_ce1 : STD_LOGIC;
    signal g_bits_table_str_0_q1 : STD_LOGIC_VECTOR (4 downto 0);
    signal g_bits_table_str_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal g_bits_table_str_1_ce0 : STD_LOGIC;
    signal g_bits_table_str_1_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal g_bits_table_str_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal g_bits_table_str_1_ce1 : STD_LOGIC;
    signal g_bits_table_str_1_q1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln262_reg_1716 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln262_reg_1716_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_cast222_fu_377_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter39_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter40_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter41_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter42_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter43_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter44_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter45_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter46_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter47_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter48_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter49_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter50_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter51_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter52_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter53_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter54_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter55_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter56_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter57_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter58_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter59_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter60_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter61_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter62_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter63_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter64_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter65_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter66_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter67_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter68_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter69_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter70_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter71_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter72_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter73_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal k_cast222_reg_1720_pp0_iter74_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln281_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln281_reg_1740_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_reg_1746 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_73_reg_1752 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_73_reg_1752_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_fu_412_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_reg_1758 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_125_reg_1763 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_76_reg_1769 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_76_reg_1769_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_2_fu_426_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_2_reg_1775 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln988_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln988_reg_1780 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_4_fu_437_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_4_reg_1785 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1011_fu_572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1011_reg_1790 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1011_fu_578_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1011_reg_1795 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1012_fu_584_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1012_reg_1800 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1002_fu_590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_reg_1805 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln996_fu_596_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln996_reg_1810 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln988_1_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln988_1_reg_1815 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_5_fu_605_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_V_5_reg_1820 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln1011_1_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1011_1_reg_1825 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln1011_1_fu_746_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1011_1_reg_1830 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1012_1_fu_752_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln1012_1_reg_1835 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln1002_1_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1002_1_reg_1840 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln996_1_fu_764_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln996_1_reg_1845 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln988_fu_873_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln988_reg_1850 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln988_1_fu_985_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln988_1_reg_1855 : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1860 : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1860_pp0_iter56_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1860_pp0_iter57_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1860_pp0_iter58_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1860_pp0_iter59_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1860_pp0_iter60_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_phase_rad_reg_1860_pp0_iter61_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_4_reg_1868 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_fu_1011_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_reg_1873 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_reg_1873_pp0_iter62_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_reg_1873_pp0_iter63_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_reg_1873_pp0_iter64_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln270_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_reg_1880 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_reg_1880_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_reg_1880_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_reg_1880_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_1_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_1_reg_1885 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_1_reg_1885_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_1_reg_1885_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_1_reg_1885_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_4_1_reg_1890 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_fu_1057_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_reg_1895 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_reg_1895_pp0_iter64_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_reg_1895_pp0_iter65_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_1_reg_1895_pp0_iter66_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln270_2_fu_1072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_2_reg_1902 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_2_reg_1902_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_2_reg_1902_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_2_reg_1902_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_3_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_3_reg_1907 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_3_reg_1907_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_3_reg_1907_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_3_reg_1907_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_285_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_4_2_reg_1912 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_fu_1094_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_reg_1917 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_reg_1917_pp0_iter66_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_fu_1120_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_reg_1924 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_reg_1924_pp0_iter66_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_reg_1924_pp0_iter67_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_2_reg_1924_pp0_iter68_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln270_4_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_4_reg_1931 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_4_reg_1931_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_4_reg_1931_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_4_reg_1931_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_5_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_5_reg_1936 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_5_reg_1936_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_5_reg_1936_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_5_reg_1936_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_assign_4_3_reg_1941 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln271_fu_1188_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln271_reg_1946 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln271_reg_1946_pp0_iter68_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_1_fu_1205_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_1_reg_1953 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_1_reg_1953_pp0_iter68_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_fu_1231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_reg_1960 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_reg_1960_pp0_iter68_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_reg_1960_pp0_iter69_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln354_3_reg_1960_pp0_iter70_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln270_6_fu_1246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_6_reg_1967 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_6_reg_1967_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_6_reg_1967_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_6_reg_1967_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_7_fu_1252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_7_reg_1972 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_7_reg_1972_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_7_reg_1972_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln270_7_reg_1972_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_2_fu_1334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_2_reg_1977 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_2_reg_1977_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_2_reg_1977_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_2_reg_1977_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln271_1_fu_1340_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln271_1_reg_1982 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln271_1_reg_1982_pp0_iter70_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_2_fu_1356_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_2_reg_1989 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_2_reg_1989_pp0_iter70_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln271_4_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_4_reg_1996 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_4_reg_1996_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln271_2_fu_1445_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln271_2_reg_2001 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_3_fu_1461_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln270_3_reg_2007 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln271_10_fu_1502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_10_reg_2013 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_11_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_11_reg_2018 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_12_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_12_reg_2023 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_13_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_13_reg_2028 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln271_4_fu_1562_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln271_4_reg_2033 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln277_fu_1570_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln289_fu_1639_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal preamble_errors_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal preamble_errors_3_fu_1684_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal k_fu_154 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln262_fu_371_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_sig_allocacmp_k_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_290_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_300_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_305_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_310_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_383_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_442_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_74_fu_452_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_fu_460_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln997_fu_468_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_fu_478_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_484_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1000_fu_500_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1000_fu_504_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1000_fu_510_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln1000_fu_514_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_59_fu_520_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_fu_532_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln999_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1000_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln997_fu_474_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1002_fu_552_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_60_fu_558_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln999_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1002_fu_540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_65_fu_610_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_77_fu_620_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal l_1_fu_628_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln997_1_fu_636_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lsb_index_1_fu_646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_53_fu_652_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln1000_1_fu_668_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1000_1_fu_672_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1000_1_fu_678_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal lshr_ln1000_1_fu_682_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_68_fu_688_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_54_fu_700_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln999_1_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1000_1_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln997_1_fu_642_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln1002_1_fu_720_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_70_fu_726_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln999_1_fu_714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal a_1_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1002_1_fu_708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1010_fu_768_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1011_fu_771_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1012_fu_780_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln1011_fu_774_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln1012_fu_783_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_3_fu_789_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1014_fu_796_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_4_fu_799_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_fu_805_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_61_fu_819_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1017_fu_835_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln996_fu_827_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1017_fu_840_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1015_fu_815_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_846_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_75_fu_853_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_fu_865_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln756_fu_869_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1010_1_fu_880_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1011_1_fu_883_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1012_1_fu_892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal lshr_ln1011_1_fu_886_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln1012_1_fu_895_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_7_fu_901_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1014_1_fu_908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_8_fu_911_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal m_10_fu_917_p4 : STD_LOGIC_VECTOR (62 downto 0);
    signal p_Result_71_fu_931_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln1017_1_fu_947_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln996_1_fu_939_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1017_1_fu_952_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1015_1_fu_927_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_958_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Result_78_fu_965_p5 : STD_LOGIC_VECTOR (63 downto 0);
    signal LD_1_fu_977_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln756_1_fu_981_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln315_fu_992_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln368_fu_995_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_s_100_fu_1003_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1016_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln270_fu_999_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln315_1_fu_1038_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln368_1_fu_1041_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_393_1_fu_1049_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1062_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln270_1_fu_1045_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln270_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln270_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_290_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln315_2_fu_1101_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln368_2_fu_1104_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_393_2_fu_1112_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_1125_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln270_2_fu_1108_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln271_fu_1147_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_1150_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln271_fu_1160_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln271_1_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_fu_1164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_1_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_fu_1182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln270_1_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln270_1_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_300_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln315_3_fu_1212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln368_3_fu_1215_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal p_Result_393_3_fu_1223_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1236_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln270_3_fu_1219_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal bitcast_ln271_1_fu_1258_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln271_2_fu_1275_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1261_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln271_1_fu_1271_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln271_3_fu_1298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_2_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_1278_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln271_2_fu_1288_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln271_5_fu_1316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_4_fu_1310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_3_fu_1322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_2_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_1_fu_1328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln270_2_fu_1346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln270_2_fu_1350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_305_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln271_3_fu_1363_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln271_4_fu_1380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_1366_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln271_3_fu_1376_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln271_7_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_6_fu_1397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1383_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln271_4_fu_1393_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln271_9_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln271_8_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_5_fu_1427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_4_fu_1409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_3_fu_1433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln270_3_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln270_3_fu_1455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_310_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln271_5_fu_1468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln271_6_fu_1485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_1471_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln271_5_fu_1481_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_26_fu_1488_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln271_6_fu_1498_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal or_ln271_7_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_6_fu_1529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_5_fu_1537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln271_6_fu_1543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln271_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln271_3_fu_1549_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln269_fu_1526_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln285_fu_1575_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln285_fu_1580_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln285_1_fu_1588_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln285_1_fu_1593_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln285_fu_1584_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal lshr_ln287_fu_1605_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln287_fu_1610_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln287_1_fu_1622_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln287_1_fu_1627_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln287_fu_1614_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ideal_idx_fu_1597_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ideal_idx_1_fu_1631_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal preamble_errors_1_fu_1660_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln289_fu_1648_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln290_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln290_1_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal preamble_errors_2_fu_1666_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter40_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter41_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter42_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter43_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter44_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter45_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter46_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter47_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter48_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter49_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter50_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter51_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter52_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter53_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter54_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter55_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter56_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter57_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter58_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter59_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter60_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter61_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter62_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter63_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter64_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter65_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter66_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter67_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter68_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter69_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter70_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter71_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter72_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter73_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter74_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_atan2_cordic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        y_in : IN STD_LOGIC_VECTOR (31 downto 0);
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_g_bits_table_str_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_g_bits_table_str_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component qpsk_hls_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    g_bits_table_str_0_U : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_g_bits_table_str_0_ROM_AUTO_1R
    generic map (
        DataWidth => 5,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_bits_table_str_0_address0,
        ce0 => g_bits_table_str_0_ce0,
        q0 => g_bits_table_str_0_q0,
        address1 => g_bits_table_str_0_address1,
        ce1 => g_bits_table_str_0_ce1,
        q1 => g_bits_table_str_0_q1);

    g_bits_table_str_1_U : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_262_11_g_bits_table_str_1_ROM_AUTO_1R
    generic map (
        DataWidth => 5,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g_bits_table_str_1_address0,
        ce0 => g_bits_table_str_1_ce0,
        q0 => g_bits_table_str_1_q0,
        address1 => g_bits_table_str_1_address1,
        ce1 => g_bits_table_str_1_ce1,
        q1 => g_bits_table_str_1_q1);

    fadd_32ns_32ns_32_5_full_dsp_1_U169 : component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => rx_phase_rad_reg_1860_pp0_iter57_reg,
        din1 => ap_const_lv32_3FD26880,
        ce => ap_const_logic_1,
        dout => grp_fu_280_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U170 : component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => rx_phase_rad_reg_1860_pp0_iter59_reg,
        din1 => ap_const_lv32_BFD26800,
        ce => ap_const_logic_1,
        dout => grp_fu_285_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U171 : component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_40C90FDB,
        din1 => grp_fu_290_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_290_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U172 : component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => rx_phase_rad_reg_1860_pp0_iter61_reg,
        din1 => ap_const_lv32_3F491000,
        ce => ap_const_logic_1,
        dout => grp_fu_295_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U173 : component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_40C90FDB,
        din1 => grp_fu_300_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_300_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U174 : component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_40C90FDB,
        din1 => grp_fu_305_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_305_p2);

    fsub_32ns_32ns_32_5_full_dsp_1_U175 : component qpsk_hls_top_fsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_40C90FDB,
        din1 => grp_fu_310_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_310_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U176 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln354_reg_1873_pp0_iter63_reg,
        din1 => ap_const_lv32_40490FDB,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_315_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U177 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln270_reg_1917,
        din1 => ap_const_lv32_447A0000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_320_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U178 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln354_1_reg_1895_pp0_iter65_reg,
        din1 => ap_const_lv32_40490FDB,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_325_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U179 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln270_1_reg_1953,
        din1 => select_ln271_reg_1946,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_330_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U180 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln354_2_reg_1924_pp0_iter67_reg,
        din1 => ap_const_lv32_40490FDB,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_334_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U181 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln270_2_reg_1989,
        din1 => select_ln271_1_reg_1982,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_339_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U182 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => bitcast_ln354_3_reg_1960_pp0_iter69_reg,
        din1 => ap_const_lv32_40490FDB,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_2,
        dout => grp_fu_343_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U183 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => select_ln270_3_reg_2007,
        din1 => select_ln271_2_reg_2001,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_348_p2);

    flow_control_loop_pipe_sequential_init_U : component qpsk_hls_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter74_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter66 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter67 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter69 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter70 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter71 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter72 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter73 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter74 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter75 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    k_fu_154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln262_fu_365_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    k_fu_154 <= add_ln262_fu_371_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_154 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    preamble_errors_fu_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    preamble_errors_fu_150 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter75 = ap_const_logic_1)) then 
                    preamble_errors_fu_150 <= preamble_errors_3_fu_1684_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln1011_1_reg_1830 <= add_ln1011_1_fu_746_p2;
                add_ln1011_reg_1795 <= add_ln1011_fu_578_p2;
                and_ln1002_1_reg_1840 <= and_ln1002_1_fu_758_p2;
                and_ln1002_reg_1805 <= and_ln1002_fu_590_p2;
                and_ln271_2_reg_1977 <= and_ln271_2_fu_1334_p2;
                and_ln271_2_reg_1977_pp0_iter70_reg <= and_ln271_2_reg_1977;
                and_ln271_2_reg_1977_pp0_iter71_reg <= and_ln271_2_reg_1977_pp0_iter70_reg;
                and_ln271_2_reg_1977_pp0_iter72_reg <= and_ln271_2_reg_1977_pp0_iter71_reg;
                and_ln271_4_reg_1996 <= and_ln271_4_fu_1439_p2;
                and_ln271_4_reg_1996_pp0_iter72_reg <= and_ln271_4_reg_1996;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
                ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
                ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
                ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
                ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
                ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
                ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
                ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
                ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
                ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
                ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
                ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
                ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
                ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
                ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
                ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
                ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
                ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
                ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
                ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
                ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
                ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
                ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
                ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
                ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
                ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
                ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
                ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
                ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
                ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
                ap_loop_exit_ready_pp0_iter73_reg <= ap_loop_exit_ready_pp0_iter72_reg;
                ap_loop_exit_ready_pp0_iter74_reg <= ap_loop_exit_ready_pp0_iter73_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    bitcast_ln354_1_reg_1895(30 downto 0) <= bitcast_ln354_1_fu_1057_p1(30 downto 0);
                    bitcast_ln354_1_reg_1895_pp0_iter64_reg(30 downto 0) <= bitcast_ln354_1_reg_1895(30 downto 0);
                    bitcast_ln354_1_reg_1895_pp0_iter65_reg(30 downto 0) <= bitcast_ln354_1_reg_1895_pp0_iter64_reg(30 downto 0);
                    bitcast_ln354_1_reg_1895_pp0_iter66_reg(30 downto 0) <= bitcast_ln354_1_reg_1895_pp0_iter65_reg(30 downto 0);
                    bitcast_ln354_2_reg_1924(30 downto 0) <= bitcast_ln354_2_fu_1120_p1(30 downto 0);
                    bitcast_ln354_2_reg_1924_pp0_iter66_reg(30 downto 0) <= bitcast_ln354_2_reg_1924(30 downto 0);
                    bitcast_ln354_2_reg_1924_pp0_iter67_reg(30 downto 0) <= bitcast_ln354_2_reg_1924_pp0_iter66_reg(30 downto 0);
                    bitcast_ln354_2_reg_1924_pp0_iter68_reg(30 downto 0) <= bitcast_ln354_2_reg_1924_pp0_iter67_reg(30 downto 0);
                    bitcast_ln354_3_reg_1960(30 downto 0) <= bitcast_ln354_3_fu_1231_p1(30 downto 0);
                    bitcast_ln354_3_reg_1960_pp0_iter68_reg(30 downto 0) <= bitcast_ln354_3_reg_1960(30 downto 0);
                    bitcast_ln354_3_reg_1960_pp0_iter69_reg(30 downto 0) <= bitcast_ln354_3_reg_1960_pp0_iter68_reg(30 downto 0);
                    bitcast_ln354_3_reg_1960_pp0_iter70_reg(30 downto 0) <= bitcast_ln354_3_reg_1960_pp0_iter69_reg(30 downto 0);
                    bitcast_ln354_reg_1873(30 downto 0) <= bitcast_ln354_fu_1011_p1(30 downto 0);
                    bitcast_ln354_reg_1873_pp0_iter62_reg(30 downto 0) <= bitcast_ln354_reg_1873(30 downto 0);
                    bitcast_ln354_reg_1873_pp0_iter63_reg(30 downto 0) <= bitcast_ln354_reg_1873_pp0_iter62_reg(30 downto 0);
                    bitcast_ln354_reg_1873_pp0_iter64_reg(30 downto 0) <= bitcast_ln354_reg_1873_pp0_iter63_reg(30 downto 0);
                icmp_ln1011_1_reg_1825 <= icmp_ln1011_1_fu_740_p2;
                icmp_ln1011_reg_1790 <= icmp_ln1011_fu_572_p2;
                icmp_ln262_reg_1716_pp0_iter10_reg <= icmp_ln262_reg_1716_pp0_iter9_reg;
                icmp_ln262_reg_1716_pp0_iter11_reg <= icmp_ln262_reg_1716_pp0_iter10_reg;
                icmp_ln262_reg_1716_pp0_iter12_reg <= icmp_ln262_reg_1716_pp0_iter11_reg;
                icmp_ln262_reg_1716_pp0_iter13_reg <= icmp_ln262_reg_1716_pp0_iter12_reg;
                icmp_ln262_reg_1716_pp0_iter14_reg <= icmp_ln262_reg_1716_pp0_iter13_reg;
                icmp_ln262_reg_1716_pp0_iter15_reg <= icmp_ln262_reg_1716_pp0_iter14_reg;
                icmp_ln262_reg_1716_pp0_iter16_reg <= icmp_ln262_reg_1716_pp0_iter15_reg;
                icmp_ln262_reg_1716_pp0_iter17_reg <= icmp_ln262_reg_1716_pp0_iter16_reg;
                icmp_ln262_reg_1716_pp0_iter18_reg <= icmp_ln262_reg_1716_pp0_iter17_reg;
                icmp_ln262_reg_1716_pp0_iter19_reg <= icmp_ln262_reg_1716_pp0_iter18_reg;
                icmp_ln262_reg_1716_pp0_iter20_reg <= icmp_ln262_reg_1716_pp0_iter19_reg;
                icmp_ln262_reg_1716_pp0_iter21_reg <= icmp_ln262_reg_1716_pp0_iter20_reg;
                icmp_ln262_reg_1716_pp0_iter22_reg <= icmp_ln262_reg_1716_pp0_iter21_reg;
                icmp_ln262_reg_1716_pp0_iter23_reg <= icmp_ln262_reg_1716_pp0_iter22_reg;
                icmp_ln262_reg_1716_pp0_iter24_reg <= icmp_ln262_reg_1716_pp0_iter23_reg;
                icmp_ln262_reg_1716_pp0_iter25_reg <= icmp_ln262_reg_1716_pp0_iter24_reg;
                icmp_ln262_reg_1716_pp0_iter26_reg <= icmp_ln262_reg_1716_pp0_iter25_reg;
                icmp_ln262_reg_1716_pp0_iter27_reg <= icmp_ln262_reg_1716_pp0_iter26_reg;
                icmp_ln262_reg_1716_pp0_iter28_reg <= icmp_ln262_reg_1716_pp0_iter27_reg;
                icmp_ln262_reg_1716_pp0_iter29_reg <= icmp_ln262_reg_1716_pp0_iter28_reg;
                icmp_ln262_reg_1716_pp0_iter2_reg <= icmp_ln262_reg_1716_pp0_iter1_reg;
                icmp_ln262_reg_1716_pp0_iter30_reg <= icmp_ln262_reg_1716_pp0_iter29_reg;
                icmp_ln262_reg_1716_pp0_iter31_reg <= icmp_ln262_reg_1716_pp0_iter30_reg;
                icmp_ln262_reg_1716_pp0_iter32_reg <= icmp_ln262_reg_1716_pp0_iter31_reg;
                icmp_ln262_reg_1716_pp0_iter33_reg <= icmp_ln262_reg_1716_pp0_iter32_reg;
                icmp_ln262_reg_1716_pp0_iter34_reg <= icmp_ln262_reg_1716_pp0_iter33_reg;
                icmp_ln262_reg_1716_pp0_iter35_reg <= icmp_ln262_reg_1716_pp0_iter34_reg;
                icmp_ln262_reg_1716_pp0_iter36_reg <= icmp_ln262_reg_1716_pp0_iter35_reg;
                icmp_ln262_reg_1716_pp0_iter37_reg <= icmp_ln262_reg_1716_pp0_iter36_reg;
                icmp_ln262_reg_1716_pp0_iter38_reg <= icmp_ln262_reg_1716_pp0_iter37_reg;
                icmp_ln262_reg_1716_pp0_iter39_reg <= icmp_ln262_reg_1716_pp0_iter38_reg;
                icmp_ln262_reg_1716_pp0_iter3_reg <= icmp_ln262_reg_1716_pp0_iter2_reg;
                icmp_ln262_reg_1716_pp0_iter40_reg <= icmp_ln262_reg_1716_pp0_iter39_reg;
                icmp_ln262_reg_1716_pp0_iter41_reg <= icmp_ln262_reg_1716_pp0_iter40_reg;
                icmp_ln262_reg_1716_pp0_iter42_reg <= icmp_ln262_reg_1716_pp0_iter41_reg;
                icmp_ln262_reg_1716_pp0_iter43_reg <= icmp_ln262_reg_1716_pp0_iter42_reg;
                icmp_ln262_reg_1716_pp0_iter44_reg <= icmp_ln262_reg_1716_pp0_iter43_reg;
                icmp_ln262_reg_1716_pp0_iter45_reg <= icmp_ln262_reg_1716_pp0_iter44_reg;
                icmp_ln262_reg_1716_pp0_iter46_reg <= icmp_ln262_reg_1716_pp0_iter45_reg;
                icmp_ln262_reg_1716_pp0_iter47_reg <= icmp_ln262_reg_1716_pp0_iter46_reg;
                icmp_ln262_reg_1716_pp0_iter48_reg <= icmp_ln262_reg_1716_pp0_iter47_reg;
                icmp_ln262_reg_1716_pp0_iter49_reg <= icmp_ln262_reg_1716_pp0_iter48_reg;
                icmp_ln262_reg_1716_pp0_iter4_reg <= icmp_ln262_reg_1716_pp0_iter3_reg;
                icmp_ln262_reg_1716_pp0_iter50_reg <= icmp_ln262_reg_1716_pp0_iter49_reg;
                icmp_ln262_reg_1716_pp0_iter51_reg <= icmp_ln262_reg_1716_pp0_iter50_reg;
                icmp_ln262_reg_1716_pp0_iter52_reg <= icmp_ln262_reg_1716_pp0_iter51_reg;
                icmp_ln262_reg_1716_pp0_iter53_reg <= icmp_ln262_reg_1716_pp0_iter52_reg;
                icmp_ln262_reg_1716_pp0_iter54_reg <= icmp_ln262_reg_1716_pp0_iter53_reg;
                icmp_ln262_reg_1716_pp0_iter55_reg <= icmp_ln262_reg_1716_pp0_iter54_reg;
                icmp_ln262_reg_1716_pp0_iter56_reg <= icmp_ln262_reg_1716_pp0_iter55_reg;
                icmp_ln262_reg_1716_pp0_iter57_reg <= icmp_ln262_reg_1716_pp0_iter56_reg;
                icmp_ln262_reg_1716_pp0_iter58_reg <= icmp_ln262_reg_1716_pp0_iter57_reg;
                icmp_ln262_reg_1716_pp0_iter59_reg <= icmp_ln262_reg_1716_pp0_iter58_reg;
                icmp_ln262_reg_1716_pp0_iter5_reg <= icmp_ln262_reg_1716_pp0_iter4_reg;
                icmp_ln262_reg_1716_pp0_iter60_reg <= icmp_ln262_reg_1716_pp0_iter59_reg;
                icmp_ln262_reg_1716_pp0_iter61_reg <= icmp_ln262_reg_1716_pp0_iter60_reg;
                icmp_ln262_reg_1716_pp0_iter62_reg <= icmp_ln262_reg_1716_pp0_iter61_reg;
                icmp_ln262_reg_1716_pp0_iter63_reg <= icmp_ln262_reg_1716_pp0_iter62_reg;
                icmp_ln262_reg_1716_pp0_iter64_reg <= icmp_ln262_reg_1716_pp0_iter63_reg;
                icmp_ln262_reg_1716_pp0_iter65_reg <= icmp_ln262_reg_1716_pp0_iter64_reg;
                icmp_ln262_reg_1716_pp0_iter66_reg <= icmp_ln262_reg_1716_pp0_iter65_reg;
                icmp_ln262_reg_1716_pp0_iter67_reg <= icmp_ln262_reg_1716_pp0_iter66_reg;
                icmp_ln262_reg_1716_pp0_iter68_reg <= icmp_ln262_reg_1716_pp0_iter67_reg;
                icmp_ln262_reg_1716_pp0_iter69_reg <= icmp_ln262_reg_1716_pp0_iter68_reg;
                icmp_ln262_reg_1716_pp0_iter6_reg <= icmp_ln262_reg_1716_pp0_iter5_reg;
                icmp_ln262_reg_1716_pp0_iter70_reg <= icmp_ln262_reg_1716_pp0_iter69_reg;
                icmp_ln262_reg_1716_pp0_iter71_reg <= icmp_ln262_reg_1716_pp0_iter70_reg;
                icmp_ln262_reg_1716_pp0_iter72_reg <= icmp_ln262_reg_1716_pp0_iter71_reg;
                icmp_ln262_reg_1716_pp0_iter73_reg <= icmp_ln262_reg_1716_pp0_iter72_reg;
                icmp_ln262_reg_1716_pp0_iter7_reg <= icmp_ln262_reg_1716_pp0_iter6_reg;
                icmp_ln262_reg_1716_pp0_iter8_reg <= icmp_ln262_reg_1716_pp0_iter7_reg;
                icmp_ln262_reg_1716_pp0_iter9_reg <= icmp_ln262_reg_1716_pp0_iter8_reg;
                icmp_ln270_1_reg_1885 <= icmp_ln270_1_fu_1032_p2;
                icmp_ln270_1_reg_1885_pp0_iter62_reg <= icmp_ln270_1_reg_1885;
                icmp_ln270_1_reg_1885_pp0_iter63_reg <= icmp_ln270_1_reg_1885_pp0_iter62_reg;
                icmp_ln270_1_reg_1885_pp0_iter64_reg <= icmp_ln270_1_reg_1885_pp0_iter63_reg;
                icmp_ln270_2_reg_1902 <= icmp_ln270_2_fu_1072_p2;
                icmp_ln270_2_reg_1902_pp0_iter64_reg <= icmp_ln270_2_reg_1902;
                icmp_ln270_2_reg_1902_pp0_iter65_reg <= icmp_ln270_2_reg_1902_pp0_iter64_reg;
                icmp_ln270_2_reg_1902_pp0_iter66_reg <= icmp_ln270_2_reg_1902_pp0_iter65_reg;
                icmp_ln270_3_reg_1907 <= icmp_ln270_3_fu_1078_p2;
                icmp_ln270_3_reg_1907_pp0_iter64_reg <= icmp_ln270_3_reg_1907;
                icmp_ln270_3_reg_1907_pp0_iter65_reg <= icmp_ln270_3_reg_1907_pp0_iter64_reg;
                icmp_ln270_3_reg_1907_pp0_iter66_reg <= icmp_ln270_3_reg_1907_pp0_iter65_reg;
                icmp_ln270_4_reg_1931 <= icmp_ln270_4_fu_1135_p2;
                icmp_ln270_4_reg_1931_pp0_iter66_reg <= icmp_ln270_4_reg_1931;
                icmp_ln270_4_reg_1931_pp0_iter67_reg <= icmp_ln270_4_reg_1931_pp0_iter66_reg;
                icmp_ln270_4_reg_1931_pp0_iter68_reg <= icmp_ln270_4_reg_1931_pp0_iter67_reg;
                icmp_ln270_5_reg_1936 <= icmp_ln270_5_fu_1141_p2;
                icmp_ln270_5_reg_1936_pp0_iter66_reg <= icmp_ln270_5_reg_1936;
                icmp_ln270_5_reg_1936_pp0_iter67_reg <= icmp_ln270_5_reg_1936_pp0_iter66_reg;
                icmp_ln270_5_reg_1936_pp0_iter68_reg <= icmp_ln270_5_reg_1936_pp0_iter67_reg;
                icmp_ln270_6_reg_1967 <= icmp_ln270_6_fu_1246_p2;
                icmp_ln270_6_reg_1967_pp0_iter68_reg <= icmp_ln270_6_reg_1967;
                icmp_ln270_6_reg_1967_pp0_iter69_reg <= icmp_ln270_6_reg_1967_pp0_iter68_reg;
                icmp_ln270_6_reg_1967_pp0_iter70_reg <= icmp_ln270_6_reg_1967_pp0_iter69_reg;
                icmp_ln270_7_reg_1972 <= icmp_ln270_7_fu_1252_p2;
                icmp_ln270_7_reg_1972_pp0_iter68_reg <= icmp_ln270_7_reg_1972;
                icmp_ln270_7_reg_1972_pp0_iter69_reg <= icmp_ln270_7_reg_1972_pp0_iter68_reg;
                icmp_ln270_7_reg_1972_pp0_iter70_reg <= icmp_ln270_7_reg_1972_pp0_iter69_reg;
                icmp_ln270_reg_1880 <= icmp_ln270_fu_1026_p2;
                icmp_ln270_reg_1880_pp0_iter62_reg <= icmp_ln270_reg_1880;
                icmp_ln270_reg_1880_pp0_iter63_reg <= icmp_ln270_reg_1880_pp0_iter62_reg;
                icmp_ln270_reg_1880_pp0_iter64_reg <= icmp_ln270_reg_1880_pp0_iter63_reg;
                icmp_ln271_10_reg_2013 <= icmp_ln271_10_fu_1502_p2;
                icmp_ln271_11_reg_2018 <= icmp_ln271_11_fu_1508_p2;
                icmp_ln271_12_reg_2023 <= icmp_ln271_12_fu_1514_p2;
                icmp_ln271_13_reg_2028 <= icmp_ln271_13_fu_1520_p2;
                icmp_ln281_reg_1740_pp0_iter10_reg <= icmp_ln281_reg_1740_pp0_iter9_reg;
                icmp_ln281_reg_1740_pp0_iter11_reg <= icmp_ln281_reg_1740_pp0_iter10_reg;
                icmp_ln281_reg_1740_pp0_iter12_reg <= icmp_ln281_reg_1740_pp0_iter11_reg;
                icmp_ln281_reg_1740_pp0_iter13_reg <= icmp_ln281_reg_1740_pp0_iter12_reg;
                icmp_ln281_reg_1740_pp0_iter14_reg <= icmp_ln281_reg_1740_pp0_iter13_reg;
                icmp_ln281_reg_1740_pp0_iter15_reg <= icmp_ln281_reg_1740_pp0_iter14_reg;
                icmp_ln281_reg_1740_pp0_iter16_reg <= icmp_ln281_reg_1740_pp0_iter15_reg;
                icmp_ln281_reg_1740_pp0_iter17_reg <= icmp_ln281_reg_1740_pp0_iter16_reg;
                icmp_ln281_reg_1740_pp0_iter18_reg <= icmp_ln281_reg_1740_pp0_iter17_reg;
                icmp_ln281_reg_1740_pp0_iter19_reg <= icmp_ln281_reg_1740_pp0_iter18_reg;
                icmp_ln281_reg_1740_pp0_iter20_reg <= icmp_ln281_reg_1740_pp0_iter19_reg;
                icmp_ln281_reg_1740_pp0_iter21_reg <= icmp_ln281_reg_1740_pp0_iter20_reg;
                icmp_ln281_reg_1740_pp0_iter22_reg <= icmp_ln281_reg_1740_pp0_iter21_reg;
                icmp_ln281_reg_1740_pp0_iter23_reg <= icmp_ln281_reg_1740_pp0_iter22_reg;
                icmp_ln281_reg_1740_pp0_iter24_reg <= icmp_ln281_reg_1740_pp0_iter23_reg;
                icmp_ln281_reg_1740_pp0_iter25_reg <= icmp_ln281_reg_1740_pp0_iter24_reg;
                icmp_ln281_reg_1740_pp0_iter26_reg <= icmp_ln281_reg_1740_pp0_iter25_reg;
                icmp_ln281_reg_1740_pp0_iter27_reg <= icmp_ln281_reg_1740_pp0_iter26_reg;
                icmp_ln281_reg_1740_pp0_iter28_reg <= icmp_ln281_reg_1740_pp0_iter27_reg;
                icmp_ln281_reg_1740_pp0_iter29_reg <= icmp_ln281_reg_1740_pp0_iter28_reg;
                icmp_ln281_reg_1740_pp0_iter2_reg <= icmp_ln281_reg_1740_pp0_iter1_reg;
                icmp_ln281_reg_1740_pp0_iter30_reg <= icmp_ln281_reg_1740_pp0_iter29_reg;
                icmp_ln281_reg_1740_pp0_iter31_reg <= icmp_ln281_reg_1740_pp0_iter30_reg;
                icmp_ln281_reg_1740_pp0_iter32_reg <= icmp_ln281_reg_1740_pp0_iter31_reg;
                icmp_ln281_reg_1740_pp0_iter33_reg <= icmp_ln281_reg_1740_pp0_iter32_reg;
                icmp_ln281_reg_1740_pp0_iter34_reg <= icmp_ln281_reg_1740_pp0_iter33_reg;
                icmp_ln281_reg_1740_pp0_iter35_reg <= icmp_ln281_reg_1740_pp0_iter34_reg;
                icmp_ln281_reg_1740_pp0_iter36_reg <= icmp_ln281_reg_1740_pp0_iter35_reg;
                icmp_ln281_reg_1740_pp0_iter37_reg <= icmp_ln281_reg_1740_pp0_iter36_reg;
                icmp_ln281_reg_1740_pp0_iter38_reg <= icmp_ln281_reg_1740_pp0_iter37_reg;
                icmp_ln281_reg_1740_pp0_iter39_reg <= icmp_ln281_reg_1740_pp0_iter38_reg;
                icmp_ln281_reg_1740_pp0_iter3_reg <= icmp_ln281_reg_1740_pp0_iter2_reg;
                icmp_ln281_reg_1740_pp0_iter40_reg <= icmp_ln281_reg_1740_pp0_iter39_reg;
                icmp_ln281_reg_1740_pp0_iter41_reg <= icmp_ln281_reg_1740_pp0_iter40_reg;
                icmp_ln281_reg_1740_pp0_iter42_reg <= icmp_ln281_reg_1740_pp0_iter41_reg;
                icmp_ln281_reg_1740_pp0_iter43_reg <= icmp_ln281_reg_1740_pp0_iter42_reg;
                icmp_ln281_reg_1740_pp0_iter44_reg <= icmp_ln281_reg_1740_pp0_iter43_reg;
                icmp_ln281_reg_1740_pp0_iter45_reg <= icmp_ln281_reg_1740_pp0_iter44_reg;
                icmp_ln281_reg_1740_pp0_iter46_reg <= icmp_ln281_reg_1740_pp0_iter45_reg;
                icmp_ln281_reg_1740_pp0_iter47_reg <= icmp_ln281_reg_1740_pp0_iter46_reg;
                icmp_ln281_reg_1740_pp0_iter48_reg <= icmp_ln281_reg_1740_pp0_iter47_reg;
                icmp_ln281_reg_1740_pp0_iter49_reg <= icmp_ln281_reg_1740_pp0_iter48_reg;
                icmp_ln281_reg_1740_pp0_iter4_reg <= icmp_ln281_reg_1740_pp0_iter3_reg;
                icmp_ln281_reg_1740_pp0_iter50_reg <= icmp_ln281_reg_1740_pp0_iter49_reg;
                icmp_ln281_reg_1740_pp0_iter51_reg <= icmp_ln281_reg_1740_pp0_iter50_reg;
                icmp_ln281_reg_1740_pp0_iter52_reg <= icmp_ln281_reg_1740_pp0_iter51_reg;
                icmp_ln281_reg_1740_pp0_iter53_reg <= icmp_ln281_reg_1740_pp0_iter52_reg;
                icmp_ln281_reg_1740_pp0_iter54_reg <= icmp_ln281_reg_1740_pp0_iter53_reg;
                icmp_ln281_reg_1740_pp0_iter55_reg <= icmp_ln281_reg_1740_pp0_iter54_reg;
                icmp_ln281_reg_1740_pp0_iter56_reg <= icmp_ln281_reg_1740_pp0_iter55_reg;
                icmp_ln281_reg_1740_pp0_iter57_reg <= icmp_ln281_reg_1740_pp0_iter56_reg;
                icmp_ln281_reg_1740_pp0_iter58_reg <= icmp_ln281_reg_1740_pp0_iter57_reg;
                icmp_ln281_reg_1740_pp0_iter59_reg <= icmp_ln281_reg_1740_pp0_iter58_reg;
                icmp_ln281_reg_1740_pp0_iter5_reg <= icmp_ln281_reg_1740_pp0_iter4_reg;
                icmp_ln281_reg_1740_pp0_iter60_reg <= icmp_ln281_reg_1740_pp0_iter59_reg;
                icmp_ln281_reg_1740_pp0_iter61_reg <= icmp_ln281_reg_1740_pp0_iter60_reg;
                icmp_ln281_reg_1740_pp0_iter62_reg <= icmp_ln281_reg_1740_pp0_iter61_reg;
                icmp_ln281_reg_1740_pp0_iter63_reg <= icmp_ln281_reg_1740_pp0_iter62_reg;
                icmp_ln281_reg_1740_pp0_iter64_reg <= icmp_ln281_reg_1740_pp0_iter63_reg;
                icmp_ln281_reg_1740_pp0_iter65_reg <= icmp_ln281_reg_1740_pp0_iter64_reg;
                icmp_ln281_reg_1740_pp0_iter66_reg <= icmp_ln281_reg_1740_pp0_iter65_reg;
                icmp_ln281_reg_1740_pp0_iter67_reg <= icmp_ln281_reg_1740_pp0_iter66_reg;
                icmp_ln281_reg_1740_pp0_iter68_reg <= icmp_ln281_reg_1740_pp0_iter67_reg;
                icmp_ln281_reg_1740_pp0_iter69_reg <= icmp_ln281_reg_1740_pp0_iter68_reg;
                icmp_ln281_reg_1740_pp0_iter6_reg <= icmp_ln281_reg_1740_pp0_iter5_reg;
                icmp_ln281_reg_1740_pp0_iter70_reg <= icmp_ln281_reg_1740_pp0_iter69_reg;
                icmp_ln281_reg_1740_pp0_iter71_reg <= icmp_ln281_reg_1740_pp0_iter70_reg;
                icmp_ln281_reg_1740_pp0_iter72_reg <= icmp_ln281_reg_1740_pp0_iter71_reg;
                icmp_ln281_reg_1740_pp0_iter73_reg <= icmp_ln281_reg_1740_pp0_iter72_reg;
                icmp_ln281_reg_1740_pp0_iter74_reg <= icmp_ln281_reg_1740_pp0_iter73_reg;
                icmp_ln281_reg_1740_pp0_iter7_reg <= icmp_ln281_reg_1740_pp0_iter6_reg;
                icmp_ln281_reg_1740_pp0_iter8_reg <= icmp_ln281_reg_1740_pp0_iter7_reg;
                icmp_ln281_reg_1740_pp0_iter9_reg <= icmp_ln281_reg_1740_pp0_iter8_reg;
                icmp_ln988_1_reg_1815 <= icmp_ln988_1_fu_600_p2;
                icmp_ln988_reg_1780 <= icmp_ln988_fu_432_p2;
                    k_cast222_reg_1720_pp0_iter10_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter9_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter11_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter10_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter12_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter11_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter13_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter12_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter14_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter13_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter15_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter14_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter16_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter15_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter17_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter16_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter18_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter17_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter19_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter18_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter20_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter19_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter21_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter20_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter22_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter21_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter23_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter22_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter24_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter23_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter25_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter24_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter26_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter25_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter27_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter26_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter28_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter27_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter29_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter28_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter2_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter1_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter30_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter29_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter31_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter30_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter32_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter31_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter33_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter32_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter34_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter33_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter35_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter34_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter36_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter35_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter37_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter36_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter38_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter37_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter39_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter38_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter3_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter2_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter40_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter39_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter41_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter40_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter42_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter41_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter43_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter42_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter44_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter43_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter45_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter44_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter46_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter45_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter47_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter46_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter48_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter47_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter49_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter48_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter4_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter3_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter50_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter49_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter51_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter50_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter52_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter51_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter53_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter52_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter54_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter53_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter55_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter54_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter56_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter55_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter57_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter56_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter58_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter57_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter59_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter58_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter5_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter4_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter60_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter59_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter61_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter60_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter62_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter61_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter63_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter62_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter64_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter63_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter65_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter64_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter66_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter65_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter67_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter66_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter68_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter67_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter69_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter68_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter6_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter5_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter70_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter69_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter71_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter70_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter72_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter71_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter73_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter72_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter74_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter73_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter7_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter6_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter8_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter7_reg(9 downto 0);
                    k_cast222_reg_1720_pp0_iter9_reg(9 downto 0) <= k_cast222_reg_1720_pp0_iter8_reg(9 downto 0);
                p_Result_73_reg_1752_pp0_iter2_reg <= p_Result_73_reg_1752;
                p_Result_76_reg_1769_pp0_iter2_reg <= p_Result_76_reg_1769;
                rx_phase_rad_reg_1860 <= grp_atan2_cordic_float_s_fu_678_p_dout0;
                rx_phase_rad_reg_1860_pp0_iter56_reg <= rx_phase_rad_reg_1860;
                rx_phase_rad_reg_1860_pp0_iter57_reg <= rx_phase_rad_reg_1860_pp0_iter56_reg;
                rx_phase_rad_reg_1860_pp0_iter58_reg <= rx_phase_rad_reg_1860_pp0_iter57_reg;
                rx_phase_rad_reg_1860_pp0_iter59_reg <= rx_phase_rad_reg_1860_pp0_iter58_reg;
                rx_phase_rad_reg_1860_pp0_iter60_reg <= rx_phase_rad_reg_1860_pp0_iter59_reg;
                rx_phase_rad_reg_1860_pp0_iter61_reg <= rx_phase_rad_reg_1860_pp0_iter60_reg;
                select_ln270_1_reg_1953 <= select_ln270_1_fu_1205_p3;
                select_ln270_1_reg_1953_pp0_iter68_reg <= select_ln270_1_reg_1953;
                select_ln270_2_reg_1989 <= select_ln270_2_fu_1356_p3;
                select_ln270_2_reg_1989_pp0_iter70_reg <= select_ln270_2_reg_1989;
                select_ln270_3_reg_2007 <= select_ln270_3_fu_1461_p3;
                select_ln270_reg_1917 <= select_ln270_fu_1094_p3;
                select_ln270_reg_1917_pp0_iter66_reg <= select_ln270_reg_1917;
                select_ln271_1_reg_1982 <= select_ln271_1_fu_1340_p3;
                select_ln271_1_reg_1982_pp0_iter70_reg <= select_ln271_1_reg_1982;
                select_ln271_2_reg_2001 <= select_ln271_2_fu_1445_p3;
                select_ln271_4_reg_2033 <= select_ln271_4_fu_1562_p3;
                select_ln271_reg_1946 <= select_ln271_fu_1188_p3;
                select_ln271_reg_1946_pp0_iter68_reg <= select_ln271_reg_1946;
                select_ln988_1_reg_1855 <= select_ln988_1_fu_985_p3;
                select_ln988_reg_1850 <= select_ln988_fu_873_p3;
                sub_ln1012_1_reg_1835 <= sub_ln1012_1_fu_752_p2;
                sub_ln1012_reg_1800 <= sub_ln1012_fu_584_p2;
                tmp_V_4_reg_1785 <= tmp_V_4_fu_437_p3;
                tmp_V_5_reg_1820 <= tmp_V_5_fu_605_p3;
                trunc_ln996_1_reg_1845 <= trunc_ln996_1_fu_764_p1;
                trunc_ln996_reg_1810 <= trunc_ln996_fu_596_p1;
                x_assign_4_1_reg_1890 <= grp_fu_280_p2;
                x_assign_4_2_reg_1912 <= grp_fu_285_p2;
                x_assign_4_3_reg_1941 <= grp_fu_295_p2;
                x_assign_4_reg_1868 <= grp_fu_3094_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln262_reg_1716 <= icmp_ln262_fu_365_p2;
                icmp_ln262_reg_1716_pp0_iter1_reg <= icmp_ln262_reg_1716;
                icmp_ln281_reg_1740_pp0_iter1_reg <= icmp_ln281_reg_1740;
                    k_cast222_reg_1720_pp0_iter1_reg(9 downto 0) <= k_cast222_reg_1720(9 downto 0);
                p_Result_73_reg_1752 <= rx_syms_q_V_q0(17 downto 17);
                p_Result_76_reg_1769 <= rx_syms_i_V_q0(17 downto 17);
                p_Val2_125_reg_1763 <= rx_syms_i_V_q0;
                p_Val2_s_reg_1746 <= rx_syms_q_V_q0;
                tmp_V_2_reg_1775 <= tmp_V_2_fu_426_p2;
                tmp_V_reg_1758 <= tmp_V_fu_412_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln262_fu_365_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln281_reg_1740 <= icmp_ln281_fu_393_p2;
                    k_cast222_reg_1720(9 downto 0) <= k_cast222_fu_377_p1(9 downto 0);
            end if;
        end if;
    end process;
    k_cast222_reg_1720(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter1_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter2_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter3_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter4_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter5_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter6_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter7_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter8_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter9_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter10_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter11_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter12_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter13_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter14_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter15_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter16_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter17_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter18_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter19_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter20_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter21_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter22_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter23_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter24_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter25_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter26_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter27_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter28_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter29_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter30_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter31_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter32_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter33_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter34_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter35_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter36_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter37_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter38_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter39_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter40_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter41_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter42_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter43_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter44_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter45_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter46_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter47_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter48_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter49_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter50_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter51_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter52_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter53_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter54_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter55_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter56_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter57_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter58_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter59_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter60_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter61_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter62_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter63_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter64_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter65_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter66_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter67_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter68_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter69_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter70_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter71_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter72_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter73_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    k_cast222_reg_1720_pp0_iter74_reg(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    bitcast_ln354_reg_1873(31) <= '0';
    bitcast_ln354_reg_1873_pp0_iter62_reg(31) <= '0';
    bitcast_ln354_reg_1873_pp0_iter63_reg(31) <= '0';
    bitcast_ln354_reg_1873_pp0_iter64_reg(31) <= '0';
    bitcast_ln354_1_reg_1895(31) <= '0';
    bitcast_ln354_1_reg_1895_pp0_iter64_reg(31) <= '0';
    bitcast_ln354_1_reg_1895_pp0_iter65_reg(31) <= '0';
    bitcast_ln354_1_reg_1895_pp0_iter66_reg(31) <= '0';
    bitcast_ln354_2_reg_1924(31) <= '0';
    bitcast_ln354_2_reg_1924_pp0_iter66_reg(31) <= '0';
    bitcast_ln354_2_reg_1924_pp0_iter67_reg(31) <= '0';
    bitcast_ln354_2_reg_1924_pp0_iter68_reg(31) <= '0';
    bitcast_ln354_3_reg_1960(31) <= '0';
    bitcast_ln354_3_reg_1960_pp0_iter68_reg(31) <= '0';
    bitcast_ln354_3_reg_1960_pp0_iter69_reg(31) <= '0';
    bitcast_ln354_3_reg_1960_pp0_iter70_reg(31) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    LD_1_fu_977_p1 <= p_Result_78_fu_965_p5(32 - 1 downto 0);
    LD_fu_865_p1 <= p_Result_75_fu_853_p5(32 - 1 downto 0);
    a_1_fu_734_p2 <= (p_Result_70_fu_726_p3 or and_ln999_1_fu_714_p2);
    a_fu_566_p2 <= (p_Result_60_fu_558_p3 or and_ln999_fu_546_p2);
    add_ln1002_1_fu_720_p2 <= std_logic_vector(unsigned(trunc_ln997_1_fu_642_p1) + unsigned(ap_const_lv18_3FFE8));
    add_ln1002_fu_552_p2 <= std_logic_vector(unsigned(trunc_ln997_fu_474_p1) + unsigned(ap_const_lv18_3FFE8));
    add_ln1011_1_fu_746_p2 <= std_logic_vector(unsigned(sub_ln997_1_fu_636_p2) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln1011_fu_578_p2 <= std_logic_vector(unsigned(sub_ln997_fu_468_p2) + unsigned(ap_const_lv32_FFFFFFE7));
    add_ln1017_1_fu_952_p2 <= std_logic_vector(unsigned(sub_ln1017_1_fu_947_p2) + unsigned(select_ln996_1_fu_939_p3));
    add_ln1017_fu_840_p2 <= std_logic_vector(unsigned(sub_ln1017_fu_835_p2) + unsigned(select_ln996_fu_827_p3));
    add_ln262_fu_371_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k_1) + unsigned(ap_const_lv10_1));
    and_ln1002_1_fu_758_p2 <= (xor_ln1002_1_fu_708_p2 and a_1_fu_734_p2);
    and_ln1002_fu_590_p2 <= (xor_ln1002_fu_540_p2 and a_fu_566_p2);
    and_ln270_1_fu_1199_p2 <= (or_ln270_1_fu_1195_p2 and grp_fu_325_p2);
    and_ln270_2_fu_1350_p2 <= (or_ln270_2_fu_1346_p2 and grp_fu_334_p2);
    and_ln270_3_fu_1455_p2 <= (or_ln270_3_fu_1451_p2 and grp_fu_343_p2);
    and_ln270_fu_1088_p2 <= (or_ln270_fu_1084_p2 and grp_fu_315_p2);
    and_ln271_1_fu_1328_p2 <= (or_ln271_3_fu_1322_p2 and or_ln271_2_fu_1304_p2);
    and_ln271_2_fu_1334_p2 <= (grp_fu_330_p2 and and_ln271_1_fu_1328_p2);
    and_ln271_3_fu_1433_p2 <= (or_ln271_5_fu_1427_p2 and or_ln271_4_fu_1409_p2);
    and_ln271_4_fu_1439_p2 <= (grp_fu_339_p2 and and_ln271_3_fu_1433_p2);
    and_ln271_5_fu_1537_p2 <= (or_ln271_7_fu_1533_p2 and or_ln271_6_fu_1529_p2);
    and_ln271_6_fu_1543_p2 <= (grp_fu_348_p2 and and_ln271_5_fu_1537_p2);
    and_ln271_fu_1182_p2 <= (or_ln271_1_fu_1176_p2 and grp_fu_320_p2);
    and_ln290_1_fu_1678_p2 <= (icmp_ln290_fu_1654_p2 and and_ln290_fu_1673_p2);
    and_ln290_fu_1673_p2 <= (icmp_ln289_fu_1648_p2 and icmp_ln281_reg_1740_pp0_iter74_reg);
    and_ln999_1_fu_714_p2 <= (icmp_ln999_1_fu_662_p2 and icmp_ln1000_1_fu_694_p2);
    and_ln999_fu_546_p2 <= (icmp_ln999_fu_494_p2 and icmp_ln1000_fu_526_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage0_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage0_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage0_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage0_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage0_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage0_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage0_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage0_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage0_iter68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage0_iter69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage0_iter70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage0_iter71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage0_iter72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp0_stage0_iter73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp0_stage0_iter74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp0_stage0_iter75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln262_fu_365_p2)
    begin
        if (((icmp_ln262_fu_365_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter74_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter74_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter64, ap_enable_reg_pp0_iter65, ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_enable_reg_pp0_iter69, ap_enable_reg_pp0_iter70, ap_enable_reg_pp0_iter71, ap_enable_reg_pp0_iter72, ap_enable_reg_pp0_iter73, ap_enable_reg_pp0_iter74, ap_enable_reg_pp0_iter75)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter75 = ap_const_logic_0) and (ap_enable_reg_pp0_iter74 = ap_const_logic_0) and (ap_enable_reg_pp0_iter73 = ap_const_logic_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter70 = ap_const_logic_0) and (ap_enable_reg_pp0_iter69 = ap_const_logic_0) and (ap_enable_reg_pp0_iter68 = ap_const_logic_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0) and (ap_enable_reg_pp0_iter66 = ap_const_logic_0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_0) and (ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter63 = ap_const_logic_0) and (ap_enable_reg_pp0_iter62 = ap_const_logic_0) and (ap_enable_reg_pp0_iter61 = ap_const_logic_0) and (ap_enable_reg_pp0_iter60 = ap_const_logic_0) and (ap_enable_reg_pp0_iter59 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, k_fu_154)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_k_1 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_k_1 <= k_fu_154;
        end if; 
    end process;

    bitcast_ln271_1_fu_1258_p1 <= select_ln270_1_reg_1953_pp0_iter68_reg;
    bitcast_ln271_2_fu_1275_p1 <= select_ln271_reg_1946_pp0_iter68_reg;
    bitcast_ln271_3_fu_1363_p1 <= select_ln270_2_reg_1989_pp0_iter70_reg;
    bitcast_ln271_4_fu_1380_p1 <= select_ln271_1_reg_1982_pp0_iter70_reg;
    bitcast_ln271_5_fu_1468_p1 <= select_ln270_3_reg_2007;
    bitcast_ln271_6_fu_1485_p1 <= select_ln271_2_reg_2001;
    bitcast_ln271_fu_1147_p1 <= select_ln270_reg_1917_pp0_iter66_reg;
    bitcast_ln315_1_fu_1038_p1 <= x_assign_4_1_reg_1890;
    bitcast_ln315_2_fu_1101_p1 <= x_assign_4_2_reg_1912;
    bitcast_ln315_3_fu_1212_p1 <= x_assign_4_3_reg_1941;
    bitcast_ln315_fu_992_p1 <= x_assign_4_reg_1868;
    bitcast_ln354_1_fu_1057_p1 <= p_Result_393_1_fu_1049_p3;
    bitcast_ln354_2_fu_1120_p1 <= p_Result_393_2_fu_1112_p3;
    bitcast_ln354_3_fu_1231_p1 <= p_Result_393_3_fu_1223_p3;
    bitcast_ln354_fu_1011_p1 <= p_Result_s_100_fu_1003_p3;
    bitcast_ln756_1_fu_981_p1 <= LD_1_fu_977_p1;
    bitcast_ln756_fu_869_p1 <= LD_fu_865_p1;
    decoded_bits_0_address0 <= k_cast222_reg_1720_pp0_iter74_reg(9 - 1 downto 0);

    decoded_bits_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter75, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter75 = ap_const_logic_1))) then 
            decoded_bits_0_ce0 <= ap_const_logic_1;
        else 
            decoded_bits_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decoded_bits_0_d0 <= g_bits_table_str_0_q1;

    decoded_bits_0_we0_assign_proc : process(ap_enable_reg_pp0_iter75, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter75 = ap_const_logic_1))) then 
            decoded_bits_0_we0 <= ap_const_logic_1;
        else 
            decoded_bits_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    decoded_bits_1_address0 <= k_cast222_reg_1720_pp0_iter74_reg(9 - 1 downto 0);

    decoded_bits_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter75, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter75 = ap_const_logic_1))) then 
            decoded_bits_1_ce0 <= ap_const_logic_1;
        else 
            decoded_bits_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    decoded_bits_1_d0 <= g_bits_table_str_1_q1;

    decoded_bits_1_we0_assign_proc : process(ap_enable_reg_pp0_iter75, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter75 = ap_const_logic_1))) then 
            decoded_bits_1_we0 <= ap_const_logic_1;
        else 
            decoded_bits_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g_bits_table_str_0_address0 <= zext_ln289_fu_1639_p1(2 - 1 downto 0);
    g_bits_table_str_0_address1 <= zext_ln277_fu_1570_p1(2 - 1 downto 0);

    g_bits_table_str_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter74, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter74 = ap_const_logic_1))) then 
            g_bits_table_str_0_ce0 <= ap_const_logic_1;
        else 
            g_bits_table_str_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_bits_table_str_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter74, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter74 = ap_const_logic_1))) then 
            g_bits_table_str_0_ce1 <= ap_const_logic_1;
        else 
            g_bits_table_str_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g_bits_table_str_1_address0 <= zext_ln289_fu_1639_p1(2 - 1 downto 0);
    g_bits_table_str_1_address1 <= zext_ln277_fu_1570_p1(2 - 1 downto 0);

    g_bits_table_str_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter74, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter74 = ap_const_logic_1))) then 
            g_bits_table_str_1_ce0 <= ap_const_logic_1;
        else 
            g_bits_table_str_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_bits_table_str_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter74, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter74 = ap_const_logic_1))) then 
            g_bits_table_str_1_ce1 <= ap_const_logic_1;
        else 
            g_bits_table_str_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_atan2_cordic_float_s_fu_678_p_din1 <= select_ln988_reg_1850;
    grp_atan2_cordic_float_s_fu_678_p_din2 <= select_ln988_1_reg_1855;
    grp_fu_290_p1 <= p_Result_s_100_fu_1003_p3;
    grp_fu_300_p1 <= p_Result_393_1_fu_1049_p3;
    grp_fu_305_p1 <= p_Result_393_2_fu_1112_p3;
    grp_fu_3094_p_ce <= ap_const_logic_1;
    grp_fu_3094_p_din0 <= rx_phase_rad_reg_1860;
    grp_fu_3094_p_din1 <= ap_const_lv32_BF490F00;
    grp_fu_3094_p_opcode <= ap_const_lv2_0;
    grp_fu_310_p1 <= p_Result_393_3_fu_1223_p3;
    icmp_ln1000_1_fu_694_p2 <= "0" when (p_Result_68_fu_688_p2 = ap_const_lv18_0) else "1";
    icmp_ln1000_fu_526_p2 <= "0" when (p_Result_59_fu_520_p2 = ap_const_lv18_0) else "1";
    icmp_ln1011_1_fu_740_p2 <= "1" when (signed(lsb_index_1_fu_646_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln1011_fu_572_p2 <= "1" when (signed(lsb_index_fu_478_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln262_fu_365_p2 <= "1" when (ap_sig_allocacmp_k_1 = ap_const_lv10_200) else "0";
    icmp_ln270_1_fu_1032_p2 <= "1" when (trunc_ln270_fu_999_p1 = ap_const_lv23_0) else "0";
    icmp_ln270_2_fu_1072_p2 <= "0" when (tmp_s_fu_1062_p4 = ap_const_lv8_FF) else "1";
    icmp_ln270_3_fu_1078_p2 <= "1" when (trunc_ln270_1_fu_1045_p1 = ap_const_lv23_0) else "0";
    icmp_ln270_4_fu_1135_p2 <= "0" when (tmp_18_fu_1125_p4 = ap_const_lv8_FF) else "1";
    icmp_ln270_5_fu_1141_p2 <= "1" when (trunc_ln270_2_fu_1108_p1 = ap_const_lv23_0) else "0";
    icmp_ln270_6_fu_1246_p2 <= "0" when (tmp_23_fu_1236_p4 = ap_const_lv8_FF) else "1";
    icmp_ln270_7_fu_1252_p2 <= "1" when (trunc_ln270_3_fu_1219_p1 = ap_const_lv23_0) else "0";
    icmp_ln270_fu_1026_p2 <= "0" when (tmp_4_fu_1016_p4 = ap_const_lv8_FF) else "1";
    icmp_ln271_10_fu_1502_p2 <= "0" when (tmp_25_fu_1471_p4 = ap_const_lv8_FF) else "1";
    icmp_ln271_11_fu_1508_p2 <= "1" when (trunc_ln271_5_fu_1481_p1 = ap_const_lv23_0) else "0";
    icmp_ln271_12_fu_1514_p2 <= "0" when (tmp_26_fu_1488_p4 = ap_const_lv8_FF) else "1";
    icmp_ln271_13_fu_1520_p2 <= "1" when (trunc_ln271_6_fu_1498_p1 = ap_const_lv23_0) else "0";
    icmp_ln271_1_fu_1170_p2 <= "1" when (trunc_ln271_fu_1160_p1 = ap_const_lv23_0) else "0";
    icmp_ln271_2_fu_1292_p2 <= "0" when (tmp_15_fu_1261_p4 = ap_const_lv8_FF) else "1";
    icmp_ln271_3_fu_1298_p2 <= "1" when (trunc_ln271_1_fu_1271_p1 = ap_const_lv23_0) else "0";
    icmp_ln271_4_fu_1310_p2 <= "0" when (tmp_16_fu_1278_p4 = ap_const_lv8_FF) else "1";
    icmp_ln271_5_fu_1316_p2 <= "1" when (trunc_ln271_2_fu_1288_p1 = ap_const_lv23_0) else "0";
    icmp_ln271_6_fu_1397_p2 <= "0" when (tmp_20_fu_1366_p4 = ap_const_lv8_FF) else "1";
    icmp_ln271_7_fu_1403_p2 <= "1" when (trunc_ln271_3_fu_1376_p1 = ap_const_lv23_0) else "0";
    icmp_ln271_8_fu_1415_p2 <= "0" when (tmp_21_fu_1383_p4 = ap_const_lv8_FF) else "1";
    icmp_ln271_9_fu_1421_p2 <= "1" when (trunc_ln271_4_fu_1393_p1 = ap_const_lv23_0) else "0";
    icmp_ln271_fu_1164_p2 <= "0" when (tmp_11_fu_1150_p4 = ap_const_lv8_FF) else "1";
    icmp_ln281_fu_393_p2 <= "1" when (tmp_56_fu_383_p4 = ap_const_lv4_0) else "0";
    icmp_ln289_fu_1648_p2 <= "1" when (g_bits_table_str_0_q1 = g_bits_table_str_0_q0) else "0";
    icmp_ln290_fu_1654_p2 <= "1" when (g_bits_table_str_1_q1 = g_bits_table_str_1_q0) else "0";
    icmp_ln988_1_fu_600_p2 <= "1" when (p_Val2_125_reg_1763 = ap_const_lv18_0) else "0";
    icmp_ln988_fu_432_p2 <= "1" when (p_Val2_s_reg_1746 = ap_const_lv18_0) else "0";
    icmp_ln999_1_fu_662_p2 <= "1" when (signed(tmp_53_fu_652_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln999_fu_494_p2 <= "1" when (signed(tmp_fu_484_p4) > signed(ap_const_lv31_0)) else "0";
    ideal_idx_1_fu_1631_p3 <= 
        select_ln287_fu_1614_p3 when (trunc_ln287_1_fu_1627_p1(0) = '1') else 
        ideal_idx_fu_1597_p3;
    ideal_idx_fu_1597_p3 <= 
        zext_ln285_fu_1584_p1 when (trunc_ln285_1_fu_1593_p1(0) = '1') else 
        ap_const_lv2_3;
    k_cast222_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_k_1),64));
    
    l_1_fu_628_p3_proc : process(p_Result_77_fu_620_p3)
    begin
        l_1_fu_628_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_77_fu_620_p3(i) = '1' then
                l_1_fu_628_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    
    l_fu_460_p3_proc : process(p_Result_74_fu_452_p3)
    begin
        l_fu_460_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 0 to 32 - 1 loop
            if p_Result_74_fu_452_p3(i) = '1' then
                l_fu_460_p3 <= std_logic_vector(to_unsigned(i,32));
                exit;
            end if;
        end loop;
    end process;

    lsb_index_1_fu_646_p2 <= std_logic_vector(unsigned(sub_ln997_1_fu_636_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lsb_index_fu_478_p2 <= std_logic_vector(unsigned(sub_ln997_fu_468_p2) + unsigned(ap_const_lv32_FFFFFFE8));
    lshr_ln1000_1_fu_682_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv18_3FFFF),to_integer(unsigned('0' & zext_ln1000_1_fu_678_p1(18-1 downto 0)))));
    lshr_ln1000_fu_514_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv18_3FFFF),to_integer(unsigned('0' & zext_ln1000_fu_510_p1(18-1 downto 0)))));
    lshr_ln1011_1_fu_886_p2 <= std_logic_vector(shift_right(unsigned(zext_ln1010_1_fu_880_p1),to_integer(unsigned('0' & zext_ln1011_1_fu_883_p1(31-1 downto 0)))));
    lshr_ln1011_fu_774_p2 <= std_logic_vector(shift_right(unsigned(zext_ln1010_fu_768_p1),to_integer(unsigned('0' & zext_ln1011_fu_771_p1(31-1 downto 0)))));
    lshr_ln285_1_fu_1588_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_E0CD7974D1614CF9),to_integer(unsigned('0' & k_cast222_reg_1720_pp0_iter73_reg(31-1 downto 0)))));
    lshr_ln285_fu_1575_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_80041924C06140D8),to_integer(unsigned('0' & k_cast222_reg_1720_pp0_iter73_reg(31-1 downto 0)))));
    lshr_ln287_1_fu_1622_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_1F32868B2E9EB306),to_integer(unsigned('0' & k_cast222_reg_1720_pp0_iter73_reg(31-1 downto 0)))));
    lshr_ln287_fu_1605_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv64_1B02860224982000),to_integer(unsigned('0' & k_cast222_reg_1720_pp0_iter73_reg(31-1 downto 0)))));
    m_10_fu_917_p4 <= m_8_fu_911_p2(63 downto 1);
    m_3_fu_789_p3 <= 
        lshr_ln1011_fu_774_p2 when (icmp_ln1011_reg_1790(0) = '1') else 
        shl_ln1012_fu_783_p2;
    m_4_fu_799_p2 <= std_logic_vector(unsigned(m_3_fu_789_p3) + unsigned(zext_ln1014_fu_796_p1));
    m_7_fu_901_p3 <= 
        lshr_ln1011_1_fu_886_p2 when (icmp_ln1011_1_reg_1825(0) = '1') else 
        shl_ln1012_1_fu_895_p2;
    m_8_fu_911_p2 <= std_logic_vector(unsigned(m_7_fu_901_p3) + unsigned(zext_ln1014_1_fu_908_p1));
    m_fu_805_p4 <= m_4_fu_799_p2(63 downto 1);
    or_ln270_1_fu_1195_p2 <= (icmp_ln270_3_reg_1907_pp0_iter66_reg or icmp_ln270_2_reg_1902_pp0_iter66_reg);
    or_ln270_2_fu_1346_p2 <= (icmp_ln270_5_reg_1936_pp0_iter68_reg or icmp_ln270_4_reg_1931_pp0_iter68_reg);
    or_ln270_3_fu_1451_p2 <= (icmp_ln270_7_reg_1972_pp0_iter70_reg or icmp_ln270_6_reg_1967_pp0_iter70_reg);
    or_ln270_fu_1084_p2 <= (icmp_ln270_reg_1880_pp0_iter64_reg or icmp_ln270_1_reg_1885_pp0_iter64_reg);
    or_ln271_1_fu_1176_p2 <= (icmp_ln271_fu_1164_p2 or icmp_ln271_1_fu_1170_p2);
    or_ln271_2_fu_1304_p2 <= (icmp_ln271_3_fu_1298_p2 or icmp_ln271_2_fu_1292_p2);
    or_ln271_3_fu_1322_p2 <= (icmp_ln271_5_fu_1316_p2 or icmp_ln271_4_fu_1310_p2);
    or_ln271_4_fu_1409_p2 <= (icmp_ln271_7_fu_1403_p2 or icmp_ln271_6_fu_1397_p2);
    or_ln271_5_fu_1427_p2 <= (icmp_ln271_9_fu_1421_p2 or icmp_ln271_8_fu_1415_p2);
    or_ln271_6_fu_1529_p2 <= (icmp_ln271_11_reg_2018 or icmp_ln271_10_reg_2013);
    or_ln271_7_fu_1533_p2 <= (icmp_ln271_13_reg_2028 or icmp_ln271_12_reg_2023);
    or_ln271_fu_1557_p2 <= (and_ln271_6_fu_1543_p2 or and_ln271_4_reg_1996_pp0_iter72_reg);
    p_Result_393_1_fu_1049_p3 <= (ap_const_lv1_0 & trunc_ln368_1_fu_1041_p1);
    p_Result_393_2_fu_1112_p3 <= (ap_const_lv1_0 & trunc_ln368_2_fu_1104_p1);
    p_Result_393_3_fu_1223_p3 <= (ap_const_lv1_0 & trunc_ln368_3_fu_1215_p1);
    p_Result_59_fu_520_p2 <= (tmp_V_4_fu_437_p3 and lshr_ln1000_fu_514_p2);
    p_Result_60_fu_558_p3 <= tmp_V_4_fu_437_p3(to_integer(unsigned(add_ln1002_fu_552_p2)) downto to_integer(unsigned(add_ln1002_fu_552_p2))) when (to_integer(unsigned(add_ln1002_fu_552_p2)) >= 0 and to_integer(unsigned(add_ln1002_fu_552_p2)) <=17) else "-";
    p_Result_61_fu_819_p3 <= m_4_fu_799_p2(25 downto 25);
    
    p_Result_65_fu_610_p4_proc : process(tmp_V_5_fu_605_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(18+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(18+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable p_Result_65_fu_610_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(18 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_11(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_5_fu_605_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(18-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(18-1-unsigned(ap_const_lv32_11(5-1 downto 0)));
            for p_Result_65_fu_610_p4_i in 0 to 18-1 loop
                v0_cpy(p_Result_65_fu_610_p4_i) := tmp_V_5_fu_605_p3(18-1-p_Result_65_fu_610_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(18-1 downto 0)))));
        res_mask := res_mask(18-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_65_fu_610_p4 <= resvalue(18-1 downto 0);
    end process;

    p_Result_68_fu_688_p2 <= (tmp_V_5_fu_605_p3 and lshr_ln1000_1_fu_682_p2);
    p_Result_70_fu_726_p3 <= tmp_V_5_fu_605_p3(to_integer(unsigned(add_ln1002_1_fu_720_p2)) downto to_integer(unsigned(add_ln1002_1_fu_720_p2))) when (to_integer(unsigned(add_ln1002_1_fu_720_p2)) >= 0 and to_integer(unsigned(add_ln1002_1_fu_720_p2)) <=17) else "-";
    p_Result_71_fu_931_p3 <= m_8_fu_911_p2(25 downto 25);
    p_Result_74_fu_452_p3 <= (ap_const_lv14_3FFF & p_Result_s_fu_442_p4);
    p_Result_75_fu_853_p5 <= (zext_ln1015_fu_815_p1(63 downto 32) & tmp_7_fu_846_p3 & zext_ln1015_fu_815_p1(22 downto 0));
    p_Result_77_fu_620_p3 <= (ap_const_lv14_3FFF & p_Result_65_fu_610_p4);
    p_Result_78_fu_965_p5 <= (zext_ln1015_1_fu_927_p1(63 downto 32) & tmp_8_fu_958_p3 & zext_ln1015_1_fu_927_p1(22 downto 0));
    p_Result_s_100_fu_1003_p3 <= (ap_const_lv1_0 & trunc_ln368_fu_995_p1);
    
    p_Result_s_fu_442_p4_proc : process(tmp_V_4_fu_437_p3)
    variable vlo_cpy : STD_LOGIC_VECTOR(18+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(18+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable p_Result_s_fu_442_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(18 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(18 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(5 - 1 downto 0) := ap_const_lv32_11(5 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(5 - 1 downto 0) := ap_const_lv32_0(5 - 1 downto 0);
        v0_cpy := tmp_V_4_fu_437_p3;
        if (vlo_cpy(5 - 1 downto 0) > vhi_cpy(5 - 1 downto 0)) then
            vhi_cpy(5-1 downto 0) := std_logic_vector(18-1-unsigned(ap_const_lv32_0(5-1 downto 0)));
            vlo_cpy(5-1 downto 0) := std_logic_vector(18-1-unsigned(ap_const_lv32_11(5-1 downto 0)));
            for p_Result_s_fu_442_p4_i in 0 to 18-1 loop
                v0_cpy(p_Result_s_fu_442_p4_i) := tmp_V_4_fu_437_p3(18-1-p_Result_s_fu_442_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(5-1 downto 0)))));

        section := (others=>'0');
        section(5-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(5-1 downto 0)) - unsigned(vlo_cpy(5-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(18-1 downto 0)))));
        res_mask := res_mask(18-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        p_Result_s_fu_442_p4 <= resvalue(18-1 downto 0);
    end process;

    preamble_errors_1_fu_1660_p2 <= std_logic_vector(unsigned(preamble_errors_fu_150) + unsigned(ap_const_lv32_1));
    preamble_errors_2_fu_1666_p3 <= 
        preamble_errors_1_fu_1660_p2 when (icmp_ln281_reg_1740_pp0_iter74_reg(0) = '1') else 
        preamble_errors_fu_150;
    preamble_errors_3_fu_1684_p3 <= 
        preamble_errors_fu_150 when (and_ln290_1_fu_1678_p2(0) = '1') else 
        preamble_errors_2_fu_1666_p3;
    preamble_errors_out <= preamble_errors_fu_150;

    preamble_errors_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln262_reg_1716_pp0_iter73_reg)
    begin
        if (((icmp_ln262_reg_1716_pp0_iter73_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            preamble_errors_out_ap_vld <= ap_const_logic_1;
        else 
            preamble_errors_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    rx_syms_i_V_address0 <= k_cast222_fu_377_p1(9 - 1 downto 0);

    rx_syms_i_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_syms_i_V_ce0 <= ap_const_logic_1;
        else 
            rx_syms_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rx_syms_q_V_address0 <= k_cast222_fu_377_p1(9 - 1 downto 0);

    rx_syms_q_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            rx_syms_q_V_ce0 <= ap_const_logic_1;
        else 
            rx_syms_q_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln270_1_fu_1205_p3 <= 
        grp_fu_300_p2 when (and_ln270_1_fu_1199_p2(0) = '1') else 
        bitcast_ln354_1_reg_1895_pp0_iter66_reg;
    select_ln270_2_fu_1356_p3 <= 
        grp_fu_305_p2 when (and_ln270_2_fu_1350_p2(0) = '1') else 
        bitcast_ln354_2_reg_1924_pp0_iter68_reg;
    select_ln270_3_fu_1461_p3 <= 
        grp_fu_310_p2 when (and_ln270_3_fu_1455_p2(0) = '1') else 
        bitcast_ln354_3_reg_1960_pp0_iter70_reg;
    select_ln270_fu_1094_p3 <= 
        grp_fu_290_p2 when (and_ln270_fu_1088_p2(0) = '1') else 
        bitcast_ln354_reg_1873_pp0_iter64_reg;
    select_ln271_1_fu_1340_p3 <= 
        select_ln270_1_reg_1953_pp0_iter68_reg when (and_ln271_2_fu_1334_p2(0) = '1') else 
        select_ln271_reg_1946_pp0_iter68_reg;
    select_ln271_2_fu_1445_p3 <= 
        select_ln270_2_reg_1989_pp0_iter70_reg when (and_ln271_4_fu_1439_p2(0) = '1') else 
        select_ln271_1_reg_1982_pp0_iter70_reg;
    select_ln271_3_fu_1549_p3 <= 
        ap_const_lv2_3 when (and_ln271_6_fu_1543_p2(0) = '1') else 
        ap_const_lv2_2;
    select_ln271_4_fu_1562_p3 <= 
        select_ln271_3_fu_1549_p3 when (or_ln271_fu_1557_p2(0) = '1') else 
        zext_ln269_fu_1526_p1;
    select_ln271_fu_1188_p3 <= 
        select_ln270_reg_1917_pp0_iter66_reg when (and_ln271_fu_1182_p2(0) = '1') else 
        ap_const_lv32_447A0000;
    select_ln287_fu_1614_p3 <= 
        ap_const_lv2_3 when (trunc_ln287_fu_1610_p1(0) = '1') else 
        ap_const_lv2_2;
    select_ln988_1_fu_985_p3 <= 
        ap_const_lv32_0 when (icmp_ln988_1_reg_1815(0) = '1') else 
        bitcast_ln756_1_fu_981_p1;
    select_ln988_fu_873_p3 <= 
        ap_const_lv32_0 when (icmp_ln988_reg_1780(0) = '1') else 
        bitcast_ln756_fu_869_p1;
    select_ln996_1_fu_939_p3 <= 
        ap_const_lv8_7F when (p_Result_71_fu_931_p3(0) = '1') else 
        ap_const_lv8_7E;
    select_ln996_fu_827_p3 <= 
        ap_const_lv8_7F when (p_Result_61_fu_819_p3(0) = '1') else 
        ap_const_lv8_7E;
    shl_ln1012_1_fu_895_p2 <= std_logic_vector(shift_left(unsigned(zext_ln1010_1_fu_880_p1),to_integer(unsigned('0' & zext_ln1012_1_fu_892_p1(31-1 downto 0)))));
    shl_ln1012_fu_783_p2 <= std_logic_vector(shift_left(unsigned(zext_ln1010_fu_768_p1),to_integer(unsigned('0' & zext_ln1012_fu_780_p1(31-1 downto 0)))));
    sub_ln1000_1_fu_672_p2 <= std_logic_vector(unsigned(ap_const_lv5_B) - unsigned(trunc_ln1000_1_fu_668_p1));
    sub_ln1000_fu_504_p2 <= std_logic_vector(unsigned(ap_const_lv5_B) - unsigned(trunc_ln1000_fu_500_p1));
    sub_ln1012_1_fu_752_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln997_1_fu_636_p2));
    sub_ln1012_fu_584_p2 <= std_logic_vector(unsigned(ap_const_lv32_19) - unsigned(sub_ln997_fu_468_p2));
    sub_ln1017_1_fu_947_p2 <= std_logic_vector(unsigned(ap_const_lv8_2) - unsigned(trunc_ln996_1_reg_1845));
    sub_ln1017_fu_835_p2 <= std_logic_vector(unsigned(ap_const_lv8_2) - unsigned(trunc_ln996_reg_1810));
    sub_ln997_1_fu_636_p2 <= std_logic_vector(unsigned(ap_const_lv32_12) - unsigned(l_1_fu_628_p3));
    sub_ln997_fu_468_p2 <= std_logic_vector(unsigned(ap_const_lv32_12) - unsigned(l_fu_460_p3));
    tmp_11_fu_1150_p4 <= bitcast_ln271_fu_1147_p1(30 downto 23);
    tmp_15_fu_1261_p4 <= bitcast_ln271_1_fu_1258_p1(30 downto 23);
    tmp_16_fu_1278_p4 <= bitcast_ln271_2_fu_1275_p1(30 downto 23);
    tmp_18_fu_1125_p4 <= bitcast_ln315_2_fu_1101_p1(30 downto 23);
    tmp_20_fu_1366_p4 <= bitcast_ln271_3_fu_1363_p1(30 downto 23);
    tmp_21_fu_1383_p4 <= bitcast_ln271_4_fu_1380_p1(30 downto 23);
    tmp_23_fu_1236_p4 <= bitcast_ln315_3_fu_1212_p1(30 downto 23);
    tmp_25_fu_1471_p4 <= bitcast_ln271_5_fu_1468_p1(30 downto 23);
    tmp_26_fu_1488_p4 <= bitcast_ln271_6_fu_1485_p1(30 downto 23);
    tmp_4_fu_1016_p4 <= bitcast_ln315_fu_992_p1(30 downto 23);
    tmp_50_fu_532_p3 <= lsb_index_fu_478_p2(31 downto 31);
    tmp_53_fu_652_p4 <= lsb_index_1_fu_646_p2(31 downto 1);
    tmp_54_fu_700_p3 <= lsb_index_1_fu_646_p2(31 downto 31);
    tmp_56_fu_383_p4 <= ap_sig_allocacmp_k_1(9 downto 6);
    tmp_7_fu_846_p3 <= (p_Result_73_reg_1752_pp0_iter2_reg & add_ln1017_fu_840_p2);
    tmp_8_fu_958_p3 <= (p_Result_76_reg_1769_pp0_iter2_reg & add_ln1017_1_fu_952_p2);
    tmp_V_2_fu_426_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(rx_syms_i_V_q0));
    tmp_V_4_fu_437_p3 <= 
        tmp_V_reg_1758 when (p_Result_73_reg_1752(0) = '1') else 
        p_Val2_s_reg_1746;
    tmp_V_5_fu_605_p3 <= 
        tmp_V_2_reg_1775 when (p_Result_76_reg_1769(0) = '1') else 
        p_Val2_125_reg_1763;
    tmp_V_fu_412_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(rx_syms_q_V_q0));
    tmp_fu_484_p4 <= lsb_index_fu_478_p2(31 downto 1);
    tmp_s_fu_1062_p4 <= bitcast_ln315_1_fu_1038_p1(30 downto 23);
    trunc_ln1000_1_fu_668_p1 <= sub_ln997_1_fu_636_p2(5 - 1 downto 0);
    trunc_ln1000_fu_500_p1 <= sub_ln997_fu_468_p2(5 - 1 downto 0);
    trunc_ln270_1_fu_1045_p1 <= bitcast_ln315_1_fu_1038_p1(23 - 1 downto 0);
    trunc_ln270_2_fu_1108_p1 <= bitcast_ln315_2_fu_1101_p1(23 - 1 downto 0);
    trunc_ln270_3_fu_1219_p1 <= bitcast_ln315_3_fu_1212_p1(23 - 1 downto 0);
    trunc_ln270_fu_999_p1 <= bitcast_ln315_fu_992_p1(23 - 1 downto 0);
    trunc_ln271_1_fu_1271_p1 <= bitcast_ln271_1_fu_1258_p1(23 - 1 downto 0);
    trunc_ln271_2_fu_1288_p1 <= bitcast_ln271_2_fu_1275_p1(23 - 1 downto 0);
    trunc_ln271_3_fu_1376_p1 <= bitcast_ln271_3_fu_1363_p1(23 - 1 downto 0);
    trunc_ln271_4_fu_1393_p1 <= bitcast_ln271_4_fu_1380_p1(23 - 1 downto 0);
    trunc_ln271_5_fu_1481_p1 <= bitcast_ln271_5_fu_1468_p1(23 - 1 downto 0);
    trunc_ln271_6_fu_1498_p1 <= bitcast_ln271_6_fu_1485_p1(23 - 1 downto 0);
    trunc_ln271_fu_1160_p1 <= bitcast_ln271_fu_1147_p1(23 - 1 downto 0);
    trunc_ln285_1_fu_1593_p1 <= lshr_ln285_1_fu_1588_p2(1 - 1 downto 0);
    trunc_ln285_fu_1580_p1 <= lshr_ln285_fu_1575_p2(1 - 1 downto 0);
    trunc_ln287_1_fu_1627_p1 <= lshr_ln287_1_fu_1622_p2(1 - 1 downto 0);
    trunc_ln287_fu_1610_p1 <= lshr_ln287_fu_1605_p2(1 - 1 downto 0);
    trunc_ln368_1_fu_1041_p1 <= bitcast_ln315_1_fu_1038_p1(31 - 1 downto 0);
    trunc_ln368_2_fu_1104_p1 <= bitcast_ln315_2_fu_1101_p1(31 - 1 downto 0);
    trunc_ln368_3_fu_1215_p1 <= bitcast_ln315_3_fu_1212_p1(31 - 1 downto 0);
    trunc_ln368_fu_995_p1 <= bitcast_ln315_fu_992_p1(31 - 1 downto 0);
    trunc_ln996_1_fu_764_p1 <= l_1_fu_628_p3(8 - 1 downto 0);
    trunc_ln996_fu_596_p1 <= l_fu_460_p3(8 - 1 downto 0);
    trunc_ln997_1_fu_642_p1 <= sub_ln997_1_fu_636_p2(18 - 1 downto 0);
    trunc_ln997_fu_474_p1 <= sub_ln997_fu_468_p2(18 - 1 downto 0);
    xor_ln1002_1_fu_708_p2 <= (tmp_54_fu_700_p3 xor ap_const_lv1_1);
    xor_ln1002_fu_540_p2 <= (tmp_50_fu_532_p3 xor ap_const_lv1_1);
    zext_ln1000_1_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1000_1_fu_672_p2),18));
    zext_ln1000_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1000_fu_504_p2),18));
    zext_ln1010_1_fu_880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_5_reg_1820),64));
    zext_ln1010_fu_768_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_4_reg_1785),64));
    zext_ln1011_1_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1011_1_reg_1830),64));
    zext_ln1011_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1011_reg_1795),64));
    zext_ln1012_1_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1012_1_reg_1835),64));
    zext_ln1012_fu_780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln1012_reg_1800),64));
    zext_ln1014_1_fu_908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1002_1_reg_1840),64));
    zext_ln1014_fu_796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln1002_reg_1805),64));
    zext_ln1015_1_fu_927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_10_fu_917_p4),64));
    zext_ln1015_fu_815_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(m_fu_805_p4),64));
    zext_ln269_fu_1526_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln271_2_reg_1977_pp0_iter72_reg),2));
    zext_ln277_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln271_4_reg_2033),64));
    zext_ln285_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln285_fu_1580_p1),2));
    zext_ln289_fu_1639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ideal_idx_1_fu_1631_p3),64));
end behav;
