============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Oct 16 2021  06:28:05 pm
  Module:                 counter
  Technology library:     uk65lscllmvbbr_100c25_tc 
  Operating conditions:   uk65lscllmvbbr_100c25_tc (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

          Pin                     Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                    launch                                     0 R 
out_reg[2]/CK                                             100             0 R 
out_reg[2]/Q                   DFM2RA             3  2.6   29  +203     203 F 
out[2]                    <<<  interconnect                29    +0     203 F 
                               out port                          +0     203 F 
(counter_sdc.sdc_line_14)      ext delay                      +1000    1203 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                    capture                                10000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    8797ps 
Start-point  : out_reg[2]/CK
End-point    : out[2]

