# This is a Makefile that will compile and link a C program
# Compiler Flags
CC = gcc
CFLAGS = -Wall -g
# Target Executable
TARGET = program
# Source Files
SOURCES = main.c functions.c
# Object Files
OBJECTS = $(SOURCES:.c=.o)
.PHONY: all clean
all: $(TARGET)
# Make Target
$(TARGET): $(OBJECTS)
	$(CC) $(CFLAGS) -o $@ $^
# C Source Files
%.c:
	$(CC) $(CFLAGS) -c $<
clean:
	rm -f $(TARGET) $(OBJECTS)