scenario testBR_r_Main_TBR_r_Operate_FBR_r_checkOperateSubState_TBR_r_releaseA_TT23

load ./..\..\ASM\TrafficLight_2\TrafficLight_2.asm

//// test name test@BR_r_Main_TBR_r_Operate_FBR_r_checkOperateSubState_TBR_r_releaseA_TT23
//// generated for (test goal): BR_r_Main_TBR_r_Operate_FBR_r_checkOperateSubState_TBR_r_releaseA_TT23: (statusC = OPERATE) and ((transitionC != STANDBY_T) and ((statusCOperate = RELEASE_A) and ((statusA = RELEASED) and (transitionA = RELEASE_PERIOD))))
check statusA = OFF;
check statusB = OFF;
check statusC = CONTR_OFF;
check statusCOperate = BLOCKED_A;
set transitionA := PREPARE_PERIOD;
set transitionC := TURN_ON;
set transitionB := PREPARE_PERIOD;
step
check statusA = ATTENTION;
check statusB = ATTENTION;
check statusC = STANDBY;
check statusCOperate = BLOCKED_A;
set transitionA := PREPARE_PERIOD;
set transitionC := OPERATE_T;
set transitionB := PREPARE_PERIOD;
step
check statusA = BLOCKED;
check statusB = BLOCKED;
check statusC = OPERATE;
check statusCOperate = BLOCKED_A;
set transitionA := PREPARE_PERIOD;
set transitionC := SAFE_PERIOD;
set transitionB := PREPARE_PERIOD;
step
check statusA = RELEASED;
check statusB = BLOCKED;
check statusCOperate = RELEASE_A;
check statusC = OPERATE;
set transitionA := RELEASE_PERIOD;
set transitionC := OPERATE_T;
set transitionB := PREPARE_PERIOD;
step
check statusA = PREPARE_BLOCK;
check statusB = BLOCKED;
check statusCOperate = RELEASED_A;
check statusC = OPERATE;
set transitionA := PREPARE_PERIOD;
set transitionC := OPERATE_T;
set transitionB := PREPARE_PERIOD;
step
