
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/tingyuan/Temporary/vivado-outputs'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_HLS_MAXHEAP_HTA_0_1/design_1_HLS_MAXHEAP_HTA_0_1.dcp' for cell 'design_1_i/HLS_MAXHEAP_HTA_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_HTA_theta_0_0/design_1_HTA_theta_0_0.dcp' for cell 'design_1_i/HTA_theta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.dcp' for cell 'design_1_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_1/design_1_rst_clk_wiz_100M_1.dcp' for cell 'design_1_i/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 601 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2116.793 ; gain = 507.578 ; free physical = 12742 ; free virtual = 28248
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1/design_1_clk_wiz_1.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_1/design_1_rst_clk_wiz_100M_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_1/design_1_rst_clk_wiz_100M_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_1/design_1_rst_clk_wiz_100M_1.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_1/design_1_rst_clk_wiz_100M_1.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 256 instances

18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:50 . Memory (MB): peak = 2116.793 ; gain = 856.754 ; free physical = 12752 ; free virtual = 28258
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2148.809 ; gain = 32.016 ; free physical = 12745 ; free virtual = 28251

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 80676a13

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2157.809 ; gain = 9.000 ; free physical = 12736 ; free virtual = 28243

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9238576b

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2157.809 ; gain = 0.000 ; free physical = 12745 ; free virtual = 28251
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11a1cf18d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2157.809 ; gain = 0.000 ; free physical = 12745 ; free virtual = 28251
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 82 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12d9ba1f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2157.809 ; gain = 0.000 ; free physical = 12761 ; free virtual = 28267
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 143 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12d9ba1f0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2157.809 ; gain = 0.000 ; free physical = 12744 ; free virtual = 28250
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 606fd53a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.809 ; gain = 0.000 ; free physical = 12744 ; free virtual = 28250
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 606fd53a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.809 ; gain = 0.000 ; free physical = 12744 ; free virtual = 28250
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2157.809 ; gain = 0.000 ; free physical = 12761 ; free virtual = 28267
Ending Logic Optimization Task | Checksum: 606fd53a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2157.809 ; gain = 0.000 ; free physical = 12743 ; free virtual = 28250

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.013 | TNS=-274.872 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 31 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 0 Total Ports: 62
Ending PowerOpt Patch Enables Task | Checksum: 8ca09bcf

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12698 ; free virtual = 28204
Ending Power Optimization Task | Checksum: 8ca09bcf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2526.484 ; gain = 368.676 ; free physical = 12709 ; free virtual = 28215

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8ca09bcf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12709 ; free virtual = 28215
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2526.484 ; gain = 409.691 ; free physical = 12709 ; free virtual = 28215
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12706 ; free virtual = 28214
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 433d9837

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12706 ; free virtual = 28214
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12705 ; free virtual = 28214

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18add6c9e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12694 ; free virtual = 28202

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cb40b42d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12677 ; free virtual = 28185

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cb40b42d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12677 ; free virtual = 28185
Phase 1 Placer Initialization | Checksum: 1cb40b42d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12677 ; free virtual = 28185

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11078ba3e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12668 ; free virtual = 28176

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[10] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[5] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[7] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[4] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[6] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_12_n_3 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_10_n_3 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[0] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[3] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[9] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_13_n_3 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_13 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[1] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/addr0[2] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_7_n_3 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_7 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/grp_HLS_malloc_2_s_fu_649/we0 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/grp_HLS_malloc_2_s_fu_649/ram_reg_0_i_61__0 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_6_n_3 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_6 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_4_n_3 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_4 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/grp_HLS_malloc_2_s_fu_649/ce0 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/grp_HLS_malloc_2_s_fu_649/ram_reg_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/HTA_heap_0_ce0 could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/HTA_heap_0_U/HLS_MAXHEAP_HTA_Hbkb_ram_U/ram_reg_1_i_1 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HLS_MAXHEAP_HTA_0/inst/grp_HLS_malloc_3_s_fu_661/WEA[0] could not be optimized because driver design_1_i/HLS_MAXHEAP_HTA_0/inst/grp_HLS_malloc_3_s_fu_661/ram_reg_1_i_53 could not be replicated
INFO: [Physopt 32-117] Net design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ce0 could not be optimized because driver design_1_i/HTA_theta_0/inst/group_tree_V_0_U/HTA_theta_group_tfYi_ram_U/ram_reg_0_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12659 ; free virtual = 28168

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 571f76f1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12659 ; free virtual = 28168
Phase 2 Global Placement | Checksum: c63e4dbb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12664 ; free virtual = 28173

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c63e4dbb

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12664 ; free virtual = 28173

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d3139376

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12677 ; free virtual = 28186

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bbbce119

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12660 ; free virtual = 28169

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bbbce119

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12660 ; free virtual = 28169

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1bbbce119

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12660 ; free virtual = 28169

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: c93c64cd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12660 ; free virtual = 28169

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15a65a683

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12652 ; free virtual = 28160

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1178436d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12654 ; free virtual = 28162

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1178436d8

Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12654 ; free virtual = 28162

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 8d21fe73

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12653 ; free virtual = 28162
Phase 3 Detail Placement | Checksum: 8d21fe73

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12653 ; free virtual = 28162

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e80617fc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e80617fc

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12656 ; free virtual = 28165
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.306. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14c07e002

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12656 ; free virtual = 28165
Phase 4.1 Post Commit Optimization | Checksum: 14c07e002

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12656 ; free virtual = 28165

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14c07e002

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12656 ; free virtual = 28165

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14c07e002

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12656 ; free virtual = 28165

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: b46c57d3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:57 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12657 ; free virtual = 28166
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b46c57d3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:58 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12657 ; free virtual = 28166
Ending Placer Task | Checksum: 46b4e3d0

Time (s): cpu = 00:01:12 ; elapsed = 00:00:58 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12671 ; free virtual = 28180
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:15 ; elapsed = 00:00:59 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12671 ; free virtual = 28180
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12654 ; free virtual = 28177
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12653 ; free virtual = 28166
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12664 ; free virtual = 28177
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12663 ; free virtual = 28176
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 1d3ded8f ConstDB: 0 ShapeSum: 2976f641 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7541827d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12530 ; free virtual = 28043
Post Restoration Checksum: NetGraph: 633923c5 NumContArr: 12085eb8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7541827d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12530 ; free virtual = 28043

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7541827d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12515 ; free virtual = 28028

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7541827d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12515 ; free virtual = 28028
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 198e2f38d

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12479 ; free virtual = 27992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.273 | TNS=-2.897 | WHS=-0.197 | THS=-35.255|

Phase 2 Router Initialization | Checksum: 205faef42

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12474 ; free virtual = 27987

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10140070e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12496 ; free virtual = 28009

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4389
 Number of Nodes with overlaps = 1476
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.231 | TNS=-105.283| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e785d4ad

Time (s): cpu = 00:01:37 ; elapsed = 00:00:49 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12491 ; free virtual = 28004

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 593
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.620 | TNS=-134.274| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c0bdf9da

Time (s): cpu = 00:01:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12493 ; free virtual = 28007
Phase 4 Rip-up And Reroute | Checksum: 1c0bdf9da

Time (s): cpu = 00:01:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12493 ; free virtual = 28007

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17106ffb9

Time (s): cpu = 00:01:54 ; elapsed = 00:00:59 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12493 ; free virtual = 28006
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.078 | TNS=-87.480| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1d85e4e6d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12499 ; free virtual = 28012

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d85e4e6d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12482 ; free virtual = 27995
Phase 5 Delay and Skew Optimization | Checksum: 1d85e4e6d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12482 ; free virtual = 27995

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cbf0421f

Time (s): cpu = 00:01:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12482 ; free virtual = 27995
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.078 | TNS=-87.102| WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 183a559ea

Time (s): cpu = 00:01:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12482 ; free virtual = 27995
Phase 6 Post Hold Fix | Checksum: 183a559ea

Time (s): cpu = 00:01:56 ; elapsed = 00:01:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12482 ; free virtual = 27995

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.6194 %
  Global Horizontal Routing Utilization  = 5.60573 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 2x2 Area, Max Cong = 86.0294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y14 -> INT_R_X41Y15
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y23 -> INT_L_X44Y23

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.625
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 214463b17

Time (s): cpu = 00:01:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12481 ; free virtual = 27994

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 214463b17

Time (s): cpu = 00:01:57 ; elapsed = 00:01:00 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12481 ; free virtual = 27994

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 212db0bbe

Time (s): cpu = 00:01:58 ; elapsed = 00:01:01 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12481 ; free virtual = 27994

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.078 | TNS=-87.102| WHS=0.035  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 212db0bbe

Time (s): cpu = 00:01:58 ; elapsed = 00:01:01 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12481 ; free virtual = 27994
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:58 ; elapsed = 00:01:01 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12511 ; free virtual = 28024

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:03 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12511 ; free virtual = 28024
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2526.484 ; gain = 0.000 ; free physical = 12493 ; free virtual = 28024
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tingyuan/Temporary/vivado-outputs/Algorithm_MAXHEAP_HTA/Algorithm_MAXHEAP_HTA.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
117 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jul 28 19:52:03 2018...
