{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 15 11:40:29 2011 " "Info: Processing started: Fri Apr 15 11:40:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off my_uart_top -c my_uart_top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off my_uart_top -c my_uart_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 26 -1 0 } } { "d:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register speed_select:speed_rx\|cnt\[1\] register speed_select:speed_rx\|cnt\[12\] 133.55 MHz 7.488 ns Internal " "Info: Clock \"clk\" has Internal fmax of 133.55 MHz between source register \"speed_select:speed_rx\|cnt\[1\]\" and destination register \"speed_select:speed_rx\|cnt\[12\]\" (period= 7.488 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.779 ns + Longest register register " "Info: + Longest register to register delay is 6.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns speed_select:speed_rx\|cnt\[1\] 1 REG LC_X4_Y3_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N5; Fanout = 4; REG Node = 'speed_select:speed_rx\|cnt\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed_select:speed_rx|cnt[1] } "NODE_NAME" } } { "speed_select.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/speed_select.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.914 ns) 2.252 ns speed_select:speed_rx\|Equal0~0 2 COMB LC_X4_Y3_N2 2 " "Info: 2: + IC(1.338 ns) + CELL(0.914 ns) = 2.252 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; COMB Node = 'speed_select:speed_rx\|Equal0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { speed_select:speed_rx|cnt[1] speed_select:speed_rx|Equal0~0 } "NODE_NAME" } } { "speed_select.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/speed_select.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.511 ns) 3.956 ns speed_select:speed_rx\|always0~0 3 COMB LC_X4_Y3_N3 13 " "Info: 3: + IC(1.193 ns) + CELL(0.511 ns) = 3.956 ns; Loc. = LC_X4_Y3_N3; Fanout = 13; COMB Node = 'speed_select:speed_rx\|always0~0'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.704 ns" { speed_select:speed_rx|Equal0~0 speed_select:speed_rx|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(1.760 ns) 6.779 ns speed_select:speed_rx\|cnt\[12\] 4 REG LC_X5_Y3_N6 3 " "Info: 4: + IC(1.063 ns) + CELL(1.760 ns) = 6.779 ns; Loc. = LC_X5_Y3_N6; Fanout = 3; REG Node = 'speed_select:speed_rx\|cnt\[12\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { speed_select:speed_rx|always0~0 speed_select:speed_rx|cnt[12] } "NODE_NAME" } } { "speed_select.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/speed_select.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.185 ns ( 46.98 % ) " "Info: Total cell delay = 3.185 ns ( 46.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.594 ns ( 53.02 % ) " "Info: Total interconnect delay = 3.594 ns ( 53.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.779 ns" { speed_select:speed_rx|cnt[1] speed_select:speed_rx|Equal0~0 speed_select:speed_rx|always0~0 speed_select:speed_rx|cnt[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.779 ns" { speed_select:speed_rx|cnt[1] {} speed_select:speed_rx|Equal0~0 {} speed_select:speed_rx|always0~0 {} speed_select:speed_rx|cnt[12] {} } { 0.000ns 1.338ns 1.193ns 1.063ns } { 0.000ns 0.914ns 0.511ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 72 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 72; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns speed_select:speed_rx\|cnt\[12\] 2 REG LC_X5_Y3_N6 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X5_Y3_N6; Fanout = 3; REG Node = 'speed_select:speed_rx\|cnt\[12\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk speed_select:speed_rx|cnt[12] } "NODE_NAME" } } { "speed_select.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/speed_select.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk speed_select:speed_rx|cnt[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} speed_select:speed_rx|cnt[12] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 72 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 72; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns speed_select:speed_rx\|cnt\[1\] 2 REG LC_X4_Y3_N5 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y3_N5; Fanout = 4; REG Node = 'speed_select:speed_rx\|cnt\[1\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk speed_select:speed_rx|cnt[1] } "NODE_NAME" } } { "speed_select.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/speed_select.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk speed_select:speed_rx|cnt[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} speed_select:speed_rx|cnt[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk speed_select:speed_rx|cnt[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} speed_select:speed_rx|cnt[12] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk speed_select:speed_rx|cnt[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} speed_select:speed_rx|cnt[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "speed_select.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/speed_select.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "speed_select.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/speed_select.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.779 ns" { speed_select:speed_rx|cnt[1] speed_select:speed_rx|Equal0~0 speed_select:speed_rx|always0~0 speed_select:speed_rx|cnt[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.779 ns" { speed_select:speed_rx|cnt[1] {} speed_select:speed_rx|Equal0~0 {} speed_select:speed_rx|always0~0 {} speed_select:speed_rx|cnt[12] {} } { 0.000ns 1.338ns 1.193ns 1.063ns } { 0.000ns 0.914ns 0.511ns 1.760ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk speed_select:speed_rx|cnt[12] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} speed_select:speed_rx|cnt[12] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk speed_select:speed_rx|cnt[1] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} speed_select:speed_rx|cnt[1] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "my_uart_rx:my_uart_rx\|rx_temp_data\[7\] rs232_rx clk 2.057 ns register " "Info: tsu for register \"my_uart_rx:my_uart_rx\|rx_temp_data\[7\]\" (data pin = \"rs232_rx\", clock pin = \"clk\") is 2.057 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.072 ns + Longest pin register " "Info: + Longest pin to register delay is 5.072 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rs232_rx 1 PIN PIN_77 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 9; PIN Node = 'rs232_rx'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_rx } "NODE_NAME" } } { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.879 ns) + CELL(1.061 ns) 5.072 ns my_uart_rx:my_uart_rx\|rx_temp_data\[7\] 2 REG LC_X3_Y1_N0 2 " "Info: 2: + IC(2.879 ns) + CELL(1.061 ns) = 5.072 ns; Loc. = LC_X3_Y1_N0; Fanout = 2; REG Node = 'my_uart_rx:my_uart_rx\|rx_temp_data\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.940 ns" { rs232_rx my_uart_rx:my_uart_rx|rx_temp_data[7] } "NODE_NAME" } } { "my_uart_rx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_rx.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 43.24 % ) " "Info: Total cell delay = 2.193 ns ( 43.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.879 ns ( 56.76 % ) " "Info: Total interconnect delay = 2.879 ns ( 56.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.072 ns" { rs232_rx my_uart_rx:my_uart_rx|rx_temp_data[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.072 ns" { rs232_rx {} rs232_rx~combout {} my_uart_rx:my_uart_rx|rx_temp_data[7] {} } { 0.000ns 0.000ns 2.879ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "my_uart_rx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_rx.v" 91 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 72 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 72; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns my_uart_rx:my_uart_rx\|rx_temp_data\[7\] 2 REG LC_X3_Y1_N0 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X3_Y1_N0; Fanout = 2; REG Node = 'my_uart_rx:my_uart_rx\|rx_temp_data\[7\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk my_uart_rx:my_uart_rx|rx_temp_data[7] } "NODE_NAME" } } { "my_uart_rx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_rx.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_rx:my_uart_rx|rx_temp_data[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_rx:my_uart_rx|rx_temp_data[7] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.072 ns" { rs232_rx my_uart_rx:my_uart_rx|rx_temp_data[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.072 ns" { rs232_rx {} rs232_rx~combout {} my_uart_rx:my_uart_rx|rx_temp_data[7] {} } { 0.000ns 0.000ns 2.879ns } { 0.000ns 1.132ns 1.061ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_rx:my_uart_rx|rx_temp_data[7] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_rx:my_uart_rx|rx_temp_data[7] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rs232_tx my_uart_tx:my_uart_tx\|rs232_tx_r 8.199 ns register " "Info: tco from clock \"clk\" to destination pin \"rs232_tx\" through register \"my_uart_tx:my_uart_tx\|rs232_tx_r\" is 8.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 72 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 72; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns my_uart_tx:my_uart_tx\|rs232_tx_r 2 REG LC_X7_Y1_N5 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y1_N5; Fanout = 2; REG Node = 'my_uart_tx:my_uart_tx\|rs232_tx_r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk my_uart_tx:my_uart_tx|rs232_tx_r } "NODE_NAME" } } { "my_uart_tx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_tx.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_tx:my_uart_tx|rs232_tx_r } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_tx:my_uart_tx|rs232_tx_r {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "my_uart_tx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_tx.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.475 ns + Longest register pin " "Info: + Longest register to pin delay is 4.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns my_uart_tx:my_uart_tx\|rs232_tx_r 1 REG LC_X7_Y1_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y1_N5; Fanout = 2; REG Node = 'my_uart_tx:my_uart_tx\|rs232_tx_r'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_uart_tx:my_uart_tx|rs232_tx_r } "NODE_NAME" } } { "my_uart_tx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_tx.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.153 ns) + CELL(2.322 ns) 4.475 ns rs232_tx 2 PIN PIN_78 0 " "Info: 2: + IC(2.153 ns) + CELL(2.322 ns) = 4.475 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'rs232_tx'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { my_uart_tx:my_uart_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 51.89 % ) " "Info: Total cell delay = 2.322 ns ( 51.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.153 ns ( 48.11 % ) " "Info: Total interconnect delay = 2.153 ns ( 48.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { my_uart_tx:my_uart_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.475 ns" { my_uart_tx:my_uart_tx|rs232_tx_r {} rs232_tx {} } { 0.000ns 2.153ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_tx:my_uart_tx|rs232_tx_r } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_tx:my_uart_tx|rs232_tx_r {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.475 ns" { my_uart_tx:my_uart_tx|rs232_tx_r rs232_tx } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.475 ns" { my_uart_tx:my_uart_tx|rs232_tx_r {} rs232_tx {} } { 0.000ns 2.153ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "my_uart_rx:my_uart_rx\|rx_temp_data\[4\] rs232_rx clk -1.203 ns register " "Info: th for register \"my_uart_rx:my_uart_rx\|rx_temp_data\[4\]\" (data pin = \"rs232_rx\", clock pin = \"clk\") is -1.203 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 72 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 72; CLK Node = 'clk'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns my_uart_rx:my_uart_rx\|rx_temp_data\[4\] 2 REG LC_X4_Y4_N9 2 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'my_uart_rx:my_uart_rx\|rx_temp_data\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { clk my_uart_rx:my_uart_rx|rx_temp_data[4] } "NODE_NAME" } } { "my_uart_rx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_rx.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_rx:my_uart_rx|rx_temp_data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_rx:my_uart_rx|rx_temp_data[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "my_uart_rx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_rx.v" 91 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.772 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rs232_rx 1 PIN PIN_77 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_77; Fanout = 9; PIN Node = 'rs232_rx'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_rx } "NODE_NAME" } } { "my_uart_top.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_top.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.836 ns) + CELL(0.804 ns) 4.772 ns my_uart_rx:my_uart_rx\|rx_temp_data\[4\] 2 REG LC_X4_Y4_N9 2 " "Info: 2: + IC(2.836 ns) + CELL(0.804 ns) = 4.772 ns; Loc. = LC_X4_Y4_N9; Fanout = 2; REG Node = 'my_uart_rx:my_uart_rx\|rx_temp_data\[4\]'" {  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.640 ns" { rs232_rx my_uart_rx:my_uart_rx|rx_temp_data[4] } "NODE_NAME" } } { "my_uart_rx.v" "" { Text "D:/资料/深入浅出ＦＰＧＡ光盘资料/基于EPM240的入门实验/EX7/uartverilog/my_uart_rx.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 40.57 % ) " "Info: Total cell delay = 1.936 ns ( 40.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.836 ns ( 59.43 % ) " "Info: Total interconnect delay = 2.836 ns ( 59.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { rs232_rx my_uart_rx:my_uart_rx|rx_temp_data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { rs232_rx {} rs232_rx~combout {} my_uart_rx:my_uart_rx|rx_temp_data[4] {} } { 0.000ns 0.000ns 2.836ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { clk my_uart_rx:my_uart_rx|rx_temp_data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { clk {} clk~combout {} my_uart_rx:my_uart_rx|rx_temp_data[4] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { rs232_rx my_uart_rx:my_uart_rx|rx_temp_data[4] } "NODE_NAME" } } { "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { rs232_rx {} rs232_rx~combout {} my_uart_rx:my_uart_rx|rx_temp_data[4] {} } { 0.000ns 0.000ns 2.836ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "129 " "Info: Peak virtual memory: 129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 15 11:40:31 2011 " "Info: Processing ended: Fri Apr 15 11:40:31 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
