Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar 24 18:00:31 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.479        0.000                      0                  191        0.092        0.000                      0                  191        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.479        0.000                      0                  191        0.092        0.000                      0                  191        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[411]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 1.406ns (22.646%)  route 4.802ns (77.354%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.858     8.133    pc/M_rf_rd2[2]
    SLICE_X62Y56         LUT5 (Prop_lut5_I0_O)        0.356     8.489 r  pc/M_r_q[423]_i_3/O
                         net (fo=17, routed)          1.061     9.550    pc/M_r_q[423]_i_3_n_0
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.326     9.876 r  pc/M_r_q[411]_i_3/O
                         net (fo=2, routed)           0.625    10.501    pc/M_r_q[411]_i_3_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I4_O)        0.118    10.619 r  pc/M_r_q[411]_i_1/O
                         net (fo=1, routed)           0.732    11.351    rf/M_r_q_reg[411]_1
    SLICE_X59Y58         FDRE                                         r  rf/M_r_q_reg[411]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.911    rf/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  rf/M_r_q_reg[411]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.303    14.831    rf/M_r_q_reg[411]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -11.351    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 1.406ns (23.618%)  route 4.547ns (76.382%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.858     8.133    pc/M_rf_rd2[2]
    SLICE_X62Y56         LUT5 (Prop_lut5_I0_O)        0.356     8.489 r  pc/M_r_q[423]_i_3/O
                         net (fo=17, routed)          1.045     9.534    pc/M_r_q[423]_i_3_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I3_O)        0.326     9.860 r  pc/M_r_q[409]_i_3/O
                         net (fo=2, routed)           0.409    10.269    pc/M_r_q[409]_i_3_n_0
    SLICE_X61Y59         LUT5 (Prop_lut5_I4_O)        0.118    10.387 r  pc/M_r_q[409]_i_1/O
                         net (fo=1, routed)           0.709    11.096    rf/M_r_q_reg[409]_0
    SLICE_X59Y58         FDRE                                         r  rf/M_r_q_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.911    rf/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  rf/M_r_q_reg[409]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.305    14.829    rf/M_r_q_reg[409]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[387]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.911ns  (logic 1.438ns (24.326%)  route 4.473ns (75.674%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.858     8.133    pc/M_rf_rd2[2]
    SLICE_X62Y56         LUT5 (Prop_lut5_I0_O)        0.356     8.489 r  pc/M_r_q[423]_i_3/O
                         net (fo=17, routed)          0.671     9.160    pc/M_r_q[423]_i_3_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I3_O)        0.326     9.486 r  pc/M_r_q[419]_i_2/O
                         net (fo=2, routed)           0.622    10.109    pc/M_r_q[419]_i_2_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  pc/M_r_q[419]_i_1/O
                         net (fo=2, routed)           0.796    11.054    rf/M_r_q_reg[387]_0
    SLICE_X65Y58         FDRE                                         r  rf/M_r_q_reg[387]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.508    14.912    rf/clk_IBUF_BUFG
    SLICE_X65Y58         FDRE                                         r  rf/M_r_q_reg[387]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)       -0.283    14.852    rf/M_r_q_reg[387]
  -------------------------------------------------------------------
                         required time                         14.852    
                         arrival time                         -11.054    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[419]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.438ns (24.356%)  route 4.466ns (75.644%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.858     8.133    pc/M_rf_rd2[2]
    SLICE_X62Y56         LUT5 (Prop_lut5_I0_O)        0.356     8.489 r  pc/M_r_q[423]_i_3/O
                         net (fo=17, routed)          0.671     9.160    pc/M_r_q[423]_i_3_n_0
    SLICE_X63Y55         LUT4 (Prop_lut4_I3_O)        0.326     9.486 r  pc/M_r_q[419]_i_2/O
                         net (fo=2, routed)           0.622    10.109    pc/M_r_q[419]_i_2_n_0
    SLICE_X63Y56         LUT5 (Prop_lut5_I2_O)        0.150    10.259 r  pc/M_r_q[419]_i_1/O
                         net (fo=2, routed)           0.789    11.047    rf/M_r_q_reg[387]_0
    SLICE_X64Y58         FDRE                                         r  rf/M_r_q_reg[419]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.508    14.912    rf/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  rf/M_r_q_reg[419]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X64Y58         FDRE (Setup_fdre_C_D)       -0.230    14.905    rf/M_r_q_reg[419]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -11.047    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.208ns (20.889%)  route 4.575ns (79.111%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.913     8.189    pc/M_rf_rd2[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I0_O)        0.328     8.517 r  pc/M_r_q[422]_i_2/O
                         net (fo=19, routed)          0.982     9.498    pc/M_r_q[422]_i_2_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.622 r  pc/M_r_q[410]_i_3/O
                         net (fo=2, routed)           0.735    10.357    pc/M_r_q[410]_i_3_n_0
    SLICE_X62Y58         LUT5 (Prop_lut5_I4_O)        0.150    10.507 r  pc/M_r_q[410]_i_1/O
                         net (fo=1, routed)           0.419    10.926    rf/M_r_q_reg[410]_0
    SLICE_X59Y58         FDRE                                         r  rf/M_r_q_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.911    rf/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  rf/M_r_q_reg[410]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.277    14.857    rf/M_r_q_reg[410]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.941ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[408]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 1.438ns (24.783%)  route 4.364ns (75.217%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.858     8.133    pc/M_rf_rd2[2]
    SLICE_X62Y56         LUT5 (Prop_lut5_I0_O)        0.356     8.489 r  pc/M_r_q[423]_i_3/O
                         net (fo=17, routed)          0.932     9.421    pc/M_r_q[423]_i_3_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.326     9.747 r  pc/M_r_q[408]_i_3/O
                         net (fo=2, routed)           0.433    10.180    pc/M_r_q[408]_i_3_n_0
    SLICE_X61Y57         LUT5 (Prop_lut5_I4_O)        0.150    10.330 r  pc/M_r_q[408]_i_1/O
                         net (fo=1, routed)           0.616    10.945    rf/M_r_q_reg[408]_0
    SLICE_X60Y57         FDRE                                         r  rf/M_r_q_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.911    rf/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  rf/M_r_q_reg[408]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X60Y57         FDRE (Setup_fdre_C_D)       -0.247    14.887    rf/M_r_q_reg[408]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  3.941    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[405]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 1.412ns (23.774%)  route 4.527ns (76.226%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.858     8.133    pc/M_rf_rd2[2]
    SLICE_X62Y56         LUT5 (Prop_lut5_I0_O)        0.356     8.489 r  pc/M_r_q[423]_i_3/O
                         net (fo=17, routed)          0.933     9.422    pc/M_r_q[423]_i_3_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.326     9.748 r  pc/M_r_q[421]_i_4/O
                         net (fo=2, routed)           0.472    10.220    pc/M_r_q[421]_i_4_n_0
    SLICE_X63Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.344 r  pc/M_r_q[405]_i_1/O
                         net (fo=2, routed)           0.739    11.082    rf/M_r_q_reg[405]_0
    SLICE_X59Y58         FDRE                                         r  rf/M_r_q_reg[405]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.911    rf/clk_IBUF_BUFG
    SLICE_X59Y58         FDRE                                         r  rf/M_r_q_reg[405]_lopt_replica/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.103    15.031    rf/M_r_q_reg[405]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -11.082    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pc/M_pc_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 2.907ns (48.405%)  route 3.099ns (51.595%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.624     5.208    pc/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  pc/M_pc_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.419     5.627 r  pc/M_pc_q_reg[5]/Q
                         net (fo=2, routed)           0.835     6.462    pc/Q[4]
    SLICE_X59Y57         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.293 r  pc/i__carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.293    pc/i__carry__0_i_1_n_0
    SLICE_X59Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.606 r  pc/i__carry__1_i_1/O[3]
                         net (fo=4, routed)           1.115     8.720    pc/C[12]
    SLICE_X58Y58         LUT3 (Prop_lut3_I0_O)        0.306     9.026 r  pc/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.026    pc/i__carry__1_i_2_n_0
    SLICE_X58Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.427 r  pc/M_pc_d0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.427    pc/M_pc_d0_inferred__0/i__carry__1_n_0
    SLICE_X58Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.761 r  pc/M_pc_d0_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           1.149    10.911    pc/M_pc_d0[14]
    SLICE_X61Y56         LUT3 (Prop_lut3_I2_O)        0.303    11.214 r  pc/M_pc_q[14]_i_1/O
                         net (fo=1, routed)           0.000    11.214    pc/M_pc_q[14]_i_1_n_0
    SLICE_X61Y56         FDRE                                         r  pc/M_pc_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.508    14.912    pc/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  pc/M_pc_q_reg[14]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X61Y56         FDRE (Setup_fdre_C_D)        0.031    15.180    pc/M_pc_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[407]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.182ns (20.440%)  route 4.601ns (79.560%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.913     8.189    pc/M_rf_rd2[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I0_O)        0.328     8.517 r  pc/M_r_q[422]_i_2/O
                         net (fo=19, routed)          1.010     9.527    pc/M_r_q[422]_i_2_n_0
    SLICE_X61Y57         LUT6 (Prop_lut6_I4_O)        0.124     9.651 r  pc/M_r_q[423]_i_6/O
                         net (fo=2, routed)           0.585    10.236    pc/M_r_q[423]_i_6_n_0
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.124    10.360 r  pc/M_r_q[407]_i_1/O
                         net (fo=2, routed)           0.566    10.926    rf/M_r_q_reg[407]_1
    SLICE_X62Y56         FDRE                                         r  rf/M_r_q_reg[407]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.509    14.913    rf/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  rf/M_r_q_reg[407]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y56         FDRE (Setup_fdre_C_D)       -0.067    15.069    rf/M_r_q_reg[407]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.926    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.153ns  (required time - arrival time)
  Source:                 pc/M_pc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rf/M_r_q_reg[401]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.569ns  (logic 1.178ns (21.151%)  route 4.391ns (78.849%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.559     5.143    pc/clk_IBUF_BUFG
    SLICE_X57Y56         FDRE                                         r  pc/M_pc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  pc/M_pc_q_reg[2]/Q
                         net (fo=116, routed)         1.526     7.125    pc/Q[1]
    SLICE_X64Y56         LUT3 (Prop_lut3_I1_O)        0.150     7.275 f  pc/M_r_q[423]_i_7/O
                         net (fo=9, routed)           0.913     8.189    pc/M_rf_rd2[2]
    SLICE_X64Y58         LUT5 (Prop_lut5_I0_O)        0.328     8.517 r  pc/M_r_q[422]_i_2/O
                         net (fo=19, routed)          0.860     9.376    pc/M_r_q[422]_i_2_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I0_O)        0.124     9.500 r  pc/M_r_q[417]_i_2/O
                         net (fo=2, routed)           0.263     9.763    pc/M_r_q[417]_i_2_n_0
    SLICE_X63Y56         LUT4 (Prop_lut4_I3_O)        0.120     9.883 r  pc/M_r_q[401]_i_1/O
                         net (fo=1, routed)           0.829    10.712    rf/M_r_q_reg[401]_0
    SLICE_X63Y56         FDRE                                         r  rf/M_r_q_reg[401]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.509    14.913    rf/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  rf/M_r_q_reg[401]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X63Y56         FDRE (Setup_fdre_C_D)       -0.270    14.866    rf/M_r_q_reg[401]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                  4.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.977 r  cnt/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    cnt/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X57Y50         FDRE                                         r  cnt/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  cnt/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.988 r  cnt/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.988    cnt/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X57Y50         FDRE                                         r  cnt/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  cnt/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.013 r  cnt/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    cnt/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X57Y50         FDRE                                         r  cnt/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  cnt/M_ctr_q_reg[17]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.013 r  cnt/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.013    cnt/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X57Y50         FDRE                                         r  cnt/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  cnt/M_ctr_q_reg[19]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  cnt/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    cnt/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  cnt/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    cnt/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X57Y51         FDRE                                         r  cnt/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  cnt/M_ctr_q_reg[20]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  cnt/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    cnt/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  cnt/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.027    cnt/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X57Y51         FDRE                                         r  cnt/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  cnt/M_ctr_q_reg[22]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  cnt/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    cnt/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  cnt/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.052    cnt/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X57Y51         FDRE                                         r  cnt/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  cnt/M_ctr_q_reg[21]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  cnt/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    cnt/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  cnt/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.052    cnt/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X57Y51         FDRE                                         r  cnt/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  cnt/M_ctr_q_reg[23]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  cnt/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    cnt/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  cnt/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    cnt/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  cnt/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.055    cnt/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X57Y52         FDRE                                         r  cnt/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  cnt/M_ctr_q_reg[24]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cnt/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.569     1.513    cnt/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  cnt/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  cnt/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.762    cnt/M_ctr_q_reg_n_0_[15]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.922 r  cnt/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.923    cnt/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.962 r  cnt/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.962    cnt/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  cnt/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.001    cnt/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.066 r  cnt/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.066    cnt/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X57Y52         FDRE                                         r  cnt/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.835     2.025    cnt/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  cnt/M_ctr_q_reg[26]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y52         FDRE (Hold_fdre_C_D)         0.105     1.885    cnt/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y46   cnt/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y48   cnt/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y48   cnt/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   cnt/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   cnt/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   cnt/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y49   cnt/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50   cnt/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y50   cnt/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   pc/M_pc_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   pc/M_pc_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   pc/M_pc_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   pc/M_pc_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y56   pc/M_pc_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   pc/M_pc_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y55   slow_clock_edge_detector/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y46   cnt/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   cnt/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   cnt/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   pc/M_pc_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   pc/M_pc_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   pc/M_pc_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y58   pc/M_pc_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   rf/M_r_q_reg[396]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y58   rf/M_r_q_reg[397]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   rf/M_r_q_reg[400]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   rf/M_r_q_reg[401]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y57   rf/M_r_q_reg[402]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   rf/M_r_q_reg[403]/C



