cocci_test_suite() {
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 471 */;
	struct nvkm_clk **cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 471 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 46 */(struct gf100_clk *,
									     int,
									     u32,
									     u32);
	const struct nvkm_clk_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 448 */;
	struct {
		void (*exec)(struct gf100_clk *, int);
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 419 */[];
	struct gf100_clk {
		struct nvkm_clk base;
		struct gf100_clk_info eng[16];
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 41 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 370 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 343 */;
	struct nvkm_clk *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 325 */;
	struct gf100_clk_info {
		u32 freq;
		u32 ssel;
		u32 mdiv;
		u32 dsrc;
		u32 ddiv;
		u32 coef;
	} cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 32 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 277 */;
	struct gf100_clk_info *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 276 */;
	struct nvkm_cstate *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 274 */;
	struct gf100_clk *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 274 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 273 */;
	struct nvbios_pll cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 254 */;
	struct nvkm_bios *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 253 */;
	struct nvkm_subdev *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 252 */;
	struct gf100_clk cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 24 */;
	u32 *cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 210 */;
	enum nv_clk_src cocci_id/* drivers/gpu/drm/nouveau/nvkm/subdev/clk/gf100.c 158 */;
}
