INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:15:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 buffer12/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.015ns period=6.030ns})
  Destination:            mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.015ns period=6.030ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.030ns  (clk rise@6.030ns - clk rise@0.000ns)
  Data Path Delay:        5.909ns  (logic 2.947ns (49.877%)  route 2.962ns (50.123%))
  Logic Levels:           8  (DSP48E1=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.513 - 6.030 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2389, unset)         0.508     0.508    buffer12/clk
    SLICE_X8Y67          FDRE                                         r  buffer12/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer12/outs_reg[0]/Q
                         net (fo=15, routed)          0.436     1.198    buffer12/control/dataReg_reg[25]
    SLICE_X9Y65          LUT5 (Prop_lut5_I0_O)        0.043     1.241 r  buffer12/control/dataReg[0]_i_2__2/O
                         net (fo=6, routed)           0.270     1.511    control_merge2/tehb/control/dataReg_reg[0]_1
    SLICE_X8Y64          LUT4 (Prop_lut4_I3_O)        0.043     1.554 r  control_merge2/tehb/control/Memory[0][0]_i_2__4/O
                         net (fo=13, routed)          0.373     1.926    buffer33/fifo/control_merge2_index
    SLICE_X9Y65          LUT6 (Prop_lut6_I1_O)        0.043     1.969 r  buffer33/fifo/tmp_storeData[30]_INST_0_i_3/O
                         net (fo=73, routed)          0.334     2.304    buffer18/control/p_2_in
    SLICE_X9Y66          LUT6 (Prop_lut6_I2_O)        0.043     2.347 r  buffer18/control/tmp_storeData[24]_INST_0_i_1/O
                         net (fo=5, routed)           0.335     2.682    buffer18/control/D[24]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.043     2.725 r  buffer18/control/g0_b0__46__1_i_2/O
                         net (fo=26, routed)          0.457     3.182    buffer18/control/g0_b0__46__1_i_2_n_0
    SLICE_X12Y66         LUT5 (Prop_lut5_I1_O)        0.043     3.225 r  buffer18/control/g0_b2__42_i_1/O
                         net (fo=14, routed)          0.232     3.458    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[2]_P[24])
                                                      2.392     5.850 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[24]
                         net (fo=2, routed)           0.524     6.374    mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][7]
    SLICE_X13Y66         LUT5 (Prop_lut5_I3_O)        0.043     6.417 r  mem_controller5/read_arbiter/data/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1[2]_i_1__0/O
                         net (fo=1, routed)           0.000     6.417    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]_1[1]
    SLICE_X13Y66         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.030     6.030 r  
                                                      0.000     6.030 r  clk (IN)
                         net (fo=2389, unset)         0.483     6.513    mulf1/operator/SignificandMultiplication/clk
    SLICE_X13Y66         FDRE                                         r  mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]/C
                         clock pessimism              0.000     6.513    
                         clock uncertainty           -0.035     6.477    
    SLICE_X13Y66         FDRE (Setup_fdre_C_D)        0.033     6.510    mulf1/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.510    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  0.094    




