Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto f1f2738cdbc5481687cebe2b8e748b7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot test_cup_top_func_synth xil_defaultlib.test_cup_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.alu
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.alu_top
Compiling module xil_defaultlib.ie
Compiling module xil_defaultlib.next_pc
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.mux_alu_bsrc
Compiling module xil_defaultlib.mux_alu_asrc
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.mux_store
Compiling module xil_defaultlib.mux_memto_reg
Compiling module xil_defaultlib.mux_PcOrBusA
Compiling module xil_defaultlib.test_cup_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cup_top_func_synth
