
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003618                       # Number of seconds simulated
sim_ticks                                  3618189321                       # Number of ticks simulated
final_tick                               533227708257                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153487                       # Simulator instruction rate (inst/s)
host_op_rate                                   203717                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 287408                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895784                       # Number of bytes of host memory used
host_seconds                                 12589.03                       # Real time elapsed on the host
sim_insts                                  1932255015                       # Number of instructions simulated
sim_ops                                    2564600296                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       246400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       202112                       # Number of bytes read from this memory
system.physmem.bytes_read::total               459776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       103680                       # Number of bytes written to this memory
system.physmem.bytes_written::total            103680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1925                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1579                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3592                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             810                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  810                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1556580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     68100361                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1556580                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     55859985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               127073505                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1556580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1556580                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3113159                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28655217                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28655217                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28655217                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1556580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     68100361                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1556580                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     55859985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              155728722                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8676714                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3089265                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2536586                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206955                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1255449                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192793                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299491                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8874                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320958                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16806326                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3089265                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492284                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596525                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039565                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        767753                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633821                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92069                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8514547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.421652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4918022     57.76%     57.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          355447      4.17%     61.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          333922      3.92%     65.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315488      3.71%     69.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259574      3.05%     72.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188290      2.21%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135903      1.60%     76.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          208860      2.45%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1799041     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8514547                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356041                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.936946                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3478170                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       733363                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435185                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42469                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825353                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496693                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3960                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19974145                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10802                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825353                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3661777                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         369336                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        78536                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287272                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       292267                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19372087                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           46                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        158115                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26860440                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90230878                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90230878                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788552                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10071856                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3621                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1910                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           714105                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016734                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23228                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       441297                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18048097                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3536                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14609096                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23512                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5714792                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17465158                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          220                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8514547                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.715781                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.838223                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3028144     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1708645     20.07%     55.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1369651     16.09%     71.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       817395      9.60%     81.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       831444      9.76%     91.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379017      4.45%     95.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243689      2.86%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66527      0.78%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70035      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8514547                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63873     58.16%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21316     19.41%     77.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24641     22.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011614     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200218      1.37%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1547952     10.60%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847721      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14609096                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.683713                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109830                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007518                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37866080                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23766684                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14236333                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14718926                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46476                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666084                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          435                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233032                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825353                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         279525                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14162                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18051635                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84749                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901286                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016734                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1889                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122252                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       239267                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14367699                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1469097                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241396                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2304001                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020457                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834904                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.655892                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14246910                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14236333                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200090                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24882974                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.640752                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369734                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5812423                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206136                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7689194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.591851                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113034                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3100157     40.32%     40.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048524     26.64%     66.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849138     11.04%     78.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430794      5.60%     83.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449481      5.85%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227783      2.96%     92.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       156345      2.03%     94.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89813      1.17%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337159      4.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7689194                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018901                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235199                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758292                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009302                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25404187                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36930855                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4171                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 162167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.867671                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.867671                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.152510                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.152510                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64943796                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19476525                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18746035                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  17                       # Number of system calls
system.switch_cpus1.numCycles                 8676714                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3073511                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2678263                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201289                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1553352                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1489852                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          215930                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6196                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3753490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17052761                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3073511                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1705782                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3613337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         932557                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        374770                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1846028                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96485                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8471585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.321061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4858248     57.35%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          645799      7.62%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          317597      3.75%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          236749      2.79%     71.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197747      2.33%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170637      2.01%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59400      0.70%     76.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212015      2.50%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1773393     20.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8471585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354225                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.965348                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3886028                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       349523                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3491466                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17712                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        726851                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       338952                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3116                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19074812                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4882                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        726851                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4046909                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         151795                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        45890                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3346775                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       153360                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18479005                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77153                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24480652                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84153064                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84153064                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16135470                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8345182                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1272                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           391704                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2819690                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       645269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8324                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       147911                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17390100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2375                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14856362                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19735                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4957491                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13508508                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          129                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8471585                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.753670                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.862492                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3019021     35.64%     35.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1823688     21.53%     57.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       884145     10.44%     67.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1073114     12.67%     80.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       818875      9.67%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514340      6.07%     96.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       222052      2.62%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65270      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51080      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8471585                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62910     72.80%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.80% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13267     15.35%     88.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10242     11.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11657649     78.47%     78.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118358      0.80%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1078      0.01%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2538995     17.09%     96.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       540282      3.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14856362                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.712211                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86419                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005817                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38290463                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22350081                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14346553                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14942781                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24898                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       776173                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          123                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          122                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168621                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        726851                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          87760                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7458                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17392479                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67524                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2819690                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       645269                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1259                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4171                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          122                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117563                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220310                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14537075                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2430794                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319287                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2956191                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2179613                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            525397                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.675412                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14373275                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14346553                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8635058                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21281597                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.653455                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405752                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10824005                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12310141                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5082473                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2246                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199397                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7744734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.589485                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.299135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3598149     46.46%     46.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1657953     21.41%     67.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       903835     11.67%     79.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329776      4.26%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       280022      3.62%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124601      1.61%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       304897      3.94%     92.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81293      1.05%     94.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       464208      5.99%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7744734                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10824005                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12310141                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2520165                       # Number of memory references committed
system.switch_cpus1.commit.loads              2043517                       # Number of loads committed
system.switch_cpus1.commit.membars               1112                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1926261                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10749138                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167126                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       464208                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24672919                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35513031                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3592                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 205129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10824005                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12310141                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10824005                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.801618                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.801618                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.247477                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.247477                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67306307                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18824574                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19676912                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2234                       # number of misc regfile writes
system.l20.replacements                          1968                       # number of replacements
system.l20.tagsinuse                      8190.128986                       # Cycle average of tags in use
system.l20.total_refs                          656414                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10156                       # Sample count of references to valid blocks.
system.l20.avg_refs                         64.633123                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           25.311966                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    40.414516                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   981.976456                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7142.426048                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003090                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004933                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.119870                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.871878                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999772                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         8902                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   8903                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1996                       # number of Writeback hits
system.l20.Writeback_hits::total                 1996                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          101                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  101                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         9003                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9004                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         9003                       # number of overall hits
system.l20.overall_hits::total                   9004                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1925                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1969                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1925                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1969                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1925                       # number of overall misses
system.l20.overall_misses::total                 1969                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4594488                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    180747791                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      185342279                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4594488                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    180747791                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       185342279                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4594488                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    180747791                       # number of overall miss cycles
system.l20.overall_miss_latency::total      185342279                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10827                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10872                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1996                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1996                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          101                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              101                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10928                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10973                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10928                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10973                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.177796                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.181107                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176153                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.179440                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176153                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.179440                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 104420.181818                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93894.956364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94130.156932                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 104420.181818                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93894.956364                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94130.156932                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 104420.181818                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93894.956364                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94130.156932                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 523                       # number of writebacks
system.l20.writebacks::total                      523                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1925                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1969                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1925                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1969                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1925                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1969                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      4268412                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    166450475                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    170718887                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      4268412                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    166450475                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    170718887                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      4268412                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    166450475                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    170718887                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.177796                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.181107                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176153                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.179440                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176153                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.179440                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 97009.363636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86467.779221                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86703.345353                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 97009.363636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86467.779221                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86703.345353                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 97009.363636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86467.779221                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86703.345353                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1622                       # number of replacements
system.l21.tagsinuse                      8190.625332                       # Cycle average of tags in use
system.l21.total_refs                          176652                       # Total number of references to valid blocks.
system.l21.sampled_refs                          9811                       # Sample count of references to valid blocks.
system.l21.avg_refs                         18.005504                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          211.892381                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    40.849348                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   812.929921                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7124.953682                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025866                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004986                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.099235                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.869745                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999832                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4403                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4407                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1176                       # number of Writeback hits
system.l21.Writeback_hits::total                 1176                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4454                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4458                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4454                       # number of overall hits
system.l21.overall_hits::total                   4458                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1579                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1623                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1579                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1623                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1579                       # number of overall misses
system.l21.overall_misses::total                 1623                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5233414                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    130844731                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      136078145                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5233414                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    130844731                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       136078145                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5233414                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    130844731                       # number of overall miss cycles
system.l21.overall_miss_latency::total      136078145                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5982                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6030                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1176                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1176                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6033                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6081                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6033                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6081                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.263959                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.269154                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.261727                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.266897                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.916667                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.261727                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.266897                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 118941.227273                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 82865.567448                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 83843.589033                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 118941.227273                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 82865.567448                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 83843.589033                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 118941.227273                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 82865.567448                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 83843.589033                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 287                       # number of writebacks
system.l21.writebacks::total                      287                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1579                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1623                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1579                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1623                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1579                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1623                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4895002                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    118520012                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    123415014                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4895002                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    118520012                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    123415014                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4895002                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    118520012                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    123415014                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263959                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.269154                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.261727                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.266897                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.916667                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.261727                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.266897                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111250.045455                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75060.172261                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 76041.290203                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 111250.045455                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 75060.172261                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 76041.290203                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 111250.045455                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 75060.172261                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 76041.290203                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               579.065626                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001643438                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709289.143345                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.190809                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   536.874816                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067613                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860376                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927990                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633761                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633761                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633761                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633761                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633761                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633761                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6473115                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6473115                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6473115                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6473115                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6473115                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6473115                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633821                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633821                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633821                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633821                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633821                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 107885.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 107885.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 107885.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 107885.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 107885.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 107885.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4805302                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4805302                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4805302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4805302                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4805302                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4805302                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 106784.488889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 106784.488889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 106784.488889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 106784.488889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 106784.488889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 106784.488889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10928                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174233905                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11184                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15578.854167                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.755682                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.244318                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1131637                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1131637                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1777                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1777                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1649                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1911539                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1911539                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1911539                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1911539                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37498                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37498                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          348                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37846                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37846                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37846                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37846                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1402937144                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1402937144                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10581953                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10581953                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1413519097                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1413519097                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1413519097                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1413519097                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1169135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1169135                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1777                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1949385                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1949385                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1949385                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1949385                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032073                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032073                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000446                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000446                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019414                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019414                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019414                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019414                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 37413.652568                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37413.652568                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30407.910920                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30407.910920                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 37349.233657                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37349.233657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 37349.233657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37349.233657                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1996                       # number of writebacks
system.cpu0.dcache.writebacks::total             1996                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26671                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26671                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          247                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26918                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26918                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26918                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26918                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10827                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10827                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          101                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          101                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10928                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10928                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10928                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10928                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    271253044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    271253044                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2031903                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2031903                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    273284947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    273284947                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    273284947                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    273284947                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009261                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25053.389120                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25053.389120                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20117.851485                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20117.851485                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25007.773335                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25007.773335                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25007.773335                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25007.773335                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               559.148905                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913309765                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1613621.492933                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.816506                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.332399                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070219                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825853                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.896072                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1845974                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1845974                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1845974                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1845974                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1845974                       # number of overall hits
system.cpu1.icache.overall_hits::total        1845974                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5914946                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5914946                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5914946                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5914946                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5914946                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5914946                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1846028                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1846028                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1846028                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1846028                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1846028                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1846028                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 109536.037037                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 109536.037037                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 109536.037037                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 109536.037037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 109536.037037                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 109536.037037                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      5504737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      5504737                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      5504737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      5504737                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      5504737                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      5504737                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 114682.020833                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 114682.020833                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 114682.020833                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 114682.020833                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 114682.020833                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 114682.020833                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6033                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206737270                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6289                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32872.836699                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.526514                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.473486                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826275                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173725                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2212897                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2212897                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       474113                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        474113                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1226                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1226                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1117                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1117                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2687010                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2687010                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2687010                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2687010                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18006                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18006                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18159                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18159                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18159                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18159                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    965911059                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    965911059                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5391139                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5391139                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    971302198                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    971302198                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    971302198                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    971302198                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2230903                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2230903                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       474266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474266                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1117                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1117                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2705169                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2705169                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2705169                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2705169                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008071                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000323                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000323                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006713                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006713                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006713                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006713                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53643.844219                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53643.844219                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35236.202614                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35236.202614                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53488.749270                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53488.749270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53488.749270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53488.749270                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1176                       # number of writebacks
system.cpu1.dcache.writebacks::total             1176                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12024                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12024                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12126                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12126                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12126                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5982                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5982                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6033                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6033                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6033                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6033                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    168336981                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    168336981                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1260631                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1260631                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    169597612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    169597612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    169597612                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    169597612                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002230                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002230                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002230                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002230                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28140.585256                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28140.585256                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24718.254902                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24718.254902                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28111.654567                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28111.654567                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28111.654567                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28111.654567                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
