<stg><name>reduce<ap_fixed,8,Op_max<ap_fixed<27,9,4,0,0>>></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:0  %x_7_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_7_V_read)

]]></Node>
<StgValue><ssdm name="x_7_V_read_1"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:1  %x_6_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_6_V_read)

]]></Node>
<StgValue><ssdm name="x_6_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:2  %x_5_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_5_V_read)

]]></Node>
<StgValue><ssdm name="x_5_V_read_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:3  %x_4_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_4_V_read)

]]></Node>
<StgValue><ssdm name="x_4_V_read_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:4  %x_3_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_3_V_read)

]]></Node>
<StgValue><ssdm name="x_3_V_read_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:5  %x_2_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_2_V_read)

]]></Node>
<StgValue><ssdm name="x_2_V_read_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:6  %x_1_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_1_V_read)

]]></Node>
<StgValue><ssdm name="x_1_V_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:7  %x_0_V_read_1 = call i27 @_ssdm_op_Read.ap_auto.i27(i27 %x_0_V_read)

]]></Node>
<StgValue><ssdm name="x_0_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:8  %icmp_ln1496 = icmp slt i27 %x_0_V_read_1, %x_1_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:9  %select_ln86 = select i1 %icmp_ln1496, i27 %x_1_V_read_1, i27 %x_0_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:10  %icmp_ln1496_1 = icmp slt i27 %x_2_V_read_1, %x_3_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:11  %select_ln86_1 = select i1 %icmp_ln1496_1, i27 %x_3_V_read_1, i27 %x_2_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln86_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:12  %icmp_ln1496_2 = icmp slt i27 %select_ln86, %select_ln86_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:13  %select_ln86_2 = select i1 %icmp_ln1496_2, i27 %select_ln86_1, i27 %select_ln86

]]></Node>
<StgValue><ssdm name="select_ln86_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:14  %icmp_ln1496_3 = icmp slt i27 %x_4_V_read_1, %x_5_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_3"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:15  %select_ln86_3 = select i1 %icmp_ln1496_3, i27 %x_5_V_read_1, i27 %x_4_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln86_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:16  %icmp_ln1496_4 = icmp slt i27 %x_6_V_read_1, %x_7_V_read_1

]]></Node>
<StgValue><ssdm name="icmp_ln1496_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:17  %select_ln86_4 = select i1 %icmp_ln1496_4, i27 %x_7_V_read_1, i27 %x_6_V_read_1

]]></Node>
<StgValue><ssdm name="select_ln86_4"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:18  %icmp_ln1496_5 = icmp slt i27 %select_ln86_3, %select_ln86_4

]]></Node>
<StgValue><ssdm name="icmp_ln1496_5"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:19  %select_ln86_5 = select i1 %icmp_ln1496_5, i27 %select_ln86_4, i27 %select_ln86_3

]]></Node>
<StgValue><ssdm name="select_ln86_5"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
:20  %icmp_ln1496_6 = icmp slt i27 %select_ln86_2, %select_ln86_5

]]></Node>
<StgValue><ssdm name="icmp_ln1496_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
:21  %select_ln86_6 = select i1 %icmp_ln1496_6, i27 %select_ln86_5, i27 %select_ln86_2

]]></Node>
<StgValue><ssdm name="select_ln86_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="27">
<![CDATA[
:22  ret i27 %select_ln86_6

]]></Node>
<StgValue><ssdm name="ret_ln55"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
